DESCRIPTION

The 1702A is ideally suited for uses where fast turn-around and pattern experimentation are important. The device undergoes complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.1


The 1702A is packaged in a 24-pin dual inline package with a UV transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

The 1702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of high performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

FEATURES

- Fast programming for all 2048 bits: 2 minutes
- All 2048 bits guaranteed programmable
- 100% factory tested
- Fully decoded
- . Static MOS: No clocks required
- Inputs and outputs DTL and TTL compatible
- Tri-state output: OR-tie capability
- Simple memory expansion
- Chip select input lead


PIN CONFIGURATION



PIN DESIGNATION²

PIN NO.	NAME & FUNCTION	
		Read mode
12	Vcc	Vcc
13	Program	Vcc
14	cs	GND
15	V _{BB}	Vcc
16	Vgg	V_{GG}
22	Vcc	Vcc
23	Vcc	Vcc
		Programming mode
12	Vcc	GND
13	Program	Program pulse
14	cs	GND
15	V _{BB}	V _{BB}
16	V _G G	Pulsed V _{GG} (V _{IL4P})
22	Vcc	GND
23	Vcc	GND

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS³

	PARAMETER	RATING	UNIT
	Temperature range		°C
T _A T _{STG}	Operating Storage	0 to +70 -65 to +125	
P_D	Power dissipation	2	w
	Soldering of leads (10sec)	300	°C
	Input voltages and supply voltages with respect to V _{CC}		V
	Read operation Program operation	0.5 to -20 -48	

274

signetics

DC ELECTRICAL CHARACTERISTICS $T_A = 0$ °C to 70°C, $V_{CC} = 5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$, V_{GG} 3 = $-9V \pm 5\%$ unless otherwise specified.4

		00MDITIONS					
PARAMETER		TEST CONDITIONS	Min	Тур	Max	UNIT	
VIL1 VIL2 VIH	Input voltage Low for TTL interface Low for MOS interface Address and chip select high		-1.0 V _{DD}		0.65 Vcc-6 Vcc+0.3	V	
Vol Voh	Output voltage Low High	I _{OL} = 1.6mA I _{OH} = -100 <i>µ</i> A	3.5	7 4.5	0.45	V	
ILI ILO	Address and chip select input load current Output leakage current	$V_{IN} = 0.0V$ $V_{OUT} = 0.0V, \overline{CS} = V_{CC} - 2$			1	μ Α μ Α	
I _{DD1} I _{DD2} I _{DD3} I _{GG}	Supply current Gate	$I_{OL} = 0.0$ mA $\overline{CS} = V_{CC} - 2$, $T_A = 25$ °C $\overline{CS} = 0.0$, $T_A = 25$ °C $\overline{CS} = V_{CC} - 2$, $T_A = 0$ °C		35 32 38.5	50 46 60 1	mA	
ICF1 ICF2 IOL IOH	Output current Clamp Sink Source	$V_{OUT} = -1.0V$ $T_A = 0^{\circ}C$ $T_A = 25^{\circ}C$ $V_{OUT} = 0.45V$ $V_{OUT} = 0.0V$	1.6 -2.0	8	14 13	mA	
Cin Cout	Capacitance ⁵ Input Output	All unused pins are at ac ground V _{IN} = V _{CC} , \overline{CS} = V _{CC} V _{OUT} = V _{CC} , V _{GG} = V _{CC}		8 10	15 15	pF	

AC ELECTRICAL CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{DD} = -9V \pm 5\%$ unless otherwise specified, Input pulse amplitudes = 0 to 4V, t_R , $t_F \le 50 ns$, Output load is 1 TTL gate, Measurements made at output of TTL gate $(t_{PD} \le 15 ns), C_L = 15 pF$


				LIMITS			UNIT
PARAMETER		то	FROM	Min	Тур	Max	UNIT
Freq toн	Repetition Rate Previous read data valid					1 100	MHz ns
tacc1 tcs	Delay time	Output Output Output	Address Chip select CS		0.7	1 100 900	μs ns ns
top	Output deselect	- Ca.put	+ 30			300	ns


NOTES

- Signetics liability shall be limited to replacing any unit which fails to program as desired.
- 2. The external lead connections to the 1702A differ depending on whether the device is being programmed or used in read mode. In the programming mode, the data inputs 1-8 are pins 4-11 respectively
- 3. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Typical values are T_A = 25°C and at typical supply voltages.
- This parameter is perdiodically sampled and is not 100° tested.


275

TIMING DIAGRAMS





TYPICAL PERFORMANCE CHARACTERISTICS



276

Signetics

DC AND OPERATING PROGRAMMING CHARACTERISTICS

 $T_A = 25$ °C, $V_{CC} = 0V$, $V_{BB} = +12V \pm 10$ %, $\overline{CS} = 0V$ unless otherwise specified.

				LIMITS]	
PARAMETER		TEST CONDITIONS	Min Typ		Max	UNIT	
	Input voltage					V	
VIHP	High			0.3			
VIL1P	Pulsed data low		-46	-48		-	
VIL2P	Address low		-40	-48	1		
V _{IL3P}	Pulsed low V _{DD} and		-46	-48			
	program					1	
V _{IL4P}	Pulsed low V _{GG}		-35	-40	1		
	Load current					mA	
ILI1P	Address and data input	$V_{IN} = -48V$		10			
ILI2P	Program and Vgg	$V_{IN} = -48V$		10			
IBB	V _{BB} supply ¹		10	100			
IDDP	Peak I _{DD} supply ²	$V_{DD} = V_{prog} = -48V$, $V_{GG} = -35V$	200	300		1	

 $\textbf{AC PROGRAMMING CHARACTERISTICS} \quad T_{A} = 25^{\circ}\text{C}, \ V_{CC} = 0\text{V}, \ V_{BB} = +12\text{V} \pm 10\%, \ \overline{CS} = 0\text{V}, \ \text{unless otherwise specified},$ Input rise and fall times = $< 1 \mu s$ unless otherwise specified.

				LIMITS				
	PARAMETER	TO FROM		TEST CONDITIONS		Min Typ		UNIT
tøpw	Duty cycle (V _{DD} , V _{GG}) Program pulse width			V _{DD} = V _{prog} = -48V, V _{GG} = -35V			20 3	% ms
tow toh	Setup and hold time Setup time Hold time	Programming pulse Data	Data Programming		25 10			μS
tvw	Setup time	Programming pulse	pulse Pulsed power supply		100		100	
tvo	Hold time	Pulsed power supply	Programming pulse		10		100	
tacw	Setup time ³	Pulsed V _{DD}	Address	·	25			
tach	Hold time ³	Address	Pulsed V _{DD} power supply		25			
tatw	Setup time	Programming pulse	Address		10			
tath	Hold time	Address	Programming pulse		10			


NOTES

The V_{BB} supply must be limited to 100mA current to prevent damage to the device.

10Dp flows only during VoD, Vog on time. Iopp should not be allowed to exceed 300mA for greater than 100µs. Average power supply current Iopp is typically 40mA at 20% duty cycle.
 3. All 8 address bits must be in the complement state when pulsed Vop and Vog move to their negative.

levels. The addresses (0-255) must be programmed as shown in the timing diagram.

TIMING DIAGRAM



OPERATION IN PROGRAM MODE

Initially, all 2048 bits of the ROM are in the low state. Information is introduced by selectively programming high's in the proper bit locations.

Word Address selection is done by the same decoding circuitry used in the Read mode (see dc Electrical Characteristics table). All 8 address bits must be in the binary complement state when pulsed VpD and Vgg move to their negative levels. The addresses must be held in their binary complement state of a minimum of $25\mu s$ after VpD and Vgg have moved to the negative levels. The addresses must then make the transition to their true state a minimum of $10\mu s$ before the program pulse is applied.

The 8 output terminals are used as data inputs to determine the information pattern in the 8 bits of each word. A low data input level (-48V) will then program a "1" and a high data input level (ground) will leave a "0" (see dc and Operating Programming Characteristics table). All 8 bits of one word are pro-

grammed simultaneously by setting the desired bit information patterns on the data input terminals.

During the progamming, V_{GG}, V_{DD} and the program pulse are pulsed signals. We recommend the P+4P smart programming routine where P = the number of programming pulses for data to read true; P max = 256; and 4P = the number of over programming pulses applied.

ERASING PROCEDURE

The 1702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537A°. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm². Examples of ultraviolet sources which can erase the 1702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc., 5114 Walnut Grove Avenue, San Gabriel, Ca. The lamps should be used without short-wave filters, and the 1702A to be erased should be placed about one inch away from the lamp tubes.

278

signetics