
altair 680b KGAGR DOGUMENTATION



altair 680h KGAGR DOGUMENTATION




TABLE OF CONTENTS

Secti	on		<u>Page</u>
List	of Ill	oles	111 111 17
I.	INTROD	DUCTION	
	1-3.	Scope and Arrangement	3 4 4
II.	OPERAT	TOR'S GUIDE	
•	2-7. 2-8. 2-9. 2-10. 2-11. 2-12. 2-13. 2-14. 2-15. 2-16. 2-17. 2-18. 2-20. 2-21. 2-22.	Introduction General Operating Procedures Recording Data On Tape Playing Data From Tape Machine Language Operation KCACR I/O Address Chart Status + Control Bit Designations Machine Language I/O Programs Operation With Altair 680 CSAVE BASIC Loading Altair 680 CSAVE BASIC Using the 680b-KCACR With CSAVE and CLOAD Using the Motor Control Circuit Connection Machine Language Control Basic Control Time Delays Using Interrupts Interrupt System Operation 680b-KCACR Interrupt Control Bits Sample Program Using KCACR Loader/Punch PROM Punching (Saving) Data or Programs on Tape Loading Tapes in Motorola Format	9 10 11 11 12 24 24 22 29 30 31 33 35 36
III.	THEORY	Y OF OPERATION	
	3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7. 3-8. 3-9.	General	3939 333 447 447 52
	J-J.	CMOS and TTL General Operation	54

	3-10. 3-11. 3-12. 3-13. 3-14. 3-15. 3-16. 3-17. 3-18. 3-20. 3-21. 3-22. 3-23. 3-24. 3-25. 3-26.	General Theory and Block Diagram. Address and Control Logic. Board Select	333990122244556
ĮV.	TROUBLES	HOOTING	
	4-1. 4-2. 4-3.	Visual Inspection Check List	0
	4-5. 4-6. 4-7.	Preliminary Check	9
٧.	ASSEMBLY	,	
	5-1. 5-2. 5-3. 5-4. 5-6. 5-7. 5-11. 5-11. 5-11. 5-11. 5-12. 5-12. 5-21. 5-22. 5-22. 5-23.	Visual Inspection Component Installation Instructions Resistor Installation Capacitor Installation Instructions Diode Installation IC Installation IC Identification Chart MOS IC Special Handling Precautions Diode Installation IC Socket Installation IC Terminal Test Point Installation Capacitor Installation Supressor Capacitor Installation Voltage Regulator Installation IC Installatio	12345678902446681113577

6805-KCACR May, 1977

5-24.	Installation of 100-Pin Edge Connector Onto Expander Card	110
5-25.	Installation of Threaded Standoffs Onto 680b Main Board	119
5-26. 5-27.	680b-KCACR Final Installation	119 120
	LIST OF TABLES	
Number	Title	Page
2-A. 3-A. 4-A. 4-B. 4-C.	Address and Bit Patterns	31 40 81 84 85
	LIST OF ILLUSTRATIONS	
Number	Title	Page
2-1. 3-1. 3-2. 3-3. 3-4. 3-5. 3-6. 3-7. 3-8.	KCACR Interrupt Test Flow Chart. Transmitter Block Diagram. Receiver Block Diagram. UART Transmitter/Receiver Flow Chart. UART Block Diagram and Pin Locations 680b-KCACR Block Diagram. Frequency Discriminator Timing Diagram. Read Circuit Timing. 680b-KCACR Read and Write Circuit(Sheet 1 of 2). 680b-KCACR UART, Address and Control Circuit (Sheet 2 of 2).	34 44 45 46 51 57 61 63 666
4-1. 4-2. 5-1. 5-2. 5-3. 5-4. 5-5. 5-6. 5-7. 5-8. 5-9. 5-10. 5-11. 5-12. 5-13.	680b-KCACR Power Supply. 680b-KCACR Component Layout Typical Silkscreen. Diode Installation Resistor Installation IC Socket and Ferrite Bead Installation Test Point and Capacitor Installation Suppressor Capacitor Installation Voltage Regulator Orientation Right Angle Plug and IC Installation. CMOS IC Installation Pin Installation. Inserting Pins In 10-Pin Female Socket Mini Jack and Cable Assembly. Installation Of 100-Pin Edge Connector Onto Expander Card	87 88 93 101 103 105 107 109 110 112 114 115 116
5-14.	Installation of Threaded Standoffs Onto 680b Main Board	119
5-15.	Installation of More than One Board	120

LIST OF PROGRAMS

Number	Title	Pa	ge
2-I.	Output (Punch) Program]	2
2-11.	Input (Loader) Program	7	8
2-111.	Bootstrap Loader Program	2	:5
2-IV.	KCACR Interrupt Test Program	3	2
4-I.	Preliminary Test	7	9
4-II.	Read/Write Test	8	2

MGAGR SECTION I INTRODUCTION



1-I. SCOPE AND ARRANGEMENT

This Altair 680b-KCACR (Kansas City Audio Cassette Recording)

Documentation provides a general description of the 680b-KCACR printed circuit card and a detailed theory of operation. Troubleshooting information, assembly procedures and an operator's guide are also included in the documentation.

The manual contains five sections as follows:

- Section I includes a general description of the 680b-KCACR operation, 680b-KCACR specifications, and KCACR accessories and options.
- Section II contains 680b-KCACR general operating procedures, Machine Language operation and Altair CSAVE BASIC operation. User information is also provided for motor control and interrupt circuitry.
- 3. A detailed theory explanation of 680b-KCACR circuit operation is found in Section III.
- 4. Included in Section IV is troubleshooting information for the 680b-KCACR board.
- 5. Detailed assembly instructions for the 680b-KCACR are provided in Section V.

1-2. DESCRIPTION

The 680b-KCACR is designed to interface between the 680b bus and an audio cassette tape recorder for mass storage of data. Occupying one slot in the 680b bus, the KCACR circuitry uses the Kansas City Standard frequencies and format, making data transfers highly reliable under widely varying conditions. Other design features are no potentiometers or adjustments to circuitry, a digital demodulator, CMOS Logic providing low power consumption, a motor control circuit for starting and stopping tape motion, and the use of test points at key circuit areas. The 680b-KCACR operates at 300 baud with a +20, -20% playback speed tolerance with no adjustments. The software used with the KCACR is Altair 680 CSAVE BASIC, available on audio cassette tape.

1-3. ACCESSORIES AND OPTIONS

Altair 680 CSAVE BASIC is available on audio cassette tape. It includes the standard features of 680 BASIC, plus the capability of storing and loading data and programs through the 680b-KCACR. 680 CSAVE BASIC resides in the lower 8K of memory, making the system ideal for use of the 680b-BSM 16K Static Memory Card. A typical system implementing the 680b-KCACR includes a 680b Mainframe, 680b-BSM Memory Card, and perhaps a 680b-PCI for controlling external devices such as security systems, model railroads, etc. A useful option is the bootstrap loader PROM which allows quick initialization of BASIC without entering the loader program. The bootstrap loader fits into the 680b Main Board PROM socket.

1-4. 680b-KCACR SPECIFICATIONS

Frequencies used (self-clocking)

LOGIC 1 = 2400 Hz

LOGIC \emptyset = 1200 Hz

Data Rate: 300 baud (27 bytes/second)

36.67 ms. per byte (3.3 ms. per bit)

Data Format: One start bit--logic Ø

Eight data bits

Two stop bits--logic 1

(11 bits per byte)

Demodulator Playback Speed Tolerance: +20, -20% from recorded speed

Demodulator Input Levels (Playback): 300mv peak to peak minimum

(100mv RMS)

10v peak to peak maximum

(3.5v RMS)

Demodulator Input Impedance: 10K ohms

Modulator Output Level: 30mv P-P (suitable for microphone input)

Modulator Output Impedance: 1K ohms

Error Rate: Relative to quality of recorder and tape, typically

less than I error in 10⁶ bits READ with low noise

audio tape.

Power Requirements: +8 volts unregulated - 220mA typical

-16 volts unregulated - 50mA typical (less

than 3 watts total

power)

Requires 1 slot in 680 bus.

Audio Cable Connectors: Mini phone jacks, 3.5mm diameter mounted

on back panel.

Address: FØ1Ø = Status; Control

FØII = Read data; Write data

May, 1977 680b-KCACF

		r.	•				
						•	
							•
	•						
				•			
						•	
:							-
							-
İ			٠				
•							
!					·		
				_			
I !							
							:
İ							
İ							
i							
					•		
							· .
			•				
•							
İ							

NGAGA SECTION II Operator's Guide



2-1. INTRODUCTION

The following information explains how to set up and use the 680b-KCACR with the 680b computer. Contained in this section are general operating procedures, machine language instructions, Altair CSAVE BASIC operation and motor control circuit operating instructions.

2-2. GENERAL OPERATING PROCEDURES

The 680b-KCACR Audio Recording Interface is designed to be used with any medium quality cassette tape recorder. Music quality recorders generally give better performance than smaller portable recorders. If a stereo recorder is used and tape interchange is desired, it is recommended that only the left channel be used to minimize phase shift due to differences in head alignment. Use only name brand low noise cassette tapes. Off brand and bargain pack tapes may have dropout or mechanical defects that could reduce reliability of data or damage your recorder.

It is recommended that when a recording is being made or a tape played back that only one cable be connected to the recorder at a time. If both PLAY IN and RECORD OUT cables are connected simultaneously between the recorder and the 680b KCACR, Read errors may be generated due to coupling of the signals inside the recorder.

If saving important programs or data on tape, make two recordings on the tape and be sure to remove the record interlock tabs on the back edge of the cassette after recording to prevent accidental erasure of the tape.

Keep recorders and tapes away from power transformers, fluorescent lamps, and other sources of electrical fields and noise, especially when recording or playing tapes.

IMPORTANT

If using the 680b-KCACR board with the 680b-UI/O board, remove IC Al on the 680b-UI/O to prevent interference with the 680b-KCACR.

2-3. Recording Data on Tape

The proper connection for recording data on tape is from the "RECORD OUT" jack on the 680 to the "MIC" jack on your tape recorder. Most cassette tape recorders use a 3.5 mm or 1/8 inch diameter miniature phone jack similar to the type used on the KCACR, so a shielded audio cable with miniature phone plugs on each end is all that is required. A suitable cable is Radio Shack #42-2420.

Before data can be recorded on tape, an output program must be entered into the computer. Examples of output programs are the Write Test programs (Section IV, pages 79 and 82), the CSAVE function of Altair 680b CSAVE BASIC (page 26), or the Data Output program (page 13). Output programs can be stored on Read Only Memories (ROMs) to eliminate the process of entering them manually each time they are needed.

Once the computer has been set up to output data to the KCACR, start the recorder in the RECORD mode. Let the tape run at least 30 seconds if starting from the beginning of the tape, otherwise, 5 seconds minimum. After the tape recorder mechanism and electronics have stabilized, activate the computer to output data.

If your recorder has a turns counter, set it to zero at the beginning of the tape and note the readings at the start and end of the recording. This will make it much easier to locate the desired program on the tape.

It may be helpful to monitor the recording by listening with an earphone. While recording, plug an earphone into the "EXT SPKR" on "MONITOR" jack. Note that while data is being recorded, the tone is buzzing, indicating that data is modulating the tone. A steady tone indicates that no data is being recorded.

Most cassette tape recorders use automatic record level circuitry which simplifies recording since neither the volume or tone controls have any effect upon the signal. The KCACR is designed to operate with this type of recorder or may be used with manually adjusted record level circuits. If using a unit with a manually adjusted record level, set the control for maximum undistorted record level.

2-4. Playing in Data From Tape

The proper connection for playing in data from tape into the KCACR is from the "SPKR," "MONITOR" or "LINE OUT" jack of your tape recorder to the "PLAY IN" jack on the 680b. Use the Radio Shack cable or equivalent as described in Paragraph 2-3.

Before data can be loaded into the computer, an input or load program must be entered into the computer. Examples of input programs are the Read est programs (Section IV, pages 80 and 83), the CLOAD function of Altai 680b CSAVE BASIC (page 27), the Loader program (page 19) or the BASIC Bootstrap Loader (page 25). These programs may be put on Read Only Memories (RCMs) to eliminate the process of entering them manually each time they are needed.

Once the computer has been set up to load data from the tape, cue the tape to a point about 5 to 10 seconds before the desired data begins. Start the tape recorder in the run (PLAY) mode and activate the input program.

The volume control should be at least 1/3 volume, with maximum volume preferable. The tone control should also be set at maximum.

2-5. MACHINE LANGUAGE OPERATION

Paragraphs 2-6 and 2-7 include the requirements for operating the 680b-KCACR at a machine language level. Paragraph 2-8 contains sample I/O programs for storing and retrieving data.

2-6. KCACR I/O Address Chart

	· · · · · · · · · · · · · · · · · · ·	ADDRESS	
	HEX	DEC IMAL	OCTAL
Status (Load) Control (Store)	FØIØ	61456	360,020
Read Data (Load) Write Data (Store)	FØ11	61457	36Ø,Ø21

2-7. Status + Control Bit Designations

STATUS BITS (Load from even address - FØ1Ø)

Note: True = Logic Ø, False = Logic 1

BIT

FUNCTION

DØ

Read Data Available

D1-D6

Not Used

D7

Transmit Buffer Empty

CONTROL BITS (Store to even address - FØ1Ø)

Note: True = Logic Ø, False = Logic 1

BIT

FUNCTION

DØ

Read Interrupt Enable

D٦

Write Interrupt Enable Not Used

D6

D2-D5

Remote Motor Off

D7

Remote Motor On

2-8. Machine Language I/O Programs

Output (Punch) Program

Program 2-I is used to output data to the KCACR from memory locations as specified by the user.

Since this program uses the monitor to take care of housekeeping, do not use any area of memory under Ø1ØØ HEX for your programs.

Execution of this program starts at 300C. After the user enters the starting and stopping address of data to be saved, the data is output to the KCACR. See the operating instructions for the procedures to record data on tape (Paragraph 2-3).

			FIRST ADDR TO PUNCH ; LAST ADDR TO PUNCH	GET FIRST ADDR	; STORE IT	GET LAST ADDR	;STORE IT	; PUNCH LEADER	; POINT TO PUNCH FORMAT		HIGH ORDER BIT SET - DONE	; PUNCH CHARACTER		; SUB LOW ORDER BYTES
		015, 012, 0, 0, /3/ /1/	12.	GÉTADR,	BEGADR,	GETADR,	LASADR,	LEDTRE,	FORM-1,	В,Х,	PUN1,	ourdc,	PUNG,	A, LASADR+1,
		FCB FCB FCB FCC		BSR	STX	BSR	STX	BSR	LDXI	INX LDA	ВМІ	BSR	BRA	LDA
		FORM:	BEGADR: LASADR: NUMBYT:						PPUN:	PUNØ:			. •	PUN1:
Hexadecimal	Instruction	99 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	:	8D 6C	9.00 9.70 9.7	(8 j	37 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	8D 4F		FF 94 90	28 04	8D 76	20 F7	. 86 30 9A
Hexa	Address	3000 000 1000 1000 1000 1000 1000 1000	7-8 9-A B	ധമ	8 8 9 1	. — «	ι 64 π	9 7	. ထတ	4 8 9 0	سنا ئعا	3020 1	- Z 6	400
Octal	Instruction	015 000 000 123 061	•	- 5	377 868 887	7	C 9 -		പംഗ	3// 010 346 000	053 004	215 166	4.0	
680b-K0 May, 19	Address Address	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0007 0011 0013	0014 0015	0016 0017 0020	0021 0022	0023 0024 0025	8825 8826 8827	8830 8831	6632 6633 6634	0036	0640 0841	0642 6643	444

		SHR HIGH ORDER BYTES				; LOTS MORE TO PUNCH	CHUMING ON 31 MAND SOUT	LESS THAN 10 TO FONCH:		. O SO BINCH 16		; STORE #OF BYTES TO PUNCH-1				; PUNCH BYTE COUNT		POINT TO BEGADE	; FUNCE ADDRESS			, POINT TO DATA		; PUNCH DATA	MORE TO PUNCH THIS RECORD?			
	A, BEGADR+1,	S TASADR	Inquanta	B.BEGADR.		PUN2,	· · · · · · · · · · · · · · · · · · ·	A, 16,	PUN3 /	-	A, 15,	A,NUMBYT,		× ×	4.4	OUT2DC,	à		PNCH Z	DNCH2.		BEGADR,	-	PNCH2,	NIIMBVT		, Pillid	
	SUB	Š	una T	SBC) 1	BNE		CMPI	BCS	F 6	LDAI	STA		-	ADD1	BSR		INX	BSR	BGD	Y CCC	TDX		BSR	n n	2	BDL	1
. •										i	PUNZ:	PUN3:					-							PUN4:				
Instruction	900	1 8 G	3.0 Ø	99 611	୍ଟ ଗ୍ରେ	Ø7 26	p4	8 18	25	92	3 3 3 4	90 B7	96°	88. 8	3 S	t G	47	88	æ ;	, gn	5C 2C	111 °	300 07	80	27	30	ØB 2.8	FA
Address	7	ဘော က	₹ æ	ပ္င	3 ш (3030) }	۰ د	o 4	, sp	.	~ 8	<u>o</u>	≪. 0	20 (ے د	m	<u>د</u> ا	3,04,0	c	1 W	4	ი ი	_	ထင	n &	മാ	ے د
Instruction	260	808 818	366 868	011	302 060	7887 200	004	201	18 18 18 18 18	002	206	015 267	090	613	213	6664 7. C	107	010	215	056	654 654	376	060 007	_	ਵਾ ਹ	~ vc		O [
Address	0047	8858 8851	8852 8853	9954	8855 8856	0057 0050	0061 0061	0062	8863 8864	8865	9900	0067 0070	0073	0072	0073	66 / 4	07.00 0.076	5100	0100	0101	60162 6163	0104	Ø105 Ø106	2	0	2 E T T T T T T T T T T T T T T T T T T	9 53 6	Ø115

680b-KCACR May, 1977

Octal

Hexadecimal

		;STORE NEW START ADDRESS	1	FORM 1'S COMP OF CHECKSUM		ADJUST POINTER			Charlet No daga ON.	NO. NEEF ON FONCEING	:YES. PHINCH FOF	; ; ;							:PUNCH TRAILER		RETURN TO PROM MONITOR							PUNCH A NULL		Swellend daga.		RETURN TO CALLER	
		BEGADR,	4	A, OUT2DC.	*)		LASADR,		NIIda	1 0 0 1	B, "S",	•	OHTDC.		, "e", a		ourbc,		LEDTRL,		CRLF,	•		TO PUNCH 50 NULLS	5 U	A, DU,	В,	OUTDC,	•	A, T Ph]	, tono		
		STX	1100	COM BSB		DEX	CPX		BNR		LDAI		BSB		LDAI		BSR		BSR		JMP		*	SUBROUTINE	·* TEDMOT . TOXT		CLR	LEDI: BSR		DEC		RTS	
Hexadecimal	Instruction	FF 30	, p , c	8D 8D	72	ØA	BC	33 8 8	26	BE	90	53	80	3A.	90	39	8D	36	&	Ø3	Æ	ir 4	QV .		87	28	5F	සි	2¢	4A 26	FB	39	
Æ	Address	iц i <u>г</u>	3050	- 2	ı m	4	م	9 ~	. ∞	0	A	8	ပ	٥	. بيا	Ŀ	3 0 60	-	2	က	₹ '	y ou	5		7	- cc	6	≪ 1	en (ചമ	ш	L	
Octal	Instruction	377 868	607	215	062	011	274	046 18 041 1	846	276	306	123	215	072	306	671	215	998	215	683	176	377 253	5 7 7		_ 🖘	2	<u> </u>	~ □	-	1 1 2 0 4 6	~	~	
É	Address	ACR	Ø120 1210	77	12	1.2	Z :	~ 2] 3	13	3	~] 3	13	3	<u>~</u>	7.	Ţ	₹.	4	<u>.</u> 4	47	4		14	15	15	<u>در</u> ر		Ø 155	15	<u>.</u>	

		СКЅОМ	GET BYTE TO PUNCH	, UPDATE CHECKSUM	;SAVE CHECKSON ;COPY BYTE TO A	PUNCH BYTE	RESTORE CHECKSUM	BUMP BYTE POINTER	RETURN TO CALLER	X REG	; SEND SPACE	-	SEND OHESTION MARK				GET ADDRESS		RETURN	t.								
		DIGITS POINTED AND UPDATE CHECKSUM	B, X,		Α,	OUT2DC,	d			FORM TTY INTO	ours,		#C # C		OUTCH,		BADDR.				В,	n a	, a	OUTHR,		B, 017,		B, 060,
		PUNCH 2 HEX	; PNCH2: LDA	ABA	PSH TBA	BSR	DIN	XNI	RTS	; READ ADDRESS	GETADR: JSR		TAGT	Thurst and the state of the sta	JSR		ASE		S III C	OUT2DC: TAB		LSR	85T	BSR		TAB OUTHR: ANDI		ADDI
Hekauet Illia i	Instruction		76	8 E	36 17	80	10 20	1 80	39 [BD	원. C	79	o u	, a	114 °	&	00 H	62	35	54	54	5¢		g &	16 54	140	:5
	Address		3070	- 2	ლ ⊲	വ	9 1	- ω	6		٧	മ	ه د	⊃ L	ـنا كـ	3080	, C	3 6	4	വ വ	o ~	დ (⊃ 1 •	a(c	ں د	0 11	i LL	3,09,0
octai	Instruction		₹*	000 033	9	7	→ '	ے و	-		P	. P i	•	9	- <i>-</i> -		\sim	~ ~			VП	\sim	(")	(7) -	- 3	926	4	
1	o Address		<u> 1</u> 6	Ø161 Ø162	1.6	9 T 9 T	16	16 7	17		17	17	17	17	<u> </u>	20	2.0	2.0	26	20	200	21	9 021	408 (821	21	2120 20215 7	7,5	22 22

Octal

Hexadecimal

			B, 071,		ourbc,		B, 7,		В,	B, DCCS,			OUTC1,		EQ	B, DCDA,					
			CMP I		BLS		ADDI		PSII	LDA			BMI		PUL	STA			RTS	••	END
									OUTDC:	ourc1:		,								LASTWR:	
Hexadecimal	Instruction	30	ر _ي	39	23		CB CB	07	37	F6	F.0	9	2B	FB	33	F7	F. 6	-	39	}	
Hexa	Address	_	2	33	7	· LS	9	7	. α	0	Ą	В	ĵ	٥	u	L	30A0	. ,—	- 2		
Octal	Instruction	060	301	071	043	002	313	700	190	366	360	020	053	373	063	367		021	071		
	न Address		0222	0223	0224	0225	0226	0227	0230	0231	0232	0233	0234	0235	0236	0237	0240	0241	0242	0243	

6805-KCACR May, 1977 Input (Loader) Program

Program 2-II is used to load data into the 680b memory from the KCACR. The data must be in the same format as the Output program.

Execution of the Input program begins at location 3000. After data is properly loaded, the program returns control to the Monitor. If there is a problem with the data on tape, manually stop the Input program and reset the 680b in order to return program control to the Monitor.

The starting and stopping addresses of data stored in memory are determined when the program is output. When inputting data, the user has no control over the location where data is placed.

	-	, READ FRAME			FIRST CHAR NOT (S)	; READ FRAME			S END OF FILE			; SECOND CHAR NOT (1)		FZERO THE CHECKSOM				; BYTE COUNT	ACCIA BO SEAGON WES.	apprena or	GET DATA BYTE	8	DECKEMENT BYTE COUNT		DONE WITH THIS BLOCK		;STORE DATA			
		INCH,	B, "S",	0.00	LOAD,	INCH,	n On E		с1,	B."]",	•	LOAD,		A, BYTE.	1	B, 2,		B, BYTECT,	BADDB		BYTE,	E C ti E C ti	DITECT		LOADI5,		B, X,	В,Х,		BADMEM,
		\$START:: LOAD: BSR	1808	6 2 0	ING.	BSR	CMD		BEQ	CMDI	•	BNE	4	BSR		SUBI		S'l'A	BSR	i 1 1	LOAD11: BSR	ָרָ שָׁרָנָ בַּשְׁרָנָ			BEQ	. •	STA	CMP		BNE
	Instruction	08	3 3 3	53 26	FA	8D 73	35	33	27 2F	:5	33	26	г <i>р</i> 4F	: G 8	42	Q	250	<i>ا</i> ر	08 08	4B	⊕	JA 7A	ØØ	F9	/7	2 I	E./ 00	, <u>m</u>	d d	26
	on Address	3000 3001	- Z	w <u>4</u>	. rc	9 ^	8 9	6	≪ ≃	Ü	a i	L <u>L</u> I 1	3010	. -	2		a u	D	7	8	on •	≮ £3	ပ	<u>a</u> 1	LJ L	- 0	3929]	2 5	γŋ ·	4
	Instruction	215	300	123 046	372	215	301	071	:047 057	301	061	Ø46	362	215	102	366	200	371	215	113	215	172	000	371	\ t 0			341		
(CA)	Address	0000	0002	9 8	<u> </u>	50 5	5 R5	650	S 5	-	<u>~</u>	_ ;	<u> </u>	-			_ `	<u>, , , , , , , , , , , , , , , , , , , </u>		£ , ,	G, C	نثانا	~	ن ب	,		কিক	4	უ •	বা

Octal

Hexadecimal

		BUMP POINTER GO BACK FOR MORE	; INCREMENT CHECKSUM ; ALL OK - IT'S ZERO					,												,	GET A CHARACTER			NOT HEX			; HEX			
		_	A, LOAD.		a, "C",	-	B, "M",		B,"H",	ر خ	A, 3,	OUTCH.			SEND,	i	A, 3,	CRI.P.		!	INCH,	B, "0",	•	NOTH,		B, 11,	IN1HG,	ָרָ מַ	0,611	
	. •	LOAD11,	INC	X I	LDAI	SKIP2	LDAI	SKIP2	LDAI	F 6	LUA I	JSR	ļ !		BRA		LDAI	dWI.	:	i	BSR	SUBI		BMI	£	CMP1	BLE	E CE	T July	
		TNX BRA	LOAD15:	}			BADMEM:		NOTH:			SEND:					: :				INHEX:						٠,	-		
Hexadecimal	Instruction	0 8 6 0 8 6	2 E C			43		40 40	ဘ္ထ	9J	⊅ (0 E	. GB	FF	81	20	ш. 8	80 83	7.	الما	848 00	2D 2D	CØ	30	517 213) FC	- 6 9 .	2F	C1	=
Неха	Address	្រាល	~ ຜ σ	×	ස (ے د	ا نبا	3030	. 	~ ~	ω <u>≼</u>	4- rc	9	7	83	φ	≪ °	⊅ ୯	o <u>a</u>	المما	7 66 C	ر بر در	· 2	က	4 /	മ	7	ဆင	n ≮ (æ
Octal	Instruction	Ø11 Ø1Ø	848 368 114	647	324	386 183	. 214	380 115	214	306	0 T T	7 F F F F F F F F F F F F F F F F F F F	275	377	201	040	373	7 E D	176	377	253	655 655	300	868	000	354 261	011	957	301	W 2.1
21	Address	0845 0846	66947 6656 1388	0052	0053	0054 0055	0056	/ 5 B B B B B B B B B B B B B B B B B B	0061	0062	0063	0064 0067	9986	1900	0010	0071	0072	6/00/3	0075	9200	7700	01010	0102	0103			- 6180 5 8187		0112	0113

680b-KCACR May, 1977

	; NOT HEX		; NOT HEX	; IT'S A LETTER-GET BCD	; RETURN	CHECKSUM	GET FIRST HEX DIG	; SHIFT TO HIGH ORDER 4 BITS		; ADD TO CHEKSUM ; STORE DIGIT	;GET 2ND HEX DIG	; ADD TO CHECKSUM ; COMBINE DIGITS TO GET BYTE	; RETURN	X T & XLO	GET HIGH ORDER ADDRESS	STORE IT
	NOTE ,	B,26,	NOTH,	B, 7,		(2 HEX DIGITS) FOR PAPER TAPE	INBEX,	B,	B,	B,TEMP,	INHEX,	B, TEMP,		ADDRESS INTO X ADDRESS IN XHI REG	вуте,	-
	BMI	CMPT	вст	SUBI	RTS	BYTE (B REG USED F	BSR	ASL ASL	ASL ASL	ABA STA	BSR	ABA ADD	RTS	E-	BSR	B,XHI,
					IN1HG:	; READ ; INTO	, a BYTE:)		BADDR:	STA
Instruction	28	E4 C1	2 H 2	3 C C	39 39		8D 50	58 58 58	58 58	18 07	87 G8 E	2B 2B 20 20 20 20 20 20 20 20 20 20 20 20 20	39		80	er 07
Address	ပ	<u>a</u> w u	305 0	- 2 -	O 44		សល	8 7 6	6 ₹	മധ	<u>-</u> 2 ш ц	3966	u m		4 4	ာမ
Instruction	20	344 301	ИV	જ હ	≥ [~		دا سے	രതത	(0) (0)	\sim	T	24 26 26 26 26 26 26 26 26 26 26 26 26 26	(215	J C4
Address	011	Ø115 Ø116	77.	777	12		1.2	777		<u> </u>	500	0137 0140 0141	4.4		1.4	0145 0146
	-KCACR 1977													4	• 1	

Hexadecima

Octal

		GET LOW ORDER ADDRESS	; STORE IT	TILL SEABOUR HELL Y AKOT.	TOOM WITH A GAOU!	; RETURN														
		BYTE,	B.XLOW,		XHI,		B,DCCS,		•	В,	INCH,	\$ () ()	B,DCDA,		r r	5,111		-		
		BSR	Sሞ A	;	YQ7	RTS	LDA		,	ROR	BCS		LDA		ļ	AND		RTS		END
							INCH:												LASTWR::	
Hexadecimal	Instruction	FA	8D F.B	[2]	7 E	FA	39	9 1	т. Э.	S (55 T	2.5 2.5	۷. ۲.	0 6	<u>-</u>	_;	<u>.</u>		39	
Неха	Address	. 1	∞ ජ	s ≪ 1	<u>م</u> ر		الحدا	ا مئا ا	30/Ø	, 1	24	თ •	4.	s v	ا ۵	_	ထ	on.	A	≃
Octal	Instruction	372	215	327	373	3.72	071	366	360	020	126	045	372	366	360	021	304	177	071	
. 22	Address	4	លាក	Ø151 Ø152	R)	പ് പ	5 12	5	91	9	16	2	7	~	=	ĭ	-	-	•	0173

Below is listed the printout from the Hex Format KCACR Output Program paper tape. It is to be loaded through a paper tape reader by using the 680 monitor "L" command. If you make a paper tape from this listing, be sure to add a carriage return and line feed at the end of each line.

\$10400F3FF09 \$11330000D0A00005331FF0000000008D6CFF30FA \$1133010078D67FF30098D4FCE2FFF08E6002B0484 \$11330208D7620F7B6300AB03008F63009F2300752 \$11330302604810E2502860DB7300B8B048D4708BC \$11330408D2E8D2CFE30078D277A300B2AF9FF3018 \$113305007438D3209BC300926BEC6538D3AC639A2 \$11330608D368D037EFFAB86285F8D2C4A26FB3977 \$1133070E6001B36178D0F320839BDFF82C63FBDEF \$1133080FF81BDFF623916545454548D0116C40F88 \$1133090CB30C1392302CB0737F6F0102BFB33F7C3 \$10730A0F0113900EE \$10400F30008

Below is listed the printout from the Hex Format KCACR Loader Program paper tape. It is to be loaded through a paper tape reader by using the 680 monitor "L" command. If you make a paper tape from this listing, be sure to add a carriage return and line feed at the end of each line.

\$10400F3FF09 \$11330008D6DC05326FA8D67C139272FC13126F043 \$11330104F8D42C002D7F98D4B8D3A7A00F92709BA \$1133020E700E10026090820F04C27D4C6438CC6EB \$11330304D8CC6488603BDFF8120FB86037EFFAB13 \$11330408D2DC0302BECC1092F0AC1112BE4C11600 \$11330502EE0C007398DE9585858581BD7F88DE031 \$11330601BDBF8398DEFD7FA8DEBD7FBDEFA39F697 \$10F3070F0105625FAF6F011C47F390068 \$10400F30008

2-9. Operation With Altair 680 CSAVE BASIC

Paragraphs 2-10 and 2-11 include the loading and operating requirements for using the 680b-KCACR with Altair 680 CSAVE BASIC.

2-10. Loading Altair 680 CSAVE BASIC

Using the 680 KCACR PROM

The procedure for loading 680 CSAVE BASIC using the 680 KCACR PROM is as follows:

- a) Connect the computer and recorder and turn on the power (consult page 10 for correct connections and control settings).
- b) Place the 680 BASIC cassette tape in the recorder and make sure it is completely rewound.
- c) Type .J FDØØ (The underlined period is the Monitor's prompt.)
- d) Start the tape recorder in the "PLAY" mode.
- e) After approximately 9 minutes, control returns to the Monitor and a . (period) is printed, indicating BASIC is loaded. The tape recorder should be stopped.
- f) Type <u>J</u> 9000 to start BASIC. The initialization dialogue will now begin (consult BASIC manual).

NOTE

See error explanation at end of next section if difficulties are encountered.

Using the Bootstrap Loader Program

In the absence of the Loader PROM, BASIC may be loaded by entering a Bootstrap Loader Program with the Monitor's M and N commands and using it to load a checksum loader from the beginning of the BASIC tape. In this case, the following procedure is used:

- a) Connect the computer and recorder and turn on the power (consult page 10 for correct connections and control settings).
- b) Insert the 680 CSAVE BASIC cassette tape in the recorder and position it about 5 seconds before the leader pattern begins. The start of the leader pattern may be identified by listening to the tape and noting where the steady tone stops and the warbling tone begins.

c) Enter Program 2-III, starting at address 0000:

Program 2-III. Bootstrap Loader Program

=	555555. up	magger i i agi an
Location		<u>Data</u>
0	•	C6
1		7F
2		8E
3		1F
4 .		FE
5		86
6		F0
7		10
8	-	46
9		25
A		FA
В		B6
С		FO
D		11
Ε		11
F		27
10		F4
11		36
12		5A
13	·	26
14		F0
15		39

- d) Start the tape recorder in the PLAY mode.
- re) After approximately 10 seconds, type in _J ØØØØ to start the execution of the Bootstrap Loader.

The checksum loader on the BASIC tape is loaded into memory so that the last byte of the loader is just below 8K. Then control is transferred to the checksum loader to load BASIC.

If the loading is successful, the loader returns to the Monitor after approximately 9 minutes and the tape recorder may be stopped. To start BASIC, type:

.J ØØØØ

If an error is encountered in loading Motorola format tapes, the checksum loader in PROM or the one loaded with the bootstrap, prints the appropriate error character on the terminal. The error characters are as follows:

С		Checksum error
М		Memory error. An attempt was made
		to load into a non-existant or non-
		functioning memory location.
Н		Hexadecimal character error. A
		character was encountered which was
		not a valid hexadecimal constant.

NOTE

The loader PROM does not print H when a nonvalid hexadecimal character is encountered, but treats it as an immediate checksum error, typing a C.

2-11. <u>Using the 680b-KCACR With CSAVE and CLOAD</u> CSAVE

The CSAVE command saves a BASIC program on cassette tape. The format of CSAVE is as follows:

CSAVE <string expression> (For example, CSAVE "E")
The program currently in memory is saved on cassette tape under the name specified by the first character of the string expression. CSAVE can be given in direct or indirect mode. Before issuing the CSAVE command, position the tape in an appropriate spot and switch on the recorder to RECORD. String Expression is explained in Section 4 of the BASIC manual.

CSAVE outputs data to address FØII and expects the device status from address FØIØ. Modifications to the code of BASIC can be made to change these channel numbers.

When CSAVE is finished, execution continues with the next statement. BASIC's internal representation of the program in memory is written onto the tape. The amount of data written onto the tape is equal to the size of the program in memory plus seven bytes.

Variable values are not saved on the tape, nor are they affected by the CSAVE command. The number of nulls printed on the terminal at the start of each line has no effect on the CSAVE or CLOAD commands. CLOAD

CLOAD reads a program from cassette tape and loads it. The format of CLOAD is as follows:

CLOAD <string expression>

The program on cassette tape designated by the first character of the string expression is loaded into memory. For example,

CLOAD"E"

BASIC inputs a byte from address FØII when the character ready flag comes up on FØIØ. When BASIC finds the program on the tape, it reads all characters received from the tape into memory until it finds three consecutive zeros which mark the end of the program. Then BASIC returns to command level and types "OK."

Statements given on the same line as a CLOAD command are ignored. The program on the cassette is not in checksum format, so the program must be checked to make sure it was read properly. The CLOAD? command is provided for this purpose.

(If BASIC does not return to command level and print "OK," it means either that BASIC found no file with the right filename character, or that the file did not end with three consecutive zeros.)

Stopping the computer and resetting it will prevent BASIC from searching forever. After reset, however, it is likely that no program is in memory or there is a partial program that contains errors. Typing NEW will always clear out the program that is in the machine at that time.

CLOAD Command

Once a program has been loaded from cassette into the computer's memory, the CLOAD? command checks it to make sure it has loaded properly. The format is as follows:

CLOAD? string expression

CLOAD? checks the program currently in memory byte for byte against the saved program with the name specified by the string expression. If there are any differences, BASIC will type "NO GOOD" and return to command level. If the two programs are the same, BASIC types "OK" and returns to command level. The CLOAD? command can also be used to see if a program that was just CSAVED was saved correctly. CLOAD? does not change the program in memory.

CSAVE* AND CLOAD*

Numeric arrays may be saved on cassette or loaded from cassette using CSAVE* and CLOAD*. The formats of the statements are as follows: CSAVE* array name

and

CLOAD* array name

The array is written out in binary with four octal 210 header bytes to indicate the start of data. The number of bytes written is four plus 4 *(number of elements).

When an array is written out or read in, the elements of the array are written out with the leftmost subscript varying most quickly, the next leftmost second, etc. For example:

DIM A(10)

CSAVE*(A)

writes out A(0), A(1), . . . A(10)

DIM A(10,10)

CSAVE*A

writes out $A(\emptyset,\emptyset),A(1,\emptyset), \ldots A(1\emptyset,1\emptyset),A(1\emptyset,1), \ldots A(1\emptyset,1\emptyset)$

Thus, it is possible to write out an array as a two dimensional array and read it back in as a single dimensional array, etc. String arrays cannot be saved or loaded by CSAVE* or CLOAD*. An attempt to do so causes a TM (type mismatch error).

2-12. USING THE MOTOR CONTROL CIRCUIT

Most portable cassette tape recorders are equipped with a "REMOTE" jack which allows the recorder's motor to be started and stopped externally. In order to control tape motion, the "PLAY" button must be depressed, and a subminiature phone plug (3/32 dia.) inserted into the "REMOTE" jack. If there is no connection between the two terminals of the phone plug, the motor stops. As soon as the terminals are connected together, as in a relay contact closure or switch closure, power is applied to the tape recorder's motor and tape motion begins.

2-13. Connection

To connect the 680b-KCACR motor control circuit to the tape recorder "REMOTE" jack, a relay with a 5 volt, 100 ohm minimum coil is required. An SPST, NO (Single Pole Single Throw, Normally Open) contact arrangement is recommended. Connect the relay coil across pin 6 (+5v) and pin 9 (relay coil driver - $\overline{\text{MRD}}$) of the 10 pin connector used for the KCACR. The normally open contacts of the relay are connected to the two terminals of the subminiature plug. Suggested parts are listed below:

Relay - ITT #PZSM - D1005

Magnecraft #W171DIP-1

Sigma #191TE1A1-5s

Subminiature Phone Plug
Radio Shack #274-289

2-14. Machine Language Control

For machine language control, the following HEX programs should be used:

11		ГΟ	_	-0	.,
		111	_		м
1.1	_		n		12

	Address	Instruction	
	N	86	Load Accum A immediate
	N+1	7 F	Bit D7 LOW (motor on)
	N+2	B7	Store Accum A
	N+3	FO	
	N+4	10	At KCACR control channel address
MOTO	R OFF		
	Address	Instruction	
	N	86	Load Accum A immediate
	N+1	BF	Bit D6 LOW (motor off)
	N÷2	B7	Store Accum A
	N+2 N+3	B7 F0	Store Accum A
			Store Accum A At KCACR control channel address

2-15. Basic Control

For Altair 680 CSAVE BASIC, the motor may be activated with the following statement:

POKE 61456, 127

The motor may be turned off with the following statement: POKE 61456, 191

2-16. Time Delays

It is recommended that when starting the tape recorder motor a timer program be used to delay activation of the I/O program to allow the tape recorder mechanism time to stabilize. Consult the general operating instructions for timing information.

2-17. USING INTERRUPTS

The 680b-KCACR has circuitry which allows interrupts to be generated when reading or writing data. Interrupts cause the 6800 MPU to stop what it is doing and service the interrupting device. The interrupts generated by the 680b-KCACR are a function of the Read Data Available status bit (Read Interrupt Enable) or the Transmit Buffer Empty status bit (Write Interrupt Enable).

For an explanation of interrupt utilization, Paragraphs 2-18 through 2-20 describe the sequence of events during a 680b-KCACR interrupt operation.

2-18. Interrupt System Operation

To use the Altair 680b interrupt system, all interrupts must be disabled to prevent improper operation. Next, the 6800 MPU must have its interrupt mask cleared by execution of the CLI instruction (\emptyset E, hex) which enables maskable interrupts on the $\overline{\text{IRQ}}$ line.

One of the Interrupt Enable Latches must be set on the 680b-KCACR by outputting the correct bit pattern to address FØ1Ø (refer to Paragraph 2-19). When the corresponding status bit requesting data transfer is TRUE, the 680b \overline{IRQ} line will be pulled LOW.

As soon as the MPU (microprocessing unit) finishes the current instruction, the interrupt request is acknowledged. The data in the MPU registers is then pushed into the stack, saving all current information and the interrupt mask is set HIGH, preventing any further interrupts. At this point, the MPU reads memory locations FFF8 and FFF9 which indicate the address of the interrupt servicing software. For the Altair 680b, the address is set at Ø100 by the monitor PROM.

The interrupt servicing software, starting at address Ø1ØØ, typically consists of checking the 680b-KCACR status to verify that it is the interrupting device. Reading the status or the data channel or issuing a Motor Stop command will reset the Interrupt Enable Latches, turning the interrupt request off. After verification of the status, the data is then transferred and manipulated as required.

To return control to the original program before the interrupt was serviced, the MPU register data that was pushed onto the stack should be recalled back off the stack and into the MPU.

If further interrupts are required, the MPU interrupt mask bit is cleared and the 680b-KCACR interrupts are enabled as required. These two operations should be done before recalling data back from the stack.

2-19. 680b-KCACR Interrupt Control Bits

Table 2-A shows the addresses and bit patterns for controlling the interrupt latches on the 680b-KCACR.

INSTRUCTION	ADDRESS	DATA	FUNCTION
Machine (STA Language (or (STB	FØIØ	FE FD BF	Read Interrupt Enable Write Interrupt Enable Motor Off, Reset Interrupts
Altair 680 BASIC (Poke	61456	254 253 191	Read Interrupt Enable Write Interrupt Enable Motor off, Reset Interrupts

Table 2-A. Address and Bit Patterns

2-20. Sample Program

Program 2-IV is a Sample Program used to test the interrupt circuitry on the 680b-KCACR board. Figure 2-1 is the Flow Chart from which the program is generated.

```
Program 2-IV. KCACR Interrupt Test Program
               CLEAR INTERRUPT MASK BIT
.M 0000 OE
                                                       NOTE
.N 0001 86
               ENABLE
                                                 FE ENABLES READ INT.
.N 0002 FD
               WRITE
                                           0002
                                                 BF CLEARS INT REQUEST
.N 0003 E7
                INTERRUPT
                                                    FROM KCACR
.N 0004 F0
                OF KCACR
.N 0005 101
.N 0006 7E
.N 0007 00
                JUMP TO SELF
.N 0008 06)
.N 0100 BD )
                JSR
.N 0101 01
                ACIA SUBROUTINE
.N 0102 1E)
.N 0103 36
.N 0104 0D
                OUTPUT
.N 0105 B7
                CARRIAGE
.N 0106 F0
                RETURN
.N 0107 01
.N 0108 BD)
                JSR
TO POTO N.
                ACIA SUBROUTINE
.N 010A 1E)
.N 010B 86
                OUTPUT
 .N 010C 0A
 .N 010D B7
                LINE
                FEED
 .N 010E F0
 .N 010F 01
 .N 0110 BD)
                 JSR.
 .N 0111 01
                 ACIA SUBROUTINE
 .N 0112 1E
 .N 0113 86
 .N 0114 49
                 OUTPUT
 .N 0115 B7
                 ASCII "I" TO TERMINAL
 .N 0116 F0
 .N 0117 01
```

```
.N 0118 B6)
               DISABLE
.N 0119 F0
               KCACR (READ STATUS CHANNEL)
.N 011A 10
               WRITE INTERRUPT
.N 011B 7E
               JUMP TO
.N 011C FF
               MONITOR
.N OTID AB
.N 011E 86
.N 011F F0
.N 0120 00
.N 0121 46
                ACIA STATUS
.N 0122 46
                SUBROUTINE
.N 0123 24
.N 0124 F9
.N 0125 39
.J 0000
I
```




Figure 2-1. KCACR Interrupt Test Flow Chart

2-21. USING KCACR LOADER/PUNCH PROM

The KCACR Loader PROM is a program in read-only memory that loads programs from audio cassette tape through the 680b KCACR interface card. The PROM also contains a punch program that dumps memory between two specified locations onto audio cassette tape through the 680b-KCACR interface card. The KCACR PROM must be installed in socket V on the 680b main board to begin at location FDØØ (refer to page 17 of 680b Assembly Manual).

2-22. Punching (Saving) Data or Programs on Tape.

The 680 KCACR PROM is used to record information on cassette tape in the Motorola format. The first and last addresses to be saved are specified by the user. These addresses are saved along with the data and are used to place the data in memory during loading (see Paragraph 2-23).

The procedure for using the KCACR PROM is as follows:

- a) Connect the computer and tape recorder and turn the power on.
- b) Insert the cassette tape in the recorder and set the tape to the desired recording position.
- c) The program to be saved on tape should be in the computer.
- d) Start the tape recorder in the RECORD mode.
- e) Type _J FD74 (The underlined period is the Monitor's prompt.) The KCACR PROM then requests the memory address (selected by the user) to start the dump by typing a ? . Type the starting memory address (4 Hex digits). The Monitor then responds with another ? asking for the ending memory address. Type the ending memory address (4 Hex digits). An invalid address causes a return to the Monitor.

After typing the last character of the ending memory address, the data is output to the tape recorder with an additional 50 nulls at the end. At this point, control is returned to the Monitor and the tape recorder should be stopped.

For example, the following command causes the KCACR PROM to dump memory between $\emptyset4\emptyset\emptyset_{hex}$ and $\emptyset5\emptyset\emptyset_{hex}$ to a tape recorder in the Motorola format.

_J FD74 ? 8499 ? 8589 (The underlined period and question marks are the Monitor's prompt.)

Memory dumps made in this manner are compatible with either the KCACR PROM Loader Program (see Paragraph 2-23) or the Loader Program listed on page 19.

NOTE

Do not try to punch the section of memory from $00D0_{16}$ to $00FF_{16}$ as this is the Monitor's and KCACR PROM's stack and work area. While punching a tape of this area will not cause any problems, loading the tape back into memory will. The usual result is a checksum error, but generally, the result is indeterminable.

2-23. Loading Tapes in Motorola Format

The program or data on tape that is to be loaded must be in the Motorola format, and end with an S9 record. Suitable format is provided by the PROM Punch Program (Paragraph 2-22) or the Output program listed on page 13. The locations of memory that the information on tape is to be placed is determined at the time of recording and cannot be changed easily. The following procedure should be used when loading with the 680 KCACR PROM:

- a) Connect the computer and recorder, and turn the power on. Consult page 10 for the correct connections and control settings.
- b) Insert the cassette tape in the recorder and position the tape about 5 to 10 seconds before the start of the desired data.
- c) Type .J FDØØ
- d) Start the tape recorder in the PLAY mode.
- e) When the program is finished loading, control returns to the Monitor and the tape recorder may be stopped.

If an error is encountered in loading Motorola format tapes, the checksum loader in the PROM prints the appropriate error character on the terminal. The error characters are as follows:

C

Checksum or non-hexadecimal character error

М

Memory error. An attempt was made to load into a non-existant or nonfunctioning memory location. SECTION III
THEORY OF OPERATION



3-1. GENERAL

This section contains information needed to understand the operation of the 680b-KCACR board. Provided in this section is a fundamental description of the logic circuits used on the 680b-KCACR schematics, a paragraph on the Kansas City Standard Principles, and a general overview followed by a detailed theory of operation. Also provided are test point descriptions and waveforms.

3-2. SCHEMATIC REFERENCING

The detailed schematics are provided to aid in determining signal direction and tracing. A solid arrow (—) on the signal line indicates direction, and the tracing of the signal through the schematics is referenced as it leaves the page. The reference is shown as a number-letter number (e.g. 2-A3), indicating sheet 2 and schematic zone A3.

A bar over the signal description on the schematic indicates an active LOW. The absence of a bar over the signal description indicates an active HIGH.


3-3. LOGIC CIRCUITS

The logic circuits used in the schematics are presented as a tabular listing in Table 3-A followed by a detailed explanation of the UART. The table is constructed to present the functional name, symbolic representation and a brief description of each logic circuit. Truth tables are provided to aid in understanding circuit operation where applicable. The active state of the inputs and outputs of the logic circuits is graphically displayed by small circles. A small circle at an input to a logic circuit indicates that the input is an active LOW; that is, a LOW signal will enable the input. A small circle at the output of a logic circuit indicates that the output is an active LOW; that is, the output is LOW in the actuated state. Conversely, the absence of a small circle on the input or output indicates an active HIGH.

Table 3-A. Symbol Definitions


<u>Name</u>	Logic Symbol	Description
AND gate	A B Y	All the inputs have to be enabled HIGH to produce the desired HIGH output. The output is LOW if any of the inputs are LOW.
NAND gate	A Y = ABN	All of the inputs have to be enabled HIGH to produce the desired LOW output. The output is HIGH if any of the inputs are LOW.
	$ \begin{array}{c} A \\ B \\ N 2 \\ Y = \overline{A} + \overline{B} + \dots \overline{N} \end{array} $	
NOR gate	$ \begin{array}{c} A \\ B \\ N \\ Y = \overline{A + B \dots + N} \end{array} $	Any of the inputs need to be enabled HIGH to produce the desired LOW output. The output is HIGH if all of the inputs are LOW.
	A B Y=Ā . B N	
Exclusive OR gate	A	When both inputs are equal, the output is LOW. When the inputs are different, the output is HIGH.
Inverter	$A \longrightarrow \overline{A}$	The inverter is a device whose output is the opposite state of the input.
	$A \longrightarrow \overline{A}$	·

Non-Inverting
Bus Driver




When enabled, the non-inverting bus driver is a device whose output is the same state as the input. Data is enabled through the device by applying a LOW signal to the E input. The output "floats" or goes to a high impedance state when the non-inverting bus driver is not enabled.

Inverting
Bus Driver



The inverting bus driver is a device whose output is the opposite state of the input when enabled. Data is enabled through the driver by applying a LOW signal to the E input. The output "floats" or goes to a high impedance state when the non-inverting bus driver is not enabled.


Edge Triggered Flip-Flop




Applying a signal to the clear (CLR) input resets the flip-flop with Q LOW and \overline{Q} HIGH.* If a signal is applied to the D input, the Q and \overline{Q} outputs are directly affected on the positive edge of the clock pulse. *TTL - active LOW PST and CLR


CMOS - active HIGH PST and CLR

Synchronous 4-Bit Counter




The synchronous 4-bit counter is used as a divide by 13 presettable counter with internal carry (RC). When all outputs (A_{OUT} , B_{OUT} and C_{OUT}) are clocked HIGH, RC is HIGH. Data is transferred to the outputs when LOAD is LOW and a clock pulse is received. Clocking occurs on the rising edge of the clock pulse.





The counter increments on a positive transition at the clock (CLK) input and functions as a divide by 8 counter and output decoder. A carry-out (CO) signal completes one cycle every 8 clock input cycles.


CMOS Presettable Up Counter




This counter functions as a divide by 12 up counter. Binary counting is accomplished when B/D is held HIGH and the counter functions as an up counter when U/D is held HIGH. The counter advances one count at the positive transition of the clock (CLK) when the clock enable (CE) and preset enable (PE) signals are LOW. Advancement is inhibited when PE or CE is HIGH.

Operational

Amplifier (LM 358)



Comparator (LM 393)



3-4. UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER (UART) OPERATION

Generally, UARTs consist of a transmitting section and a receiving section. Paragraph 3-5 provides an explanation of transmitting operation and Paragraph 3-6 explains the operation of the receiver section. Included in Paragraph 3-7 is a brief functional explanation of each pin.

The UART information included in Paragraphs 3-5 through 3-7 is reprinted by permission of SMC MICROSYSTEMS CORPORATION.

3-5. UART Description of Operation - Transmitter (Figures 3-1 and 3-3)


At start-up the power is turned on, a clock whose frequency is 16 times the desired baud rate is applied and master reset is pulsed. Under these conditions TBMT, TEOC and TSO are all at a HIGH level (the line is marking).

When TBMT and TEOC are HIGH, the control bits may be set. After this is accomplished, the data bits may be set. Normally, the control bits are strobed into the transmitter prior to the data bits. However, as long as minimum pulse width specifications are not violated, TDS and CS may occur simultaneously. Once the Data Strobe (TDS) has been pulsed, the TBMT signal goes LOW, indicating that the Data Bits Buffer Register is full and unavailable to receive new data.

If the Transmitter Shift Register is transmitting data that has been loaded, the TBMT signal remains LOW. If the Transmitter Shift Register is empty, or has transmitted the previous character, the data in the Buffer Register is loaded immediately into the Transmitter Shift Register and data transmission commences. TSO goes LOW (the start bit), TEOC goes LOW and TBMT goes HIGH, indicating that the data in the Data Bits Buffer Register has been loaded into the Transmitter Shift Register. The Data Bits Buffer Register is now available to be loaded with new data.

If new data is loaded into the Data Bits Buffer Register at this time, TBMT goes LOW and remains in this state until the present transmission is completed. An advantage of double buffering is that one full character time is available for loading the next character with no loss in speed of transmission.

Data transmission proceeds in the following order: start bit, data bits, parity bit (if selected) and the stop bit(s). When the last stop bit has been on the line for one bit time, TEOC goes HIGH. If TBMT is LOW, transmission begins immediately. If TBMT is HIGH, the transmitter is completely at rest and, if desired, new control bits may be loaded prior to the next data transmission.



3-6. <u>UART Description of Operation - Receiver (Figures 3-2 and 3-3)</u>


At start-up the power is turned on, a clock whose frequency is 16 times the desired baud rate is applied and master reset is pulsed. The Data Available (RDA) signal is now LOW. There is one set of control bits for both the receiver and transmitter.


Data reception begins when the serial input line transitions from mark (HIGH) to space (LOW). If the RSI line remains spacing for 1/2 a bit time, a genuine start bit is verified. Should the line return to a marking condition prior to 1/2 a bit time, the start bit verification process begins again. A mark to space transition must occur in order to initiate start bit verification. Once a start bit has been verified, data reception proceeds in the following manner: start bit verified and received, data bits received, parity bit received (if selected) and the stop bit(s) received.

If the transmitted parity bit does not agree with the received parity bit, the parity error flip-flop of the Status Word Buffer Register is set HIGH, indicating a parity error. However, if the no parity mode is selected, the parity error flip-flop is unconditionally held LOW, inhibiting a parity error indication. If a stop bit is not received, indicating an improperly framed character, the framing error flip-flop is set HIGH, indicating a framing error.

Once a full character has been received, internal logic looks at the Data Available (RDA) signal. If, at this instant, the RDA signal is HIGH, the receiver assumes that the previously received character has not been read out and the over-run flip-flop is set HIGH. The only way the receiver is aware that data has been read out is by having the Data Available reset LOW.

At this time, the RDA output goes HIGH, indicating that all outputs are available to be examined. The Receiver Shift Register is now available to begin receiving the next character. Due to the double buffered receiver, a full character time is available to remove the received character.





FLOW CHART - RECEIVER




Figure 3-3. UART Transmitter/Receiver Flow Chart

3-7. DESCRIPTION OF PIN FUNCTIONS (Figure 3-4)


Pin #	Symbol	Name	Function
1	V _{CC}	Power Supply	+5 volt supply
2 -	V _{DD}	Power Supply_	-12 volt supply
3	GND	Ground	Ground
4	RDE	Received Data	A LOW level input enables the outputs
		Enable	(RD8-RD1) of the Receiver Buffer Register.
5–12	RD8-RD1	Receiver Data Outputs	These pins are the 8 tri-state data outputs enabled by RDE. Unused data output lines, as selected by NDB1 and NDB2, have a LOW level output, and received characters are right justified, i.e. the LSB always appears
			on the RD1 output.
13	RPE	Receiver Parity Error	This tri-state output (enabled by SWE) is at a HIGH level if the received character parity bit does
			not agree with the selected parity.
14	RFE	Receiver Framing Error	This tri-state output (enabled by SWE) is at a HIGH level if the received character has no valid stop
			bit.
15	ROR	Receiver Over Run	This tri-state output (enabled by SWE) is at a HIGH level if the previously received character is not read (RDA output not reset) before the present character is transferred into the Receiver Buffer Register.
16	SWE	Status Word Enable	A LOW level input enables the outputs (RPE, RFE, ROR, RDA and TBMT) of the Status Word Buffer Register.
17	RCP	Receiver Clock	This input is a clock whose frequency is 16 times (16X) the desired receiver baud rate.
18 580b-kGACR May, 1977	RDAR	Receiver Data Available Reset	A LOW level input resets the RDA output to a LOW level.

47

Pin #	Symbol	Name	Function
19	RDA	Receiver Data	This tri-state output (enabled by
		Available	SWE) is a HIGH level when an entire
			character has been received and
			transferred into the Receiver Buffer
			Register.
20	RSI	Receiver Serial	This input accepts the serial bit
		Input ·	input stream. A HIGH level (mark)
			to LOW level (space) transition is
		•	required to initiate data reception.
21	MR	Master Reset	This input should be pulsed to a
			HIGH level after power turn-on.
			This sets TSO, TEOC and TBMT to a
			HIGH level and resets RDA, RPE, RFE
		•	and ROR to a LOW level.
22	TBMT	Transmitter	This tri-state output (enabled by
		Buffer Empty	SWE) is at a HIGH level when the
			Transmitter Buffer Register is
			loaded with new data.
23	TDS	Transmitter	A LOW-level input strobe enters the
		Data Strobe	data bits into the Transmitter
			Buffer Register.
24	TEOC	Transmitter End	This output appears as a HIGH level
		of Character	each time a full character is trans-
			mitted. It remains at this level
			until the start of transmission of
			the next character or for one-half
			of a TCP period in the case of con-
			tinuous transmission.
25	TS0	Transmitter	This output provides the entire
		Serial Output	transmitted character in serial form.
			TSO remains at a HIGH level when no
			data is being transmitted.

Pin #	Symbol	Name	Function
26-33	TD1~TD8	Transmitter	There are 8 data input lines avail-
20-00	101-100	Data Inputs	able (strobed by TDS). Unused data
-		baca inpaca	input lines, as selected by NDB1 and
			NDB2, may be in either logic state.
		•	The LSB should always be placed on
			TD1.
34	cs	Control Strobe	A HIGH level input enters the con-
			trol bits (NDB1, NDB2, NSB, POE and
			NPB) into the Control Bits Holding
			Register. This line may be strobed
		•	or hardwired to a HIGH level.
35	NPB	No Parity Bit	A HIGH level input eliminates the
			parity bit from being transmitted;
			the stop bit(s) immediately follow
			the last data bit. In addition,
			the <u>receiver</u> requires the stop bit(s)
			to follow immediately after the last
	•		data bit. Also, the RPE output is
			forced to a LOW level. See pin 39,
•			POE.
36	NSB	Number of	This input selects the number of
		Stop Bits	stop bits. A LOW level input selects
			1 stop bit; a HIGH level input
			selects 2 stop bits. Selection of
		•	two stop bits generates 1.5 stop
			bits from the COM2017/H when program-
45 45	MDD0	Marie Company	ming a 5 data bit word.
37-38	NDB2,	Number of Data	These two inputs are internally
	ו מחצו.	Bits/Character	decoded to select either 5, 6, 7 or 8 data bits/character as shown in
			,
			the following truth table:

Pin#	Symbol	Name	Function		
		· · · · · ·	NDB2	NDB1	data bits/character
			L	L	. 5
			L	Н	` 6
			Н	L	7
			Н	Н	8~
39	POE	Odd/Even	The logic level on this input, in		
		Parity Select	conjunction with the NPB input, determines the parity mode for both		
			the r	eceiver	and transmitter, as
			shown	in the	following truth table:
			NPB	POE	MODE
			L	L	odd parity
			L	Н	even parity
			H	Χ	no parity
					X=don't care
40	TCP	Transmitter	This	input i	s a clock whose frequency
		C1ock	is 16	times	(16X) the desired trans-
•			mitter baud rate.		






Figure 3-4. UART Block Diagram and Pin Locations

3-8. KANSAS CITY STANDARD PRINCIPLE*

The Kansas City Standard for audio cassette data interchange is based upon the use of a frequency shift modulation method from which serial clock data can be extracted at rates of up to 300 baud. The system is intended to be used with low to medium cost cassette recorders incorporating electrical stop and start capability which may be operated under program control.

The technique provides for long and short term tape speed variation, limitations in bandwidth due to effects such as tape misalignment, and the necessity to retain low cost and low complexity of the hardware. The technique allows for potential operation at higher tape speed than the nominal 1.875 inch/s (4.75 cm/s).

A mark (logical one) bit consists of eight cycles at a frequency of 2400 Hz.

A space (logical zero) bit consists of four cycles at a frequency of 1200 Hz.

A recorded character consists of a space as a start bit, eight data bits, and two or more marks as stop bits.

The interval between characters consists of an unspecified amount of time at the mark frequency. In this respect, the data format is similar to that of asynchronous data communication.

The eight data bits are organized so that the least significant bit is first, most significant bit last followed (optionally) by a parity bit. The total number of significant bits and the parity bit cannot exceed eight.

Where less than eight data bits are used, the unused bits (following the optional parity bit) at the end of the character are mark bits (2400 Hz).

*This article first appeared in the February, 1976, issue of BYTE. Copyright 1976, BYTE Publications, Inc., Peterborough, NH, USA. All rights reserved. Reprinted in part by permission.

Data will be organized in blocks of arbitrary and optionally variable length preceded by a minimum of five seconds of marks.

To avoid errors due to splicing and wrinkling, the beginning of the first data block will occur no sooner than 30 seconds from the start of clear leader.

The contents of the data block are not specified.

The data block ends after the stop bits of the final character.


Bit clocking information may be extracted from the recorded waveform, which is always an integer multiple of the bit rate regardless of tape speed. This permits the recovery and retiming of data by means of a UART, which requires a clock of sixteen times the bit rate although other simple circuitry may be used.

A reliable bandwidth of 3000Hz is assumed in choosing mark and space frequencies due to the head misalignment expected between various cassette recorders. The recording technique is a similar form of Manchester or bifrequency code which has a long history of reliability in the computer industry.

3-9. CMOS AND TTL GENERAL OPERATION

The 680b KCACR is mainly comprised of CMOS logic with some TTL. The following information will show the differences between the two types of logic. For example, a 4011 (CMOS) and 7400 (TTL) are both Ouad 2 input NAND gates.

7400 TTL




Inputs, if left floating, equal togic 1. When inputs are HIGH, there is typically negligible current flow. When logic Ø is present at the inputs, 1.6 mA current flows into the input or 400µa for low power Schottky TTL.

Output:

Logic $\emptyset = 3.8v$ Max. Logic $\emptyset = .1v$ to .5v

4011 CMOS



Inputs are essentially capacitive. Very high input impedance makes input current very low. Inputs should not be left floating because they are then subject to static damage. Outputs are resistive and act as a 200 ohm to 400 ohm resistor to Ground (logic \emptyset) or V_{CC} (logic 1).

3-10. GENERAL THEORY AND BLOCK DIAGRAM (Figure 3-5)

Address Decoding

The Address Decoding circuit gates together the necessary signals for activating data transfers to and from the 680b-KCACR. The outputs of the address circuit are as follows:

Write Control Strobe used for control of Read or Write Interrupts and the Motor Control circuit. (Store FØ1Ø) Read Status Strobe used for enabling the Read and Write Status Bits onto the 680b bus. Also resets the interrupts. (Load FØ10) Write Data Strobe used for transfer of Write Data into the UART Transmit register from the 680b bus. (Store FØ11) Read Data Strobe used for transfer of Read Data from the UART to the 680b bus. Also

resets the interrupts. (Load FØ11)

UART

The Universal Asynchronous Receiver/Transmitter converts parallel data to serial data when in the Write mode (transmit) and converts serial data to parallel data when in the Read mode (receive). The UART formats the serial data to include a start bit (logic Ø) and a stop bit (one or more logic ones). The rate at which serial data is transferred is the baud rate (or bit rate) and is 16 times the Write Clock or Read Clock.

Write Circuit


As data is transmitted in serial form from the UART, the Write Circuit synchronously converts the changing logic levels into 2400 Hz and 1200 Hz square waves in accordance with the Kansas City Standard. The square waves are then filtered to provide sine wave tones which are more useable to audio tape recorders.

Read Circuit

The Read Circuit inputs the audio signal from the tape recorder during playback and provides serial Read Data and the Read Clock for the UART.

The Read Filter, Zero Crossing Detector, and the Edge Detector function to give a pulse at each half cycle of the sine wave signal being played into the 680b-KCACR.

The Read Data Discriminator counts the time between these pulses to detect the logic I or Ø signals for the serial Read Data. Taking advantage of the synchronous nature of the audio tones, the Read Clock Generator uses a shift register to synthesize the Read Clock from the pulses provided by the Edge Detector.



3-11. ADDRESS AND CONTROL LOGIC (Figure 3-8)

Each 680b peripheral requires a unique address which distinguishes it from any other peripheral, and on-board circuitry is provided to enable the 680b-KCACR to detect when the processor is addressing it. Referring to Figure 3-8, Paragraphs 3-12 through 3-15 explain how the 680b-KCACR detects its address from any other and the operation of its Interrupt Enable circuitry.

3-12. Board Select (TP-11)

When FØ1Ø or FØ11 is on the address bus and VMA is valid, all the inputs to NAND gates BB (zone C7) and CC (zone D7) are HIGH. The outputs, as a result, are logic Ø (LOW). The LOWs at BB pin 8 and CC pin 8 are applied to NOR gate U pins 2 and 3. U pin 1 is enabled HIGH, providing the Board Select signal to AA pin 13, AA pin 3 (zone D6), S pin 13 and S pin 3 (zone C6).

3-13. Read Data Enable (TP-18)

The Read Data Enable (\overline{RDE}) signal is a function of the data channel, thus an odd address (FØ11) is required on the bus. To achieve an odd address, AØ (zone C8) must be logic 1 (HIGH). This HIGH at AØ is double inverted by DD pin 2 (zone C7) and DD pin 4 (zone C6), and presented to AA pin 2. Since \overline{RDE} allows data to be read, RW (Read/Write, zone C8) is in the Read (HIGH) state. RW is double inverted by DD pin 10, and DD pin 8 and applied to AA pin 1.

When all inputs are HIGH, AA pin 12 (zone D6) is enabled LOW and the RDE signal is generated. RDE enables the Read Data Drivers GG (zones A7 and B7), and provides the RDAR signal to pin 18 of UART-Y which resets the RDA output. AA pin 12 is also tied to AA pin 11 so that AA pin 8 (zone D5) goes HIGH when AA pin 12 is enabled LOW. The HIGH at AA pin 8 is inverted and tied to the active LOW clear inputs M pin 1 (zone C3) and M pin 13 (zone C2) of the Read and Write Interrupt Enable Flip-flops.

3-14. Read Status Enable (TP-17)

Since Read Status Enable (RSE) is a status channel, an even address (FØ1Ø) must appear on the bus. AØ (zone C8) is LOW at the bus, inverted HIGH at DD pin 2, and present at AA pin 5. RSE is a Read signal so the RW line is in the Read (HIGH) state. RW, double inverted by DD pin 10 and DD pin 8, is HIGH at AA pin 4. With all the input pins HIGH, AA pin 6 (zone D6) is enabled LOW, providing the RSE signal. RSE allows the RDA and TBMT status bits at UART-Y pins 19 and 22 (sheet 2, zone B6) to pass data through T pin 8 and T pin 11 (zone B7). T pin 8 and T pin 11 are NAND gates that act as inverters and drivers by enabling line drivers GG pin 11 and GG pin 13. RSE is also tied to AA pin 9 (zone D5). When AA pin 9 goes LOW, AA pin 8 goes HIGH and is enabled LOW at EE pin 12, clearing Read and Write Interrupt Enable Flip-flops, M pin 1 (zone C3) and M pin 13 (zone C2).

3-15. Write Data Strobe (TP-13)

To enable the Write Data Strobe signal, the Board Select line is HIGH at S pin 13. AØ, HIGH at the bus (since an odd address is required), is double inverted by DD pin 2 and DD pin 4 and appears HIGH at S pin 2. The RWP (Read/Write Prime) line (zone C8) is in the Write (LOW) state. Inverted by DD pin 6 (zone C7), RWP is HIGH at S pin 1. When input pins 1, 2 and 13 are all HIGH, S pin 12 (zone C6) is enabled LOW and tied to UART-Y (zone B6) at pin 23 (TSB). When UART-Y pin 23 goes LOW, the data to be transmitted enters the UART's Transmitter Buffer Register.

3-16. Write Control Strobe (TP-6)

When active, the Write Control Strobe (WCS) signal enables the Read and Write Interrupt control signals and the MOTOR ON and MOTOR OFF control signals. WCS is generated when input pins 3, 4 and 5 of S (zone C6) are HIGH. S pin 3 is HIGH when the board is selected. S pin 4 is HIGH when RWP is in the Write (LOW) state and inverted at DD pin 6; S pin 5 is HIGH when AØ is LOW at the bus and inverted by DD pin 2. S pin 6 (WCS) enables a LOW to NOR gates L pins 2, 5, 9 and 12 (zone C5).

When $\overline{\text{WCS}}$ is enabled and a LOW is output on data line BDO (zone B8), allowing L pin 3 LOW, L pin 1 is enabled HIGH. L pin 1 clocks the Read Interrupt Enable Flip-flop at M pin 3 (zone C3). The Read Interrupt Enable Flip-flop, M pin 5 (zone D3) toggles HIGH on a positive transition at M pin 3. When a character is received by UART-Y (zone B5), RDA (Y pin 19) goes active HIGH. RDA is connected to T pin 2 (zone D3) and M pin 5 is connected to T pin 1. With both inputs HIGH, T pin 3 is enabled LOW, pulling the $\overline{\text{IRQ}}$ line (zone D1) LOW, interrupting the system. $\overline{\text{IRQ}}$ is reset when data or status is read by the MPU.

L pin 5 (zone C5) is tied to S pin 6 and BD1 (zone B8) is tied to L pin 6. When WCS (S pin 6) is active and a logic Ø is output on the BD1 line, L pin 4 is enabled LOW and the Write Interrupt Enable Flipflop, M, is clocked at pin 11 (zone C2). On the positive transition of L pin 4 (zone C5), M pin 9 toggles HIGH, applying a HIGH to T pin 5 (zone D2). When a character is transmitted, TBMT (zone B6) becomes active HIGH, enabling T pin 4 (zone D2). This pulls the $\overline{\rm IRQ}$ line (zone D1) LOW and the system interrupts as a result. Upon a read of the status or data channels, the Write Interrupt Enable Flip-flop, M, is reset (output pin 9 LOW) and the $\overline{\rm IRQ}$ line is disabled HIGH.

The remote motor control feature, an option of the 680b-KCACR, utilizes an external 5v relay supplied by the user. When $\overline{\text{WCS}}$ (zone C6) is active and a LOW is output on the BD7 line (zone A8), L pin 13 (zone C5) is enabled HIGH, supplying the clock pulse to F pin 3 (zone C1). On the positive transition of F pin 3, F pin 6 toggles LOW, enabling the two drivers HH (zone C1). This completes a current path through the relay and the motor is turned on.

To turn the motor off, WCS is again active LOW at L pin 9 and a LOW is output to L pin 8 on the BD6 line (zone A8). L pin 10 is enabled HIGH and inverted LOW at DD pin 12. The LOW at DD pin 12 clears flip-flop F at pin 1 (zone C1). This sets F pin 6 HIGH, disabling driver HH and the relay is turned off. The MOTOR OFF signal at DD pin 12 (zone C4) is also tied to AA pin 10 (zone D5). AA pin 8 (zone D5) goes HIGH, is inverted LOW at EE pin 12, sending a LOW to the active LOW clear inputs of the two Interrupt Enable Flip-flops, M. This resets M pin 5 and M pin 9 LOW.

3-17. READ CIRCUIT (Figure 3-8)

The 680b-KCACR utilizes 2400Hz for a logic 1 and 1200Hz for a logic \emptyset . A frequency discriminator circuit is provided to distinguish between the two frequencies. Referring to Figure 3-6, it is noted that the circuit discriminates between half cycles of the data. If the edges of each half cycle are detected, a pulse occurs every 416 μs . for 1200 Hz (logic \emptyset). For 2400 Hz (logic 1) a pulse occurs every 208 μs . A counter is set up to output after counting 312 μs . and holds the output by stopping its clock. If a logic 1 pulse is detected, a pulse occurs every 208 μs ., starting the frequency counter. Since this counter only outputs after counting 312 μs ., the logic 1 half cycle pulse resets the counter to start over again with no output. A logic 1 is detected when the counter does not have an output. However, for a logic \emptyset , the edge detected pulses are 416 μs . apart, allowing more than enough time for the counter to output and hold.




Figure 3-6. Frequency Discriminator Timing Diagram

The synchronous Read Clock is generated by feeding the audio square wave into a shift register. The outputs of the shift register flip-flop are gated together to synthesize the Read Clock. The clock rate for the shift register is two times the Read Clock frequency and appears at TP-5 (sheet 1, zone B5).

3-18. 500KHz <u>Clock</u>


Data from the tape is filtered by operational amplifier, E (sheet 1, zone D6), which has a center frequency of 1.8KHz. The filtered signal is applied to a zero crossing detector, G pin 2 (zone D3). Every time the input signal crosses a zero voltage level there is a change in state at the output. The resulting output at G pin 1 is the audio signal squared. The squared audio is inverted at R pin 2 (zone C7) and applied to the Data (D) input, V pin 5 (zone C7). The input is clocked to the output on the positive transition of the 500KHz clock at V pin 3. The 2MHz clock is divided by 2 at Z pin 2 and divided again by 2 at Z pin 12 (zone B7), resulting in the 500KHz clock.

3-19. Edge Detector

When the positive transition of the first 500KHz clock pulse appears at V pin 3, the squared audio data present at V pin 5 is transferred to the Q output, V pin 1. At this time, X pin 3 (zone C6) goes HIGH. On the next positive transition of the 500KHz clock, which occurs 2 μs . later ($\frac{1}{500}$ = 2 μs .), data present at V pin 9 is clocked to the Q output, V pin 13. As a result, both \overline{Q} outputs, V pin 2 and V pin 12, are in the same logic state, allowing X pin 3 to return LOW until the next data half cycle.

3-20. 38.4KHz Clock

The output pulse at X pin 3 is 2 μ s. wide with a period of 416 μ s. when a 1200Hz (logic Ø) square wave is present at the data (D) input (V pin 5). When a 2400Hz (logic 1) square wave is present at V pin 5, the pulse period at X pin 3 is 208 μ s. (refer to Figure 3-7 for timing diagram). There is a 2 μ s. pulse at the Edge Detector, X pin 3, for every half cycle of data.



6805-KCACR May, 1977 Figure 3-7. Read Circuit Timing

The 500KHz clock is also applied to the clock input (CK) of W pin 2 (zone A7). W, a Presettable Binary Counter, is preset to divide the 500KHz clock by 13 for a 38.4KHz ($\frac{1}{38.4\text{KHz}}$ + 26 µs.), signal at the carry output (RC, W pin 15). Each time the Edge Detector (X pin 3) pulses HIGH, P pin 8 (zone A6) is HIGH and P pin 10 goes LOW. The LOW at P pin 10 is connected to the active LOW load (LD) input, W pin 9, to start the counter over again. The 38.4KHz signal is the time base for the Read Data Discriminator and Read Clock Generator.

3-21. Read Data Discriminator

The 38.4KHz clock is inverted at R pin 4 (zone A6) and fed into N pin 15 (zone A6) through NOR gate P (zone A6). N counts the time between Edge Detector Output pulses at X pin 3 (zone B6). If the pulses occur more frequently than 312 μs ., the CO output (zone A5) remains HIGH and the Read Data Latch, J pin 12 (zone B5), is clocked to a Logic 1 state on the next pulse from the Edge Detector Output at X pin 3 (zone C6). When J pin 12 is in a logic 1 state, the $\overline{\mathbb{Q}}$ output is LOW.

If the pulses from the Edge Detector occur at intervals greater than 312 µs., the CO output of N goes LOW. This LOW at N pin 7 (zone A5) is inverted at R pin 6 (zone B5). The HIGH at R pin 6 clears the Read Data Latch to a logic Ø state (the $\overline{\mathbb{Q}}$ output is HIGH) and also inhibits the clock signal at N pin 15 by holding P pin 4 (zone A6) LOW. The CO output of N remains LOW until the next pulse from the Edge Detector Output presets N.

Note that the $\overline{\mathbb{Q}}$ output of the Read Data Latch, J pin 12, is used for the Read Data signal. The data is inverted at this point to allow for the TTL level inverting driver, U (sheet 2, zone B6). The signal is inverted at U pin 13 and presented to UART-Y at pin 20 (zone B6), the Read Data Input.

3-22. Read Clock Generator

Referring to the timing diagram in Figure 3-7, the 38.4KHz signal is used to generate the 9.6KHz clock for the Read Clock Generator. The 38.4KHz signal is divided by 2 at the \overline{Q} output, B pin 2. B pin 2 clocks B pin 11 (zone B6) and the signal is divided again by 2 (a total of two divisions), appearing at the \overline{Q} output, B pin 12, as 9.6KHz. The 9.6KHz

signal clocks the Read Clock Generator, consisting of flip-flops V pin I, V pin I3 (zone C7), H pin I, H pin I3 (zone C6) and J pin I (zone C5) connected as a shift register. When V pin I changes state (logic I or Ø), approximately 104 μ s. later, H pin I shows the same change since the period of 9.6KHz is 104 μ s. H pin I2 shows the change 104 μ s. later, followed by J pin I, 104 μ s. later. Thus, from the time V pin I changes state, 312 μ s. elapse before J pin I shows the same change.

V pin 1 is tied to X pin 6 (zone C6) and X pin 5 is tied to H pin 1. X is an Exclusive OR gate in which the output is HIGH provided one input is HIGH; however, if both inputs are either HIGH or LOW, the output is LOW. When V pin 1 changes state, H pin 1 is the opposite state for 104 μs . due to the shift delay. X pin 4 (zone C5) is a logic 1 for 104 us. then it returns LOW and stays LOW for the duration of the data half cycle (logic Ø duration = 312 μs.; logic 1 duration = 104 μs.). 208 μs. after V pin 1 (zone C7) changes, H pin 13 (zone C5) changes. H pin 13 is tied to X pin 13 (zone C5). J pin 1, which is in the opposite state for 104 us. after H pin 13 changes, is tied to X pin 12. Thus, X pin 11 has the same output pulse as X pin 4, except the leading and trailing edges are shifted 208 µs. when a logic Ø is read. When a logic 1 is read, the two outputs appear to occur simultaneously. X pin 4 and X pin 11 are ORed together by the two NOR gates, P pin 3 and P pin 11 (zone C4). A resulting Read Clock frequency of 4800Hz is then inverted at R pin 10 (sheet 2, zone A4) and presented to UART-Y at pin 17 (RCK).

3-23. WRITE CIRCUIT (Figure 3-8)

The Write Circuit provides modulated audio tones for recording data. The data is transferred out in serial form, modulated in the Kansas City Standard format and output onto the cassette tape.

3-24. 4800Hz Clock Circuit

A 500KHz clock is present at the clock (CK) input to the divide by 13 counter C pin 2 (sheet 1, zone B4). Thus, the output frequency at C pin 15 (RC) is 38.4KHz. This 38.4KHz is inverted at R pin 8 (zone B3) and tied to the active LOW load (LD) input to reset the counter. R pin 8 also provides clock pulses to counter D pin 14 (zone B2). D, a divide by 8 counter, divides the 38.4KHz (present at pin 14) down to 4800Hz.

The 4800Hz Write Clock signal is inverted at R pin 10 (zone B1), and is applied to U pin 5 (sheet 2, zone B4). The Write Clock signal is inverted at U pin 4, and provides the Transmit Clock signal to pin 4 of UART-Y.

3-25. Modulator

The 4800Hz clock at D pin 12 is connected to the input of divide by 2 flip-flop, K pin 3 (zone B3). The 2400Hz square wave at the Q and \overline{Q} outputs of K are presented to the inputs of two input AND gates A (zones A3 and B3). If the Write Data is a logic 1, the AND gates are enabled. Since the 2400Hz signals are being applied, the inputs of the AND gates are of opposite phase. At a 2400Hz rate, the AND gates Preset (PST) and Clear (CLR) K pins 8 and 10, resulting in a 2400Hz signal at K pin 12.

If the Write Data is a logic \emptyset , AND gates A are disabled, leaving K pins 8 and 10 LOW. This enables K to divide the 2400Hz signal at the clock input, K pin 11, resulting in a 1200Hz signal at the $\overline{\mathbb{Q}}$ output, K pin 12. Using this arrangement, the 2400Hz/1200Hz modulated Write Data signal, appearing at TP-7 (K pin 12) is synchronous with the Serial Write Data. This results in a completely symmetrical square wave at TP-7, with frequency changes occurring only at the completion of a full cycle of the square wave.

3-26. Filter Circuit

R10, R12 and R9 (zones C4 and C3) act as a filter to integrate the square wave from the modulator and to remove some of its high frequency harmonics. The resulting signal is a sawtooth wave which is then fed to a 2KHz Filter, E pins 5 and 6 (zone C2). E, having a gain of 2 and a Q of 2, removes almost all other harmonics. The output of the filter, approximately 330 mV peak to peak sine wave, is connected to an 11:1 voltage divider (R6 and R7, zone C1), providing a 30 mV peak to peak signal suitable for MIC inputs of tape recorders.

KGAGR SECTION IV TROUBLESHOOTING

		:

4-1. INTRODUCTION

This section contains Read and Write Test programs to aid the user in testing the operation of the 680b KCACR board. Included is a brief description of all the test points, and troubleshooting charts to aid in locating and correcting any trouble areas.

4-2. VISUAL INSPECTION CHECK LIST

Before a board is installed and a preliminary test performed, the board should be visually inspected for problems due to improper handling. The following visual checks should locate most of these malfunctions.

- 1. Check for loose or missing components
- 2. Look for broken leads or leads that have not been soldered
- 3. Check for solder bridges
- 4. Check for possible cold solder connections
- 5. Examine PC board carefully for hairline opens in lands
- Check IC chips for proper pin placement and good socket connections
- 7. Examine electrolytic capacitors for proper polarity
- 8. Examine diodes for proper polarity
- Be sure the correct color code has been observed on all resistors

4-3. GENERAL PROCEDURES FOR TROUBLESHOOTING TTL AND CMOS LOGIC

- 1. HIGH level (logic 1) = Vinput, 2v (4v CMOS) min; Voutput, 2.4v (4v CMOS) min.
 - LOW level (logic Ø) = Vinput, .8v (lv CMOS) max; Voutput, .4v (lv CMOS) max.
 - 2. Always work backward through the logic from the trouble area.
 - 3. Always disconnect power when removing or replacing ICs, or cutting or resoldering PC lands.
 - 4. When a gate element appears bad (an output is the opposite of what it should be with a given input):
 - a. Insure the IC package has correct voltage supplies and grounds.

- b. Recheck the output with the pin open (bend the pin up and reinsert the IC in its socket—if not socketed, cut the land that connects the pin to the external circuitry). If the output remains incorrect, replace the IC with a new part. If the output is now correct, look for shorts to nearby PC lands (visually and with an chmmeter). If none are found, the probable cause is a defective input at one of the elements that the output feeds. Isolate each input in turn by opening it from the external circuitry. This procedure will not work for CMOS logic unless a voltage or ground is applied to the open pin. Be careful when isolating CMOS logic inputs due to high input impedance (static sensitive).
- c. If an input is between .8 volts and 2 volts, check continuity back to the driving output. An open input on a CMOS gate is difficult to check. It usually appears as a logic Ø due to the resistance to ground in the scope or meter probe.

4-4. TEST POINT DESCRIPTIONS AND WAVEFORMS

The following is a brief description of each test point. It is helpful to know what signal each test point is representing before beginning troubleshooting. Waveforms generated during a Read and Write test at some of the various test points are also included.

- TP-1 -- Write Data from UART -- Approximately 36.7 ms. in duration for 1 data word (bit width = 3.3 ms.). Located in Write Circuit.
- TP-2 -- Read Filter Output -- Filtered audio entering the zero crossing detector. Located in the Read Circuit.
- TP-3 -- Record Out Audio -- To MIC input of tape recorder. Located in the Write Circuit.
- TP-4 -- Play In Audio -- Before entering the Read Data Filter.

 Located in the Read Circuit.
- TP-5 -- Read Clock Generator Shift Clock -- 9600Hz supplied to the Read Clock Generator. Located in the Read Circuit.

- TP-6 -- Write Control Strobe -- Active LOW signal supplied to the Read Clock Generator. Located in the Address/Control Circuit.
- TP-7 -- Modulated Write Data -- Logic 1 = 2400Hz. Logic Ø = 1200Hz.

 Located in the Write Circuit.
- TP-8 -- Squared Read Audio -- Square wave audio signal after passing through the Zero Crossing Detector. Located in the Read Circuit.
- TP-9 -- Read Data Discriminator Counter -- Pulsing indicates logic Ø; steady HIGH indicates logic 1. Located in the Read Circuit.
- TP-TO -- 4800Hz UART Transmit Clock -- Located in the UART Circuit.
- TP-11 -- Board Select -- Active LOW signal used to enable Control/ Status logic. Located in the Address/Control Circuit.
- TP-12 -- 38.4KHz output from the divide by 13 Counter -- used to divide the 500KHz clock down to a 38.4KHz clock. Located in the Read Circuit.
- TP-13 -- Write Data Strobe -- Active LOW signal used to clock data into the UART. Located in the Address/Control Circuit.
- TP-14 -- 4800Hz Read Clock -- Developed by the Read Clock Generator.

 Located in the Read Circuit.
- TP-15 -- Receive Serial In (RSI) to the UART -- Each data word should be approximately 36.7 ms. wide. Located in the UART Circuit.
- TP-16 -- Edge Detector Output -- A 2 μs . wide pulse detected at every half cycle of audio input. Duration is approximately 416 μs . for logic Ø and 208 μs . for logic 1. Located in the Read Circuit.
- TP-17 -- Read Status Enable -- Active LOW signal used to allow software to check the status bits. Located in Address/Control Circuit.
- TP-18 -- Read Data Enable -- Active LOW signal used to enable the Read Data Drivers. Located in the Address/Control Circuit.
- TP-19 -- Transmit Buffer Empty -- The Write Status bit. Located in the UART Circuit.
- TP-20 -- Receive Data Available -- The Read Status bit. Located in the UART Circuit.

READ CIRCUIT WAVEFORMS

The following waveforms are generated when a read test is in progress:


Waveform #1

TP-4 shows data coming off the tape. TP-8 is the Squared Audio signal.

TP-4 Audio Input

2v/CM

TP-8 Squared Audio



· Sindy


Waveform #2

TP-2 is the audio signal at the Read Filter Output. TP-8 is again the Squared Audio signal.

TP-2 Read Filter Output


2v/CM

TP-8 Squared Audio




6805-KCACF May, 1977

Trace 1 is the Ø2 clock at the bus. TP-18 is the Read Data Enable pulse which enables the Read data drivers.




Waveform #4

TP-16 displays the 2 $\mu s.$ pulse of the Edge Detector Output, compared with the 38.4KHz clock at TP-12. The pulses at TP-12 are 26 $\mu s.$ apart.




680b-KCACR May, 1977

TP-9 is the Read Data Discriminator Counter. TP-15 is the Read Data. Notice how the Read Data Discriminator Counter has only logic \emptyset outputs.




Waveform #6

TP-5 is the 9600Hz Read Clock Generator Shift Register. TP-14 is the 4800Hz Read Clock.



TP-20 is RDA. On the positive transition, a UART character is ready. When RDA is HIGH, software will recognize it and input the data, resetting RDA LOW. TP-15 is the Read Data.




WRITE CIRCUIT WAVEFORMS

The following waveforms are generated when a write test is in progress:


Waveform #1

Displayed with the Ø2 system clock is Read Status Enable, TP-17. When RSE is active, the status bit drivers are enabled.



Waveform #2

The Ø2 system clock is shown in respect to WRITE DATA STROBE (WDS) at TP-13. When WDS is active, data is loaded into the Transmitter Buffer Register and ready to be output to the tape through the Write Circuit.




680b-KCACR May, 1977

TP-19 is TBMT. On a positive transition of TBMT the UART is ready for another character. When TBMT is HIGH, software recognizes it and outputs a character to the UART. TP-1 is the Write Data.

TP-19 TBMT .

2v/CM

TP-I WRITE Data




Waveform #4

TP-10 is the 4800Hz Write Data Clock. TP-1 is a logic Ø changing to a logic 1. Due to the 300 baud rate, there are 16, 4800Hz clock pulses for the bit displayed.

TP-10 4800Hz Write Data Clock

2v/CM

TP-1 Logic Ø to Logic 1



680b-KCACR May, 1977


TP-1 is the Write Data. TP-7 is the modulated Write Data. There are 8 clock cycles of the 2400Hz frequency for a logic 1 and 4 clock cycles of the 1200Hz for a logic \emptyset . Each data bit at TP-1 is 3.3 ms.

wide.

TP-1 Write Data

2v/CM

TP-7 Modulated Write Data




1ms/CM

Waveform #6

50mv/CM

TP-3 is the waveform of the write data after the 2KHz filter. The write data is ready to be put on the tape.



4-5. PRELIMINARY CHECK

After visual inspection has been completed and the 680b-KCACR board is installed, enter and run Program 4-I. This short test program Reads and Writes a fixed bit pattern to check the Read and Write Circuit for proper operation. The bit pattern should be the same for both the Read and Write check. The Write pattern is set by location 0104 and the Read pattern by location 020A. There is no limit to the number of bytes written or read since the test is stopped manually by the operator. In error during the Read operation is indicated by returning control to the monitor. If a malfunction occurs while performing this preliminary check, proceed to Table 4-A to check the Power Supply circuitry.

Program 4-I. Preliminary Test

Write Te	st			
.M 0100	CE		<u>.N</u> 010A	11 -
<u>.N</u> 0101	<u>F0</u>		<u>.N</u> 010B	<u>20</u>
<u>.N</u> 0102	<u>00</u>		<u>.N</u> 010C	<u>F7</u>
<u>.N</u> 0103	<u>C6</u>			
<u>.N</u> 0104	<u>AA</u> *		<u>.J 0100</u>	to start
<u>.N</u> 0105	<u>A6</u>			
<u>.N</u> 0106	<u>10</u>			
<u>.N</u> 0107	<u>2B</u>	•		
<u>.N</u> 0108	<u>FB</u>		•	
<u>.N</u> 0109	<u>E7</u>			

^{*}Or any bit pattern

Read Tes	t		
.M 0200	<u>F6</u>	<u>.N</u> 0209	<u>C6</u>
<u>.N</u> 0201	<u>F0</u>	<u>.N</u> 020A	<u>AA**</u>
	10	<u>.N</u> 020B	11
<u>.N</u> 0203	<u>56</u>	<u>.N</u> 020C	<u>27</u>
<u>.N</u> 0204	<u>25</u>	<u>N</u> 020D	<u>F2</u>
<u>.N</u> 0205	<u>FA</u>	<u>.N</u> 020E	<u>B7</u>
<u>.N</u> 0206	<u>86</u>	<u>.N</u> 020F	02
<u>.N</u> 0207	<u>F0</u>	<u>.N</u> 0210	20
<u>.N</u> 0208	11		<u>7E</u>
		<u>.N</u> 0212	FF
		<u>.N</u> 0213	<u>AB</u>
		*** <u>.J</u> 02	00 To Start

**Must be same as Loc. 0104

***Allow about 10 sec. of leader tape before starting. All underlined characters are user entries.

4-6. POWER SUPPLY CHECK (Figure 4-1)

The following Power Supply Check (Table 4-A) should always be completed before referring to any of the other tables when a problem is detected. This is to insure that proper voltage levels are being supplied to various ICs.

IF INCORRECT Proceed to Step 2.	Possible problem on computer main board (see appropriate manual).	Examine connections at ICs and check lands for shorts or opens.
igure 4-1.) IF CORRECT Proceed to Step 3.	There is a problem in the power supply circuit. Check for shorts or opens in appropriate line showing incorrect reading. If he are found, check voltage regulator (VRI), zener diode (DI) and associated components.	Power supply is OK. Proceed to Write Circuit Check (be sure to read para- graph 4-7).
Table 4-A. Power Supply Check (Figure 4-1.) NORMAL INDICATION a) Vcc = 4.8 - 5.2v (reg). Proceed t b) Should be 11.5 to 12.5v (reg).	Bus pin 13 should be 7.5 to 10v (unreg) and pin 72 should be -14 to -18v (unreg).	Proper operating voltages should be present.
	Monitor bus pins 13 (zone c4) and 72 (zone B4).	Monitor voltage inputs of each IC.

4-7. READ/WRITE TEST PROGRAM

Program 4-II should be used in conjunction with troubleshooting tables 4-B and 4-C. Program 4-II Reads and Writes a 32K test program which is always incrementing from 00 to FF (256 different patterns). However, the program may be set to any desired length. The Write length is set at location 010C (MSB) + 010D (LSB). The Read length is set at location 0213 (MSB) + 0214 (LSB). The Read length should be less than or equal to the Write length.

When the Write test is completed, control is returned to the Monitor. Errors occurring during the Read Test are printed as E, and when the Read test is completed, the number of errors plus one are listed at the terminal. If there are no errors, the print out reads 0001E. Note that the print out will occur until after the last byte of the test is read, and the noise at the end of the test causes the error count to print 0001E. If no noise is detected, there will be no print out.

Program 4-II. Read/Write Test

Wri	te Tes	t				
<u>.M</u>	0100	<u>C6</u>	<u>.N</u>	010F	<u>F0</u>	
<u>.N</u>	0101	13	<u>.N</u>	0110	10	
<u>.N</u>	0102	<u>CE</u>	<u>. N</u>	0111	<u>2B</u>	
.N .N	0103	00	<u>.N</u>	0112	FB	
<u>. N</u>	0104	<u>00</u>	<u>. N</u>	0113	<u>F7</u>	
<u>. N</u>		09	. <u>.N</u>	0174	<u>F0</u>	
<u>. N</u>	0106	<u>26</u>	<u>.N</u>	0115	11	
<u>. N</u>	0107	FD	<u>. N</u>	0116	<u>5C</u>	
<u>. N</u>	8010	<u>5A</u>	<u>. N</u>	0117	09	
<u>.N</u>	0109	<u> 26</u>	<u>. N</u>	0118	<u>26</u>	
<u>.N</u>	010A	FA	<u>.N.</u>	0119	<u>F4</u>	
<u>. N</u>	010B	<u>CE</u>	<u>.N</u>	011A	<u>7E</u>	
<u>. N</u>	0100	80	<u>. N</u>	011B	FF	
<u>. N</u>	010D	<u>00</u>	<u>. N</u>	0110	<u>AB</u>	
<u>. N</u>	010E	<u>86</u>	<u>.J</u>	0100	to	start

Read Test

Read	d Test				
<u>.M</u>	0200	<u>F6</u>	<u>.N</u>	0222	02
<u>. N</u>	0201	<u>F0</u>	<u>. N</u>	0223	DE
<u>. N</u>	0202	10	<u>.N</u>	0224	00
N N N N N N N N N N N N N N N N N N N	0203	<u>56</u>	<u>.N</u>	0225	80
. N	0204	<u>25</u> .	<u>. N</u>	0226	DF
<u>. N</u>	0205	FA	<u>N</u>	0227	00
. N	0206	<u>F6</u>		0228	DE
<u>. N</u>	0207	F0 11	. <u>N</u>	0229	02
<u>. N</u>	0208	11	- <u>N</u>	022A	<u>C6</u>
<u>.N</u>	0209	<u> 26</u>	N	022B	<u>45</u>
<u>. N</u>	020A	<u>F5</u>	. N	0220	<u>F7</u>
<u>.N</u>	0208	CE	<u>. N</u>	022D	<u>F0</u>
<u>.N</u>	020C	00	<u>. N</u>	022E	01
<u>. N</u>	0200	CE 00 00 D	<u>. N</u>	022F	<u>4C</u>
<u>, N</u>	02 0 E	<u>Dr</u>	<u>. N</u>	0230	<u>09</u>
<u>. N</u>	020F	<u>00</u>	<u>. N</u>	0231	<u>26</u>
<u>. N</u>	0210	<u>4F</u>	<u>. N</u>	0232	<u>E2</u>
	0211	<u>4C</u>	<u>.N</u>	0233	<u>C6</u>
. N . N . N	0212	<u>CE</u>	<u>. N</u>	0234	OD
<u>. N</u>	0213	<u>86</u>	<u>. N</u>	0235	BD
<u>. N</u>	0214	00	<u>.N</u>	0236	FF.
. N . N	0215	<u>F6</u>	<u>. N</u>	0237	<u>81</u>
<u>.N</u>	0216	<u>F0</u>	<u>. N</u>	0238	<u>C6</u>
<u>. N</u>	0217	<u>10</u>	<u>. N</u>	0239	<u>0A</u>
<u>- N</u>	0218	<u>56</u>	<u>. N</u>	023A	BD
. <u>N</u> . <u>N</u>	.0219	<u>25</u>	<u>- N</u>	023B	<u>FF</u>
. N	021 A	FA	<u>. N</u>	023C	81
N.	021B	<u>F6</u>	<u>. N</u>	023D	<u>96</u>
<u>. N</u>	021C	<u>F0</u>	<u>. N</u>	023E	00
<u>. N</u>	021D	11	<u>. N</u>	023F	BD
<u>. N</u>	021E	11	<u>. N</u>	0240	FF
<u>. N</u>	021F	<u>27</u>	<u>. N</u>	0241	<u>6D</u>
<u>. N</u>	0220	<u>0E</u>	<u>. N</u>	0242	<u>96</u>
<u>. N</u>	0221	<u>DF</u>	<u>. N</u>	0243	<u>01</u>

<u>N</u> 0244 <u>BD</u> <u>N</u> 0245 <u>FF</u>

<u>.N</u> 0248 FF

<u>6D</u>

<u>7E</u>

<u>AB</u>

<u>.J</u> 0200 to start

<u>N</u> 0246

<u>N</u> 0247

<u>N</u> 0249

Proceed to Step 2.	Proceed to Step 3.	-			Monitor for 2MHz Clock at bus	pin 49. If correct, suspect	R pin 12, Z pin 2 and Z pin 12.	If incorrect, suspect problem	with 680 computer.	Proceed to Step 5.			Check U pin 1, CC pin 8, BB pin	8, EE pins 2, 4, 6, and 10 and FF pins 2, 4, 6, 8, 10 and 12.	Suspect S pin 12, DD pin 6 or	OB pin 2 or DD pin 4.	Suspect modulator circuit,			
Proceed to Step 4.	Suspect U pin 5	(sheet 2, zone B4), R pin 10 (sheet 1,	zone Bl), D (zone	BZ), C (Zone B3) and R pin 8 (Zone B3).	Signal not reaching	C pin 2 (zone B4).				Proceed to Step 7.			Proceed to Step 6.		Problem probably	with UART-Y.	Suspect E (zone C2)	and associated com-	ponents R10, C12, R9,	R8, R5, C9 and C10.
4800Hz Clock should be	present. 500KHz clock should be	present.	-		500KHz clock should be	present.				Write data should be	present (resembles	waveform #3, page 77).	Should be pulsing LOW.		Should resemble waveform	#2, page 76.	Modulated Write Data	should resemble Maveform	#5, page 78.	
Monitor Write Clock at TP-10	(sheet 2, zone B4). Monitor C nin 2, 500KHz	input (sheet 1, zone B4).			Monitor 500KHz inputs W	pin 2 (zone A8) and V pin	3 (zone C7).			Monitor Serial Write Data	at TP-1 (zone A1).		Monitor Board Select at	TP-11 (sheet 2, zone D6).	Monitor Write Data Strobe	at TP-13 (sheet 2, zone C6).	Monitor Modulated Write Data	of TP-7 (sheet 1, zone A2).	, ·	
	4800Hz Clock should be Proceed to Step 4.	P-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5	4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 present. (sheet 2, zone B4), R pin 10 (sheet 1.	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3).	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be Signal not reaching	p-10 4800Hz Clock should be Proceed to Step 4. present. present. Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be Signal not reaching n present. C pin 2 (zone B4).	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be Signal not reaching C pin 2 (zone B4).	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and B2), C (zone B3). 500KHz clock should be Signal not reaching C pin 2 (zone B4).	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be Signal not reaching C pin 2 (zone B4).	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and B2), C (zone B3). 500KHz clock should be Signal not reaching C pin 2 (zone B4).	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be Signal not reaching present. c pin 2 (zone B4).	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be Signal not reaching present. C pin 2 (zone B4). Mrite data should be Proceed to Step 7. present (resembles waveform #3, page 77).	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be Signal not reaching present. C pin 2 (zone B4). Write data should be Proceed to Step 7. present (resembles waveform #3, page 77). Should be pulsing LOW. Proceed to Step 6.	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be Signal not reaching present. Write data should be C pin 2 (zone B4). present (resembles waveform #3, page 77). Should be pulsing LOW. Proceed to Step 7.	p-10 4800Hz Clock should be Suspect U pin 5 present. 500KHz clock should be Suspect U pin 5 present. 500KHz clock should be B2), C (zone B3) and B2), C (zone B3). 500KHz clock should be Signal not reaching present. Mrite data should be C pin 2 (zone B4). present (resembles waveform #3, page 77). Should be pulsing LOW. Proceed to Step 7. Should resemble waveform Problem probably	p-10 4800Hz Clock should be broceed to Step 4. present. 500KHz clock should be (sheet 2, zone B4), R pin 10 (sheet 1, Zone B1), D (zone B3). 500KHz clock should be (Signal not reaching present. Write data should be (C pin 2 (zone B4). present (resembles waveform #3, page 77). Should be pulsing LOW. Proceed to Step 6. Should resemble waveform Problem probably #2, page 76. with UART-Y.	p-10 4800Hz Clock should be proceed to Step 4. present. 500KHz clock should be (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B2), C (zone B3) and R pin 8 (zone B3). 500KHz clock should be (signal not reaching) R present. C pin 2 (zone B4). present (resembles (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). present (resemble (cone B4). proceed to Step 7. should resemble (cone B4). proceed to Step 7. proceed to Step 7. should resemble (cone B4). proceed to Step 7. should resemble (cone B4). proceed to Step 7. should resemble (cone B4). present (resemble (cone B4). present (cone B4).	p-10 4800Hz Clock should be proceed to Step 4. present. 500KHz clock should be (sheet 2, zone B4), R pin 10 (sheet 1, zone B1), D (zone B3) and R pin 8 (zone B3). 500KHz clock should be (slone B3). S00KHz clock should be (slone B4). The present (resembles (slone B4). The present (resembles (slone B4). The present (resembles (slone B4). The present (resembles (slone B4). The present (resembles (slone B4). The present (resembles (slone B4). The proceed to Step 7. The proceed to Step 7. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 7. The proceed to Step 6. The proceed to Step 7. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 7. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 6. The proceed to Step 7. The proceed to Step 6. The proceed to Step 6. The proceed to Step 7. The proceed to Step 7. The proceed to Step 6. The proceed to Step 6. The proceed to Step 7. The proceed to Step 7. The proceed to Step 7. The proceed to Step 7. The proceed to Step 7. The proceed to Step 7. The proceed to Step 7. The proceed to Step 8.	p-10 4800Hz Clock should be Proceed to Step 4. present. 500KHz clock should be Suspect U pin 5 present. 500KHz clock should be R pin 10 (sheet 1, zone B4), R pin 10 (sheet 1, zone B4), R pin 8 (zone B3) and R pin 8 (zone B3). S00KHz clock should be Signal not reaching R present. C pin 2 (zone B4). C pin 2 (zone B4). Should be pulsing LOW. Froceed to Step 7. Should resemble waveform Problem probably #2, page 76. Mith UART-Y. Data Modulated Write Data and associated com- #5, page 78. ponents R10, C12, R9,

Ŋ


9


STEP 1

ζ,

		Table 4-C. Read Circu Check	Check (Figure 3-8)	
STEP	INSTRUCTION	NORMAL INDICATION	IF CORRECT	IF INCORRECT
680 May	Monitor Play In at TP-4 (sheet	: Normal indication should	Proceed to Step 2.	Data was not correctly written
b-KC/ , 197	1, zone D8).	resemble waveform #1, page		പു the tape. Check connection.
ACR 77		72,		Trouble may be in tape recorder.
2	Monitor Read Filter Output	Should resemble waveform	Proceed to Step 3.	1.8KHz Read Filter probably
	at TP-2 (zone D5).	#2, page 72.		defective.
m	Monitor Squared Read Audio	Should resemble waveforms	Proceed to Step 4.	Zero Crossing Detector probably
	at TP-8 (zone C3).	#1 and #2, page 72.		faulty.
4	Monitor Read Status Strobe	Should be active LOW pulse.	Proceed to Step 5.	Monitor TP-11 (zone D6). If
	at TP-17 (sheet 2, zone			incorrect, problem with Board
	D6).			Select logic; if correct, suspect
				00 pin 10, 00 pin 8, 00 pin 2 or
				AA pin 6.
ស	Monitor Read Data Strobe at	Should resemble waveform	Proceed to Step 6.	Suspect DD pin 4 (zone C6).
	TP-18 (sheet 2, zone D6).	#3, page 73.		
9	Monitor Edge Detector Output	Should resemble waveform	Proceed to Step 8.	Proceed to Step 7.
	at TP-16 (sheet 1, zone C5).	#4, page 73. Pulse width		•
		= 2 μ s. period = 416 μ s.	-	
		(logic 0); Period = 208		
				`
7	Monitor Edge Detector Flip-	500KHz clock should be	Suspect V pin 12, V	Suspect Z pin 2, Z pin 12 (zone
	flop at V pin 3 and V pin 1	present.	pin 2 (zone C7) or X	B7) R pin 12 or the absence of
	(zone C7).		pin 3 (zone C6).	the 2MHz Clock at bus pin 49.
æ	Monitor 38.4KHz clock at TP-	38.4KHz clock should be	Proceed to Step 9.	Suspect W (zone A7) to be
	12 (zone A7).	present (resemble wave-		defective.
		form #4, page 73)		
6	Monitor 9.6KHz Read Clock	9600Hz should be present	Proceed to Step 10.	Suspect * by 4 Counter B pin 2
8	Generator Shift Clock at	(resembles waveform #6,		or B pin 12 (check for 38.4KHz
35	TP-5 (zone B5).	page 74).		Clock at B pin 3).

P pin 3 and P pin 11.				
correct, check X pin 4, X pin 11,	to be defective.			
1, H pin 13 and J pin 1. If	drivers GG and HH	#6, page 74.	(sheet 2, zone A5).	
Check Read Clock Generator H pin	Suspect the UART line	Should resemble waveform	Monitor Read Clock at TP-14	12
pin 13 (sheet 1, zone 84).		#7, page 75.	(sheet 2, zone B5).	
Suspect J pin 12 or NOR gate U	Proceed to Step 12.	Should resemble waveform	Monitor Read Data at TP-15	Ξ
and R pin 6 and NOR gate P pin 9.			A5).	
tive. Check inverters R pin 4		page 74.	inator Counter at TP-9 (zone	
* by 12 Counter, N, may be defec-	Proceed to Step 11.	Should resemble waveform #6, Proceed to Step 11.	Monitor Read Data Discrim-	10
IF INCORRECT	IF CORRECT	NORMAL INDICATION	INSTRUCTION	STEP
				5





SECTION V ASSEMBLY

			. .
j j			
)
			·
: : : 			′
İ			

5-1. GENERAL

This section contains all the information needed for circuit construction of the Altair 680b-KCACR board. It consists of some helpful assembly hints and detailed instructions for component installation on the 680b-KCACR board.


Before beginning the assembly procedure, carefully read the enclosed "MITS Kits Assembly Hints" booklet. It contains helpful suggestions and several important warnings. Failure to heed these warnings could cause you to void your warranty.

Check the contents of your kit against the parts list (Appendix A) to make sure you have the required parts. As you construct the board, read each step carefully and follow the instructions in the order in which they are presented. Always complete each step before going on to the next.

5-2. VISUAL INSPECTION

It is recommended that a visual inspection of the PC board(s) in your kit be made before beginning the assembly procedures.

Look for etching "bridges" or etching "opens" in the printed circuit lands, as shown in the drawings below:



This could also appear as a "hairline" cut.

A thorough visual inspection will eliminate one possibility for errors, should the board not operate properly after it is assembled. Troubleshooting efforts may then be concentrated elsewhere.

5-3. COMPONENT INSTALLATION INSTRUCTIONS

Pages 94 through 99 describe the proper procedures for installing various types of components in your kit.

Read these instructions very carefully and refer back to them when necessary. Failure to properly install components may cause permanent damage to the component or the rest of the unit; it will definitely void your warranty.

More specific instructions, or procedures of a less general nature, will be included within the assembly text itself.

Under no circumstances should you proceed with an assembly step without fully understanding the procedures involved. A little patience at this stage will save a great deal of time and potential "headaches" later.

Figure 5-1 is a typical silkscreen reproduction provided to assist in locating components being installed, previously installed components, and components yet to be installed.





Figure 5-1. Typical Silkscreen

5-4 Resistor Installation

Resistors have four (or possibly five) color-coded bands as represented in the chart below. The fourth band is gold or silver and indicates the tolerance. NOTE: In assembling a MITS kit, you need only be concerned with the three bands of color to the one side of the gold or silver (tolerance) band. These three bands denote the resistor's value in ohms. The first two bands correspond to the first two digits of the resistor's value and the third band represents a multiplier.

For example: a resistor with red, violet, yellow and silver bands has a value of 270,000 ohms and a tolerance of 10%. By looking at the chart below, you see that red is 2 and violet 7. By multiplying 27 by the yellow multiplier band (10,000), you find you have a 270,000 ohm (270K) resistor. The silver band denotes the 10% tolerance. Use this process to choose the correct resistor called for in the manual.



,	RESISTOR COL	OR CODES
	BANDS	3rd BAND
COLOR	1&2	(Multiplier)
		_
Black	0	1
Brown	1	10,
Red '	2 .	102
Orange	3.	10,
Yellow	4	· 105
Green	5	105
Blue	6	107
Violet	. 7	10g
Gray	8	100
White	9	103
<u></u>	<u> </u>	<u> </u>

Use the following procedure to install the resistors onto the boards. Make sure the colored bands on each resistor match the colors called for in the list of Resistor Values and Color Codes given in the assembly instructions.


- Using needle-nose pliers, bend the leads of the resistor at right angles to match their respective holes on the PC board.
- Install the resistor into the correct holes on the silk-screened side of the PC board.
- Holding the resistor in place with one hand, turn the board over and bend the two leads slightly outward.
- 4. Solder the leads to the foil pattern on the back side of the board; the clip off any excess lead lengths.

5-5 Capacitor Installation Instructions

A. Electrolytic Capacitors

Polarity must be noted on electrolytic capacitors before they are installed.

The electrolytic capacitors contained in your kit may have one or possibly two of three types of polarity markings. To determine the correct orientation, look for the following.



One type will have plus (+) signs on the positive end; another will have a band or a groove around the positive side in addition to the plus signs. The third type will have an arrow on it; in the tip of the arrow there will be a negative (-) sign. The capacitor must be oriented so the arrow points to the negative side.


Install the electrolytic capacitors using the following procedure. Make sure you have the correct capacitor value before installing each one.

- Bend the two leads of the capacitor at right angles to conform to their respective holes on the board. Insert the capacitor into the holes on the silk-screened side of the board, aligning the positive side with the "+" signs printed on the board.
- Holding the capacitor in place, turn the board over and bend the two leads slightly outward. Solder the leads to the foil (bottom) side of the board and, clip off any excess lead lengths.

B. Epoxy Dipped Tantalum, Epoxy
Dipped Ceramic, and Ceramic Disk
Capacitors

Polarity must be noted on epoxy dipped tantalum capacitors before they are installed.

There are two types of epoxy dipped tantalum capacitors contained in you your kit. The first type is blue on the positive side. The second type is marked with "+" signs on the positive side. Both types of epoxy dipped tantalum capacitors are shown in the drawings below.



The epoxy dipped ceramic capacitors and the ceramic disk capacitors are non-polarized.

These two types of capacitors are shown in the drawings below.



Epoxy Dipped Ceramic Capacitor



Ceramic Disk Capacitor

Install these 4 types of capacitors using the following procedure. Make sure you have the correct capacitor value before installing each one.


- Bend the two capacitor leads to conform to their respective holes on the board.
- Insert the capacitor into the correct holes from the silk-screened side of the board. Holding the capacitor in place, turn the board over and bend the two leads slightly outward.
- Solder the two leads to the foil (bottom) side of the board and, clip off any excess lead lengths.

5805-KCACR May, 1977

5-6 Diode Installation

NOTE: Diodes are marked with a band on one end indicating the cathode end.

Each diode must be installed so that the end with the band is oriented towards the band printed on the PC board. Failure to orient the diodes correctly may result in permanent damage to your unit.



Use the following procedure to install diodes onto the board. Refer to the list of Diode Part Numbers included for each board to make sure you install the correct diode each time.

- Bend the leads of the diode at right angles to match their respective holes on the board.
- Insert the diode into the correct holes on the silk screen, making sure the cathode end is properly oriented. Turn the board over and bend the leads slightly outward.
- 3. Solder the two leads to the foil pattern on the back side of the board; then clip off any excess lead lengths.

5-7. IC Installation

All ICs must be oriented so that the notched end is toward the end with the arrowhead printed on the PC board. Pin 1 of the IC should correspond with the pad marked with the arrowhead. If the IC does not have a notch on one end, refer to the IC Identification Chart to identify Pin 1.

To prepare ICs for installation:

All ICs are damaged easily and should be handled carefully -- especially static-sensitive MOS ICs. Always try to hold the IC by the ends, touching the pins as little as possible. When you remove the IC from its holder, CAREFULLY straighten any bent pins using needle-nose pliers. All pins should be evenly spaced and should be aligned in a straight line, perpendicular to the body of the IC itself.

A. Installing ICs without sockets:


- 1. Orient the IC so that Pin I coincides with the arrowhead on the PC board.
- Align the pins on one side of the IC so that just the tips are inserted into the proper holes on the board.
- 3. Lower the other side of the IC into place. If the pins don't go into their holes right away, rock the IC back, exerting a little inward pressure, and try again. Be patient. The tip of a small screwdriver may be used to help guide the pins into place. When the tips of all the pins have been started into their holes, push the IC into the board the rest of the way. Tape the IC to the board with a piece of masking tape.
- 4. Turn the board over and solder each pin to the foil pattern on the back side of the board. Be sure to solder each pin and be careful not to leave any solder bridges. Remove the masking tape.

WARNING:

Make sure none of the pins have been pushed underneath the IC during insertion.


B. Installing ICs with sockets:

 Referring to the drawing below, set the IC socket into the designated holes on the board and secure it with a piece of masking tape.




- Turn the board over and solder each pin to the foil pattern on the back side of the board. Be sure to solder each pin and be careful not to leave any solder bridges. Remove the masking tape.
- Orient the IC over the socket so that Pin 1 coincides with the arrowhead on the PC board.
- 4. Align the pins on one side of the socket so that just the tips are inserted into the holes.
- 5. Lower the other side of the IC into place. If the pins don't go into their holes right away, rock the IC back, exerting a little inward pressure, and try again. Be patient. When the tips of all the pins have been started into their holes, push the IC into the socket the rest of the way.

5-8. IC Identification Chart



INTEGRATED CIRCUITS (IC's) CAN COME WITH ANY ONE OF, OR A COMBINATION OF, SEVERAL DIFFERENT MARKINGS. THESE MARKINGS ARE VERY IMPORTANT IN DETERMINING THE CORRECT ORIENTATION FOR THE IC'S WHEN THEY ARE PLACED ON THE PRINTED CIRCUIT BOARDS. REFER TO THE ABOVE DRAWING TO LOCATE PIN 1 OF THE IC'S, THEN USE THIS INFORMATION IN CONJUNCTION WITH THE INFORMATION BELOW TO PROPERLY ORIENT EACH IC FOR INSTALLATION.

WARNING: INCORRECTLY ORIENTED IC'S MAY CAUSE PERMANENT DAMAGE!



THE DRAWING ON THE LEFT INDICATES VARIOUS METHODS USED TO SHOW THE POSITION OF IC'S ON THE PRINTED CIRCUIT BOARDS. THESE ARE SILK-SCREENED DIRECTLY ON THE BOARD. THE ARROWHEAD INDICATES THE POSITION FOR PIN 1 WHEN THE IC IS INSTALLED.

5-9. MOS IC Special Handling Precautions

There are several MOS integrated circuits contained in this kit. These IC's are very sensitive to static electricity and transient voltages. In order to prevent damaging these components, read over the following precautions and adhere to them as closely as possible. FAILURE TO DO SO MAY RESULT IN PERMANENT DAMAGE TO THE IC.

- 1) All equipment (soldering iron, tools, solder, etc.) should be at the same potential as the PC board, the assembler, the work surface and the IC itself along with its container. This can be accomplished by continuous physical contact with the work surface, the components, and everything else involved in the operation.
- When handling the IC, develop the habit of first touching the conductive container in which it is stored before touching the IC itself.
- If the IC has to be moved from one container to another, touch both containers before doing so.
- 4) Do not wear clothing which will build up static charges. Preferably wear clothing made of cotton rather than wool or synthetic fibers.

- 5) Always touch the PC board before touching the IC to the board. Try to maintain this contact as much as possible while installing the IC.
- 6) Handle the IC by the edges. Avoid touching the pins themselves as much as possible.
- 7) Dry air moving over plastic can build up considerable static charges. Avoid placing the IC near any such area or object.
- 8) In general, never touch anything to the IC that you have not touched first while touching both it and the IC itself.

5-10. DIODE INSTALLATION (Figure 5-2)

Install diodes D1 through D4 (Bag 4) according to the Diode Installation Instructions on page 96.

<u>Diode</u>	Part Number
() 01	1N4742 (12v Zener)
() D2, D4	1N914
() D3	1 N4004




Figure 5-2. Diode Installation

5-11. RESISTOR INSTALLATION (Figure 5-3)

There are 26 resistors (Bag 2) to be installed on the board. Install these resistors according to the Resistor Installation Instructions on page 94.

NOTE
Save the excess leads for use in Paragraph 5-13.

The following chart shows the silkscreen designation, values and color codes of the supplied resistors.

Silkscreen Designation	<u>Value</u>
() R1 ,	68 ohm (blue, gray, black) 1/2W
() R2, R8	91K ohm (white, brown, orange) 1/2W
() R3, R4	390K ohm (orange, white, yellow) 1/2W
() R5, R11	33K ohm (orange, orange, orange) 1/2W
() R6, R12, R23, R24	10K ohm (brown, black, orange) 1/2W
() R7, R26	IK ohm (brown, black, red) 1/2W
() R9	1.5K ohm (brown, green, red) 1/2W
() R10	22K ohm (red, red, orange) 1/2W
·(·) R13	3K ohm (orange, black, red) 1/2W
() R14	4.3K ohm (yellow, orange, red) 1/2W
() R15, R19	100K ohm (brown, black, yellow) 1/2W
() R16	10M ohm (brown, black, blue) 1/2W
() R17	15K ohm (brown, green, orange) 1/2W
() R18, R21,	4.7K ohm (yellow, violet, red) 1/2W
() R20 .	5.6K ohm (green, blue, red) 1/2W
() R25	220 ohm (red, red, brown) 1/2W




Figure 5-3. Resistor Installation

5-12. IC SOCKET INSTALLATION (Figure 5-4)

Install the 31 IC sockets (Bag 7) according to the Integrated Circuit Installation Instructions on page 97.

CAUTION

Insure that solder bridges are not formed and do NOT install ICs in sockets at this time.

Socket	<u>Size</u>
() E, G	8-pin
() C, D, N, W, GG, HH	16-pin
() Y	40-pin
() All remaining sockets	14-pîn

5-13. FERRITE BEAD INSTALLATION (Figure 5-4)

Install the three ferrite beads, L1, L2 and L3 (Bag 5), on the board according to the following instructions.

- Using a resistor lead saved from paragraph 5-11, cut a one-inch lead length.
- Insert the lead through the bead and bend the ends to conform to the designated holes on the board.
- 3. Insert the lead into the silkscreened (top) side of the board and solder to the foil (bottom) side of the board. Be careful not to leave any solder bridges.
- 4. Clip off any excess lead lengths.




Figure 5-4. IC Socket and Ferrite Bead Installation

5-14. TERMINAL TEST POINT INSTALLATION (Figure 5-5)

Install test points TP-1 through TP-20 (Bag 5) on the board according to the following instructions.

NOTE

A 21st test point is installed in slot marked GRD.

- Insert the pin through the silkscreened (top) side of the board and solder it in place on the silkscreened side.
- Turn the board over and solder the pin on the foil (bottom) side of the board.
- Return the board to the silkscreened (top) side of the board. Resolder the pin and straighten it if necessary.

NOTE

Do not clip off the portion of the test point that protrudes from the bottom of the PC board since it can be used during testing and troubleshooting.

5-15. CAPACITOR INSTALLATION (Figure 5-5)

There are three types of capacitors to be installed on the 680b-KCACR board (Bag 3). The electrolytic capacitors should be installed according to the Capacitor Installation Instructions, Section A, on page 95. The ceramic disk and mica capacitors are non-polarized and should be installed according to the Capacitor Installation Instructions, Section B, on page 95.

Silkscreen Designation	<u>Type</u>	<u>Value</u>
() C1	electrolytic	33µf, 35v
() C2	ceramic disk	.lµf, 50v
() C3	electrolytic	470µf or
ļ		500µf, 16-25v
() C4	ceramic disk	.luf, 50v
() C5	electrolytic	33µf, 35v
() C6	ceramic disk	.luf, 50v
() C7	mica	910 pf .
() C8	mica	910 pf
() C9	mica	820 pf
() CTO	mica	820 pf
() C14	electrolytic	33µf, 35v
() C15	electrolytic	33µf, 35v
() C16	electrolytic	470 or 500uf, 16-25v
() C17	ceramic disk	470 pf




Figure 5-5. Test Point and Capacitor Installation


5-16. SUPPRESSOR CAPACITOR INSTALLATION (Figure 5-6)

There are seventeen capacitors (Bag 8) to be installed, 14 of which are used for noise suppression. They have no individual component designations, but are shown on the silk-screen as small oval shapes. Install the capacitors according to the Ceramic Disk Capacitor Installation Instructions on page 95.

Suppressor Capacitor	<u>Value</u>
() 14 Ceramic Disk suppressor capacitors	.lµf, 16v

The remaining 3 capacitors are used in the amplifier circuit.

Suppressor Capacitor	<u>Value</u>
() C11, C12, C13	.luf, 16v



- Figure 5-6. Suppressor Capacitor Installation

5-17. VOLTAGE REGULATOR INSTALLATION (Figure 5-7)

Install VRl with heat sink (Bag 1) according to the following instructions.

- Set the regulator in place on the silkscreened side of the board, aligning the leads with their designated holes.
- Use needle-nose pliers to bend the three leads at right angles to conform to their proper holes on the PC board.

NOTE

Use heat sink grease when installing this component. Apply the grease to all metal surfaces which come in contact with each other.

- 3. Referring to Figures 5-6 and 5-7, set the regulator and heat sink in place on the silkscreened side of the board. Secure them in place with a #6-32 x 3/8" screw, a #6-32 nut and a #6 lock-washer.
- 4. Solder the three leads to the foil pattern on the back of the board. Be sure not to leave any solder bridges.
- 5. Clip any excess lead lengths.

<u>Voltage Regulator</u>	<u>Part Number</u>
() VR1	7805




Figure 5-7. Voltage Regulator Orientation.

5-18. RIGHT ANGLE PLUG INSTALLATION (Figure 5-8)

The 10-pin male connector, P1 (Bag 5) is installed on the 680b-KCACR board according to the following instructions.

- Insert the short pins into their designated holes on the silkscreened (top) side of the board with Right Angle pins pointing to the edge of the board (away from components).
- Solder each pin to the foil pattern on the back of the board. Be sure not to leave any solder bridges, and clip off any excess lead lengths.

5-19. IC INSTALLATION (Figure 5-8)

Install the following integrated circuits (Bag 1) on the 680b-KCACR board according to the Integrated Circuit Installation Instructions, Section B, on page 97.

<u>IC</u>	Part Number
() E -	LM358
() F, M	74LS74
() G	LM393
() L, U	74LS02
() S, AA	74LS10
() T	74LS38
() Y	COM2502 or AY-5-1013
() BB, CC	74LS30
() DD, EE, FF	74LS14
() GG, HH	74367 or 8T97




Figure 5-8. Right Angle Plug and IC Installation
680b-KCACR
May, 1977

5-20. CMOS IC INSTALLATION (Figure 5-9)

Install the following fourteen CMOS ICs (Bag I) on the 680b-KCACR board according to the Integrated Circuit Installation Instructions, Section B, on page 97. Refer to page 99 for special handling instructions of the CMOS ICs. Failure to carefully follow these instructions may result in permanent damage to the static sensitive ICs.

NOTE

It is also recommended that a piece of aluminum foil be placed along the card stab connector when installing the ICs so that the pins of the IC are at the same potential. This will reduce the possibility of static damage to the CMOS ICs during assembly.

IC	Part Number
() A .	4081
() B, H, J, K, V, Z	4013
() C, W	40161 or 74C161
() D	4022
() N	. 4029
() P	4001
() R	4069 or 74C04
() X	4030




Figure 5-9. CMOS IC Installation

1. I/O INTERFACE CABLE ASSEMBLY

- 1. There are two 15-inch lengths of shielded cable provided with your kit (Bag 6). Using a small sharp knife, strip 1 inch of the outer insulation from both ends of each of the two cables. Do this by cutting a small circle 1 inch from the end around the cable and pulling the insulation off. Save the pieces you pull off for later use.
- Separate the shielding from the inner wire, and twist its strands together as tightly as possible on each end.
- Using a small sharp knife, strip 1/8 inch of insulation from the ends of the inner wires of both cables.
- 4. Cut 2 pieces of the insulation saved from step I and place them over the shielding wire on one end of each cable so that only 1/4 inch of bare wire protrudes.
- 5. Referring to Figure 5-10, install a connector pin to each of the four wires on one end of each cable by crimping the wire into place and soldering the end to the pin itself.






Figure 5-10. Pin Installation
680b-KCACR
May. 1977

- 6. Refer to Figure 5-11. Note that the slots in the female socket are numbered from 1 to 10 on the face of the socket. Insert the shield (ground) pin (pin attached to shield wire) of one of the cables into slot 1 and the pin attached to the inner wire into slot 2. This cable should be labelled PLAY IN.
- 7. Insert the shield (ground) pin (pin attached to shield wire) of the other cable into slot 3 and the remaining (inner wire) pin into slot 4. This cable should be labelled RECORD OUT.

NOTE

Fill the blank sockets of the 10-pin female connector with the remaining unused pins.




Figure 5-11. Inserting Pins in 10-Pin Female Socket

8. Referring to Figure 5-12, cut two pieces of the insulation saved from step 1 and place them over the shielding on the opposite end of the two cables so that only 1/8 inch of bare shielding protrudes. The two miniature phone jacks included in your kit have three solder terminals on them. One of the solder terminals is connected directly to the center metal portion of the jack which runs through to the mounting threads. Solder the shielding wire from each cable to this solder terminal on each phone jack.

- 9. Position the jack as shown in Figure 5-12. There are two mechanical contacts on each jack. One is squared (outside position) and the other is curved and on the inside position. The center of the three solder terminals is connected to the curved contact. Solder the inner wires of each cable to the center solder terminal (described above) of each jack.
- 10. Check the connections on both jacks to be sure there are no shorts and that the connections touch no other portion of the jacks but the solder terminals.




Figure 5-12. Mini Jack and Cable Assembly

5-22. I/O CABLE INSTALLATION

The two phone jacks can now be mounted onto the Altair 680b back panel in the slot marked P2.

- Remove the mounting hardware from the two phone jacks. Mount the phone jacks on the metal plate containing three holes, leaving the center hole open.
- Remove the solid plate covering slot P2 on the Altair 680b computer.
- Using the same 4-40 screws and 4-40 nuts, mount the plate with the jacks installed on it to the 680b back panel from inside the case.
- 4. Remove the backing from the label "TAPE RECORD OUT" and place the label on the outside of the back panel next to the jack connected to the cable labelled "RECORD OUT".
- Remove the backing from the other label and place it next to the other jack in the same manner.
- Remove the tape labels from the two cables.
- 7. Attach the female connector on the opposite end of the two cables to the 10-pin male connector on the 680b-KCACR board. Pin 1 corresponds to pin 1 of the 10-pin male (right angle) connector (pin 1 is the pin nearest the arrow on the printed circuit board).

5-23. 680b-KCACR BOARD INSTALLATION

Before installing the 680b-KCACR board, refer to Section IV, paragraph 4-2, page 69, and perform the visual checks. When this is completed, make sure the 680b-MB Expander Card is correctly installed according to the instructions enclosed with the card. The 680b-KCACR board is connected to the Expander Card with a 100-pin edge connector, and is installed horizontally above the 680b Main Board with two threaded standoffs. Install the 680b-KCACR according to the following instructions.

5-24. <u>Installation of 100-Pin Edge</u> Connector Onto Expander Card (Figure 5-13)

- 1. Remove the Expander card from the socket on the 680b Main board.
- Orient the 100-pin edge connector (Bag 6) over the two rows of holes at the lowest unused position on the Expander Card.
- Insert the connector pins into their respective holes. It may be necessary to guide the pins with the tip of a small screwdriver. Insure that the 100pin connector is tight against the board and that all 100 pins are in their respective holes.
- Secure the connector to the card with two #4-40 x 1/2" screws and two #4-40 nuts (Bag 5).
- Solder each pin to the foil pattern on the back of the board. Be sure not to leave any solder bridges.




Figure 5-13. Installation of 100-Pin Edge Connector Onto Expander Card

Standoffs Onto 680b Main
Board (Figure 5-14)

NOTE

If this board is not being installed in the lowest position on the Expander card, proceed to Paragraph 5-26.

- Carefully remove the 680b Main board from the case. Referring to Figure 5-14, insert a #6-32 x 7/8" threaded standoff (Bag 5) with three #6 lockwashers (Bag 5) in the mounting holes provided on each side of the Main board.
- 2. Secure each standoff by placing a #6 lockwasher and a #6-32 nut on the bottom of the board.
- Properly replace the 680b Main board in the case as shown on pages 69-70 in the 680b Assembly Manual.

5-26. 680b-KCACR FINAL INSTALLATION

- Replace the Expander card into its socket on the 680b Main board.
- 2. Insert the card stab connector of the KCACR board (silkscreened side up) into the 100-pin edge connector on the Expander card.
- 3. Before securing the KCACR board, refer to Section 4, Paragraph 4-5, and perform an operational check to insure that the board is operating properly.
- 4. Secure the board in place by inserting a #6-32 x 3/8" screw with a #6 lockwasher into the top of each of the threaded standoffs as shown in Figure 5-14.




Figure 5-14. Installation of Threaded Standoffs Onto 680b Main Board

5-27. <u>Installation of More Than</u> <u>One Board (Figure 5-15)</u>

- 1. If this board is being installed in the second or third position above the 680b Main board, follow the same procedure for installation of the 100-pin edge connector onto the Expander card (Paragraph 5-24).
- 2. After installation of the 100pin connector has been completed, reinstall the Expander card and the lower board(s) into the 680b Main board.
- 3. Replace the #6-32 x 3/8" screws and #6 lockwashers that previously secured the lower board with the two #6-32 x 7/8" threaded standoffs and two #6 lockwashers (Bag 5).
- 4. Insert the card stab connector of the 680b-KCACR board (silkscreened side up) into the 100pin edge connector.
- Secure the 680b-KCACR board in place by inserting a #6-32 x 3/8" screw and a #6 lockwasher (Bag 5) into the top of each threaded standoff.




Figure 5-15. Installation of More Than One Board

A Xibneqqs arts teil

•	•		•	70		:
		è				!
•						
	•					
						٠.
						:
				•		
•			•			
•	•					
·		-				
						-
·						_
				•		
						•
-						•
						-
,						
:						
						1
·						
!						
					,	
		•				
			•			
i						
						•
!						•
· -					-	

Dec	0	Campagant	MITC David Number
Bag	quantity	Component	MIIS Part Number
l I	Quantity 1 6 1 1 1 2 1 2 1 2 2 1 2 1 2 1	Component 4001B CMOS Integrated Circuit 4013B CMOS Integrated Circuit 4030B CMOS Integrated Circuit 4029B CMOS Integrated Circuit 4022B CMOS Integrated Circuit 4081B CMOS Integrated Circuit 4069B CMOS Integrated Circuit 74C161/40161B CMOS Integrated Circuit LM358/NE532 Integrated Circuit LM393 Integrated Circuit 74367 Integrated Circuit 74LS02 Integrated Circuit 74LS14 Integrated Circuit 74LS10 Integrated Circuit 74LS10 Integrated Circuit 74LS10 Integrated Circuit 74LS10 Integrated Circuit 74LS14 Integrated Circuit 74LS16 Integrated Circuit 74LS174 Integrated Circuit 74LS18 Integrated Circuit	101411 101412 101040
2	1 1 2 1 1 3 1 4 1 2 2 2 2 1	7805 Voltage Regulator 68 ohm, 1/2W Resistor 220 ohm, 1/2W Resistor 1K ohm, 1/2W Resistor 1.5K ohm, 1/2W Resistor 3K ohm, 1/4W Resistor 4.3K ohm, 1/2W Resistor 4.7K ohm, 1/2W Resistor 5.6K ohm, 1/2W Resistor 10K ohm, 1/2W Resistor 15K ohm, 1/2W Resistor 22K ohm, 1/2W Resistor 22K ohm, 1/2W Resistor 33K ohm, 1/2W Resistor 91K ohm, 1/2W Resistor 91K ohm, 1/2W Resistor 100K ohm, 1/2W Resistor 100K ohm, 1/2W Resistor	101074 101923 101925 101928 101946 101981 101995 101930 102091 101932 102083 101933 102053 102214 101936 102215 102079
3	4 3 1 2 2 2	33µf 35V Elect. Capacitor .luf 50V Disc Capacitor 470pf Disc Capacitor 910pf 100V Mica Capacitor 820pf 100V Mica Capacitor 470µf 25V Elect. Capacitor	100326 100312 100316 100356 100401 100310
4	2 1 1	IN914 Diode IN4004 Diode IN4742 Zener	100705 100718 100722

Ran	Quantity	Component	MITS Part Number
Bag 5	3 1 1 21 3 3 11 2	Ferrite Bead 90° 10-Pin Male Connector Large Heat Sink Test Points 6-32 x 3/8" Screw 6-32 Nut #6 Lockwashers 4-40 x 1/2 Screw 4-40 Nut #4 Lockwasher 7/8" Threaded Standoff	101876 101812 101870 101663 100925 100933 100942 100903 100932 100941 101666
6	30" 1 10 2 1	Shielded Audio Wire (ALPHA #2254/1) 10-Pin Female Socket Pins for Socket Mini Jacks ACR Label Set 100-Pin Edge Connector	103044 101768 101769 101722 101834 101864
7	1 22 6 2	40-Pin Socket 14-Pin Socket 16-Pin Socket 8-Pin Socket	102106 102102 102103 102101
8	17	.luf 16V Disc Capacitor	100327
MISC -	1	PC Board KCACR Connector Plate 680b-KCACR Manual	100225 101658 101566

·			



2450 Alamo SE Albuquerque, NM 87106

