

Buffer Interlace Controller

Model 7X-3102 (F3024-02)

Operation and Service

Mini-Computer Operations

2722 Michelson Drive P.O. Box C-19504 Irvine, California 92713



PUBLICATIONS REVISION

V70 and V77 Computers

Buffer Interlace Controller Model 7X-3102 (F3024-02) Operation and Service

UP-8626 Rev. 1 (98A 9902 118)

This Library Memo announces the release and availability of Revision 1 of the SPERRY UNIVAC Buffer Interlace Controller Model 7X-3102 (F3024-02) Operation and Service manual, UP-8626 (98A 9902 118). This is a Standard Library Item (SLI).

Revision 1 includes additional information on Direct Memory Access (DMA).

Destruction Notice: This revision supersedes and replaces the original issue of UP-8626 (98A 9902 117), released April 1978, and its Library Memo. Users may destroy all copies of UP-8626 (98A 9902 117) and its library memo.

Copies of UP-8626 Rev. 1 can be obtained from your local Sperry Univac representative.

BZ, CZ, MZ, SJ7, SL7, SIL, SAL, SEL, SJL, SSL, SIN, SFN, SAN, SEN, SCN, SDN, SJN, SSN

ELEBRARY MEMO ONLY LIBRARY MEMO AND ATTACHMENTS

24C, 24D, 24E, 24F, 24G, 24H, 24J, 24K, STP, STO, 6B, 6E, 6G, 6I, 6L, 6P, 6T, 6X, 6Z, IT, FT, AT, ET, CT, DT, GT, JT, ST

THIS SHEET IS

Library Memo for UP-8626 (98A 9902 118)

RELEASE DATE April 1981



BUFFER INTERLACE CONTROLLER MODEL 7X-3102 (F3024-02) OPERATION AND SERVICE MANUAL

UP-8626 Rev. 1 98A 9902 118

APRIL 1961

The statements in this publication are not intended to create any warranty, express or implied. Equipment specifications and performance characteristics stated herein may be changed at any time without notice. Address comments regarding this document to Sperry Univac, Mini-Computer Operations, Publications Department, 2722 Michelson Drive, P.O. Box C-19504, Irvine, California, 92713.

COPYRIGHT © 1981 by SPERRY CORPORATION

Sperry Univac is a division of Sperry Corporation

PAGE STATUS SUMMARY

ISSUE: UP-8626 Rev. 1 (98A 9902 118)

Cover Title Page PSS i CR ii Contents iii, iv 1 1, 2 2 1 thru 4 3 1, 2 4 1 thru 4 5 1 6 1, 2	Part/Section	Page Number	Update Level	Part/Section	Page Number	Update Level	Part/Section	Page Number	Update Level
PSS i CR ii Contents iii, iv 1	Cover						 .		
CR ii Contents iii, iv 1	Title Page								
Contents iii, iv 1, 2 2 1 thru 4 3 1, 2 4 1 thru 4 5 1	PSS	i .							
1	CR	ii							
2	Contents	iii, iv			•				
1, 2 4	1	1, 2							
4 1 thru 4 1 1 1 1 1 1 1 1 1	2	1 thru 4	.		•				
5 1	3	1, 2						÷	
	4	1 thru 4							
	5	1					·		
	6 ·	1, 2							
									·
							-		
				.=-					

^{*}New pages

All the technical changes are denoted by an arrow (\Longrightarrow) in the margin. A downword pointing arrow ($\frac{1}{2}$) next to a line indicates that technical changes begin at this line and continue until an upward pointing arrow ($\frac{1}{2}$) is found. A horizontal arrow (\Longrightarrow) pointing to a line indicates a technical change in only that line. A horizontal arrow located between two cansacutive lines indicates technical changes in both lines or deletions.

CHANGE RECORD

al issue. Direct Memory Access (DMA) information.
Direct Memory Access (DMA) information.
••
÷.
•
-
•
•

Change Procedure:

When changes are made to this manual, updated pages are issued. These updated pages are either added to this manual or used to replace obsolete pages. The specific pages affected by each change are identified on the PAGE STATUS SUMMARY page.

TABLE OF CONTENTS

SECTION 1 GENERAL DESCRIPTION

	SECTION 2 Installation	,	
2.1	PHYSICAL DESCRIPTION	2.1	
2.2	INTERCONNECTION		-
2.3	INTERFACE DATA		<u>.</u> .
	SECTION 3 OPERATION		
3.1	I/O INSTRUCTIONS	3-1 _i ·	: ش ن
3.2	PROGRAMMING CONSIDERATIONS		<u>ٿ</u> .
3.3	SAMPLE PROGRAM	3-1	٠ز
4.3.2	SECTION 4 THEORY OF OPERATION ADDRESS REGISTERS	4-1 4-1 4-1	2 4 . 4 4 4 4
4.3.4	Data Transfer	4-4	. -
4.3.5	Transfer Termination and Interrupt	4-4	
	SECTION 5 MAINTENANCE		
5.1	TEST EQUIPMENT		٠
5.2	CIRCUIT-COMPONENT IDENTIFICATION		ج .
5.3	CIRCUIT-BOARD REPAIR	5-1	ζ.
	SECTION 6		

MNEMONICS

LIST OF ILLUSTRATIONS

rigure 2-1. BIC Board (Component Sig	(8)
Figure 2-3. Interface for Peripheral Devi	
without BIC	2-3
	ogic 2 4
= -	
= -	4.3
LIST	OF TABLES
Table 1-1. BIC Specifications	
Table 2-1. BIC Inputs and Outputs	2·1
	3.1

SECTION 1

GENERAL DESCRIPTION

The Buffer Interlace Controller (BIC) is a special-purpose hardware option for use with SPERRY UNIVAC V70 series and 77 series computers. This manual is divided into six sections:

- · Features and specifications
- Installation and interconnection
- Operation
- Theory of operation
- Maintenance
- Mnemonics list

Documents such as logic diagrams, schematics and parts lists are supplied in a system documentation package. This documentation is assembled when the equipment is shipped, and reflects the configuration of a specific system.

There are two versions of the BIC available. One version (without key bits) is for systems that do not have the memory map option and the other version (with key bits) is for systems that do have the memory map option. The BIC with key bits may be used on non-key bit computers such as the V77-200. When used on non-mapped computers, the key bit section of the BIC is inactive.

The BIC enables an I/O device to transfer data in a direct memory access (DMA) mode. DMA operation allows the system to do central processing and I/O operations concurrently. DMA operation frees the processor from performing its programmed I/O functions on a character-by-character basis, so that a block of data may be transferred between memory and an I/O device. The transfer of data on the DMA bus does not after the processor's operational registers, allowing the processor to continue its operation between DMA bus activity. The impact of BIC DMA activity on overall system performance depends primarily on the type of processor in use. The system reference (or processor) manual for each computer contains information on DMA bus performance, processor latency, and I/O transfer rates.

The BIC can be used on a variety of V70 and V77 processors. Typically, the maximum DMA rate of the processors in these systems exceeds 300,000 words per second. For more detailed information on the DMA rate that a specific processor can attain, refer to the appropriate systems reference (or processor) manual.

The BIC works in conjunction with an I/O controller to initiate and control trap (DMA) requests. Trap requests are used to initiate transfers of data between the computer's main memory.

and an I/O device. Up to ten peripheral controllers can be connected to one BIC. Using standard I/O device addressing, a computer system can include up to four BICs.

The BIC is considered to be an I/O controller. Priorities for I/O controllers having trap or interrupt capabilities are established by the order of their placement in the priority chain. The BIC is a system priority device. Peripheral controllers connected to a BIC have no system priority of their own, but, while a controller is doing a BIC-controlled DMA transfer, it has the same system priority as the BIC to which it is connected.

Table 1-1 lists the BIC specifications.

Table 1-1, BIC Specifications

1 2016	1-1. BIC Specifications
Parameter	Description
Organization	Contains input receivers and output drivers, two 16-bit address registers, a 4-bit key register, and a sequence control circuit
Control capability	Up to ten peripheral controllers
I. O transfer rate	Synchronized to peripheral device rate and dependent upon the transfer rates of the processor and the peripheral device. See the systems reference (or processor) manual for the particular V7X processor for details.
I/O signal limits (rise-fall)	Minimum 10 nanoseconds: maximum 100 nanoseconds
Logic levels (internal)	High = $+2.4$ to $+5.0$ V dc Low = 0 to $+0.4$ V dc
Logic levels (f/O bus)	High = $+2.8 \text{ to } +3.6 \text{V dc}$ Low = 0 to $+0.5 \text{V dc}$
Size	Contained on one 7-3/4-by 12-inch (19.7 x 30.3 cm) printed-circuit board
f	(continued)

GENERAL DESCRIPTION

Table 1-1. BIC Specifications (continued)

Parameter

Description

Interconnection

Interfaces with I O cable through backplane connector: connects to peripheral controllers through the backplane connector or through a

cable

Connectors

One 122-terminal card-edge connector (mates with female connector at backplane) and two 44-terminal card-edge connectors (leach mates with a 44-terminal connector on B cable for special configurations)

Power

+5V dc at 0.6A

Operating environment

0 to 50 degrees C: 10 to 90 percent relative humidity without condensation

SECTION 2 INSTALLATION

The BIC has been packed and inspected to ensure its arrival in good working order. To prevent damage, take care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. If damage exists:


- · Notify the transportation company
- Notify Sperry Univac
- Save all packing material

2.1 PHYSICAL DESCRIPTION

The BIC circuits are contained on a single printed-circuit (PC) board (p:n 44P0689). As illustrated in figure 2-1, the board contains three connectors P1, J1, and J2. Connectors J1 and J2 are wired in parallel and contain the peripheral control lines. Connector P1 also contains the same peripheral control lines as well as all I/O bus control signals for the BIC. Connectors J1 and J2 are used for special configurations.

2.2 INTERCONNECTION

When two or more BIC controllers are installed in the same chassis, the B cable signals are connected only to the controller or controllers with which each BIC communicates. There are no B cable signals between BICs. If the BIC and the peripheral controllers are installed in different chassis, the interconnection is made through the J1 and J2 connectors. Figure 2-2 illustrates BIC, peripheral interconnections. B cables are required for those signals required to implement the DMA function.



. CONNECTORS J! AND J2 ARE PARALLEL WIRED

1.111-1-93

Figure 2-1. BIC Board (Component Side)

2.3 INTERFACE DATA

All BIC input/output signals utilize receiver/driver stages to buffer internal circuits and external lines. The BIC interfaces with the computer via the "—I" signal lines and with peripheral controllers via the "—B" signal lines fisted in table 2-1. The corresponding pin number of circuit card edge connector P1 follows each signal mnemonic (see logic diagram 91C0459). Refer to section 6 for definitions of the mnemonics.


Table 2-1. BIC Inputs and Outputs


INPUTS				OUTPUTS				
	BCDX-B	52	EB10-I	16	DCEX-B	56	EB12-I	18
	BIMES-I	93	EB11-I	17	DESX-B	60	EB13-I	19
	CDCX-B	54	EB12-1	18	EB00-I	2	EB14-I	20
	DRYX-I	29	EB13-I	19	EB01-I	4.68.69	EB15-I	21
	EB00-I	2	EB14-I	20	EB02-1	6,71,72	INTX-	75
	EB01-	4.65	EB15-i	21	EB03-1	8	IOK1-I	109
	EB02-I	6,70	FRYX-I	27	EB04-I	10	IOK2-I	110
	EB03-I	8	IUAX-I	44	EB05-1	11	10K3-1	112
	EB04-I	10	IUCX-I	45	EB06-I	12	IOK4-I	113
	EB05-I	11	PRMX-I	37	EB07-I	13	PRNX-I	42
	EB06-I	12	SYRT-I	43	EB08-I	14	SERX-I	31
	EB07-I	13	TROX-8	50	EB09-I	15	TAKX-B	58
	EB08-I	14	TRQX-8	49	EB10-I	16	TPIX-I	33
	EB09-1	15			EB11-I	17	TPOX-I	35

NOTE: On systems with memory map, the BIMES-I and BTMES-I signals are floating and must be pulled up to +5 volts by adding the following jumpers:


- a. On each backplane slot, pin 93 (BIMES-I) is connected to pin 73 (PRMY-I).
- b. On each PMA/BTC backplane slot, pin 96 (BTMES-I) is connected to pin 73 (EXPU+).

Many peripheral controllers, under software control, can transfer data either by programmed I/O or via BIC control. Controllers for peripherals such as discs and drums usually are not able to transfer data via programmed I/O due to their high transfer rates. Figure 2-3 shows a computer system with peripheral controllers that operate with and without BIC. Figure 2-4 is typical interface logic.





*CAPABLE OF BLOCK DATA TRANSFER VIA PROGRAMMED I/O CONTROL OR BIC CONTROL.



VT11-137.4

Figure 2-4. Typical 8 Cable Interface Logic

SECTION 3 OPERATION

The BIC has no operating controls or indicators. It operates under program control.

3.1 I/O INSTRUCTIONS

The BIC responds to the instructions listed in table 3-1. Two device addresses are assigned to each BIC to differentiate functions directed by the 1-O instruction. Addresses 020 through 027 are reserved for BICs. Addresse instruction codes in table 3-1 are for the first BIC in a system. If additional BICs are installed, the addresses shown should be incremented by two for each additional BIC (i.e., second BIC addresses should be 022 and 023).

Table 3-1. I/O Instructions

Mnemonics	Octal Code	Description								
	External Control									
EXC 020 EXC 021 EXC 0321	100020 100021 100321	Activate BIC Initialize Enable loading of key bits								
		Transfer								
OAR 020 OBR 020 OME 020 OAR 021 OBR 021 OME 021	103120 103220 103020 103121 103221 103021	Load initial register from A Load initial register from B Load initial register from memory Load final register from A Load final register from B Load final register from								
INA 020 INB 020 IME 020	102120 102220 102020	memory Read initial register into A Read initial register into B Read initial register into memory								

Mnemonics	Octal Code	Description
CIA 020	102520	Read initial register into cleared A
C18 020	102620	Read initial register into cleared B
		Sense ·
SEN 020	101020	Sense BIC not busy
SEN 021	101021	Sense abnormal device stop
SEN 0121	101121	Senses if BIC has been stopped due to a memory-map error

3.2 PROGRAMMING CONSIDERATIONS

The user writes the programs that use the BIC. When preparing a program for use with the BIC, the programmer first initializes then senses the status of the BIC and the selected peripheral controller. After a not-busy response is received from both the BIC and the peripheral controller, the BIC address registers are loaded with the initial and final memory addresses of the block of data to be transferred, a BIC activate enable instruction is placed on the I/O cable, and the transfer is started. Although the program requires loops for use with sense instructions and to handle abnormal conditions, transfer of the data block is accomplished by the BIC without further program instructions.

The key bit register (for memory map option) is loaded by first issuing the "Enable (loadingof) Key Bit Register" instruction (0100321) followed by one of the "Load Final Register" instructions (0103021, 0103121, 0103221).

3.3 SAMPLE PROGRAM

Table 3-2 shows a typical service routine for the BIC, a Teletype paper tape punch operation under BIC control. Using DAS symbols with corresponding machine language

Table 3-2. Typical Service Routine

Memory	Octai			Variable	
Location	Code	Label	Operation	Field	Comments
001000			, org	,01000	
001000	101020	BICO	, SEN	,020,BIC1	CK BIC NOT BUSY
001001	001007 F	ì			
001002	100401	•	, EXC	,0401	INIT TTY
001003	100021	~	, EXC	,021	INIT BIC
001004	005000		, NOP		
001005	001000		, JMP	. +-3	
					(cont.)

(continued)

Table 3-2. Typical Service Routine (continued)

Memory	Octal			Variable	
Location	Code	Label	Operation	Field	Comments
001006	001002 R				
001007	101101	BIC1	, sen	,0101,BIC2	CK TTY WRITE READY
001010	001014 R				
001011	005000		, NOP	•	
001012	001000		, JMP	, +-3	
001013	001007 R				
001014	103120	BIC2	, OAR	,020	SET BIC I REG
001015	103221		, obr	,021	SET BIC F REG
001016	100020		, EXC	,020	ACTIVATE BIC
001017	100101		, EXC	,0101	CONNECT WRITE REG
001020	101020		, sen	,020,BIC3	CK BIC NOT BUSY
001021	001025 R				
001022	005000		, nop	,	
001023	001000		, JMP	, *-3	
001024	001020 R				
001025	101021	BIC3	, sen	,021,BIC5	CK ABN STOP
001026	001032 R				
001027	007400		, rop	,	
001030	102520	BIC4	,CIA	,020	INPUT BIC I REG
001031	00000	•	, HLT	;	
001032	007401	BICS	, so p	,	SET ABN FLAG
001033	001000		, JMP	,BIC4	
001034	001030 R				•
	00000		, end	,	

octal codes, the program covers memory locations 01000 through 01034.

Once the program is loaded, the operator must insert the initial punch buffer address into the A register and the final address into the B register for each run. When started, the program will:

- a. initialize the BIC and Teletype punch
- b. initiate the data transfer-

- c. read the contents of the BIC initial register into the A register at the completion of the transfer
- d. set the overflow indicator if the termination was abnormal
- e. halt

The punch buffer must contain only ASCII characters. The first character is 0222 (punch on) and the last is 0224 (punch off).

SECTION 4 THEORY OF OPERATION

The BIC is functionally divided into address registers and a sequence control circuit (figure 4-1). A functional description of these circuits is provided in the following paragraphs.

4.1 ADDRESS REGISTERS

The two address registers contain the memory locations of output or input data, depending on the I/O instruction. The initial register stores the address of the first input or output word, and is incremented during each data-word transfer. When the block transfer is complete, the initial register contains the address \pm 1 of the last data word to be transferred.

The final register stores the address of the last word to be transferred. Unless the peripheral device is abnormally stopped, the address in the final register will be one less than the address in the initial register when the block transfer is complete. When the initial and final registers reach comparison, the block word transfer is complete.

The key-bit register stores the four key bits that are used with the memory map. The key-bit register is not used on systems without the memory map. The enable instruction sets a flip-flop which directs the data being transferred by a load (of final register) instruction, into the key-bit register. The flip-flop is reset when the transfer is complete.

4.2 SEQUENCE CONTROL

The sequence control circuit generates the control signals which coordinate address and data transfer between the processor, BIC, and the peripheral controllers. The data are not routed through the BIC but are directly transferred between the peripheral controller and memory.

Under program control, the processor senses that the BIC is not busy and prepares the BIC to receive the initial and final data addresses. The processor then senses that the selected peripheral controller is not busy and loads the initial, and final registers and the key register. The BIC is then activated and the peripheral controller is started. The BIC then assumes control of the data transmission, allowing the processor operational registers to be used by the program for other functions.

Data transfer is accomplished between memory and the peripheral controller via the I/O bus. The BIC counts the words transferred and when the data block transfer is complete, disconnects the peripheral controller and assumes a not-busy state. Data transfer may also be terminated upon request from the peripheral controller.

4.3 OPERATING SEQUENCE

The following paragraphs describe the sequence of operations of the BIC. Refer to the block diagram (figure 4-1), the timing diagram (figure 4-2), and the logic diagram 91C0459.

4.3.1 Initial Conditions

The processor senses the BIC for a not-busy condition. The sense instruction places the BIC device address and a function code on the I/O bus. The BIC responds with a low SERX-I if it is not busy (CDCX-B low). The processor then executes the initialize instruction which generates a low INIT- which prepares BIC for receiving the initial and final addresses of the block data to be transferred.

The initial register is loaded from the I/O bus when the processor issues the "load initial register" command. (See Table 3-1.)

The final register is loaded from the I/O bus when the processor issues the "load final register" command (see Table 3-1).

4.3.2 Device Selection


The processor executes the activate BIC instruction which causes DCEX-B to go low. This signal is sent to all peripheral controllers connected to the BIC. The processor then executes an instruction to select a peripheral device. This instruction with DCEX-B low, connects the selected device to the BIC and starts the device.


The connected peripheral controller sends a low CDCX-B to the BIC causing DCEX-B to go high, thus disabling the selection of any other peripheral controllers. When CDCX-B goes low, the connected peripheral controller also selects the state of TROX-B. When data is to be transferred to memory, a high TROX-B is sent. If data is to be transferred from memory, a low TROX-B is sent.

4.3.3 Data Address

When the connected peripheral controller is ready for the data transfer, it sends a low TRQX-B to the BIC. The BIC then sends a TPIX-I or low TPOX-I to the processor, depending on the state of TROX-B.

When the processor is ready for the data transfer, it sends a low IUAX—I to the BIC. IUAX—I going low generates a low TAKX—B which is sent to the peripheral controller to initiate the transfer. The BIC then causes OIRX + to go high which gates the memory address, that is in the initial register plus the key bits onto the I/O bus. The connected peripheral controller is thus enabled. FRYX—I, from the processor, going high terminates the address phase of the BIC. FRYX—I going high causes CLEX— to go high, which





THEORY OF OPERATION

causes the initial register to be incremented to the next memory address.

4.3.4 Data Transfer

The data transfer may be an output from or an input to the processor. For output, the processor places the data on the I'O bus, and the data is strobed into the peripheral controller by DRYX-I going high. For input, the peripheral controller places the data on the I.O bus when FRYX-I goes high and removes the data when DRYX-I goes high. BIC keeps TAKX-B low until the end of the transfer when IUAX-I goes high.

4.3.5 Transfer Termination and Interrupt

When the contents of the initial and final registers become equal, the comparator circuit generates a high IEFX—. This creates a low DESX—B which is sent to the peripheral controller. The peripheral controller then causes CDCX—B to go high. This causes the BIC to assume a not busy state. The transfer of data is thus terminated.

When an abnormal device stop occurs, the peripheral controller terminates the transfer without regard to the contents of the initial and final registers. The peripheral controller generates a low BCDX—B. This causes a low DESX—B to be sent to the peripheral controller. The peripheral controller responds with a high CDCX—B. This causes the BIC to assume a not busy state. The transfer of data is thus terminated. After an abnormal device stop, the processor can read the contents of the initial register to determine the number of words that were transferred. The number in the initial register will be the address of the last word transferred plus one.

An abnormal device stop can occur as a result of any of the following situations: the length of the data block is unknown, and the device has detected the end of the data; the peripheral controller has detected an invalid operation of the device; the processor has issued an instruction to stop the operation of the peripheral device.

Another abnormal stop is created when an error is detected by the memory map during a BIC operation. The error causes BIMES—I to go low. This causes a low DESX—B to be sent to the peripheral controller. The peripheral controller responds with a high CDCX—B. This causes the BIC to assume a not busy state. The transfer of data is then terminated.

When the BIC goes to a not busy state, either from a normal termination or from an abnormal device stop, an interrupt signal (INTX) is generated. When signal INTX goes low, the signal at Pin 75 on P1 connector also goes low. This signal is normally wired to an interrupt port of a Priority Interrupt Module (PIM). This interrupt is normally referred to as "BIC Complete". "BIC Complete" signifies to the processor program that the DMA transfer has been completed. The processor program then verifies that the transfer completion was either normal or abnormal. If the "BIC Complete" was caused by an abnormal condition, the processor program takes the steps that are necessary to recover from the abnormal situation. If the "BIC Complete" was normal, the processor could then set up the next DMA transfer and continue operation.

SECTION 5 MAINTENANCE

Maintenance personnel should be familiar with the contents of this manual before attempting to troubleshoot the BIC. The MAINTAIN II test program system (Test Programs Manual, 98 A 9952 06x)* contains a BIC test program used to test various phases of the BIC operation. Further diagnosis can then be made by referring to this manual.

5.1 TEST EQUIPMENT

The following test equipment and tools are recommended for maintenance:

- a. Oscilloscope, Tektronix type 547 with dual-trace plug-in unit, or equivalent;
- b. Multimeter, Triplett type 630 or equivalent.
- c. Soldering iron, 39-watt pencil type.
- d. Card extender VDM p/n 44P0540.

5.2 CIRCUIT-COMPONENT IDENTIFICATION

All reference designations used in the logic diagram appear on the BIC board adjacent to each component. Component part numbers can be found in the parts list in volume 2.

5.3 CIRCUIT-BOARD REPAIR

If it has been determined that circuit-board repair is required, it is recommended that the Sperry Univac customer service department be contacted so that a new circuit board can be installed in the user's system and the faulty one returned to the factory for repairs. However, if the user decides to perform his own repairs, caution should be used so that the circuit board is not permanently damaged. Approved repair procedures should be followed such as the ones described in document IPC-R-700A prepared by the Institute of Printed Circuits.

^{*}The x at the end of the document number is the revision number and can be any digit 0 through 9.

SECTION 6 MNEMONICS

	provides an alphabetized list of the signal	Mnemonic	Description
	Table 6-1. Mnemonics	EKBR.	Enable loading of key bit register. Gates the key bits into the key-bit register.
Mnemonic	Description	FRYX	Function ready, Indicates the I/O bus contains an address.
ACEX	Activate enable. Stores activation of BIC.	FiiX	Final register bit. Stores bit ii of the final address.
ADSX BCAX	Abnormal device stop. Stores end of data from peripheral controller Buffer controller activate. Stores	IEFX	Initial equals final. Indicates that the contents of the initial register is equal to the contents of the final register.
BCDX .	the activation of the BIC and the peripheral controller. Buffer controller deactivate.	IFMX	Initial equals final memory. Clears the BIC active flip-flop when the contents of the initial register is
	Initiates termination of data- transfer by the peripheral	•	equal to the contents of the final register.
	controller.	INIT	Initialize. Resets BIC flip-flops to their initial condition.
BIMES	BIC map error stop. Stores the map error indication during a BIC operation.	INTX	Interrupt request. Used to generate an interrupt signal to a Priority Interrupt Module (PIM) when a block transfer is complete. INTX occurs for
CARx	Carry out, Increments the next higher position of the initial register on overflow.		either normal or abnormal transfer completions.
CDCX	Controller device connected. Indicates that the peripheral	IOKi	Key-bit register output i to I/O bus.
	controller to be connected is connected.	IUAX	Interrupt acknowledge. Indicates that the processor is ready to send or receive data.
CLEX	Clock enabled. Enables the initial register to be incremented.	IUCX	Interrupt clock. Provides timing for servicing BIC.
DA	Device address decode. Gates the device address from the I O bus.	liiX	Initial register data bit. Stores bit ii of the initial address.
DCEX	Device connect enable. Enables the selection of a peripheral	LFRX	Load final register. Loads data on I/O bus into final register.
DESX	Device stop. Stores the require- ment to stop the peripheral device.	LFXX	Load final. Gates the I/O bus contents into the key-bit register when EKBR is set.
DRYX	Data ready. Indicates the I O bus contains a word of data.	LIXX	Load initial register. Loads data on I/O bus into initial register.
DSTX	Device stop enable. Stores the end of the data transfer.	MESX	Map error stop. Indicates that there was a memory map error
EBii	E-bus bit. Address or function code bits from the 1 O bus.		during a BIC operation. (continued)

MNEMONICS

•	Table 6-1. Mnemonics (continued)	Mnemanic	Description
Mnemonic	Description	TAKX	Trap acknowledge Indicates that the requirements for data transfer
OIRX	Output initial register. Gates		have been met.
	contents of initial register and	TCOX	Trap command, Synchronizes trap
	key-bit register onto the I O bus.	1007	request with interrupt clock.
PLUP	Pullup voltage.	TPOX	Trap request detect. Detects the
PRMX	Priority in: Gives priority to		peripheral controller request for a trap.
	BIC.		
PRNX	Priority out. Passes priority to next in line after BIC is serviced.	TPIX	Trap in Indicates that the BIC is ready to transfer data to the
RIXX	Read initial register. Stores		processor.
	requirement of processor to read contents of initial register.	XOST	Trap out, Indicates that the BIC is ready to transfer data from the processor.
RTPO	Reset trap detect. Resets the trap		
	request detection flip-flop.	TROX	Trap out (from peripheral), Indicates the direction (in or out) of the data
SERX	Sense response. Indicates whether the BIC is busy.	i	transfer.
	•	TRQX	Trap request, Indicates that the
SYRT	System reset. Generates initialize signal when SYSTEM RESET is pressed.		peripheral controller is ready for a data transfer.

S.O.454618 Rev.00 Maintenance Documentation Set F-3024-02

Buffer Interlace Controller

F3024-02

0101563-001 66P0191 66D0191 6600187 9809902-118

Buffer Interlace Controller Buffer Interlace Cont. Assy. Buffer Interlace Cont. Assy. Logic Diagram Buffer Interlace Manual

-

19:34:50 MAINT. CYCLE NU. 1 260 SPERRY LINIVAC PARTS FOR CODE ISSUE DATE CONTROL SHEET DOC NO. SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION PL 81/03/03 w 777 W0101563 PCC ADC PCD COMM CODE TITLE CLASS ATC OPTION ASSEMBLY

BIC	OPTION ASSEM	BLY			EA A H A A	
PIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT NO. DASH	EIR AND PART DESCRIPTION INFORMATION ECC	вт сн
Z006					PL REV F, PIC REV E, RANGE 00 - 01 EIR RELEASED 81/03/03	*
Z005	i 1			N 94295 -01	PL REV E, PIC REV E, RANGE 00 - 01 EIR RELEASED 80/06/18	
****	******	**	*	*****	nannannannannannannannannannannannannan	
8001	1	X		8W01163 -00	MARKING, MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION	A
\$002	1	X		_		A
8003		X		• • • • • • • • • • • • • • • • • • •		A
1	1	EA				A
****	*****		•	********	WITH KEY BITS VAR DATA PART - 01 ********	A
3	1	EA		6600191 -01	PC ASSEMBLY-HIC REWURK 6600191-00/ W 94616-02	A *
	i			į		
				i I		
				l 1		
				1		
				!		
				! !		
JO1-1517B					SHE I OF	1

		* *		سيد المحساد		n and an earling of the annual control of the contr		ekuemaken adalah takalah palagan palagan kelangan di halipan di halipan di kelangan palagan palagan palagan pa Kelangan palagan	emone tobe and	and the second
						REVISIONS				
•	REV	EIR	CHG CODE			DESCRIPTION	S	•	DR	APPD
	С	SHT. 3 NOTES 9 & 10 ADDED BIC PN 6600191 RELEASED PER EIR W87436-02						PB_	dat.	
10		w941	24-01		E EIR		0 /42	25-UZ	CN	
0/		W9429	5-a	·	NGED PER EIR	• • •	:		DL	12
DWG WOIO										
0	<i>)</i> ——			*						
					TABL	JLATION BLOC	CK			
1		PART	NO.		PEATURE NO.	DESCRIPTIO	N	USED O	N	
		₩ 0101	563- (00	 -	BIC (W/O Ko (DM402)	ey Bits)	620/i,620/L,62 620/f,620/f-10 (W/O Memory	10, V7	
	,	W0101	563- (01	F3024-02	BIC Wtih Key (DM402	y Bits	V7X W/O Mer (See Note 12)	mory M	ap
	NO. T-NO		TAB	المال	ION BLOCK			L REQUIREMENTS S		ENT.
NEX	T ASS	EMBLY	'		MODEL NO.		Si	PEIZZY \$U	VIVA	IC
DR CHK	R.	JORD	IN S	Maybra	THIS DOCUMENT IN PROPRIETARY INF	ORMATION AND	TITLE	OPTION AS BUFFER INTERLA CONTROLLER (CÉ :	
APPI APPI	Α.	E.HAN WHITC		4/4.1	DISCLOSED TO OTI PURPOSE OR USED THE ARTICLE OR S OUT PERMISSION I UNIVAC	HERS FOR ANY TO PRODUCE SUBJECT, WITH-		DWG NO. \$\square\$010 1563 1 OF 9		REV E

NOTES: (SEE NOTE 14 FOR INTEGRATION INTO V77 'S' SLOT CONNECTOR PLANE)

- 1. This drawing provides the BIC (w/o Key Bits) and the BIC with Key Bits for controlling DMA block transfers to/from peripheral controllers. (Reference tabulation block, page 1.)
- 2. The standard configuration is with the BIC and the associated controller located in the same expansion chassis. Reference Figure 1 for installation and interconnection information.
- 3. The non-standard configuration is shown in Figure 2 for reference. The edge connector, B-Cable, and termination resistors are not supplied with the BIC.
- 4. Connect BIC in priority chain per Systems Memo: Priority In (PRMX-1) - Pin 37 Priority Out(PRNX-1) - Pin 42
- 5. Add jumpers to groundplane on BIC slot to select the desired standard device address as shown in Table 1.

For non-standard device address, add wires to groundplane per Table 1 and perform otch outs and add jumpore to BIC assy per Table 2.

- 5.0 Use tables 1 through 5 for standard and non-standard device address selection.
- 5.1 For BIC P/N W4400026 use table 1. Install jumpers on I/O backplane.
- 5.2 For BIC P/N W4400689 use tables 2 and 3. Install jumpers on I/O backplane for standard address. Cut etch and add jumpers on BIC assy. For non-standard.
- 5.3 For BIC P/N 6600191 use tables 4 and 5. This BIC does not require I/O backplane jumpers. Address selection is accomplished by on-board switches.

TABLE 1

DEVICE ADDRESS	ADD JUMPER	FROM		
	PIN 65 TO	PIN 70 TO	GROUND TO	
020,021	69	72		
022,023	68	72	· 69	
024,025	69	· 71	72	
026,027	6 8	71	69,72	

TABLE 2 (WAS 1)

	CE ADDRESS OCTAL)	ADD JUN	PER FROM
STANDARD	NON-STANDARD	PIN 65 TO	PIN 70 TO
020,021 022,023 024,025 026,027	0X0, 0X1 0X2, 0X3 0X4, 0X5 0X6, 0X7	Pin 69 Pin 68 Pin 69 Pin 68	Pin 72 Pin 72 Pin 71 Pin 71

X= 0, 1, 3, 4, 5, 6, 7

TABLE 3 (WAS 2)

NON-STANDARD DEVICE ADDRESS (OCTAL)	CUT ETCH ON BIC ASSY BETWEEN POINTS	ADD JUMPER ON BIC ASSY BETWEEN POINTS
00 Z	- E4 & E5 -	- E5 & E6 -
01 Z	E7 & E8 E4 & E5 -	E8 & E9 E5 & E6 -
03 Z	E7 & E8	E8 & E9
04 Z	- E4 & E5 E2 & E	3 - E5 & E6 E1 & E2
05 Z	E7 & E8 E4 & E5 E2 & E	3 E8 & E9 E5 & E6 E1 & E2
06 Z	E2 & E	3 - E1 & E2
07 Z	E7 & E8 - E2 & E	3 E8 & E9 - E1 & E2

(ADD) TABLE 5

Z = 0 or 1, 2 or 3, 4 or 5, 6 or 7

(ADD) TABLE 4

LOCATION	E7	В4	DEVICE
SWITCH	S1	\$1	ADD
POSITION	Α	Α	X0, X1
	Α	В	X2, X3
	В	A	X4, X5
	В	В	X6, X7
•			

LOCATION		E7	DEVICE	
SWITCH	S 4	S 3	S2	ADD12
	A	В	A	2X
	A	В	В	3X
	В	A	A	4x
	В	A	В	5x
	В	В	A	6X
,	В	В	В	7 X

SPERRY UNIVAC

CODE IDENT NO. 21101

W0101563

SH 3 OF 9

REV

6. If option is to be shipped for customer installation, package in suitable container and mark container with the following information:

BIC (w/o Key Bits) (or "BIC with Key Bits" when applicable)
"W0101563-(Applicable Dash Number and Revision Letter)

7. Test Specification WD0115

Design Specification SW00190

<u>8.</u>

Add no jumpers to Pin 69 and/or Pin 72 for device address wiring on BIC Slot(s) of I/O Groundplane.



To replace an old BIC W4400026 with a new BIC, P/N 6600191 or W4400689, remove any connection on I/O groundplane, PIN 69 and/or 72 (Only).



To replace a new BIC 9/N 6600191 or W4400689 with an old BIC 9/N W4400026.

- a. Whenever Pin 65 is connected to Pin 68, then at Pin 69 add ground.
- b. Whenever Pin 70 is connected to Pin 71, then at Pin 72 add ground.
- In systems without memory map add the following jumper to each slot in which a W0101563- 01 BIC is to be installed:

Pin P1-93 (BIMES-I) to Pin P1-73 (PRMY-I)

In systems with memory map the BIMES-I signal string must be terminated on the associated I/O System Term Shoe. ALTERNATIVELY SEE NOTE 14-6.

- 12. The W0101563- Ol version may be used on all 620 and V73 Systems, with and without memory map, by terminating fin 93 BIMES-1 per Note II, above.
- 13. Jumper +5V from connector plane pin 118 to pin 115 to provide pull up bias for BIC control bus signals.
- 14.0 Connector plane W/W for V77 'S' slot
- The standard configuration is for the BIC and the associated controllers to be located in the same connector plane. When this is unsatisfactory, the 'B' bus (BIC control bus) will have to be wire wrapped between two connector planes or other special cabling may be required such as in Figure 2.

CODE IDENT NO. 21101

W0101563

E

SH 4 OF 9

- 14.2 Connect BIC in priority chain per systems memo. In V77-400/200 systems use data transfer chain labeled PXFR- at pin 59 of JI, J2 on the backplane.
- 14.3 Perform address wiring per Note 5.
- 14.4 Perform Note 13 for bigs.
- 14.5 Perform Note II for systems without map.
- 14.6 Systems with map

The V70 mega map modified to drive BIMES on IOK4-I and receive IOK4-I on the same line. In standard universal plane nomenclature this signal is EBI9-I at pin 22 of the JI-2 connectors of the backplane. The 'S' plane wiring old and new nomenclature are given in table 6.

14.7 Use twisted pair wire wrap for notes 14.2 and 14.6.

15.0

CODE IDENT NO. 21101

W0101563

1.5 OF 9

E




Table 6


COMPUTER	EXP. CHASSIS OPTION
620/L (S/N 601 & On) 620/L-100 620/f 620/f-100	₩0100074- 00 ₩0101424- 04, 05, 06, 09 ₩0101424- 03, 04, 05, 06 ₩0101424- 03, 04, 05, 06 ₩0100927- 00,₩0100929- 00 ₩0101265- 00, 01, 02 ₩0101365- 01, 02, 03, 04, 05, 06, 07

CODE IDENT NO. 21101

W0101563

SH 6 OF 9

E REV



NOTE: When controller is located external to either expansion chassis or the B-Cable length is greater than 6 feet, provide a 150 ohm, 1/2 W, 5% termination to +5 VDC on each line at the controller. Maximum cable length is 20 feet.

Figure 2

(This figure is shown for reference only to document non-standard interconnection),

CODE | W0101563 E | SH 7 OF 9 REV

The following functions are assigned to the connector pins as shown below:

FUNCTION	CARD-EDGE CONNECTORS	CONNECTOR PLATE PINS
DESX-B	39	60
R	.40	5 9
TAKX-B	13	5 8
R ·	14	59
DCEX-B	27	56
·R	2 8	57
TROX-B	17	5 0
R	18	5 3
TRQX-B	23	49
R	24	5 5
: CDCX-B	3 5	54
R	36	57
BCDX-B	31	5 2
R	3 2	5 5
+5∨	43	- .
GND	42	_
\$ PARE	5	-
SPARE	6	-
SPARE	9	- `,
\$PARE	10	-

Table 7

Γ	COI)E
l	IDENT	NO.
	211	01




TABLE & 'S! Plane Wiring for Key Bits and Mapping Error



Non	nenclature	S Plane 60 Pin	BIC PI	V7X I/O Cable * Pl Connector Pins	
Old V70	New S Plane	Connector Pins	Connector Pins		
10K1-I	EBI6-I,w/w	JI, 2 pin 19	109	109	
10K2-1	EB17-1, w/w	JI, 2 pin 20	110	110	
IOK3-1	EB18-1, w/w	JI, 2 pin 21	112	112	
BIMES-I IOK4-I	EB19-1, w/w	JI, 2 pin 22	113, 93	113	
BTMES-I for BTC	Uncommitted 2/2	Not used	Not used	94	





CODE			
IDENT NO.			
21101			


^{*}Cable from V7X mainframe chassis (P slots) I/O port to first I/O expansion chassis.

UD1-1517B

MAINT. CYCLE NU.: 260 19134150 SPERRY LINIVAC PARTS MEG CODE SHEET ISSUE DATE CONTROL DOC NO. PL J . W LIST 781 4600191 81/03/03 SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION COMM CODE SIZE CLASS TILE ADC PCD D PC ASSEMBLY-BIC PART OR IDENT NO. ECC ST CHG FIND NO. QUANTITY REQUIRED LUM **EIR AND PART DESCRIPTION INFORMATION** DOCUMENT NO. 81/03/03 Z001 01 EIR RELEASED 94616 -02 PL REV A. PIC REV A. RANGE 79/12/21 **Z000** 87436 -02 PL REV -. PIC -. RANGE WITH KEY BITS (4400689-003) 01 81/03/03 ABOVE PART SUPERSEDED UNILATERALLY BY 94616:-02 VAR DATA PART -REWORK 6600191-00/ W 6600186 -01 PC BOARD-BIC EA TTL * REG LATCH 4BT 3008195 -00 INTEGRATED CIRCUIT 7475 EA EA DPDT ON NONE OFF.05A 30VDC w78001141-00 BWITCH, TOGGLE, ROCKER 5036520 -00 7473 J-K DUAL EA INTEGRATED CIRCUIT DIGITAL TIL TTL 7474 DUAL EA INTEGRATED CIRCUIT 3008194 -00 28995731-00 INTEGRATED CIRCUIT DIGITAL TTLH 74H11 AND 3IN EA 3007755 -00 EA INTEGRATED CIRCUIT TTLH 74H04 GT HEX INVERT 10 5036515 -00 TTLH 74H00 NAND ZIN 12 EA INTEGRATED CIRCUIT INTEGRATED CIRCUIT 7404 HEX INVERT EA 3008183 -00 TIL 14 INTEGRATED CIRCUIT # GT NAND 2IN TTLH 74H01 EA 30133541-00 16 5036157 -00 D TYPE EDGE TRIG. FOF 18 EA INTEGRATED CIRCUIT DIGITAL DUAL 20 W4900093 -01 INTEGRATED CIRCUIT, DIGITAL 74H50 EA TTLH 22 EA 3013355 -00 INTEGRATED CIRCUIT-IC192 TTLH 74H21 ± GT AND 4IN 24 EA 50365051-00 INTEGRATED CIRCUIT TTLH 74H08 AND 2IN H4900127 -00 26 EA INTEGRATED CIRCUIT, DIGITAL 74161 CNTR 4BT BIN TIL INTEGRATED CIRCUIT, DIGITAL 7438 28 EA **#4900128 |-01** TTL GUAD ZIN NAND 2899587 -00 INTEGRATED CIRCUIT DIGITAL TTL 74175 30 EA INTEGRATED CIRCUIT, DIGITAL 31 EA H4900554 -01 TTLH 74H10 GT NAND BIN 33 RES, FXD, COMPOSITION, 1/4W, 5X EA w6502500 102 1000 OHMS REF DES (1) R1 **R2** (2) R11 R13 R14

	T. CYCLE NO.	-				19:34:50	1 2		U
SPERRY LINIVAC PARTS MEG COOE						ISSUE DATE CONTROL DOC NO. AC	SH	EET	
SPERRY UNIVAC IS A DIVISION OF SPERRY CORPORATION						81/03/03 W 781 PL 6600191 1		5	*
PC ASSEMBLY-BIC						PCC ADC PCD COMM CODE CA UM ST TYPE AP D	GL/	ASS	•
FIND NO.	QUANTITY REQUIRED	U/M	PCC	PART OR IDENT DOCUMENT NO.	NO. DASH	EIR AND PART DESCRIPTION INFORMATION	ECC	8 T	CHG
34	8	EA		W6505000	151	RES, FXD, COMPOSITION .5H 5% 150 OHMS		A	•
	İ			REF DES	(1)	R4 THRU R10 (2) R12			
35	18	EA	C	4916657	-06	CAP FXD CER DIEL 50V +80 - 20X 100K PF		A	*
	i.			REF DES	(1)	C1 C3 C4 (2) C6 C7 C8			
	1			REF DES	(3)	C10 C12 C13 (4) C14 C16 C17			
	l.			REF DES	(5)	C19 C20 C21 (6) C22 C24 C25			
36	9	EA		W7100200	475	CAPACITOR, FXD, TANTALUM DIEL 4.7 UF 10% 20V		A	
	į			REF DES	(1)	C2 C5 C9 (2) C11 C15 C18			
	1		:	REF DES	(3)	C23 C26 C27			
39	1	EA		W6502500	•	RES,FXD,COMPOSITION,1/4W,5% 510 OHMS		A	*
•	1			REF DES	(1)	R15			
42	1 i	EA		W6505000		RES,FXD,COMPOSITION .5W 5% 820 OHMS		A	*
	1			REF DES	:				l
45	, i	EA	I	5030504	•	INTEGRATED CIRCUIT DIGITAL TILS 74804 * GT HEX INVERT		A	*
47	1	EA		3013703	ı	INTEGRATED CIRCUIT TILS 74836 # GT NAND BPR		A	•
F001	. 1,	X		6600187		LOGIC DIAGRAM BIC			*
8001	1	X		8m01163	:	MARKING, MECHANICAL SPECS DSGN-F/GENERAL IDENTIFICATION		A	*
-001	į			0.01103	- 00	THE PROPERTY OF LAW AND ADDRESS OF THE PARTY			
	; 				ŀ				ĺ
	. !				 		1		ĺ
	i				•				
	1				: 		İ		
	i				 				
	 				į				
	į				1 				
					ļ.				

UD1-15178



3 1 REVISIONS DESCRIPTION - FOR DETAILS SEE ETR CHK DATE APPROVED ZONE LTR EIR NOTES: (UNLESS OTHERWISE SPECIFIED) - - 62 RELEASE -00 ALL RESISTORS VALUES ARE IN OMS, IAW 15%. CAPACITORS VALUES ARE IN MICROFARADS, SCY : \$ %. 1-23.8 W94616-02 NACTNATED -00 , RELEASED-OI 2. Mom REVISED SH. 13.0 POWER AND GROUND DISTRIBUTION FOR IC'S: D(VOLTAGE - PINIG FOR IGAN IC'S PIN A FOR A PNIC'S GROUND - PINB FOR IG AN IC'S PIN 7 FOR A PIN IC'S EXCEPTIONS: C'S AT FZ, KA 4 EG VOLTAGE - FIN 4 GROUND - PIN :1 C'S AT A7, 87, C74 D7 VOLTAGE - PINS GROUND - AN Z TABLE OF CONTENTS DESCRIPTION SHEET NO. TITLE, REVISIONS TABLE OF CONTENTS. 1.0 IC. LOCATION CHART 1.1 POWER, GROUND AND DECOUPLING CAPACITORS 2.0 CONNECTOR FUNCTION 3.0 € 4.0 DEVICE ADDRESS DECODE LOAD INITIAL REGISTER, LOAD FINAL REGISTER READ INITIAL REGISTER SENSE RESPONSE, INITIALIZE. 6.0 INITIAL - EGUALS - FINAL CONTROL BIC ACTIVATE, ABNORMAL DEVICE STOP 7.0 TRAP CONTROL, OUTPUT INITIAL REGISTER ENABLE, B. O TRAP REGUEST DETECT. DEVICE STOP. TIAL FINAL ADDRESS REGISTERS BITS 0-3 9.0 .NITIAL/FINAL ADDRESS REGISTERS BITS 4-7 10.0 INITIAL/FINAL ADDRESS REGISTERS BITS 8-11 11.0 INITIAL/FINAL ADDRESS REGISTERS BITS 12-15 12.0 KEY BIT REGISTER, KEY BIT REGISTER LOAD ENABLE, 13.0 BIC MAPERROR STOP **MULTISTATUS DV** SEE PL FOR PART NUMBER STATUS COMPANY CONFIDENTIAL INFORMATION THIS DOCUMENT CONTAINS CONFIDENTIAL THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION OF THE SPERRY RAND CORPORATION. IN CONSIDERATION OF THE RECEIPT OF THIS DOCUMENT, THE RECIPIENT AGREES NOT TO REPRODUCE, COPUSE OR TRANSMIT THIS DOCUMENT AND/OR THE INFORMATION THEREIN CONTAINED IN WHOLE OR IN PART, OR TO SUFFER SUCH ACTION BY OTHERS, FOR ANY PURPOSE, EXCEPT WITH THE WITTEN PERMISSION, FIRST OBTAINED; OF SPERRY RAND CORPORATION, AND FURTHER AGREES TO SURRENDER SAME TO SPERRY RAND CORPORATION WHEN THE REASON FOR ITS RECEIPT HAS TERMINATED. E 13 C 27 R16 HIGHEST NOT USED REFERENCE DESIGNATIONS PERRY UNIVAC IS A DIVISION OF SPERRY BAND CORPORATION ASSEMBLY NO. 6600191 IDENT NO. 6600 87-01 SHEET LAYOUT DATE CLASS SPERRY**-(>**UNIVAC REV Α DRAFTSMAN ĘΤ Źο E.CYNEBRAATEN TITLE CHECKER LOGIC DIAGRAM - EIC 20 RFV ENGINEER SHEET I.C 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10.0 11 012. qu.o APPROVAL SIZE CODE IDENT DWG NO. REV 6600187 Α SHEET INDEX C 21101 SHEET '-C OF 'B.

3


LOC CHIP TYPE WHERE USED roc CHIP TYPE WHERE USED roc CHIP TYPE WHERE LISED 7.0 8.0 9.0 9.0 9.0 7438 SEL 13.0 13.0 13.0 13.0 7404 AI AZ 7438 SEL 9.0 9.0 9.0 7438 SEL 13.0 13.0 13.0 7474 74161 9.0 K3 13.0 13.0 7473 7.0 8.0 74404 S.O S.O S.O S.O 7.0 K4 K5 74H04 6.0 3001 7.0 7.0 7.0 7.0 74 HOI 9.0 9.0 9.0 9.0 Κ6 7475 9.0 9.0 9.0 BI 7404 10.0 10.0 10.0 10.0 12.0 12.0 BZ 7438 SEL 10.0 10.0 10.0 10.0 B3 | 74161 10.0 B4 100 100 100 100 110 110 B5 74H04 B6 74H01 10.0 10.0 10.0 B7 7475 100 10.0 10.0 10.0 CI 17404 11.0 11.0 11.0 12.0 12.0 CZ | 7438 SEL | 11.0 | 11.0 | 11.0 | 1-0 | C3 174:61 11.0 74504 5.0 8.0 9.0 90 10.0 3 0 C4 C5 63 74401 110 110 110 110 7475 11.0 11.0 11.0 11.0 DI 74538 8.0 B.0 E.0 B.C D2 7438 SEL 12 D .2.5 12.5 12.0 DΒ 17404 5.0 5.0 5.0 7.0 7.0 D4 74161 12.0 D5 74H04 1140 1140 120 120 120 1:2.5 74401 25 120 20 120 7475 120 120 12.0 12.0 7438 SEL 7.0 BO BO BO EZ 74474 B.C | B.O | E3 | 74H50 8.0 13.0 E4 74H11 |5.C | 5.C | 5.O E5 74H04 |5.0 |5.0 |5.0 |6.0 |B.0 E6 7473 160 7.0 E7 F 3001 60 8.0 B.0 B.0 FZ 7473 8.0 8.0 F3 | 74H10 50 B.0 B.0 F4 3001 5.C 5.0 50 5.0 F5 | 74H50 50 5.0 F6 | 7474 5.0 5.0 F7 74H50 100 7.0 74175 13.0 HZ | 74411 13.0 13.0 13.0 H3 174HZ1 7.0 8.0 H4 17438 SEL 150 60 60 6.0 H5 174H00 7.0 6.0 6.0 E.D H6 3001 6.0 6.0 6.0 6.0 H7 (7474 6.0 7.0 CODE IDENT NO. | SIZE | DWG NO 66CDI87 21101

2

3

SCALE

SHEET I. \ OF 13.0



J١	•	
		1/0
2	GND	2.0
3		_ 11/U
4	SND	2.0
		N /U
5	GND	2.0
لعا		
	END	- N/J
8		2.0
9		- 7/1
	GND	2.0
		- N/U
12	GND	2.0
[13]	TAKX - B	- 8.0
_	6 7 D .	
14		- 2.0 _ N/U
15	GND	-
16	•	-2.0
	TRØX-B	B.0
18	<u>end</u>	. 2.0
19		L/V
20	END	2.0
21		N/U
	GND	2.0
22	TRQX-B	
23	1 K-4 V-B	80
23		a.c
24	END	2.0
	end	
24	end	2.0
25	end	2.0
24 25 26	END DCEX-B	2.0
24 25 26 27 27	END DCEX-B	2.0 - N/U - 2.0 - 7.0
24 25 26 27 27 28	END DCEX-B END END	2.0 2.0 7.0 2.0
24 25 26 27 28 29 30	END DCEX-B END END	2.0 2.0 7.0 7.0 2.0 2.0
24 25 26 27 28 29 30 31	END END BCDX - B .	2.0 2.0 7.0 2.0 2.0 2.0 2.0
24 25 26 27 28 29 30 31	END END BCDX - B .	2.0 2.0 7.0 2.0 2.0 2.0 7.0 2.0 7.0
24 25 26 27 28 29 30 31 32 33	END BCDX-B END BCDX-B	2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0
24 25 26 27 28 29 30 31 32 33 34	GND DCEX-B GND BCDX-B GND GND GND	2.0 2.0 2.0 2.0 2.0 7.0 2.0 7.0 2.0 7.0
24 25 26 27 28 29 30 31 32 33	END END END END END END	2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0
24 25 26 27 28 29 30 31 32 33 34	GND DCEX-B GND BCDX-B GND GND GND	2.0 2.0 2.0 2.0 2.0 7.0 2.0 7.0 2.0 7.0
24 25 26 27 28 30 31 32 33 34 35	END CDCX-B END GND GND GND GND GND GND GND	2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0
24 25 26 27 28 30 31 32 33 34 35 36	END END END END END END END END	2.0 2.0 2.0 2.0 2.0 2.0 2.0 2.0
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38	END CDCX-B END GND GND GND GND GND GND GND	2.0 \\ 2.0 \\ 2.0 \\ 2.0 \\ 2.0 \\ \ 2.0 \\ 2.0
24 25 26 27 28 30 31 32 35 34 35 36 37 38	END END END END END END END END	2.0 \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
24 25 26 27 29 30 31 32 33 34 35 36 37 38 39 40	GND GND DCEX-B GND BCDX-B GND CDCX-B GND CDCX-B CDCX-B CDCX-B	2.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41	GND GND DCEX-B GND GND GND GND GND GND GND GN	2.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
24 25 26 27 28 30 31 32 33 34 35 36 37 38 39 40 41	GND GND DCEX-B GND BCDX-B GND CDCX-B GND CDCX-B GND CDCX-B GND CDCX-B	2.0 0 0 7 0 0 7 0 0 0 7 0 0 0 0 7 0 0 0 7 0 0 0 7 0 0 0 7 0 0 0 7 0
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41	GND GND DCEX-B GND BCDX-B GND CDCX-B GND CDCX-B GND CDCX-B GND CDCX-B	2.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
24 25 26 27 28 30 31 32 33 34 35 36 37 38 39 40 41	GND GND DCEX-B GND BCDX-B GND CDCX-B GND CDCX-B GND CDCX-B GND CDCX-B	2.0 0 0 7 0 0 7 0 0 0 7 0 0 0 0 7 0 0 0 7 0 0 0 7 0 0 0 7 0 0 0 7 0


ď


3


• •		
J2		~~
~	GUD	2.0
3		N/L
4	6 22	2.0
5		N/U
6	G ND	
7		N
8	GND	7.0
9		N/U
	E ND	2.0
		7/2
12	6 110	2.0
13	TAKX-B	o -
14	GND	8.0 2.0
		N/U
15	G LD	•
[17]	TRØX-B	2.0 B.0
=	GND	
16		7.0 N/U
19	€N⊅	
50		N/U
21	GND	2.0
22		
77	TRQX-B	8.0
23	END	8.0
24		7.0
24 25		
24 25 26	975	
24 25 26 27	GND GND	
24 25 26 27 28	GND DCEX-B	
24 25 26 27 28	GND DCEX-B	7.0
24 25 26 27 28 29	GND GND	7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30	GND DCEX-B GND GND	7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31	GND DCEX-B GND GUL BCDX-B	7.0
24 25 26 27 28 29 30 31 32	GND DCEX-B GND GUL BCDX-B	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33	GND DCEX-B GND GUL BCDX-B	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34	GND DCEX-B GND BCDX-B GNC CDCX-B	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34 35 36	GND GND GND GND GND GND GND GND	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34 35 36 37	GND DCEX-B GND BCDX-B GND CDCX-B GND	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34 35 36 37	GND DCEX-B GND BCDX-B GND CDCX-B GND CDCX-B	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34 35 36 37 36	GND DCEX-B GND BCDX-B GND CDCX-B GND CDCX-B	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34 35 36 37 39 40	GND GND DCEX-B GND GND GND GND GND GND GND GN	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34 35 36 37 36 39 40	GND DCEX-B GND GND GND GND GND GND GND GN	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41	GND GND DCEX-B GND BCDX-B GND CDCX-B GND	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0
24 25 26 27 28 29 30 31 32 33 34 35 36 37 36 39 40	GND GND DCEX-B GND BCDX-B GND CDCX-B GND	7.0 7.0 7.0 7.0 7.0 7.0 7.0 7.0


CONNECTOR FUNCTION PG 5.0 44.0


1	IDENT NO.	l .	1	6600)187	# # P
SCAL					SHEET 3.	0 0 F




























BUFFER INTERLACE CONTROLLER MODEL 7X-3102; P/N 0101563-001 OPERATION AND SERVICE MANUAL

98A 9902 117

APRIL 1978

The statements in this publication are not intended to create any warranty, express or implied. Equipment specifications and performance characteristics stated herein may be changed at any time without notice. Address comments regarding this document to Sperry Univac, Mini-Computer Operations, Publications Department, 2722 Michelson Drive, P.O. Box C-19504, Irvine, California, 92713.

SECTION 1

GENERAL DESCRIPTION

The Buffer Interlace Controller (BIC) is a special-purpose hardware option for use with SPERRY UNIVAC V70 series and 77 series computers. This manual is divided into six sections:

- · Features and specifications
- · Installation and interconnection
- Operation
- Theory of operation
- Maintenance
- Mnemonics list

Documents such as logic diagrams, schematics and parts lists are supplied in a system documentation package. This documentation is assembled when the equipment is shipped, and reflects the configuration of a specific system.

There are two versions of the BIC available. One version (without key bits) is for systems that do not have the memory map option and the other version (with key bits) is for systems that do have the memory map option.

The function of the BIC is to free the processor to perform other program functions during block word transfers between memory and peripheral controllers. Cycle-stealing trap requests inhibit the processing of a stored program for only the memory cycle required to transfer one word of data between memory and a peripheral controller. Operation register contents are not changed by the transfer, thus freeing the processor to execute an instruction from the stored program between successive data word transfers.

The BIC will perform DMA transfers at the peripheral device rate up to a maximum rate defined as follows:

$$R_{max} = \frac{1}{\frac{1}{R_{CPU max}} + T_{HUCX}}$$

where: R max is the maximum rate through a BIC (words/second)
R CPU is the maximum DMA rate for the processor (words/second)
T IUCX is the period of interrupt clock (seconds)

As an example, the maximum DMA rate for any V70 series computer with core memory and a 990 nanosecond

interrupt clock period is 361,800 words/second. The maximum rate through the BIC is then:

$$R_{\text{max}} = \frac{I}{\frac{1}{361.800}} + (990 \times 10^{-9}) = 266,383 \text{ words/}$$

The BIC monitors trap requests initiated by the peripheral controllers.

Up to ten peripheral controllers can be connected to one BIC. Using standard I/O device addressing, a computer system can include up to four BICs.

The BIC is considered to be an I/O controller. Priorities for optional controllers having trap or interrupt capabilities are established by the order of their placement in the priority chain. The BIC is a system priority device; however the peripheral devices connected to it have no priority of their own.

Table 1-1 lists the BIC specifications.

Parameter

Table 1-1. BIC Specifications

Description

	•
Organization	Contains input receivers and output drivers, two 16-bit address registers, a 4-bit key register, and a sequence control circuit
Control capability	Up to ten peripheral controllers
I/O transfer rate	Synchronized to peripheral device rate
I/O signal limits (rise/fall)	Minimum 10 nanoseconds; maximum 100 nanoseconds
Logic levels (internal)	High = $+2.4$ to $+5.0$ V dc Low = 0 to $+0.4$ V dc
Logic levels (I/O bus)	High = $+2.8 \text{ to } +3.6 \text{V dc}$ Low = 0 to $+0.5 \text{V dc}$
Size	Contained on one 7-3/4-by 12-inch (19.7 x 30.3 cm) printed-circuit board (continued)

GENERAL DESCRIPTION

Table 1-1. BIC Specifications (continued)

Parameter

Description

Interconnection

Interfaces with I/O cable through backplane connector; connects to peripheral controllers through the backplane connector or through a

cable

Connectors

One 122-terminal card-edge connector (mates with female connector at backplane) and two 44-terminal card-edge connectors (each mates with a 44-terminal connector on B cable for special configurations)

Power

+5V dc at 0.6A

Operating environment 0 to 50 degrees C; 10 to 90 percent relative humidity without condensation

SECTION 2 INSTALLATION

The BIC has been packed and inspected to ensure its arrival in good working order. To prevent damage, take care during unpacking and handling. Check the shipping list to ensure that all equipment has been received. Immediately after unpacking, inspect the equipment for shipping damage. If damage exists:


- Notify the transportation company
- Notify Sperry Univac
- Save all packing material

2.1 PHYSICAL DESCRIPTION

The BIC circuits are contained on a single printed-circuit (PC) board (p/n 44P0689). As illustrated in figure 2-1, the board contains three connectors P1, J1, and J2. Connectors J1 and J2 are wired in parallel and contain the peripheral control lines. Connector P1 also contains the same peripheral control lines as well as all I/O bus control signals for the BIC. Connectors J1 and J2 are used for special configurations.

2.2 INTERCONNECTION

When two or more BIC controllers are installed in the same chassis, the B cable signals are connected only to the controller or controllers with which each BIC communicates. There are no B cable signals between BICs. If the BIC and the peripheral controllers are installed in different chassis, the interconnection is made through the J1 and J2 connectors. Figure 2-2 illustrates BIC/peripheral interconnections.



* CONNECTORS JI AND J2 ARE PARALLEL WIRED

VT11-1792

Figure 2-1. BIC Board (Component Side)

2.3 INTERFACE DATA

All BIC input/output signals utilize receiver/driver stages to buffer internal circuits and external lines. The BIC interfaces with the computer via the "—I" signal lines and with peripheral controllers via the "—B" signal lines listed in table 2-1. The corresponding pin number of circuit card edge connector P1 follows each signal mnemonic (see logic diagram 91C0459). Refer to section 6 for definitions of the mnemonics.


Table 2-1. BIC Inputs and Outputs


INPUTS				OUTPUTS			
BCDX-B	52	EB10-i	16	DCEX-B	56	EB12-I	18
BIMES-I	93	EB11-I	17	DESX-B	60	EB13-I	19
CDCX-B	54	EB12-I	18	EB00-I	2	EB14-I	20
DRYX-I	29	EB13-I	19	EB01-I	4,68,69	EB15-I	21
EB00-I	2	EB14-I	20	EB02-I	6,71,72	INTX-	75
EB01-I	4,65	EB15-I	21	EB03-I	8	IOK1-I	109
EB02-I	6,70	FRYX-I	27	EB04-I	10	IOK2-I	110
EB03-I	8	IUAX-I	44	EB05-I	11	IOK3-I	112
EB04-I	10	IUCX-I	45	EB06-I	12	IOK4-I	113
EB05-I	11	PRMX-I	37	EB07-I	13	PRNX-I	42
EB06-I	12	SYRT-I	43	EB08-I	14	SERX-I	31
EB07-I	13	TROX-B	50	EB09-I	15	TAKX-B	58
EB08-I	14	TRQX-B	49	EB10-I	16	TPIX-I	33
EB09-I	15			EB11-I	17	TPOX-I	35

NOTE: On systems with memory map, the BIMES-I and BTMES-I signals are floating and must be pulled up to +5 volts by adding the following jumpers:

- a. On each backplane slot, pin 93 (BIMES-I) is connected to pin 73 (PRMY-I).
- b. On each PMA/BTC backplane slot, pin 96 (BTMES-I) is connected to pin 73 (EXPU+).

Many peripheral controllers, under software control, can transfer data either by programmed I/O or via BIC control. Controllers for peripherals such as discs and drums usually are not able to transfer data via programmed I/O due to their high transfer rates. Figure 2–3 shows a computer system with peripheral controllers that operate with and without BIC. Figure 2–4 is typical interface logic.





*CAPABLE OF BLOCK DATA TRANSFER VIA PROGRAMMED I/O CONTROL OR BIC CONTROL.




Figure 2-4. Typical B Cable Interface Logic

SECTION 3 OPERATION

The BIC has no operating controls or indicators. It operates under program control.

3.1 I/O INSTRUCTIONS

The BIC responds to the instructions listed in table 3-1. Two device addresses are assigned to each BIC to differentiate functions directed by the I/O instruction. Addresses 020 through 027 are reserved for BICs. Address/instruction codes in table 3-1 are for the first BIC in a system. If additional BICs are installed, the addresses shown should be incremented by two for each additional BIC (i.e., second BIC addresses should be 022 and 023).

Table 3-1, I/O Instructions

Mnemonics	Octal Code	Description				
External Control						
EXC 020 EXC 021 EXC 0321	100020 100021 100321	Activate BIC Initialize Enable loading of key bits				
		Transfer				
OAR 020 OBR 020 OME 020	103120 103220 103020	Load initial register from A Load initial register from B Load initial register from memory				
OAR 021 OBR 021 OME 021	103121 103221 103021	Load final register from A Load final register from B Load final register from memory				
INA 020 INB 020 IME 020	102120 102220 102020	Read initial register into A Read initial register into B Read initial register into memory				

Mnemonics	Octal Code	Description		
CIA 020	102520	Read initial register into cleared A		
CIB 020 102620		Read initial register into cleared B		
		Sense		
SEN 020	101020	Sense BIC not busy		
SEN 021	101021	Sense abnormal device stop		
SEN 0121	101121	Senses if BIC has been stopped due to a memory-map error		

3.2 PROGRAMMING CONSIDERATIONS

The user writes the programs that use the BIC. When preparing a program for use with the BIC, the programmer first initializes then senses the status of the BIC and the selected peripheral controller. After a not-busy response is received from both the BIC and the peripheral controller, the BIC address registers are loaded with the initial and final memory addresses of the block of data to be transferred, a BIC activate enable instruction is placed on the I/O cable, and the transfer is started. Although the program requires loops for use with sense instructions and to handle abnormal conditions, transfer of the data block is accomplished by the BIC without further program instructions.

The key bit register (for memory map option) is loaded by first issuing the "Enable (loading of) Key Bit Register" instruction (0100321) followed by one of the "Load Final Register" instructions (0103021, 0103121, 0103221).

3.3 SAMPLE PROGRAM

Table 3-2 shows a typical service routine for the BIC, a Teletype paper tape punch operation under BIC control. Using DAS symbols with corresponding machine language

Table 3-2. Typical Service Routine

Memory	Octal			Variable			
Location	Code	Label	Operation	Field	Comments		
001000			, ORG	,01000			
001000	101020	BIC0	, SEN	,020,BIC1	CK BIC NOT BUSY		
001001	001007 R	!					
001002	100401		, EXC	,0401	INIT TTY		
001003	100021		, EXC	,021	INIT BIC		
001004	005000		, NOP	,	• •		
001005	001000		, JMP	, *-3	(continued)		

Table 3-2. Typical Service Routine (continued)

Memory	Octal			Variable Variable	
Location	Code	Label	Operation	Field	Comments
001006	001002 R				
001007	101101	BIC1	, SEN	,0101,BIC2	CK TTY WRITE READY
001010	001014 R				
001011	005000		, NOP	•	
001012	001000		,JMP	, * - 3	
001013	001007 R				
001014	103120	BIC2	, OAR	,020	SET BIC I REG
001015	103221		, OBR	,021	SET BIC F REG
001016	100020		, EXC	,020	ACTIVATE BIC
001017	100101		, EXC	,0101	CONNECT WRITE REG
001020	101020		, SEN	,020,BIC3	CK BIC NOT BUSY
001021	001025 R				
001022	005000		, NOP	•	
001023	001000		, JMP	, * – 3	
001024	001020 R				•
001025	101021	BIC3	, SEN	,021,BIC5	CK ABN STOP
001026	001032 R				
001027	007400		, ROF	,	
001030	102520	BIC4	,CIA	,020	INPUT BIC I REG
001031	000000		, HLT	,	
001032	007401	BIC5	, sof	•	SET ABN FLAG
001033	00,1000	•	,JMP	,BIC4	
001034	001030 R				
	000000		, end	•	

octal codes, the program covers memory locations 01000 through 01034.

Once the program is loaded, the operator must insert the initial punch buffer address into the A register and the final address into the B register for each run. When started, the program will:

- a. initialize the BIC and Teletype punch
- b. initiate the data transfer

- c. read the contents of the BIC initial register into the A register at the completion of the transfer
- d. set the overflow indicator if the termination was abnormal
- e. halt

The punch buffer must contain only ASCII characters. The first character is 0222 (punch on) and the last is 0224 (punch off).

SECTION 4 THEORY OF OPERATION

The BIC is functionally divided into address registers and a sequence control circuit (figure 4-1). A functional description of these circuits is provided in the following paragraphs.

4.1 ADDRESS REGISTERS

The two address registers contain the memory locations of output or input data, depending on the I/O instruction. The initial register stores the address of the first input or output word, and is incremented during each data-word transfer. When the block transfer is complete, the initial register contains the address + 1 of the last data word to be transferred.

The final register stores the address of the last word to be transferred. Unless the peripheral device is abnormally stopped, the address in the final register will be one less than the address in the initial register when the block transfer is complete. When the initial and final registers reach comparison, the block word transfer is complete.

The key-bit register stores the four key bits that are used with the memory map. The key-bit register is not used on systems without the memory map. The enable instruction sets a flip-flop which directs the data being transferred by a load (of final register) instruction, into the key-bit register. The flip-flop is reset when the transfer is complete.

4.2 SEQUENCE CONTROL

The sequence control circuit generates the control signals which coordinate address and data transfer between the processor, BIC, and the peripheral controllers. The data are not routed through the BIC but are directly transferred between the peripheral controller and memory.

Under program control, the processor senses that the BIC is not busy and prepares the BIC to receive the initial and final data addresses. The processor then senses that the selected peripheral controller is not busy and loads the initial and final registers and the key register. The BIC is then activated and the peripheral controller is started. The BIC then assumes control of the data transmission, allowing the processor operational registers to be used by the program for other functions.

Data transfer is accomplished between memory and the peripheral controller via the I/O bus. The BIC counts the words transferred and when the data block transfer is complete, disconnects the peripheral controller and assumes a not-busy state. Data transfer may also be terminated upon request from the peripheral controller.

4.3 OPERATING SEQUENCE

The following paragraphs describe the sequence of operations of the BIC. Refer to the block diagram (figure 4-1), the timing diagram (figure 4-2), and the logic diagram 91C0459 in volume 2.

4.3.1 Initial Conditions

The processor senses the BIC for a not-busy condition. The sense instruction places the BIC device address and a function code on the I/O bus. The BIC responds with a low SERX-I if it is not busy (CDCX-B low). The processor then executes the initialize instruction which generates a low INIT- which prepares BIC for receiving the initial and final addresses of the block data to be transferred.

The initial register is loaded from the I/O bus when data ready DRYX—I returns high and Llxx— is low.

The final register is loaded from the I/O bus when DRYX—I returns high, and LFRX + is high.

4.3.2 Device Selection


The processor executes the activate BIC instruction which causes DCEX-B to go low. This signal is sent to all peripheral controllers connected to the BIC. The processor then executes an instruction to select a peripheral device. This instruction with DCEX-B low, connects the selected device to the BIC and starts the device.

The connected peripheral controller sends a low CDCX-B to the BIC causing DCEX-B to go high, thus disabling the selection of any other peripheral controllers. When CDCX-B goes low, the connected peripheral controller also selects the state of TROX-B. When data is to be transferred to memory, a high TROX-B is sent. If data is to be transferred to memory, a low TROX-B is sent.


4.3.3 Data Address

When the connected peripheral controller is ready for the data transfer, it sends a low TRQX-B to the BIC. The BIC then sends a TPIX-I or low TPOX-I to the processor, depending on the state of TROX-B.

When the processor is ready for the data transfer, it sends a low IUAX—I to the BIC. IUAX—I going low generates a low TAKX—B which is sent to the peripheral controller to initiate the transfer. The BIC then causes OIRX + to go high which gates the memory address, that is in the initial register plus the key bits onto the I/O bus. The connected peripheral controller is thus enabled. FRYX—I, from the processor, going high terminates the address phase of the BIC. FRYX—I going high causes CLEX— to go high, which







NOTES:

- 1) TIMING REQUIRED TO ISSUE THE COMMAND TO CONNECT THE DEVICE.
- (2) TIME REQUIRED FOR DEVICE TO REQUEST FIRST DATA TRANSFER AFTER STARTING.
- 3 TIME REQUIRED TO SERVICE CURRENT AND/OR HIGHER PRIORITY REQUESTS FOR I/O ACCESSES.
- 4 SIGNAL TRQX-B MAY BE BROUGHT LOW (TRUE) AGAIN, AS EARLY AS THE TRAILING EDGE OF DRYX-1. HOWEVER, SIGNAL TRQX-B MUST HAVE BEEN HIGH FOR AT LEAST 50 NANOSECONDS BEFORE GOING LOW.
- (5) END OF DATA BLOCK. SIGNAL CDCX MAY REMAIN HIGH BETWEEN BLOCKS.
- (6) INCLUDES KEY BITS IF PRESENT [IOKn-I (0-3)]
- 7) FOR DMA TIMING REFER TO THE APPLICABLE SYSTEM HANDBOOK.

causes the initial register to be incremented to the next memory address.

4.3.4 Data Transfer

The data transfer may be an output from or an input to the processor. For output, the processor places the data on the I/O bus, and the data is strobed into the peripheral controller by DRYX-I going high. For input, the peripheral controller places the data on the I/O bus when FRYX-I goes high and removes the data when DRYX-I goes high. BIC keeps TAKX-B low until the end of the transfer when IUAX-I goes high.

4.3.5 Transfer Termination

When the contents of the initial and final registers become equal, the comparator circuit generates a high IEFX—. This creates a low DESX—B which is sent to the peripheral controller. The peripheral controller then causes CDCX—B to go high. This causes the BIC to assume a not busy state. The transfer of data is thus terminated.

When an abnormal device stop occurs, the peripheral controller terminates the transfer without regard to the contents

of the initial and final registers. The peripheral controller generates a low BCDX—B. This causes a low DESX—B to be sent to the peripheral controller. The peripheral controller responds with a high CDCX—B. This causes the BIC to assume a not busy state. The transfer of data is thus terminated. After an abnormal device stop, the processor can read the contents of the initial register to determine the number of words that were transferred. The number in the initial register will be the address of the last word transferred plus one.

An abnormal device stop can occur as a result of any of the following situations: the length of the data block is unknown, and the device has detected the end of the data; the peripheral controller has detected an invalid operation of the device; the processor has issued an instruction to stop the operation of the peripheral device.

Another abnormal stop is created when an error is detected by the memory map during a BIC operation. The error causes BIMES—I to go low. This causes a low DESX—B to be sent to the peripheral controller. The peripheral controller responds with a high CDCX—B. This causes the BIC to assume a not busy state. The transfer of data is then terminated.