

- [54] MICROPROCESSOR CONTROLLED TAPE
-
- CAPSTAN

- [75] Inventor: **Robert L. Anderson**, Boulder, Colo.

- [73] Assignee: **Storage Technology Corporation,**
Louisville, Colo.

- [21] Appl. No.: 601,809

- [22] Filed: Apr. 19, 1984

Related U.S. Application Data

- [63] Continuation of Ser. No. 459,720, Jan. 21, 1983, abandoned, which is a continuation of Ser. No. 321,070, Nov. 13, 1981, abandoned.

- [51] Int. Cl.³ H02P 1/22

- [52] U.S. Cl. 318/268; 318/270;
318/618

- [58] **Field of Search** 318/3, 6, 7, 398, 369,
318/270, 271, 463, 464, 618, 268; 364/550, 570,
579; 360/73, 74.1; 242/46

- [56]
- References Cited**

U.S. PATENT DOCUMENTS

3,706,020	12/1972	Klang	318/270
3,836,833	9/1974	Harris et al.	318/270
3,904,943	9/1975	Klang	318/395
3,969,663	7/1976	Arthur et al.	318/561
4,302,785	11/1981	Mussatt	360/72.1
4,321,517	3/1982	Touchton et al.	318/618


Primary Examiner—Ulysses Weldon

Attorney, Agent, or Firm—Woodcock, Washburn,
Kurtz, Mackiewicz & Norris

- [57]
- ABSTRACT**

An improved magnetic tape drive having high performance specifications is achieved by microprocessor control of the capstan motion. Possible velocity profiles are stored in read-only memory and are selected on the basis of new input commands and last previous actions taken, whereby excitation of mechanical resonance inherent in the system is avoided.

8 Claims, 8 Drawing Figures







Fig. 1

Fig. 2






Fig. 3




Fig. 4




Fig. 5




Fig. 6





Fig. 8

MICROPROCESSOR CONTROLLED TAPE CAPSTAN

This is a continuation, of application Ser. No. 5
459,720, filed Jan. 21, 1983, now abandoned, which is a
continuation of application Ser. No. 321,070, filed Nov.
13, 1981 now abandoned.

FIELD OF THE INVENTION

This invention relates to control of the capstan used
to drive magnetic tape for the storage of data. More
particularly, the invention relates to improved methods
of control of the rotational motion of such capstans,
whereby high rates of acceleration to a target tape
speed can be achieved without excitation of torsional
vibration.

BACKGROUND OF THE INVENTION

The American National Standards Institute (ANSI) 20
has defined certain standards for the performance of
magnetic data storage tape drive apparatus. In particu-
lar, data to be recorded according to ANSI standards is
recorded in blocks separated from one another by no
less than 0.280 inches. This interblock gap is therefore
that space in which a tape drive starting in the inter-
block gap must accelerate to its full design speed. Vari-
ous tape velocities are standard, including up to 200
inches per second (ips). The goal of providing a tape
drive which can accelerate to 125 ips within the 0.075
inch start distance (which is an acceleration of some 500
times the acceleration of gravity or 500 g's) is a require-
ment of a commercial tape drive.

The art has traditionally separated the mass of the
tape carried on supply and take up reels from that por-
tion of the tape in the vicinity of the read/write head
(which is that portion of the tape which in fact must be
accelerated to satisfy the requirements mentioned
above) by decoupling that portion from the bulk of the
tape, using vacuum columns in which loops of tape are
carried. In this way, only the relatively small portion
of the total tape in the vicinity of the head need be accel-
erated at very high rates, whereas the bulk of the tape
carried on the reels can be accelerated relatively slowly.
However, high acceleration of the portion of the tape in
the vicinity of the heads is a significant engineering
problem. To this end a vacuum capstan is typically
used. Such a capstan is a hollow, cylindrical wheel
having many holes in its periphery in contact with the
tape. A vacuum is applied to the center of the hollow
capstan so as to suck the tape into firm, non-sliding
contact with the capstan. The capstan is made very light
and of low inertia, so that it can be very quickly accel-
erated to speed, whereby the tape in contact with the
capstan quickly reaches the design speed of the tape
drive. See, for example, U.S. Pat. No. 4,065,044 to
Painter et al for an example of such capstans.

The control of the acceleration of a capstan, even a
relatively lightweight, low inertia one such as that dis-
closed in the Painter et al patent, remains a difficult
problem. To this extent, numerous motion control
schemes have been devised. According to the present
invention, a microprocessor is used to continuously
sample the actual speed of the tape drive and accelerate,
decelerate or hold it at a steady angular velocity, as
indicated by comparison of the actual velocity signal
with a velocity command signal. The use of the micro-
processor allows considerable versatility of the system

to adapt to conditions encountered and allows long-
term stability without regard to variations in, e.g., com-
ponent tolerance and the like.

OBJECTS OF THE INVENTION

It is therefore an object of the invention to provide an
improved drive for a magnetic tape system.

A further object of the invention is to provide a mag-
netic tape drive system in which a microprocessor con-
trols the motion of a vacuum capstan used to move that
portion of the tape juxtaposed to the head at any given
time.

Still a further object of the invention is to achieve
extremely high rates of acceleration of a tape to a
steady, carefully controlled running speed without
undue fluctuations in tape speed due to mechanical
resonances in the device or to "hunting" of an analog
servo loop.

SUMMARY OF THE INVENTION

The above needs of the art and objects of the inven-
tion are satisfied by the present invention in which a
microprocessor utilizing look up tables for velocity
profiles is used to control the motion of the tape cap-
stan. The microprocessor examines each incoming com-
mand to determine whether it is likely to excite a vibra-
tion and, if so, modifies the capstan control so as to
avoid the vibration.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be better understood if reference is
made to the accompanying drawings, in which:

FIG. 1 shows an schematic elevation view of the face
plate of a tape drive using the capstan control system of
the invention;

FIG. 2 shows a schematic diagram of the layout of
the capstan control system;

FIG. 3 shows a graph of motor current versus time in
a normal start operation;

FIG. 4 shows velocity versus time for the start opera-
tion;

FIG. 5 shows current versus time for a normal stop
operation;

FIG. 6 shows velocity versus time for a normal stop
operation;

FIG. 7 shows the motor current versus time for two
possible courses of action taken in a worst case short
stop situation; and

FIG. 8 shows velocity versus time for the several
possibilities of the worst case short stop operation.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

As discussed above, the invention relates to control
of the vacuum capstan used in a magnetic tape drive, in
particular one for storage of data. Copending applica-
tion Ser. No. 123,729, filed Feb. 22, 1980, in the name of
Epina et al incorporated herein by reference shows a
tape drive in detail in which the capstan and control
circuitry of the invention has application. In particular,
that copending application describes a tape drive which
is capable of achieving 200 ips performance while re-
maining within the ANSI standards with respect to
interblock gap as described above. The invention of that
application involves the particular tape path along
which the magnetic tape passes between the take-up and
supply reels. The present invention relates to the cap-
stan which is used to accelerate the tape up to speed

upon, for example, a host computer command, and is accordingly not limited to the particular tape path shown in the copending application referred to above, but instead has applicability to many other forms of tape transport systems.

FIG. 1 shows a schematic layout of a tape drive. For example, a vertically extending face plate 8 carries a supply reel 10 from which tape 11 is supplied. The tape passes through a first vacuum column 12, past a read/write head 16, into and out of a second vacuum column 14, and is taken up upon the tape-up reel 18. The tape 11 is passed through the vacuum columns 12 and 14 so that the mass of tape carried on the reels 10 and 18 is decoupled from that in the vicinity of the read/write head 16. Thus, when it is desired that a stopped tape be accelerated to its design speed or stopped from that design speed, a capstan 20 can accelerate the relatively small portion of the tape 11 juxtaposed to the read/write head 16 while the columns allow this part of the total mass of tape to move at a different rate than that carried on the reels 10 and 18. When the reels come up to speed, the loops of tape within the vacuum columns 12 and 14 regain their original sizes, these having varied during the start operation, as is well understood in the art.

As noted, the present invention relates to microprocessor control of the motor driving the capstan. A schematic overview of the system used is shown in FIG. 2. The capstan motor 22, which drives the capstan 20 (FIG. 1) operates under the control of a power amplifier 24 which has both current 26 and voltage 69 feedback. Mounted on the motor shaft is a tachometer 28 providing two phase output signals ϕA and ϕB . The tachometer 28 is a 1000 line two-phase incremental encoder whose full period is 45.2 microseconds at running speed. It is these output signals which provide the computational workload for the system, which is based on a microprocessor 30 supplied with its operating program, and certain look-up tables discussed in detail below, by a 2K by 8-byte ROM 32. As noted, at 125 ips the tachometer period is 45.2 microseconds. To get $\frac{1}{2}\%$ period measurement resolution requires a count rate of 4.4 MHz. This is supplied by a system clock 38 operating at 26 MHz, the output of which is divided by 6 in a divide-by-6 network 40, the output of which is supplied to a transistor-transistor-logic (TTL) counter 42, operating as a velocity decoder. The output of the decoder 42 is stored in registers 44 and 46 which feed the microprocessor bus, thus providing a signal of the instantaneous velocity once every tach period.

Direction detection and position counting are also implemented in logic outboard of the processor in order to minimize computation delay. FIG. 2 shows the two phase outputs of the tachometer 28, ϕA and ϕB , being supplied to a position decode network 48 which feeds an interblock counter 34 so as to keep an accurate register of the position of the tape in a non-running situation. The position output is supplied to the microprocessor via a position register 50, connected to the microprocessor bus 52. The output of the microprocessor 30 is supplied to a digital-to-analog (D/A) converter 54, supplying the analog signal which controls the power amplifier 24 which drives the capstan motor 22. The output of the D/A converter 54 is also supplied to a null detect network which supplies a D/A zero-adjust signal, including a polarity signal supplied to a command register 58, in which are also stored operator or host initiated commands supplied to the microprocessor 30.

Thus, the microprocessor 30 is provided with digital velocity and position signals so that it requires very few program steps to determine the next current command to be supplied to the D/A converter 54 and thence to the power amp 24 to control the further motions of the motor 22. In a preferred embodiment, a Zilog Z80B microprocessor was chosen because it has enough speed to complete the required program steps safely within less than 1 tachometer period. Its internal registers are sufficient to implement the design without use of external RAM which satisfies the goal of the invention of simplicity. A single 2K by 8-byte ROM 32 is used to store both the program instructions and certain look-up tables discussed in detail below. The rewind command is supplied to the Z80B through a rewind command register 64. Also supplied as an output of the Z80B is a "NMI enable" signal, which is stored in an output port register 66 and gates the NMI input of the Z80B. It is combined with the GO signal in an inverted-output AND gate to generate the NMI input. A test LED appearing on the card is lit as indicated at 68 as an aid in diagnostics.

As discussed above, the capstan control arrangement of the invention was originally designed to be incorporated within the pre-existing drive which is the subject matter of copending application Ser. No. 123,729, filed Feb. 22, 1980. That particular drive, as do all drives, has certain mechanical components and tape path geometries which have resonant frequencies which can be excited by motor current profiles and program commands executed at the appropriate frequencies. For example, the motor used to drive the capstan has a torsional resonance at 4500 Hz, the vacuum columns have resonant frequencies of 35 and 55 Hz, and the tape stretched between the capstan and vacuum column has a resonance frequency between 1.2 and 1.6 KHz. Clearly it is desirable to control the capstan motor in such a way that all these resonances and the attendant physical instabilities are eliminated. Careful control by the microprocessor of the capstan motor, as will be discussed in detail below, allows all these resonances to be avoided, and smooth operation achieved. Similarly, the other objects of the invention, achieving 1 millisecond starts, that is, within the 0.075 inch start distance and settling within ANSI standards for velocity within about 1.2 milliseconds, are achieved with this design. Microprocessor use also permits better velocity control and simpler design, yielding a lower chip count and reduced hardware costs.

FIGS. 3 through 8 show current and velocity profiles for several of the more usual operations undergone by the system according to the invention. FIGS. 3 and 4 show current and velocity profiles, respectively, for a normal start; FIGS. 5 and 6 show current and velocity profiles for a normal stop; and FIGS. 7 and 8 show current velocity profiles, respectively, for the worst case short stop situation in which the 1.2 KHz resonance mentioned above can be encountered if the appropriate steps are not taken.

FIG. 3 shows motor current during a conventional start operation from zero velocity and FIG. 4 shows the accompanying velocity profile. The current supplied is, as noted, divided into five phases. During phase 1, current is increased at a constant rate to a limit which is maintained during phase 2. The programmed current build up in phase 1 reduces the excitation of the motor's torsional resonance at 4500 Hz. Transition from phase 2 to phase 3, in which reduction of current begins, occurs

at approximately 60% of full speed. However, capstan speed is changing too fast, approximately a 15% change occurring per tach period, to accurately determine when 60% of full speed occurs. The solution chosen was to watch the tach period during phase 2 and, knowing that acceleration is proportional to current, compute the time remains until 60% of full speed is reached. When that time is reached, the timed ramp-down of phase 3 is initiated without having to wait for another whole tach period to be consumed. In a preferred embodiment, the computation of time remaining is actually done by table look-up. In phase 4, the velocity is high enough to use simple proportional control with current proportional to velocity error. That is to say, full design velocity would be compared with that in the two actual velocity registers 44 and 46. In this operation, the use of the microprocessor 30 provides another important advantage. Speed in this phase is still changing by as much as 10% per tach period making measured speed lag actual speed at sampling times. This effect is eliminated by using another look up table stored in ROM 32 to contain the current values modified by the known sampling lag.

Integral action is added to proportional action during phase 5 when the capstan is at nearly full speed. Two integrators are used, both implemented by registers within the processor 30. The first integrator starts with zero initial condition at the beginning of phase 5 and responds fast enough to correct for the varying tape tension load imposed by the two vacuum columns 12 and 14 (in FIG. 1) whose resonant frequencies are 35 to 55 Hz. Whenever the "GO" command to the tape drive is dropped and the motor stops, the contents of the first integrator register are used to increment the second by a fixed amount. The second integrator has a slower response time than the first, but is not reset when "GO" is dropped. It is, therefore, capable of compensating for variations in drag, torque constant and analog circuit offsets. The switching and memory capabilities of the microprocessor 30 thus make the advantages of error integration possible, without the usual overshoot problems that one would expect with an analog integrator.

It will be observed by those skilled in the art that there is a relatively smooth transition between phases 4 and 5. This is done in order to eliminate the errors caused by shaft wind up between the motor and the tachometer disk as suggested in the prior art, for example, see U.S. Pat. No. 3,904,943 to Klang.

FIGS. 5 and 6 show, respectively, motor current and velocity versus time for a normal stop operation. When the "GO" command to the drive drops, the microprocessor initiates the "STOP" routine. The power amplifier which is in the current mode for the "START" and "RUN" operations is switched 70 to voltage mode 69 for "STOP". As will be observed, the motor stop current is increased to approximately 20 amps in the case of a particular motor chosen, which draws a like figure, typically 24 amps at 30 volts for a one millisecond start operation as described above. The current is gradually decreased during the "STOP" operation in the area marked Ramp 1, in a preferred embodiment beginning when the motor velocity is expected to have dropped to 44% of full speed. The higher initial current is used to insure that position overshoot is avoided. This wave shape minimizes shaft windup towards the end of a "STOP" operation when another "GO" command may occur. This situation will be discussed below in connection with FIGS. 7 and 8.

"Ramp 1" is continued until the motor has slowed to approximately 10% of full speed, as shown. This speed is maintained by a small positive current until the desired stop position, in the preferred embodiment 0.075 inches, is approached. At this point a stop pulse reduces the speed of the capstan to nearly zero. Thereafter, the "STOP LOCK" phase is entered. It will be appreciated that the two-phase tachometer described above measures position error with a resolution of 0.0014 inches. Use of the "STOP LOCK" algorithm resulting in the "STOP LOCK" current shape shown in FIG. 5 avoids the need for lead lag compensation as practiced by the prior art, by applying motor current correction for only a short pulse followed by dynamic braking until the next tach transition is sensed.

As was discussed above, the low rate of change of current in START is very effective in avoiding excitation of the 4.5 KHz torsional resonance of the motor/capstan combination. In the particular tape drive design shown in the copending application referred to and incorporated by reference above, another broader, less peaked resonance exists between 1.2 and 1.6 KHz, attributable to the stretch between capstan and vacuum column. This resonance can be excited, for example, if the "GO" signal is dropped for approximately 200 microseconds, causing "STOP" to begin, and "GO" is then reapplied. Without detection of and compensation for this sequence, the capstan control will respond with the usual Ramp 1 current increase upon "STOP", and will continue it into the positive current region as shown in the dashed line of FIG. 7. Since the resultant current profile required to return to full speed has a shape which has almost all its energy at 1.2 KHz, resonance would occur. However, up to 300 microseconds into the stop routine, the motor speed is still above 50% and can be recovered to 100% within the allotted time while using a slower rate of change of current and a reduced start current limit (for example, 14 amps instead of 24) resulting in the shape shown as Ramp 2. Accordingly, the microprocessor is programmed to detect the possibility of excitation of this resonance, and applies Ramp 2 when it does so.

FIG. 8 shows velocity as a function of time for the several possibilities shown. The solid line indicates the current profile which is followed when it is detected by the microprocessor that the possibility of excitation of the 1.2 KHz resonance exists and Ramp 2 is used instead. The several dotted lines are possible velocity profiles which can occur if Ramp 2 is not followed that is, if Ramp 1 is used. Those skilled in the art will recognize the problems inherent in the velocity fluctuations shown.

In the case when "GO" comes back up after 300 microseconds into the "STOP" operation and before Ramp 1 is completed, the speed has been reduced so that Ramp 2 can no longer be used. The microprocessor therefore simply delays responding to such commands until Ramp 1 has reached the near zero current value. This avoids putting too much energy into the system near the resonant frequency and makes up for any theoretical increase in access time by reducing settling time, i.e., the time required for the tape velocity to settle within the ANSI standards.

It will be appreciated that there has been described a microprocessor system which allows extremely low access times, that is, very fast start or stop operations, while simultaneously meeting ANSI velocity standards. Torsional vibrations are substantially reduced by adapt-

tively adjusting the motor current profile to avoid possible resonances, while use of the look-up tables in ROM to determine the particular current profile to be used at any given time allows versatility in the tape drive of the invention. In particular, it can easily be converted from 125 to 75 or 50 ips. The control circuitry is substantially simplified over that which had previously been used; further reductions would be made possible by large-scale integration. Use of the microprocessor also allows several automatic calibration routines and diagnostic aides, e.g. the test LED indication, and the automatic nulling of the D/A converter, to be built in to the extent that no manual adjustments are required in the commercial embodiment of the capstan servo control system of the invention.

Attached hereto is a document marked appendix A entitled, "Capstan Digital Servo System". This document will be recognized by those skilled in the art as a complete microcode version of the control programming of the capstan servo control of the invention. Those skilled in the art provided with this document and the above disclosure, including the control system schematic diagram of FIG. 2 would have no difficulty in implementing the invention.

It will be appreciated that there are additional modifications and improvements which can be made to the invention without departing from its essential spirit and scope which should therefore not be limited by the above disclosure, but only by the following claims.

20

25

30

35

40

45

50

55

60

65

LINE ADDR B1 B2 B3 B4

CAP125

12-JUN-81

Version A02

PAGE 1

TITLE 'CAP125
LIST X,A

12-JUN-81

Version A02

STC-153

APPENDIX A

1
2
3 0000
4 0000
5 0000
6 0000
7 0000
8 0000
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45 0000
46 0000
47 0000
48
49
50
51
52

CAPSTAN DIGITAL SERVOSYSTEM

SPEED: 125 IPS

* * * U P D A T E S * *

..increase backward starting current at GOINT8
..test HP bit for stopping current
..adjusted stop current's (because of bastard JP in 1950
..double sample of position in STOPLOCK
..integrator's reset in servo
..installed STOPLOCK routine from CAP75 PROGRAM
..repaired EXX's in stoplock
changed most JP's to JR to claim more room
removed HIGAIN code in stoplock
re-arranged IDLE and NULLSET
corrected VELOCITY x-fer to sequencer

GO

START CAPSTAN MOTION (NMI INTERRUPT)
1) START ROUTINES; NORMAL OR SHORT GO-DOWN
2) RAMP CURRENT TO 20 AMP IN 200 USEC; HOLD TO 65 IPS
3) RAMP DOWN TO 13 AMPS AND SWITCH TO LOOK-UP TABLES
4) RUN ROUTINE USES INTEGRATOR TO MAINTAIN VELOCITY

65

60

9

4,507,592

10

```

53      5) MOTOR UPDATES ARE SYNCHRONOUS WITH TACH LINES
54      :
55      :
56      STOP      STOP MOTION AND MAINTAIN STOP LOCK POSITION
57      1) VELOCITY PROGRAMMED DECELERATION TO 12 IPS
58      2) RUN AT 12 IPS TO IBG COUNT 125
59      3) STOP PULSE TO DECELERATE TO ZERO VELOCITY
60      4) ENTER STOP LOCK ROUTINE -- MAINTAIN IBG COUNT 125
61      :
62      :
63      READY     ENABLES STOP LOCK
64      :
65      :
66      REWIND     HIGH SPEED REVERSE MOTION
67      1) ADD REWIND REGISTER TO VELOCITY TARGET
68      2) IF REWIND REGISTER IS ZERO THEN MAINTAIN -125 IPS
69      3) VELOCITY INTERRUPT IS NOT USED
70      :
71      :
72      D/A OUTPUT NULL = 94 --- MAXIMUM CURRENT = +85/-85 = +8.3V/-8.3V
73      :
74      HP CARD     USE CURRENT FEEDBACK FOR RUN AND VOLTAGE FEEDBACK FOR STO
75      :
76      .....
77      .....
78      :
79      INPUT/OUTPUT MAP
80      :
81      .....
82      .....
83      :
84      I/O IS MEMORY MAPPED (NOTE: 1000H AND 9008H ARE EQUIVALENT ADDRESSES)
85      THERE IS NO RAM MEMORY -- SUBROUTINES ARE ILLEGAL
86      PROGRAM MEMORY IS 0 TO OFFF
87      ADDRESS BIT 12 HIGH: I/O ENABLED; ROM DISABLED
88      ADDRESS BITS 11 AND 12 HIGH: I/O AND ROM DISABLED
89      -----
90      :
91      :
92      :
93      POSTN: EQU 0
94      VMSB: EQU 1
95      VLSB: EQU 2
96      VSEQ: EQU 3
97      MOTR: EQU 4
98      CMD: EQU 5
99      CONT: EQU 6
100     REW: EQU 7
101     :
102     :
103     :
104     .....IBG COUNT REGISTER.....
105     :
106     :
107     POSITION: EQU 1000H IBG POSITION CNT REG SET IBG COUNTER
108     STOP

```

11

4,507,592

12

108		*		END OF GAP
109		*		
110		*****	VELOCITY REGISTER MOST SIGNIFICANT BYTE*****	
111		:		
112	1001	VELMSB: EQU 1001H	VELOCITY COUNT BITS 8,9,A,B	
113		*		
114	0005	SEL125: EQU 5	SELECT BIT FOR 125 IPS (ACTIVE LOW)	
115	0006	SEL75: EQU 6	SELECT BIT FOR 75 IPS (ACTIVE LOW)	
116	0007	SEL50: EQU 7	SELECT BIT FOR 50 IPS (ACTIVE LOW)	
117		:		
118		*****	VELOCITY REGISTER LEAST SIGNIFICANT BYTE*****	
119		:		
120	1002	VELOCITY EQU 1002H	VELOCITY CNT, NUMBER OF CLOCKS BETWEEN TACHS	
121		:	CLEARs INTERRUPT FLIP-FLOP) CLOCK= .226 NAN	
122		:		
123		:		
124		*****	VELOCITY OUTPUT REGISTER*****	
125		:		
126	1003	VELTEST: EQU 1003H	VELOCITY REGISTER FOR SEQUENCER 'A' BUS	
127		:		
128		:		
129		*****	D/A CONVERTER PRESET REGISTER*****	
130		:		
131	1004	MOTOR: EQU 1004H	OUTPUT TO D/A CONVERTER FOR CAPSTAN MOTOR	
132		:		
133		:		
134		*****	COMMAND REGISTER *****	
135		:		
136	1005	COMMAND: EQU 1005H	COMMANDS INPUT REGISTER	
137		:		
138	0000	POLARITY: EQU 0	POLARITY TEST BIT	
139	0001	PWRSafe: EQU 1	POWER SAFE LINE STATUS	
140	0002	IBGCNTR: EQU 2	IBG COUNT ENABLE (ACTIVE LOW)	
141	0003	HP: EQU 3	HP card present test	
142	0004	RWNO: EQU 4	REWIND SIGNAL FOR CAPSTAN (ACTIVE LOW)	
143	0005	READY: EQU 5	READY SIGNAL FOR CAPSTAN (ACTIVE LOW)	
144	0006	FORWARD: EQU 6	FORWARD MOTION COMMAND (ACTIVE LOW)	
145	0007	GO: EQU 7	GO COMMAND (ACTIVE LOW)	
146		:		
147		*****	CONTROL REGISTER *****	
148		:		
149	1006	CONTROL: EQU 1006H	CONTROL OUTPUTS	
150		:		
151	0000	NMIENBL: EQU 0	NMI ENABLE LINE	
152	0001	TESTLED: EQU 1	TEST LED OUTPUT	
153	0002	PARKED: EQU 2		
154		*		
155		*****	REWIND REGISTER *****	
156		:		
157	1007	REWIND: EQU 1007H	REWIND INPUT FROM SEQUENCER ('B' BUS)	
158		:		
159		:		
160	4200	CRTBUF: EQU 4200H	(CRT display for debugging)	
161	0B42	SHOWDE: EQU 0B42H		
162	0B77	SHOWBC: EQU 0B77H		

13

4,507,592

14

65

60

55

```

163 08BF
164
165
166
167
168
169
170 0000
171 0000
172 0000
173
174
175
176
177
178
179
180 0000
181 0000
182 0000
183
184
185
186
187
188
189
190 0000
191 0000
192
193
194
195
196
197 0000
198 0000
199 0000
200
201
202
203 005E
204 0058
205 004E
206 0055
207 000F
208 0007
209 0002
210 0003
211 0007
212 0070
213 0000
214 4000
215 0080
216

```

```

SHOWA:      EQU 08BFH
;
*****
*
*               REGISTER ASSIGNMENTS
*
*****

* REGISTER BANK 0  B FORWARD TRIM
*                  C REVERSE TRIM
*                  DE TIME DELAY COUNTER
*                  D DIRECTION FLAG FOR STOP (BIT 0)
*                  HL ADDRESS POINTER (START)/(STOP)
*                  H STOP LOCK NULL (STOP LOCK)
*                  L LAST POSITION (STOP LOCK)

* REGISTER BANK 1  B' TACH LINE COUNT
*                  C' TRIM IN USE
*                  DE' LOOKUP TABLE POINTER (ACC)
*                  D' ERROR INTEGRATOR (RUN)
*                  E' VELOCITY COUNT (RUN)
*                  HL' I/O POINTER
*                  A' TEMPORARY STORAGE

*
* IX INTERRUPT VECTOR
* IY SSTACK POINTER RESET CONSTANT
* I      O/A NULL      BITS 0, 1, 2
*         SET TO '1'   BITS 3, 4
*         NULL POLARITY BIT 7

*****  CONSTANTS
;
;
NULL:      EQU 94      MOTOR NOMINAL NULL COMMAND
NULLMIN:   EQU 86
MAXSTP:    EQU 4EH     MAXIMUM CURRENT COMMAND TO STOP
MAX:        EQU 85     MAXIMUM CURRENT COMMAND
MASK:       EQU 0FH    VELOCITY MSB MASK
BANK:       EQU 7      Z80 REGISTER BANK SELECT
LEDNMIOF:   EQU 2      LED OFF AND NMI DISABLED
NOLEDNMI:   EQU 3      LED OFF AND NMI ENABLED
NULLPOL:    EQU 7      NULL POLARITY
STOPDIST:   EQU 125    STOP DISTANCE
STOPDIR:    EQU 0      STOP DIRECTION FLAG
SSTACK:     EQU 4000H
INTEGR:     EQU 80H     servo integrator constant
;

```

15

4,507,592

16


```

271
272
273
274
275
276
277
278
279
280 0038 DD E9
281
282
283
284
285
286
287
288
289 003A ED 57
290 003C CB 7F
291 003E 20 08
292 0040 E8 07
293 0042 ED 44
294 0044 C6 5E
295 0046 18 04
296 0048 E6 07
297 004A C6 5E
298 004C
299 004C 32 04 10
300
301 004F
302 004F 3E 02
303 0051 32 06 10
304 0054 3A 05 10
305 0057 CB 7F
306 0059 CA 66 00
307 005C CB 6F
308 005E CA 48 03
309 0061 18 F1
310
312 0063
313
314
315
316
317
318
319
320
321
322 0068 3E 02
323 0068 32 06 10
324

```

```

*****
*
*          VELOCITY INTERRUPT
*      ON PHASE A TACH (IF INTERRUPTS ARE ENABLED)
*
*****
;
;          ORG    38H
;
;  VELINT:  JP      (IX)          VECTOR TO START/RUN ROUTINE (SPEED DEPENDEN
;
; *****
;
;          COMMAND IDLE LOOP
;
; *****
;
;  PREIDLE: LD      A,I           0: compute real_null for motor
;          BIT     NULLPOL,A
;          JR      NZ,PREID
;          AND     7H
;          NEG
;          ADD     A,NULL         add negative bias
;          JR      PREIDL
;  PREID:   AND     7H           add positive bias
;          ADD     A,NULL
;  PREIDL:  LD      (MOTOR),A
;
;  IDLE:
;          LD      A,2           0: disable NMI, reset park-bit
;          LD      (CONTROL),A  0:
;  IDLE1:   LD      A,(COMMAND)  0:
;          BIT     GO,A         0: TEST -GO
;          JP      Z,GOINT
;          BIT     READY,A      0: TEST -RDY
;          JP      Z,STOPLOCK
;          JR      IDLE1
;
; *****
;
;          GO INTERRUPT
;
*****
;
;          ORG    66H
;
;          ROUTINE MUST START AT ADDRESS 66H (NMI VECTOR)
;
;  GOINT:   LD      A,LEDNMIOF   ?; DISABLE NMI,RES CAPSTAN PARKED BIT
;          LD      (CONTROL),A  ?;
;

```

19

4,507,592

20


```

325 006B CB 7C
326 006D CA 71 00
327 0070 D9
328
329 0071 3E 00
330 0073 32 03 10
331
332
333 0076 21 01 10
334 0079 7E
335 007A 8E
336 007B 20 FC
337 007D E6 0F
338 007F 1E 55
339 0081 FE 02
340 0083 D2 F3 00
341 0086
342 0086 FE 01
343 0088 28 3F
344
345
346 008A 21 02 10
347 008D 7E
348 008E 8E
349 008F 20 F9
350 0091 5F
351
352 0092 3A 01 10
353 0095 E6 0F
354 0097 FE 00
355 0099 20 CB
356
357 009B 7B
358 009C FE 9B
359 009E DA 03 00
360
361 00A1 2E 05
362 00A3 CB 76
363 00A5 1E 34
364 00A7 C2 44 04
365
366 00AA FE 02
367 00AC 3B 0B
368 00AE 26 00
369 00B0 8F
370 00B1 C3 DE 00
371
372
373 00B4 7B
374 00B5 D9
375 00B6 4F
376 00B7 32 04 10
377 00BA 5F
378 00BB 16 07
379 00BD 21 01 90

```

```

      BIT BANK,H      ?; TEST REGISTER BANK SELECTION
      JP Z,GOINT1
      EXX              0; SELECT REGISTER BANK 0
;
GOINT1: LD A,0          0; SET VELOCITY COUNT TO SEQUENCER TO '00'
      LD (VELTEST),A
;
;
GOINT2A: LD HL,VELMSB   0; LOAD VELOCITY MSB INPUT
GOINT2: LD A,(HL)
      CP (HL)           0; VERIFY STABLE INPUT
      JR NZ,GOINT2
      AND MASK
      LD E,MAX           0; PRESET CURRENT LIMIT
      CP 2
      JP NC,ACC125       0; NORMAL STOP TIME
;
      CP 1               0; SHORT GO-DOWN
      JR Z,GOINT5
;
; ***** VELOCITY > 96 IPS
GOINT3: LD HL,VELOCITY  0; LOAD VELOCITY COUNT LSB
      LD A,(HL)          0;
      CP (HL)            0;
      JR NZ,GOINT3       0;
      LD E,A             0;
;
      LD A,(VELMSB)      0;
      AND MASK           0;
      CP 0               0;
      JR NZ,GOINT        0;BAD INPUT; TRY AGAIN
;
      LD A,E             0;
      CP 155             0;
      JP C,START         0;CAPSTAN RUN-AWAY
;
      LD L,CMD           0; Index HL to command reg
      BIT FORWARD,(HL)  0;
      LD E,NULL-(MAX/2)  set current limit for reverse
      JP NZ,ST125R       0;
;
      CP 210             0;
      JR C,NOSTOP        0;
      LD H,0             0;
      LD L,A             0;
      JP GOINT6          0;
;
      0;
      0;
;
;
NOSTOP: LD A,B          0;CAPSTAN SPEED ABOVE 110 IPS
      EXX                1;
      LD C,A             1;
      LD (MOTOR),A       1;
      LD E,A             1;
      LD D,HIGH.(TABLE2) 1;SET PAGE POINTER
      LD HL,09001H       1; INITIALIZE I/O POINTER TO VELOCITY INPUT

```

21

4,507,592

22

65

60

55

```

380 00C0 DD 21 E5 01
381 00C4 3A 02 10
382 00C7 FB
383 00C8 76
384
385
386
387 00C9 21 02 10
388 00CC 7E
389 00CD 8E
390 00CE 20 F9
391 00D0 5F
392
393 00D1 3A 01 10
394 00D4 E6 0F
395 00D6 FE 01
396 00D8 C2 88 00
397 00DB 26 01
398 00DD 88
399
400
401
402
403 00DE 29
404 00DF 29
405 00E0 29
406 00E1 3E A1
407 00E3 84
408 00E4 6F
409 00E5 26 07
410 00E7 5E
411 00E8 3A 05 10
412
413
414
415
416
417
418 00EB
419 00EB CB 77
420 00ED 28 04
421 00EF 3E 14
422 00F1 83
423 00F2 5F
425 00F3
426
427
428
429
430
431
432
433
434 00F3 3A 05 10

```

```

LD IX,ST125F3 1;
LD A,(VELOCITY) 1; CLEAR PENDING INTERRUPT
EI
HALT

;
;
***** VELOCITY GREATER THAN 48 IPS
GOINT5: LD HL,VELOCITY 0; INPUT VELOCITY COUNT LSB
LD A,(HL) 0;
CP (HL) 0;
JR NZ,GOINT5 0;
LD E,A 0;

;
LD A,(VELMSB) 0; VERIFY VELOCITY COUNT MSB IS STILL GOOD
AND MASK 0;
CP 1 0;
JP NZ,GOINT 0;BAD INPUT TRY AGAIN
LD H,1 0;
LD L,E 0;

;
;
***** LOOK-UP CURRENT LIMIT
GOINT6: ADD HL,HL 0; MULTIPLY BY 8
ADD HL,HL 0;
ADD HL,HL 0;
LD A,.LOW.(TABLE2) 0; COMPUTE LOOK-UP TABLE ADDRESS
ADD A,H
LD L,A
LD H,.HIGH.(TABLE2)
LD E,(HL) 0; LOOK-UP MAXIMUM ACCELERATE CURRENT
LD A,(COMMAND)

* * * * *
*
* THE NEXT TEST SHOULD BE "BIT HP"..BUT WAS CHANGED SO TOBE
* COMPATIBLE WITH THE V.A02 EPROM...WHICH IS IN ERROR!!!
*
* * * * *

BIT FORWARD,A test for HP card present
JR Z,ACC125
LD A,14H max that can be added (unless TABLE2 cha
ADD A,E
LD E,A

*****
*
* ACCELERATION CURRENT PROFILE
*
*****
;
***** RAMP UP +CURRENT
;
ACC125: LD A,(COMMAND) 0;

```

23

4,507,592

24

```

435 00F6 C8 77
436 00F8 20 10
437
438 00FA 3E 5E
439 00FC 83
440 00FD 5F
441 00FE 3E 68
442 0100 C6 03
443 0102 32 04 10
444 0105 88
445 0106 38 FB
446 0108 18 0E
447
448
449
450 010A 3E 5E
451 010C 93
452 010D 5F
453 010E 3E 54
454 0110 D6 03
455 0112 32 04 10
456 0115 88
457 0116 30 FB
458
459
460
461 0118 DD 21 24 01
462 011C 31 00 40
463 011F 3A 02 10
464 0122 FB
465 0123 76
466
467 0124 3A 01 10
468 0127 E6 0F
469 0129 FE 01
470 012B 28 15
471 012D FE 00
472 012F 28 3C
473 0131 3A 05 10
474 0134 CB 7F
475 0136 2C 08
476 0138 CB 77
477 013A CA 58 02
478 013D C3 5F 02
479 0140 FB
480 0141 76
481
482 0142 3A 02 10
483 0145 FE F0
484 0147 30 F7
485 0149 D8 60
486 014B 38 04
487 014D D6 08
488 014F 30 FC

```

```

      BIT FORWARD,A      0:FORWARD?
      JR NZ,ACC125R      0:NO!

!
      LD A,NULL          0:
ACC125N: ADD A,E          0:
      LD E,A             0:
      LD A,NULL+10        0:
ACC125A: ADD A,3          0:CURRENT RAMP
      LD (MOTOR),A
      CP E               0:TEST FOR MAXIMUM CURRENT
      JR C,ACC125A        0:
      JR ACC125B          0:
!
***** RAMP UP -CURRENT 0:
!
ACC125R: LD A,NULL        0:SUBTRACT CURRENT LIMIT FROM NULL
      SUB E               0:
      LD E,A             0:
      LD A,NULL-10        0:
ACC125S: SUB 3            0:CURRENT RAMP
      LD (MOTOR),A        0:
      CP E               0:TEST FOR MAXIMUM CURRENT
      JR NC,ACC125S       0:
!
!
***** HOLD CURRENT TILL VELOCITY = 85 IPS
ACC125B: LD IX,ACC125C    0:LOAD VELOCITY INTERRUPT ADDRESS
      LD SP,SSTACK        0: REFRESH SSTACK POINTER
      LD A,(VELOCITY)     0: CLEAR ANY PENDING INTERRUPT
      EI                  0:
      HALT                0:
!
ACC125C: LD A,(VELMSB)    0:LOOK FOR VELOCITY COUNT < 200H
      AND MASK            0:
      CP 1                0:
      JR Z,ACC125E        0:
      CP 0                0:
      JR Z,ACC125J        0:
      LD A,(COMMAND)      0:
      BIT GO,A            0:TEST GO FOR SHORT GO UP
      JR Z,ACC125D        0:
      BIT FORWARD,A
      JP Z,EXITGOR1
      JP EXITGOR1
ACC125D: EI
      HALT
!
ACC125E: LD A,(VELOCITY)  SYNC TO VELOCITY COUNT 180H
      CP 0F0H
      JR NC,ACC125D
      SUB 60H
      JR C,ACC125G
ACC125F: SUB 8            DELAY .59 USEC FOR EACH COUNT OF VELOCITY E
      JR NC,ACC125F       (4.8 USEC PER LOOP)

```

25

4,507,592

26

65

60

55

```

489
490
491 0151 3A 05 10
492
493 0154 CB 77
494 0156 C2 37 04
495 0159 CB 7F
496 015B C2 58 02
497
498 015E 7B
499 015F D6 04
500 0161 5F
501 0162 32 04 10
502 0165 00
503 0166 00
504 0167 FE AB
505 0169 30 F3
506 016B 18 0B
507
508
509 016D 3A 05 10
510 0170 CB 77
511 0172 C2 44 04
512
513
514
515
516 0175 7B
517 0176 D9
518 0177 4F
519
520 0178 D9
521 0179 7B
522 017A D9
523 017B D6 03
524 017D 32 04 10
525 0180 5F
526
527 0181 16 07
528 0183 21 01 90
529 0186 DD 21 97 01
530 018A 3A 02 10
531 018D FB
532
533 018E 7B
534 018F D6 01
535 0191 32 04 10
536 0194 5F
537 0195 18 F7
538
539
540
541
542 0197 7E
543 0198 E8 0F

```

```

;
***** RAMP DOWN CURRENT
ACC125G: LD A,(COMMAND)
;
ACCHIS: BIT FORWARD,A FORWARD MOTION?
JP NZ,ACC125T
BIT GO,A
JP NZ,EXITGOF1
;
ACC125H: LD A,E RAMP CURRENT DOWN
SUB 4
LD E,A
LD (MOTOR),A
NOP
NOP
CP 168 LOOK FOR RAMP END POINT
JR NC,ACC125H
JR ST125F
;
;
ACC125J: LD A,(COMMAND)
BIT FORWARD,A
JP NZ,ST125R
;
;
***** INITIALIZE REGISTER BANK 1 REGISTERS
;
ST125F1: LD A,B 0;SET FORWARD TRIM
EXX 1;
LD C,A 1;
;
EXX 0;
LD A,E 0; RAMP CURRENT DOWN
EXX 1;
SUB 3 1;
LD (MOTOR),A 1;
LD E,A 1;
;
LD D,.HIGH.(TABLE3) 1;SET PAGE POINTER
LD HL,09001H 1;INITIALIZE I/O POINTER TO VELOCITY INPUT
LD IX,ST125F1 1;
LD A,(VELOCITY) 1; CLEAR PENDING INTERRUPT
EI 1;
;
ST125FA: LD A,E 1;
SUB 1 1;WAIT FOR NEXT TACH LINE
LD (MOTOR),A 1;
LD E,A 1;
JR ST125FA 1;
;
;
***** USE LOOK-UP TABLES TO ACCELERATE TO 115 IPS (1/2 GAIN)
;
ST125F11: LD A,(HL) 1;LOAD VELOCITY COUNT MSB
AND MASK 1;

```

27

4,507,592

28

```

544 019A FE 00
545 019C CA C6 01
546 019F FE 01
547 01A1 C2 B4 01
548 01A4 2C
549 01A5 7E
550 01A6 CB 3F
551 01A8 CB 3F
552 01AA CB 3F
553 01AC C6 81
554 01AE 5F
555 01AF 1A
556 01B0 81
557 01B1 32 04 10
558 01B4 2E 01
559 01B6 31 00 40
560 01B9 3A 02 10
561 01BC 3A 05 10
562 01BF CB 7F
563 01C1 C2 57 02
564 01C4 FB
565 01C5 78
566
567
568 01C8 2C
569 01C7 7E
570 01C8 FE CD
571 01CA 38 19
572 01CC 2F
573 01CD 23
574 01CE 77
575 01CF 2F
576 01D0 CB 3F
577 01D2 5F
578 01D3 1A
579 01D4 81
580 01D5 2C
581 01D6 77
582
583 01D7 2C
584 01D8 7E
585 01D9 CB 7F
586 01DB C2 57 02
587
588 01DE 31 00 40
589 01E1 2E 01
590 01E3 FB
591 01E4 78
592
593 01E5 18 80
594 01E7 79
595 01E8 D8 BF
596 01EA 4F
597 01EB 2E 02

```

```

CP 0 1: VELOCITY > 96 IPS?
JP Z,ST125F2 1:
CP 1 1:
JP NZ,ST125F1A 1:
INC L 1: COMPUTE LOOK-UP TABLE ADDRESS
LD A,(HL) 1:
SRL A 1:
SRL A 1:
SRL A 1:
ADD A,LOW.(TABLE3) 1:
LD E,A 1:
LD A,(DE) 1: LOOK-UP DESIRED CURRENT
ADD A,C 1:
LD (MOTOR),A 1: OUTPUT CURRENT
L,1 1:
LD SP,SSTACK 1:
LD A,(VELOCITY) 1: CLEAR INTERRUPT FLIP-FLOP
LD A,(COMMAND) 1:
BIT GO,A
JP NZ,EXITGOF
EI
HALT

;
ST125F1A: LD L,1
LD SP,SSTACK
LD A,(VELOCITY)
LD A,(COMMAND)
BIT GO,A
JP NZ,EXITGOF
EI
HALT

;
ST125F2: INC L
LD A,(HL) 1: LOAD VELOCITY COUNT
CP 205 1: TEST FOR END OF LOOK-UP TABLE
JR C,ST125F3 1:
CPL 1: COMPLEMENT SPEED COUNT
INC HL 1: POINT TO VELOCITY OUTPUT REGISTER
LD (HL),A 1: OUTPUT VELOCITY COUNT TO SEQUENCER
CPL 1:
SRL A 1: DIVIDE BY 2
LD E,A 1: SET UP LOOK-UP TABLE ADDRESS
LD A,(DE) 1:
ADD A,C 1:
INC L 1: POINT TO MOTOR
LD (HL),A 1: OUTPUT CURRENT TO MOTOR
INC L 1:
LD A,(HL) 1: POINT TO COMMAND REGISTER
BIT GO,A 1: GO COMMAND?
JP NZ,EXITGOF 1: NO!
LD SP,SSTACK 1: REFRESH SSTACK POINTER
LD L,1
EI
HALT

;
ST125F3: LD D,INTEGR 1: INITIALIZE INTEGRATOR
LD A,C 1:
SUB 191 1: ADJUST OFFSET FOR 1 AMP RUNNING CURRENT
LD C,A 1:
LD L,2 1: POINT TO VELOCITY REGISTER

```

29

4,507,592

30

65

60

55

```

598 01ED UD 21 F1 01
599 01F1
600 01F1
601
602
603
604
605
606
607
608 01F1 7E
609 01F2 2F
610 01F3 2C
611 01F4 77
612 01F5 2F
613 01F6 5F
614 01F7 81
615 01F8 30 51
616 01FA 2C
617 01FB 77
618 01FC
619 01FC
620 01FC
621
622
623 01FC 2C
624 01FD 7E
625 01FE E6 C0
626 0200 20 2C
627
628 0202 31 00 40
629 0205 2E 02
630 0207
631 0207
632
633
634 0207 7B
635 0208 D8 C4
636 020A 38 12
637 020C 28 03
638
639 020E 14
640 020F 28 02
641 0211 FB
642 0212 78
643
644
645
646 0213
647 0213 18 80
648 0215 0C
649 0216 3E 80
650 0218 B9
651 0219 30 01

```

```

LD IX,RUN125F 1;SET FORWARD MOTION ROUTINE

*****
*
*          RUN 125 IPS FORWARD
*  NOTE:  Integrator set for 128 TACH
*          12 msec (0.7 Inch or 4K record)
*
*****

;
RUN125F1: LD A,(HL) 1;LOAD VELOCITY COUNT / CLEAR INTERRUPT FLI
CPL 1;COMPLEMENT SPEED COUNT
INC L 1;POINT TO VELOCITY OUTPUT REGISTER (VELTES)
LD (HL),A 1; OUT VELOCITY COUNT TO SEQUENCER
CPL
LD E,A 1;
ADD A,C 1;ADD TRIM
JR NC,ERROR 1;TEST FOR SPEED OUT OF LIMITS
INC L
LD (HL),A 1;OUTPUT ACCELERATE COMMAND

***** TEST COMMANDS (EVERY TACH LINE)
;
INC L 1;POINT TO COMMAND REGISTER
LD A,(HL) 1;LOAD COMMAND BITS
AND 0C0H 1;TEST FOR STOP OR REVERSE COMMANDS
JR NZ,EXIT125F 1;

;
LD SP,SSTACK RESET SSTACK POINTER
LD L,2 1;RESET I/O POINTER

***** TRIM INTEGRATION ROUTINE
;
LD A,E 1;TEST COUNT FOR ERROR
SUB 198
JR C,RUN125F2 1;NEGATIVE ERROR
JR Z,RUN125F0 1;ZERO ERROR

;
INC D 1;INCREMENT INTEGRATOR (CAPSTAN SLOW)
JR Z,RUN125F1 1;ADJUST TRIM IF COUNTER OVERFLOW

RUN125F0: EI
HALT

;
;
;
RUN125F1: LD D,INTEGR 1;reset Integrator
INC C 1; INCREMENT TRIM REGISTER
LD A,0B0H
CP C
JR NC,RUN125FA 1;TEST UPPER LIMIT OF TRIM

```

31

4,507,592

32

```

652 0218 4F
653 021C FB
654 021D 76
655
656 021E 15
657 021F 28 02
658 0221 FB
659 0222 76
660
661 0223
662 0223 16 80
663 0225 0D
664 0226 3E 70
665 0228 B9
666 0229 38 01
667 022B 4F
668 022C FB
669 022D 76
670
671
672
673
674 022E F3
675 022F 79
676 0230 C6 BF
677 0232 D9
678 0233 47
679
680 0234 3E 02
681 0236 32 06 10
682 0239 3A 05 10
683 023C CB 5F
684 023E 3E 10
685 0240 28 02
686 0242 D6 0A
687 0244
688 0244 32 04 10
689
690 0247 16 00
691 0249 18 18
692
693
694
695 0248 D9
696 024C 3A 01 10
697 024F E6 0F
698 0251 C2 66 00
699 0254 C3 03 00
701
702
703

```

```

LD C,A
RUN125FA: EI 1:
HALT 1:
;
RUN125F2: DEC D 1: DECREMENT INTEGRATOR (CAPSTAN FAST)
JR Z,RUN125F3 1:
EI 1:
HALT 1:
;
RUN125F3: LD D,INTEGR 1: reset integrator
DEC C 1: DECREMENT TRIM REGISTER
LD A,70H 1:
CP C 1:
JR C,RUN125F4 1: TEST LOWER TRIM LIMIT
LD C,A 1:
RUN125F4: EI 1:
HALT 1:
;
;
***** EXIT RUN ROUTINE
;
EXIT125F: DI
LD A,C 1:
ADD A,191 1: CONVERT TO D/A OFFSET (ADD VELOCITY TARG
EXX 0:
LD B,A 0: SAVE NEW D/A OFFSET FOR +125 IPS
;
LD A,2 0: DISABLE NMI, TURN LED OFF, RES. CAPS. PARKED
LD (CONTROL),A 0:
LD A,(COMMAND)
BIT HP,A test for HP card present
LD A,NULL-MAXSTP SET MAXIMUM DECELERATE CURRENT
JR Z,NOHP
SUB 10 increase stopping current for HP
NOHP: LD (MOTOR),A 0:
;
LD D,0 0: SET FOWARD STOP FLAG
JR STOP125 0:
;
;
***** OVERSPEED/UNDERSPEED FAULT
ERROR: EXX 1: SELECT REGISTER BANK 0
LD A,(VELMSB) 0:
AND MASK 0:
JP NZ,GOINT 0: UNDER SPEED EXIT
JP START 0: OVER SPEED EXIT

```

33

4,507,592

34

```

704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721 0257 D9
722 0258 3E 20
723 025A 16 00
724 025C 18 05
725
726 025E D9
727 025F 3E 9C
728 0261 16 01
729 0263 32 04 10
730
731
732
733 0268 1E 00
734 0268 FD 21 00 10
735
736 026C 1C
737 026D FD 7E 02
738 0270 2F
739 0271 FD 77 03
740 0274 FD CB 05 7E
741 0278 20 1D
742
743 027A CB 42
744 027C 20 5A
745
746 027E 7B
747 027F FE 04
748 0281 3E 38
749 0283 38 46
750
751 0285 7B
752 0286 FE 0F
753 0288 30 3F
754
755 028A 9E 22
756 028C C6 01
757 028E 32 04 10

```

```

*****
*****
*
*                               S T O P
*
*   |-----|
*   | NOTE: unless otherwise noted STOP routine |
*   | uses register bank-0                       |
*   |-----|
*
*****
:
:
***** MAINTAIN MAXIMUM DECELERATION TO 55 IPS
:
* EXITGO ENTRIES FROM A SHORT GO-UP TIME
:
EXITGOF: EXX                                0;
EXITGOF1: LD      A,NULL-(MAXSTP-16)
          LD      D,0
          JR      EXITGO
:
EXITGOR: EXX                                0;
EXITGOR1: LD      A,NULL+(MAXSTP-16)
          LD      D,1
EXITGO:   LD      (MOTOR),A
*
*****
STOP125:  LD      E,0          INITIALIZE COUNTER
          LD      IV,POSITION  Index to I/O ports
:
STOP125A: INC      E
          LD      A,(IV+VLSB)
          CPL
          LD      (IV+VSEQ),A  sent velocity to "A"-bus
          BIT     GO,(IV+CMD)  command to start capstan set?
          JR      NZ,STOP125B  NO!
:
          BIT     STOPDIR,D    EXIT VIA RAMP 1 IF REVERSE MOTION
          JR      NZ,RAMP1     (STOP DIRECTION FLAG IS BIT 0 OF 'D')
:
          LD      A,E          EXIT VIA RAMP 0 IF STOP < 100 USEC
          CP      4
          LD      A,NULL-35    SET START POINT FOR RAMP
          JR      C,RAMP00
:
          LD      A,E          EXIT VIA RAMP 0 IF STOP > 300 USEC
          CP      15
          JR      NC,RAMP0
:
RAMP2:    LD      A,NULL-60    EXIT VIA RAMP 2 IF STOP BETWEEN 100-300 USE
          ADD     A,1
          LD      (MOTOR),A

```

35

4,507,592

36


```

758 0291 FE 56
759 0293 38 F7
760 0295 18 AC
761
762 0297
763 0297 FD 7E 01
764 029A FD 8E 01
765 029D 20 F8
766 029F E6 0F
767 02A1 28 C9
768 02A3 FE 01
769 02A5 C2 E3 02
770
771
772
773
774
775
776
777
778 02A8 FD 38 03 00
779 02AC FD 7E 02
780 02AF FD 8E 02
781 02B2 20 F8
782
783
784 02B4 C6 80
785 02B6 30 02
786 02B8 3E FF
787
788 02BA
789 02BA FD CB 05 7E
790 02BE 28 05
791
792 02C0 C6 0E
793 02C2 00
794 02C3 30 F5
795
796 02C5 C6 42
797 02C7 20 0F
798
799
800
801
802 02C9 3E 18
803 02CB C6 03
804 02CD 32 04 10
805 02D0 FE 56
806 02D2 00
807 02D3 00
808 02D4 38 F5
809 02D6 18 08
810
811 02D8 3E A4
812 02DA D6 03

```

```

CP NULL-B
JR C,RAMP2
JR STOP125F
;
STOP125B:
LD A,(IY+VMSB)
CP (IY+VMSB) VERIFY INPUT
JR NZ,STOP125B
AND MASK
JR Z,STOP125A loop till velocity < 97lps (count <100h)
CP 1
JP NZ,STOP125F INVALID STOP
*
*****
*
* Entry for velocity < 97lps
* took about 500usec to deaccelerate
*
*****
*
STOP125C: LD (IY+VSEQ),0 set sequencer 'A'-bus =0
LD A,(IY+VLSB)
CP (IY+VLSB) VERIFY INPUT
JR NZ,STOP125C
;
*
ADD A,80H SET UP DELAY COUNT
JR NC,STOP125E ADD 128
LD A,0FFH NO DELAY
;
STOP125E:
BIT GO,(IY+CMD) GO COMMAND?
JR Z,RAMP YES!
;
ADD A,14 delay to approx 85lps
NOP
JR NC,STOP125E
;
RAMP: BIT STOPDIR,D STOP DIRECTION FLAG ON?
JR NZ,RAMP1
*
*****
*
* 200usec ramp
*
RAMP0: LD A,NULL-70 SET STARTING POINT FOR RAMP
RAMP00: ADD A,3
LD (MOTOR),A
CP NULL-B
NOP
NOP
JR C,RAMP00
JR STOP125F
;
RAMP1: LD A,NULL+70
RAMP11: SUB 3

```

37

4,507,592

38

65

60

55

```

813 02DC 32 04 10
814 02DF FE 66
815 02E1 30 F7
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832 02E3
833 02E3 FD 36 04 5E
834
835 02E7 FD 36 08 03
836 02EB FD C8 05 58
837 02EF C2 3A 00
838 02F2 18 4B
839 02F4 1E D0
840
841 02F8
842 02F6 FD 7E 00
843 02F9 FD 8E 00
844 02FC 20 F8
845
846 02FE 1C
847 02FF 28 47
848
849 0301 8A
850 0302 38 44
851 0304 57
852
853 0305 FE 7D
854 0307 38 ED
855
856
857
858
859
860 0309
861
862
863 0309 FD 7E 01
864 030C FD 8E 01
865 030F 20 F8
866 0311 E6 0F
867 0313 5F

```

```

LD (MOTOR),A
CP NULL+8
JR NC,RAMP11
;
*****
*
* if IBG enabled
*   set motor current = null
*   while (position count) < 125
*       if 1.2msec timeout
*           enter STOPLOCK
*       if position counter indicates a direction change
*           enter STOPLOCK
*   loop
*   then compute STOP_PULSE
*   then STOPLOCK
*   else goto IDLE
*
*****
STOP125F:
LD (IY+MOTR),NULL
*
*   ENABLE NMI,TURN LED OFF,RES CAPS.PARKED
LD (IY+CONT),NOLEDNMI
BIT IBGCNTR,(IY+CMD)
JP NZ,PREIDLE exit if IBG COUNTER disabled
LD D,75 START COUNT
LD E,0D0H set 1.2msec timer
;
STOP125H:
LD A,(IY+POSTN)
CP (IY+POSTN) VERIFY STABLE INPUT
JR NZ,STOP125H
;
INC E TEST TIME LIMIT
JR Z,STOPLOCK
;
CP D TEST FOR direction change
JR C,STOPLOCK
LD D,A save 'last' position
;
CP 125 position = 125?
JR C,STOP125H WAIT LOOP
*****
*
* COMPUTE AND OUTPUT .7 MSEC STOP PULSE
*
*****
STOP125L:
* ASSEMBLE THE 5 MSB 0 VELOCITY COUNT
LD A,(IY+VMSB)
CP (IY+VMSB)
JR NZ,STOP125L
AND MASK
LD E,A

```

(EACH BIT = 128 COUNTS)

39

4,507,592

40

65

60

55

```

868 0314 FD 7E 02
869 0317 FD BE 02
870 031A 20 FB
871 031C 17
872 031D CB 13
873 031F 16 08
874 0321 3E B5
875 0323 83
876 0324 FE C4
877 0326 30 04
878 0328 6F
879 0329 26 07
880 032B 56
881 032C
882 032C FD CB 05 78
883 0330 7A
884 0331 28 09
885 0333 CB 3F
886 0335 CB 3A
887 0337 CB 3A
888 0339 82
889 033A ED 44
890 033C ED 44
891 033E C6 5E
892 0340 32 04 10
893
894 0343 3E A0
895 0345 3D
896 0348 20 FD
897
898
899
900
901
902
903
904
905
906
907
908 0348
909 0348 ED 57
910 034A CB 7F
911 034C 20 08
912 034E E6 07
913 0350 ED 44
914 0352 C6 5E
915 0354 13 04
916 0356 E8 07
917 0358 C8 5E
918 035A 32 04 10
919 035D 08
920
921 035E 3A 05 10

```

```

STOPL1: LD A,(IY+VLSB)
CP (IY+VLSB)
JR NZ,STOPL1
RLA MULTIPLY BY 2
RL E
LD D,B DEFAULT CURRENT
LD A,.LOW.(PULSETBL) COMPUTE LOOK-UP TABLE ADDRESS
ADD A,E
CP .LOW.(PULSETBL+15) TEST FOR END OF TABLE
JR NC,STOP125M
LD L,A
LD H,.HIGH.(PULSETBL)
LD D,(HL) LOOK-UP PULSE CURRENT

STOP125M: BIT FORWARD,(IY+CMD) FORWARD MOTION?
LD A,D
JR Z,STOP125N YES!
SRL A NO! USE 3/4 GAIN FOR REVERSE STOP
SRL D
SRL D
ADD A,D
NEG

STOP125N: NEG
ADD A,NULL
LD (MOTOR),A OUTPUT CURRENT TO MOTOR

;
LD A,180
STOP125P: DEC A TIME OUT (.7 MSEC)
JR NZ,STOP125P

;
.....
* STOP-LOCK: MAINTAINS IBG COUNT AT:125
*
.....
;
* COMPUTE real_null
;

STOPLOCK: LD A,I
BIT NULLPOL,A
JR NZ,SPLK0A
AND 7H
NEG
ADD A,NULL add negative bias
JR STOPLOCK

SPLK0A: AND 7H
ADD A,NULL add positive bias

STOPLOCK: LD (MOTOR),A
EX AF,AF' save real_null

;
LD A,(COMMAND)

```

41

4,507,592

42

```

922 0361 E6 24
923 0363 C2 4F 00
924 0368 3E 07
925
926 0368 32 06 10
927
928 0368 CB 7C
929 036D 28 01
930 036F 09
931
932
933 0370
934 0370 08
935 0371 67
936
937 0372 2E 7D
938
939
940
941
942
943
944
945
946
947
948
949 0374
950 0374 FD 21 00 10
951 0378 11 E8 03
952 0378 7C
953 037C 32 04 10
954 037F
955 037F FD 7E 00
956 0382 FD 8E 00
957 0385 20 F8
958 0387 FE 7D
959 0389 20 08
960
961
962 038B 18
963 038C 78
964 038D 82
965 038E C2 7F 03
966
967
968
969 0391
970 0391 FD 7E 00
971 0394 FD 8E 00
972 0397 20 F8
973 0399 FE 7D
974 039B 28 07
975 039D 30 39
976

```

```

AND 24H TEST FOR -READY AND IBG ENABLED
JP NZ, IDLE
LD A, 7 ENABLE NMI INPUT: TURN OFF TEST LAMP
SET CAPSTAN PARKED BIT
LD (CONTROL), A
;
BIT BANK, H REGISTER BANK ZERO?
JR Z, STP1 YES!
EXX NOISELECT REGISTER BANK 0
;
;
STP1:
EX AF, AF' restore real_null
LD H, A 'H'-reg = real_null
;
LD L, 7DH seed 'LAST POSITION' storage reg
;
;
;
*****
STOP LOCK POSITION SERVO
STOP-LOCK (TARGET = 7DH)
uses register bank-0
NOTE...no test of command lines during this
20msec timer!!
*****
;
STOPLCK:
LD IY, POSITION
LD OE, 1000 SET COUNTER (USED FOR PULSE, DELAY, VELOCIT
LD A, H NULL CURRENT TO MOTOR
LD (MOTOR), A
SPOS2:
LD A, (IY+POSTN)
CP (IY+POSTN)
JR NZ, SPOS2
CP STOPDIST does current position = target position
JR NZ, SPLK1H JUMP TO OUTPUT ROUTINE IF DIFFERENT
;
;
DEC DE AFTER 4000 TESTS RUN CURRENT OUTPUT
LD A, E
OR 0
JP NZ, SPOS2 complete 20msec delay
;
;
;
COMPUTE CORRECTION CURRENT
SPLK1H:
LD A, (IY+POSTN)
CP (IY+POSTN)
JR NZ, SPLK1H
CP STOPDIST determine which side of target position
JR Z, STOPLCK do another delay if position = 125
JR NC, PASTSTPH current position > target position (125)
;

```

43

4,507,592

44

65

60

55

```

977
978
979 039F 8D
980 03A0 6F
981 03A1 38 10
982 03A3 D6 7D
983 03A5 ED 44
984 03A7 FE 10
985 03A9 30 06
986 03AB
987 03AB 11 C5 07
988 03AE 83
989 03AF 5F
990 03B0 1A
991 03B1
992 03B1 18 0E
993
994 03B3 D6 7D
995 03B5 ED 44
996 03B7 FE 10
997 03B9 30 06
998 03BB
999 03BB 11 C5 07
1000 03BE 83
1001 03BF 5F
1002 03C0 1A
1003 03C1 FE 55
1004 03C3 38 02
1005 03C5 3E 55
1006 03C7 5F
1007 03C8 3A 05 10
1008 03C8 CB 77
1009 03CD 78
1010 03CE 28 02
1011 03D0 ED 44
1012 03D2 84
1013 03D3 32 04 10
1014 03D6 18 33
1015 03D8
1016 03D8
1017
1018
1019 03D8 8D
1020 03D9 6F
1021 03DA 30 0E
1022 03DC D6 7D
1023 03DE FE 10
1024 03E0 30 06
1025 03E2
1026 03E2 11 C5 07
1027 03E5 83
1028 03E6 5F
1029 03E7 1A
1030 03E8
1031 03E8 18 0C

```

```

;
;
;
CP L
LD L,A
JR C,SPLK3H
SUB STOPDIST
NEG
CP 16
JR NC,SPLK1H1
SPLK1H1A:
LD DE,STLCKTBL
ADD A,E
LD E,A
LD A,(DE)
SPLK1H1:
JR SPLK4H
;
SPLK3H:
SUB STOPDIST
NEG
CP 16
JR NC,SPLK4H
SPLK3H1A:
LD DE,STLCKTBL
ADD A,E
LD E,A
LD A,(DE)
SPLK4H:
CP MAX
JR C,SPLK5H
LD A,MAX
SPLK5H:
LD E,A
LD A,(COMMAND)
BIT FORWARD,A
LD A,E
JR Z,SPLK6H
NEG
SPLK6H:
ADD A,H
LD (MOTOR),A
JR SPLKTIME
***** PAST STOP POINT (POSITION > 125)
;
PASTSTPH:
CP L
LD L,A
JR NC,SPLK7H
SUB STOPDIST
CP 16
JR NC,PASTSTP1
PSTSTPIA:
LD DE,STLCKTBL
ADD A,E
LD E,A
LD A,(DE)
PASTSTP1:
JR SPLK8H
else current position < target position
COMPARE TO LAST POSITION
SAVE NEW POSITION
VELOCITY TOWARDS ZERO POSITION
POS COUNT DIFFERENCE =< 167
NOI
FETCH TABLE VALUE
TEST FOR CURRENT LIMIT
POINT TO COMMAND REGISTER
FORWARD MOTION?
YES!
NO!NEGATE ERROR FOR REVERSE COMMAND
ADD O/A OFFSET
MOTOR CURRENT = POSITION ERROR

```

45

4,507,592

46

```

1032
1033 03EA D6 7D
1034 03EC FE 10
1035 03EE 30 06
1036 03F0
1037 03F0 11 C5 07
1038 03F3 83
1039 03F4 5F
1040 03F5 1A
1041 03F8 FE 55
1042 03FB 38 02
1043 03FA 3E 55
1044 03FC 5F
1045 03FD 3A 05 10
1046 0400 CB 77
1047 0402 7B
1048 0403 20 02
1049 0405 ED 44
1050 0407 84
1051 0408 32 04 10
1052
1053
1054
1055
1056 040B 1E 14
1057
1058 040D 1D
1059 040E 28 1B
1060
1061 0410 3A 05 10
1062 0413 CB 7F
1063 0415 CA 66 00
1064 0418 E6 24
1065 041A C2 3A 00
1066
1067 041D
1068 041D FD 7E 00
1069 0420 FD 8E 00
1070 0423 20 FB
1071 0425 BD
1072 0426 00
1073 0427 00
1074 0428 00
1075
1076
1077 0429 1B E2
1078
1079
1080
1081 042B
1082 042B 7C
1083 042C 32 04 10
1084 042F 1E 80
1085 0431 1D
1086 0432 20 FD

```

```

:
SPLK7H: SUB STOPDIST
CP 16 POS COUNT DIFFERENCE =< 16?
JR NC,SPLK8H NOI

SPLK7H1A: LD DE,STLCKTBL
ADD A,E
LD E,A
LD A,(DE) FETCH TABLE VALUE
SPLK8H: CP MAX TEST FOR CURRENT LIMIT
JR C,SPLK9H
LD A,MAX
SPLK9H: LD E,A
LD A,(COMMAND)
BIT FORWARD,A FORWARD MOTION?
LD A,E
JR NZ,SPLKAH NOI
NEG
SPLKAH: ADD A,H
LD (MOTOR),A MOTOR CURRENT = POSITION ERROR

:
***** TIME OUT MAXIMUM CURRENT PULSE
* delay = aprox 650usec
:
SPLKTIME: LD E,14H PRESET DELAY COUNTER
:
SPLKTM1: DEC E
JR Z,STMDEAD

:
LD A,(COMMAND)
BIT GO,A GO COMMAND?
JP Z,GOINT YES!
AND 024H NOITEST RDY, 1BG
JP NZ,PREDILE

:
SPOS4 LD A,(IY+POSTN) has position changed
CP (IY+POSTN)
JR NZ,SPOS4
CP L
NOP
NOP
NOP
JP NZ,SPLK1H

:
JR SPLKTM1 LOOP UNTILL PULSE IS TIMMED OUT

*
* set 100 usec dead time between current pulses
* to give motor time to move and not over-correct
STMDEAD: LD A,H
LD (MOTOR),A
LD E,80H
XDELAY: DEC E
JR NZ,XDELAY

```

47

4,507,592

48

65

60

55

50

55

50

```

1142 0479 C2 5E 02
1143 047C FB
1144 047D 76
1145
1146
1147 047E 2C
1148 047F 7E
1149 0480 2F
1150 0481 23
1151 0482 77
1152 0483 2F
1153 0484 FE CD
1154 0486 DA A0 04
1155 0489 CB 3F
1156 048B 5F
1157 048C 1A
1158 048D ED 44
1159 048F 81
1160 0490 2C
1161 0491 77
1162
1163 0492 2C
1164 0493 7E
1165 0494 CB 7F
1166 0496 C2 5E 02
1167 0499 31 00 40
1168 049C 2E 01
1169 049E FB
1170 049F 76
1171
1172 04A0 16 80
1173 04A2 08 14
1174 04A4 2E 02
1175 04A6 DD 21 AC 04
1176 04AA FB
1177 04AB 76
1178
1179 04AC
1180
1181
1182
1183
1184
1185
1186 04AC 7E
1187 04AD FE 9B
1188 04AF DA 4B 02
1189 04B2 2F
1190 04B3 2C
1191 04B4 77
1192 04B5 2F
1193 04B6 5F
1194 04B7 D6 BF
1195 04B9 ED 44
1196 04BB 81
1197 04BC 2C

```

```

JP NZ,EXITGOR 1:
EI 1:
HALT 1:
;
;
ST125R2: INC L 1:
LD A,(HL) 1: LOAD VELOCITY COUNT
CPL 1: COMPLEMENT SPEED COUNT
INC HL 1:
LD (HL),A 1: OUTPUT VELOCITY COUNT TO SEQUENCER
CPL 1:
CP 205 1: IF END OF LOOK-UP TABLE
JP C,ST125R3 1:
SRL A 1: DIVIDE BY 2
LD E,A 1: SET UP LOOK-UP TABLE ADDRESS
LD A,(DE) 1:
NEG 1:
ADD A,C 1:
INC L 1:
LD (HL),A 1: OUTPUT CURRENT TO MOTOR
;
INC L 1: INPUT COMMAND
LD A,(HL) 1:
BIT GO,A 1: GO COMMAND?
JP NZ,EXITGOR 1: NO!
LD SP,SSTACK 1:
LD L,1 1:
EI 1:
HALT 1:
;
ST125R3: LD D,INTEGR 1: INITIALIZE INTEGRATOR
LD B,20 1:
LD L,2 1:
LD IX,RUN125R 1: SET FORWARD MOTION ROUTINE
EI 1:
HALT 1:
;
*****
* RUN 125 IPS REVERSE *
*****
;
RUN125R: LD A,(HL) 1: LOAD VELOCITY COUNT / CLEAR INTERRUPT FLI
CP 155 1:
JP C,ERROR 1:
CPL 1: COMPLEMENT SPEED COUNT
INC L 1:
LD (HL),A 1: OUTPUT VELOCITY COUNT TO SEQUENCER
CPL 1:
LD E,A 1:
SUB 191 1:
NEG 1:
ADD A,C 1: ADD TRIM
INC L 1:

```

51

4,507,592

52

1198	048D	77	LD	(HL),A	1: OUTPUT ACCELERATE COMMAND
1199	048E				
1200	048E				
1201	048E				
1202			*****	TEST COMMANDS (EVERY TACH LINE)	
1203			:		
1204	048E	2C	INC	L	
1205	048F	7E	LD	A,(HL)	1: LOAD COMMAND BITS
1206	04C0	EE 50	XOR	050H	1: TEST FOR FORWARD AND REWIND COMMANDS
1207	04C2	E6 C0	AND	0C0H	1: TEST FOR STOP COMMAND (NO REWIND)
1208	04C4	20 45	JR	NZ,EXIT125R	1:
1209			:		
1210	04C8	31 00 40	LD	SP,SSTACK	1: RESET SSTACK POINTER
1211	04C9	2E 02	LD	L,02	1: RESET I/O POINTER
1212	04C8				
1213	04C8				
1214			*****	TRIM INTEGRATION ROUTINE	
1215			:		
1216	04CB	10 0E	DJNZ	RUN125RC	1: UPDATE TRIM INTEGRATOR EVERY 3RD TACH LIN
1217	04CD	06 03	LD	B,3	1: RESET DELAY COUNTER
1218	04CF	7B	LD	A,E	1: TEST COUNT FOR ERROR
1219	04D0	D6 C4	SUB	196	1:
1220	04D2	38 25	JR	C,RUN125R2	1: NEGATIVE ERROR
1221	04D4	28 03	JR	Z,RUN125R0	1: ZERO ERROR
1222			:		
1223	04D6	15	DEC	D	1: INCREMENT INTEGRATOR (CAPSTAN SLOW)
1224	04D7	28 13	JR	Z,RUN125R1	1: ADJUST TRIM IF COUNTER OVERFLOW
1225	04D9	FB	RUN125R0:	EI	
1226	04DA	76		HALT	
1227			:		
1228	04DB	3A 07 10	RUN125RC:	LD A,(REWIND)	1: TEST FOR REWIND OFFSET
1229	04DE	FE 00	CP	0	
1230	04E0	28 F7	JR	Z,RUN125R0	
1231	04E2	FE FF	CP	0FFH	1: ACCEPT 'FF' SAME AS '00'
1232	04E4	28 F3	JR	Z,RUN125R0	1:
1233			:		1:
1234	04E6	DD 21 27 05	LD	1X,REWINDR	1: SET REWIND MODE
1235	04EA	FB	EI		1:
1236	04EB	76	HALT		1:
1237			:		1:
1238	04EC		RUN125R1:		
1239	04EC	16 80	LD	D,INTEGR	
1240	04EE	0D	DEC	C	1: INCREMENT TRIM REGISTER
1241	04EF	16 80	LD	D,080H	1: RESET INTEGRATION REGISTER
1242	04F1	3E 3E	LD	A,NULL-20H	1:
1243	04F3	89	CP	C	1:
1244	04F4	38 01	JR	C,RUN125RA	1: TEST UPPER LIMIT OF TRIM
1245	04F6	4F	LD	C,A	1:
1246	04F7	FB	RUN125RA:	EI	1:
1247	04F8	76		HALT	1:
1248			:		1:
1249	04F9	14	RUN125R2:	INC D	1: DECREMENT INTEGRATOR (CAPSTAN FAST)
1250	04FA	28 02	JR	Z,RUN125R3	1:
1251	04FC	FB	EI		1:

53

4,507,592

54

```

1252 04FD 76
1253
1254 04FE
1255 04FE 16 80
1256 0500 0C
1257 0501 16 80
1258 0503 3E 7E
1259 0505 B9
1260 0506 30 01
1261 0508 4F
1262 0509 FB
1263 050A 76
1264
1265
1266
1267
1268 0508 F3
1269 050C 79
1270 050D 09
1271 050E 4F
1272
1273 050F 3E 02
1274 0511 32 06 10
1275 0514 3A 05 10
1276 0517 CB 5F
1277 0519 3E AC
1278 0518 28 02
1279 051D C6 0A
1280 051F
1281 051F 32 04 10
1282
1283 0522 16 01
1284 0524 C3 66 02
1286 0527
1287
1288
1289
1290
1291
1292
1293 0527
1294 0527
1295 0527
1296 0527 21 01 10
1297 052A 7E
1298 052B 8E
1299 052C 20 F9
1300 052E E6 0F
1301 0530 28 07
1302 0532 3E 3E
1303 0534 32 04 10
1304 0537 18 EE
1305
1306 0539 21 07 10
1307 053C 7E

```

```

                                HALT
1
RUN125R3:
                                LD    D,INTEGR
                                INC    C
                                ;:DECREMENT TRIM REGISTER      (TEST LIMIT)
                                LD    D,080H
                                ;: RESET INTEGRATION REGISTER
                                LD    A,NULL+20H
                                ;:
                                CP    C
                                ;:
                                JR    NC,RUN125R4
                                ;: TEST LOWER TRIM LIMIT
                                LD    C,A
                                ;:
RUN125R4: EI
                                HALT
                                ;:
;
;
;***** EXIT RUN ROUTINE
;
EXIT125R: DI
                                LD    A,C
                                ;: SAVE NEW FORWARD TRIM
                                EXX
                                ;:
                                LD    C,A
                                ;:
;
                                LD    A,2
                                ;: DISABLE NMI,RESET CAPSTAN PARKED
                                LD    (CONTROL),A
                                LD    A,(COMMAND)
                                BIT    HP,A
                                ;: test for HP card present
                                LD    A,NULL+MAXSTP
                                ;: SET MAXIMUM DECELERATE CURRENT
                                JR    Z,NOHP1
                                ;:
                                ADD    A,10
                                ;: increase for HP card
NOHP1:
                                LD    (MOTOR),A
;
                                LD    D,1
                                ;: SET REVERSE STOP FLAG
                                JP    STOP125

*****
*
*                               REWIND
*
*   NOTE: THIS ROUTINE USES REGISTER BANK-1
*
*****

REWINDR: LD    HL,VELMSB
                                ;: INPUT VELOCITY MSB
                                LD    A,(HL)
                                ;: VERIFY
                                CP    (HL)
                                JR    NZ,REWINDR
                                AND    MASK
                                ;: MASK SPEED SELECT BITS
                                JR    Z,REWIND2
                                LD    A,NULL-20H
                                ;: IF VELOCITY < 96 IPS MAINTAIN START CURRENT
                                LD    (MOTOR),A
                                JR    REWINDR
;
REWIND2: LD    HL,REWIND
                                ;: LOAD REWIND SPEED COMMAND
                                LD    A,(HL)

```

55

4,507,592

56


```

1364 0573 2C
1365 0574 CB 48
1366 0576 CA FA 05
1367 0579 3E 56
1368 057B 3C
1369 057C FE 88
1370 057E 28 7A
1371 0580 2E 04
1372 0582 77
1373 0583 2C
1374 0584 00
1375 0585 00
1376 0586 CB 48
1377 0588 20 F1
1378 058A 3D
1379 058B 47
1380 058C FE 5E
1381 058E 30 08
1382 0590 3E 5E
1383 0592 90
1384 0593 E6 07
1385 0595 F6 18
1386 0597 ED 47
1387 0599 18 08
1388
1389 059B D8 5E
1390 059D E6 07
1391 059F F6 9B
1392 05A1 ED 47
1393
1394 05A3 21 38 50
1395 05A6 11 02 00
1396 05A9 19
1397 05AA 30 FD
1398
1399 05AC 3E 02
1400 05AE 32 06 10
1401
1402 05B1 21 38 50
1403 05B4 11 01 00
1404 05B7 19
1405 05B8 30 FD
1406
1407
1408
1409
1410 05BA 3E 00
1411 05BC 32 06 10
1412
1413 05BF 3A 01 10
1414 05C2 E6 0F
1415 05C4 5F
1416
1417 05C5 3E 72

```

```

INC L
BIT POLARITY,(HL)
JP Z,LIGHTOFF error...if not positive
LD A,NULL-8 SET MINIMUM ADJUST VALUE
INCNULL: INC A real_null < 94
CP 102 INC. VALUE EQUAL TO MAXIMUM VALUE?
JR Z,LIGHTOFF ERROR exit
LD L,4 POINT TO MOTOR
LD (HL),A NEW VALUE INTO MOTOR
INC L POINT TO COMMAND REG
NOP
NOP
BIT POLARITY,(HL)
JR NZ,INCNULL
DEC A
LD B,A set B= real_null
CP NULL
JR NC,NULLPOS real_null >= nominal null
LD A,NULL
SUB 8
AND 7
OR 18H real_null < 94 ,NULL POLARITY=0
LD I,A INITIALIZE TRIM OFFSET REGISTER
JR LAMPTST

;
NULLPOS: SUB NULL
AND 7
OR 98H ..only save 3-bits for null-offset
LD I,A real_null > 94 , NULL POLARITY=1
NULL OFFSET INTO I REG.

;
LAMPTST: LD HL,-45000 DELAY 250 MSEC
LD DE,2
DELAY1: ADD HL,DE
JR NC,DELAY1

;
LD A,LEDNMIOF TURN OFF TEST LED; NMI DISABLED; PARKED BIT
LD (CONTROL),A

;
LD HL,-45000
LD DE,1
DELAY2: ADD HL,DE
JR NC,DELAY2

;
;
***** WAIT FOR FIRST TACH LINE (INITIALIZE VELOCITY COUNTER)
;
FIRSTTAC: LD A,0 DISABLE NMI,TURN LED ON RES CAPS.PARKED
LD (CONTROL),A

;
LD A,(VELMSB)
AND MASK
LD E,A

;
LD A,NULL+20 SET CURRENT TO OBTAIN FIRST TACH LINE

```

65

60

55

59

4,507,592

60

```

1418 05C7 32 04 10
1419
1420 05CA 3A 01 10
1421 05CD E6 0F
1422 05CF 8B
1423 05D0 CA CA 05
1424
1425 05D3 78
1426 05D4 32 04 10
1427
1428 05D7 48
1429
1430 05D8 21 01 10
1431 05D8 7E
1432 05DC E6 E0
1433 05DE FE C0
1434 05E0 C2 FA 05
1435 05E3 3E 03
1436 05E5 32 06 10
1437
1438 05E8 DD 21 03 00
1439 05EC 31 00 40
1440 05EF 26 00
1441 05F1 D9
1442 05F2 26 80
1443 05F4 D9
1444 05F5 ED 58
1445 05F7 C3 4F 00
1446
1447
1448 05FA 3E 02
1449 05FC 32 06 10
1450 05FF 06 03
1451 0601 21 48 77
1452 0604 11 02 00
1453 0607 19
1454 0608 D2 07 08
1455 0608 10 F4
1456 060D 3E 00
1457 060F 32 06 10
1458 0612 06 03
1459 0614 21 48 77
1460 0617 11 01 00
1461 061A 19
1462 061B D2 1A 08
1463 061E 10 F4
1464 0620 C3 03 00
1465 0623
1466
1468 0623
1469 0623

```

```

LD (MOTOR),A
;
FT1: LD A,(VELMSB) WAIT FOR EPO RELAY TO CLOSE
AND MASK
CP E
JP Z,FT1
;
LD A,B load (real_null) to motor
LD (MOTOR),A
*
LD C,B set forward and reverse RUN current's reverse
;
LD HL,VELMSB LOAD VELOCITY MSB INPUT
LD A,(HL)
AND 0E0H only look at speed select bits
CP 0C0H TEST 125IPS SELECT
JP NZ,LIGHTOFF NO wrong speed setting...>>> ABORT <<<
LD A,NOLEDNMI ENABLE NMI,TURN LED OFF,RES.CAPS.PARKED
LD (CONTROL),A
*
LD IX,START 0: Interrupts not enabled yet..but just in
LD SP,SSTACK 0: default value
LD H,00 0: SET BIT 7 LOW (REGISTER BANK 0)
EXX 1: SELECT REGISTER BANK 1
LD H,80H 1: SET BIT 7 HIGH (REGISTER BANK 1)
EXX
IM 1 0: SELECT REGISTER BANK 0
JP IDLE 0: SELECT INTERRUPT MODE 1
;
;
LIGHTOFF: LD A,LEDNMI0F DISABLE NMI,TURN LED OFF RES.CAPS.PARKED
LD (CONTROL),A
LD B,3 275 MSEC DELAY
OFFDLY: LD HL,-35000
LD DE,2
OFFDLY1: ADD HL,DE
JP NC,OFFDLY1
DJNZ OFFDLY
LD A,0
LD (CONTROL),A TURN LED ON,DISABLE NMI,RES.CAPS.PARKED
LD B,3 775 MSEC. DELAY
ONDLY: LD HL,-35000
LD DE,1
ONDLY1: ADD HL,DE
JP NC,ONDLY1
DJNZ ONDLY
JP START

```

61

4,507,592

62

```

1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482 0760 00
1483 0761 02
1484 0762 03
1485 0763 05
1486 0764 06
1487 0765 08
1488 0766 09
1489 0767 0B
1490 0768 0C
1491 0769 0E
1492 076A 0F
1493 076B 11
1494 076C 12
1495 076D 14
1496 076E 15
1497 076F 16
1498 0770 18
1499 0771 19
1500 0772 1B
1501 0773 1C
1502 0774 1E
1503 0775 1F
1504 0776 21
1505 0777 22
1506 0778 24
1507 0779 25
1508 077A 27
1509 077B 28
1510 077C 2A
1511 077D 2B
1512 077E 2D
1513 077F 2E
1514 0780 2F
1515 0781
1516 0781
1517 0781
1518
1519
1520
1521
1522 0781 30
1523 0782 33

```

```

*****
*
* LOOK-UP TABLES
*
*****
:
:
***** VELOCITY CONTROLLED RAMP
        DRG 760H          FOR COUNT OF 192: OFFSET = 192/2 = 96 = X'

```

	CURRENT	VELOCITY COUNT	VELOCITY (IPS)
TABLE1	DB 0	192	
	DB 2	194	
	DB 3	196	
	DB 5	198	
	DB 6	200	
	DB 8	202	
	DB 9	204	
	DB 11	206	
	DB 12	208	
	DB 14	210	
	DB 15	212	
	DB 17	214	
	DB 18	216	
	DB 20	218	
	DB 21	220	
	DB 22	222	
	DB 24	224	
	DB 25	226	
	DB 27	228	
	DB 28	230	
	DB 30	232	
	DB 31	234	
	DB 33	236	
	DB 34	238	
	DB 36	240	
	DB 37	242	
	DB 39	244	
	DB 40	246	
	DB 42	248	
	DB 43	250	
	DB 45	252	
	DB 46	254	
	DB 47	256	

```

***** VELOCITY CONTROLLED RAMP -- COUNT > 256
:
:
:
TABLE3
CURRENT          VELOCITY          VELOCITY
COUNT          COUNT          (IPS)
DB 48          100H
DB 51          108

```

63

4,507,592

64

65

60

55

65

60

55

50

1524 078J 36
1525 0784 39
1526 0785 3C
1527 0786 3F
1528 0787 42
1529 0788 45
1530 0789 48
1531 078A 48
1532 078B 4E
1533 078C 51
1534 078D 51
1535 078E 51
1536 078F 51
1537 0790 51
1538 0791 51
1539 0792 51
1540 0793 51
1541 0794 51
1542 0795 51
1543 0796 51
1544 0797 52
1545 0798 52
1546 0799 52
1547 079A 52
1548 079B 52
1549 079C 52
1550 079D 52
1551 079E 52
1552 079F 52
1553 07A0 52
1554 07A1
1555
1556
1557
1558
1559
1560 07A1 00
1561 07A2 00
1562 07A3 00
1563 07A4 00
1564 07A5 00
1565 07A6 00
1566 07A7 00
1567 07A8 28
1568 07A9 2C
1569 07AA 30
1570 07AB 34
1571 07AC 38
1572 07AD 3C
1573 07AE 40
1574 07AF 44
1575 07B0 48
1576 07B1 4E
1577 07B2 52

DB 54 110
DB 57 118
DB 60 120
DB 63 128
DB 66 130
DB 69 138
DB 72 140
DB 75 148
DB 78 150
DB 81 158
DB 81 160
DB 81 168
DB 81 170
DB 81 178
DB 81 180
DB 81 188
DB 81 190
DB 81 198
DB 81 1A0
DB 81 1A8
DB 82 1B0
DB 82 1B8
DB 82 1C0
DB 82 1C8
DB 82 1D0
DB 82 1D8
DB 82 1E0
DB 82 1E8
DB 82 1F0
DB 82 1F8

***** ACCELERATION CURRENT FOR SHORT GO-DOWN

TABLE2	DB	CURRENT	VELOCITY	VELOCITY
		MAX = 85	COUNT/32	(IPS)
	DB	0	0	-
	DB	0	1	768
	DB	0	2	368
	DB	0	3	258
	DB	0	4	189
	DB	0	5	153
	DB	0	6	127
	DB	40	7	110
	DB	44	8	96
	DB	48	9	85
	DB	52	10	77
	DB	56	11	70
	DB	60	12	64
	DB	64	13	59
	DB	68	14	55
	DB	72	15	51
	DB	78	16	48
	DB	82	17	45

65

4,507,592

66

CROSS REFERENCE

LABEL	VALUE	REFERENCE									
A0	0000	-241									
A30	0030	-267									
ACC125	00F3	340	420	-434							
ACC125A	0100	-442	445								
ACC125B	0118	446	-461								
ACC125C	0124	461	-467								
ACC125D	0140	475	-479	484							
ACC125E	0142	470	-482								
ACC125F	014D	-487	488								
ACC125G	0151	486	-491								
ACC125H	015E	-498	505								
ACC125J	016D	472	-509								
ACC125N	00FC	-439									
ACC125R	010A	436	-450								
ACC125S	0110	-454	457								
ACC125T	0437	494	-1098	1105							
ACCHIS	0154	-493									
BANK	0007	-208	325	928							
CMD	0005	-98	361	740	789	838	882				
COMMAND	1005	-136	304	411	434	473	491	509	561		
		682	921	1007	1045	1061	1140	1275	1323		
CONT	0008	-99	835								
CONTROL	1006	-149	251	303	323	681	926	1274	1361		
		1400	1411	1436	1449	1457					
CRIBUF	4200	-160									
DELAY1	05A9	-1396	1397								
DELAY2	05B7	-1404	1405								
ERROR	0248	615	-695	1188							
EXIT125F	022E	626	-674								
EXIT125R	050B	1208	-1268								
EXITGO	0263	724	-729								
EXITGOF	0257	563	586	-721							
EXITGOF1	025B	477	496	-722							
EXITGOR	025E	-726	1142	1166							
EXITGOR1	025F	478	-727								
FIRSTTAC	05BA	-1410									
FORWARD	0006	-144	362	419	435	476	493	510	882		
		1008	1046	1326							
FT1	05CA	-1420	1423								
GO	0007	-145	305	474	495	582	585	740	789		
		1062	1141	1165	1324						
GOINT	0068	306	-322	355	398	698	1063				
GOINT1	0071	326	-329								
GOINT2	0079	-334	338								
GOINT2A	0076	-333									
GOINT3	008A	-346	349								
GOINT5	00C9	343	-387	390							
GOINT6	00DE	370	-403								
HP	0003	-141	683	1276							
IBGCNTR	0002	-140	838								

69

4,507,592

70

65

60

55

50

65

60

55

50

45

IDLE	004F	-301	923	1445						
IDLE1	0054	-304	309							
INCNULL	0578	-1368	1377							
INTEGR	0080	-215	593	647	862	1172	1239	1255		
LAMPTST	05A3	1387	-1394							
LEDNMI0F	0002	-209	322	1399	1448					
LIGHTOFF	05FA	1366	1370	1434	-1448					
MASK	000F	-207	337	353	394	488	543	697	768	
		868	1135	1300	1414	1421				
MAX	0055	-208	338	363	1003	1005	1041	1043		
MAXSTP	004E	-205	684	722	727	1277				
MEMORY	0000	0								
MOTOR	1004	-131	299	376	443	455	501	524	535	
		557	688	729	757	804	813	892	918	
		953	1013	1051	1083	1101	1118	1128	1281	
		1303	1321	1362	1418	1428				
MOTR	0004	-97	833							
NARG	0000	0								
NMIENBL	0000	-151								
NOHP	0244	685	-687							
NOHP1	051F	1278	-1280							
NOLEDNMI	0003	-210	835	1435						
NOSTOP	00B4	367	-373							
NULL	005E	-203	294	297	383	438	441	450	453	
		684	722	727	748	755	758	802	805	
		811	814	833	891	914	917	1242	1258	
		1277	1302	1320	1363	1367	1380	1382	1389	
		1417								
NULLMIN	0058	-204								
NULLPOL	0007	-211	290	910						
NULLPOS	0598	1381	-1389							
NULLSET	0565	253	-1357							
OFFOLY	0601	-1451	1455							
OFFDLY1	0607	-1453	1454							
ONDLY	0614	-1459	1463							
ONDLY1	061A	-1461	1462							
PARKED	0002	-153								
PASTSTP1	03E8	1024	-1030							
PASTSTPH	03D8	975	-1019							
POLARITY	0000	-138	1365	1376						
POSITION	1000	-106	734	950						
POSTN	0000	-93	842	843	955	958	970	971	1088	
		1069								
PREID	0048	291	-298							
PREIDL	004C	295	-298							
PREIDLE	003A	-289	837	1085						
PSTSTP1A	03E2	-1025								
PULSETBL	07B5	874	878	879	-1587					
PWRSAFE	0001	-139								
RAMP	02C5	790	-798							
RAMP0.	02C9	753	-802							
RAMP00	02C8	749	-803	808						
RAMP1	02D8	744	797	-811						
RAMP11	02DA	-812	815							
RAMP2	028C	-756	759							

71

4,507,592

72

ST125F2	01C6	545	-568						
ST125F3	01E5	380	571	-593					
ST125FA	018E	-533	537						
ST125R	0444	364	511	-1110					
ST125R1	0468	1123	-1134						
ST125R2	047E	1137	-1147						
ST125R3	04A0	1154	-1172						
ST125RZ	045D	-1126	1130						
STACK	S 0000	0							
START	0003	-250	359	899	1438	1464			
STLCKTBL	07C5	987	999	1028	1037	-1611			
STMDEAD	0428	1059	-1081						
STOP125	0266	691	-733	1284					
STOP125A	026C	-738	767						
STOP125B	0297	741	-762	765					
STOP125C	02AC	-779	781						
STOP125E	028A	785	-788	794					
STOP125F	02E3	760	769	809	-832				
STOP125H	02F6	-841	844	854					
STOP125L	0309	-860	865						
STOP125M	032C	877	-881						
STOP125N	033C	884	-890						
STOP125P	0345	-895	896						
STOPDIR	0000	-213	743	798					
STOPDIST	007D	-212	958	973	982	994	1022	1033	
STOPLI	0314	-868	870						
STOPLCK	0374	-949	974	1087					
STOPLOCK	0348	308	847	850	-908				
STP1	0370	929	-933						
STPLOCK	035A	915	-918						
TABLE1	0760	1121	-1482						
TABLE2	07A1	378	408	409	-1560				
TABLE3	0781	527	553	-1522					
TESTLED	0001	-152							
VELINT	0038	-280							
VELMSB	1001	-112	333	352	393	487	698	1122	1298
		1413	1420	1430					
VELOCITY	1002	-120	346	381	387	483	482	530	560
		1124	1139	1311					
VELTEST	1003	-126	330	1360					
VERSION	07E0	-1620							
VLSB	0002	-95	737	779	780	888	869		
VMSB	0001	-94	763	764	863	864			
VSEQ	0003	-98	739	778					
XDELAY	0431	-1085	1088						

65

60

55

50

45

75

4,507,592

76

I claim:

1. A magnetic tape drive comprising:

first and second reels for the supply and take-up of tape;

a read/write head;

a capstan for moving said tape with respect to said read/write head;

a motor driving said capstan;

means for outputting feedback signals indicative of the actual velocity of the motor; and

means for control of said motor, said means for control of said motor comprising:

a microprocessor adapted to receive GO and STOP commands for control of said motor in addition to said feedback signals indicative of the actual velocity of said motor, and to generate responsive signals for control of said motor based on said feedback signals and said commands, said microprocessor examining its previous history upon receipt of a given GO or STOP command so as to determine which of a plurality of possible predetermined control signal sequences, each causing differing maximum rates of change of motor velocity shall be generated in response to said given GO or STOP command, whereby excitation of mechanical resonances in said system can be avoided.

2. The drive of claim 1 wherein said means for outputting feedback signals further comprises velocity and position decoder means for supplying said microprocessor with digital information relating to the position and velocity of said capstan at a given time.

3. The system of claim 2 wherein said digital output signals provided by said microprocessor are converted in digital-to-analog converter means to an analog signal used to control the motor driving said capstan.

4. The system of claim 1 wherein said microprocessor accesses read-only memory means for determination of proper output signal to be given upon receipt of given input commands.

5. In a magnetic tape drive of the type comprising a capstan and capstan motor for accelerating tape in the vicinity of a read/write head, and comprising microprocessor means for control of the motion of said capstan, the improvement which comprises:

said microprocessor comprising means for storing

previously received commands and for examining the last previous command upon receipt of a newly input GO or STOP command, and for determining the maximal rate of change of motor current which will avoid excitation of mechanical resonance in said system, and to output one of a plurality of predetermined sequences of control signals to said motor in response to said means for determining.

6. The system of claim 5 wherein velocity profiles corresponding to said predetermined possible courses of action are stored in read-only memory and said microprocessor accesses said read-only memory upon receipt of said input commands.

7. A magnetic tape drive comprising:

spindle and motor means for receiving first and second reels of tape and for rotation of the same;

a capstan for controlling the motion of the tape between said reels;

a capstan motor;

a read/write head for reading and writing data to and from said tape; and

control means for controlling the capstan motor, said control means comprising:

means for responding to GO and STOP commands;

means for supplying current to said capstan motor for control thereof;

means for storing signals representative of the present status of the tape drive; and

microprocessor means for generating a sequence of control signals for controlling said means for supplying current in response to one of said GO or STOP commands and in response to the present status of said tape drive, such that differing sequences of control signals are generated by said microprocessor in response to identical GO or STOP commands in dependence on the present status of said tape drive, and such that the maximum current supplied to said motor varies responsive to said differing sequences.

8. The system of claim 7 wherein said sequences of control signals are stored and are selected by said microprocessor responsive to said signal representing the present status of the drive.

* * * * *

50

55

60

65