

Technical Manual VMS 3200 SERIES







Technical Manual

VMS 3200 SERIES SEQUEL

PROPRIETARY INFORMATION

THE INFORMATION CONTAINED HEREIN IS PROPRIETARY TO AND CONSIDERED A TRADE SECRET OF MICRODATA CORPORATION AND SHALL NOT BE REPRODUCED IN WHOLE OR PART WITHOUT THE WRITTEN AUTHORIZATION OF MICRODATA.

© 1982 MICRODATA CORPORATION ALL RIGHTS RESERVED TM-TRADEMARK OF MICRODATA CORPORATION SPECIFICATION SUBJECT TO CHANGE WITHOUT NOTICE PRINTED IN THE U.S.A.

FOR INTERNAL USE ONLY

82 1158



Microdata Corporation

2361 McGaw Avenue, Irvine, California 92714 Telephone: 714/540-6730 Customer Service Training

TABLE OF CONTENTS

Section

1	GENERAL DESCRIPTION	
	Introduction	1-1
	Central Processing Unit	1-2
	Major Function of the Three CPU Boards	1-2
	ALU Board	1-2
	RNI Board	1-3
	Memory	1-4
	Diagnostic and Maintenance Processor	1-4
	DC Power System	1-5
	Cabinet and PCB Chassis	1-6
	Cabinet Dimensions	1-6
	Castors	1-7
	PCB Chassis	1-7
	Finich	1_7
	Magnetia Tape Drive Deer	1-7
	Magnetic Tape Drive Door	1-7
	Europeiator Control Paner	1-10
		1-10
	Bus Structure	1-11
	General Instructions Format	1-11
	Nameplate Identification	1-13
~		• •
2	PHYSICAL PLANNING AND INTERFACE REQUIREMENTS	2-1
		2-1
	Site Preparation	2-1
	Site Selection	2-1
	Location	2-3
	Environment Controls	2-4
	Temperature Controls	2-4
	Humidity Controls	2-4
	Dust Controls	2-6
	Smoking Hazards	2-7
	Data Terminal Locations	2-7
	Security	2-7
	Electrical Requirements	2-8
	Power Failure	2-9
	Electrical Noise	2-10
	Circuit Breakers	2-10
	Power Cable	2 - 10
	Grounding	2 - 10
	Bronaration and Site Layout	2 - 10 2 - 10
	Lighting Dequirements	2 - 10
	Cabling Requirements	2 - 11
		2-12
	Storage kequirements	2-12
	Telephone, Datalines and Modems	2-13
	Carpeting	2-13
	Environmental Control Equipment	2-13
	Fire Prevention	2-13

3 INSTALLATION AND OPERATION 3-1 Introduction 3-1 Unpacking 3-1 Visual Inspection 3-2 SEQUEL Control Panel 3-5 Switches 3-5 Four-Position Rotary Switch 3-5 Diagnostic Maintenance Processor 3-5 Diagnostic Maintenance Processor 3-6 Cables 3-6 Database 3-7 Powering System 3-14 Bootloading 3-14 Bootloading 3-14 Power Fail/Power Restart 3-16 SEQUEL Switch Settings 3-17 IOP Switch Configuration Instructions 3-20 Device Addressing Mode Selection 3-21 Bus Access and Interrupt Priority Selection 3-22 <td< th=""><th>Secti</th><th>Lon</th><th></th><th></th><th>Page</th></td<>	Secti	Lon			Page
Introduction3-1Unpacking3-1Visual Inspection3-2SEQUEL Control Panel3-5Switches3-5Four-Position Rotary Switch3-5Lights3-5Diagnostic Maintenance Processor3-6Cables3-7OurPosition and Slot Assignments3-7Installation and Checkout3-14Boctloading3-14Boctloading3-14Boctloading3-14Boctloading3-14Power Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-21A THEORY OF OPERATION4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4RNI Address Computation4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-9"X" Register4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13RNI and Memory Control Functions4-16Bus Control Operational Description4-17Bus Control Operational Description4-17B	3	INSTALLATION AND OPERATION	• •		. 3-1
Unpacking3-1Visual Inspection3-2SEQUEL Control Panel3-5Switches3-5Four-Position Rotary Switch3-5Lights3-5Diagnostic Maintenance Processor3-5DMP Command Menu3-6Cables3-7Powering System3-14Bootloading3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-21Characteristics4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4RNI Address Computation4-9Memory Registers4-9Memory Registers4-9Memory Registers4-9Nit ad ADC Syte Handling Capacity4-13Individual Byte Condition Testing4-13Individual Syte Condition Testing4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-13Bus and Memory Control Functions4-13REALITY Instruction Example4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-17Bus Control Operational Description4-17Bus Control Functio	. –	Introduction	• •		. 3-1
Visual Inspection3-2SEQUEL Control Panel3-5Switches3-5Switches3-5Four-Position Rotary Switch3-5Lights3-5Diagnostic Maintenance Processor3-5DMP Command Menu3-6Cables3-7Powering System3-10Installation and Checkout3-12Powering System3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21General Central Processing Unit4-1Characteristics4-1General Central Processing Unit4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4RNI Address Computation4-9Special Functions Board4-9Memory Registers4-9"X" Register4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13NI and ADC Byte Handling Capacity4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-14Sequest Resolution Unit4-17Bus Control Operational Description4-17Bus Control Operational D		Unpacking		•	. 3-1
SEQUEL Control Panel3-5Switches3-5Four-Position Rotary Switch3-5Lights3-5Diagnostic Maintenance Processor3-5DMP Command Menu3-6Cables3-8Backplane Zoning and Slot Assignments3-10Installation and Checkout3-12Powering System3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-21General Central Processing Unit4-1Chracteristics4-1General Central Processing Unit4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4RNI Address Computation4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-10Character Test4-10Character Test4-13Individual Byte Condition Testing4-13Individual Syte Condition Testing4-13Bus and Memory Control Functions4-13Bus and Memory Control Functions4-14REALITY Instruction Example4-13Bus Control Operational Description4-17Bus Control Operational Description <t< td=""><td></td><td>Visual Inspection</td><td>• •</td><td>•</td><td>. 3-2</td></t<>		Visual Inspection	• •	•	. 3-2
Switches3-5Four-Position Rotary Switch3-5Lights3-5Diagnostic Maintenance Processor3-5DMP Command Menu3-6Cables3-7Installation and Slot Assignments3-10Installation and Checkout3-12Powering System3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-16SEQUEL Switch Settings3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-21General Central Processing Unit4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-9Memory and Bus Control4-9Memory and Bus Control4-9Memory Registers4-9Memory Interface4-10Character Test4-10Character Test4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing<		SEQUEL Control Panel	• •	•	. 3-5
Four-Position Rotary Switch3-5Lights3-5Diagnostic Maintenance Processor3-5DMP Command Menu3-6Cables3-7Cables3-8Backplane Zoning and Slot Assignments3-10Installation and Checkout3-12Powering System3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-21Characteristics4-1General Central Processing Unit4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4RNI Address Computation4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-9"X" Register4-10SEQUEL Byte Handling Capacity4-10Character Test4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13Bus and Memory Control Functions4-13Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Control Operational Description <td< td=""><td></td><td>Switches</td><td>• •</td><td>•</td><td>. 3-5</td></td<>		Switches	• •	•	. 3-5
Lights3-5Diagnostic Maintenance Processor3-5DMP Command Menu3-6Cables3-8Backplane Zoning and Slot Assignments3-10Installation and Checkout3-12Powering System3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection.3-21Bus Access and Interrupt Priority Selection.3-21General Central Processing Unit4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-9Memory and Bus Control4-9Memory and Bus Control4-9Memory and Bus Control4-10CSQUEL Syte Handling Capacity4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-13Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Control Operational Description4-17		Four-Position Rotary Switch	• •		. 3-5
Diagnostic Maintenance Processor3-5DMP Command Menu3-6Cables3-6Cables3-1Installation and Slot Assignments3-10Installation and Checkout3-12Powering System3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-21Characteristics4-1Churduction4-1CPU Hardware4-1CPU Hardware4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Instruction Fetching and Decoding4-4Read Next Instruction Board4-9Special Functions Board4-9Memory and Bus Control4-9Memory and Bus Control4-9Nt Address Computation4-9Nt Register4-10Character Test4-10Character Test4-13Data Position Alignment4-13Individual Byte Condition Testing4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-14Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Control Operation		Lights	• •	•	. 3-5
DMP Command Menu3-6Cables3-6Cables3-10Installation and Checkout3-10Installation and Checkout3-12Powering System3-14Bootloading3-14Power Fall/Power Restart3-14Power Fall/Power Restart3-14Power Fall/Power Restart3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection.3-21Bus Access and Interrupt Priority Selection.3-21General Central Processing Unit4-1Characteristics4-1CPU Hardware4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Read Next Instructions Board4-9Memory and Bus Control4-9Memory and Bus Control4-9Memory Registers4-10Character Test4-10Character Test4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-13Bus and Memory Control Functions4-14Rescription4-13Individual Byte Resolution Testing4-13Real Individual Byte Resolution Testing4-13Rescription Alignment4-13Rescription Alignment4-13Rescription Alignment4-14 <t< td=""><td></td><td>Diagnostic Maintenance Processor</td><td>• •</td><td>• •</td><td>. 3-5</td></t<>		Diagnostic Maintenance Processor	• •	• •	. 3-5
Cables3-8Backplane Zoning and Slot Assignments3-10Installation and Checkout3-12Powering System3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-21General Central Processing Unit4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Read Next Instruction Board4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9Nctate Logic4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-16Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Request Resolution Unit4-17		DMP Command Menu	• •	•	. 3-6
Backplane Zoning and Slot Assignments3-10Installation and Checkout3-14Powering System3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-21General Central Processing Unit4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13RATE Test4-13RATE Test4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-13Bus and Memory Control Functions4-13Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Request Resolution Unit4-21Bus Resolution Unit4-21		Cables	• •	•	. 3-8
Installation and Checkout3-12Powering System3-14Bootloading3-14Bower Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-214 THEORY OF OPERATION4-1Introduction4-1General Central Processing Unit4-1CPU Hardware4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13Real Next Instruction Example4-10Sequel Byte Handling Capability4-13Bus and Memory Control Functions4-10Sequel Byte Handling Capability4-13Real Position Alignment4-13Real Instruction Example4-13Bus and Memory Control Functions4-14Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Request Resolution Unit4-17Bus Resolution Unit4-17		Backplane Zoning and Slot Assignments			. 3-10
Powering System3-14Bootloading3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-14Power Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-214 THEORY OF OPERATION4-1Introduction4-1General Central Processing Unit4-1Characteristics4-1CPU Hardware4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Instruction Fetching and Decoding4-4Read Next Instruction Board4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-16Bus Control Operational Description4-17Bus Control Operational Description4-17Bus Request Resolution Unit4-21		Installation and Checkout	• •	••	. 3-12
Bootloading3-14Power Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-214 THEORY OF OPERATION4-1Introduction4-1General Central Processing Unit4-1Characteristics4-1CPU Hardware4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Special Functions Board4-9Memory Registers4-9Notate Logic4-10Character Test4-10Character Test4-10SEQUEL Byte Handling Capacity4-10Memory Interface4-13Individual Byte Condition Testing4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-13Bus Control Operational Description4-17Bus Request Resolution Unit4-21		Powering System	•		. 3-14
Power Fail/Power Restart3-16SEQUEL Switch Settings3-17IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-21Bus Access and Interrupt Priority Selection3-214 THEORY OF OPERATION4-1Introduction4-1General Central Processing Unit4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Memory and Bus Control4-9Memory Registers4-9Memory Registers4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13REALITY Instruction Example4-13REALITY Instruction Example4-13Read Next Operational Description4-17Bus Control Operational Description4-17		Bootloading	•	•	. 3-14
SEQUEL Switch Settings		Power Fail/Power Restart	•	•	. 3-16
IOP Switch Configuration Instructions3-20Device Addressing Mode Selection3-21Bus Access and Interrupt Priority Selection3-214 THEORY OF OPERATION4-1Introduction4-1General Central Processing Unit4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Instruction Fetching and Decoding4-4Read Next Instruction Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13Real Try Instruction Example4-13Bus control Factions4-14Sus and Memory Control Functions4-17Bus control Operational Description4-17Bus Request Resolution Unit4-17		SEQUEL Switch Settings	•	•	. 3-17
Device Addressing Mode Selection		IOP Switch Configuration Instructions			. 3-20
Bus Access and Interrupt Priority Selection.3-214 THEORY OF OPERATION4-1Introduction4-1General Central Processing Unit4-1Characteristics4-1CPU Hardware4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Memory and Bus Control4-9Memory Registers4-9Memory Registers4-9Rotate Logic4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13Individual Byte Condition Testing4-13Bus and Memory Control Functions4-13Bus and Memory Control Functions4-13Bus Control Operational Description4-17Bus Request Resolution Unit4-17		Device Addressing Mode Selection			. 3-21
4 THEORY OF OPERATION4-1Introduction4-1General Central Processing Unit4-1Characteristics4-1CPU Hardware4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13Bus and Memory Control Functions4-16Bus Control Functional Description4-17Bus Request Resolution Unit4-21		Bus Access and Interrupt Priority Sel	ect	tion	. 3-21
4 THEORY OF OPERATION4-1Introduction4-1General Central Processing Unit4-1Characteristics4-1CPU Hardware4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9Notate Logic4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13Bus and Memory Control Functions4-13Bus Control Functional Description4-17Bus Request Resolution Unit4-17Burst Mode4-21					
Introduction4-1General Central Processing Unit4-1Characteristics4-1Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9Notate Logic4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13Bus and Memory Control Functions4-13Bus Control Functions4-13Read Next Instruction Example4-13Read Logic4-13Read Next Instruction Example4-13Read Next Instruction Instring4-14Read Next Instruction Example4-13Read Next Instruction Instring4-14Read Next Instruction Instring4-14Read Next Instruction Instring4-13Read Next Instruction Instring4-14Read Next Instruction Instring4-13Read Next Instruction Instring4-14Read Next Instruction Instring4-14Read Next Instruction Instring4-14Read Next Instruction Instring4-17Read Next Instruction Instring4-16Read Next Instruction Instring4-17Read Next Instruction Instring4-17Read Next Instruction Instri	4	THEORY OF OPERATION	•		. 4-1
General Central Processing Unit Characteristics	-	Introduction	•		. 4-1
Characteristics		General Central Processing Unit			
CPU Hardware		Characteristics	•		. 4-1
Major Functions of Three CPU Boards4-2Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-9Rotate Logic4-9Character Test4-10SEQUEL Byte Handling Capacity4-13Data Position Alignment4-13Individual Byte Condition Testing4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-17Bus Control Operational Description4-17Burst Mode4-17Burst Mode4-17		CPU Hardware	•		. 4-1
Arithmetic Logic Unit Board4-4Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-9Rotate Logic4-9Character Test4-10Character Test4-10SEQUEL Byte Handling Capacity4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13Bus and Memory Control Functions4-16Bus Control Functional Description4-17Bus Request Resolution Unit4-21		Major Functions of Three CPU Boards	•		. 4-2
Read Next Instruction Board4-4Instruction Fetching and Decoding4-4RNI Address Computation4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-9Rotate Logic4-9Character Test4-10Character Test4-10SEQUEL Byte Handling Capacity4-10Memory Interface4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13Bus and Memory Control Functions4-13Bus Control Functional Description4-17Bus Request Resolution Unit4-17Burst Mode4-21		Arithmetic Logic Unit Board	•		. 4-4
Instruction Fetching and Decoding 4-4 RNI Address Computation 4-9 Special Functions Board		Read Next Instruction Board	•		. 4-4
RNI Address Computation4-9Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-9Rotate Logic4-9Rotate Logic4-10Character Test4-10SEQUEL Byte Handling Capacity4-10Memory Interface4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13REALITY Instruction Example4-13Bus Control Functional Description4-17Bus Request Resolution Unit4-17Burst Mode4-21		Instruction Fetching and Decoding .	•		. 4-4
Special Functions Board4-9Memory and Bus Control4-9Memory Registers4-9"X" Register4-9"X" Register4-9Rotate Logic4-10Character Test4-10SEQUEL Byte Handling Capacity4-10Memory Interface4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-16Bus Control Functional Description4-17Bus Request Resolution Unit4-17Burst Mode4-21		RNI Address Computation	•		. 4-9
Memory and Bus Control4-9Memory Registers4-9"X" Register4-9Rotate Logic4-10Character Test4-10Character Test4-10SEQUEL Byte Handling Capacity4-10Memory Interface4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-16Bus Control Functional Description4-17Bus Request Resolution Unit4-17Burst Mode4-21		Special Functions Board	•		. 4-9
Memory Registers4-9"X" Register4-9Rotate Logic4-10Character Test4-10SEQUEL Byte Handling Capacity4-10Memory Interface4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-16Bus Control Functional Description4-17Bus Request Resolution Unit4-17Burst Mode4-21		Memory and Bus Control		• •	. 4-9
"X" Register		Memory Registers	•	• •	. 4-9
Rotate Logic4-10Character Test4-10SEQUEL Byte Handling Capacity4-10Memory Interface4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-16Bus Control Functional Description4-17Bus Request Resolution Unit4-17		"X" Register		• •	. 4-9
Character Test		Rotate Logic			. 4-10
SEQUEL Byte Handling Capacity4-10Memory Interface4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-16Bus Control Functional Description4-17Bus Request Resolution Unit4-17		Character Test			. 4-10
Memory Interface4-13Data Position Alignment4-13Individual Byte Condition Testing4-13RNI and ADC Byte Handling Capability4-13REALITY Instruction Example4-13Bus and Memory Control Functions4-16Bus Control Functional Description4-17Bus Request Resolution Unit4-17Burst Mode4-17		SEQUEL Byte Handling Capacity		•••	. 4-10
Data Position Alignment		Memory Interface			. 4-13
Individual Byte Condition Testing 4-13 RNI and ADC Byte Handling Capability 4-13 REALITY Instruction Example 4-13 Bus and Memory Control Functions 4-16 Bus Control Functional Description 4-17 Bus Control Operational Description		Data Position Alignment			. 4-13
RNI and ADC Byte Handling Capability 4-13 REALITY Instruction Example		Individual Byte Condition Testing			. 4-13
REALITY Instruction Example		RNI and ADC Byte Handling Capability	•		. 4-13
Bus and Memory Control Functions		REALITY Instruction Example			. 4-13
Bus Control Functional Description 4-17 Bus Control Operational Description 4-17 Bus Request Resolution Unit 4-17 Burst Mode		Bus and Memory Control Functions	•		. 4-16
Bus Control Operational Description 4-17 Bus Request Resolution Unit		Bus Control Functional Description			. 4-17
Bus Request Resolution Unit		Bus Control Operational Description	•	•••	. 4-17
Burst Mode		Bus Request Resolution Unit		· ·	4-17
		Burst Mode	•		. 4-21

<u> </u>		
Sect:	lon	Page
4	I/O Control Units	4 21
•	ALU	4-21
	Interrupt Control Unit	4-22
	Data Transfer Unit	4-22
	Memory Control Unit	4-22
	CPU Gated Clocks	4-29
	CPU Firmware Work	4-29
	General Instruction Format	4-29
	A Field (Bite $64-33$)	4-30
	B Field (Bits $32-22$)	4-30
	$\begin{array}{c} \text{Difference} \\ \text{Microsequencer Field} \\ \begin{array}{c} \text{Pite} \\ \text{21-0} \end{array} \end{array}$	4-32
	Simultaneous Use of A P and C Hields	4-32
	Firmware Tables	4-32
	Λ -Type Operations	4-33
		4-33
	ALO Operations	4-33
	Status Bytes	4-65
	ALU Operation Selection	4-66
	ALO INPUTS	4-66
	Internal ALU Inputs	4-67
	ALU Input Summary	4-67
	ALU Input Selection	4-68
	ALU Output	4-71
	Internal ALU Output Destinations	4-71
	External ALU Output Destinations	4-71
	ALU Output Destination Selection	4-71
	ALU Output Destination Selection Summary .	4-74
	Register File	4-75
	"Q" Register	4-76
	Rotate Operations	4-76
	Rotate Input Selection	4-81
	Rotate Operation Selection	4-83
	Rotate Output Selection	4-84
	Address Register File	4-87
	Base Address Selection (AR File Output).	4-91
	Displacement Selection	4-91
	Displacement Shifting	4-93
	Displacement Adder	4-96
	Address Flags	4 90
	B-Type Operations	4-102
	B-Type Operation Selection	4-103
	B-Type Shift Operations	4-103
	Memory Read/Write Operations	4-103
	Memory Write Byte Fnable	4-114
	Character Test Operations	4-110
	Multiply Operation	4-118
	Multiplication Heing Pooth's Nametha	4-121
	Multiply Implementation	4-121
	Divide Operation	4-124
		4-125

Section	Page
4 Divide Procedure	4-131
Hardware Divide Subroutine	4-132
Flags Control	4-133
	4-135
Microsequencer Operations	4-135
Firmware Proms and Firmware Addressing	4-135
Next Branch Address	4-140
Return Address Stack	4-141
Read Next Instruction (RNI) Function	4-141
Picoprocessor Sequencer and Control Store	4-141
Jump Operation	4-145
Vector Operation	4-145
Skip Operation	4-145
Memory Fetch and Instruction Register	
Control Logic	4-145
Memory Interface Control	4-146
Instruction Register Control	4-147
RNI Sequence Hold Control	4-147
Main Processor Interface Control	4-147
State Diagram	4-148
State O Initiate	4-149
State 1	4-149
State 2 MPAR2	4-149
State 3 MEM	4-150
State 4 PARI	4-150
State 5	4-150
State 6 PAR2	4-150
State 7 COMP	4-150
Main Processor Interaction	4-150
Main Flocesson interaction	4-150
Instruction Register	4-152
Oncode Registers	4-152
Register Used for Address Computation	4-154
Other Pegisters	4-154
PNI Control Store Information Format	4-155
MWAIT Bit 31 Memory Bit	4-155
INCR Bit 30 Increment RPAR	4-155
XWAIT Bit 29 Execution Wait	4-155
Done Bit 28 Processing Done	4-155
OPI Bits 27 26 25 24 Opcode REgister Load	4 <u>1</u> 55
UIA Bit 23 Upper/Lower Nibble Select	4-156
LPCD Bite 22 21 20 Load BX DSP and	, 4150
CC Pagisters	4-156
II. Rite 19, 18, 17 Load Literal or Label	,
Registers	. 4-156
LK Bit 16 Load KK	4-156
SFO Bits 15 14 Sequence Instruction	4-156

4 OPSEL Bits 13, 12, 11 Operand Select 4-156 LIT Bits 10, 9, 8, 7 Literal Field 4-157 Mask Bits 6, 5, 4, 3, Mask Field 4-157 Bits 2, 1 and 0 Not Used 4-157 Ist of SEQUEL Firmware Restrictions 4-157 5 MAINTENANCE	Section	Page
5 MAINTENANCE. 5-1 Preventive Maintenance 5-1 Cleaning Filters and Screens 5-1 Cleaning Electro-Magnetic Interference (EMI) Screens (EMI) Screens 5-2 Tool Requirements 5-2 Lamp Replacement Procedures 5-2 Power Supply Maintenance 5-4 6 PARTS LIST, ASSEMBLY DRAWINGS AND SCHEMATICS 6-1 Introduction 6-1 Arrems A-1 Troubleshooting A-1 Firmware Debugger Overview A-1 Firmware Instruction Execution A-1 Activitating the Firmware Debugger A-3 Initial Display A-4 Address Format A-5 Control Commands A-5 Display Information Commands A-1 Nitual Program Debugging A-11 System Information A-11 Buffer Management Tables A-11 Buffer Numbers A-12 Hash Address Table (HAT) A-13 Hash Link Table (HLT) A-14 Memory Map Layout A-15	4 OPSEL Bits 13, 12, 11 Operand Select LIT Bits 10, 9, 8, 7 Literal Field Mask Bits 6, 5, 4, 3, Mask Field Bits 2, 1 and 0 Not Used	4-156 4-157 4-157 4-157 4-157 4-157
<pre>(EMI) Screens</pre>	5 MAINTENANCE Preventive Maintenance Cleaning Filters and Screens Cleaning Electro-Magnetic Interference	5-1 5-1 5-1
<pre>Tool Requirements 5-2 Lamp Replacement Procedures 5-2 Power Supply Maintenance 5-4 6 PARTS LIST, ASSEMBLY DRAWINGS AND SCHEMATICS 6-1 Introduction 6-1 APPENDIX A A-1 Troubleshooting A-1 Troubleshooting A-1 Firmware Debugger Overview A-1 Firmware Instruction Execution A-1 Activitating the Firmware Debugger A-1 Activitating the Firmware Debugger A-4 Address Format A-4 Address Format A-5 Control Commands A-5 Display and Modify Memory Commands A-7 Display Information Commands A-7 Display Information Commands A-8 Cancelling Keystrokes and Erroneous Data A-11 System Information A-11 Buffer Management Tables A-12 Hash Address Table (HAT) A-13 Hash Link Table (HLT) A-14 Memory Map Layout A-15 Reserved Buffers A-15 Layout of Tables A-15</pre>	(EMI) Screens	5-2
Lamp Replacement Procedures 5-2 Power Supply Maintenance 5-4 6 PARTS LIST, ASSEMBLY DRAWINGS AND SCHEMATICS 6-1 Introduction 6-1 APPENDIX A 6-1 Troubleshooting 6-1 Troubleshooting 6-1 Antroubleshooting 6-1 Appendix A 6-1 Arroubleshooting 6-1 Troubleshooting 6-1 Troubleshooting 6-1 Antroubleshooting 6-1 Appendix A 6-1 Firmware Debugger Overview 6-1 Activitating the Firmware Debugger 6-1 Activitating the Firmware Debugger 6-3 Initial Display 6-4 Commands 6-4 Commands 6-5 Display and Modify Memory Commands 6-5 Display Information Commands 6-7 Display Information Commands 6-10 <tr< td=""><td>Tool Requirements</td><td>5-2</td></tr<>	Tool Requirements	5-2
Power Supply Maintenance 5-4 6 PARTS LIST, ASSEMBLY DRAWINGS AND SCHEMATICS 6-1 Introduction 6-1 APPENDIX A 6-1 Troubleshooting 6-1 Troubleshooting 6-1 Troubleshooting 6-1 APPENDIX A 6-1 Troubleshooting 6-1 Troubleshooting 6-1 Firmware Debugger Overview 6-1 A-1 7 Firmware Instruction Execution 6-1 Activitating the Firmware Debugger 6-3 Initial Display 6-4 Commands 6-4 Address Format 6-4 Address Format 6-5 Display and Modify Memory Commands 6-7 Display Information Commands 6-7 Display Information Commands 6-11 System Information 6-11 System Information 6-11 System Information 6-11 Buffer Numbers 6-12 Hash Address Table (HAT) 6-13 Hash Link Table (HLT) 6-14 Buffer Queue (BQ)	Lamp Replacement Procedures	5-2
6 PARTS LIST, ASSEMBLY DRAWINGS AND SCHEMATICS 6-1 APPENDIX A 6-1 APPENDIX A 6-1 Troubleshooting 6-1 Appended 6-1 Firmware Debugger Overview 6-1 Activitating the Firmware Debugger 6-1 Activitating the Firmware Debugger 6-3 Initial Display 6-4 Commands 6-4 Address Format 6-4 Address Format 6-5 Display and Modify Memory Commands 6-7 Display Information Commands 6-7 Virtual Program Debugging 6-11 System Information 6-11	Power Supply Maintenance	5-4
APPENDIX AA-1TroubleshootingA-1TermsA-1Firmware Debugger OverviewA-1Firmware Instruction ExecutionA-1Activitating the Firmware DebuggerA-3Initial DisplayA-4CommandsA-4Address FormatA-5Control CommandsA-7Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-11Buffer Management TablesA-11Buffer NumbersA-12Hash Address Table (HAT)A-13Hash Link Table (HLT)A-14Memory Map LayoutA-15Reserved BuffersA-15Layout of TablesA-15	6 PARTS LIST, ASSEMBLY DRAWINGS AND SCHEMATICS	6-1 6-1
APPENDIX AA-1TroubleshootingA-1TermsA-1Firmware Debugger OverviewA-1Firmware Instruction ExecutionA-1Activitating the Firmware DebuggerA-3Initial DisplayA-4CommandsA-4Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-11System InformationA-11Buffer Management TablesA-12Hash Address Table (HAT)A-13Hash Link Table (HLT)A-14Memory Map LayoutA-15Reserved BuffersA-15Layout of TablesA-15		• 1
TroubleshootingA-1TermsA-1Firmware Debugger OverviewA-1Firmware Instruction ExecutionA-1Activitating the Firmware DebuggerA-3Initial DisplayA-4CommandsA-4Address FormatA-4Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-11System InformationA-11Buffer Management TablesA-11Buffer NumbersA-12Hash Address Table (HAT)A-14Buffer Queue (BQ)A-14Memory Map LayoutA-15Reserved BuffersA-15Layout of TablesA-15	APPENDIX A	A-1
TermsA-1Firmware Debugger OverviewA-1Firmware Instruction ExecutionA-1Activitating the Firmware DebuggerA-3Initial DisplayA-4CommandsA-4Address FormatA-4Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-7Display Information CommandsA-10Virtual Program DebuggingA-11System InformationA-11Buffer Management TablesA-12Hash Address Table (HAT)A-13Hash Link Table (HLT)A-14Buffer Queue (BQ)A-15Reserved BuffersA-15Lavout of TablesA-15	Troubleshooting	A-1
Firmware Debugger OverviewA-1Firmware Instruction ExecutionA-1Activitating the Firmware DebuggerA-3Initial DisplayA-4CommandsA-4Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-11System InformationA-11Buffer Management TablesA-11Buffer NumbersA-12Hash Address Table (HAT)A-14Buffer Queue (BQ)A-14Memory Map LayoutA-15Reserved BuffersA-15Layout of TablesA-15	Terms	A-1
Firmware Instruction ExecutionA-1Activitating the Firmware DebuggerA-3Initial DisplayA-4CommandsA-4Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-11System InformationA-11Buffer Management TablesA-11Buffer NumbersA-12Hash Address Table (HAT)A-14Buffer Queue (BQ)A-14Memory Map LayoutA-15Reserved BuffersA-15Layout of TablesA-16	Firmware Debugger Overview	A-1
Activitating the Firmware DebuggerA-3Initial DisplayA-4CommandsA-4Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-10Virtual Program DebuggingA-11System InformationA-11Buffer Management TablesA-12Hash Address Table (HAT)A-13Hash Link Table (HLT)A-14Buffer Queue (BQ)A-15Reserved BuffersA-15Layout of TablesA-15	Firmware Instruction Execution	A-1
Initial DisplayA-4CommandsA-4Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-10Virtual Program DebuggingA-11System InformationA-11Buffer Management TablesA-12Hash Address Table (HAT)A-13Hash Link Table (HLT)A-14Buffer Queue (BQ)A-15Reserved BuffersA-15Layout of TablesA-15	Activitating the Firmware Debugger	A-3
CommandsA-4Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-10Virtual Program DebuggingA-11System InformationA-11Buffer Management TablesA-12Hash Address Table (HAT)A-13Hash Link Table (HLT)A-14Buffer Queue (BQ)A-14Memory Map LayoutA-15Reserved BuffersA-15Layout of TablesA-16	Initial Display	A-4
Address FormatA-5Control CommandsA-5Display and Modify Memory CommandsA-7Display Information CommandsA-8Cancelling Keystrokes and Erroneous DataA-10Virtual Program DebuggingA-11System InformationA-11Buffer Management TablesA-11Buffer NumbersA-12Hash Address Table (HAT)A-13Hash Link Table (HLT)A-14Buffer Queue (BQ)A-15Reserved BuffersA-15Reserved BuffersA-15	Commands	A-4
Control Commands	Address Format	A-5
Display and Modify Memory Commands	Control Commands	A-5
Display Information Commands	Display and Modify Memory Commands	Δ-7
Cancelling Keystrokes and Erroneous Data A-10 Virtual Program Debugging A-11 System Information A-11 Buffer Management Tables A-11 Buffer Numbers A-11 Hash Address Table (HAT) A-12 Hash Address Table (HAT) A-13 Hash Link Table (HLT) A-14 Buffer Queue (BQ) A-14 Memory Map Layout A-15 Reserved Buffers A-15	Display Information Commands	A-8
Virtual Program DebuggingA-11System InformationA-11Buffer Management TablesA-11Buffer NumbersA-11Buffer NumbersA-12Hash Address Table (HAT)A-13Hash Link Table (HLT)A-14Buffer Queue (BQ)A-14Memory Map LayoutA-15Reserved BuffersA-15Layout of TablesA-16	Cancelling Keystrokes and Erroneous Data	A-10
System Information	Virtual Program Debugging	A-11
Buffer Management Tables A-11 Buffer Numbers A-12 Hash Address Table (HAT) A-13 Hash Link Table (HLT) A-14 Buffer Queue (BQ) A-14 Memory Map Layout A-15 Reserved Buffers A-15	System Information	A-11
Buffer Numbers A-12 Hash Address Table (HAT) A-13 Hash Link Table (HLT) A-14 Buffer Queue (BQ) A-14 Memory Map Layout A-15 Reserved Buffers A-15 Layout A-16	Buffer Management Tables	A-11
Hash Address Table (HAT) A-13 Hash Link Table (HLT) A-14 Buffer Queue (BQ) A-14 Memory Map Layout A-15 Reserved Buffers A-15 Layout of Tables A-16	Buffer Numbers	A-12
Hash Link Table (HLT) A-14 Buffer Queue (BQ) A-14 Memory Map Layout A-15 Reserved Buffers A-15 Layout of Tables A-16	Hash Address Table (HAT)	A-13
Buffer Queue (BQ)	Hash Link Table (HLT)	A-14
Memory Map Layout	Buffer Queue (BO)	A-14
Reserved Buffers	Memory Map Layout	A-15
Layout of Tables	Reserved Buffers	A-15
	Layout of Tables	A-16

Secti	on TABLE OF CONTENTS (Cont'd)			Page
А	Common PIB Status Values	•	•	A-25
	Priority Queue	•	•	A-25
	Identifying the PIB	•	•	A-25
	What is Loaded by Bootload		•	A-26
	Initialization Done by the Configurator .		•	A-26
	Monitor			A-30
	Overview of Monitor's Logic			A-30
	Input/Output		Ĭ	A-32
	Mailbox Control Byte			A-33
	Terminal $I/0$	•		A-34
	Task Descriptors		Ţ	A-35
	Key Locations	•	•	A 35
	Tape and Printer I/O	•	•	X-25
	Mailboxes	•	•	N-20
	Tane and Drinter I/O Koy Logations	•	•	A-30
	Disc I/O	•	•	A-39
	Disc 1/0	•	•	A-39
	Disc Maliboxes	•	٠	A-40
	Disc I/O lask Descriptors	•	•	A-40
	Disc I/O key Locations	•	•	A-40
	Tigh of There	٠	•	A-43
	List of Traps	٠	•	A-43
		•	٠	A-44
	Voltages	٠	٠	A-44
	P.C. Board	٠	٠	A-44
	Device Address Conflicts	•	٠	A-44
	Newly Shipped Systems	•	٠	A-44
	Ribbon Cables	٠	٠	A-47
	System Grounds	•	•	A-47
	Terminal Connectors	•	٠	A-47
	Socketized ICs	٠	٠	A-47
	AC Power	٠	٠	A-47
	REFLEX Disc Drives	٠	٠	A-47
	Tape Drives	•	٠	A-47
	Expansion Cabinet	٠	•	A-47
	Cooling Fans	•	•	A-47
	Power Supply Margin Switches	•	•	A-48
	Foreplane Connectors	•	•	A-48
	Minimum Configuration	•	•	A-48
	IOP Device Address	•	•	A-48
	Controller Addresses	•	•	A-48
	IOP Bus Address and Bus Request Switches	•	•	A-49
	IOP Interrupt Address and Interrupt			
	Request Switches		•	A-49
	MTP Bus Address and Bus Request Switches			A-49
	MTP Interrupt Address and Interrupt	•	Ĵ	
	Request Switches		•	A-50
	Settings for Bus Addresses and Requests			A-50
	Settings for Interrupt Addresses and	•	•	
	Requests	-		A-50
	MTP Controller Number	•	•	A-50 A-51
		•	•	4-91

TABLE OF CONTENTS (Cont'd)

Sect	tion TABLE OF CONTENTS (Cont'd)	Pag			
A	Tape Drive Daisy Chain Switch	A-51			
	Ctrategy	A-51			
		A-JI			
	Looking at a PIB	A-52 A-52			
	Checking FIB Links (Filolity Queue)	A-52 A-52			
	Looking at Buffor Statug				
	LOOKING at Buller Status	A-54			
	Following the Buller Queue Links	A-54 A-55			
	Checking on Digg I/O	A-55			
	Examining a Digg Mailbox	A-55			
	Examining a Disc Malibox	A-55			
	Examining a Disc lask Descriptor chain	A-50			
	Manitor Built In Troublochooting Boutings	A-50			
	Monitor Built-In Houdreshooting Routines	A-50			
	System Performance and Operation Tools	A-57			
		A-57			
	Where verb	A-00			
	Brief Descriptions of Diagnostics	A-60			
	Diagnostics Selected Through the DMP	A-00			
	General Instruction Test (GIT)	A-01			
		A-01			
	Disc Formatter	A-01			
	DISC COntroller Diagnostic	A-01			
	ACLC Discretic	A-02			
	ACLC Diagnostic	A-02			
	Magnetic Tape/Printer Diagnostic	A-02			
	Memory Diagnostics	A-02			
	Resident Memory Diagnostic	A-03			
	Soltware Memory Diagnostic	A-03			
		A-03			
	All Drogoggog Output Dogdblogkod	A-03			
	Case History	A-04 A-64			
	Case History	A-04 A-64			
	All Terminals But Zero Input Poadblocked	A-04 A-64			
	Slooping DIPS	A-04 A-64			
	All Bla Contain Same FID	A-04 A-64			
	All Ris Contain Same Fib	A-04 A-65			
	When you Connot Enter the Firmure Debugger	A-0J			
	PO Linka Form a Link	A-05			
	By LINKS FORM & LINK	A-05 A-66			
	ACC II Code Chart	A-00 A-66			
	ASC II Code Chart	A-00			
	Sample Return Stacks	A-00			
	Monitor Built-In Troubleshooting Routines	A-0/ A_67			
	Recoluting Disc Start 1/0 Instruction	A-0/ A-67			
	Finalizing a DISC Buller	A-0/ A-67			
	Inability Disc 1/0 VerillCation	A-0/ A-60			
	Initializing a DISC Buller	A-00 A-60			
	Enabling Disc 1/0 verification • • • • • • • •	A-08			

Page

TABLE OF CONTENTS (Cont'd)

Sect	ion		Page
В	APPENDIX	Glossary of Mnemonic Terms	B - 1
С	APPENDIX	Site Layout Worksheet	C-1

ILLUSTRATIONS

Figure		Page
1-1 1-2	The Microdata Two-Bay SEQUEL™ Basic System CPU Block Diagram	1-1 1-3
1-3	Microcode Routines for Assembler Language	
1_4	Instructions	1-10
1-4	64-Bit instructions for instruction Register	
2-1	Beyond Namepiate	2 0
3_1	SEQUEL Cabinot in Protoctive Wrapping	2-8
3-2	SEQUEL Cabinet III Protective Wrapping	2-1 2-1
3_3	Beyond Cabinets with Extended Stabilizers	3-3
3-3	SEQUEL Control Danol	3-4
3-4		3-5
3-6		2 1 2
3-7	SEQUEL 1/0 Panel	2 14
3-8	DMP Switch Sottings	3 - 14 2 10
3-0	MI Switch Sottings	2 10
3-10	MCB Switch Settings	2-19
3-11	MAB Switch Settings	3-19
3-12	TOP Switch Setting DC ONLY Mode	3-20
3-13	IOP Switch Settings Mixed DC + ACLC	3-22
3-14	IOP Switch Settings, Mixed De l'Ache	3-23
3-15	MT/P Switch Settings, Ache ONDI	3-23
3-16	Second MT/P Board Switch Settings	3-24
3-17	MTU Formatter Jumpered Switch Settings	3-26
3-18	Disc Controller Switch Settings	3-27
3-19	ACLC Switch Settings	3-28
3-20	SEQUEL Backplane Voltages and Test Points	3-29
3-21	PRISM 4 Switch Options	3-30
3-22	PRISM 4 Switch Settings	3-31
3-23	PRISM 4 Switch Settings with Baud Rate Options .	3-32
3-24	REFLEX II Logic Interface Board Switches	3-33
4-1	SEQUEL CPU Block Diagram	4-2
4-2	CPU Basic Operational Structure	4-3
4-3	ALU Flow Diagram	4-5
4-3A	RNI Block Diagram	4-7
4-4	Basic Hardware Architecture Block Diagram	4-11
4-5	REALITY Opcode F Subtract and Branch	4-14
4-6	Bus and Memory Control Overview	4-19
4-7	Bus and Memory Control Blcok Diagram	4-21
4-8	Bus and Memory Control Block Diagram Elements .	4-23
4-9	Bus and Memory Control Block Diagram Elements .	4-24
4-10	Bus and Memory Control Blcok Diagram Elements .	4-25
4-11	CPU and Memory Timing Control Diagram	4-27
4-12	Start-Up and T-Hold Timing Diagram	4-30
4-13	The CPU Firmware Word	4-31
4-14	Composite Firmware Word	4-35
4-15	ALU Block Diagram	4-37

ILLUSTRATIONS (Cont'd)

Figure		Page
4-16	Microprocessor Slice Block Diagram	4-39
4-17	Microprocessor Detail	4-39
4-18	ALU Destination Control, FW61, FW60, FW59	4-41
4-19	Source Operand and ALU Function Matrix, FW58,	1-11
	FW5/, FW56	4-41
4-20	ALU Source Operand Control, FW58, FW57, FW50.	4-42
4-21	ALU Function Control, FW55, FW54, FW55	4-42
4-22	Examples of Use of Rotate	4-79
4-23	Address comp and Rotate Type A Fleid Functions .	4-81
4-24	Rotate and Sign Extend Diagram	4-86
4-25	Address Computation (Top Level)	4-89
4-26	Address Register File	4-05
4-27	Address Computation Block Diagram	4-97
4-28	ADC Flag Function	4-99
4-29	Address Comp BlockDiagram	4-100
4-30	ADC Flag Logic	4 - 102
4-31	CPU Firmware word: A Types ALU and Rotate	4-107
4-32	CPU Firmware Word: Address Comp and Memory K/W .	4-107
4-33	Character Test, Multiply, Divide, Flags Control	4-109
1-21	CDU Firmware Word. Shift and Microsequencer Type	4-111
4-34	Momory Write Control/Transfer Function	4-116
4-35	Bus Controller and Memory Word Control Interface	
4-30		4-116
4-37	Character Test Block Diagram	4-119
4-38	Multiply Block Diagram	4-122
4-39	Hardware Multiply Routine	4-125
4-40	Multiply/Divide Modification Logic	4-126
4-41	B Type Divide Command Overview	4-129
4-42	Hardware Divide Subroutine	4-132
4-43	Microsequencer Block Diagram	4-137
4-44	RNI Block Diagram	4-142
4-45	Control Store Word Breakdown	4-143
4-46	RNI Fetch and Control State Block Diagram	4-146
4-47	Read Next Instruction Timing	4-148
4-48	Read Next Instruction Sequence	4-149
4-49	Program Address Register	4-151
4-50	Read Next Instruction MAP ROM Organization	4-153
4-51	Read Next Instruction Parsing Flow Chart	4-158
5-1	Intake Air Blower Filter	5-1
5-2	Cleaning Procedure for EMI Screens	5-2
5-3	Tools to Replace Front Panel Lights	5-3
5-4	Procedure for Removing Panel Light Lens	5-3
5-5	Removing Bulb	5-4
5-6	Replacing Bulb	5-4
5-7	Power Supply Fuse Locations	5-4

TABLES

•

Table

Table			Page
1-1 1-2 1-3 2-1 2-2 2-3	Power System Environmental Requirements SEQUEL Features	• • • •	1-6 1-8 1-12 2-2 2-4 2-7
2-4	SEQUEL System Electrical Specifications	•	2-9
3-1	DMP Baud Rate Select	•	3-17
3-2	DMP PCI Mode Select	•	3-18
3-3	IOP Configurations	•	3-22
3-4	ACLC Baud Rate Select	•	3-29
3-5	Bus Priority Assignment	•	3-29
3-6	Interrupt Priority Assignment	•	3-30
3-7	IOP Switch Settings	•	3-30
3-8	MT/P Switch Settings	•	3-31
4-1	RNI Parsing Table for BDZ (Opcode F)	•	4-15
4-2	External Destination Control	٠	4-43
4-3	External Source Selection	•	4-44
4-4	ALU CONdition Codes Control	•	4-45
4-5	All Operation Coder	٠	4-45
4-8	ALU Operation codes	٠	4-46
4-7	ALD INPUt CONTROL Internal Destination	•	4-4/
4-8	Momory Address Peteronge (Petete Control)	•	4-48
4-10	The Word Length (Potate Control)	•	4-49
4-11	Potato Control	•	4-49
4-12	Base Address Sologtion	٠	4-50
4-13	Displacement Selection	•	4-50
4-14	Destination Control	•	4-51
4-15	A/R File Flag Bit Selected for Undate	•	4-51
4-16	A/R File Flags Control	•	4-52
4-17	Pre-Adder Control (ADC)	•	4-53
4-18	Shift Control (ADC)	•	4-53
4-19	Word Length Indicator Memory Command	•	4-54
4-20	Test Byte Enables Character Test	•	4-54
4-21	Variable Test Character Test		4-55
4-22	X Register Control (Multiply)		4-55
4-23	Divide Commands		4-56
4-24	Flags Control		4-57
4-25	Register Shift Controls		4-57
4-26	Register File Shift Controls	•	4-59
4-27	Branch Address Source Selection	•	4-61
4-28	Microsequencer Command Type	•	4-61
4-29	Table Branch Operations Harl	•	4-62
4-30	Address Computation A/R Flag Modification Table	•	4-63
4-31	Number of Bytes Rotate Truth	•	4-64
4-32	Multiplication Example Using Booth's Algorithm	•	4-123

TABLES (Cont'd)

Table				Page
4-33	CRCT Test with Zero/ = 1		•	4-131
4-34	Divide Algorithm Examples	•	•	4-134
6-1	SEQUEL Spare Parts	•	•	6-1
6-2	Unique Spares for First 40 SEQUEL Systems .	•	•	6-3
6-3	SEQUEL Drawings and Schematics	•	٠	6-3
A-1	Troubleshooting Terms and Definitions	•	•	A-2
A-2	Reserved Buffers	•	•	A-16
A-3	Layout of Mtables0	•	•	A-17
A-4	Layout of Mtablesl		•	A-19
A-5	Layout of Mtables2	•	•	A-20
A-6	Layout of PIB	•	•	A-21
A-7	Monitor Register Assignments	•	•	A-28
A-8	Monitor Entry Points		•	A-29
A-9	Mailbox Control Bytes	•	•	A-33
A-10	Task Descriptor	•	•	A-36
A-11	Key Locations	•	•	A-37
A-12	Disc I/O Task Descriptor's Format	•	•	A-41
A-13	Disc I/O Key Locations	•	•	A-42
A-14	Traps and Descriptions		•	A-45
A-15	Display Commands	•	•	A-53
A-16	ASCII Code Chart		•	A-69
A-17	Summary of Firmware Debugger Commands	• •	•	A-74
A-18	Commonly Used Frames	• •	•	A-75

Page

.

SECTION 1

GENERAL DESCRIPTION

INTRODUCTION

This section includes a general description of the Microdata SEQUEL™ System. The following major subsystems make up the system hardware for the SEQUEL:

- Cabinet with AC power distribution
- DC power supply and blower •
- Card cage with: Central processing unit (CPU) Diagnostic and maintenance processor (DMP) Memory Input/output (I/O system
- Disc subsystem
- Magnetic tape subsystem
- Printer subsystem
- Terminal subsystem



The Microdata Two-Bay SEQUEL™ Basic System Figure 1-1.

Central Processing Unit

The CPU is microprogrammable and is based on a bit slice architecture. It provides the following characteristics:

32 bit data path; CPU, I/O bus, memory

24 bit I/O memory address range (16 megabytes)

600 nanosecond memory cycle time

150 nanosecond microprogram cycle time

1-4 byte memory accesses in one cycle

64 bit main firmware word size

Hardware rotation capability

Character test function

There is a single, bi-directional bus for I/O and memory, which is synchronous to the CPU. Separate hardware exists for the arithmetic and logic functions, instruction fetching and decoding, data address computation, bus and memory control, the microsequencer, memory data and address interface, and data rotation and character testing.

The CPU is implemented on three printed circuit boards as shown in the block diagram, Figure 1-2. These boards are the arithmetic logic unit (ALU), the read next instruction (RNI), and the special function (SF). The three boards are tied together via the ALU source bus, and the ALU destination bus. Other interconnections include control lines, branch conditions, map branch, and firmware command bits. The main CPU clock, which synchronizes all boards, is generated on the memory control board.

Major Function of the Three CPU Boards

1. ALU Board

- 2901 ALU and carry look-ahead
- Carry and shift input select
- Condition code logic
- Loop counter
- Microsequencer

1-2

- Firmware command register
- Control clock logic

2. RNI Board

- Instruction fetch and parse picoprocessor
- Program address register
- Instruction registers
- Mapping ROMS (for FW branching)
- Address register files

3. Special Functions Board

- Bus and memory control
- Data Address registers
- Memory read/write data registers
- "X" register



Figure 1-2. CPU Block Diagram

The ALU board also has 16 flags that can be set and tested by the firmware. These flags assist in keeping track of status, modes, etc. There is also an eight bit loop counter that serves a dual purpose. It can be set to any value from 0 to 255 and then be tested by the firmware and automatically be incremented. This is used to facilitate firmware loops with minimum housekeeping time. The second purpose of the loop counter is to provide the firmware with the capability of setting up a programmable direct branching capability.

Memory

The memory is an all semiconductor memory with error detection and correction. It is organized and addressable on a 4-bit /byte basis and provides a single cycle 32 bit access at any byte boundary. It has a 32 bit data width with a 600 nanosecond cycle time. There is a one bit/byte error correction with optional two bit/byte error detection. The memory is byte addressable to the 16 megabyte address range. There are 256 bytes per board (16K X 1 RAM's) with a two megabyte maximum using 256K byte boards.

Input/Output (I/O) System

The I/O system is based on intelligent controllers functioning through a direct memory access (DMA) system. Direct processor/controller communication is reduced to a simple start and halt orders.

The I/O system is also based on single bus architecture with parity checking. It has 16 full DMA channels and up to 256 I/O devices. The interrupt system supports up to three processors and there is an independent I/O processor for disc and communication controllers.

Diagnostic and Maintenance Processor (DMP)

The DMP is a Z80 microprocessor computing system that provides the interface between the operator, the diagnostic terminal and the main CPU. The DMP contains a Z80 microprocessor, 16K x 8 ROM memory, 4K x 8 RAM memory, I/O interface to all peripherals (including the diagnostic terminal), and interface to the main CPU and memory.

The DMP will perform the following functions:

- Execute firmware that resides in the ROM.
- Use the RAM memory for temporary storage and for execution of loadable software.

- Communicate with the CPU and the I/O devices through the I/O bus.
- Transfer data to and from the main memory in the direct memory access mode.
- Provide a programmable timer that will interrupt the main CPU in programmed intervals of 0.5 to 1024 milliseconds.
- Provide a master reset and power fail/restart interrupt, vectored to location '0000' of the Z80 ROM memory.
- Provide a 10Hz (10 times per second) interrupt to the Z80.
- Enable/disable external interrupts.
- Provide the time of day to the main CPU in deciseconds.
- Provide a 24-hour interrupt to the main CPU at midnight of every day.
- Provide communication to the local and remote terminals.
- Provide communication to the SEQUEL control panel.

DC Power System

The power system provides an uninterruptable power supply to be used for the semiconductor memories in the computer system. It uses a battery to maintain the output voltages during short interruptions of the AC power source.

The input is +20 to 40 volts, DC. In the normal power up mode, the input is unregulated, capacitor filtered voltage derived through the AC line through the basic power supply bias transformer. During power outages, the output is supplied by an internal 18-volt battery. The battery will supply the memory standby mode for a minimum of 20 minutes. Transition to and from battery operation is automatic and will not produce any output transients. The battery is a sealed lead acid type.

Output voltages are as follows:

+5.0 VDC at 1.0 to 16.0 amperes +12.0 VDC at 0.1 to 5.0 amperes -5.0 VDC at 0 to 0.20 amperes

A minimum current of one ampere is required on the +5 VDC output and 0.1 ampere on the 12V output of the supply to maintain regulation. The supply will not be damaged by a "no load" condition of the +5 VDC output or 12V output. Under no load, the maximum output voltage will not exceed 6 and 14V respectively.

Environmental requirements for the power system are listed in Table 1-1.

TABLE 1-1

Ambient Temperature	
Operating	0°C to 50°C
Storage	-40°C to 70°C
Humidity	
Operating	5% to 90% non-condensing
Storage	5% to 95% non-condensing
Altitude	
Operating	12,000 feet
Storage and Shipping	40,000 feet

POWER SYSTEM ENVIRONMENTAL REQUIREMENTS

The power system unit is designed for 15-minute repair time in a field installation. This will be accomplished by using modular design concepts.

Cabinet and PCB Chassis

The standard cabinet is designed to house a PCB chassis for the CPU, memory and peripheral controllers, a basic DC power supply, two REFLEX® disc drives, and one reel-to-reel tape drive. Systems with more disc or tape drives or an expansion PCB chassis require additional cabinets of the same style. When installed, all cabinets are bolted together, forming an integral multi-bay cabinet.

1. Cabinet Dimensions

Dimensions for the standard cabinet are as follows:

Height, overall	58.50 in.
Width, overall	25.34 in.
Depth	36 in.

Panel Space47.25 in.Weight, Empty350 lb.

2. Castors

Four 3-1/2-inch diameter castors, each independently swiveled 360 degrees, are provided. In addition, four leveling feet are provided to meet the cabinet stability requirements of UL 478.

3. PCB Chassis

The PCB chassis provides mounting for twenty-one 13-inch x 17-inch printed circuit boards. The chassis is mounted at the top of the cabinet with all boards vertical. Forced air enters at the bottom of the chassis and is exhausted at the top of the chassis.

4. Finish

All external cabinet surfaces will be painted with textured polane T paint per Microdata Specification Z20016006, colors to be specified.

5. Magnetic Tape Drive Door

A smoke colored transparent Plexiglas door is provided over the magnetic tape drive to inhibit dust intrusion. A safety interlock will prevent the door from being opened while the drive is in operation.

6. Operator Control Panel

Control switches and status indicators for the CPU and magnetic tape drive are located on a horizontal panel immediately above the tape drive door.

Special features of the SEQUEL are condensed in Table 1-2. This summary highlights the major subsystems that make up the system hardware for the SEQUEL.

TABLE 1-2

SEQUEL FEATURES

32 bit super-mini 600 nanosecond memory with ECC Intelligent I/O system Remote and on-line diagnostics High efficiency switching-mode power supply Central Processing Unit (CPU) 32 bit data path 64 bit micro-instruction with simultaneous ALU control and branching 150 nanosecond micro-cycle 16 megabyte memory address range Calculation of operand addresses by RNI picoprocessor REALITY© oriented hardware flags Memory 32 bits wide Byte addressable • 600 nanosecond cycle Byte ECC 256K byte per board using 16K RAM's (1 megabyte with 64K RAM's) I/O System Single bus architecture 6.7 megabyte/second transfer rate Supports multiple CPUs Channel command protocol 16 DMA channels 254 I/O devices Multiple I/O processors I/O Processor Converts byte oriented devices to 32 bits Intelligent DMA multiplexer Maintains memory addresses for discs and terminals Supplies interrupts for multiple CPU's Handles channel command protocol for discs and terminals Provides full command chaining in disc controller 2901 based microprocessor

Table 2-1. SEQUEL Features (Continued)

Disc Controller Relieves software of disc address calculation Supports on-line diagnostics Improves data recovery procedures • Supports two REFLEX drives Z80 microprocessor based Asynchronous Communications Line Controller (ACLC) Supports on-line diagnostics Supports eight modem channels at 9600 baud Z80 microprocessor based Mag Tape and Printer Controller (MTP) Supports two tape drives and two line printers Provides full command chaining Supports on-line diagnostics Dual 2901 microprocessors (Two independent 8 bit machines) Diagnostic and Maintenance Processor (DMP) Provides board level fault analysis Supports remote and online diagnostics Provides simultaneous drive to local and remote diagnostic terminals Provides special functions to CPU Power fail/auto restart Time of day clock Process time slice interrupt Interval timer Z80 microprocessor based Power Supply 115 Ampere +5 volt capability • Offline switching technology 60 to 70 percent efficiency Easy maintenance Slide mounted drawer Field replaceable modules Latched fault indicators

Functional Description

The microprocessor-based CPU is addressed to programmers and analysts responsible for coding the macro-instructions and routines (firmware) that will simulate the assembler language operating system. The firmware is coded in a special purpose, proprietary language, and is embodied in hardware PROMS in the system.

The role of the firmware is to interpret assembler language operating system instructions. Based on these interpretrations, the firmware will invoke the microcode (machine language) macroroutines that will effect the assembler language instructions (see Figure 1-3). The PROM-resident microcode consists of 64-bit instructions that are loaded into the instruction register for execution (refer to Figure 1-4).

The instruction register contains the firmware word that controls system activity for one instruction cycle. The instruction register output, 64 lines, is connected to the circuit elements whose functions are the "decoding" of the bit patterns to activate the desired operations. For each type of operation, the 64-bit instruction is organized into fields. Each field is transmitted to the appropriate decoder.



Figure 1-3. Microcode Routines for Assembler Language Instructions



Figure 1-4. 64-Bit Instructions for Instruction Register

General Instructions Format

Each firmware instruction is organized into three basic fields: "A" field, "B" field, and microsequencer field. The "A" field (bits 64-33) consists of 31 bits that are used to implement one of three "A" type instruction. The "B" field (bits 32-22) consists of 11 bits that are used to implement one of seven "B" type instructions.

The microsequencer field (bits 21-0) consists of 22 bits that are used to implement the ordering of the sequence of firmware instructions execution, i.e., program control. This field will be the various branching commands (unconditional, conditional, etc.) that determine the next firmware instruction that will be executed. A summary of each instruction in the three fields is provided in Table 1-3.

TABLE 1-3

"A" Field (Bits 64-33)	"B" Field (Bits 32-22)	Microsequencer Field (Bits 21-0)	Function
ALU			Instructions direct the arithmetic/ logical operations performed by the ALU on selectable external (to the microprocessor) and/or internal 32- bit words.
Rotate			Instructions direct the rotate operations performed by the rotate circuits on 32-bit words from memory or from the microprocessor.
Addr. Comp			Instructions direct the address computations operations performed by the address computation circuits on address data from the microprocessor and RNI instruction registers.
	Shift		Instructions support an A-type operation calling for the shifting one bit right or one bit left of a 32-bit value being loaded into the register file or G register. The B- type shift instruction controls the input-disposition of the bits that are shifted into the word when the A-commanded shift is executed.
	Memory read/ write		Instructions cause 4 bytes to be received (read) or sent to (write) main memory or a peripheral device.
	Multiply		Instruction provides a multiplication "utility." It is used in conjunction with A-type ALU operations.
	Divide		Instruction provides a division "utility" in a similar manner to the multiply described just previously.
	Character test		Instruction is used in conjunction with A-type ALU operations (logical) for a process that results in a yes/no determination of a "match between a predetermined character(s) and a character string being tested.
	Flags controls		Instructions deal with the setting, resetting, and/or testing of various system flags.
	CPU control		Instructions provide the facility for CPU-RNI communication.
		(Bits 21-0)	These 22 bits are used to implement the ordering of the sequence of firmware instructions execution, i.e., program control. This field will be the various branching commands (unconditional, conditional, etc.,) that determine the next firmware instruction that will be executed.

BASIC FIRMWARE INSTRUCTION FIELDS

NAMEPLATE IDENTIFICATION

Figure 1-5 shows the nameplate which is affixed to the back of the left rear of the unit. The information provided includes the model name, top assembly part number, model ID, serial number, and power requirements as to VAC, amperes, and Hz. A listing of the top assembly part numbers is provided in the Appendix.

	Micro	data	IR	VINE, C	ALIFORNI	A
ASSY	NO.					
MODE		S	ER		INSP.	
POWE	7	VAC		AMP	Hz	

Figure 1-5. SEQUEL Nameplate

SECTION 2

PHYSICAL PLANNING AND INTERFACE REQUIREMENTS

INTRODUCTION

The Microdata SEQUEL Computer System is designed for ease and simplicity of installation. It requires a minimum of space and servicing. All elements of the central system are interconnected by a few easily handled cables. A single power outlet is required for each cabinet.

Installation planning is extremely important. It is not a complex engineering task nor is it a cursory procedure to be treated lightly. Most installations will only require common sense attention to the requirements of the system as a whole, and the relationship of the system to a particular facility and operation.

Proper planning and site preparation before equipment arrives will ensure the speediest installation. A well-planned, prepared installation site will circumvent costly post-delivery system modifications or facility changes, and will avoid extended periods of system inoperation.

SITE PREPARATION

A site layout grid is provided in the appendix to help determine the suitability of a floor plan and to position the SEQUEL system for the most efficient operation and servicing. Table 2-1 is a preinstallation checklist to make certain adequate preparations have been completed. Microdata will assist customers during actual equipment installation and will also provide assistance during installation planning.

Site Selection

Installation sites for SEQUEL systems may vary from compact rooms or corners of other work areas to spacious, air-conditioned computer centers. Sites may be open and readily accessible, or have restricted access for security reasons. The complete system may be centralized in a single room, or data terminals may reach out to extend the system throughout the building, across town or across the country.

Whatever the scope of the system, the major area of concern during the site planning stage is the central computer site. This must house the SEQUEL computer, tape storage units, data printer and one or more data terminals.

TABLE 2-1

SEQUEL PREINSTALLATION CHECKLIST

	Yes	No	Not Applicable	
	د. م			
Heating system installed Air filters installed				
Air conditioning system installed Air filters installed				
Humidifier/dehumidifier installed Carpeting/furniture treated for static electricity Posted NO SMOKING in vicipity of				
computer				
ELECTRICAL POWER				
Equipment power lines/receptacles installed (separate from all other lines)				
Auxiliary power lines/receptacles installed for air conditioner, humidifier, etc.				
Lighting fixtures, switches, and controls installed				
Equipment power lines free of noise				
SITE LAYOUT				
Space allocated for SEQUEL system equipment Furniture Storage				
Equipment, furniture, and storage cables defined				
Cable troughs acquired				
Routing for data terminal cables defined				
Data terminal interface cables routed				
FIRE PREVENTION				
Sprinkler system installed				
Fire extinguishers: Acquired Positioned/installed				
Fire resistant storage cabinet/files acquired				
MISCELLANEOUS				
Window drapes/shades installed				
Glass tinting completed				
Telephone services (Modems)			_	
Scheduled Installed				

The size of the central computer site depends on four primary criteria:

System size: The room or area must be large enough to accommodate the SEQUEL equipment with certain minimum clearances for operation and maintenance.

<u>Personnel</u>: Additional floor space may be required for personnel activities in the immediate area. For example, operators, programmers or clerks may require desks, tables, or filing cabinets adjacent to the computer system.

Storage: Shelves, filing cabinets, or closets should be provided for auxiliary storage (i.e., operation and technical manuals, printer paper, magnetic tapes, forms, etc.).

Expansion: To protect the long-range economy of a system, provisions should be made to accommodate foreseeable future expansion at the central computer site. Additional electrical power and floor space may be required for equipment added or upgraded at a later time. Providing for future expansion during initial system installation can help avoid costly modifications and disruption of operations later.

Location

The physical location of the central SEQUEL computer site will most likely be determined by two main factors; proximity of the site to the using departments, and availability of suitable space at the facility. The first of these factors often is of secondary importance since the SEQUEL data terminals can be conveniently and economically located just about anywhere they are needed. Generally, it is advisable to locate the offices of programmers, operators, and other personnel who require direct physical access to the central system close to the central site. It is also desirable to locate the central site where all of the peripheral data terminals can be connected directly to the computer without using telephone lines or modems.

Normally, it is possible to select the central computer site from presently available space with a minimum of required facility modifications. Certain costs should be expected for preparing the site for installation of the SEQUEL system. For example, electric wiring modifications may be necessary, an air conditioner may be needed, or room partitions to separate the computer from adjacent work areas may be required. The nature and extent of these preparations will depend on the present conditions of the site, the specific SEQUEL system configuration, and the requirements for decoration, security, etc.

ENVIRONMENT CONTROLS

All equipment in the SEQUEL system is designed to operate in a controlled atmosphere. Proper evaluation of the site can help avoid additional costs for upgrading environmental deficiencies that may exist in some localized area of a facility.

Environment factors of temperature, humidity and airborne dust in prospective installation sites should be evaluated during the planning stages before the SEQUEL system arrives. If necessary, temperature variations, humidity and airborne dust should be controlled before installation of the SEQUEL system.

Temperature Control

Temperature control is probably the most important environmental factor because the SEQUEL equipment is cooled by surrounding room air. The temperature in office buildings and most other likely installation sites is nearly always controlled to within allowable limits for the SEQUEL equipment. Nevertheless, a number of factors should be considered to determine the adequacy of existing temperature controls.

All electric equipment generates heat. In the SEQUEL system, this heat is discharged into the room and will tend to raise the ambient temperature unless the air conditioning system can handle it. BTU ratings for all SEQUEL equipment are provided on specification sheets in Table 2-2.

TABLE 2-2

6,000 BTU/Hr
10,639 BTU/Hr
21,278 BTU/Hr
1,800 BTU/Hr
1,706 BTU/Hr
1,200 BTU/Hr
365 BTU/Hr
510 BTU/Hr
550 BTU/Hr
400 BTU/Hr
Calculate 3.41 BTUs per Watt

SEQUEL EQUIPMENT BTU RATINGS

. Heat will also be contributed by other equipment in the room (i.e., electric typewriters, lights, and auxiliary data processing equipment). For every watt of electrical power consumed by the equipment, approximately 3.4 BTUs of heat will be generated.

Individuals occupying the room will contribute approximately 400 BTUs per person. This can be an important consideration if substantially more people will occupy the area after the computer is installed than occupied it before installation.

A window or glass wall area provides virtually no insulation against energy from direct sunlight. Drapes or shades should be used to protect the SEQUEL equipment from direct sunlight, since this can raise the room temperature excessively without necessarily exceeding the allowable ambient air temperature. If a large glass area cannot be shaded, one of the commercially available glass tinting films that block heat producing infrared rays is recommended.

If there is a question concerning the adequacy of your present temperature control system, a reputable air conditioning specialist should be consulted. The above information may be used to determine the suitability of your present system. Recommended temperature range for the SEQUEL environment is 65°F to 75°F (18°C to 24°C)

NOTE: Air conditioners generate a large amount of electrical interference on the AC power line of the SEQUEL system unless proper steps are taken to isolate the power disturbances from the power lines serving the computer equipment. If an air conditioning unit is added, advise the air conditioning specialist of the unacceptability of line disturbances.

Humidity Control

High and low extremes of humidity can make paper documents and printer output paper difficult to handle. It can also impair proper operation of SEQUEL equipment, particularly the disc and tape storage units. Low humidity levels can have the most serious effect on system operation and are more frequently encountered than excessively high humidity. Low humidity promotes static electricity buildup in the electronic equipment. Proper equipment grounding minimizes this effect, but will not eliminate it completely.

The rapidly rotating magnetic disc and moving magnetic tape are particularly susceptible to static buildup which can destroy stored data. Static charges are further increased if the system is installed in a carpeted area. Carpeting and equipment ground is covered in the carpeting segment of this section.

High humidity extremes tend to prevent proper flight of the disc magnetic heads and smooth travel of the magnetic tape. Most

heating and air conditioning systems have a drying effect. Most air conditioners are rated for their ability to remove moisture as well as they ability to cool. In extremely humid environments with inadequate humidity controls it may be desirable to install a dehumidifying unit in the computer room. In very dry environments (such as desert areas) a humidifier may be necessary to add moisture to the air. Once again, the effectiveness of the humidit controls can be best evaluated by a qualified air conditioning specialist. The recommended relative humidity range is 40 percent to 60 percent (non condensing).

Dust Control

Airborne dust or dirt particles can cause equipment operation or maintenance problems. If a film of dust or dirt accumulates on internal surfaces, excessive wear of mechanical parts may occur and electronic components may become shorted (particularly with high humidity). Disc and tape storage units are especially vulnerable to damage from excessive dust.

The disc heads ride on an air bearing that holds the heads about 100 microinches from the disc surface. Practically all dust particles exceed 100 microinches in size. Therefore, every possible effort must be made to maintain a dust-free environment. Heating, air conditioning and ventilating systems should be equipp with adequate air filters, and these filters should be cleaned or replaced at regular intervals to ensure proper temperature control as well as dust filtering.

Static Electricity

Static electricity is not only an annoyance to personnel, but can also cause equipment malfunction. It is important to minimize or eliminate the sources of static generating equipment.

Chairs, seats, or couches with plastic upholstery and rubber wheels should be prohibited in the computer system area. Furnitum of this type builds up and stores a static charge created by the friction of clothing moving around over the plastic. The rubber wheels prevent bleedoff through the floor covering. The discharge of this buildup can cause system malfunction when personnel or the furniture contact the system's framework.

Static problems can be minimized by:

Selecting chairs with antistatic upholstery and metal wheels to avoid static buildup.

Maintaining room above 40 percent relative humidity.

Using carpeting of a type designed to minimize static electricity.

Using chemical sprays to eliminate static on carpeting and furniture.

Smoking Hazards

The smoking of cigarettes, cigars or pipes should be prohibited within the vicinity of the central system. The discs and magnetic tape transports are particularly susceptible to smoke film buildup which can cause corruption of data and equipment damage.

DATA TERMINAL LOCATIONS

The SEQUEL data terminals that provide the user's communication link with the computer system can be located just about anywhere. The terminals are compact and may be mounted on a desk or table top in about the same space as an electric typewriter. Environmental requirements are the same as for other SEQUEL equipment, making the terminals suitable for use in labs, manufacturing areas, etc.

The maximum cable length for direct connection is 52.5 meters (175 feet) using the RS232C interface at 9600 bauds. Longer lengths may be possible with this interface but the integrity of data cannot be guaranteed; therefore, longer lengths are not recommended. The approved communication cable part numbers are provided in Table 2-2.

TABLE 2-3

Microdata Cable Assemblies	Lengths
A20032102-001	<pre>25 ft.</pre>
A20032102-002	50 ft
A20032102-003	75 ft
A20032102-004	100 ft (Kit, connectors not attached)
A20032102-005	200 ft (Kit, connectors not attached)

APPROVED COMMUNICATION CABLE PART NUMBERS

SECURITY

Internal design and programming of the SEQUEL system may enhance security of data stored within the system. Although SEQUEL data terminals may be located anywhere, accessible to all, data is safeguarded by special user passwords required to obtain information considered to be confidential. Data access and/or alterations may be controlled through the use of retrieval/update lockout security codes in the file mangement software. These codes may be applied to entire files or to selected portions of the data records.

To protect confidential or sensitive information even further, it may be desirable to restrict physical access to the central system. (It is conceivable that an unauthorized person possessing the knowledge to operate the CPU controls could obtain any information in the system or tamper with the data files.) Maximum security can be achieved by locating the central system behind locked doors. Also, backup programs and data files should be duplicated and stored in a separate location under lock and key. The CPU panel operation can be inhibited by removing its key from the front panel.

ELECTRICAL REQUIREMENTS

Microdata SEQUEL systems sold for use in the United States operate from 208 VAC, 60 Hz single phase power. All elements of the SEQUEL central system (CPU, disc/tape storage units) connect together. SEQUEL data terminals and some peripheral equipment have separate 3-wire power tables which need not be plugged into the same power line as the central system. The central system contains a 30 ampere 208 VAC twist-and-lock 3-prong plug (NEMA L6-30P). This twist-and-lock plug will require installation of a compatible 30 ampere 208 VAC wall socket (NEMA L6-30R). Refer to Figure 2-1.

The data terminal power cables contain a standard 3-prong plug which is compatible with existing wall sockets; however, each wall socket must be an isolated ground receptacle. A conduit may not be used as a ground return.



Figure 2-1. Power Plug and Receptacle
AC power at the outlet must be capable of supplying 30 amperes between 187 and 229 VAC, 59.5 and 60.5 Hz. Further, it must not fluctuate more than two percent from no-load to full load conditions and it must be free from line disturbances.

Electrical specifications for the SEQUEL system are shown in Table 2-4. A separate branch circuit for the SEQUEL CPU should be installed using one of the following methods:

- (a) Metal-clad cable (bx), type AC article 334.
- (b) Rigid metal conduit article 346.
- (c) EMT thin-wall conduit article 348, or
- (d) Flexible metal conduit, article 350.

NOTE: The circuit for this equipment must not be run through a conduit with other electrical circuits. It must be a separate and isolated conduit run which passes from the AC receptacles(s) to the circuit breaker.

Power supplied from any U.S. utility company should meet the foregoing requirements. If power at the outlet is deficient, it is likely that the wiring between the outlet and the power lines is inadequate. The problem may be an old or faulty circuit breaker causing an excessive voltage drop. In any case, the power company or a qualified electrician should be consulted to examine the wiring and recommend corrective measures.

TABLE 2-4

Two-Bay System (Minimum)	208 VAC. Single-phase 60 Hz. Dedicated power line with a 30 ampere breaker required for each bay.
Main CPU Power Receptacle	NEMA L6-30R, Hubbell 2620 or equivalent.
NOTE: ONE RECEPTACLE IS	REQUIRED FOR EACH BAY
Printer, 300 LPM	NEMA 5-15R, Hubbell 5252 or equivalent, dedicated.
Printer, 600 LPM	NEMA 5-20R, Hubbell 5352 or equivalent, dedicated.
PRISM 4 Terminals	NEMA 5-15R, Hubbell 1G-5262 or equivalent (orange).
Power Consumption	Two-Bay (minimum) 3.12 KVA Four-Bay (maximum) 6.24 KVA

SEQUEL SYSTEM ELECTRICAL SPECIFICATIONS

Power Failure

In case of power failure, the system will shut down automatically with no damage to system hardware. When power is restored, the system will automatically restart and resume operation. The disc units may require up to three minutes delay after power restoration before they are operational. The printer and magnetic tape units may require manual attention to reload the tape or reposition the paper.

Electrical Noise

Another factor that may require the attention of an electrician is electrical noise and impulses on the AC power lines. Electrical equipment such as air conditioners, copy machines, and typewriters can generate noise transients that may be fed back on the AC power lines. For this reason it is recommended that a separate power line be used for the SEQUEL central power system.

Electrical noise can sometimes be eliminated by repair, replacement, relocation or electrical filtering of the originating device. If the electrical noise is not eliminated as suggested, a suitable power line conditioner may have to be installed in the AC line to the SEQUEL system by a qualified electrician. Microdata can assist in the selection of the line conditioner.

Circuit Breakers

The central system equipment should be on a separate line, protected by a circuit breaker rated at 30 amperes. This breaker will tolerate the short-time startup current surges without tripping.

Power Cable

The SEQUEL equipment should be situated close enough to the power outlet so that the 4.5 meter (15 feet) power cable supplied with the system will suffice. Extension cords are not allowed by the National Electrical Code (NEC). The NEC also forbids flexible cords longer than 4.5 meters on equipment.

Grounding

A good electrical ground is extremely important for reliable equipment operation. Some installations may require direct connection to a grounding stake or other high quality earth ground.

PREPARATION AND SITE LAYOUT

Layout of the SEQUEL system site demands careful planning of the equipment and furniture that are to be moved into place and connected for operation. Once the computer equipment is installed and interconnected, repositioning is likely to be more involved than simply moving a desk or typewriter.

Locations of equipment and furniture should be based on the operational requirements of the SEQUEL system and the efficiency comfort, and convenience of personnel using the room. Individual pieces of equipment are interconnected by cables of limited length, and it is necessary to maintain certain clearances for access, servicing, and work space. Therefore, you may wish to consider several tentative layouts before selecting the one best suited to your needs.

A site layout worksheet and a page of line drawings representing the individual SEQUEL system elements is Appendix X. Each element is complete with minimum clearances and work space requirements. A scale of 1/4th inch = 1 foot is used for both the worksheet and equipment drawings.

To plan the layout, photocopy both the worksheet and the page of equipment drawings. Measure the computer site and draw it to scale on the worksheet. Cut out the photocopied equipment drawings and position them on the worksheet, pasting them in place when a desired layout is found. Desks, filing cabinets and other furniture can be drawn on the worksheet using the 1/4th inch = 1 foot scale. Repeat the procedure for layout variations and alternate installation sites.

Separate cutout drawings are provided for the SEQUEL data terminals and peripheral equipment. Work areas and cabling/airflow/maintenance clearances (as applicable) are identified on the equipment drawings. Work areas shown are considered to be the minimum required for comfortable, efficient operation of the system. Space permitting, these work areas may be larger than indicated, but under no circumstances should they be smaller or overlap one another.

The CPU cabinet is mounted on rollers and can easily be moved to permit access for maintenance. CPU cabinet access is via the front panel doors, both side doors, and the rear door. At least 24 inches is required behind the CPU cabinet for access and removal of circuit boards, proper air flow and communication cable exits.

Lighting Requirements

Another important consideration during site layout is the location and angular position of the SEQUEL data terminals with respect to light sources. Office desks and all other SEQUEL equipment should receive sufficiently high light levels to permit reading, writing, and operation and servicing of the system. Optimum use of the data terminals may require a somewhat lower light level for easy reading of the CRT display. If the CRT screen or the operator faces a high intensity light source or unshaded window, the screen will be difficult to read. All terminals should be positioned at right angles to windows and any major light source. Ideally, the area should be somewhat darkened with lighting controls that can be adjusted by the operator.

Cabling

All SEQUEL system elements are supplied with interface cables which connect them to the CPU. The length of the interface cable limits the distance between each piece of equipment and the CPU. For purposes of site layout, standard and maximum cable lengths for all SEQUEL peripheral equipment are summarized below:

Data Terminal: 25, 50, 100, 200 Printer: 20

Power Cable: 8

Power cable for the printer must be a dedicated line of 120V AC, 60 Hz standard ((NEMA 5-15R), 3-prong type.

Cables used in the SEQUEL system are small in size and few in number. This eliminates the need for raised false floors required in many systems. Plastic cable troughs are one way to increase the safety and neatness of an installation. These cable troughs may be purchased inexpensively from any electrical supply store in 6-foot lengths that can be cut to size. Troughs are also available in various widths and heights. An alternative method is overhead cable routing, generally employed to eliminate long cable trough runs when the computer is to be installed in the center of a large floor area. Cables are suspended across or above the ceiling, dropping down to the SEQUEL equipment.

Storage Requirements

Storage requirements vary depending on the SEQUEL system configuration and the individual application. As a minimum, storage space should be provided for the following items:

> Printed paper forms (bulk) Printed reports produced by the system Spare/off-life magnetic tape reels (if used) Operator manual Programmer manuals Expendable items (printer ribbons, etc.) Equipment cleaning supplies

Operator and programmer manuals should be kept in a locked, fire-resistant cabinet or container which is immediately available to operation personnel and service technicians. Combustible materials such as cleaning solvents should be stored in fireresistant containers in accordance with national fire protection association standards. To minimize storage space requirements at the SEQUEL site, bulk items may be stored in a remote location. The environment of the remote area should be controlled within reasonable limits (less than 150° F [68° C] and less than 90 percent relative humidity).

Telephone, Datalines and Modems

It is advisable to have all telephones and telephone data lines installed prior to installation of the SEQUEL system. If a system uses phone lines to transmit data to or from remote data terminals, modems need to be installed. The telephone company regulations require a direct access arrangement (DAA) to be installed by the phone company on each telephone line that connects to a modem. Microdata's representative should be consulted regarding type and speed of modems for SEQUEL.

Carpeting

If your computer site is to be carpeted, it is advisable to select a carpet with antistatic characteristics woven into it. Static charge buildup on nylon carpeting can produce noise transients in the system interface lines which may cause the system to degrade in performance. Wool and nylon carpeting have the worst static characteristics of all types, and should be avoided under all circumstances.

Environmental Control Equipment

Ideally, air conditioning and other environmental control equipment should be located outside the computer site to minimize the acoustical noise level and to reduce the possibility of electrical interference. However, regardless of the physical location of the equipment, it must not be connected to the power lines serving the SEQUEL system. If this is abolutely unavoidable, then proper line filtering measures must be taken. If an air conditioner, humidifier, or dehumidifier are to be installed in the computer site, be certain to allow adequate space for proper operation and servicing of the unit (e.g., filter replacement, etc.).

Fire Prevention

Fire prevention measures should be reviewed and implemented before installation of the SEQUEL system to protect the capital investment and the safety of the employees. Be certain to satisfy the requirements of your insurance carrier and local fire department. Insurance or local regulations may require an overhead sprinkler system in the SEQUEL site. If so, any costs involved should be determined as early as possible and considered as a factor in site selection. Whether or not a sprinkler system is installed, most regulations require a number of portable CO₂ fire extinguishers to be located in or adjacent to the computer site. Your local fire department can advise you of the number and recommended type of extinguishers required and the best locations for their placement.

Attention should also be given to protecting paper forms, reports, and magnetic tapes from possible destruction in event of fire. A fire resistant safe or file cabinet may be used for this purpose. It is recommended that a duplicate backup copy of important data and files always be kept in a separate, fire resistant facility.

SECTION 3

INSTALLATION AND OPERATION

INTRODUCTION

The purpose of this section is to aid Customer Service personnel during on-site installation of the Microdata SEQUEL System. Before starting the installation make certain that all parts of the system have arrived and that proper tools and diagnostic tapes are available.

UNPACKING

Ensure that the system is near the final location before any external packing material is removed. Check with the customer for the final location. Be certain that the system is also located near its power source. Figure 3-1 shows a typical SEQUEL System in its protective shipment wrapping.



Figure 3-1. SEQUEL Cabinet in Protective Wrapping

The order in which the system is unpacked is of no significance and will vary with system configuration. It is a good idea to begin unpacking with a printer or some other unit that has a large crate. Once this item is unpacked, the crate can be used as a container for the packing of the other units.

> CAUTION: Do not cut shipping cartons with a knife or any type of sharp object while unpacking to avoid the possibility of damaging the contents.

Visual Inspection

- (a) Examine the shipping crates and cartons for any apparent damage. If damage is observed, note the nature of the damage and follow local procedure for handling damaged shipments.
- (b) After unpacking, visually inspect the condition of the system to determine if any damage occured while in transit. Check for scratches or scrapes of painted surfaces and dents in panels. Look for broken shipping straps or damage to packing material.
- (c) Check the cabinet leveling legs. Make certain that they are not bent. Remove all doors from the cabinets.

WARNING

The cabinet(s) may tip over if the power supply and REFLEX disc drives and/or magnetic tape drives are extended without fully utilizing the SEQUEL cabinet stabilizers (see Figure 3-2).

- (d) Roll the first cabinet into its desired location. Carefully peel the protective paper from the magnetic tape unit (MTU) window.
- (e) Remove the hold down clamps (shipping brackets) on the REFLEX II disc drive(s) located in the main cabinet. Remove the shipping brackets from the disc drive (s) in the expansion cabinet <u>before</u> rolling the second cabinet into position. Save all hardware at the site.
- (f) The cosmetic panel should be removed from the front of the cabinets. Remove and retain the screws holding the radio frequency interference (RFI) screens in place and remove the screens.
- (g) There are holdback screws that prevent movement of the power supply. Remove and retain these screws and then check the power supply drawer for free movement. Check

the disc drives to see that they also roll freely on their designated tracks.

CAUTION

Carefully monitor the cables when a power supply, disc drive, or magnetic tape unit is moved or swung back into the cabinet.



Figure 3-2. SEQUEL Cabinets with Extended Stabilizers

- (h) Remove and retain the shipping bracket (bar) from the MTU. Cut the plastic tie and remove it from the MTU cables.
- (i) Remove the MTU door from the cabinet. (The MTU must swing out fully to allow working space for bolting the cabinets together.)
- (j) Check all PCBs to see that they are properly seated in the backplane. Check the switches and seating of all cables (cables on disc controller can go both ways).

(k) Remove the power supply cover and make a careful safety conscious inspection. Refer to Figure 3-3. Check cable plug seating, the wiring connections (including +5 VDC cables. Make certain all capacitor screws are tight. Look for loose nuts and screws and tighten them accordingly.

CAUTION:

Do not short any capacitors under any circumstances with any tools of any kind. Severe injury to personnel could result.



Figure 3-3. Power Supply with Cover Removed

(1) Verify and install memory battery leads to batteries for backup condition.

NOTE:

The bolts are in the separate box for the cables. The box also contains the power cable, external battery cable (power supply to AC distribution), printer cable, DMP to ACLC port O cable and sys-gen tape.

SEQUEL CONTROL PANEL

The SEQUEL control panel has a set of switches that are used to select the operational mode of the DMP and the main CPU. This control panel is shown in Figure 3-5. The functions of the switches and the lights are described in the following paragraphs.

Switches

REMT This is a momentary switch that generates an interrupt to the DMP, allowing the firmware alternately to select the local or the remote terminal.



Figure 3-4. SEQUEL Control Panel

Four-Position Rotary Switch

- OFF All system power is off.
 HOLD Power is applied to the memory only. Controller boards can be swapped without destroying memory contents.
- RUN Power is applied to the entire system.
- TEST The DMP can respond to the CTRL-D for diagnostic mode and to the CTRL-F for the firmware debugger.

Lights

PWR Power is available to the s	system.
---------------------------------	---------

- RDY The hardware system is ready for operation.
- BUSY The SEQUEL bus is not active.
- ERR An error condition has been encountered or the DMP selftest is running.

DIAGNOSTIC MAINTENANCE PROCESSOR

All SEQUEL Systems contain a DMP board. Through the DMP the user can perform various diagnostic tasks, such as using the firmware debugger and executing diagnostic programs. The DMP is also used when booting the system, and for accessing the system when the "normal" system software becomes inoperable. By using a modem, the DMP provides a remote diagnostic capability, allowing the analyst to solve system problems without being on site. Since the DMP is a new device, it is recommended that the SEQUEL Programmer's Reference Manual be read for details on its operation before the DMP is used.

The DMP can be used from either port 0 or the remote port. If the remote port is to be used, the REMT button on the front panel of the SEQUEL must be pressed. Whatever appears on the terminal from the remote port will also appear on port 0's terminal and vice versa. This is handy when trying to show a user what to do or when the user wishes to show the CE what has been done.

NOTE: The ability to see what is being done on port 0 (and vice versa) is always enabled. Therefore, for security reasons you may wish to disconnect the remote port cable (or disconnect the modem) when it is not needed.

The DMP can be activated either by powering up the system, or by switching the key switch to TEST, and typing CTRL-D on either port 0 or the remote terminal. The DMP will first execute several diagnostic programs. These will take time to execute. In particular, the ACLC SELF TEST may take as long as two minutes or more to run. When the tests are complete, the DMP will display the SYSTEM CONTROL MENU.

If the system was powered down, either via the key switch or because of a power failure, the system will do the following; first, it will power up the CPU and begin running the diagnostic tests. During the course of the tests it will activate the disc units. If the tests complete without an error (remember that the ACLC test takes several minutes), and main memory is still intact (battery backup can retain main memory for at least 20 minutes, depending on the size of main memory and condition of the batteries), and the key switch is in the RUN position, the system will continue processing where it left off. If main memory has been lost, or if the key switch was in the TEST position, the system will display the message:

POWER FAIL, SYSTEM RESTART MAY BE REQUIRED

Pressing <cr> will cause the command menu to be displayed.

DMP Command Menu

The DMP command menu allows the performance of 10 functions:

Reset the system. Bootload the system. Enter the firmware debugger. Stop the CPU. Restart the CPU. Toggle the local/remote terminal. Change the baud rate for port 0. Execute the CPU firmware diagnostics. Execute the DMP firmware diagnostics. Display/alter the contents of main memory.

With the possible exception of option 2, these functions are different from any functions on the REALITY system. It is necessary that the SEQUEL Programmer's Reference Manual be read before using any of these functions, since the consequences of each function may cause the system to lose data. Below is a brief summary of each option.

Option 1: Reset system. This option resets the central CPU and all the controllers. This means that all current I/O operations are destroyed, requiring the performance of a coldstart.

				NOTE	:					
This	optio	n is	not	comparable	to	an	IRI	sequence	on	a
REALI	ITY Sy	stem	•							

- Option 2: <u>Bootload</u>. This option will cause the automatic diagnostics to be executed, and will cause two records to be read from the tape. The system will then display the OPTIONS message, similar to that displayed for REALITY Systems.
- Option 3: Enter the firmware debugger. This option tells the CPU to activate the firmware debugger. The firmware debugger is used to debug the monitor, and to debug the system debugger. It may also be entered by typing a CTRL-F from port 0's terminal when the key switch is in the TEST position. To leave the firmware debugger, type an "X" at the debugger prompt.
- Option 4: <u>Stop the CPU</u>. This option halts the CPU and disables all interrupts except the DMP handshake interrupt to the CPU.
- Option 5: <u>Resume CPU processing</u>. This option tells the CPU to continue processing. Any interrupt which would have been executed prior to Option 4 will now be allowed to take place.
- Option 6: Switch control to local/remote terminal. This option selects either the local or remote mode (i.e., which terminal will control the DMP).

Option 7: <u>Change baud rate</u>. This option allows changes in the baud rate for both the local (port 0) and remote terminal.

NOTE :						
After the baud rate change is executed, the characters on						
the terminal will blocks and be garbled. Setting the						
terminal itself to the correct baud rate will cause the						
normal characters to be displayed.						

- Option 8: <u>Run CPU firmware diagnostics</u>. This option executes a diagnostic program which has four options. See the SEQUEL Programmer's Reference Manual for details. After this option is used, a warmstart will be required. In some cases a coldstart may be required.
- Option 9: <u>Run DMP firmware diagnostics</u>. This option allows a variety of test programs to be executed. Refer to the Sequel Programmer's Reference Manual for details.

NOTE: The resident memory test is a destructive test that will require a coldstart when completed.

Option 10: <u>Display/alter memory</u>. This option allows you to display the contents of main memory, and to alter the contents, if desired. Three consecutive <cr>'s will return to the main menu.

Options 1, 4 and 5 are not comparable to an interrupt, reset, interrupt sequence on a REALITY System and should not be used as such. In general, none of the options (with the possible exception of Option 2) should be used without first consulting a Microdata Software Support person.

CABLES

Because of the increased number of ports available on the SEQUEL, a smaller plug and socket for the serial port interface cables has been selected. This connector is a nine-pin conector made of three components: the pin connector, a cable clamp, and a retainer. Terminals ordered specifically for the SEQUEL (part number 7-5420) will have the proper connectors supplied. If a user wishes to utilize existing terminals, the connector may be purchased from a wholesale distributor. The following is a short (i.e., not inclusive) list of suppliers along with the part numbers.

9-Pin Connector	Cable Clamp	Retainer
Cannon DE9P	Cannon DEll0963-1	Cannon D20419
TRW Cinch DE9P	AMP 207467-1	TRW Cinch D-20419
Souriau DE9P		Souriau 8630-04

Positronics MDM2000

The Sequel requires four twisted pairs within the cable (REALITY cables are 2-wire twisted pair). This means that a user cannot simply utilize the terminal cables supplied with a REALITY Series System on the SEQUEL System. The following cable lengths may be ordered from Microdata:

Cable Assemblies	Leng	gths			
A20032102-001	24	feet			
A20032102-002	50	feet			
A20032102-003	75	feet			
A20032102-004	100	feet	(connectors	not	attached)
A20032102-005	200	feet	(connectors	not	attached)

The standard part number for four twisted pair double shielded cable is CS-20032098. In addition to Microdata, the following vendors can supply such a cable in bulk length (this list is not all inclusive) as specification UL2464.

> C & M Brand Rex Storm Blake Wire & Cable

Maximum cable lengths for interfacing the terminal with the SEQUEL Systems are as follows:

Baud Rate	Leng	th
1200	1392	ft
2400	636	ft
4800	348	ft
9600	175	ft
19200	87	ft

Data reliability is not quaranteed if longer cables are used. Any such longer cables will at the user's discretion. Line amplifiers (short haul modems) are recommended if greater distances are required. The terminal interface cable should be wired as follows:

25-Pin Connector 9-Pin Connector

Pin	1	Pin	1	
Pin	3	Pin	2	
Pin	7	Pin	7	
Pin	2	Pin	3	
Pin	20	Pin	6	

In addition, pins 5, 8, and 9 in the 25-pin connector must be strapped. Pins 5, 8, and 9 in the 9-pin connector are also strapped.

BACKPLANE ZONING AND SLOT ASSIGNMENTS

The backplane has 21 slots and 3 zones where the boards are located. See Figure 3-6. Slot numbers should be counted from left to right as viewed from the back. The zones and slots are as follows:

I/O Zone.

(Slots 1 through 8) This area will accept all controllers and the I/O processor.

CPU Zone.

(Slots 9 through 12) This area is marked with red plastic rails. The DMP, ALU, RNI and special function boards will be accepted here.



Figure 3-5. SEQUEL Backplane

Memory Zone. (Slots 13 through 21) This zone will accept memory control and memory array boards. Slots 13 and 14 are for the MCB board. Slots 14 through 21 are for the memory array boards.

NOTE:

Slot 14 may be used as an alternate slot for the memory control board. Slot 13 may also be used as an alternate slot for the CPU boards, in which case MCB moves to slot 14. This feature may be helpful while troubleshooting a backplane when it is suspected that the connector on the backplane in the CPU zone or MCB slot is defective.

A typical minimum configuration system may be like the following:

<u>Slot Number</u>	Description	Assembly No.		
1	MTU/PRTR CTRLR	A20032012		
2	ACLC	A20032014		
3	ACLC	A20032014		
4	ACLC	A20032014		
5	ACLC	A20032014		
6	IOP	A20032013		
7	DISC CTRLR	A20032011		
8	(Open slot)			
9	DMP	A20032015		
10	ALU	A20032007		
11	SPEC. FUNCT.	A20021009		
12	RNI	A20032008		
13	MEM CTRL BOARD	A20032001		
14	MEMORY ARRAY	A20032064		
15	MEMORY ARRAY	A20032064		
16	11 11			
17	00 U			
18	11 H	11		
19		"		
20		н		
21	11 II	"		

NOTE:

If an expansion chassis is used, slot 1 must be reserved for IOP board so that signals from it can be transferred via cable to the expansion backplane. Installation and Checkout

- (a) Install the external battery cable and the DMP-ACLC cable (see Figure 3-6).
- (b) Replace all the doors on the cabinets with the RFI screens in front.
- (c) Allow sufficient clearance to any wall so that the back door of the cabinet may swing open without touching the wall. Screw down the jacks so that the cabinets will not roll. Make certain that the tops of the cabinets are the same height.

(d) Connect all cables as shown in the reference drawings.

CD20032100	System Cable Drawing	Single Disc Cabinet
CD20032185	Expansion	11 11 11
CD20032220	System Cable Drawing	Dual Disc Cabinet
CD20032222	Expansion	11 11 11

(e) Verify that each wall socket is a NEMA-L6-30R and that there is one for each cabinet. Check for proper AC voltage as shown below:



X - G = 120 VAC Y - G = 120 VAC X - Y = 208 VAC

NOTE:

The blower assembly has a microswitch that senses proper air flow into the system. In case of restricted air flow or blower fan malfunction, the power supply will not turn on. Care must be taken not to swing the rear doors in or out with a rapid motion since this action may cause the microswitch to malfunction.



Figure 3-6. SEQUEL I/O Panel

(f) If the user has a modem on the SEQUEL System, the parity, baud rate and PCI setting of the local port 0 must be modified by hardware switches on the DMP board. These settings must match the remote port 1 baud rate.

In most cases the asynchronous modems are operating at 1200 baud. Table 3-1, DMP Baud Rate Select, should be consulted for the proper switch settings. Remove and readjust the DMP board accordingly.

(g) Connect the terminal cable from DMP port 0 to the local PRISM 4. Adjust the local terminal so that it has the same characteristics of parity, 1200 baud, enable parity, odd parity, 7-bit character length, and full duplex mode communication. Figures 3-21, 3-22, and 3-23, PRISM 4 interim communications switch settings, should be consulted.

Whenever the system is powered ON, the local port O will default to the 1200 baud rate and be compatible with the remote port for diagnostic purposes.

Powering System

- (a) Connect the power supply cord from the wall socket to the AC module.
- (b) Set the margin switches on CPU power supply supply and memory power supply to the nomimal (center) position. Refer to Figure 3-8.
- (c) Turn the power supply and the AC power supply circuit breakers on.
- (d) Turn key switch from OFF to TEST mode, allowing all voltages to the SEQUEL System to sequence up.
- (e) Measure the DC power supply voltages on the backplane by following Figure 3-20, SEQUEL Backplane Voltages and Test Points. Make whatever adjustments that are necessary. Repeat this adjustment procedure if there is more than one power supply cabinet. The +5DC supply and the +5V memory DC supply have adjustments.



Figure 3-7. SEQUEL Power Supply, Rear View

BOOTLOADING

Bootloading is the procedure for loading all or part of the software to bring the system to a runable state. The bootload procedure loads the software from magnetic tape so a file-save tape should be mounted on tape unit zero before the bootload option is selected. When the bootload option is selected, the DMP runs the self-tests and sends a signal to the CPU that bootload has been requested.

The CPU rewinds the tape and loads the first two records into memory locations 0-X'FF' and X'600-X'7FF'. If the tape is not ready, the CPU waits for the tape to come ready. If either

record is in error, the CPU displays the message

TAPE ERROR, RECORD n

where n is 1 or 2. Main memory program execution is forced to begin at location X'20' in the MPCB, which transfers to the MBOOT program, which displays the options message:

OPTIONS (W, X, A, F, AF, B, D) =

The operator must reply with one of the options presented in the parentheses. The 'D' option is used by customer engineers to format disc platters and verify check-codes. Since it is not a bootload procedure, this discussion does not apply to it.

'W' is the warmstart option, which loads the configurator and parts of the monitor only. All the other options are considered coldstart options.and are described in the SEQUEL reference manuals. They reload some or all of the changeable parts of the system. If erroneous input is entered, the message is repeated. If there are any tape errors from this point on, the system displays the message

TAPE ERROR

on the terminal and "hangs up," which means that the bootload procedure must be started from the beginning.

If there have been no tape errors, the configurator modes are loaded from tape. These modes configure the system by asking the operator a series of questions.

The spooler is assigned to the first line beyond all existing ACLCs, or line 127 if the system has the maximum number of terminals. The system displays the message

n IS THE SPOOLER'S LINE

If something other than "N" or "Y" is typed, the message is repeated.

The system next determines how many lines can be used by the terminal independent process handler (TIPH). The TIPH can have terminal-independent processes for all lines numerically greater than the spooler's up to 127. Hence, if the spooler's line is 127, there are no TIPH lines. If the spooler's line is not 127, the system displays the message

ENTER NUMBER OF TIPH LINES

The maximum number of lines available for use as TIPH lines is 127 minus the spooler's line number. If the number entered in reply to the message is greater than the maximum available, the number of TIPH lines is set to the maximum; otherwise, it is set to the number typed in. A null response is treated as a zero, but otherwise if the response is non-numeric, the message is displayed again.

The system senses how many K-byte memory increments are present and prints the following message on the terminal:

nK OF MEMORY

If there are non-defective disc drives, the number of heads on each usable drive and its device address are displayed in the following message:

DRIVE Dx, or DRIVE Dx, REFLEX III

x is the device address and yy is the number of heads on that disc. For each drive x that the DMP found defective, the system prints

Dx DRIVE DEFECTIVE

The system then asks the question

CONFIGURATION CORRECT? (Y/N)

If "N" is entered, the options message is again displayed, and the system must be reconfigured. If "Y" is typed, the system calculates the addresses of its memory management tables and the beginning FID of available disc space.

If the bootload is a coldstart, the memory management tables are initialized and certain frames are loaded from tape. During a warmstart these data are skipped.

The monitor is reloaded for both warmstart and coldstart. For a warmstart the monitor's test interrupt routine is entered, which has the effect of continuing all processes where they halted. For a coldstart all terminals are set to LOGON.

POWER FAIL/POWER RESTART

When the power fails, the DMP sends a power fail signal to the CPU, which goes into a loop waiting for a power restart. When power is restored, the DMP runs the self-tests. If the rotary switch is set to TEST at power restart, the DMP will display the control menu after the self-tests. If the rotary switch is set to RUN, the DMP's action will depend on whether the memory's power also failed or not. If power to the memory also failed, the DMP commands the CPU to reset memory parity, and the DMP displays the message:

POWER FAIL--COLD START REQUIRED

If the memory power did not fail, the DMP signals the CPU that power has been restored and the CPU resumes processing from where it left off.

TERMINAL ZERO

In diagnostic mode the DMP controls terminal zero directly, not through the ACLC. The DMP continues to control the terminal while the firmware debugger is running and also during the bootload procedure up until just before the options message is displayed. The options message and all subsequent terminal activity during bootload are handled by the CPU through the ACLC.

If the ACLC was outputting to terminal zero when the DMP takes control of the terminal, the ACLC continues "outputting" even though the terminal is not connected.

SEQUEL SWITCH SETTINGS

NOTE: Switch setting illustrations in the following pages are drawn to represent the switch as it is viewed from the side of the SEQUEL System, with the board installed.

TABLE 3-1

Sl (<u>4 3 2 1</u>)	Baud Rate
0 0 0 0	50 75 110 134.5 150 300 600 1200 1800 2000 2400 3600 4800
С О С С О С С С С С С С	7200 $C = Closed = ON = Logical 1$ 9600 $0 = Open = OFF = Logical 0$

DMP BAUD RATE SELECT

3-17

DMP PC1 MODE SELECT						
S1 (5-7)	Binary Number	Data Bits	Parity Bit	Total Bits		
<u>7 6 5</u>						
0 0 0	0	7	None	7		
0 0 C	1	7	None	8 (8th bit = 1)		
0 C O	2	7	None	8 (8th bit = 0)		
0 C C	3	7	Odd	8		
C 0 0	4	7	Even	8		
СОС	5	8	None	8		
C C O	6	8	Odd	9		
ссс	7	8	Even	9		

TUDUT	∠	2



DMP PCT MODE SELECT

Figure 3-8. DMP Switch Setting



Figure 3-9. ALU Switch Setting



Figure 3-10. MCB Switch Setting



Note 1: S1 (1-3) is used to select the memory array board number. Board numbers range from 0 through 7, and they must be numbered in logical sequence with no gaps within the range. It should be noted that physical location of the individual MABs is not essential for correct addressing. A typical sequence might be as follows: 2,3,0,1,..."highest" MAB.

S1 <u>3 2 1</u>	Binary	
ссс	0	First Memory Array Address (256K)
ссо	1	Second Memory Array Address
сос	2	Third Memory Array Address
соо	3	Fourth Memory Array Address
осс	4	Fifth Memory Array Address
осо	5	Sixth Memory Array Address
0 0 C	6	Seventh Memory Array Address
000	7	Eighth Memory Array Address

Figure 3-11. MAB Switch Setting

IOP Switch Configuration Instructions

The IOP (input/output processor), also referred to as the I/O controller, is used to interface the disc controllers and the ACLCs with the SEQUEL CPU and main memory. The first of the following two paragraphs detail the method for selecting the correct device address and mode of operation for the IOP. The second paragraph is a brief discussion of how to select and assign the appropriate bus access and interrupt priority based on the SEQUEL system's priority level structure. For a more thorough discussion on this topic, refer to the SEQUEL Interface Specification (IS20032010) and the IOP Product Specification (PS20032013) documents.

Device Addressing Mode Selection

The IOP may be configured in one of three modes as follows:

- (a) As the processor which services the disc controller(s) exclusively in the "DC ONLY" mode;
- (b) As the processor which services both disc controller(s) and ACLCs in the "mixed" mode:
- (c) Or, as the processor which services the ACLCs exclusively in the "ACLC" mode.

In the first mode, switch Sl is placed in the "DC ONLY" position as marked on the printed circuit board next to the toggle switch. This enables the IOP's firmware to recognize "FC" as the device address for that IOP. (Note: Do not confuse the term "device address" with the term "controller address.")

In the second mode, switch Sl is positioned away from the "DC ONLY" position, thus enabling the IOP's firmware to recognize "FB" as its device address. In this mode the IOP recognizes controller addresses 0, 1, 2, and 3 for the disc controllers, and controller address 4 through 7 for the ACLCs. The range of controller addresses that the IOP will recognize in this mode is from 0 through 7, the maximum allowable range for a system without an expansion chassis.

In the third mode of operation, switch Sl is positioned away from the "DC ONLY" position, thus enabling the IOP's firmware to recognize "FB" as its device address. Additionally, a flat ribbon cable (A20032168-001) is connected between the IOP's J3 connector located on the IOP's foreplane, and connector J3 on expansion backplane. This connection selects the mode in which the IOP will recognize the range of controller addresses from 0 through F as belonging to the ACLCs residing in the expansion chassis. This is the maximum available range of controller addresses for the ACLCs in a system equipped with the optional expansion chassis.

Bus Access and Interrupt Priority Selection

Presently, the IOP may be assigned to either system priority level, depending on which set of controllers it will be servicing. The IOP that is designated for servicing the disc controller(s) in the "DC ONLY" mode shall be assigned to system priority level 2. The IOP that is designated to service the ACLCs in the "ACLC" or missed mode shall be assigned to system priority level 1. These assignments are made on the basis of the controller's memory access times and data transfer rates for each group of controllers. (See Tables 3-4 through 3-8 at the back of this section.) Bus access is controlled by the bus request (BSRQ) and bus address (BSAD) switch settings in the dip switch, S3, located at 16F on the IOP board. Interrupt priority is controlled by the interrupt request (INRQ) and interrupt address (INAD) switch settings in the dip switch, S2, located at 17F on the IOP board. Refer to Table 3-3 for the proper switch settings.

TABLE 3-3

IOP CONFIGURATIONS



S3 (Location 16F)



DC ONLY



Figure 3-12. IOP Switch Settings, DC ONLY Mode



Figure 3-13. IOP Switch Settings, "Mixed DC + ACLC"



Figure 3-14. IOP Switch Settings, "ACLC ONLY"

(Controller Address)



- Note 1: The switch settings shown in this figure are for the "first" MT/P board.
- Note 2: The controller address (CADD) is 0, selected by S1, throw #10 to ON.
- Note 3: S1, throw #9, selects the "number of formatters used" option. Normally the F/F (formatter-toformatter) mode will be selected, indicating that each MTU being serviced by this controller is equipped with its own formatter board. When set to the OFF position, the alternate D/D (drive-todrive) mode is selected, indicating that the two MTUs share the same formatter board in a "daisychained" manner.

Figure 3-15. MT/P Switch Settings



- Note 1: The switch settings shown in this figure are for the "second" MT/P board.
- Note 2: The controller address (CADD) is 1, selected by S1, throw #10 to OFF.
- Note 3: S1, throw #9, selects the "number of formatters used" option. Normally the F/F (formatter-toformatter) option will be selected, indicating that each MTU being serviced by this controller is equipped with its own formatter board. When set to the OFF position, the alternate D/D (drive-todrive) option is selected, indicating that the two MTUs share the same formatter board in a "Daisychained" manner.

Figure 3-16. Second MT/P Board Switch Settings

Jumpered switch settings are shown in this figure for the "first" and "second" MTU formatter boards. The formatter board is part of the MTU assembly

First MTU Formatter

Second MTU Formatter**

** This switch is used for systems that require one MTU printer controller to operate two MTUs, each equipped with a dedicated formatter. This switch setting is used in conjunction with the D/D option. This option is described briefly in Figure 3-12.

> \circ \circ = Open = OFF \circ = Closed = ON

Figure 3-17. MTU Formatter Jumpered Switch Settings



Sl and S2 are used to disable disc drives 0 and 1, respectively. When operating with only one disc drive, be certain to disable the other channel to ensure proper reporting of drive status to the system. S3 is used to select the controller address. The SEQUEL System may operate with either one, two, three, or four disc controller boards.



USED

The range of CADDs is from 0 through 3.



NOT CONTROLLER JSED ADDRESS

Figure 3-18. Disc Controller Switch Settings



Closed = ON = Logical 0 Open = OFF = Logical 1



Shown here in S3 is the value in both channels 4 and 5 to 9600 baud. Each channel may operate at a different baud rate. Refer to Table 3-4 for alternate values.



BAUD RATE

The binary count on all controller address switches begins with throw #1. The range of CADDs must not contain any gaps in the logical sequence. Refer back to notes on the IOP for a brief explanation of the CADD range for the ACLCs.





Figure 3-19. ACLC Switch Settings





POWER CONNECTIONS

	J22	J23	J26
*	1 + 5V CPU 2 + 5V CPU 3 + 5V CPU	1 GND 2 GND 3 GND	1 + 5V CPU 2 GND 3 + 12V CPU
	4 + 5V CPU	4 GND	J27
	5 + 5V CPU	5 GND *,	* 1 ± 517 MEM
	6 + 5V CPU	6 GND	I + SV MEM
	7 + 5V CPU	7 GND	* CDIL VOLTAGES
	J24	J25	** MEMORY VOLTAGES
* *	1 + 12V MEM	1 PFAT/	
	2 + 5V MEM	2 + 5V CPU SENS	E TOLERANCES
*	3 + 12V CPU	3 PFIR/	
	4 + 12V MEM	4 PRDY	VDC I (MAX) $+/-$
	5 + 5V MEM	5 COMM SENSE	+5.0V CPU 115A 3% 0.15V
	6 + 12V CPU	6 CPSS/	-5.0V CPU 5A 3% 0.15V
* *	7 – 5V MEM	* 7 -5V CPU	+12.0V CPU 5A 3% 0.36V
	8 + 5V MEM	8 COMM SENSE	-12.0V CPU 2A 3% 0.36V
	9 + 12V CPU	9 MPSS/	
*	10 - 12V CPU	10 -5V CPU	+5.0V MEM 16A 3% 0.15V
	11 + 5V MEM	11 RTCK/	+12.0V MEM 5A 3% 0.36V
	12 - 12V CPU	12 MPFI/	-5.0V MEM 0.2A 5% 0.25V
	Figure 3-20.	SEQUEL Backplane	Voltages and Test Points



Figure 3-21. PRISM 4A Switch Options
The terminal will be delivered with the following switch settings:

	SW	'IT SW	CH /IT	B. CH	ANI ES	K I	L		SWITCH BANK 2 SWITCHES									SW	'IT' SV	CH VI 1	B	ANF	ς :	3
1	2	3	4	5	6	7	8	1								1	2	3	4	5	6	7	8	
D	D	D	D	D	ប	D	U	D	U	U	D	D	D	U	U		D	D	D	D	D	D	D	D

The switch settings above establish the following conditions:

- Blinking "block cursor
- Non-destructive back space
- Cursor to the left wraps around
- Odd parity
- Character length 8 bits
- Full duplex
- Parity disabled
- 9600 baud

Figure 3-22. PRISM 4 Switch Settings

		1	2	3	4	5	6	7	8
	ODD	DOWN							
PARITY	EVEN	UP							
WORD	7-BIT		DOWN						
LENGTH	8-BIT		UP			-			
DUDI EV	HALF			DOWN					
DOPLEX	FULL			UP					
PARITY	ENABLE				DOWN				
USAGE	INHIBIT				UP				
	110					DOWN	DOWN	DOWN	DOWN
	150					DOWN	UP	UP	UP
	300		·	DOWN	DOWN	DOWN	UP		
	600					UP	DOWN	DOWN	UP
BAUD	1200					DOWN	DOWN	UP	DOWN
RATE	1800			-		DOWN	UP	UP	DOWN
	2400				-	DOWN	UP	DOWN	DOWN
	3600					UP	UP	UP	DOWN
	4800					DOWN	UP	DOWN	UP
	9600					DOWN	DOWN	UP	UP
	19200					UP	DOWN	UP	UP

SWITCH #

FRONT OF PRISM 4





REAR OF PRISM 4

S-3

 PRISM 4 Communication Switch Settings with Baud Rate Options



* SEQUEL IS FORMATTED FOR 593 SECTORS.

Figure 3-24. REFLEX II Logic Interface Board Switches

S1 (8 <u>4</u>	S2 7 <u>3</u>	S3 6 <u>2</u>	S4 5 <u>1</u>)		·							Baud <u>Rate</u>
000000	C C C C C 0 0	C C O O C C	C . 0 . C . C .	• • • •	• • • •	• • •	• • • •	•	• • •	• • •	• • • •	50 75 110 134.5 150 300
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		· · · · · · · · · · · · · · · · · · ·	• • • • • •	• • • • • • • • • • • • • • • • • • • •	• • • • • •	• • • • • • •	•	• • • • • •	• • • • •	• • • • • • •	600 1200 1800 2000 2400 3600 4800 7200 9600 19200

TABLE 3-4

ACLC BAUD RATE SELECT

C = Closed = ON = Logical 1

0 = Open = OFF = Logical 0

TABLE 3-5

BUS PRIORITY ASSIGNMENT

Level	BUS REQUEST	BUS ADDRESS	<u>I/O Device</u>
Highest	BSRQ3 BSRQ3 BSRQ3 BSRQ2 BSRQ2 BSRQ2 BSRQ2 BSRQ2 BSRQ1 BSRQ1 BSRQ1 BSRQ1 BSRQ1 BSRQ0 BSRQ0 BSRQ0 BSRQ0	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1101	MT/P Addresses EO, El, E4, E5 IOP Address FC IOP Address FB MT/P Addresses
Lowest	BSRQ0	1111	DMP (Hard wired)

TABLE 3-6

Level	INT. REQUEST	INT ADDRESS	I/O Device
Highest	INRQ3 INRQ3 INRQ3 INRQ2 INRQ2 INRQ2 INRQ2 INRQ2 INRQ1 INRQ1 INRQ1 INRQ1 INRQ1 INRQ0 INRQ0 INRQ0	0000 0001 0010 0011 0100 0101 0110 0111 1000 1011 1010 1011 1100 1101	MT/P Addresses E0, E1, E4, E5 IOP Address FC IOP Address FB MT/P Address E2, E3, E6, E7
Lowest	INRQO INRQO	1110 1111	

INTERRUPT PRIORITY ASSIGNMENT

TABLE 3-7

IOP SWITCH	SETTINGS
------------	----------

BUS REQUEST	BUS ADDRESS	SWITCHES	INT. REQUEST	INT. ADDRESS	SWITCHES
		S3 (16F) 87654321			S2 (17F) 87654321
BSRQ3 BSRQ3 BSRQ3 BSRQ2 BSRQ2 BSRQ2 BSRQ2 BSRQ2 BSRQ1 BSRQ1 BSRQ1 BSRQ1 BSRQ1 BSRQ0 BSRQ0 BSRQ0 BSRQ0 BSRQ0 BSRQ0	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1001 1100 1101 1110	CCCCCCCO CCCOCCCO CCOCCCCO CCOCCCCO COCCCCOC COCCCCOC COOCCCOC OCCCCCC	INRQ3 INRQ3 INRQ3 INRQ2 INRQ2 INRQ2 INRQ2 INRQ2 INRQ1 INRQ1 INRQ1 INRQ0 INRQ0 INRQ0 INRQ0 INRQ0 INRQ0	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111	CCCCCCCO CCCOCCCO CCOCCCCO CCOCCCCO COCCCCOC COCCCCOC COOCCCOC OCCCCOCC OCCCCCC

Note: C = Close = ON = Zero

O = Open = OFF = One

TABLE 3-8

BUS REQUEST	BUS ADDRESS	SWITCHES	INT. REQUEST	INT. ADDRESS	SWITCHES
		S1 87654321			S2 87654321
BSRQ3 BSRQ3 BSRQ3 BSRQ2 BSRQ2 BSRQ2 BSRQ2 BSRQ2 BSRQ1 BSRQ1 BSRQ1 BSRQ1 BSRQ0 BSRQ0 BSRQ0 BSRQ0 BSRQ0 BSRQ0	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1001 1100 1101 1110	CCCCCCCO CCCCCCCO CCOCCCCO CCOCCCCO COCCCCOC COCCCCOC COOCCCCC OCCCCCC	INRQ3 INRQ3 INRQ3 INRQ2 INRQ2 INRQ2 INRQ2 INRQ2 INRQ1 INRQ1 INRQ1 INRQ1 INRQ0 INRQ0 INRQ0 INRQ0 INRQ0 INRQ0	0000 0001 0010 0011 0100 0101 0110 1001 1001 1011 1100 1101 1110 1111	CCCCCCCO CCCCCCO CCOCCCCO CCOCCCCO COCCCCOC COCCCCOC COCCCCOC OCCCCCC

MT/P SWITCH SETTINGS

Note: C = Close = ON = Zero

 $O = Open = OFF = One^{-1}$

SECTION 4

THEORY OF OPERATION

INTRODUCTION

The SEQUEL CPU is a microprogrammable processor designed to execute the REALITY assembly language instruction set. The design criteria for the computer called for a functional operation that would be transparent to existing REALITY users. To achieve the "through-put" and "bench-mark" requirements, the following enhancement features have been incorporated in the hardware:

- (a) Wider data paths
- (b) High degree of parallelism
- (c) Reduced memory accesses
- (d) Special functions
- (e) Powerful architecture at four levels: Bus, CPU, ALU, microsequencer
- (f) Elimination of clock penalties of jumps and skips

The application of these features allows an ongoing function in the foreground and preparation for the subsequent command in the background to be performed. The "high degree of parallel hardware" provides for the pipelining of instruction and data-paths.

GENERAL CENTRAL PROCESSING UNIT CHARACTERISTICS

General CPU characteristics are listed below. These have been implemented in order to significantly increase processing speed while retaining operating flexibility down to the byte level.

- (a) 32 bit data path; CPU, I/O bus, memory
- (b) 24 bit I/O and memory address bus
- (c) 600 nanosecond memory cycle time
- (d) 150 nanosecond microprogram cycle time
- (e) 1-4 byte memory accesses in one cycle
- (f) 64 bit main firmware word size
- (g) Hardware rotation capability
- (h) Character test function

CPU HARDWARE

The CPU is implemented on three printed circuit boards. Refer to Figure 4-1, the SEQUEL CPU block diagram, for an overview of the computer. The diagnostic maintenance processor (DMP) is included in this drawing since many of the normal CPU functions are done on the DMP board. These four printed circuit boards



Figure 4-1. SEQUEL CPU Block Diagram

have a specific zone in the SEQUEL chassis. The four slots provided are board interchangeable except that the three CPU boards must be in three successive positions to accommodate the foreplane connections.

The ALU source and destination bus are unique to the CPU hardware. The hardware is implemented in tri-state logic with all control originating from the firmware word.

The 64 bit firmware word is located on the ALU board with the output being latched into the command register. All CPU functions begin with the start of the firmware data bits that reference the time when the data is available from the command register. All CPU firmware operations are completed within one clock cycle. Refer to Figure 4-2 for the basic operational structure.

MAJOR FUNCTIONS OF THE THREE CPU BOARDS

The major functions of the three CPU boards are summarized as follows:

Arithmetic Logic Unit Board

- 2901 ALU and carry look-ahead
- Carry and shift input select
- Condition code logic
- Loop counter
- Microsequencer
- Firmware command register
- Control clock logic

Read Next Instruction Board

- Instruction fetch and parse picoprocessor
- Program address register
- Instruction registers
- Mapping ROMS (for FW branching)
- Address register files

Special Functions Board

- Bus and memory control
- Data address registers
- Memory read/write data registers
- "X" register
- Rotate/character test



Figure 4-2. CPU Basic Operational Structure

ARITHMETIC LOGIC UNIT BOARD

The nucleus of the CPU is the ALU board. This PCB contains the 32 bit ALU implemented with 2901 bit slice microprocessors and 2902 carry look-ahead chips. The ALU detailed flow diagram is shown in Figure 4-3. Full capability of the 2901 is provided by incorporating all of the 2901 control terms directly in the main firmware word. Complete use of the input and output bus is provided and supported by the firmware word. This allows the CPU to do arithmetic and logical operations on registers external to the 2901, through the 2901, in one firmware clock.

Incorporated with 2901 are shift input selection logic, carry-in logic, condition code logic and multiply/divide logic. The ALU board also has 16 flags that can be set and tested by the firmware. These flags can assist in keeping track of status, operation modes and other related functions.

There is also an eight bit loop counter that serves a dual purpose. The counter can be set to values from 0-255, tested by the firmware, and then be automatically incremented. This is used to facilitate firmware loops with minimum updating required. The second purpose of the loop counter is to provide firmware with the capability of setting up a programmable direct branching capability.

The other main function of the ALU board is the microsequencer. The microsequencer determines which command is executed on each clock by generating a 13 bit address word. This address selects a 64 bit firmware word from the command ROM which is loaded into the command register. The breakdown of the 64 bit firmware word is covered in detail in Section 3.

READ NEXT INSTRUCTION BOARD

The RNI board has two major functions:

- (a) Instruction fetching and decoding
- (b) Data address computation

Instruction Fetching and Decoding

The RNI hardware fetches REALITY instructions and parses them into the various elements used by the ALU/microsequencer. The RNI block diagram is shown in Figure 4-3A. The RNI hardware has its own picoprocessor. It operates somewhat independent of the ALU/microsequencer.

The RNI hardware is started at a main memory location by loading its program address register. It then fetches and parses the first instruction, and puts the results into a holding register called the second rank instruction register. The hardware





Figure 4.3A. RNI Block Diagram

then fetches the next instruction and starts parsing it while the first one is being executed by the ALU microsequencer. The RNI operation continues until it is full. It then waits until it receives a next instruction command or until its program counter is loaded with a new value.

RNI Address Computation

Addresses for REALITY data are either defined in the REALITY instruction, or are implied by the instruction. The address is generated by combining an address from a file, a displacement, and a constant. Special hardware is provided to perform an address computation in one firmware word. The source of data, and the address computation operation, are determined by the firmware directly or by the register designation and word length specified in the REALITY instruction. The result of the address computation can be placed in one of two hardware address registers.

SPECIAL FUNCTIONS BOARD

The special functions board contains the following functions:

- (a) Memory and bus control
- (b) Memory data address registers
- (c) "X" register
- (d) Data rotate logic
- (e) Character test logic

Memory and Bus Control

The memory and bus control generates all timing signals and determines priorities for all memory activity. This includes refresh, I/O, RNI and CPU cycles. It also decodes the firmware commands for CPU memory cycle requests.

Memory Registers

There are two 24 bit address registers, (HAR1 and HAR2). Two are needed to support high speed dual operand and string move operations. These registers are loaded from the the ALU or ADC via the CPU destination bus.

There is a 32 bit memory read register that is loaded from the I/O and memory data bus during a CPU read cycle. This register is an input to the CPU source bus. There is a 32 bit memory write register that is loaded via the CPU destination bus. This register is outputted to the I/O and memory data bus during a CPU write cycle.

"X" Register

The 32 bit "X" register is used as a working register for ALU outputs, as a source and destination for rotate operations, and as a shift register for multiply and divide operations.

Rotate Logic

Since data in memory is not necessarily aligned on double word boundaries, data must be rotated after it is fetched. For the same reasons, data must be rotated when it is written back into memory. Special hardware is provided to rotate any multiple of 8 bits on one firmware instruction.

The rotate hardware has as its input the CPU source bus, and its output is the CPU destination bus. Because of this, any one of the source registers can be rotated, and any destination register can receive the result. The ones normally used for rotate sources are the "X" register and read memory register. The number of bytes of the rotation is determined by the firmware directly, or by the memory address and word length. A sign or zero extend function can also be performed by the rotate operation.

Character Test

When strings of data in memory are scanned or moved, the data is tested for values called delimiters. There are four fixed delimiter values and three programmable values. Up to seven delimiters may be selected for a string operation. These are specified in a mask byte, which is part of the REALITY string instruction.

Special hardware is provided to simultaneously test four characters for any combination of the seven delimiters during one memory cycle time of 600 nanoseconds. The four fixed delimiters are tested on one firmware clock directly from the CPU source bus. The three variable delimiters are tested using the ALU, so one firmware clock is required for each delimiter. The results of the test are provided to the ALU/microsequencer as branch conditions.

SEQUEL BYTE HANDLING CAPABILITY

REALITY instructions vary in length from 1-6 bytes, and data lengths vary from 1-6 bytes. Strings can be any length. Data and instructions also can start at any byte boundary. Because of these features, the SEQUEL CPU is highly efficient at dealing with bytes even though it is a full 32 bit machine. These features are incorporated to minimize the housekeeping normally associated with byte handling. Refer to Figure 4-4 for the detailed block diagram of the basic hardware architecture. These features are as follows:

- (a) Memory interface
- (b) Data position alignment
- (c) Individual byte condition testing
- (d) RNI and ADC byte handling capability



TINUWARE COMPANDS MUTUALLY EXCLUSIVE FW1 TYPE A 2901 FIELD (MODS FOR MULT/DIV) FW3 SOURCE (ALU) FW3 SOURCE (ALU) FW4 DESTINATION (ALU) FW5 ADC DESTINATION FW6 TYPE B MEMORY COMMAND FW7 LITERAL VALUE FW8 CAPEY COND SHIFT (TYPE B & CAPEY/TOA



MEMORY CONTROL (1,2,3,4)



COONS CYCLE TIME

MEMORY (SPLIT FIELD

ADDRESS)

Figure 4-4. Basic Hardware Architecture Block Diagram

Memory Interface

The memory interface has split field addressing, individual byte error correction and detection, and variable length (1,2,3,4 byte) write capability. This means that any contiguous string of bytes from 1-4 can be accessed in one memory cycle even if the string occupies two adjacent 32 bit double words in memory. The memory address points to the most significant byte of the string.

Data Position Alignment

CPU data can be quickly adjusted on byte boundaries to align the ALU and memory for both reads and writes. Sign extension or zero extension can also be done simultaneously with the alignment (called rotation) when the data length is 1,2,3,4 bytes.

Individual Byte Condition Testing

Simultaneous zero condition testing and fixed parameter comparison testing are provided for each byte in the CPU. This makes it possible to do character testing four bytes at a time. Variable length overflow condition is also provided.

RNI and ADC Byte Handling Capability

Both the RNI and ADC functions have features to handle byte level instructions and data, such as byte level parsing, byte displacement handling and byte length sensing.

REALITY INSTRUCTION EXAMPLE

In order to illustrate the functions of the ALU, RNI and ADC, the following example is included. The example consists of the processing by the CPU of one REALITY software instruction. Namely, the subtract and branch instruction (Opcode F, BDZ). This instruction is 6 bytes in length as shown in Figure 4-5. The instruction causes the CPU to do the following functions:

Two data values are fetched from memory

B value is subtracted from A

The result is stored in location A

The result is tested for a conditional branch. If the condition is met, the program branches to the branch location specified in bytes 5 and 6. If the condition is not, the program advances to the next location.

Data locations are specified in the instruction by Rx, and DSPLx. Rx is a 4 bit pointer to one of 16 registers that contains an address of a memory frame. DSPL is a displacement within the



Figure 4-5. REALITY Opcode F Subtract and Branch

frame. The data address is generated by the address computation which combines the value in the register designated by the "R" with the displacement, and adds a constant, if required. Since there are two data locations in this instruction, two separate address computations are required. The data word length is specified by KK. It can be 1,2,4 or 6 bytes in length. The same word length applies to both variables. In the example the word length is 4. There are four branch types which are specified by CC. The branch address is 10 bits in length.

The instruction is identified to the RNI hardware and to the CPU by the primary and secondary OP codes:

Primary: "F" (Byte 1) Secondary: 01 (binary) (Byte 3) Secondary: "7" (Byte 5)

This opcode information is used by RNI for parsing, and by the CPU for map branching. Since the secondary OP code value exceeds 4 bits, it is necessary to do a primary map branch, followed by a secondary map branch.

The RNI parses the instruction into its hardware instruction registers as shown in Table 4-1. Assuming that this instruction (BDZ) is the first instruction to be executed by the CPU, the sequence of steps is described in a simplified form as follows:

- (a) CPU loads the RNI program address register with software address, and waits for RNI to fetch and parse.
- (b) RNI initiates an instruction fetch memory and waits for the memory cycle to complete.
- (c) RNI parses the first four bytes of the instruction in sequence.
- (d) RNI initiates a second instruction fetch memory cycle and waits for the memory cycle to complete.

TABLE 4-1

Instruction Byte Number	Item	RNI Register	Bit Length	Use by the CPU
1	Opcode F	OP 1	4	Primary Map Branch
	· Rl	Rl	4	Address Computation
2	DSP1	DSP1	8	Address Computation
3	KK	КК	2	Address Computation
				CPU Branch Condition
				CPU Data Rotate
	КК01	OP 4	4	Primary Map Branch
	R2	R2	4	Address Computation
4	DSP2	DSP2	8	Address Computation
5	7	OP 2	4	Secondary Map Branch
	CC	CC	2	CPU Branch Condition
5 / 6	Branch Address	Label	10	CPU Data Source to Determine Software Branch Address

RNI PARSING TABLE FOR BDZ (OPCODE F)

(e) RNI parses the last two bytes of the instruction.

- (f) RNI loads the second rank instruction register and sets the instruction ready status to the CPU. At this point RNI begins to parse the next instruction in a background mode.
- (g) The CPU does a primary and secondary map branch to get to the firmware routine for processing the BCZ instruction.
- (h) The CPU does an address computation and memory read of the first data value.
- (i) The CPU then does testing for attach and frame error, and address computation for the second value. It then initiates a memory read for the second data value.

- (j) The CPU then rotates the first data value and inputs it into the ALU.
- (k) The CPU rotates the second data value and subtracts it from the first data value, which is in the ALU. At the same time it starts a memory write cycle to store the result. The value to be stored is rotated on the next firmware cycle so that it is written by the memory cycle.
- (1) The CPU updates the condition flags.
- (m) The CPU then tests for a branch according to CC (10 in this case). If the condition is met, the CPU inputs the branch value from the RNI label register, and loads it into the RNI program address register. The cycle then starts over again. If the condition is not met, the CPU issues a next command to RNI. By this time RNI is most likely through parsing the next instruction, so it immediately loads the second rank instruction register with the next instruction and the CPU can start on it immediately.

BUS AND MEMORY CONTROL FUNCTIONS

The bus control (BC) will provide the necessary timing information transfers and a selection process to enable synchronous communication between the ALU and RNI sections of the CPU, memory unit, and I/O control units. The ALU, RNI and memory unit will have direct lines to affect their protocol, whereas the I/O control units will use the I/O interface bus protocol.

The implementation of the bus controller provides the following capabilities:

- (a) A prioritized selection process by which a unit gains access to the I/O control units needing interrupt service.
- (b) The necessary control lines to affect a synchronous transfer of information on the I/O interface bus.

The memory write control (MWC) provides the necessary control and data transfer hardware for the CPU to read and write to memory. It includes the following commands:

- (a) CPU memory command decoding
- (b) Hardware address register selection
- (c) Data word length selection
- (d) Hardware address registers
- (e) Bus control interface

BUS CONTROL FUNCTIONAL DESCRIPTION

The BC consists of three functionally separate units:

Bus request resolution unit Interrupt control unit Data transfer unit

The bus request resolution unit affects the selection process by which an I/O control unit gains access to the I/O interface bus.

The interrupt control unit enables a selection process so that one of 16 I/O control units raising an interrupt can be recognized. The data transfer unit resolves system priority contention for the bus and generates the necessary control signals to affect a data transfer (or memory access). System priority involves the following type accesses:

> Memory refresh I/O transfers RNI accesses CPU accesses

BUS CONTROL OPERATIONAL DESCRIPTION

This section describes the detailed signal sequence to permit an orderly flow of information between all units in the system. Refer to Figure 4-6 for an overview of the bus and memory control.

BUS REQUEST RESOLUTION UNIT

The bus request resolution unit provides the necessary hardware to accommodate a mechanism that selects one from many I/Ocontrol units (16 maximum) needed access to the I/O interface bus for a data transfer. See Figure 4-7 for the block of the bus request resolution unit.

To initiate a bus request, I/O control units will activate their assigned bus request line. The BC, in turn, will encode these lines via a priority encoder and assert the results onto the bus address lines BSAD2 and BSAD3. In addition, the BC will begin a binary count sequence (starting at count zero) seen on the bus address lines BSAD0 and BSAD1 for I/O control units to decode.

All I/O control units in question compare the bus address lines against their strapped priority level. The highest priority unit sees a match and in turn turn will activate the bus sync line (BSYN), informing the BC that priority contention has been resolved. Upon receiving BSYN, the BC will hold the bus address lines at this priority level until the BSYN is deactivated.



RESPONSE FROM SELECTED DEVICE

Figure 4-6. Bus and Memory Control Overview

Burst Mode

1. I/O Control Units

An I/O control unit requiring more than one data transfer (maximum of four) may do so by keeping the BYSN signal active. The BC samples the BSYN at the end of a data transfer. If active, the BSGT signal will be deactivated. This sequence may be interrupted by the memory unit, thus requiring a refresh cycle.



Figure 4-7. Bus and Memory Control Block Diagram

2. ALU

The ALU issues data transfer commands via the type-B firmware word. In the event that more than one transfer is required (such as read/modify write), a hold bus command is issued (via firmware). This command will lock out the I/O control units until reset by firmware.

Interrupt Control Unit

The interrupt control unit will provide the necessary hardware to resolve more than one interrupt (16 maximum) occurring at any given time. The scheme utilized for resolving priority contention is the same as the sequence described for gaining access to the I/O interface bus.

DATA TRANSFER UNIT

I/O interface bus priority contention for the I/O control units are resolved by the bus request resolution unit, yet the BC must provide a mechanism for resolving bus contention between the ALU, RNI, memory unit (for refresh) and the I/O control unit in question. The data transfer unit realizes an implementation for determining which unit will be granted I/O interface bus access.

Once a unit has been granted I/O interface bus access, the data transfer cycle must be complete before a unit of higher priority is granted I/O interface bus access. The same applies when a unit begins a burst mode cycle except that the memory unit may steal a data transfer cycle for a refresh. Figure 4-8 depicts the memory priority resolution unit.

The priority structure for the units in question is as follows:

Highest: Memory unit refresh I/O control unit RNI

Lowest: ALU

A data transfer (or memory cycle) on the I/O interface bus is initiated once priority has been resolved. The highest priority unit in question will be issued a grant signal; for instance, a BSGT will be issued to the I/C control units or a RFGT will be issued to the memory control unit.

The BC will generate the necessary control signals to provide for data transfer to the RNI and ALU as specified in the I/O interface product specification. Refer to Figure 4-9 for the bus and memory control block diagram elements.



Figure 4-8. Bus and Memory Control Block Diagram Elements





A data transfer from the ALU is initiated via firmware (see Figure 4-10 for the memory control unit section). The ALU has two memory address registers, HAR1, and HAR2. Selection of these registers is also done by firmware. Thus, when the BC receives a data transfer request from the ALU, it will assert the selected HAR(X) register as a memory address source.

In addition, the BC will assert data onto the I/O interface bus data lines from the memory write register or load data from the data lines into the memory read register as commanded by firmware. To facilitate an ALU burst mode capability, firmware will issue a hold bus signal (HDBS). When received, the BC will allow only the ALU or the memory unit to gain access to the I/O interface bus. Figure 4-11 is a diagram of the CPU and memory timing control.

A data transfer from the RNI is initiated by the RNI memory request (RMRQ) signal. The BC will acknowledge by issuing a





)LD BUS TO GUARANTEE U GETS BACK TO WRITE	
LKOT	SINGLE CPU WRITE	SINGLE CPU READ	CPU BACK TO BACK WRITE			
HDBS						
CLOCK						
FW32,31,30 = 001	WRITE	READ	VRITE V	VRITE		
HOLD/			HELD BY REFRESH			<u></u>
AMRQ/						
GRNT/						
MBSY/			-]			
RFRQ/,IOST		REFRESH REQUEST		I O REQUEST		
RFGT/,BSGT/	· · · · · · · · · · · · · · · · · · ·		REFRESH GRANT/	(HELD BY LKOT UNTIL I	NEXT LMEM) BUS GRANT/	
LMEM						
AMGT			٦٢			
READ						
RQST					NO FQST FOR IOST/	
ADGT/	·				HENCE NO ADGT/ FOR IOST/	
DAGT						
DSYN/						
BSTM/	ENABLE DATA					
WTEN (AUDG)	FROM MEMORY WRITE RE	GISTER ONTO BUS				
RDCK (AUDS)			CLOCK DATA FROM BUS T	O MEMORY READ REGISTER		
GHAR 1/	FROM HAR 1 ONTO ADDRESS	BUS				

Figure 4-11. CPU and Memory Timing Control Diagram

(RAGT) signal. The RNI will use this signal to assert a memory address and reset the RMRQ signal. The BC will also issue a RNI data strobe (RDST) signal that will be used by the RNI to read data off the memory data bus.

The address gate (ADGT) signal is always asserted for transfers on the I/O interface bus by the BC. The memory unit always monitors this signal so that it may take appropriate action. When a direct transfer to an I/O control is required, the I/O attention (IOAT) is asserted. When the memory unit sees the IOAT signal true, it ignores the data transfer.

NOTE: The data transfer is the same to an I/O control unit as to the memory unit.

The I/O control unit will strobe data off the data lines when WTBYO is true or place data on the data lines when WTBYO is false. In either case, the I/O control unit will issue a data sync (DSYN) to mark the end of the transfer.

MEMORY CONTROL UNIT

The memory control unit will generate the necessary control signals decoded from the type-B firmware word to affect a memory access cycle.

Upon deciding the type-B select bits as a memory request, the memory control unit will inform the BC to begin contention for the I/O interface bus. Once contention has been resolved, the BC will acknowledge the memory control unit, thus beginning a memory access cycle.

The source for memory address is found in the type-B firmware word (address source). The BC will route the address line drive enable signal to the HAR(X) according to the address source firmware bits. In addition, the memory control unit generates the write byte commands to the memory unit as instructed by firmware.

CPU GATED CLOCKS

System clock is gated in critical areas of the CPU. This assures that the CPU will not access system memory until priority is granted. Refer to Figure 4-12, start-up and T-hold timing diagram, for an illustration of the gated clock control.

CPU FIRMWARE WORD

The firmware that controls the central processor unit operation is physically located on the ALU board. The memory size is 64 bits wide by 8192 bits deep. Addressing for the firmware proms is provided by the microsequencer operation discussed in detail later in this section. The output of the FW proms is

STOP / //////	
MRST/	MINIMUM 5 CLOCKS
MCLK/	_50ns→
CONTROL MEMORY - ADDRESS _	
COMMAND	ALU MEMORY REQUEST
RFRQ/	
GRNT/_	
- DSYN/	
BSTM/	
MBSY/	
HOLD/	
DHLD/	
- HLDA/	
CLKS	

Figure 4-12. Start-Up and T-Hold Timing Diagram

latched into the command memory. A simplified method of relating to accessing the FW memory is that the word is "fetched" on one clock cycle and executed on the next.

GENERAL INSTRUCTION FORMAT

Each firmware instruction is organized into three basic fields: A field; B field; and microsequencer field (refer to Figure 4-13).

A Field (Bits 64-33)

The "A field" consists of 31 bits that are used to implement one of the three "A type" instructions:

ALU

These instructions direct the arithmetic/logical operations performed by the ALU on selectable external (to the microprocessor) and/or internal 32-bit words.

Rotate These instructions direct the rotate operations performed by the rotate circuits on 32-bit words from memory or from the microprocessor.

Addr. Comp. These instructions direct the address computation operations performed by the address computation circuits on address data from the microprocessor and RNI instruction registers.

NOTE: There is an exceptional case when an ALU instruction carries an embedded literal. In this instance all 64 bits of the instruction register are used for this single "A type" operation.





Figure 4-13. The CPU Firmware Word

B Field (Bits 32-22)

The "B field" consists of 11 bits that are used to implement one of seven "B type" instructions:

- Shift These instructions support an "A type" operation calling for the shifting one bit right or one bit left of a 32-bit value being loaded into the register file or Q register. The B-type shift instruction controls the input-disposition of the bits that are shifted into the word when the A-commanded shift is executed.
- MemoryThese instructions cause four bytes toRead/Writebe received from (read) or sent to (write)main memory or a peripheral device.
- Multiply This instruction provides a multiplication "utility." It is used in conjunction with Atype ALU operations.
- Divide This instruction provides a division "utility" in a similar manner to the multiply described just previously.
- Character Test This instruction is used in conjunction with A-type ALU operations (logical) for a process that results in a yes/no determination of a "match" between a predetermined character(s) and a character string being tested.
 - Flags Control These instructions deal with the setting, resetting, and/or testing of various system flags.
 - CPU Control These instructions provide the facility for CPU-RNI communication.

Microsequencer Field (Bits 21-0)

The microsequencer field consists of 22 bits that are used to implement the ordering of the sequence of firmware instructions execution, i.e., program control. This field will be the various branching commands (unconditional, conditional, etc.) that determine the next firmware instruction that will be executed.

Simultaneous Use of A, B, and C Fields

In many cases, A, B, and C fields may be used simultaneously. There are some exceptions to the free use of simultaneous fields. Some exceptions are due to conflict, and some just do not make sense. The main restriction occurs when the "A type" ALU operation has a literal as a source. In this case, the lower 32 bits are used as the literal. In this case, no "B type" is executed, and the "C type" is replaced with an automatic microsequencer advance.

Simultaneous uses of the fields are shown in the multiply/ divide examples provided in the "B-Type Operations" paragraphs of this section. Refer to the latter part of this section for a list of SEQUEL firmware restrictions, which provide a breakdown of compatible type A, B and C fields.

FIRMWARE TABLES

Specific use of the individual firmware bits is provided in Tables 4-2 through Tables 4-31. In most cases for the "Atype" fields, the bits are function dependent. Should any doubt arise as to the bits assignments and the specific "A-type" field, refer to Figure 4-14, which presents the composite firmware word.

A-TYPE OPERATIONS

There are three A-type operations: ALU, rotate and address computation. Refer to Figure 4-14 for an overview of the three Atype functions. The individual bit assignments are defined with this illustration.

ALU OPERATIONS

The ALU is a high-speed, "number-crunching" device using a 2901 bit slice that performs one of eight commandable arithmetic/ logical operations on two 32-bit inputs (referred to as the "R" and "S" inputs). It yields a single 32-bit result (referred to as the "F" output), plus operation status bits. The ALU is depicted in Figure 4-15.

Each 2901 block represents a four bit bipolar microprocessor slice consisting of a 16-word by 4-bit two port RAM, a high speed ALU, and the associated shifting, decoding and multiplexing circuitry. There are nine bits provided for the micro instruction word. They are used to select the ALU source operands, the ALU function, and the ALU destination register. In this application, the ALU is cascaded with seven additional arithmetic operations. A carry look-ahead capability is provided by the 2902 integrated circuits. This allows the ALU to complete the typical add or subtract function within a 150 nanosecond clock period.

An illustration of the 2901 microprocessor is provided in Figure 4-16. Detailed application information for the 2901 device is provided in Figure 4-17. These figures should provide the

						_																					
	63 62	61 60 59	58 57	56 55	54	53	52	51 50	49	48 47 46	45 44	43	42 41	40 39 38 37	36	35 34 33	32 31 30	29	28	27	26	25	24 23	22	21	20 19	18 17 16 15
	TYPE A SELECT	2901 DESTINA- TION					UN	IQUE FIE	LDS				COND CODE UPDATE	SOURCE/DE	TYPE B SELECT	'B' FIELD				BRANCH TYPE		CONDITION FIELD					
00 ALU	o	INTERNAL DESTINA- TION	SOURCE FUNCTION 'A' ADDRESS 'B' ADDRESS A				LU L£CT	UPDATE CTRL	EXTERNAL SOURCE	E DE	EXTERNAL STINATION	000					х			CALL	0 ABSO- LUTE						
01 ADRC	1	001 (NOP)	DSP SHIF SELECT	T	PREADD INPUT SELECT		AZ	DSPZ ATG LOGIC H	LAG C FL4 UPD CON	AG ATE TROL	ı x	x	0	DEST X AR H2 H1	DS	SOURCE	001 MEMORY	RW	ADDR SFC 0-	WR ENAB KK + FW	F V LC	W VD STH	I/O O ATN	S x	CALL	1 MAP	REFER TO
10 ROTATE	2	001 (NOP)	ADDR SELECT	MODE SELECT	SIGN EXT	FW Cal	EXTEND	FW WORD LEN GTH	EN WDL MUX	x x x	x x	х	0	SAME AS ALU		SAME AS ALU	010 CONTROL							NEXT	\mathbb{X}	2 RTN	BRANCH TABLE
11 NOT USED			0=H1 1=H2 2=H1-H2 3='0'	RIGHT LEFT FILL THRU				1 2 4 3						0 1 2 R MEM 3 X REG 4		CHAR TEST W/R MEM "X" REG AR R1	011 SET FLAGS	x	x	GRD SEL	CLR	DATA	ADDR	ESS	CALL	3 REG	
														5 6 7 ALULIT 8 HAR1 9 HAR2	AR R2 AR ALUR AR ALUR HAR1 HAR2	100 SHIFT	x· x		· X SHIFT TABLE Y		N T Y	Q SHIFT TABLE X					
														A 2901 CON B B PAR C LABEL D E BIT MASK		RPAR9 RPAR29 ALUDSP ALUR LOOP CNTR	101 CHAR TEST	FIXED ENABLE CLEAR ON Dis		B	BYTE TES ENABLE	т					
														LITERAL			110 DIVIDE	QU TE ST TE S1	JOT ST EP- ST/ EP	Т	RAM SHIF ABLE	N T Y	Q SHII TABLI	FT E X			
																	111 MULTIPLY	мѕт	SHIFT X RFG	T	RAN SHIF ABLE	N T Y	Q SHI TABLI	FT E X			

LITERAL



Figure 4-14. Composite Firmware Word





information required to better understand the 2901 as a separate entity. Other information on the 2901 and presented in this document include the following:

Figure	4-18.	ALU Destination Control
Figure	4-19.	Source Operand and ALU Function Matrix
Figure	4-20.	ALU Source Operand Control
Figure	4-21.	ALU Function Control



Figure 4-16. Microprocessor Slice Block Diagram

METALLIZATION AND PAD LAYOUT

CONNECTION DIAGRAM Top View

FLAT PACK CONNECTIONS Top View





PIN DEFINITIONS

- A₀₋₃ The four address inputs to the register stack used to select one register whose contents are displayed through the A-port.
- B_{0-3} The four address inputs to the register stack used to select one register whose contents are displayed through the B-port and into which new data can be written when the clock goes LOW.
- $I_{0-8} \quad \mbox{The nine instruction control lines. Used to determine what data sources will be applied to the ALU (I_{012}), what function the ALU will perform (I_{345}), and what data is to be deposited in the Q-register or the register stack (I_{678}).$

 $\mathbf{Q}_{\mathbf{0}}$ Shift lines like \mathbf{Q}_3 and \mathbf{RAM}_3 , but at the LSB of the

4) and RAM (octal 4 or 5).

used as the data inputs to the MSB of the Q register (octal

 \mathbf{RAM}_0 Q-register and RAM. These pins are tied to the Q₃ and RAM₃ pins of the adjacent device to transfer data between devices for up and down shifts of the Q register and ALU data.

 \mathbf{D}_{0-3} Direct data inputs. A four-bit data field which may be selected as one of the ALU data sources for entering data into the device. \mathbf{D}_0 is the LSB.

Note: Pin 1 is marked for orientation.

- Y_{0-3} The four data outputs. These are three-state output lines. When enabled, they display either the four outputs of the ALU or the data on the A-port of the register stack, as determined by the destination code I_{678} .
- **OE** Output Enable. When OE is HIGH, the Y outputs are OFF; when OE is LOW, the Y outputs are active (HIGH or LOW).
- **G**, **P** The carry generate and propagate outputs of the internal ALU. These signals are used with the Am2902 for carry-lookahead.
- **OVR** Overflow. This pin is logically the Exclusive-OR of the carry-in and carry-out of the MSB of the ALU. At the most significant end of the word, this pin indicates that the result of an arithmetic two's complement operation has overflowed into the sign-bit.
- F₃ The most significant ALU output bit.
- Cn The carry-in to the internal ALU.
- Cn+4 The carry-out of the internal ALU.
- CP The clock input. The Q register and register stack outputs change on the clock LOW-to-HIGH transition. The clock LOW time is internally the write enable to the 16 x 4 RAM which compromises the "master" latches of the register stack. While the clock is LOW, the "slave" latches on the RAM outputs are closed, storing the data previously on the RAM outputs. This allows synchronous master-slave operation of the register stack.

Figure 4-17. Microprocessor Detail
	MICRO CODE			RAM FUNCTION		Q-REG. FUNCTION		v	RAM SHIFTER		Q SHIFTER		
Mnemonic	1 ₈	17	I ₆	Octal Code	Shift	Load	Shift	Load		RAM ₀	RAM ₃	Q 0	Q 3
QREG	L	L	L	0	×	NONE	NONE	F→Q	F	x	×	x	x
NOP	L	L	н	1	×	NONE	×	NONE	F	×	x	x	x
RAMA	L	н	L	2	NONE	F→B	×	NONE	A	×	×	x	x
RAMF	L	н	н	3	NONE	F→B	x	NONE	F	x	x	x	x
RAMOD	н	L	L	4	DOWN	F/2 → B	DOWN	Q/2 → Q	F	Fo	IN ₃	Q0	IN ₃
RAMD	н	L	н	5	DOWN	F/2 → B	x	NONE	F	Fo	IN ₃	Q0	x
RAMQU	н	н	L	6	UP	2F → B	UP	2Q → Q	F	INg	F ₃	INo	Q3
RAMU	н	н	н	7	UP	2F → B	x	NONE	F	INo	Fa	x	Q3

X = Don't care. Electrically, the shift pin is a TTL input internally connected to a three-state output which is in the high-impedance state B = Register Addressed by B inputs. UP is toward MSB, DOWN is toward LSB.

Figure	4-18.	ALU Destination Control,
5		FW61, FW60, FW59

	210 OCTAL	0	1	2	3	4	5	6	7
CI T5 A4 L3	ALU Source ALU Function	Α, Q	А, В	ο, ο	О, В	0, A	D, A	D, Q	D, 0
0	C _n = L R Plus S	A+Q	A+B	٥	В	A	D+A	D+Q	D
	C _n = H	A+Q+1	A+B+1	Q+1	R+1	A+1	D+A+1	D+Q+1	D+1
1	C _n = L S Minus R	Q A 1	B-A-1	Q-1	B-1	A-1	A-D-1	Q-D-1	-D-1
	C _n = H	Q – A	B-A	Q	В	A	A-D	Q-D	-D
2	Cn = L R Minus S	A –Q · 1	A-B 1	Q1	-B-1	-A-1	D-A-1	D-Q-1	D-1
1	C _n = H	A-Q	A B	Q	-В	-A	D-A	D-Q	D
3	R OR S	A∀Q	А./В	۵	в	A	D∨A	DVQ	D
4	R AND S	A ´ Q	A∧B	0	0	0	DAA	D∧Q	0
5	R AND S	ĀċQ	À ∧ B	۵	в	A	ō∧ a	Ω∧α	0
6	R EX-OR S	A∀Q	A∀B	۵	в	A	D∀A	D∀Q	D
7	R EX-NOR S	ĀvŌ	A∀B	ä	Ē	Ā	D∀ A	D∀Q	Ď

Plus. Minus; V ° OR; ∧ ≏ AND; ∀ ≃ EX-OR

Figure 4-19. Source Operand and ALU Function Matrix, FW58, FW57, FW56

		MICR	0 CO	DE	ALU SO OPER	OURCE ANDS
Mnemonic	l ₂	I ₁	I ₀	Octal Code	R	S
DA	L	L	L	0	A	٥
AB	۲ L	L	н	1	A	В
ZQ	L	н	L	2	0	Q
ZB	L	Ĥ	н	3	0	В
ZA	н	L	L	4	0	A
DA	н	L	н	5	D	A
DQ	н	н	L	6	D	Q
DZ	н	н	н	7	D	0



	' I	MICE	RO C	ODE	ALU	
Mnemonic	I ₅	I4	l ₃	Octal Code	Function	STMBUL
ADD	L	L	L	0	R Plus S	R + S
SUBR	L	L	н	1	S Minus R	S – R
SUBS	L	н	L	2	R Minus S	R – S
OR	L	н	н	3	R OR S	RVS
AND	н	L	L	4	R AND S	R∧s
NOTRS	н	L	н	5	R AND S	R∧s
EXOR	н	н	L	6	R EX-OR S	R∀S
EXNOR	н	н	н	7	R EX-NOR S	R∀S

Figure 4-21. ALU Function Control, FW55, FW54, FW53

EXTERNAL DESTINATION CONTROL

B	lts				No. of	Bits Used
36	35	34	33	External Destination	(Right	Justified)
0	0	0	0	No Destination		32
0	0	0	1	Character Test Mask		8
0	0	1	0	Memory Write Register		32
0	0	1	1	"X" Register		32
0	1	0	0	Address Register File (R1)		24
0	1	0	1	Address Register File (R2)		24
0	1	1	0	Address Register File (ALUR)		24
0	1	1	1	Address Register File (ALUR)		24
1	0	0	0	Hardware Address Register l		24
1	0	0	1	Hardware Address Register 2		24
1	0	1	0	Program Address Register (9)		9
1	0	1	1	Program Address Register (24))	24
1	1	0	0	ALU Displacement		8
1	1	0	1	ALU R (RC)		4
1	1	1	0	Loop Counter		8
1	1	1	1			

EXTERNAL SOURCE SELECTION

B	its				No.	of	Bits
				Data Bus Contents	•		
40	39	38	37		-		
0	0	0	0	Spare			
0	0	0	0	Spare			
0	0	1	0	Memory Read Register			32
0	0	1	1	"X" Register			32
0	1	0	0	Spare			
0	1	0	1	Spare			
0	1	1	0	Spare			
0	1	1	1	ALU Literal			32
1	0	0	0	Hardware Address Register l			24
1	0	0	1	Hardware Address Register 2			24
1	0	1	0	2901 Condition			3
1	0	1	1	Backup Program Counter (24)			24
1	1	0	0	Instruction Label			16
1	1	0	1	Spare			
1	1	1	0	Displacement Bit Mask			8
1	1	1	1	Instruction Literal			8

ALU CONDITION CODES CONTROL

Bits		Condition Code Update
42	41	
0	0	No action
0	1	Update condition codes without linked 0 Test.
1	0	No action
1	1	Update condition codes with linked 0 Test.

TABLE 4-5

CARRY CONTROL

Bit	s	ALU Carry in
44	43	
0	0	Force carry bit to zero (Link and status)
<u></u> 0	1	Force carry bit to l (Link and status)
1	0	Link previous carry bit to ALU carry in
1	1	Link previous carry bit to ALU carry in

ALU OPERATION CODES

	Bi	ts	ALU Function
55	54	53 * (INST	3)
0	0	0	Add S Input to R Input
0	0	1	Subtract R Input from S Input
0	1	0	Subtract S Input from R Input
0	1	1	Logically OR S Input with R Input
. 1	0	0	Logically AND S Input with R Input
1	0	1	Logically AND S Input with Complement of R Input
1	1	0	Logically Exclusive OR S Input with R Input
1	1	1	Logically Exclusive NOR S Input with R Input

* INST3 = FW53 + Mul. FW29. XR00. EXBT + DIV. QUOT/

ALU INPUT CONTROL

Bit	s		Input Selectio	n
58	* 57 (IN	56 (ST 1)	R Input	S input
0	0	0	A-addressed Register File Register	Q Register
0	0	1	A-addressed Register File Register	B-addressed Register File Register
0	1	0	Zeros	Q Register
0	1	1	Zeros	B-addressed Register File Register
1	0	.0	Zeros	A-addressed Register File Register
1	0	1	Data Bus	A-addressed Register File Register
1	1	0	Data Bus	Q Register
1	1	1	Data Bus	Zeros

*INST = FW57 + MUL.FW29. $\overline{X \text{ ROO} + \text{EXBT}}$

-

.

ALU OUTPUT CONTROL

INTERNAL DESTINATION

I	Bits		Output Selection
61	60	59	
0	0	0	F output +o Q Register and CPU Bus via Y.
0	0	1	F Output to CPU Bus via Y.
0	1	0	F output to B-addressed Register File register. A-addressed Register File register to CPU Bus via Y.
0	1	1	F output to B-addressed Register File register. F output to CPU Bus via Y.
1	0	0	F output to B-addressed Register File register via shift (shift right 1 bit). Q Register output to Q Shift (shift right 1 bit) and back to Q Register. F output to CPU Bus via Y.
1	0	1	F output to B-addressed Register File register via shift (shift right 1 bit). F output to CPU Bus via Y.
1	1	0	F output to B-addressed Register File Register via shift (shift right 1 bit). Q Register output to Q shift (shift left 1 bit) and back to Q Register. F output to CPU Bus via Y.
1	1	1	F output to B-addressed Register File Register via shift (shift Left 1 bit). F output to CPU Bus via Y.

MEMORY ADDRESS REFERENCE (ROTATE CONTROL)

Bits		Referenced Address Source
58	57	
0	0	Hardware Address Register l
0	1	Hardware Address Register 2
1	0	Difference of HAR1 and 2
1	1	0

TABLE 4-10

FW WORD LENGTH (ROTATE CONTROL)

Bit	.s	Qualified Word Length
51	50	
0	0	l Byte
0	1	2 Bytes
1	0	4 Bytes
1	1	3 Bytes

ROTATE CONTROL

Bit	s	Rotation Command
56	55	
0	0	Rotate Right
0	1	Rotate Left
1	0	Fill
1	1	Straight Through (No Rotation)

TABLE 4-12

BASE ADDRESS SELECTION

BIT	BITS					
34	33	AR File Address Source				
0	0	Rl				
0	1	R2				
1	0	ALU R				
1	1	ALU R				

DISPLACEMENT SELECTION

Bit	Bits					
36	35	Displacement Factor Source				
0	0	DSP 1				
0	1	DSP 2				
1	0	ALU DSP				
1	1	(Constant) 4				

TABLE 4-14

DESTINATION CONTROL

Bit	Bits					
39	38	37	Memory Address Destinations			
0	0	0	No Destination (Bit Bucket)			
0	0	1	Hardware Address Register l			
0	1	0	Hardware Address Register 2			
0	1	1	Hardware Address Register and Hardware Address Register 2			
1	0	0	AR File			
1	0	1	AR File and Hardware Address Register l			
1	1	0	AR File and Hardware Address Register 2			
1	1	1	AR File and Hardware Address Register 1 and Hardware Address Register 2			

A/R FILE FLAG BIT SELECTED FOR UPDATE

Bit	S	Netive Flog
47	46	Active Flag
0	0	0 (Core)
0	1	l (Linked)
1	0	2 (Write Required)
1	1	Unassigned

TABLE 4-16

A/R FILE FLAGS CONTROL

Bit	Bits					
49	48	Flag Control				
0	0	No-op (Return flags unaltered)				
0	1	Clear (Reset all flags to zero)				
1	0	Set (Set specified flag to 1)				
1	1	Reset (Reset specified flag to zero)				

PRE-ADDER CONTROL (ADC)

Bit	Bits						
54	54 53 Pre-adder Function						
0	0	+0 (Std. Length Operand)					
0	1	+2 (6-Byte Operand)					
1	0	+4 (Character String Scan-Fwd.)					
1	1	-4 (Character String Scan-Rev.)					

TABLE 4-18

SHIFT CONTROL (ADC)

Bit	Bits							
57	56	Shift Command						
0	0	No Shift (Operand Length = 1 byte)						
0	1	R DSP						
1	0	3 Bits Right (Operand Length = 1 bit)						
1	1	1 Bit Left (Operand Length = 2, 4, or 6 Bytes)						

WORD LENGTH INDICATOR

MEMORY COMMAND

Bit	S	Operand Length
26	25	
0	0	l byte
0	1	2 bytes
1	0	4 bytes
1	1	3 bytes

TABLE 4-20

TEST BYTE ENABLES

CHARACTER TEST

Bit	ts			Memory	Data Byte	s to be Te	ested
25	24	23	22	Byte 3	Byte 2	Byte l	Byte O
0 0 0 0 0 0 0 0 1 1 1	0 0 0 1 1 1 1 0 0 0	0 0 1 1 0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1	X X X X X X X X X	X X X X X X X X	x x x x x x	x x x x x x x
1 1 1	1 1 1 1	0 0 1 1	0 1 0 1			x x	x

VARIABLE TEST

CHARACTER TEST

Bit	S	Variable to be Used in Searching for a Match
27	26	
0	0	None
0	1	SC0
1	0	SC1
1	1	SC2

TABLE 4-22

X REGISTER CONTROL (MULTIPLY)

Bit	S	X Register Control
29	28	
0	0	Clear (i.e., reset to 0). Extension Bit Latch (only).
0	1	Clear (i.e., reset to 0). Extension Bit Latch (only).
1	0	Reference Bits 55-53 (A-Type ALU command) and 32-30 to modify ALU command as appropriate (Multiply Step).
1	1	Reference Bits 55-53 (A-Type ALU command) and 32-30 to modify ALU command as appropriate (Multiply step) and shift X Register contents 1 bit to the right filling the Extension Bit Latch with the LSB.

DIVIDE COMMANDS

Bit	S	Command Name	Command Function
29	28		
0	0	Divide Quotient	This operation is used to insert a bit into the quotient register. The accompanying ALU operation is an ADD of the quotient (working register and zero).
0	1	Divide Test	The hardware flags, divided sign, and remainder sign are updated by the result of the ALU operation which is specified as an OR of the most significant dividend (working) register and zero.
1	0	Divide Step	<pre>The ALU instruction is modified as determined by the sign bit of the XREG (divisor sign) and the remainder sign. The specified ALU operation is an ADD with either linked carry or 0 carry. The operands are either: (1) A dividend (working) register and a divisor (working) register; OR (2) A quotient (working) register and zero.</pre>
1	1	Divide Test Step	Identical to a DIVIDE STEP, but additionally, the sign of the result is used to update the remainder sign kept by the hard- ware for later divide step use.

Bit	IS		Flag Register 1 Flag Selected (Bit 27 = 0)		Flag Register 2 Flag S (Bit 27 = 1)	
24	23	22				,
0	0	0	Flag O	FLG 0	Flag 4	
0	0	1	Flag l	FLG 1	Flag 5	
0	1	0	Flag 2	FLG 2	Flag 6	
0	1	1	Flag 3	FLG 3	Flag 7	
1	0	0	Diagnostic	DIAG 1	Flag 8	
1	0	1	Up/Down Scan	UDSN	Flag 9	
1	1	0	ADDRESS 0	ADR 0	Flag 10	
1	1	1	Diagnostic	DIAG 2	Flag ll	

FLAGS CONTROL

TABLE 4-25

REGISTER SHIFT CONTROLS

Q Register Right Shift	В	Bits	
(LSB shifted out, MSB inserted) Input to the MSB	24	23	
ZERO	0	0	
ONE	0	0	
The bit shifted out on the previous shift (left or right) of a Register File input (i.e. linked shift)	0	1	
The bit shifted out in the previous shift (left or right) of a Q Register input (i.e. linked shift)	0	1	
The bit shifted out (The LSB) in this right shift of the Register File input (i.e, cycle-shift with the Register File input)	1	0	
The bit shifted out (The LSB) on this right shift of this Q Register input (i.e, end- around cycle shift)	1	0	
Selected carry in bit	1	1	
Unassigned	1	1	

Q REGISTER SHIFT CONTROLS (CON'T)

Q Register Left Shift						
(MSB shifted out, LSB inserted)		Bit	Bits			
Input to the LSB	24	23	22			
ZERO	0	0	0			
ONE	0	0	1			
The bit shifted out on the previous shift (left or right) of a Register File input (i.e., linked shift)	0	1	0			
The bit shifted out on the previous shift (left or right) of a Q Register input, (i.e., linked shift)	0	1	1			
The bit shifted out (The MSB) on this left shift of the Register File input (i.e., cyclic shift with the Register File input)	1	0	O			
The bit shifted out (The MSB) on this left shift of this Q Register input (i.e., end-around cyclic shift)	1	0	1			
Selected carry in bit	1	1	0			
Unassigned	1	1	1			

REGISTER FILE SHIFT CONTROLS

Bits			Q Register File Right Shift (LSB shifted out, MSB inserted)
27	26	25	Input to the MSB
0	0	0	Zero
0	0	1	One
0	1	0	The bit shifted out on the previous shift (left or right) of a Register File input (i.e., linked shift)
0	1	1	The bit shifted out on the previous shift (left or right) of a Q Register input. (i.e., linked shift)
1	0	0	The bit shifted out (The LSB) on this right shift of this Register File input (i.e., end-around cyclic shift)
1	0	1	The bit shifted out (The LSB) on this right shift of the Q Register input (i.e., cyclic shift with the Q Register input)
1	1	0	The sign bit (from the Status Register) reflecting the sign of the output of the previous ALU operation.
1	1	1	Unassigned

REGISTER FILE SHIFT CONTROLS (CON'T)

Bit	S		Q Register File Left Shift
27	26	25	(MSB Shifted out, LSB vacated) Input to the LSB
0	0	0	Zero
0	0	1	One
0	1	0	The bit shifted out on the previous shift (left or right) of a Register File input (i.e., linked sift)
0	1	1	The bit shifted out on the previous shift (left or right) of a Q Register input, (i.e., linked shift)
1	0	0	The bit shifted out (The MSB) on this left shift of this Register File input (i.e., end-around cyclic shift)
1	0	1	The bit shifted out (The MSB) on this left shift of the Q Register input (i.e., cyclic shift with the Q Register input)
1	1	0	The sign bit (from the Status Register) reflecting the sign of the output of the previous ALU operation.
1	1	1	Unassigned

BRANCH ADDRESS SOURCE SELECTION

Bits		
20	19	Branch Address Selected
0	0	Firmware Branch Address FWxx
0	1	Mapped Jump MAPx
1	0	Return Address STKx
1	1	Table Jump LCTx

TABLE 4-28

MICROSEQUENCER COMMAND TYPE

Bits			Migrogoguenger Command Thung
21	20	19	Microsequencer command type
0	0	0	Branch
0	0	1	Мар
0	1	0	Return (with stack "Pop")
0	1	1	Register
1	0	0	Call (with stack "push")
1	0	1	Unassigned
1	1	0	Unassigned
1	1	1	Unassigned

NOTE: An unconditional "Next" address operation occurs whenever the microsequencer field is used for a microprogram literal as an ALU input ("0000" in Bits 40-37) of an A-Type ALU operation.

TABLE BRANCH OPERATIONS HAR1

Channel No	Mnemonic	Definition		Board
0 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7	RFLG0/ RFLG1 RFLG2 RFG3 XFLG0 XFLG1 XFLG2 XFLG3	A/R Flags (If ADDR not to HAR ₁) for ADDR Comp A/R Flags (If ADDR is to HAR ₁) for ADDR Comp	MUX _O ON ADC Board	ADC ADC ADC ADC ADC ADC ADC ADC ADC
1 0 1 1 1 2 1 3	DIRF/ ACTV/ XFE FERRO	RNI Instr. Reg Empty Delayed RNI Not Active Execution Frame Error Frame Error (ADDR not to HAR1)	Branch on Empty MUX ₁ on ADC Board	ADC ADC ADC ADC
14 15 16	FERR1 CC1 CC0	Frame Error (ADDR to HAR1) Instruction Condition Code Instruction Condition Code Special OP A Branch	March 24, 1980	ADC ADC ADC
2 0 2 1 2 2 2 3 2 4 2 5 2 6 2 7	CCDM DLADO/ DLAD1/ MRDB 0 1 K1 K0	Composite Condition Met Delta Address Bit0 Delta Address Bit1 Memory Read Block Constant (Force A + 1) Constant (Force Branch) Instruction Word Length Instruction Word Length	MUX, ON Spečial FUN Board	SF SF SF SF SF SF SF
3 0 3 1 3 2 3 3 3 4 3 5 3 6 3 7	FLG8 FLG9 FLG10 FLG11 RQST SSW1 SSW2 SSW3	Programmable Flags 8-11 DMP Request CPU Diag. Switches	MUX ₃ ON ALU Board	ALU ALU ALU ALU ALU ALU ALU ALU
4 0 4 1 4 2 4 3 4 4 4 5 4 6 4 7	NEGA ZERO KK1-KKO LCFF SPARE SPARE SPARE SPARE	ALU Result Is Negative ALU Result is Zero Word Length = 6 Loop CTR = FF	Reserved for	ALU ALU ALU ALU
5 0 5 1 5 2 5 3 5 4 5 5 5 6 5 7	NEGA/ ZERO KK1-KKO/ LCFF/ SPARE SPARE SPARE SPARE		True & False Conditions MUX on ALU Board	ALU ALU ALU ALU
6 0 6 1 6 2 6 3 6 4 6 5 6 6 6 7	FLGO FLG1 FLG2 FLG3 FLG4 FLG5 FLG6 FLG7	Programmable Flags 0-7	MUX on ALU Board	ALU ALU ALU ALU ALU ALU ALU ALU
70	CRCT	Correction Needed for		ALU
71	OVFL	ALU Result is Over-	MUX on	ALU
7 2 7 3 7 4	QLNK RLNK INTR	Latched Q-Shift Out Latched R-Shift Out Interrupt=(EINT + IINT + FLGO + FLG1)	ALU Board	ALU ALU
75 76 77	EINT IINT SPARE	External INTR Internal INTR		ALU ALU ALU

ADDRESS COMPUTATION

A/R FLAG MODIFICATION TABLE

ACEN/ (Not Address Comp)	FW 50 Reg or Log	FW FW 48 49 Flag Mod Type	FW FW 47 46 Flag Bit Addr	NFLG 3	NFLG 2	NFLG 1	NF O
Not 1 ADC 0	x	x x x x	x x x x	LFLG3 RFLG3	LFLG2 RFLG2	LFLG1 RFLG1	LFL RFL
(ADC)	(REG)	0 1 CLR	хх	o	0	o	0
	1 LOGIC						
		0 l CLR.	хх	o	o	ο	0
		1 0	0 0	LFLG3	LFLG2	LFLG1	1
		SET	0 1	LFLG3	LFLG2	1	LFL
			10	LFLG3	1	LFLG1	LFL
			1 1	1	LFLG2	LFLG1	LFL
		1 1 RESET	0 0	LFLG3	LFLG2	LFLG1	0
			0 1	LFLG3	LFLG2	LFLG1	LFL
			1 1	0	LFLG2	LFLG1	LFL

NUMBER OF BYTES ROTATE TRUTH

HAR2 - HAR1 Note 1	HAR1, HAR2,0 ADDR	KKOO,KKOl or FW50, FW51 WD Length	No. of Rotates Sel (Right or Left F B N
11	00	00 1 by to	2 (11)
	00	UO I Dyte	5 (11)
	00	01 2 bytes	2 (10)
		10 4 bytes	0 (00)
		ll 3 bytes	1 (01)
10	01	00 l byte	2 (10)
	01	01 2 bytes	1 (01)
		10 4 bytes	3 (11)
		ll 3 bytes	0 (00)
01	10	00 l byte	1 (01)
	10	01 2 bytes	0 (00)
		10 4 bytes	2 (10)
		11 3 bytes	3 (11)
00	11	00 l byte	0 (00)
	11	01 2 bytes	3 (11)
		10 4 bytes	1 (01)
		ll 3 bytes	2 (10)

NOTES:

- (1) When HAR2 HAR1 is selected, the complement of the subtraction is used as the effective point of reference and the word length must be specified as one byte.
- (2) Use HAR = 0 for fill

Status Bits

For each activation of the ALU, eight status bits are produced. These bits qualify the result produced by the operation, and are stored in registers for subsequent evaluation and use. The eight bits are:

Carry A carry bit of "1" is produced by the ALU whenever an arithmetic addition of the two 32-bit inputs produces a 33-bit result.

> A carry bit is also produced when a subtraction operation yields a zero result. The carry register is updated when any ALU "add" or "sub" operation is executed.

NOTE: The following three registers are updated only when specified by an update code in the firmware instruction.

- Sign The sign bit is produced whenever there is a negative result.
- Overflow The overflow bit is set whenever an arithmetic add of the two 32-bit inputs produces a result outside the range,

31 31 -2 to 2 -1

Output The "F=0" bit is set whenever all 32 bits of (F)=0 the result (F) of an arithmetic or logical operation are zero, regardless of the carry bit.

NOTE: "Linked 0" update, a series of ALU outputs can be tested to determine if they all equal zero. Any one of them not equalling zero causes "F=0" to be reset and maintained reset for the duration of the test.

Byte 0=0 The "byte 0=0" bit is set whenever the least significant byte (bits 7-0) of the result (F) of an arithmetic or logical operation are all zero.

NOTE: When individual byte=0 condition exists, these are used for character testing only.

Byte 1=0 The "byte 1=0" bit is set whenever the second least significant byte (bits 15-8) of the result (F) of an arithmetic or logical operation are all zero.

- Byte 2=0 The "byte 2=0" bit is set whenever the second most significant byte (Bits 23-16) of the result (F) of an arithmetic or logical operation are all zero.
- Byte 3=0 The "byte 3=0" bit is set whenever the most significant byte (bits 31-24) of the result (F) of an arithmetic or logical operation are all zero.

ALU Operation Selection

Selecting of an ALU function is controlled by bits FW55, FW54 and FW53 of the firmware word latched into the instruction register. Refer to Table 4-6 for a representation of the ALU operation coded. As listed, this represents the functional conditions of the ALU adder.

To accommodate the multiply and divide functions, these lines are modified. This is covered in detail in the "Multiply/ Divide" paragraphs of this section.

In commanding the ALU, it must be remembered that the carryin bit enters into the operation. Depending on the type of application of the operation, this bit requires handling. Handling of the carry bit is controlled by bits FW44 and FW43. The bit pattern are:

Bits

Disposition

44 43

0 0	Force	carry-in	bit	to	zero	(default))
-----	-------	----------	-----	----	------	-----------	---

- 0 1 Force carry-in bit to 1
- 1 0 Link previous carry-out bit to ALU carry-in
- 1 1 Link previous carry-out bit to ALU carry in

Control of the condition codes is handled by bits FW42 and FW41 of the firmware word. The bit patterns are:

Bits

Disposition

42 41

- 0 0 No action
- 0 1 Update condition codes without "linked 0" test
- 1 0 No action
- 1 1 Update condition codes with "linked 0" test

ALU Inputs

Inputs to the ALU consist of seven selectable sources, three to the "R" input and four to the "S" input, two of which are shared. Six of these seven inputs are considered to be internal to the microprocessor (refer to Figure 4-3).

Internal ALU Inputs

The ALU register files are the primary source of input data to the ALU. For a detailed discussion, refer to the "Register Files" paragraphs in this section. The internal scratchpad 32bit by 16 registers provide two inputs to the adder. By selective "A-addressing" the contents of any register (RO-R15) in the register file will be admitted to the "R" input or the "S" input.

An unshared internal input to the ALU is again the register file. In this case, by selective "B-addressing" the contents of any register (RO-R15) in the register file can be admitted to the "S" input. Another single internal input to the ALU "S" input is the "Q" register, whose purpose is to return the ALU output back to an input, shifted or unshifted. The "Q" register will be discussed in more detail later in this section.

External ALU Inputs

The ALU receives "external" inputs via the data bus, which is connected to the "R" input. The data bus provides the data for one of sixteen "multiplexed external inputs. The inputs available through this multiplexing are:

- Memory Read Register
- ALU Status Bits
- Rotation Output
- Literal Data From Instruction Register
- Hardware Address Register 1
- Hardware Address Register 2
- Backup Program Counter (24-bits)
- RNI Label
- RNI Literal

The selection of the data bus as an ALU input must always be thought of in terms of external input multiplexor selection, described in more detail later in this section.

ALU Input Summary

Of the "three plus four" (R and S, respectively) inputs, not all are legal input combinations. By design, only eight of the twelve possible combinations are implemented. The following table summarizes the twelve possible combinations and indicates which have been implemented.

R	Reg. File		
S	(A. Addr)	Data Bus	Zeros
"Zeroes"	No	Yes	No
Reg. File (A-Addr)	No	Yes	Yes
Reg. File (S-Addr)	Yes	No	Yes
Q-Reg.	Yes	Yes	Yes

ALU Input Selection

Selection inputs to the ALU "R" and "S" inputs is controlled by bits FW48, FW57 and FW56 of the firmware word latched into the instruction register. Each of the eight possible bit combinations cause a 32-bit string to be admitted into the "R" input and another 32-bit string to be admitted into the "S" input. The bit patterns are:

	<u>Bits</u>		Input Selectio	ion				
58	57	56	"R" Input	"S" Input				
0	0	0	A-Addressed Reg. File Register	Q-Register				
0	0	1	A-Addressed Reg File Register	B-Addressed Reg. File Register				
0	1	0	"Zeros"	Q-Register				
0	1	1	"Zeros"	B-Addressed Reg. File Register				
1	0	0	"Zeros"	A-Addressed Reg. File Register				
1	0	1	Data Bus	A-Addressed Reg. File Register				
1	1	0	Data Bus	Q-Register				
1	1	1	Data Bus	"Zeros"				

In considering the above selections, it must be remembered that a register file selection and a data bus selection must both be further qualified to be meaningful. When the data bus is selected as the "R" input, this selection is indirectly enabling the entry of one of 16 possible "external" inputs to the ALU. Gating the desired one of 16 external inputs into the data bus is controlled by bits, FW40, FW39, FW38 and FW37 of the firmware word latched into the instruction register. Each of the 16 possible bit combinations causes a 32-bit string to be gated onto the data bus.

NOTE: When the input is less than 32 bits, it is impressed on the data bus right justified.

Unused upper bytes are forced to zero, except for the condition codes. The external source selection is shown in Table 4-3.

When a register file is selected for the "R" or "S" (or both) inputs, this selection is gating one of the 16 register's contents onto a bus connected to the appropriate input (R or S). The "A-addressed" bus connected to both inputs (R and S) while the "B-addressed" bus is connected only to the "S" input.

NOTE: The "A-addressed" bus is also connected to an ALU output.

Addressing of the output from the register file is controlled by bits FW42, FW51, FW50 and FW49 (for the A-bus) and bits FW48, FW47, FW46 and FW45 (for the B-bus) of the firmware word latched into the instruction register.

NOTE: B-addressing is also used to control an ALU output.

Each of the 16 possible bit combinations causes the 32-bit contents of the applicable register to be impressed on the appropriate bus. The bit patterns are:

1	A-Ad	ldre	ess	A-Bus B-Add			lre	<u>55</u>	<u>B-Bus</u>
				Contents	B	its			Contents
52	51	50	49		48	47	46	45	
0 0 0 0 0 0 1 1	0 0 0 1 1 1 0 0	0 0 1 1 0 0 1 1 0 0 1	0 1 0 1 0 1 0 1 0	RO R1 R2 R3 R4 R5 R6 R7 R8 R9 R10	0 0 0 0 0 0 0 1 1	0 0 0 1 1 1 0 0 0	0 0 1 0 0 1 0 0 1	0 1 0 1 0 1 0 1 0	R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10
1 1 1 1	0 1 1 1 1	1 0 0 1 1	1 0 1 0 1	R11 R12 R13 R14 R15	1 1 1 1	0 1 1 1 1	1 0 0 1 1	1 0 1 0 1	R11 R12 R13 R14 R15

In summary, admitting bit strings to both the "R" and "S" ALU inputs requires consideration of the following factors, most of which are controllable by the firmware word (refer to Figure 4-3).

- (a) Admitting one of the three available binary strings to the "R" input and one of the four available binary strings to the "S" input (IR bits FW48-FW56).
- (b) When the selected "R" input is the A-address bus (i.e., the contents of a register file register), the desired register (RO-R15) must be specified (IR bits FW52-FW49).
- (c) When the selected "R" input is the data bus, the desired external data source must be specified (IR bits FW40-FW37).
- (d) When the selected "R" input is "zero," no other consideration is implied.
- (e) When the selected "S" input is the A-address bus (i.e., the contents of a register file register), the desired register (RO-R15) must be specified (IR bits FW52-FW49).
- (f) When the selected "S" input is the "B" address bus (i.e., the contents of a register file register), the desired register (RO-R15) must be specified (IR bits FW48-FW45). Note that the "B-address" is also used to admit the ALU "F" output into the register file. Thus, using a B-address input precludes using the "B" address to return the ALU result to the register file, unless the result is to be stored in the same register that the "S" input was taken from (i.e., the original contents of the B-addressed register are overlaid at the end of the instruction cycle).
- (g) When the selected "S" input is "zeros," no other consideration is implied.
- (h) When the selected "S" input is the "Q" register, no other consideration is directly implied. However, a "shifting" consideration may be indirectly implied.

In reviewing the preceding eight points, it becomes evident that careful selection of available options can enhance the efficiency of the firmware. For example, choosing an A-addressed "S" input rather than, for the same register, a B-addressed "S" input, retains the option of using the B-address to return the ALU result to any register file register in the same instruction cycle. A detailed study of Figure 4-3 will reveal other similar opportunities to exploit the available power of a firmware word. This study should also reveal nonefficient or even illegal operations that are not readily apparent to the firmware programmer.

ALU Output

Output from the ALU is the 32-bit result (plus a possible carry bit) of the operation (arithmetic or logical) performed on the two 32 bit strings from the "R" and "S" inputs. This output can be directed to internal and/or external destinations.

1. Internal ALU Output Destinations

The ALU output (i.e., result) is automatically latched into the "F" register, which is integral to the ALU. The contents of this register are automatically impressed on the "F" bus. The "F" bus is connected to three internal destinations making the ALU result available to all of them simultaneously. These destinations are the register file, the "Q" register, and the external output selection multiplexor (refer to Figure 4-3).

2. External ALU Output Destinations

The ALU "F" output is connected to a 2:1 multiplexor whose single output is the ALU output bus. The second input to this multiplexor is the file register "A" bus. This leg of the "A" bus allows the contents of an A address register file register to be applied to the output bus instead of the ALU "F" output. Thus, it can be seen that when the ALU "F" output is not needed for an external ALU output, an A-addressed register can be directed to an external destination simultaneously with the "F" output being used internally.

The output contents, called "Y" register, are not automatically impressed on the CPU bus, but rather are gated onto the bus by an "ENABLE2" command derived from the ALU operation identifier. The ALU "Y" output is gated onto the CPU bus when the A-type command is not an address computation or rotate operation.

ALU Output Destination Selection

The ALU destination selection process is somewhat more complex than the input selection process. There are two outputs to consider (F and Y), and because of the integral nature of the "Q" register, control of inputting and outputting of the "Q" register is integrated with the ALU output control. (The "Q" register is covered in more detail later.)

ALU output destination selection (AND "Q" register selection) is controlled by bits FW61, Fw60, and FW59 of the firmware word latched into the instruction register. These three bits provide eight selection choices, but each choice usually affects more than one selection. Refer to Table 4-8 for the ALU output control selections.

In considering the ALU output selections, it should be remembered that a register file selection and a CPU bus selection must both be further qualified to be meaningful. When the register file is selected as a destination, the specific register must be addressed. Addressing of the input to the register file is controlled by bits FW48, FW47, FW46, and FW45 of the firmware word latched into the instruction register. It should also be remembered that the B-address serves a dual function of both input and output addressing. -Each of the 16 possible bit combinations causes the 32-bit ALU output from the "F" register to be admitted to the addressed register file register. The bit patterns are:

<u>B-A</u>	Addi	ces	5	"F" Output
Bit	s			To Register
48	47	46	45	
0	0	0	0	RO
0	0	0	0	Rl
0	0	1	0	R2
0	0	1	1	R3
0	1	0	0	R4
0	1	0	1	R5
0	1	1	0	R6
0	1	1	1	R7
1	0	0	0	R8
1	0	0	1	R9
1	0	1	0	R10
1	0	1	1	R11
1	1	0	0	R12
1	1	0	1	R13
1	1	1	0	R14
1	1	1	1	R15

- -

When the CPU is selected as a destination, there are two considerations. The first involves a selection of one of the two available outputs to the CPU bus; ALU "F" output or the A-addressed register file. The second involves selecting an "external" destination for the CPU bus. Selecting of one of the available outputs to the CPU bus is done by bits FW61, FW60, and FW59 of the firmware word. However, when the register file is part of the selection, the specific register must be addressed.

Addressing of this output (A-bus) from the register file is controlled by bits FW52, FW51, FW50, and FW49 of the firmware word latched into the instruction register. It must also be remembered that the A-address serves a dual function of both ALU input and ALU output addressing. Each of the 16 possible bit combinations causes the 32-bit contents of the addressed register to be admitted to the ALU "Y" output register and thus to the CPU bus. The bit patterns are:

<u>A-1</u>	Addı	ress	5	<u>CPU Bus</u>
Bit	ts			Contents
52	51	50	49	
0	0	0	0	RO
0	0	0	L L	RI D2
0	0	1	1	R2
0	U V	Ť	T	RJ
0	1	0	0	R4
0	1	0	1	R5
0	1	1	0	R6
0	1	1	1	R7
1	0	0	0	R8
1	0	0	1	R9
1	0	1	0	R10
1	0	1	1	Rll
1	1	0	0	R12
1	1	0	1	R13
ĺ	1	1	0	R14
1	1	1	1	R15

When the CPU bus in involved in output selection (i.e., when there is "external" destination), this indirectly enables the passing of the contents of the CPU bus to the external destinations. Selection of the external destination is controlled by bits FW36, FW35, FW34, and FW33 of the firmware word latched into the instruction register. Each of the possible 16 bit combinations select one of the 16 external destinations. The CPU external destination control is shown in Table 4-2.

Whenever the A/R file is selected as an external destination, there is a restriction that an ALU arithmetic operation is not allowed. All other ALU operations are permissable.

Finally, in reviewing the output destination selections, there are four of them (100-111) that involve shifting of inputs to the register file and/or the "Q" register. Using one of these choices mandates the use of a B-type operation that will handle the bits that are being shifted in/out of the shifted string being placed in the register file and/or "Q" register. The Btype operation dealing with these bits is described later in this document. Note that when both the register file and "Q" register inputs are shifted in the same instruction, they are both shifted in the same direction.

ALU OUTPUT DESTINATION SELECTION SUMMARY

Internally routing the ALU result (internally with respect to the microprocessor) and impressing an output (ALU result or a register file register) on the CPU bus requires consideration of the following factors, most of which are controllable by the firmware word (refer to Figure 4-3).

- (a) The ALU result (F register) has three possible destinations: Q register, register file and/or CPU bus.
 Control of these destinations is a function of system design and is affected in predetermined combinations (FW bits 61-59).
- (b) When a selected destination is the register file, the desired register must be "B-addressed" (FW bits 48-45). Note that the B-address is also used to impress the contents of a register onto the B bus (ALU "S" input). If both functions are employed, the "read" to the B bus is affected first, followed by an overlaying of the just-read contents with the ALU "F" output.
- (c) When a selected destination is the CPU bus, there is an implied further selection of either the ALU result (F) or the contents of an A-addressed (FW bits 52-49) register file register. Note that the A-address is also used to impress the contents of a register on the A bus (ALU R or S inputs).

Further note that in conjunction with (b) above, the ALU result (F) can be written into any register in the register file, file (A address). It is also possible to have a third simultaneous action occur by having the contents of the "Q" register read to the Q-shift circuits, shifted, and the shifted result read back into the "Q" register.

(d) When a selected destination is the CPU bus, the desired external destination must be specified (FW bits 36-33).

In reviewing the preceding four points, it becomes evident that careful selection of available options can enhance the efficiency of the firmware. For example, choosing an A-addressed "S" input rather than, for the same register, a B-addressed "S" input, retains the option of using the B-address to return the ALU result to any register file register in the same instruction cycle.

A detailed study of Figure 4-3 will reveal other similar opportunities to exploit the available power of a firmware word. This study should also reveal "nonefficient" or even illegal operations that are not readily apparent to the firmware programmer.

Register File

The register file is a 32-bit by 16-word register, highspeed "scratchpad" memory for the arithmetic logic unit. The input (write) to these registers is the ALU output (F). This output can be written into the register file either "as is" shifted left one bit, or shifted right one bit. The "shift" decision is integral to the ALU output destination selection circuits. However, when a selection is made that involves a shift, this mandates a B-type operation that deals with the bit being shifted into, and the bit being shifted out of, the 32-bit string being shifted. (B-type operations are covered in detail later in this document.

The output of the register file consists of two paths (busses) that are individually (and jointly) addressable. The A-bus connects the register file with (1) the ALU "R" input, (2) the ALU "S" input, and (3) the ALU "Y" output via the 2:1 multiplexing circuits. The "B" bus connects the register file with only the ALU "S" input. Register selection is accomplished by "A" and "B" address-ing, "A" for reading a register and "B" for reading and/or writing a register. That is:

- The "A" address reads the contents of a register to the "A" bus.
- The "B" address reads the contents of a register to the "B" bus.
- The "B" address writes the ALU result (F) shifted or unshifted to a register.

Thus, any one of the following operations can be performed with the register file in a single instruction cycle.

- (a) Read the contents of one register to the "A" bus.
- (b) Read the contents of one register to the "B" bus.
- (c) Read the contents of one register to the "A" bus and the "B" bus.
- (d) Read the contents of one register to the "A" bus and read the contents of another register to the "B" bus.
- (e) Read the contents of one register to the "A" bus and write the ALU result (F), shifted or unshifted, back into another register.
- (f) Read the contents of one register to the "A" bus and write the ALU results (F), shifted or unshifted, back into the same register.

4-75

- (g) Read the controls of one register to the "B" bus and write the ALU result (F), shifted or unshifted, back into the same register.
- (h) Read the contents of one register to the "A" bus, read the contents of another register to the "B" bus, and write the ALU result (F), shifted or unshifted, back into the "B-read" register.
- (i) Read the contents of one register to the "A" bus and the "B" bus, and write the ALU result (F), shifted or unshifted, back into the "B-read" register.
- (j) Write the ALU result (F), shifted or unshifted, into any register.

"Q" Register

The "Q" register is a single 32-bit "utility" register integral to the arithmetic logic unit. The "Q" register can be used for "scratchpad" memory and as an accumulator, although not as efficiently as a register file register. Inputting to and outputting from the "Q" register is controlled in conjunction with ALU output selection, as is use of the "Q" register "shifter." Refer to Figure 4-3.

A selection that involves a shift mandates a B-type operation that deals with the bit being shifted into, and the bit being shifted out of, the 32-bit string being shifted. (B-type operations are covered in detail in other portions of this document.) With its attendant "shifter" and in conjunction with a shifting of the register file input, a 64-bit shift can also be affected.

ROTATE OPERATIONS

Rotate operations involve cycle shifts of zero, one, two or three bytes, either to the right or to the left. Right shifts are used generally to "right-justify" arithmetic values for subsequent processing. Left shifts are generally used to restore previously right-shifted values.

In conjunction with right shifts, there is a "sign extend" function that fills all leading zero positions with the value's sign bit, which is required for the internal handling of mathematical operations. These operations are made necessary by the format in which data values are stored in memory, as explained in the following example. There is also a zero extend capability which is similar to sign extend. For examples of the use of rotate, refer to Figure 4-22.


Figure 4-22. Examples of Use of Rotate

REALITY memory is organized into sequential and contiguous 4byte groups referred to in this discussion as "words," i.e.:

Word-----Increasing Byte Address

1	Byte	Byte	e Byte	Byte	
		3	2	1	0
2	Byte	e Byte	e Byte	Byte	
		7	6	5	4
3		"	**	**	
4					
-					
5			••	••	
Increasing Word					
Address					

Note that the byte significance in a word decreases from left to right while the byte address in memory increases from left to right. Additionally, the 32-bit strings manipulated by the microprocessor are also organized into 4-byte groups referred to a "words," i.e.:

Byte3 Byte2 Byte1 Byte0

However, the functional "word" dealt with by the microprocessor need not (and generally does not) coincide with the physical "word" of memory. That is to say, a functional "word" of bytes 3 through 0 could be stored in memory in the following way.

> 1 2 Byte3 Byte2 3 Bytel Byte0 4

When the above functional word is retrieved from memory into the memory read register, it is formatted as follows:

Byte3 Byte2 Byte1 Byte0

It is the function of the rotate circuits to adjust the memory format required by the microprocessor, i.e.:

Byte3 Byte2 Byte1 Byte0

This is accomplished for the above example by a 2-byte cyclic right shift. Finally, when the value is to be returned to the same memory location, the rotation circuits must again be employed to counter-rotate (2-byte cyclic left shift) the value back to its memory-store format.

An ancillary function of the rotate circuits is the "fill" capability. This permits any byte of a 4-byte word to be duplicated in the other three bytes. That is, with byte-2 selected as the pattern byte, the word:

> 0 1 1 0 1 1 1 1 0 0 1 0 1 0 1 0 Byte-3 Byte-2 Byte-1 Byte-0

can be filled to:

The rotate functions along with the ALU and address computation functions share the same instruction register (refer to Figure 4-23). For the rotate functions, bits FW43 through FW49 are "don't care cases." Bits FW63 and FW62 are "1" and "0," respectively, to identify the instruction as a rotate command.



RD SPL R1 R2

 38
 37

 0
 0
 R FLAG

 0
 1
 X FLAG

 1
 0
 R FLAG
 1 1 X FLAG

> *DEFAULT TO NOP IF NOT ADDRESS COMP $\begin{array}{cccc} 0 & 0 & +0 \\ 0 & 1 & +2 \\ 1 & 0 & +4 \\ 1 & 1 & -4 \end{array}$

.

Figure 4-23. Address Comp and Rotate Type A Field Functions



Figure 4-24. Rotate and Sign Extend Diagram

Bits FW61 through FW59 are "0," "0," "1," respectively, to block ALU output activity during the rotate instruction cycle. The remainder of the rotate command is described in the paragraphs that follow. Figure 4-24 is a functional block diagram of the rotate and sign extend operation.

Rotate Input Selection

Selection of the source of the 32-bit, 4-byte string that is to be rotated is controlled by bits FW40, FW39, FW38 and FW37 of the firmware word latched into the instruction register. The same sources as the ALU are possible, but there are only two normally used sources; the "X" register and the memory read register. Usually, the memory read register is the source when the data is coming from memory or a peripheral device (prior to processing), while the "X" register is the source for data (following processing), for data going back to memory or a peripheral device via the memory write register (refer to Figure 4-4).

Note that for either input, the desired data must have been loaded into the source register "X" or memory read during an instruction cycle previous to the rotate instruction cycle. For either input, the length of the input string must be qualified. This qualification is controlled by bit FW53 of the firmware word latched into the instruction register. This bit is a "pointer" to the qualification data. The bit patterns are:

<u>Bit</u>	Qualification
53	
0	Word length is contained in "FW" (Explicitly)
1	Word length is contained in "KK" (Referenced)

"KK" is a word length parameter contained in the source assembly instruction (operations system assembly code) from which the firmware word was derived. "FW" is a word length contained in the firmware word itself in the field consisting of bits FW51 and FW50. These two bits provide the qualification of the four possible words (to be rotated), and lengths. The bit patterns are:

Bit	Qualified Word Length
51 50	
0 0	1-Byte
01	2-Bytes
10	3-Bytes
1 1	4-Bytes

The final piece of information regarding the input string that is needed by the rotate circuits is the location of the most significant byte of the input, i.e., the arrangement of the bytes in the memory read register.

This arrangement is a factor of how the word was stored in memory. This information is derived from the memory address of the most significant byte of the input string. This address (and the implied byte arrangement) is referred to by an "address pointer." This pointer is embodied in bits FW58 and FW57 of the firmware word latched into the instruction register. These two bits reference the register(s) that contain(s) the memory address of the data being brought into the memory read register from memory. The bit patterns are:

Bits Referenced Address Source

58 57

0	0	Hardware	Address	Register	1	(HARl)	
---	---	----------	---------	----------	---	--------	--

0 1 Hardware Address Register 2 (HAR2)

```
1 0 HAR1-HAR2 (HAR1 minus HAR2)
```

1 1

In summary, with the following information:

- Input data source, usually the "X" register or memory read register,
- (2) The length of the word to be rotated, and,
- (3) The word byte arrangement.

The rotation circuits can perform the rotation of the desired number of bytes. The direction of rotation (left or right), however, is commanded separately as described in the following paragraph.

Rotate Operation Selection

0

Rotation is commanded by bits FW56 and FW55 of the firmware word latched into the instruction register. These two bits command the direction of rotation (right on input from memory and left on output to memory) plus the "fill" facility, and a "straight through" (no rotation) when the input/output word is coincident in the proper arrangement. The bit patterns are:

BitsRotation Command5655000101101111111111

In the case where a right rotation is being performed on a value to align it for ALU processing, the "sign-extend" or "zeroextend" facility can be invoked for ALU processing. The sign bit must be in the leftmost bit position. The sign-extend facility performs the desired transportation of the sign bit. In the same manner, a "zero bit" can be extended instead of the sign bit. Sign bit extension is controlled by FW54 while zero bit extension is controlled by FW52, along with FW54 = 1. The bit patterns are:

Bit	Sign Extend Command	Bit	Zero Extend Command
54		52	
0	No Sign Extend	0	No Zero Extend
1	Invoke Sign Extend	1	Invoke Zero Extend

Note: Both bits must be set to perform the zero extension.

Rotate Output Selection

The output of the rotation circuit is a 32-bit, 4-byte string. This output is placed on the CPU destination bus. Destination selection is controlled by bits FW36, FW35, FW34 and FW33 of the firmware word latched into the instruction register. These are the same as the ALU destinations. Normally the only two destinations used for rotate are the memory write and the "X" register.

Bits	Output	Select

34 33

- 1 0 Memory Write Register
- 1 1 "X" Register

Note: These output selections are obtained with bits FW36 and FW35 both zero.

Rotate, Special Case

The rotate logic is used to support a special case requirement in the ALU. The rotate, type A command, is invoked with FW49 to latch two data word length lines. These two lines, LWDLNO and LWDLNI are used on the ALU to determine negative sign bit and overflow operation. This allows the ALU to make these decisions on byte boundaries. Refer to Figure 4-24 for an overview. A type "B" control command with FW23 low is required to clear these latched two lines.

ADDRESS COMPUTATION OPERATIONS

In the REALITY system, the management of the main memory resource centers on the principle of keeping in main memory only the information (instructions and data) that is needed at the time. When it is not needed immediately, the information is stored on disc. Information is then, as required, moved back and forth between disc and main memory in "packets" that consist of 512 bytes referenced by its frame address. Specific data value is also referenced by a displacement within the frame. When a frame is moved from disc to main memory, it is placed in whatever frame space is available. Once in memory a piece of information in the frame must now be referenced by both its displacement and the location of the frame in the main memory, i.e., its location in the frame with respect to the main memory address of the first byte of the frame. Therefore, it is the function of the address computation circuits to provide an absolute main memory address.

The displacement concept is made up of three components. First, data is always referenced by a base register and, second, a displacement away from the base register.

NOTE: The base register, whose value is stored in A/RFILE, need not point to the first byte of a memory buffer/frame. It may have a displacement component from the beginning of the frame.

The third component of the displacement has to do with whether a frame is in linked or unlinked format. In unlinked format, all 512 bytes of a frame are available, with the first available byte being called "byte zero." In this case, there is no third displacement component. If a frame is in linked format, only the last 500 bytes are available and the first of the available bytes is called "byte 1." Therefore, there is a displacement of eleven which must be added to the already computed displacement to generate the actual memory address of the data. The address computation circuits do not deal with the third component of displacement because this is handled by the CPU ALU when converting from disc address to main memory address.

The address computation process is used whenever an operand is being fetched from main memory, i.e., being placed in the memory read register for processing in the subsequent instruction cycle.

A firmware address computation instruction causes an operation that uses:

- (a) A base memory address at the very beginning of the frame or within the frame in which the operand is located.
- (b) The "displacement," or the position in the frame of the beginning bit/byte of the operand with respect to the base memory address.
- (c) The length of the operand, and:
- (d) The operand logical boundaries (bit, byte, multibyte).

The created instruction then causes the address computation circuits to compute the absolute address of the operand and to load this address into one of the two hardware address registers. This address is then used to fetch the operand from memory to the memory read register, making it available as an ALU input. A simplified functional block diagram of the address computation circuits is shown in Figure 4-25.

In order for an address computation to be valid, the selected location in the address register file must have been put into the attached form by a prior ALU operation. This means that the virtual address, consisting of a frame identification (FID) and a displacement, is converted to a main memory address. During address computation the displacement, added to the attached register, is either derived from the instruction (DSPL1, DSPL2) or provided by the ALU (ALUDSP) and is not the same as the displacement contained in the virtual address.



- 1. A/R FILES
- 2. ADDER
- 3. FLAGS
- DISPL. SEL/MOD
 FILE ADDR SELECT



Figure 4-25. Address Computation (Top Level)

The general expression for an address computation contains the following four items:

Computed Content of Displacement Added Address = Selected + Factor + Constant Address Register File Location

Each of these items has many variations, which are controlled by firmware bits, and by KK (from RNI).

In order to facilitate describing these variations, the general expression shown above can be illustrated in its two basic formats:

General Expression

Computed Address	-	Content of Selected Address Register File Location	+	Displacement Factor	+	Added Constant
		Decarion				

Basic Format

- (a) ADC = C r(x) + DSPLY SHIFT + Constant Destination
- (b) ADC = C r(x) + RDSPLY 1 + ConstantDestination

The two basic formats are the same except for the displacement factor where RDSPLY is a special case of displacement shift. To see an overview of all firmware command fields used in address computation refer to Figure 4-23.

Address Register File

The address register (AR) file, shown toward the upper center of Figure 4-26, is a 24-bit-wide by 16-register-deep memory for storing base addresses. (A base address is a main memory address.)

The first register in the address register file (ARO) always contains the base address for the current (i.e., now executing) program control block (PCB). The second register in the file (AR 1) always contains the <u>base address of the current program frame</u>. The remaining registers are not dedicated.


Figure 4-26. Address Register File

The AR file can be loaded by the CPU or from the result of an ADC operation. When it is loaded, bits 0-11 of the input (base addresses) to the AR file is supplied by either the CPU bus (ALU) or from the output of the address computation process. Bits 12-23 are always supplied by the CPU bus. Therefore, bits 12-23 are never updated by an address computation operation.

Base Address Selection (AR File Output)

The selection of one of the 16 base addresses from the AR file is controlled by bits FW52, FW34, and FW33 of the firmware word latched into the instruction register. These three bits select one of three 4-bit registers that contains an address of an AR file register, which in turn contains a 24-bit main memory base address. The bit patterns are:

Address File Source	<u>Fir</u>	mware	Bits
R Selection (RX)	52	34	33
R ₁	0	0	0
^R 2	0	0	1
ALUR (RC)	0	1	0
ALUR (RC)	0	1	1
R = 0	1	х	х

Rl and/or R2 are loaded with 4-bit addresses from the RNI circuits. ALUR is loaded with a 4-bit address from the ALU (CPU bus). Rl and R2 are the most often used sources while ALUR is provided as an address source so that instructions that implicitly reference an AR file register can be handled. Whichever source is selected, the 4-bit address is then used to address the output and/or input of the AR file. The 24-bit base address (AR file output) is directed through another register that allows only the lower nine bits of the base address to be combined with the appropriate displacement factor as discussed.

The selected AR file address, on its way to the AR input/output control circuits, is intercepted by a group of circuits that allow this address to be forced to zero, i.e., to access the base address (in ARO) of the current program control block (PCB). The "force-to-zero" is commanded by bit 52 of the firmware word.

Displacement Selection

As previously mentioned, locating an operand in main memory requires both the base address of the frame in which it resides, and its relative position (displacement) in the frame. Obtaining this displacement is controlled by bits 51, 36, and 35 of the firmware word latched into the instruction register. These bits select one of three 8-bit registers that will contain a frame displacement factor, or force displacement values of 0 or 4.

The displacement selection is controlled by firmware bits 51, 36, and 35 as follows:

	Firm	ware	<u>Bits</u>
Displacement Selection	51	36	35
DSP 1	0	0	0
DSP 2	0	0	1
ALU DSP	0	1	0
DSPL = 4	0	1	1
DSPL = 0	1	x	x

DSP1 and/or DSP2 are loaded with 8-bit displacement factors from the RNI circuits. ALU DSP is loaded with an 8-bit displacement factor from the ALU (CPU bus). DSP1 and DSP2 are the most often used sources while ALU DSP is provided (in conjunction with ALU R described previously) as a displacement source for instructions impliciting referencing a base address. The output of the displacement source is "preprocessed" by a shifter and/or an adder before being combined with a base address as discussed in "Memory Address Destination Selection."

The displacement can be forced to zero. This "force to zero" is commanded by bit 51 of the firmware word. When this bit is a 1, the output of the selection process (i.e., the 4.1 multiplexing circuits) is inhibited, effectively causing all zeros to be sent to the length processing address (see "Displacement Adder" section).

In conjunction with the displacement selection, the hardware uses the lower three bits of the selected displacement to create the displacement bit mask, which is an "external" input to the ALU (bits 40-37 equal 1110, respectively). This mask is generally used in bit operand operations and consists of 32 bits in which the lower eight are significant. Bits 31-8 are always ls.

The lower three bits of the selected displacement are used to address one of the eight bits (0-7) of the mask, whose bit is reset to zero while the other seven default to 1s. The bit mask can then be used to isolate the addressed bit in the byte (in an ALU logical operation, for example).

Displacement Shifting

The selected displacement factor is sent to multiplexing circuits in three forms: (1) as is, (2) shifted one bit left, and (3) shifted three bits right. The "as is" form indicates that the operand is one byte in length.

NOTE: Since the displacement value is embodied in eight bits, a 1-byte operand must be located within the first 256 bytes of the frame. However, this restriction can be circumvented by having the base address point to a byte other than the frame's first byte.

The "one bit left" form indicates that the operand is either two, four, or six bytes in length. Shifting left one bit of the displacement effectively doubles its value, and thus automatically provides a 2-byte, or word displacement into the entire 512-byte, 256-word frame. The "three bits right" form indicates that the operand consists of a single bit.

NOTE: Since the displacement value is embodied in eight bits, a 1-bit operand must be located within the first 256 bits, i.e., the first 32 bytes of the frame. However, this restriction can be circumvented by having the base address point to a byte other than the frame's first byte. Shifting right three bits of the displacement effectively divides its value by eight.

Shifting is controlled by bits 57 and 56 of the firmware word latched into the instruction register. Bit 58 specifies whether the shift control is to be explicitly determined by bits 57 and 56 of the firmware word (bit 58 = 0) or implicitly controlled by a reference to the KK field of the current software instruction (bit 58-1). The KK field is a 2-bit field that will contain one of the following length indicators.

- KK Operand Length
- 00 l Byte
- 01 Word (or "Tally"), i.e., 2 Bytes
- 10 Double Word (or "Tally"), i.e., 4 Bytes
- 11 Triple Word (or "Tally"), i.e., 6 Bytes

When bit 58 = 1 (with the operand length and required shifting) is determined from KK, bits 57 and 56 must both be 0. When bit 58 = 0, operand length (and shifting) is then explicitly determined by bits 57 and 56.

The bit patterns are:

Displacement Shift	RNI Lengt ^{KK} 1	l Word th Input ^{KK} 0	KK or FW Select	Firm 58	ware 57	Bits 56
None	0	0		0	0	0
Left l (X2)	0	1		0	0	0
Left l (X2)	1	0		0	0	0
Left l (X2)	1	1		0	0	0
None	х	x		1	0	0
RDSP 1	x	x		1	0	1
Right 3 (-8)	x	x		1	1	0
Left l (X2)	x	X		1	1	1

In the above list, note that bit pattern Ol is associated with R DSP. R DSP is a special case where a displacement into AR file is being furnished for the purpose of accessing the contents of a virtual address register in the program control block frame. For R DSP, the displacement factor takes on the form:

RDSPL = 100 + 8 X R

The output of the displacement shift control circuits (signifying both frame displacement and operand length) is then sent to the "pre-adder." For RDSP, the R is determined by firmware bits 36, 35.

		Firmware	Bits
R		36	35
R ₁		0	0
^R 2		0	1
ALUR	(RC)	1	0
ALUR	(RC)	1	1

Pre-Adder

The pre-adder adds one of four constants to the supplied displacement factor.

Add Zero (+0): Adds zero to the displacement factor affecting no alterations. This is the function most commonly performed by the pre-adder when the operand is one of the standard length (one bit, or two, three, or four bytes).

Add Two (+2): Adds two (bytes) to the displacement factor. This function is used for a 6-byte operand. It serves to access the four least significant bytes first, to be followed by a subsequent accessing of the remaining two bytes. Remember that the ALU handles 32-bit, or 4-byte words, maximum.)

Add Four (+4): Adds four (bytes) to the displacement factor. This function is used when scanning multibyte character strings. It serves to access successive 4-byte segments of a multibyte character string in the forward (ascending address) direction.

Subtract Four (-4): Subtract four bytes from the displacement factor. This function is used when scanning multibyte character strings. It serves to access successive 4-byte segments of a multibyte character string in the reverse (descending address) direction.

Pre-adder operation selection is controlled by bits 55, 54, and 53 of the firmware word latched into the instruction register. Bit 55 specifies whether the pre-adder control is to be explicitly determined by bits 54 and 53 of the firmware word (bit 55 = 0) or implicitly controlled by a reference to the KK field of the current software instruction (bit 55 = 1). The KK field is a 2-bit field that will contain one of the following length indicators. Firmware bit 45 controls the addition of one (+1) to the adder independent of the constants added by the pre-adder.

A constant can be added for any address computation. The constant is selected by firmware bits 55, 54, 53, 45 and KK.

	Added Constant	Firm	Firmware Bits			
Table A		54	53	45		
FW55 = 0	0 1 1 2	0 1 0 0	0 1 0 1	0 1 1		
KK is ignored	3 4 5 -4 -3	0 1 1 1 1	1 0 0 1 1	1 0 1 0 1		

Added			
Constant	KK	KK	FW
	1	0	45
0	0	0	0
0	0	1	0
0	1	0	0
+2	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
+3	1	1	1
	Added Constant 0 0 +2 1 1 1 1 +3	Added Constant KK 0 0 0 0 0 1 +2 1 1 0 1 0 1 1 1 1 +2 1 1 1 1 1 +3 1	Added Constant KK KK 1 0 0 0 0 0 0 1 0 1 0 +2 1 1 1 0 0 1 0 1 1 0 1 1 1 0 1 1 1 +3 1 1

Displacement Adder

The output of the pre-adder is combined with the lower nine bits of the base address from the AR file yielding the lower 9 bits of the memory address. The upper 15 bits are not modified by address computation since an address computation operation spans only one frame in main memory (512 bytes). For hardware design convenience bits 0 - 11 of the address value are written back into the AR file whenever it is selected as a destination. The remaining bits (12-23) are only loaded from the CPU destination bus.

The output of the adder (bits 0-8) and the rest of the address (bits 9-23) go to CPU destination bus drivers to load to HAR1 or HAR2 as destinations of the address computation operation. The main memory address from the displacement adder is also sent to the "frame error" detection circuits. In conjunction with the KK value (a carry bit [when generated] from the displacement adder), these circuits produce a "frame error" flag whenever the main memory address (including its length) is outside of the current frame. As an example, when the main memory address is lower or higher than the 512 main memory locations containing the current frame. Frame error operation is shown in Figure 4-27.

Memory Address Destination Selection

Selecting the destination(s) for the computed main memory address is controlled by bits 39, 38, and 37 of the firmware word latched into the instruction register. The bit patterns are:

Bits 39 38 37 Memory Address Destinations 0 0 0 No destination 1 0 0 Hardware address register 1 0 1 0 Hardware address register 2 0 1 1 Hardware address register 1 and Hardware address register 2 1 0 0 AR file 0 AR file and hardware address register 1 1 0 AR file and hardware address register 2 1 1 0 1 AR file and hardware address register 1 and 1 1 hardware address register 2



Figure 4-27. Address Computation Block Diagram

When one of the selections is made involving the AR file, it must be remembered that the computed address will be written back into the same AR file register from which the base address was extracted. Only bits 0-11 are written back.

Address Flags

The address register file consists of sixteen 24-bit address registers (refer to Figure 4-28). Associated with each of these registers (i.e., with the addresses contained in them) is a group of four flags. These flags are maintained in a register file consisting of sixteen 4-bit flag registers (see Figure 4-29). Whenever an address computation is commanded involving an address register file register, that register's corresponding flag register contents are automatically read, passed through the flag processing circuits and returned, altered or unaltered, to the same register in the flag register file.



Figure 4-28.

ADC Flag Function



REGISTER & FILE LOAD CONTROL

Figure 4-29. Address Comp Block Diagram

In addition, these flags can be accessed (i.e., passed through the flags processing circuits) independent of a "formal" address computation operation by "no-op"-ing the address computation part of the command. While in the flags processing circuits, the address flags can be left unaltered, set/rest individually or as a group (set/clear flags control), and/or forwarded for testing (HAR-1 flags). The flags themselves have the following meanings in the "set" (1) condition.

Flag ID Denotation

- 0 <u>Attached</u>: Corresponding AR file register contents (address) are a main memory address.
- Linked: Corresponding AR file register contents (address) are an address in a "linked" frame.
- 2 Write required: Corresponding AR file register contents (address) are an address in a frame in main memory that must be written back to disc (i.e., disc file update) before the frame can be released.
- 3 Currently unassigned.

Flags processing is accomplished as part of an address computation operation. Selection of the appropriate flags register (FLO-FL15) is coupled to the selection of the address register (ARO-AR15). For example, if AR7 is referenced for an address computation operation, then FL7 is implicitly controlled by bits 49, 48, and 47, 46 in conjunction. Bits 49 and 48 in the instruction register direct the setting/resetting of the flags. The bit patterns are:

Bits

- 49 48 Flags control
- 0 0 No-op (Return flags unaltered)
- 0 1 Clear (Reset all flags to zero)
- 1 0 Set (Set specified flag to 1)
- 1 1 Reset (Reset specified flag to zero)

Bits 47 and 46 in the instruction register are used to specify a particular flag when the set (10) or reset (11) control is indicated in bits 49 and 48.

The bit patterns are:

Bits

- 47 46 Active flag
- 0 0 0 (Attached)
- 0 l l (Linked)
- 1 0 2 (Write required)
- 1 1 Unassigned

Bit 50 in the instruction register controls a 2:1 flag file input multiplexor (refer to Figure 4-30). This multiplexor usually passes a processed flag set from the control circuits back to the flags register file register from which it was accessed (bit 50 = 1). However, it can instead pass (bit 50-1) the contents of the "NOT HAR1 FLAGS" register (RFLGO-3). This register is a holding device to allow a set of flags (accessed in a current instruction cycle) to be read back to the flags register file to a different (than the one from which it was read) register on a subsequent instruction cycle. For the instruction accessing the flag set, the flag register is specified in reference to the address register file selection in the address computation operation part of the instruction.

For the instruction returning the flag set to a different flag register, the address computation operation is "no-op"-ed except for the reference to the address register (bits 34 and 33) whose corresponding flags register is to receive the flag set.

Again, referring to Figure 4-30, when a flags register is accessed, it is sent to two of three available places: the set/ clear control circuits and either the HARl or NOT HARl register is determined by that part of the associated address computations operations dealing with the destination selection. Specifically only NOT HARl is loaded when bit 37 of the address computation destination selective bits (39-37) is zero, and only HARl is loaded when bit 37 is 1. A summary of all flag update operations is shown in Table 4-30.



Figure 4-30. ADC Flag Logic

B-TYPE OPERATIONS

There are seven B-type operations: shift, memory read/write, multiply, divide, character test, flags control and CPU control. Refer to Figures 4-31, 4-32, 4-33, and 4-34 for a detailed breakdown of the B-type commands. There are certain restrictions in using B-type with A-type operations, i.e., not all combinations are valid. In addition, in some cases a specific B-shift statement is mandated by the preceding A-type operation, i.e., a B-type shift statement with an A-type ALU statement having an ALU output shift. These restrictions and mandates are covered in more detail as they apply.

B-Type Operation Selection

Selecting one of the seven B-type operations is controlled by bits FW32, FW31 and FW30 of the firmware word latched into the instruction register. The bits patterns are:

FW	Bits		Command
32	31	30	
0	0	0	No operation
0	0	1	Memory read/write
0	1	0	CPU control
0	1	1	Flags control
1	0	0	Shift control
1	0	0	Character test
1	1	0	Divide
1	1	1	Multiply

B-Type Shift Operations

Whenever an A-type ALU operation involving the shifting of the register file and/or Q register inputs is commanded, it must be accompanied by the B-type shift operation that handles the bits being shifted in and/or out of the string being shifted. A-type shifting commands are controlled by bits FW61, FW60, and FW59 of an ALU operation, whose bits control the selection of the ALU output destinations. The following lists the A-type ALU output destination selections that involve shifting:





5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			MICF	OSE	QUEN	ICER	(

Figure 4-31. CPU Firmware Word: A Types ALU and Rotate



WHEN "1", THIS COMMAND IS A READ OPERATION -WHEN "0", IT IS A WRITE OPERATION. REFERENCES THE ADDRESS (MEMORY OR PERIPHERAL-DEVICE) OF THE OPERAND BEING READ/WRITTEN. CAN BE HARDWARE ADDRESS REGISTER 1 ("0") OR 2 ("1").

FIELD OF THE PRESENT SOFTWARE INSTRUCTION.

4-107

Figure 4-32. CPU Firmware Word: Address Comp and Memory R/W

BITS 26-25 (LGTH FIELD), OR WHEN "0" IMPLICITLY DEFINED BY THE "KK"

PERIPHERAL DEVICE RATHER THAN MEMORY (WHEN "0"). INDICATES THE LENGTH OF THE OPERAND BEING READ/WRITTEN. TABLE 4-19 WHEN "1", DETERMINES THE OPERAND LENGTH IS EXPLICITLY DEFINED BY

WHEN "1" INDICATES THAT THIS READ/WRITE OPERATION IS FROM/TO A

REMAINS UNTIL THIS BIT IS "O" IN A SUBSEQUENT READ/WRITE INSTRUCTION.

WHEN "1", GIVES CONTROL OF THE MEMROY BUS TO THE CPU ONLY. CONTROL



Character Test, Multiply, Divide, Flags Control and CPU Control Figure 4-33.



A-Fie	ld FW	Bits	A-Commanded Shifts
61	60	59	
1	0	0	Input to register file is shifted right l bit
			Input to Q register is shifted right 1 bit.
1	0	1	Input to register file is shifted right l bit.
1	1	0	Input to register file is shifted left l bit.
			Input to Q register is shifted left l bit.
1	1	1	Input to register file is shifted left l bit.

It should be noted in the above that when both the register file and Q register inputs are shifted in the same instruction, the shifts are in the same direction, both left or both right. One cannot be shifted left and the other right in the same instruction.

In any left or right 1-bit shifting operation, one bit is shifted out of the string at one end while the bit position at the other end is vacated. On a left shift, the most significant bit is shifted out while the least significant bit position is vacated, which effectively doubles the value. On a right shift, the least significant bit is shifted out while the most significant bit position is vacated, which incidentally, effectively halves the value. The bit shifted out is latched into a holding flipflop for disposition during the current or next instruction cycle as needed.

B-type shifting control involves controlling the input to the vacated bit position (LSB on left shift, MXB on right shift). As the positions in the register file and/or Q register inputs are vacated by the A-type shift control, the B-type shift operation then loads the vacated position(s) with a predetermined bit system. Through hardware design, these latter bits include status bits (carry, sign) and the bits being shifted out of the register file and/or Q register inputs by the current shifting operation (cyclic shifts) of the ones from the previous shifting operation (linked shifts).

4-113

The input bit loading control for the register file and the Q register is controlled by bits FW27, FW26 and FW25 for the RAM shift, FW24, FW23, and FW22 for the Q shift. The two sets of firmware bits are employed in pairs in any appropriate combination. Refer to Table 4-26 for the RAM shift control functions. The hardware is implemented so that FW60 will enable the "left" shift, and FW60/ will enable the "right" shift of the 8:1 multiplexors. Refer to Table 4-25 for the Q register control functions.

The B-type shift control fields (bits FW27-FW25 and FW24-FW22) are also used in conjunction with B-type multiply and divide commands (see multiply and divide sections, respectively). These shift controls must be employed for the correct linking of the repetitive ALU functions that are invoked by the multiply and divide operations.

MEMORY READ/WRITE OPERATIONS

The CPU accesses main memory through the mechanism of the read/write operations. Data accesses to memory consist of full cycle reads or write, which take 600 nanoseconds to complete for either function. The memory address and control must be ready when the memory cycle starts for both read and write data. On a memory write, the data value can be loaded into the memory write register as late as the next firmware instruction after the write command. Refer to Figure 4-35 for an overview of the memory write control transfer function.

The memory read operation causes a 4-byte segment to be transferred from memory to the memory read register. From this register, it is routed to the ALU (where it can be used just asit came from memory) or most generally, it is routed to the rotate circuits for proper arrangement according to its length. The memory write operation causes a 1- to 4-byte segment in the memory write register to be transferred back to memory. This register is loaded from the ALU (when the ALU output can be returned to memory just as it is) or, most generally, it is loaded from the rotate circuits (counter-rotation) for proper arrangement for its return to memory. All memory reads involve four bytes, regardless of the length of the operand being accessed (1 bit, or 1, 2, 3, or 4 or more bytes). Refer to Figure 4-4.

The memory data address is contained in one of two hardware address registers (HAR), designated HAR1 and HAR2. These can be changed to another address on the third command following the start of the memory command without losing the address associated with the start memory command. The HAR can be set on the same command as the memory command. On a read memory operation, the data is automatically loaded into the memory read register on the fourth clock after the start memory pulse, so it is available for use by the CPU on the fifth clock.

HAR		KI F	K or WWDL	Byte Length	W1 E1	rite nable	Byte es	9	Location Where Data Is Written
1	0	1	0		3	2	1	0	Into Memory
0	0	0	0	1	1	0	0	0	x
		0	1	2	1	1	0	0	xx
		1	0	4	1	1	1	1	xxxx
		1	1	3	1	1	1	0	xxx
0	1	0	0	1	0	1	0	0	
		0	1	2	0	1	1	0	
		1	0	4	1	1	1	1	X X X X I
		1	1	3	1	0	1	1	
1	0	0	0	1	0	0	1	0	
		0	1	2	0	0	1	1	
		1	0	4	1	1	1	1	X X X X X
	-	1	1	3	1	0	1	1	X X X X X
1	1	0	0	1	0	0	0	1	
		0	1	2	1	0	0	1	X X
		1	0	4	1	1	1	1	
		1	1	3	1	1	0	1	

Figure 4-35. Memory Write ControlTransfer Function

On a write data command, each of the four byte fields in the memory can be separately enabled for a write, thus providing the capability to write 1 to 4 bytes in memory. The selected address register HAR points to the most significant byte of the data. The memory has a split field address bus that causes memory bytes to the left of the most significant byte to be addressed in the next higher double word location of the memory. This makes it possible to read or write a full 32 bit double word in one memory cycle regardless of the byte address value, as long as the entire double word to be accessed is in the same 512 byte frame of memory.

Memory addresses are computed by the address computation logic, under direct control of the firmware, or can be loaded directly from the CPU into either memory address register. The rotate circuits are then employed, when required, to arrange the operand in the proper configuration for its length.

Memory writes involve only the exact number of bytes comprising the operand being committed to memory. The hardware address registers (HAR1 and HAR2) again provide the address where the operand will begin to be written, the most significant byte. The data being written is first loaded into the memory write register via the CPU destination bus either from the ALU or from the rotate circuits. With the write, all four bytes of the memory write register are impressed on the memory bus, but only the specific number of bytes comprising the operand are written to memory. Refer to Figure 4-36 for an overview of the memory read/write operation.



Figure 4-36. Bus Controller and Memory Word Control Interface diagram

Selection of a read/write operation is controlled by a "001" in bits FW32, FW31 and FW30 of the firmware word latched into the instruction register (refer to Figure 4-32). Selection of a read or write is controlled by bit FW29, where "0" commands a write and a "1" commands a read. Bit FW28 references the memory address of the data being read or written. When bit 28 equals "0," the memory address of concern is contained in hardware address register 1, when bit FW28 equals "1," the address is in hardware addresses register 2.

The length of the operand read from or written to memory is specified implicitly (bit FW27 equals zero) or explicitly (bit FW27 equals 1). When bit FW27 is zero, operand length is referenced from the "KK" field of the assembly instruction software. When bit FW27 equals 1, the operand length is specified by bits FW26 and FW25. The bit patterns are:

FW	Bits	Operand Length
26	25	
0	0	l byte
0	1	2 bytes
1	0	4 bytes
1	1	3 bytes

By way of reminder, the "KK" length specifiers are:

<u>"KK</u>		Operand Length
0 0 1	1 1 0	l byte Word (or tally i.e., 2 bytes Double word (or tally) i.e., 4 bytes
1	1	Triple word (or tally) i.e. 6 bytes (this will be interpreted as 3 bytes by the memory write control)

Memory Write Byte Enable

Four lines are provided to the memory to enable writing of any combination of bytes. These lines can be controlled directly by firmware, or the firmware can specify hardware control of write byte enable, according to the following:

Write Byte Enables

- (a) KK HAR2 01
- (b) KK HAR2 01
- (c) FW WD Length HAR1 01
- (d) FW WD Length HAR2 01
- (e) Direct firmware length

Write byte enables and byte locations where data is written into memory are shown in Figure 4-35.

Bit FW24 of the firmware word latched into the instruction register is the input/output (I/O) attention flag. When this bit equals one, it indicates that data on the memory bus is being communicated to/from a peripheral device rather than memory. For a write operation (bit FW29 = 0), data is being transferred from the memory write register to a specified peripheral device. For a read operation (bit FW29 = 1), data is being transferred from a specified peripheral device to the memory read register. In both operations, the device is specified by the lower eight bits of HAR1 and HAR2 (as determined by bit FW28), whose eight bits constitute the device address.

Bit FW23 of the firmware word latched into the instruction register is the hold bus command (HDBS). When this bit equals one, the firmware directs that no other system component except the CPU (i.e., ALU) can gain control of the memory bus until the firmware "releases" it (with bit FW23 = 0) in a subsequent B-type memory command firmware word. During the control period, "burst mode" transfers to/from the CPU from/to memory of peripheral devices can occur. Also during the control period, the memory unit can "access" (but not control) the memory bus for the purpose of a "refresh memory."

CHARACTER TEST OPERATIONS

The character test operations permit the searching of memory for specific characters, or bytes. (Character and byte are synonomous in this contest.) The searching is accomplished by making a comparison between a pre-determined byte pattern and memory data in 4-byte segments in ascending (forward) or descending (backward) address order.

The byte patterns that can be searched consist of four constants representing delimiters, and three optional variable patterns supplied by the firmware. By design, special purpose hardware is implemented in the system that performs the comparisons for the matching of memory data with the constants.

The search (i.e., matching) methodology for the constants is as follows: The memory data being searched is retrived from memory in a 4-byte segment and loaded into the memory read register. This register is then simultaneously compared via the CPU source bus with each of the four constants. A match with each of the target bytes is compared.

The search (i.e., matching) methodology for the variable is as follows: The one to three target variables are "filled" into one to three file registers (i.e., each byte is duplicated four times). The memory data to be searched is retrieved from memory in a 4-byte segment and loaded into the memory read register. Then the memory read register contents are compared via the CPU source bus with one, two, and/or three of the variables in the character test hardware for determination of a match.

The match test is done on a subsequent firmware clock. When a match occurs, a "conditional-met" signal is set along with the byte address (0-3) of the memory byte involved in the match. If more than one byte of the 4-byte memory segment matches the target byte, the condition-met signal and address are returned only for the "high-order" byte that made the match (i.e., the most significant matched byte in a forward search [ascending memory address order]) or the least significant matched byte in a backward search (descending memory order).

Character testing is controlled by a mask, which is set by the ALU. Refer to Figure 4-37 for the mask format. Notice that the first three outputs VRMB1, VRMB2 and VRMB3 are used to interrogate variable patterns. The terms FXMB1, FXMB2, FXMB3 and FXMB4 are used to test for "fixed patterns." The term "TORF" makes the decision to test for either a matched or non-matched condition (true or false).



Figure 4-37. Character Test Block Diagram
A B-type character test operation is commanded by FW32, FW31/ amd FW30, respectively, of the firmware word latched into the instruction register. Testing of the memory data against the four constants is controlled by bit FW29. When bit FW29 = 1, the constants are tested for a match against memory data supplied to the memory read register on a previous instruction cycle. A variable to be tested for a match is controlled by bits FW27 and FW26. The bit patterns are:

Bit	ts	Variables	to	be	Used	in
		Searching	foi	c a	Match	
27	26					
0	0	NOP				
0	1	SC0				
1	0	SC1				
1	1	SC2				

Note that in the same character test command (firmware word), all the constants can be tested along with one of the variables. When two or three of the variables are to be used in the test, the second and third variable must each be specified in a subsequent firmware word.

In the previous discussion, it was stated that all four bytes of memory data were simultaneously compared with four identical target bytes. Additionally, it is possible to specify in the firmware which bytes of memory data (from 1-4 in any combination) are enabled for testing. This is specified by bits FW25, FW24, FW23, and FW22. The bit patterns are:

FV	V Bi	Lts		Memory	Data By	tes To Be	Tested
25	24	23	22	Byte3	Byte2	Bytel	Byte0
0	0	0	0	X	X	X	х
0	0	0	1	X	х	х	
0	0	1	0	X	х		х
0	0	1	1	Х	х		
0	1	0	0	X		Х	х
0	1	0	1	Х		х	
0	1	1	.0	Х			х
0	1	1	1	Х			
1	0	0	0		х	х	х
1	0	0	1		Х	X	
1	0	1	0		х		х
1	0	1	. 1		Х		
1	1	0	0			x	х
1	1	0	1			х	
1	1	1	0				X
1	1	1	1				

Bit FW28 of the firmware word is provided to initialize (i.e., reset) the condition-met signal. This signal should be reset prior to a character test operation. The reset is commanded when bit FW28 = 1.

> NOTE: This bit cannot be used to clear the conditionmet signal in the same instruction cycle that calls for a character test.

MULTIPLY OPERATION

As described in the ALU section, the arithmetic logic unit performs only two basic mathematical functions, addition and subtraction, besides its shifting and logical functions. Therefore, the process of multiplication must be affected with these limited capabilities that imply a lengthy series of instructions. However, there exists a method where the number of required steps can be lessened. To permit use of this algorithm, special purpose hardware, in conjunction with a B-type command, is provided. For this usage, the "X" register is equipped with a 1-bit-right-shift capability and an extension bit latch which is a 1-bit holding device to receive the "X" register's right-most bit when this register's contents are successively shifted right one bit during the execution of the algorithm. A simplified functional block diagram of this multiplication implementation is shown in Figure 4-38. The methodology involved in Booth's algorithm can be briefly expressed as follows:

The multiplicand is placed in an ALU file register.

The multiplier is placed in the "X" register.

NOTE: Multiplicand and multiplier are both 32-bit words. If either value was less than 32 bits, it would have been filled by the "sign extend" function of the rotate circuits.

One or more ALU file registers are cleared to receive the partial product (ultimately, the full product at the end of the operation). Then, the multiply set instruction (with appropriate ALU commands and shift intructions) is executed 32 times with each instruction execution, the "X" register is shifted right one bit with the extension bit playing the key role in the operation.

Multiplication Using Booth's Algorithm

Booth's algorithm was implemented to multiply two N-bit two's complemented numbers yielding a 2N-1 bit two's complement result. No correction cycle is required for negative numbers. Multiplication using this algorithm is implemented using the operand register that may be shifted right, and a single-bit extension on the least significant end of the operand register. For a 32-bit by 32-bit multiply yielding a 64-bit result (duplicated sign bit) the steps are as follows:

- (a) Place multiplier in operand register ("X" Reg), and clear extension bit.
- (b) Place multiplicand in a reserved ALU file register.
- (c) Multiply step (see Table 4-32) 32 times.
- (d) Store the partial results in the ALU file register.

For a 64-bit by 64 bit multiply yielding a 128-bit result, the steps are as follows:

- (a) Place lower 32-bits of the multiplier in operand register. Clear extension bit.
- (b) Multiply step (see Table 4-32) 32 times.
- (c) Place upper 32-bits of multiplier in operand register. Do not clear extension bit.



(d) Multiply step (see Table 4-32) 32 times.

Figure 4-38. Multiply Block Diagram

TABLE 4-32

Multiplicand	Product	Multiplier, Ext.	Operation
0100	00000000	1001,0	
	-0100		1,0 - Subtract
	11000000		
	11100000	0100,1	Shift
			0,1 - Add
	00100000		
	00010000	0010,0	Shift
	00001000	0001,0	0,0 - Shift only
	-0100		1,0 - Subtract
	11001000		
	11001000		
	11100100	000,1	Shift
0100 = +4			
1001 = -7			
11100100 = -28			

MULTIPLICATION EXAMPLE USING BOOTH'S ALGORITHM

Similar procedures may be used for other multiplier/multiplicand lengths. The multiply step used is a conditional instruction that executes differently depending upon the value of the least significant bit of the operand register and the extension bit. The following example lists the operation(s) performed for the four combinations of these two bits:

<u>XR00</u>	EXBT	Operation (modified Type A Function CTL)
0	0	Arithmetic shift right only
0	1	Add multiplicand then arithmetic shift right
1	0	Subtract multiplicand then arithmetic shift right
1	1 .	Arithmetic shift right only

Addition or subtraction of the multiplicand is done with the most significant portion of the product. At the same time the partial product is shifted right (always arithmetic) the operand register and extension bit are shifted right. For multiple word multiplicands, the multiply step is executed multiple times per multiplier bit. The operand register shift is therefore not automatic. The following example illustrates the algorithm by multiplying two four-bit numbers:

(+4 times -7 yielding -28)

Multiply Implementation

The B-type multiply function is complemented by a modified Atype ALU operation. The A-type commands affected by multiply are the source and function control. The two specific firmware bits are FW47 and FW53. The equations for these two control terms are:

*INST1 = $FW57+MUL.FW29.\overline{XROO}\oplus EXBT$

 $INST3 = FW53+MUL.FW29.XROO.\overline{EXBT}$

The table for XROO (OPRO) and EXBT represents the effect of altered A-type operations. This modification occurs when the Btype command is in multiply step and firmware bits FW53, FW54, and FW55 are zero. Refer to Table 4-6 of the ALU operation.

The ALU input control selection is changed as indicated by the equation for INSTL. Firmware bits FW57 and FW58 are zero and FW56 is one. Refer to Table 4-7 of the ALU input control to verify the operation.

The carry control operation is modified by the multiply function with a term called "SUBR." The equation for "SUBR" is:

SUBR = MUL.FW29.XROO.EXBT+DIV.QUOT

The "carry control" firmware bits FW43 and FW44 are zero during this multiply step. The carry out line "CO" will be the same as the "SUBR" term. When SUBR = 1, CC will = 1. Refer to Table 4-5 for the carry control operation.

Figure 4-39 depicts the "hardware multiply routine." This is an extract from the firmware diagnostic program, and should prove useful in understanding the multiply function.

*See Figure 4-40 for logic breakdown.

256	· · · · · · · · · · · · · · · · · · ·	*	
250		HARDWARE MULTIPLY ROUTINE	
262		* WRO: OPEPAND * WR1: ACCUMULTOR * WR2.3 * RESULT	
260		*	
270		* PERFORM MULTIPLY	
272		* 32 BY 32 PIT MULTIPLY * WR2,3 = (WRO * WR1)	·
275672780	0047 _0047_0662000600028000 _0048_0800000100028000 0049_1A80400000026000 -0044_1A8040000028000 0048_0F6000FCFFFFFFE0	SB.HMULT MOVE WR1>XREG ADV * MUL RESET ZERO WR3 ZERO WR3 MOVE -32>LOOPCTR	MULTIPLIER IN XREG ************************************
28	· · · · · · · · · · · · · · · · · · ·	*	
222222222222222222222222222222222222222	6 004C 004C 004D 004D 004D 004D 004E 004E 004E 004E 004E	MUL_LOOP ADD WRO_WR2>WR2 MUL_SHIFTX MOVE WR2>WR2 SHFR SIGN MOVE WR3>WR2 SHFR WLNK SHFR WLNK	MULTIPLY DO MULTIPLY/SHIFT/ADD OPERATION ARITHMETIC_RIGHT_SHIFT_ON_PRODUCT LINKED_RIGHT_SHIFT_ON_PRODUCT_LSWER
292292	- <u>004</u> F1664400000028000	LOOP DONE PROBUCT IN WR2,WR3 NOVE WR2>WR2	SHOW-MS-
290	0050 0050 10666000012A000	MOVE WR3>WR3 RTN *	SHOW LS Return
300		* * * * *	

Figure 4-39. Hardware Multiply Routine

DIVIDE OPERATION

The same limitations that applied for the multiply function affect the divide operation. The divide operation was implemented within the capabilities of the arithmetic logic unit. There are four B-type special purpose commands that are used in conjunction with the ALU commands to create a series of instructions that will permit a division operation.

The methodology involved in the divide function can be briefly expressed as follows:

The dividend and divisor (sign-extended as required) are placed in the ALU register file. The dividend must always have twice the number of bits as the divisor. For example, when the divisor has 32 bits and occupies one register, the dividend has 64 bits occupying two file registers. Then, the most significant 32 bits of the divisor are copied from the ALU register file to the "X" register for the purpose (only) of having the "X" register's most significant bit occupied by the divisor's sign bit. One or more ALU file registers are cleared to receive the quotient. The divisor is taken from its register, two's complemented, and the two's complemented number returned to the same (divisor) register. The "divide test" instruction is then performed on the dividend.





Figure 4-40. Multiply/Divide Modification Logic

The division procedure now enters a loop that is executed "N" times where "N" is the number of bits in the divisor. The loop consists of the following steps:

- (a) Shift dividend left one bit.
- (b) Shift quotient left one bit.
- (c) Perform "divide quotient" instruction. This produces one bit of the answer (i.e., quotient). This bit placed in the LSB of the ALU file register assigned to the quotient.
- (d) A "divide step" instruction is performed "N" times, where "N" is the number of "words" minus one of the quotient.
- (e) A "divide test step" instruction is performed, ending the loop.

As stated previously, this loop is performed the same number of times as there are bits in the divisor. With each pass, one bit of the quotient is produced, from MSB to LSB, as defined in step (c). Each time this bit is produced, it is loaded into the LSB of the receiving register in conjunction with a 1-bit left shift of this register's contents. When the procedure ends, the full quotient resides in the receiving register.

For some cases in the divide procedure a "correction" (determined by hardware) is required. This correction involves passing through the "loop" one additional time and making the correction.

The hardware divide function is accomplished by performing an A-type function with modifications provided by the B-type divide command. Refer to Figure 4-41 for an overview of the Btype divide command. As shown, the divide command is invoked when firmware bits FW32, FW31, and FW31/ are raised simultaneously. This now permits other special purpose divide hardware to function during this time. A breakdown of the special divide commands is given in Table 4-23. Firmware bits FW28 and FW29 perform the initialization, arithmetic modification and finalization of the divide operation. The divide command and these mode terms are used to develop unique control functions. There are four control terms developed for divide which are:

QUOT/ = B4F3+XR31 latched INST3 = DIV.QUOT/+FW53 SUBR = DIV.QUOT/+FW53 CRCT (See Table 4-33 and Figure 4-40.)

The quotient term "QUOT/" is data dependent. The data terms acting upon this are B4F3, the ALU sign bit, and XR31, the sign bit of the divisor stored in the "X" register. As indicated by the equations, QUOT/ is integral to developing SUBR and INST3.

The term "INST3" is used to modify the A-type ALU function. The ALU function operation is given in Table 4-6. Firmware bits FW53, FW54, and FW55 are all zero. The function is altered from command "000" to "001" by INST3.

During divide the ALU control for the "carry-in" logic is provided by the control line, "SUBR." Refer to Table 4-5, which is the carry control table. Firmware bits FW43 and FW44 are both zero during this modified ALU operation. The carry-out line "CO" will change from command "00" to "01" by SUBR.

Provision for correction to the divide process is provided by the CRCT control function. The CRCT set-up is shown in Table 4-33. As indicated on this table, the A and B outputs are clocked



B Type Divide Command
Overview

Figure 4-41.

* WHENEVER A CPU LITERAL SOURCE IS SELECTED, THE TYPE B COMMAND IS DISABLED. IN THIS CASE BIT 32 MUST BE SET TO ZERO.

during "divide test only" function. This will set up a sign reference for the ALU output. When the "divide test step" function is engaged, the A output is unaffected while the B output will be clocked through. The test for CRCT correction is enabled after the total divide iterations are completed.

TABLE 4-33

B4F3	B4F3	Device Functio	e on	FW 29	FW 28	Clock A	Clock B	A	В	CRCT
0	1	Divide Tes	st Only	0	1	1	1	1	1	0
1	0	Divide Tes	st Only	0	1	1	1	0	0	0
0	1	Divide Tes	st Step	1	1	0	1	0	1	1
0	1	Divide Tes	st Only	0	1	1	1	1	1	0
1	0	Divide Tes	st Step	1	1	0	1	1	0	1
CRCT=ZERO/ F3 Clocked Divide Only					Ð	F3 Clocke Divide Divide Step	ed on e Test or e Test			
	NOTE :	Refer to	Figure	4-40	•					

CRCT TEST WITH ZERO / = 1

Divide Procedure

(a) Divide test.

(1) Establishes sign of the dividend, (2) determines the first quotient bit.

- (b) Shift dividend (partial remainder) left one bit; also shift quotient.
- (c) Divide quotient step.

(1) Updates quotient by addition or subtraction of 1; (2) for extended length quotients, divide step must be used for upper words of quotient. (d) Divide step.

Updates the remainder by adding or subtracting the 2's complement of the divisor.

- (e) Determine the next quotient bit.
- (f) Repeat steps (a) through (e), a total of "N" times.
- (g) Determine if divide correction is needed.

(1) Correct if dividend sign does not equal remainder sign unless the remainder sign is zero; (2) correct if remainder equals divisor; (3) correct if remainder equals the negative of the divisor.

- (h) If correction is required, repeat steps (c) and (d).
- (i) Overflow is not detectable.

Hardware Divide Subroutine

The "hardware divide subroutine" is shown in Figure 4-42. This extract from the firmware diagnostic programs should provide adequate information to fully understand the hardware

	304	•	* HARDWARE	DIVIDE SUBROUTINE	
	306 307 0051 308 0052 309 0053 310 0054 311 0055	1 C 7480000002 2000 1 C 76 C 0000002 2000 1 F 6 1 20 E 0 C 000002 8000 1 A 80 A 000000 2 8000 1 C 6 C C 2000002 2000	SB.HDIV MOVE MOVE MOVE ZERO MOVE	WR10>WR4 WR11>WR6 1>WR9 WR5 WR6>WR6, (U)	LOAD OPERAND LOAD ACCUMULATOR USED TO DIV STEP QUOTIENT SET-ACCUMULATOR-SIGN
	313	· · · ·	WR4 = DIVISO	R (TO BE COMPLEMENT	TED)
	516		* WR7 = QUOTIE	N I	and the first from the first first first from the second se
	17 0056	1480500000040028	ZERO BT	NEG>DIV.1	IF NEGATIVE, OVER
	20 0058	182000000000028000	DIV-1 DEC	WR5 WR45YRF6	NAKE WRS = -1
		-1648880000028000	SUB		
	24 0050 25 0050	_0565050150058000	ĎÏV Move	-32>LOOPCTR	<u>SET DIVIDEND.SIGN_AND_REMAINDER.SIGN</u>
	26			WR6>WR6	
	28 005 D 29 005 E	3666600100028000	SHFL MOVE	7ERO WR5>WR5	SHIFT DIVIDEND LOWER
	31 D05F		MOVE	WENK WP7>WR7	SHITT DIVIDEND UPPER
		1912500140022000	ADD NTV	WR7 WR9>WR7	ADD/SUB 1 TO BUOTLENT
	35-0061 36 0061	17122001/10020000			ADD/SUB (-DIVISOR) TO REMAINDER
-					
_33	7 0061	1908A20180058050	BF	LOOPCTR,LOOP	BRIF NOT DONE
33	9 0 0062	0800000000028000	* TEST FOR CORR NOP	ECTION	***********TIMING_NO-OP************************
34	1 0063		ADD DIV	WRS WR4 (U) STEP	NO DESTINATION. CHECK FOR BCTH ZERO. TEST FOR CORRECTION
-34	3-0063- 4 0064	0704820140070065-	NOPA	CRCT>CORRECTION	BRIF-CORRECTION
-34	5 0064	0800000000052067	B F	ZEROSEND	IF CORRECTION NEEDED, FALL THROUGH
32	<u> 7 8883</u>	1912EQ01A0028000	CORRECTION ADD	VET WR9>WET	ADD/SUB 1. TO QUOILENT
34	9 0066 0 0066	1908A001A0028000	010 V10	STEP	ADD/SUB (-DIVISOR) TO REMAINER
	-]	999996 (94 (-44) - 46 (94 64 64 64 64 64 6 7 66 7 66 7 66 7 66 7 6	* QUOTIENT IN W	FT. REMAINDER TO W	/88
1	1-0007 5 0007	10000000124000	ÊND PCVE RTN	**************************************	PETURN TO CALLER
-35		n) (1999) (1977) (1997) (1997) (1997) (1997) N) (1998) (1977) (1997) (1997) (1997) (1997) N	* * *	FIGURE 5.6.2	
-32	ñ	1	END		

Figure 4-42. Hardware Divide Subroutine

implementation of the divide function. For ease in understanding the divide algorithm, refer to the examples provided in Table 4-34.

FLAGS CONTROL

There are two 8-bit registers used to hold special purpose flags, flag register 1 and flag register 2. These flags are:

<u>Flag Regi</u>	ster l	<u>Flag Register 2</u>				
Register Bit Position	Flag Name	Register Bit Position	Flag Name			
0	Flag O	8	Flag 4			
1	Flag l	9	Flag 5			
2	Flag 2 (Step	o/) 10	Flag 6			
3	Flag 3	11	Flag 7			
4	Diagnostic 1	. 12	Flag 8			
5	Up-Down Scar	n 13	Flag 9			
6	ANDRO	14	Flag 10			
7	Diagnostic 2	2 15	Flag ll			

The B-type flags control function serves to set/reset these flags. This function is commanded by FW32/, FW31, and FW30, respectively. Bit FW27 then selects which of the two flag registers is being altered. Bit FW27 = 0 selected flag register 1, bit FW27-0 selected flag register 2. Bit FW26 serves as a full register clear command, i.e., when FW26 = 0, all eight bits of the selected register are reset to zero. When bit FW26-1 then only one flag bit in the register is to be changed. The specific bit that will be changed is selected by bits FW24, FW23, and FW22 of the instruction register.

The bit patterns are:

Bits			<u>Flag Register l</u>	Flag Register 2
			Flag Selected	Flag Selected
24	23	22	(Bit 27=0)	(Bit 27-1)
0	0	0	Flag O	Flag 4
0	0	1	Flag l	Flag 5
0	1	0	Flag 2	Flag 6
0	1	1	Flag 3	Flag 7
1	0	0	Diagnostic 1	Flag 8
1	0	1	Up/Down Scan	Flag 9
1	1	0	ADRO	Flag 10
1	1	1	Diagnostic 2	Flag ll

TABLE 4-34

D	ľ	V]	D	E	ALC	30	R]	THT	4 E	XA	MP	L	ES
---	---	------------	---	---	-----	----	----	-----	-----	----	----	---	----

	Example: •	+29 - +4	= +7 r +1		Example: -	+29 - +7	= +4 r +1
0100	00011101	0000	q = 1	0111	00011101	0000	q = 1
	00111010	0000	Shift left		00111010	0000	Shift left
	<u>1100</u> 11111010	$\frac{+1}{0001}$	-Divisor, +1 q = -1		$\frac{1001}{11001010}$	$\frac{+1}{0001}$	-Divisor, +l q = -l
	11110100	0010	Shift left		10010100	0010	Shift left
	<u>0100</u> 00110100	$\frac{-1}{0001}$	+Divisor, -l q = l		<u>0111</u> 00000100	$\frac{-1}{0001}$	+Divisor, -l q = l
	01101000	0010	Shift left		00001000	0010	Shift left
	$\frac{1100}{00101000}$	$\frac{+1}{0011}$	-Divisor, +1 q = 1		$\frac{1001}{10011000}$	$\frac{+1}{0011}$	-Divisor, +1 q = -1
	01010000	0110	Shift left		00110000	0110	Shift left*
	$\frac{1100}{00010000}$	$\frac{+1}{0111}$	Divisor, +1 Result +7 r +1		0111 10100000	$\frac{-1}{0101}$	+Divisor, -1 q = -1
	+1	+7			0111		Remainder sign
	• 1				00010000	0100	Result +4 r +1
					+1	+4	
					*Note that with this s is lost, ho	the sign shift. N owever.	n bit changes Io significance
	Example:	-10	-4 = +2 r -2		Example:	+12 - +	-4 = +3 r 0
1100	Example:	-10 - ·	-4 = +2 r -2 q = 1	0100	Example: 00001100	+12 - +	-4 = +3 r 0 q = 1
1100	Example: 11110110 11101100	-10 - · 0000 0000	-4 = +2 r -2 q = 1 Shift left	0100	Example: 00001100 00011000	+12 - + 0000 0000	-4 = +3 r 0 q = 1 Shift left
1100	Example: 11110110 11101100 <u>0100</u> 00101100	-10 0000 0000 $\frac{+1}{0001}$	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1	0100	Example: 00001100 00011000 <u>1100</u> 11011000	+12 - + 0000 0000 $\frac{+1}{0001}$	-4 = +3 r 0 q = 1 Shift left -Divisor, +1 q = -1
1100	Example: 11110110 11101100 <u>0100</u> 00101100 01011000	-10 0000 0000 +1 0001 0010	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left	0100	Example: 00001100 00011000 <u>1100</u> 11011000 10110000	+12 - + 0000 0000 +1 0010	4 = +3 r 0 $q = 1$ Shift left $-Divisor, +1$ $q = -1$ Shift left
1100	Example: 111101100 11101100 0100 001011000 1100 00011000	-10 0000 0000 $\frac{+1}{0001}$ 0010 $\frac{-1}{0001}$	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1	0100	Example: 000011000 00011000 <u>1100</u> 10110000 0100 11110000	+12 - + 0000 0000 +1 0010 -1 0001	f4 = +3 r 0 $q = 1$ Shift left $-Divisor, +1$ $q = -1$ Shift left $+Divisor, -1$ $q = -1$
1100	Example: 111101100 0100 001011000 01011000 <u>1100</u> 000110000	-10 0000 0000 $\frac{+1}{0001}$ 0010 $\frac{-1}{0001}$ 0010	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left	0100	Example: 000011000 1100 10110000 0100 111100000 111100000	+12 - + 0000 0000 +1 0010 -1 0010 0010	$f^{4} = +3 r 0$ $q = 1$ Shift left $-Divisor, +1$ $q = -1$ Shift left $+Divisor, -1$ $q = -1$ Shift left
1100	Example: 111101100 11101100 0100 01011000 1100 000110000 1100 1100 1110000	-10 0000 0000 $\frac{+1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{-1}{0001}$	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1	0100	Example: 000011000 1100 10110000 0100 11100000 0100 0100 001000000	$+12 - +$ 0000 0000 $\frac{+1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{-1}{0001}$	f4 = +3 r 0 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1
1100	Example: 111101100 0100 001011000 1100 000110000 1100 11100000 11100000	$ \begin{array}{r} -10 - \\ 0000 \\ 0000 \\ \frac{+1}{0001} \\ 0010 \\ \frac{-1}{0001} \\ 0010 \\ \frac{-1}{0001} \\ 0010 \\ \end{array} $	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left	0100	Example: 000011000 1100 11010000 10110000 0100 11100000 0100 001000000 01000000	+12 - + 0000 0000 $+1$ 0010 -1 0010 -1 0010 -1 0010 0010	$f^{4} = +3 r 0$ q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left
1100	Example: 111101100 11101100 0100 01011000 1100 00110000 11100000 11100000 0100 00100000	$ \begin{array}{r} -10 - \\ 0000 \\ 0000 \\ \hline \\ \frac{+1}{0001} \\ 0010 \\ \hline \\ \frac{-1}{0001} \\ 0010 \\ \hline \\ \frac{-1}{0001} \\ 0010 \\ \hline \\ \frac{+1}{0011} \\ \end{array} $	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left -Divisor, +1 q = -1*	0100	Example: 000011000 1100 10110000 0100 111100000 0100 001000000 010000000 010000000 1100 00000000	$+12 - +$ 0000 0000 $\frac{+1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{+1}{0011}$	$f^{4} = +3 r 0$ q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left -Divisor, +1 Result +3 r 0
1100	Example: 111101100 0100 001011000 01011000 1100 000110000 11100000 11100000 0100 001000000 11100000 111000000 0100 001000000 1100	$ \begin{array}{r} -10 - \\ 0000 \\ 0000 \\ \\ \frac{+1}{0001} \\ 0010 \\ \\ \frac{-1}{0001} \\ 0010 \\ \\ \frac{-1}{0001} \\ 0010 \\ \\ \frac{+1}{0011} \\ -1 \end{array} $	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left -Divisor, +1 q = -1* Remainder sign dividend sign	0100	Example: 000011000 1100 11010000 10110000 0100 11100000 0100 01000000 01000000 01000000 01000000 01000000 010000000	$+12 - +$ 0000 0000 $\frac{+1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{+1}{0011}$	$f^{4} = +3 r 0$ q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left -Divisor, +1 Result +3 r 0
1100	Example: 11110110 11101100 0100 001011000 1100 00110000 11100000 11100000 0100 00100000 1100 1100 1100	$ \begin{array}{r} -10 \ - \\ 0000 \\ 0000 \\ \hline \\ \frac{+1}{0001} \\ 0010 \\ \hline \\ \frac{-1}{0001} \\ 0010 \\ \hline \\ \frac{-1}{0001} \\ 0010 \\ \hline \\ \frac{+1}{0011} \\ -1 \\ \hline \\ \overline{0010} \\ \end{array} $	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left -Divisor, +1 q = -1* Remainder sign dividend sign Result +2 r -2	0100	Example: 000011000 1100 1001000 0100 0100 11100000 01000000	+12 - + 0000 0000 $+1$ 0010 -1 0010 -1 0010 -1 0010 -1 0010 -1 0010 -1	$f^{4} = +3 r 0$ q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left -Divisor, +1 Result +3 r 0
1100	Example: 11110110 11101100 0100 001011000 1000 00110000 11100000 11100000 0100 00100000 1100 1100 1100 1100	$ \begin{array}{r} -10 \ - \\ 0000 \\ 0000 \\ \hline \\ \frac{+1}{0001} \\ 0010 \\ \hline \\ \frac{-1}{0001} \\ 0010 \\ \hline \\ \frac{-1}{0001} \\ 0010 \\ \hline \\ \frac{+1}{0011} \\ -1 \\ \hline \\ 0010 \\ +2 \end{array} $	-4 = +2 r -2 q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left -Divisor, +1 q = -1* Remainder sign dividend sign Result +2 r -2	0100	Example: 000011000 1100 10010000 0100 0100 010	$+12 - +$ 0000 0000 $\frac{+1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{-1}{0001}$ 0010 $\frac{-1}{0011}$	$f^{4} = +3 r 0$ q = 1 Shift left -Divisor, +1 q = -1 Shift left +Divisor, -1 q = -1 Shift left +Divisor, -1 q = 1 Shift left -Divisor, +1 Result +3 r 0

Whatever flag is selected and whatever condition it is in (0 or 1), it is then set/reset to match the contents of bit FW25 of the instruction register. Bit FW25 is referred to as the "data" bit.

CPU CONTROL

The B-type CPU control operation currently uses only four bits of the B field of the instruction registers. Firmware bits FW32/FW31, and FW30/, respectively, command the function, and bit FW22 is used to signal the RNI circuits that the firmware is ready for the RNI to fetch the next assembler (software) instruction. A description of the RNI circuits appears later in this section.

When the ALU firmware execution is completed, the microprocessor signals the picoprocessor that it is ready to form another firmware instruction (request next instruction) and awaits the picoprocessor's instruction register full signal (IRF).

MICROSEQUENCER OPERATIONS

Microsequencer operations deal with firmware program control, i.e., the order in which firmware instructions are executed. There are three basic types of microsequencer operations:

<u>Next Instruction</u>: Causes the next sequential firmware instruction to executed next.

<u>Unconditional Branch</u>: Causes a jump to an instruction other than the next sequential instruction.

<u>Conditional Branch:</u> Specifies a "condition" to be tested and based on the results of that test:

- (1) When the "condition is met, it causes a jump to an instruction other than the next sequential instruction.
- (2) When the "condition" is not met, it causes the next sequential firmware instruction to be executed next (sometimes referred to as a "fallthrough.").

A simplified functional block diagram of the microsequencer is shown in Figure 4-43.

FIRMWARE PROMS AND FIRMWARE ADDRESSING

The set of firmware instructions is contained in a group of proms that jointly provide storage for up to 8192 (i.e., 8K) individually addressable 64-bit firmware instructions. Instruction



Microsequencer Block Diagram

addresses are provided by a 2:1 multiplexor whose inputs are the next sequential instruction address or a branch address.

Control of this multiplexor is through bits FW18 through FW13 of the firmware word latched into the instruction register. These six bits are organized into two, 3-bit octal groups that address one of 64 available "condition" channels (octal 00 through 77). With two exceptions, each of these channels represents a condition that can be true (1) or false (0).

When a conditional branch is specified, one of the "conditional" channels is addressed (via 64:1 multiplexing circuits), passing that channel to the 2:1 multiplexor. If the address condition channel is true, the 2:1 multiplexor passes the branch address. If the addressed condition channel is false, the 2:1 multiplexor passes the next sequential address.

Control of the 4:1 branch address multiplexor is affected with the lower two bits (FW20 and FW19) of the 3-bit command type field of the firmware word latched into the instruction register. The bit patterns are:

Bits

20	19	Branch	address	selected

- 0 0 Firmware branch address
- 0 1 Mapped jump
- 1 0 Return address
- 1 l Table jump

Bits FW20 and FW19, coupled with bit FW21 constitute the command type field of the microsequencer instruction part of the firmware word. Note the relationships with the branch address selection bit patterns given just previously. The bit patterns for this field are as follows:

Bits

21	20	19	Microsequencer command type
0	0	0	Branch
0	0	1	Мар
0	1	0	Return (with stack "pop")
0	1	1	Register
1	0	1	Unassigned
1	0	0	Call (with stack "push")
1	1	0	Unassigned
1	1	1	Unassigned

There is another "default-type microsequencer command type that is used when an A-type ALU operation specifies a "microprogram literal" as an ALU input, 1111 in bits FW40 - FW37, respectively. In this case the entire microsequencer field (bits FW21 -FW00) coupled with the entire literal. When this occurs, the microsequencer circuits are automatically forced to provide the incremented address as the next firmware instruction address.

The two conditional channel exceptions mentioned in the preceding paragraph deal with a "hard-wired" branch and no-branch condition. Channel 24 is always false and when addressed, forces the next address through the 2:1 multiplexor. Channel 25 is always true and when addressed, forces the branch address through the 2:1 multiplexor. The bit patterns for all 64 channels are shown in Table 4-29.

NOTE: As indicated in Table 4-29, the channel to test the loop counter is 77 (octal). The counter is incremented automatically during the test cycle.

NEXT BRANCH ADDRESS

The next sequential address is developed by tapping the "current" address on its way to the prom addressing circuits and incrementing it by 1. Refer to Figure 4-43. The incremented address is then stored in the address register for use in the next cycle. In addition to being sent to the 2:1 multiplexor, the incremented address is also sent to a file register referred to as a "push-pop" stack. This will be described in the Return Address Stack paragraph.

The branch address input to the 2:1 multiplexor comes from the 4:1 multiplexing circuits that will pass one of four possible branch addresses.

- Return: The return address from the "push-pop" stack.
- <u>Firmware branch ddress</u>: An address provided by the microsequencer instruction (bits FW12-FW00 of the firmware word).
- <u>Table jump</u>: Consisting of the upper five bits of the firmware branch address (bits FW12-FW8) coupled with eight bits from the ALU (via the loop counter), provides the facility for a "computed go-to."

NOTE: In this usage, the loop counter functions solely as a convenient data link between the CPU bus and the 4:1 branch address multiplexor).

• <u>Mapped jump</u>: Consisting of the upper five bits of the firmware branch address (bits FW12-FW8) coupled with

eight bits from the RNI-prom maps circuits; provides the capability for a mapped jump. As defined in the RNI discussion, there is a choice of first or second map branching. This selection is controlled by FW00.

RETURN ADDRESS STACK

The return address stack is a "push-pop" stack in which the last (i.e., most recently entered) address in ("pushed") is the first address out ("popped"). This stack is used for the storage and retrieval of addresses when "call" and "return" paired commands are used for subroutine linkage.

When a "call" is made, the next (i.e., incremented) address is "pushed" into the stack while a branch is made to the called subroutine. The last instruction in a called subroutine is always a "return" instruction which when encountered, causes the "pushed" address to be "popped" out of the stack and sent to the prom addressing circuits as a branch address.

This effectively brings program execution back to the instruction immediately following the "call" when subroutine execution is completed. The "return" address stack is 16-addresses deep, allowing that many levels of "nested" subroutine calls.

Control of the "return" address stack is effected through bits FW21, FW20, and FW19 of the firmware word latched into the instruction register. These bits control both stack "pushing" and "popping" and as required, the appropriate selection of the throughput of the 4:1 branch address multiplexor. The bit patterns were given in the preceding paragraph.

READ NEXT INSTRUCTION (RNI) FUNCTION

The function of the RNI picoprocessor is the fetching from memory of an instruction stream and the reorganizing (parsing) of this instruction into a controlled, well-ordered function for execution by the main processor.

The logic implementing this function consists of the picoprocessor sequencer, control store, memory fetch and instruction register control logic, memory data register, program address registers, double ranked instruction register and the instruction mapping proms. Refer to Figure 4-44 for a function flow.

PICOPROCESSOR SEQUENCER AND CONTROL STORE

The control store consists of 1024 32-bit words of read only memory. Since the sequencer can only address 256 words, the control store appears as four separate files. One contains the



Figure 4-44. RNI Block Diagram

normal system RNI firmware and the other three may contain diagnostic or other RNI firmware. Each control store word consists of a 4-bit field used for overall control, (see memory fetch and instruction register control logic), a 12-bit field used for instruction register loading (see discussion of instruction register), a 3-bit field presently unused and a 13-bit field used for sequencer control. The breakdown of the control store word is illustrated in Figure 4-45.

The sequencer control field consists of four subfields:

Sequencer operation field Operand selection field Literal field

Mask field

RN1 INSTRUCTION FORMAT

	31 30) 29 28	27	26	25 24	23	22	21	20	19	18	17	16	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
				OP RE LOAD (I	G DPL)			LRDC		LC Of	DAD LI R LABEL	T -		SEG	Q	OPSEL				LIT			M	4SK		UN	USED	
	MIN		e OP I	OP2 C	OP3 OP4	UL4	2]	0	LIT	LAB UU	LAB "L"	LD KK					3	1 2		0 	3	1 2		0			
	* SY STE	M CONTROL			R	E GI STE	R LO	AD CC	NTRC)L							PIC	CO F	PROCE	ssor s	EQUEI		CONTR	OL				
UPPER NIBBLE OP1 OP2 LOAD DP1 C UPPER OR L LOADING F 000 001 010 011 100 101 110 111 00 01 111 FOR COND	×SYSTE/ ×SYSTE/ NIBBLE OP3 R1 CLEARS KK OWER NIBE R2 OR OP4 NONE R1 R2 R1 + R2 DSP1 DPS2 CC R2 + CC JMP MAP SKP = SKP ≠ TEST OR M	UPPER/LOW NIBBLE OP4 R2 BLE SELECT F4 (SIMULTANE			R)L							PIC		PROCE	SSOR S	EQUE		CONTR					
000 001 010 011 100 101 110 111 SKIP TEST FI JUMP AND Y MASK FOR S LOWER 4 AD	UPPER NI OP1 OP2 OP3 OP4 RN1 LOW R2 R1 IELD OR UP VECTOR SKIP TEST O DDRESS OF	BBLE RN1 BU ER BUS PER 4 ADDRE DR VECTOR C JUMP	s SS OF DR																									

* SYSTEM CONTROL DEFINITIONS

M WAIT	MEMORY WAIT: HOLD INSTR UNTIL DATA IS READY ON RN1 BUS
INCR	INCREMENT: APAR TO SELECT NEXT RN1 BYTE
X WAIT	EXECUTION WAIT: HOLD INSTR UNTIL INST HOLD REG X FERRED
DONE	INDICATE THAT HOLDING REG HAVE BEEN FILLED
	CAN DO ALL AT SAME TIME

Figure 4-45. Control Store Word Breakdown.

The sequencer operation field specifies the type of branch or skip to be executed. The operand selection field is used to select OP1, OP2, OP3, OP4, R1, R2 or the upper or lower half of the RNI bus for testing.

NOTE: R1 and R2 are implemented in the OP-code but are not used.

Jump Operation

If the sequencer operation field contains "00," the operation performed will be an unconditional jump. The upper four bits of the jump address are taken from the literal field. The lower four bits are taken from the mask field.

Vector Operation

If the sequencer operation field contains "01," the operation performed is a vectored jump. The upper four bits of the jump address are taken from the literal field. The lower four bits are derived from the logical "and" of the mask field and the selected operand. This operation performs a table jump.

Skip Operation

If the sequencer operation field contains "10" or "11," the operation performed is a skip if equal or skip if not equal, respectively. The upper four bits of the next address are unchanged from those of the current control store address. If the skip condition is not met, the lower four bits of the current address with one added becomes the next address.

If the skip condition is met, two is added. Only the lower four bits are affected by the skip operation under any circumstances. The equal condition is determined by a bit-for-bit comparison between the selected operand and the literal field. The mask field selects which combination of the four comparisons are used to determine a composite equal condition. For example, if the mask field were "0011," only the lower two bits of the selected operand and of the literal would be compared for equality.

Memory Fetch and Instruction Register Control Logic

This control logic provides for communication with the memory system and with the main processor. When either a system reset or an RNI reset (caused by loading the RPAR) occurs, this logic is initialized. This logic consists of memory interface control, RNI sequencer hold control, and main processor interface control (refer to Figure 4-46).





Memory Interface Control

The control signals involved in memory interface are the RNI memory request (RMRQ), the RNI memory data strobe (RDST) and the INCR signal from the RNI control store. When the RNI unit is initiated, a memory request is made which is removed when the data strobe is returned.

The data strobe also causes a 2-bit use counter to reset. The INCR signal increments the use counter to indicate the number of bytes of the memory data word that have been processed. A memory request is made when the use count reaches three and the INCR signal is asserted. Data ready is reset at this time, also to indicate that a memory cycle must be completed before additional data may be processed. The INCR signal is also used to generate INCPAR, which causes the RNI program address register to increment.

Instruction Register Control

There is a status associated with each rank of the instruction register. These are instruction holding registers full (IHRG) for the first (RNI) rank and instruction register full (IRF) for the second (ALU) rank. Two control signals, instruction register load enable (IREN) and the instruction register load clock (IRCLK), are used to control the transfer of data from the first rank to the second rank.

The control signal is decoded from the main processor command to initiate a transfer into the second rank. The done control signal from the RNI control initiates a transfer into the first rank. Upon initialization both IRF and IHRF are reset. The first done after this will cause the transfer of data from the first rank to the second rank and set IRF. If this is followed by a next, IRF will be reset; if followed by a simultaneous next and done, the transfer between instruction register ranks is carried out and no status changes. If IRF and IHRF are both reset, next should never occur but will be ignored if it does. If IRF and IHRF are both set, done should never occur but will be ignored if it does.

RNI Sequence Hold Control

During memory cycles (when data is not yet available) and when both ranks of the instruction register are filled (when there is nowhere to put data), RNI processing cannot proceed. To control this a signal called "wait" is generated. The XWAIT term from the control store causes the wait state if the IHRF is set, i.e., processing cannot continue until the main processor completes execution of the current instruction and either requests the next instruction or loads the RPAR. The MWAIT term from the control store causes the wait state if DR is reset, i.e., processing cannot continue until the memory data register is filled.

MAIN PROCESSOR INTERFACE CONTROL

The main processor interface consists of four signals:

Next from the main processor

LPR (load program address register) from the main processor

DIRF from the instruction register control logic

ACTV (active) from RNI

The next and IRF signals have been described above. The main processor should never assert next without first assuring that DIRF is set.

The LPR signal causes the contents of the CPU destination bus to be entered into the RNI program address register and causes the initialization of the RNI picoprocessor. Because of this, it is imperative that no RNI memory cycle be in progress then the main processor assets LPR. To ensure this, the ACTV signal must be tested by the main processor. This signal is high either if DR is reset (a memory request is being made) or if IHRF is reset (RNI is processing the next instruction and could initiate a memory cycle before the main processor can assert LPR).

Timing diagrams illustrating the RNI operations are shown in Figures 4-47 and 4-48. Figure 4-48 shows only the instruction register control functions. Figure 4-48 also shows memory cycles that would occur if processing a 3-byte instruction was followed by a 6-byte instruction.

State Diagram

A state diagram and description table is shown in Figure 4-47. The state variables are DR (data ready) for RNI processing, IRF (instruction register full) and IHRF (instruction holding register full). The controlling terms are MDR (memory data ready [same as RDST RNI data strobe]), done (RNI processing done), next



DR	IRF	IHRF	ACTIVE	DESC.
0	0	0	1	INITIAL PARS. (TO BEGIN)
0	0	1	1	UNUSUAL STATE
0	1	0	1	SECOND PARSE (TO BEGIN)
0	1	1	1	MEMORY CYCLE FOR THIRD PARSE
1	0	0	1	INITIAL PARSE (IN PROGRESS)
1	0	1	0	UNUSUAL STATE
1	1	0	1	SECOND PARSE (IN PROGRESS)
1	1	1	0	TWO PARSES COMPLETE, MEMORY CYCLE COMPLETE
				FOR THIRD PARSE



Figure 4-48. Read Next Instruction Sequence

(main processor request for next instruction) and a term derived from the use counter and INCR (4 bytes used on the diagram). The meaning of each state is explained in the following paragraphs.

1. State 0 Initiate

This is the initial state in which no instructions have been completely processed and RNI is waiting on a memory cycle to complete.

2. State 1

This state should never occur in proper operation but will be handled correctly. In this state the instruction holding register is full but the instruction register is empty.

3. State 2 MPAR2

In this state one instruction has been completely processed and RNI is waiting on a memory cycle before continuing with the processing of a second instruction.

4. State 3 MEM

In this state two instructions have been fully processed but a memory cycle is in progress because the second of these instructions used the last byte of the memory data register.

5. State 4 PAR1

In this state RNI is processing an initial instruction. The main processor is waiting for an instruction at this time.

6. State 5

This state is similar to state 1.

7. State 6 PAR 2

In this state RNI is processing an instruction to follow the one already in the instruction register.

8. State 7 COMP

In this state all registers are filled and RNI is inactive waiting for either a next request or initialization.

MAIN PROCESSOR INTERACTION

The main processor must execute the following steps to properly interact with the RNI.

- (a) Wait for an instruction register full (IRF) to be set.
- (b) Allow for propagation delay through mapping proms.
- (c) Execute the instruction.
- (d) Request the next instruction (NEXT), and go to step (a) if it is not a branch instruction.
- (e) If it is a branch instruction, wait for RNI to become inactive (ACTV/ is set).
- (f) Load RPAR.
- (g) Go to step (a).

MEMORY DATA REGISTER

The memory data register is a 32-bit register which is accessed one byte at a time by RNI. The register is loaded from the memory data bus when a RNI data strobe (RDST) occurs, signaling the completion of a memory cycle. The lower two bits of the RPAR are used to sequentially select one of the four bytes of memory data to be enabled onto the RNI bus from which the memory data is transferred to the instruction register.

As shown in Figure 4-49, there are three ranks of program address registers. Since program execution is restricted to the 512-byte frames, the upper 15-bits of all program address registers are always the same, requiring only one 15-bit register for all ranks with 9-bit registers representing each rank.

The first rank is the RNI program address register or RPAR. This register is loaded by the main processor to affect a software branch. Loading this register causes initialization of RNI. The RPAR provides the memory address for all RNI memory cycles. As each byte of the memory data is referenced, the RPAR is incremented (under control of the INCPAR signal which is controlled by INCR from the control store). When all 4-bytes of the memory data register have been processed, the RPAR then points to the next word in memory. Since memory words accessed by RNI do not necessarily lie on double word boundaries, the lower 2-bits of the RPAR are decoded to select one of the four bytes of memory data as the RPAR is incremented. This allows for sequential access of bytes for processing.



Figure 4-49. Program Address Register

At the start of processing for each execution, the OP1 register is loaded. At this time the contents of the RPAR are transferred into the holding program address register or HPAR. The HPAR is considered one of the instruction holding registers since it contains the starting address of the instruction in this first rank of instruction registers.

When the instruction holding registers are transferred into the instruction registers, the HPAR is transferred to the backup program address register or BPAR. The contents of BPAR are provided for allowing the main processor to return to the current instruction if an interrupt condition exists, i.e., frame fault condition or external interrupt condition.

Instruction Register

The instruction register is actually a double ranked set of several registers, each of which has a specific purpose oriented toward the REALITY instruction set. The first rank of registers is loaded from the memory data register from the RNI bus under control of the RNI firmware. A 12-bit field from the control store specifies the combination of registers to be loaded.

The second rank of registers is loaded from the first rank under the control of the instruction register control logic. Four of the registers in the second rank feed a set of proms that provide opcode branch addresses to main processor microsequencer. These are the opcode registers. Four other registers in the second rank are routed to the address computation portion of the main processor. These are the Rl, R2, DSP1 and DSP2 registers. The remaining registers are fed to various parts of the main processor.

The organization of the instruction register is shown in Figure 4-45. The RNI bus source fields for the various registers is shown in Figure 4-44.

Opcode Registers

Five bits from the control store are used to control loading of the OP1, OP2, OP3 and OP4 registers. Four of these bits individually correspond to each of the registers. The fifth selects either the upper or lower 4-bits of the RNI bus for loading into OP4.

The OPl register is loaded from the upper 4-bits of the RNI bus. This is always the primary opcode which is always in the first byte of the instruction; therefore, additional functions are performed when this register is loaded: (a) The RPAR is transferred to HPAR.

(b) The KK register (see below) is reset to zeros.

The OP2 register is loaded from the upper 4-bits of the RNI bus. The OP3 register is loaded from the lower 4-bits of the RNI bus. The OP4 register is loaded from the upper 4-bits if the upper/lower select (UL4) is a 1; from the lower 4-bits if the UL4 is a 0. These three registers contain secondary opcodes.

The four opcode registers of the first rank are used in the picoprocessor sequencer for testing and sequence control. This allows the RNI firmware program to make decisions based on the primary and secondary opcodes of an instruction, the length of the instruction, and the organization of fields in the instruction.

The four opcode registers of the second rank go to the instruction mapping proms (see Figure 4-50). One of these proms is the primary map and uses OP1 and OP4 to generate a branch address for the microsequencer. OP1 and OP4 also are used by another prom to select which of two additional secondary map proms is the selected one for the secondary map branch address. The combination of either OP2 or OP3 and OP4 is used to generate the secondary map.



Figure 4-50. Read Next Instruction MAP ROM Organization

REGISTER USED FOR ADDRESS COMPUTATION

There are four pairs of registers that contain data intended exclusively for address computation. These are referred to as R1, R2, DSP1, and DSP2. In addition, the KK register is used by address computation.

The Rl and R2 registers each contain four bits. Rl is always loaded from the lower 4 bits of the RNI bus. R2 can be loaded from either the upper or lower 4 bits of the RNI bus as determined by the upper/lower select UL4) bit from the control store. The definition of this bit is inverted from its meaning for the loading of OP4, i.e., upper 4 bits if zero; lower 4 bits if 1.

The DSP1 and DSP2 registers are each 8 bits. They are loaded directly from the RNI bus. There are not individual bits for load control of these registers as there are for the opcode registers. Instead, three bits from the control store are decided to select one of seven combinations of registers to be loaded. The seven choices (not including the choice of no registers) are: R1 only, R2 only, R1 and R2, DSP1 only, DSP2 only, CC only, or R2 and CC.

OTHER REGISTERS

There are five pairs of registers which are used by various components of the main processor. These registers are referred to as the label, LIT, KK, CC and PAR registers. The KK and CC registers have been briefly mentioned above. The PAR registers have been described in detail as program address registers. HPAR and BPAR were described previously. Associated with the program address registers is a status bit called FRMX, which is passed on to the branch condition multiplexer in the microsequencer. This bit is set if the instruction in the second rank does not fit in the current program frame, i.e., an attempt was made to execute across a frame boundary.

The KK register is 2 bits, which are loaded from bits 7 and 6 of the RNI bus. The KK register is also cleared when OP1 is loaded. The contents of KK represent the operand word length--1, 2, 4 or 6 bytes. It is passed to and used by address computation, rotate and the branch condition logic. One bit from the control store controls loading of KK.

The CC register is 2 bits, which are loaded from bits 3 and 2 of the RNI bus. The contents of CC represent the condition to be tested by the ALU for conditional branch software instructions. The 2 bits of CC are individually available for use as microsequencer branch conditions. Load control of CC is decoded as previously described. The label register is 16 bits wide. It is divided into two single byte registers (labelu [upper] and labell [lower]), each of which may be directly loaded from the RNI bus. Each byte has a corresponding control bit in the control store. The label register is used to pass instruction fields more than 8 bits in length to the ALU, i.e., branch addresses. The entire 16-bit register can be selected by the ALU as an external source.

The literal (LIT) register contains 8 bits which are loaded directly from the RNI bus. One bit from the control store is used to load this register. The LIT register is used to pass onebyte literal fields from instructions to the ALU, i.e., character scan masks. The LIT register is an external source for the ALU.

RNI CONTROL STORE INFORMATION FORMAT

The RNI control store instruction is diagrammed in Figure 4-45. Descriptions for each of the bits or fields contained in each RNI instruction follow.

MWAIT Bit 31 Memory Bit

No portion of the current instruction is executed until data has been strobed into the memory data register and is available on the RNI bus. This must be specified in any RNI instruction that loads a register or tests the RNI bus.

INCR Bit 30 Increment RPAR

The next byte of the instruction stream (in the memory data register) is to be selected for the next instruction. This indicates that processing of the current byte on the RNI bus will be completed with the current RNI instruction.

XWAIT Bit 29 Execution Wait

No portion of the current instruction is executed until the instruction holding register is transferred to the instruction register. This must be specified as the first step of processing before any changes are made to the instruction holding register.

Done Bit 28 Processing Done

The processing of the current software instruction holding register is complete and the instruction holding register is now full. No registers can be loaded on the same RNI instruction if done is indicated. This is the last operation to be executed for each software instruction.

OP1 Bits 27, 26, 25, 24 Opcode Register Load

Bit 27 controls OP1, clearing of KK, and loading of HPAR. Bits 26, 25, and 24 control OP2, OP3, and OP4, respectively.

UL4 Bit 23 Upper/Lower Nibble Select

If bit 23 is a zero, OP4 will be loaded from the lower 4 bits of the RNI bus and R2 will be loaded from the upper 4 bits of the RNI bus. If bit 23 is a 1, OP4 will be loaded from the upper 4 bits and R2 will be loaded from the lower 4 bits. This is a select control only; load control is defined by other bits.

LRCD Bits 22, 21, 20 Load RX, DSP and CC Registers

The R1, R2, DSP1, and DSP2 and CC registers are loaded per the following:

23	22	<u>21</u>	Function
0	0	0	None
0	0	1	Rl only
0	1	0	R2 only
0	1	1	Rl and R2
1	0	0	DSP1 only
1	0	1	DSP2 only
1	1	0	CC only
1	1	1	R2 and CC

LL Bits 19, 18, 17 Load Literal or Label Registers

Bit 19 controls LIT. Bit 18 controls labelu (label upper), and bit 17 controls label (label lower).

LK Bit 16 Load KK

Bit 16 controls the loading of KK.

SEQ Bits 15, 14 Sequence Instruction

These bits define the type of sequence operation to be executed as follows:

15 14 Functior	n
----------------	---

- 0 0 Jump to address in LIT and mask fields
- 0 1 Vector to mapped address
- 1 0 Skip if selected operand (with mask) equals LIT
- 1 l Skip if selected operand (with mask) does not equal LIT.

OPSEL Bits 13, 12, 11 Operand Select

These bits are used to select one of eight choices of operands for use in condition testing (skips) or vectoring. They are defined as follows:

<u>13</u>	<u>12</u>	<u>11</u>	Function	
0 0 0	0 0 1	0 1 0	Upper 4 bits of RNI bus OP1 OP2	
0	1	1	OP3	
1	0	0	OP4	
1	0	1	Lower 4 bits of RNI bus	
1	1	0	R2	
1	1	1	Rl	

LIT Bits 10, 9, 8, 7 Literal Field

This field is used for the upper four bits of a jump or vector address and for comparison with the selected operand for skip tests.

Mask Bits 6, 5, 4, 3 Mask Field

This field is used in the comparison of skip tests, for masking a selected operand for vectoring, or for the lower four bits of a jump address.

Bits 2, 1 and 0 Not Used

RNI Parsing

A flow chart of RNI parsing is provided in Figure 4-51.

LIST OF SEQUEL FIRMWARE RESTRICTIONS

- (a) A/R file not allowed as destination of ALU arithmetic operation.
- (b) Wait for one clock to test conditional branch after setting it. (Two clocks for CRT.)
- (c) Character test:
 - For variable tests, the individual byte zero condition result of an ALU opertion is saved by specifying update ALU condition code.
 - (2) Test variable result on next clock or later.
 - (3) Fixed character test must be done along with second or third variable test.
 - (4) Fixed character test must not be enabled during character test clear.

- (5) Character test changing address latch is loaded on next clock or later after a character test and only if the next or later command is a character test NOP or sequence 0.
- (d) On a call or return call, allow two clocks before doing a return.





(e) Memory access:

- (1) Load HAR on or before memory command.
- (2) HAR can be changed on third clock.
- (3) Read data available on fifth clock after read command.
- (4) Memory write register can be loaded on next clock after write memory command.
- (5) Memory write register can be changed on third clock after write command.
- (6) T holds are caused by the following: memory request while busy, memory request simultaneous with refresh, DMA, or RNI request.
- (7) T hold immediately blocks all operations except address computation which is allowed to occur prior to the block.
- (f) RNI commands followed by conditional branch on RNI status:
 - (1) Next wait 0 clocks before testing instabal (comes up first after load RPAR) prior to using IR contents wait 1 clock before testing RPARAVAL (prior to loading RPAR).
 - (2) Load wait 0 clocks before testing instaval (no intervening instruction request). Wait 1 clock before testing RPARAVAL ALU operation after multiply step shift NOP in between.
- (g) ADC range of 1 frame.

The valid combinations of A-type and B-type commands are shown below:

А-Туре	<u>В-Туре</u>
Operand address Computation (ADC)	Memory cycles
	CPU control mode Set flags Character test No-op
Rotate, sign Extend, fill	Memory cycle
	CPU control mode Set flags Character test No-op

A-Type (Cont'd)	B-Type (Cont'd)
2901 operation	Memory cycle Shift Multiply step Divide step Character test control CPU control modes Set flags No-op
No-ор	Memory cycle CPU control mode Set flags Character test control No-op

SECTION 5

MAINTENANCE

INTRODUCTION

This section presents information that will provide assistance in performing maintenance of the SEQUEL System. Maintenance is limited to checkout and corrective procedures that can be performed at the user site. Maintenance should be performed only by qualified service personnel.

For qualified personnel, fault isolation will be performed to the printed circuit board (PCB) level and to the replacement of the PCB as a unit. Fault isolation will also be performed to the submodule division of the power supply.

Preventive Maintenance

All peripherals associated with SEQUEL have existing maintenance manuals that include maintenance procedures. These manuals should be consulted for each of the peripherals. There are limited, but important, maintenance procedures for the SEQUEL that should be followed on a scheduled basis.

1. Cleaning Filters and Screens

The filter for the intake air blower should be vacuumed at least four times a year (see Figure 5-1). This same filter should be washed at least once a year in warm water containing a small amount of detergent. After washing, the filter should be thoroughly dry before it is put back into place.



Figure 5-1. Intake Air Blower Filter

2. Cleaning Electro-Magnetic Interference (EMI) Screens

EMI screens should be vacuumed on a regular periodic basis of not less than once every three months. For best results, remove the screen and thoroughly vacuum both sides of the screen (see Figure 5-2).

Tool Requirements

Special tools needed for bulb replacement and diagnostic procedures include the following:

Tool	Part Number
Tool kit to replace front panel lights	s T8905
ACLC diagnostic cable	A20032234
Rear door cabinet key	SP52450018

Lamp Replacement Procedures

Figure 5-3 includes the two main tools used to replace bulbs in the front panel. The black tube at the left is used to remove and replace bulbs while the tweezer-like instrument at the right is for removing the lens covering the bulb. The object located in the center of Figure 5-3 is a bulb similar to the ones used in all panel lights.



Figure 5-2. Cleaning Procedure for EMI Screens



Figure 5-3. Tools to Replace Front Panel Lights

Care should be exercised in removing the lens. There are shallow grooves on each side of the lens that will accommodate the grasping instrument (see Figure 5-4). Once proper contact is made with these grooves, the lens should be carefully pulled straight out. The openings at the two ends of the small black tube have different diameters. The end without the collar should be used to remove the defective bulb (see Figure 5-5). Placement of a finger over the open end of the tube will create a partial vacuum and aid in the removal of the bulb.

The other end of the small black tube, the end with the collar, should be used to replace the bulb (see Figure 5-6). The bulb should be slipped into this open end, glass first. A finger placed over the open end of the tube will once again create a partial vacuum and decrease the likelihood of the bulb falling out during the replacement process. Once the bulb is inserted, push firmly with the black tube and carefully pull the tube staight back. Replace the lens to finish this maintenance procedure.



Figure 5-4. Procedure for Removing Panel Light Lens



Figure 5-5. Removing Bulb



Figure 5-6. Replacing Bulb

Power Supply Maintenance

The power supply should also be vacuumed at least once every three months. An accumulation of dust may provide partial insulation and cause the power supply to malfunction.

Two fuses in the power supply will require replacement on rare occasions. One of the fuses is identified by the pointing finger in Figure 5-7, and the other is identified by an arrow at lower left in the photograph.

Batteries will require replacement on a periodic basis that will be dependent upon usage of the power supply. Battery replacements will be required more frequently in areas where seasonal power blackouts occur. The procedure for replacing batteries is similar to the REALITY battery replacement procedure.



Figure 5-7. Power Supply Fuse Locations

SECTION 6

PARTS LIST, ASSEMBLY DRAWINGS AND SCHEMATICS

INTRODUCTION

This section presents information on service parts. Included are drawings and schematics that will provide maintenance assistance by identifying the service part and item location. SEQUEL spare parts are listed in Table 6-1 and spare parts that are unique to the first forty (40) SEQUEL Systems are listed in Table 6-2. Table 6-3 contains a listing of all drawings and schematics that are included in this manual.

TABLE 6-1

SEQUEL SPARE PARTS

Assembly Number	Description						
A-20032175	PCB MEMORY CONTROL BOA	RD					
20032007	PCB CPU/ALU (MUST HAVE SEQUEL LICENSE)	IAVE MASTER					
20032008	PPB CPU/RNI						
20032009	PCB CPU/SPEC FUNCTION						
20032011	PCB DISC CONTROLLER						
20032012	PCB MAG/TAPE PRTR CONT	ROLLER					
20032013	PCB I/O PROCESSOR						
20032014	PCB ACLC (8-WAY)						
20032015	PCB DMP (DIAG. MAINT. PROCESSOR						
20032038-001	CONTROL PANEL ASSY						
20032025 - xxx	POWER SUPPLY ASSEMBLY						
	Power Requirement	Use Dash <u>#</u> -009					
	50-60HZ 208 VAC	-010					
	50-60HZ 220 VAC	-011					
	50-60HZ 240 VAC	-012					
20032043-002	AC INPUT ASSY						
20032050	PCBA SWITCHING REGULA	IOR					
20032051	PCBA SERIES REGULATOR						

TABLE 6-1, SEQUEL SPARE PARTS (Cont'd)

20032052	PCBA PWR SUPPLY LOGIC
20032101	FUSE ASSY-MEM PWR MOD
20032205	PCB ASSY MEM-PWR MOD
20032206	MEMORY PWR MODULE ASSY
20032176	MEMORY ARRAY BOARD (1 MEG MOS)
20032176-002	MEMORY ARRAY BOARD (512K MOS)
20032065	BACKPLANE
20032117	EXPANSION BACKPLANE
20032132	EXPANSION AC DISTRIBUTION
20014832	CABLE ASSY INTCON CPU
20032034	INTERLOCK SWITCH ASSY
20032049	PCBA AC INPUT
20032062	PCBA - I/O CONN PANEL
20032107-001	CABLE ASSY I/O, 50 CNDCT
20032110-001	CABLE ASSY PWR SPLY/BKPLN
20032162	CABLE ASSY INTLK SWITCH
20032179-001	CABLE ASSY GND. BKPLN
20032186	BLOWER ASSY
CS-20014838	LEAD ACID BATTERY
SP-50820058	CONNECTION SYSTEM
A-20032085	PCB, ADAPT. MTU
20032102-001	CABLE, TERM
20032103-001	CABLE, I/O PRINTER
20032104-00	CABLE, DMP/ACLC
20032106-001	CABLE, MTP I/O
20032108-001	CABLE, CONT. PNL
20032112-001	CABLE, CONT. PNL
20032123-001	CABLE, EXT. BAT.
20032168-001	CABLE, I/O
20032187-001	CABLE, DISC/CTRL
20032163	CABLE, P/S SYNC
20032063-001	A/C POWER MOD

TABLE 6-2

UNIQUE SPARES FOR FIRST 40 SEQUEL SYSTEMS

Assembly No.	Description								
A20032064	Memory Array Board 16K RAM 256K MOS								
A20032055	Memory Pwr Module Assy								
A20032053	PCB Assy Mem-Power Mod								

TABLE 6-3

SEQUEL DRAWINGS AND SCHEMATICS

Drawing or Schematic No.	Description
A20032025	Power Supply Assembly
A20032034	Interlock Switch Assembly
A20032038	Control Panel, Assembly
A20032043	AC Input Assembly
A20032050	PCB Assy Switching Regulator
A20032051	PCB Assy Series Regulator
A20032052	PCB Assy Power Supply Logic
A20032062	PCB Assy - I/O Connector Panel
A20032063	AC Pwr Module Assy
A20032065	PCB Assembly Backplane
A20032085	PCB Assy Adapter MTU Ctrl
A20032101	Fuse Assy Mem Pwr Module
A20032117	PCB Assy Expansion Backplane
A20032118	Cable Assy DC Pwr/Gnd
A20032132	AC Pwr Expansion Module Assy
A20032162	Cable Assy, Interlock Switch
A20032163	Cable Assy, P/S Sync
A20032168	Cable Assy - $I/0$, 50 Conductor
A20032187	Cable Assy, 26 Conductor
A20032193	AC Power Module Assy - Side Access
A20032206	Memory Power Module, Assy
CD20032100	Cable Diagram (Basic System)
CD20032185	Cable Diagram, Expansion
CS20014838	Component Specification Lead Acid Batteries
120032005	Information Drawing, SEQUEL Document Tree
SC20032025	Schematic Power Supply
SC20032048	PCB Schematic - Control Panel
SC20032062	PCB Schematic - I/O Connector Panel
SC20032065	PCB Schematic - Backplane
SC20032085	PCB Schematic - Adapter MTU
	Controller
SC20032117	PCB Schematic - Expansion Backplane

Ð		REV EO ZONE DESCRIPTION DWN CHKD APPD DA AX 10/02 PROTO HELEASE 41.1 1900 1124 112 <th>- A A B & P O P O P O P</th>	- A A B & P O P O P O P
с			
β	10 DO NOT THE OR ROUTE THIS GABLE WITH MY OTHER CABLES.	9 W/D MEMORY POWER 2404,50-60HZ,15A A20032025-016 E 9 W/O MEMORY POWER 2204,50-60HZ,15A A20032025-015 E 9 W/O MEMORY POWER 208 V,50-60HZ,15A A20032025-015 E 9 W/O MEMORY POWER 208 V,50-60HZ,15A A20032025-015 E 9 W/O MEMORY POWER 200 V, 50-60HZ,15A A20032025-013 E W/ MEMORY POWER 200 V, 50-60HZ,15A A20032025-013 E W/ MEMORY POWER 220V, 50-60HZ,15A A20032025-011 E W/ MEMORY POWER 220V, 50-60HZ,15A A20032025-010 E W/ MEMORY POWER 220V, 50-60HZ,15A A20032025-010 E W/ MEMORY POWER 200V, 50-60HZ,15A A20032025-010 E W/ MEMORY POWER 200V, 50-60HZ,15A A20032025-000 E W/ MEMORY POWER 200V, 50-60HZ,15A A20032025-000 E M/ MEMORY POWER 200V, 50-60HZ,15A A20032025-000 E M/ MEMORY POWER 200V, 50-60HZ,15A A20032025-000 E M/ MEMORY POWER 200V, 50-60HZ,15A A20032025-000 E	
	 OMIT ITEMS INDICATED FOR DASH NO'S WO MEMORY POWER. OMIT ITEMS INDICATED FOR DASH NO'S WO MEMORY POWER. HARDWARE (ITEM 90,91,92) TO BE INCLUDED IN THIS ASSY FOR INSTALLATION INTO CABINET AT HIGHER ASSY LEVEL. WIRING AND COVER(ITEMC) REMOVED FOR CLARITY ON TOP VIEW. MARK PER Z20016001 WITH DESIGNATIONS SHOWN. MARK PER Z20016001 WITH ASSY NO. REV LTR SERIAL NO. AND PERTINENT INFORMATION. FOR WIRE LIST SEE WL20032025. FOR SCHEMATIC SEE SC20032025. ASSEMBLE PER MICRODATA WORKMAN SHIP MANUAL. INTERPRET DRAWNG PER MILSTD-100. NOTES: UNLESS OTHERWISE SPECIFIED 	DESCRIPTION POWER REQUIRED. ASST NU. REV LIN ASSY TABULATION CHART THE INFORMATION CONTAINED HEREIN IS PROPRIETARY TO AND CONSIDERED A TRADE SECRET OF MICRODATA CORPORATION AND SHALL NOT BE REPRODUCED, IN WHOLE OR PART, WITHOUT THE WRITTEN AUTHORIZATION OF MICRODATA CORPORATION. UNILESS OTHERWISE SPECIFIED DIMERSIONS ARE IN INCHES TOLERANCES XX 1:00 TOLERANCES XX 1:0	

4

3

INCORP ED.	DEL	mP	9489	4-2
IN CORP ED.	get	mP	net	4-2
INCORP EO	252	E.V.	9PP2	91
INCORP EO	590	R.V.	141	94
INCORP ED	SPD	R.V.	7.84	94
INCORP ED	SPD	R.V.	748%	944
INCORP EO	GL.		1	
				.





•



	r	
1	L	
	٠	







	REV	EO	ZONE		DES	CRIPTIO	N		DWN	CHKD	APPD	DATE	
Ŀ	AX	10081		F	ROTC	REL	EAS	E	1112	my	Hez.	11-5-50	
L	Α	10177		F	PILOT	RELI	EASE		W.D	nr	HEZ	1-16-81	
+-	B	103 34		+	NUDRP	ED			SPD	mP	C 43	9-63-61	
-	D	10542		+	NLORF	EO			SFS	mP	362	9-2581	
F	Ē	10666			INCORP	EO			SPD	MP	382	9-25-81	
	F	10734			INCOR	P EO			SPD	mD	THAL	3-17-82	n
													D
													C
									A2	003	204	3	B
												Īr	
												r	
													Ì
													ľ
	·						1						
2407	1	200320	043-0	02	.0								I
FOR	1	20032	043-0	100	OB	s				_			l
ION		ASSY	NO.		REY	LTR				6-	·15		
ASSY	TAE	ULAT	ION	CHA	RT					TAB	ILATED	I	
									UNINC	ORPORA	TED		ł
ATION CO	NTAIN	ED HEREI	N IS PR	OPRIE	TARY TO	D AND		1	NGINEE	RING O	DERS		
A TRADE S	SECRE	T OF MICH	LE OR P	CORP	WITHOU	T THE							ŀ
THORIZATI	ION O	MICROD	ATA CO	RPORA	TION.								
DATE	TITLE												1~
L 11 20							I	11-	TM				 -
12 "/46		AC	INPU	T/	455)	1		l	ai v	<i>licro</i>	data	3	I
14 1/2/20								١٩v	INE, CA	UFORI	AL		I .
-13-11										220	12	E	1
11-13.10							D	A2	00.	220	CF	+r	1
	SCAL	E 1:1	10	DENT CO	DDE 5	2936	DWG SIZE	SHEE	r 1	OF		REV	I



						1							
	REV	EO	zo	NE		DESCRIPTIO	N N		DWN	CHKD	APPD	DATE	
F	AX	10072			PRO	TO RELE	ASE		212	mq	282	10-31-80	
ŀ	Δ	101/5			DUC	T DELE	ASE		14	<u>+0</u>	DIAG	1-15-51	
L	~	Caron	l		PILL	N RELE	- 26		M())	שוחן	116	, , , , , ,	
													1
													n
													U
												1	
												-	
						1							
													1.1
													С
5													
									1 2	202	205	\circ	D
									AZ	003	203	0	D
												^	
												4	
												2	
	A	20032	05	0		A							
		ASSV	NC	<u>, ,</u>		VITP			-			1	
					1				6	-17		-	
	A	ISSY	RE	V СН	AR	Г		•		<u> </u>			
									UNINCO	RPORAT	TED		
ON COP	NTAIN	ED HEREI	N IS I	PROPRIE	TARY	TO AND		EM	GINEER	RING OR	DERS		
RADE	SECRE		ODA	TA CORF	PORA'	DUT THE	10	1420	4B	100	74.		
RIZATI	ON OF	MICROD	ATA (CORPOR	ATIO	4.	10	53	8	10	785 B		
							10	611	A	10	Y <i>3</i> 9		A
DATE	TITLE									110	SOH		
20/20		PCB .	AS	SY				7	F .			2	
2/01	6	UTCH	111		- - 1 II	ATOD		Ľ.		licro	data		
1061	5	WIICH	IN C	o RE(JUL	ATOR		RVI	NE, CAI	LIFORIN	А	· ·	
												1.	
3-81							D	A2(003	205	0	A	
1341					<u>, </u>							+	- A.
	SCALE	1.1		IDENT C	ODE	52936	SIZE	SHEET	1	OF		REV	
							-				the second value of the se	_	

آ

1_



-		



.1



					1							_
REV	EO		ZONE		DESCRIPT	ION		DWN	CHKD	APPD	DATE	
AX	976	2		PRO	TO REL	EASI		JEC	FO	RFS	6580]
AXI	993	2		REVI	SED É	REDR	AWN	1:15	mP	RU	8/2/80	1
A	10130	9		PIL	OT REL	EAS.	E	Fris	mp	489	1-15-81	1
								1.10.7		1		1
												D
											;	
											i i	
											2	
												1
											-	
												C
							ſ	100	022	050		
								AZU	0321	<u>57</u>		R
							-					
											A	
47	0/22/	152		T	٨	1					Ì	
	2020	1.52		1	-							
AS	<u> </u>	10		REV	LTR	l						
	ASS	y.	RFV	СНА	RT			6.	-21			
			•••••									
TAIN	D HERE		PROPOS	TARV			E FN	UNINCO	RPORATE	ERS		
ECRET	OF MIC	RODA	TA COR	PORAT	ON AND	-7/	1412	A	1			
UCED	MICROF	DLE O	R PART, CORPOR	WITHC	OUT THE		0919	À	1			
							<u></u>				1	Δ
TITLE								_				~
,		NCC	v .				7	TM				
•		n D D					<u>e</u>	I Mi	icroc	lata		
POW	'ER S	UPP	'LY LI	OGIC			RVIN	E, CAL	FORNIA	•		
						D	A200	0320	052		A	
-	1.1			CODE	52024	ÐWG	SHEET	1	OF /		t and	
SCALE			1.000.000		J & 7 J = O	I CIZE	JUNCEI		JF /			
SCALE				_		3121						

.





1	۱	

С





l		
REV EO ZONE DESCRIPTI	ON DWN CHKD APPD DATE	
A 9984 PILOT REL	EASE PSH MP Fills 93480	
	· · · · · · · · · · · · · · · · · · ·	
	1	
	1	D
IENT .		
EF		
-(12) 7 PL		
/		
		~
		C
	1	
	120032065	R
	A20032063	0
	A	
	F	
	1	
32065 A		
MBLY NO REV	C 07	
EMBLY PEV CHAPT	0-27	
LINCEI LEF LAARI		
MATION CONTAINED HEREIN IS PROPRIETARY TO AND	ENGINEERING ORDERS	
	10211A 10650	
JTHORIZATION OF MICRODATA CORPORATION.	102.86 11080	
	9722	Α
9240 DED ASEFIELD		
CHITTO PLO ASSEMBLI -	Microdata	
RE THE BACKPLANE		
DER THE		
9/26	D A20032065 A	
	DWG	
SCALE /// IDENT CODE 52936	SIZE SHEET / OF / REV	







1		

					1							
Ľ	REV	EO	ZONE		DESCRIPTIO	N		DWN	CHKD	APPD	DATE	
	AX	10091		PRC	TO REL	EAS	ε	B#	mP	i.Bi	11-12-60	
	A	10220		PILC	T REL	EAS	ε	P34	R.V.	Par	1-29-81	
L												D
												c
							[A2	2003	32//	7 A	В
2//2 BLY BLY ION COP TRADE S REPROD DRIZATI	TITLE		A CHAR NISPROPIODATA CI ILE OR PAIA ATA CORP ASSO ANS		Y TO AND TION AND AQUIT THE N. 32 Y- Y					TED RDERS WA		
1. seler	ź			<i>+/</i> \C	_	D	AZ	200	32	117	A]
26.11	SCAL	1/1	IDE	NT CODE	52936	DWG SIZE	SHEET	/	OF /		REV]
					1			_				





-		

Ι	REV	EO	ZONE	DESCRIPTION	DWN	CHKD	APPD	NATE
t	AX	16073		PROTOTYPE RELEASE	1020	mp.	-440	11-390
	A	10158		PILOT RELEASE	Sel	CIM	E.F.	1-14-8:
	ê	10591		INCORP ED	SFD	S.N.	Sit	1-12-12
	C	10876		INCORP ED	SPD	S. N.	944	19-8



ASSY NO.

D





.







					с
0/60 HZ A20032193-001 A	A	Α2	0032193	3 A	В
TION PART NUMBER RE	VLTR				
SEMBLY TABULATION CHART	J 	TABL	6-41		
ATION CONTAINED HEREIN IS PROPRIETARY TO AN A TRADE SECRET OF MICRODATA CORPORATION AN IE REPRODUCED. IN WHOLE OR PART, WITHOUT TH		ENGINE	ERING ORDERS		
HORIZATION OF MICRODATA CORPORATION.					A
AC POWER MODULI 4461 4-00 ASSY - SIDE ACCESS	E	FVINE, C	Microdata	•	-
	D	A200	032193	A	
SCALE NONE IDENT CODE 529	36 DWG	SHEET	OF 2	REV	J
	1				

DESCRIPTION PROTOTYPE RELEASE

INCORP EO PILOT RELEASE

AXI 1/038 A 11084

 DWN
 CHKD
 APPD
 DATE

 プチノ
 アアノ
 プチタ
 クリーク
 クリーク<

D














REV	EO	DESCRIPTION	DWN	СНКД	APPD	DATE
AX	10111	PROTO RELEASE	MJS	-	7/202	11-20- <i>R</i> 6
A	10181	PILOT RELEASE	MJS	mP	222	1-1-2
		Г				_
			U ENG	NINCORP	G ORDE	ERS
					·	
	THE I SECRI PART	NFORMATION CONTAINED HEREIN IS PROPRIETARY TO AN ET OF MICRODATA CORPORATION AND SHALL NOT BE REPI , WITHOUT THE WRITTEN AUTHORIZATION OF MICRODATA	D CONSI RODUCE CORPO	DERED A D, IN WHO RATION	TRADE DLE OR	
PRĘPARĘ		DATE TITLE				
CHECKER		CONPONENT SPECIFICATION -		TM	6	-55
ENGINEE	R I	LEAD ACID BATTERIES		Mi	croc	lata
APPO	Shrink	1/19/20		IRVINE	, CALIFOR	INIA
APPD APPD	<u>the 1-1</u>	13-81	A	CS20014	1838	A
RECORDS	MEYP	Taola IDENT CODE 52936	DWG SIZE	SHEET 1	OF 5	REV
Form 3-132	<u>rume</u> 2-1		<u> </u>			1

1.0 SCOPE

This specification defines an 18 volt, 5 ampere hour, battery pack using 9, 5AH, X cells.

2.0 APPLICABLE DOCUMENTS

Z20016001 - Marking Specification UL-94V-0

- 3.0 REQUIREMENTS
- 3.1 Electrical
- 3.1.1 Open circuit voltage (23^oC)

Normal at 80% charge = 2.14 volts per cell 19.26 volts per pack

3.1.2 Capacity - Full charged at 23^oC

CAPACITY	DISCHARGE CURRENT	DISCHARGE TIME
5.0 AH	500 MA	10 HR

3.2 Mechanical

3.2.1 Case Material: Uniroyal Kralastic Plastic or Equivalent material - UL94V.0 rated Configuration Size: Figure 1

3.3 Environmental

3.3.1 Temperature Range

Storage	-65°C	to	+65°C
Discharged	-65°C	to	+65 C
Charge	-40°C	to	+65°C

6-56

Α	CS2001	483	8	A
DWG SIZE	SHEET	2	OF 5	REV

3.3.2	Storage Time Versus Temp (charged cells)
	Temp Time
	65 [°] C 60 Days 23 [°] C 1200 Days 0 [°] C 7200 Days
3.3.3	Humidity
	Operating 5% to 90% Non Condensing Storage 5% to 95% Non Condensing
3.3.4	Altitude
	Operating 12,000 Feet Storage and Shipping 40,000 Feet
3.3.5	Vibration
	The unit shall be designed to withstand 0.3G's vibration from 93-300 Hz without any degradation.
3.3.6	Shock
	The cell pack shall withstand a shock of $10G$'s on any axis.
4.0	QUALITY ASSURANCE
4.1	General
	Suppliers to this procurement specification shall utilize the best practices in manufacturing and inspecting this product. Acceptable processes, controls and procedures are required to assure product integrity from parts/materials and assembly through testing and shipping.
	Microdata Product Assurance reserves the right to approve the manufacturer's processes and procedures as they affect product quality in order to fully satisfy the requirements of this paragraph.

6-57 Α Α CS20014838 DWG SIZE OF 5 SHEET 3 REV

4.2 Inspection and Testing

The supplier has the responsibility to perform the necessary inspection and testing to insure compliance with the requirements of this specification. Certification of required inspection and testing shall be provided with the delivered product.

4.3 Source Inspection

Source inspection will be performed at the discretion of Microdata Product Assurance based on the quality level of the delivered product.

5.0 PACKING AND MARKING

- 5.1 Packaging shall be in accordance with Microdata specification Z20016000.
- 5.2 The battery packs shall be marked with Microdata part number and applicable revision letter, manufacturers designation (or mark), and date (or lot) code. All marking shall conform to Z20016001, and must with stand the processing specified in Z20016000.

6-58

Α	CS2001	483	8	Α.,
DWG SIZE	SHEET	4	OF 5	REV



REV	EO	DESCRIPTION	DWN	СНКД	APPD	DATE
AX	9709	PROTO RELEASE	tow		944	5-12-50
AXI	9912	INCORP EO	RS.	20		8-15-50
AXZ	10060	REVISED & REDRAWN	RB	₽÷€Ľ	R儿	12.27/35
EXA	10179	REVISED & REDRAWN	DEC	222	102	12-16-30
AX4	10237	REVISED & REDRAWN	Cil	HEZ.	C'èz	1-16-31
A	10206	PILOT RELEASE	GN B	Chil.	2122	:-50-31
В	10267	INCORP EO	AK	RV	Ngy	3-30-81
C.	10502	INCORP E.O.	New	mP	234	7-16-81
С	10664	INJJRP ED	0.20	mp	2'AL	12-1-1-17
E	10998	INCORP EO	DEC	CHER	793	12-14-31

UNINCORPORATED ENGINEERING ORDERS

THE INFORMATION CONTAINED HEREIN IS PROPRIETARY TO AND CONSIDERED A TRADE SECRET OF MICRODATA CORPORATION AND SHALL NOT BE REPRODUCED, IN WHOLE OR PART, WITHOUT THE WRITTEN AUTHORIZATION OF MICRODATA CORPORATION.

PREPARED DATE K.C. WILTON 5-5-80	TITLE			6	-60
APPO	INFORMATION DWG SEQUOIA DOCUMENT TREE		I Micr		ata
APPO ANDA 1/2/31	(SINGLE DISG GABINET SYSTEM)	A	120032005		E,
RECENCE 1-28-21 RECENCE 181 ML Manus DF2/Ro	IDENT CODE 52936	DWG SIZE	SHEET 1	of 20	REV
Form 3-132-1 1213-80					

INDEX

DESCRIPTION	SHEET	NO.
DRAWING TREE	. 3,4,	, 5
BASIC SYSTEM TABULATION	. 6	
CABINET ASSEMBLY TABULATIONS	. 7	
BASIC POWER SUPPLY TABULATIONS	. 8	
ALTERNATE POWER SUPPLY TABULATIONS	. 8	
MEMORY USAGE CHART	. 9	
PRISM USAGE CHART	. 10	
SYS-GEN PROGRAM TABULATIONS	. 11	
DISC DRIVE SYSTEM USAGE AND TABULATIONS	. 12,13	,14
MAG TAPE SYSTEM TABULATIONS (800 & 1600)	. 15	
LINE PRINTER SYSTEM TABULATIONS (300 LPM/600 LPM)	. 16	
I/O PANEL ASSEMBLY (PRINTER EXPASYNC COMM KIT TAB	. 17	
MAG TAPE/PRT CONTROLLER I/O KIT	. 18	

EXPANSION	P.C.B.	CHASSIS	TABULATIONS] 9
EXPANSION	CABINE	TABULA	FIONS	20

	6-61		
A	120032005	E	
DWG SIZE	SHEET 2 OF 20	REV	

· · ·





SLIDE C52001486Q

B

A

FORM NO. 9-135-1

4

3





В	ASIC SYSTEM TABULATION	
ASSEMBLY NUMBER	LINE VOLTAGE	DESCRIPTION
		18. Mar 19. Mar
A20032100-003	220V 50/60 Hz	BROWN/WHITE
A20032100-004	240V 50/60 Hz	BROWN/WHITE
A20032100-005	200V 50/60 Hz	BROWN/WHITE
A20032100-006	208V 50/60 Hz	BROWN/WHITE

	6-69	1
A	120032005	E
DWG SIZE	SHEET 6 OF 20	REV

	CABINET ASSEMBLY TAB	ULATION	
PART NUMBER	VOLTAGE	DESCRIPTIO	
· · · · · · · · · · · · · · · · · · ·		с. — н	
A20032039-002	250V 50/60 Hz	White	

		-		6-70	
	A	12003	3200	15	E
	DWG SIZE	SHEET	7	of 20	REV
/ORM 3-132-8					

	BASIC POWER SUPPLY TABL	JLATIONS	
PART NUMBER	DESCRIPTION	VOLTAGE	HZ
A20032025009	POWER SUPPLY ASSY	2001	50/60
A20032025-010	POWER SUPPLY ASSY	209V	50/60
A20032025-011	POWER SUPPLY ASSY	220V	50/60
A20032025-012	POWER SUPPLY ASSY	24CV	50/60
A20032025-013	POWER SUPPLY ASSY W/O MEM	ZOCV	50/60
A20032025-014	POWER SUPPLY ASSY W/O MEM	208V	50/60
A20032025-015	POWER SUPPLY ASSY W/O MEM	220V	50/160
A20032025-016	POWER SUPPLY ASSY W/O MEM	240V	50/60

• • • •

6-71 A I20032005 E DWG SIZE SHEET 8 OF 20 REV FORM 3-138-8

MEMORY USAGE CHART									
MEMORY	PART NUMBER DOUBLE BIT DETECTION	PART NUMBER SINGLE BIT DETECTION	QTY						
256K	A20032064	A20032064-001	1						
512K	A20032064	A20032064-001	2						
768 K	A20032064	A20032064-001	3						
1024K	A20032064	A20032064-001	4						
1280K	A20032064	A20032064-001	5						
1536K	A20032064	A20032064-001	6						
1792K	A20032064	A20032064-001	7						
2048K	A20032064	A20032064-001	8						

6-72 A E 120032005 DWG SIZE SHEET 9 OF20 REV

	PR	ISM USAGE CHART	
PRISM PART NUMBER	QTY	CABLE PART NUMBER	QTY REQUIRED
A20004600-014	1	A20032102-001	1
A20004600-014	2	A20032120-001	2
A20004600-014	3	A20032102-001	3
A20004600-014	.28	A20032102-001	128



SYS-GEN PRO	GRAM TABULATIONS
PART NUMBER	DESCRIPTION (MAG TAPE REEL)
PM20001284-001	9 TRACK,NRZ1, 800 BPI
PM20001284-002	9 TRACK, PE, 1600 BPI

6-74

	A	120032005	L.
-	DWG SIZE	SHEET 11 OF20	REV

MEG BIT	BASIC DISC	SYSTEM	DR. QTY	DR. NO.	ADD-ON DIS	DESCRIPTION	DR. aty	DR. NO.	VOLTAGE/HZ	6-75
132	A20032136-007 A20032136-008 A20032136-009 A20032136-010 A20032136-010 A20032136-005 A20032136-006 A20032136-017	SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY		1 1 1 1	NONE NONE NONE NONE NONE NONE NONE	NONE NONE NONE NONE NONE NONE NONE	NONE NONE NONE NONE NONE NONE NONE	NONE NONE NONE NONE NONE NONE NONE	200V 50 Hz 200V 60 Hz 208V 50 Hz 208V 60 Hz 220V 50 Hz 240V 50 Hz 240V 60 Hz	
264	A20032136-007 A20032136-008 A20032136-009 A20032136-010 A20032136-005 A20032136-006 A20032136-017	SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY	1 1 1 1 1	1111	A200 32156-028 A200 32156-029 A200 32156-030 A200 32156-031 A200 32156-026 A200 32156-027 A200 32156-032	SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON	1 1 1 1 1	222222222222222222222222222222222222222	200V 50 Hz 200V 60 Hz 208V 50 Hz 208V 60 Hz 220V 50 Hz 240V 50 Hz 240V 60 Hz	* * * * *
396	A20032136-007	sys assy	1	1	A20032156-028	sys Assy-Add-on	1	ž	200V 50 Hz	*
	A20032136-008 A20032136-009 A20032136-010 A20032136-005 A20032136-006 A20032136-017	SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY	1 1 1 1 1	1 1 1 1 1	A20032156-029 A20032156-030 A20032156-031 A20032156-026 A20032156-027 A20032156-032	SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON SYS ASSY-ADD-ON		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	200V 60 Hz 208V 50 Hz 208V 60 Hz 220V 50 Hz 240V 50 Hz 240V 60 Hz	
	A20032136-013 A20032136-014 A20032136-015 A20032136-016 A20032136-011 A20032136-012 A20032136-018	SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY SYS ASSY	1 1 1 1 1		NONE	NONE	NONE	NONE	200V 50 Hz 200V 60 Hz 208V 50 Hz 208V 60 Hz 220V 50 Hz 240V 50 Hz 240V 50 Hz	* * *
	* EXPANSION C	BINET REQUI	ed							

1-361-6

REV

0F20

 $\overline{\mathcal{O}}$

SHEET

DWG

			and the second	1	and the second	B. C. Barris, R. Barris, A. S. Barris, A. S. Martin, Phys. Rev. Lett. B 10, 1990 (1990).	A MARKA A		المتعتقين وبديك بعوالية ومراسيه المروان	, Yanata Bittatan	<u>aladan kinang</u>	سم دنس خ
	• •		SYSTEM ASS	EMBLY	-Disc	DRIVE USAGE AND TABULATIONS		•		•	Ш	REV
F	1EG	BASIC DISC	SYSTEM	DR.	DR.	ADD-ON DISC SYSTEM	DR.	DR.	VOLTAGE /HZ	9		0
В	TI	PART NUMBER	DESCRIPTION	QTY	NO.	PART NUMBER DESCRIPTION	aty	NO.			L)	N.
5	28	A20032136-007	SYS ASSY	1	1	A20032156-028 SYS ASSY-ADD-ON	1	2	200V 50 Hz	* 0	2	ō
	-0	A20032136-008	SYS ASSY	1	1	A20032156-029 SYS ASSY-ADD-ON	il t'	2	200V 60 Hz	*	N N	m
		A20032136-009	SYS ASSY	ĩ	1	A20032156-030 SYS ASSY-ADD-ON	1 1	2	208V 50 Hz	*	m	-
		A20032136-010	SYS ASSY	1	ī	A20032156-031 SYS ASSY-ADD-ON	1 1	2	208V 60 Hz	*	2	
		A20032136-005	SYS ASSY	Ī	1	A20032156-026 SYS ASSY-ADD-ON	1 1	2	220V 50 Hz	×	2	Ψ
		Λ20032136-006	SYS ASSY	1	1	A20032156-027 SYS ASSY-ADD-ON	1 1	2	240V 50 Hz	*	H	5
		A20032136-017	SYS ASSY	1	1	A20032156-032 SYS ASSY-ADD-ON	1.1	2	240V 60 Hz	*		1.4
		A20032136-013	SYS ASSY	1	3	A20032156-013 SYS ASSY-ADD-ON	1 1	4	200V 50 Hz	*		N S
		A20032136-014	SYS ASSY	1	3	A20032156-014 SYS ASSY-ADD-ON	1	4	200V 60 Hz	*		02
		A20032136-015	SYS ASSY	1	3	A20032156-015 SYS ASSY-ADD-ON	1 1	4	208V 50 Hz	1	المستجمعة معتما	Lucian
		A20032136-016	SYS ASSY	I	3	A20032156-016 SYS ASSY-ADD-ON	1	4	208V 60 Hz			
		A20032136-011	SYS ASSY	1	3	A20032156-011 SYS ASSY-ADD-ON	! }	1 4	220V 50 Hz	i i		
		A20032136-018	875 A557	i	3	A20032156-018 875 AS6Y-ADD-ON		4	240 V 60 Hz			
6	60	A20032136-007	SYS ASSY	1	1	A20032156-028 SYS ASSY-ADD-ON		2	200V 50 HZ	12		
		A20032136-008	SYS ASSY			A20032156-029 SYS ASSY-ADD-ON		2	200V 60 HZ	l.		
		A20032136-009	SYS ASSY	1	E .	A20032156-030 SYS ASSY-ADD-ON		2	208V 50 HZ	l.		:
		A20032136-010	SYS ASSY			A20032156-031 SYS ASSI-ADD-0			2000 00 HZ	*		
		A20032136-005	SIS ASSI			A20032156-026 SIS ASSI-ADD-OF		2	2200 50 12	*		
		A20032130-000	SIS ASSI	1		A20032150-027 515 ASSI-ADD-O	li	2	240V 50 Hz	*		
		A20032136-017	CVC ACCV	2	25	A20032156-013 EVE ASSI-ADD-0		1 A	200V 50 Hz	*		
		A20032136-013	SIS ASSI	5	3,5	A20032130-013 B13 A331-ADD-0 A20032156-014 EVG AGGV-ADD-0	il i	Ā	200V 60 Hz	*		
		A20032136-014	SIS ASSI	2	3,5	A20032130-014 513 A351 ADD-0	il ī	Ā	208V 50 Hz	*		
		A20032136-016	SVS ASSV	2	3,5	A20032156-016 SVS ASSY-ADD-0	il i	À	208V 60 Hz	*		
		A20032136-011	SVS ASSV	1 2	3.5	A20032156-011' SVS ASSY-ADD-0	il i	I Á	220V 50 Hz	×		
		A20032136-012	SYS ASSY	2	3.5	A20032156-012 575 A557-ADD-ON		14	240V 50 Hz	1		
7	92	A20032136-007	SYS ASSY	$\overline{1}$	1 3.3	A20032156-028 SYS ASSY-ADD-ON		2 1	200V 50 Hz	*		
		A20032136-008	SYS ASSY	l i	6	A20032156-029 5YS ASSY-ADD-ON	I I	2	200V 60 Hz	*		
		A20032136-009	SYS ASSY	1	<u>h</u> .	A20032156-030 SYS ASSY-ADD-ON	1 1	2	208V 50 Hz	*		
		A20032136-010	SYS ASSY	1	h	A20032156-031 SYS ASSY-ADD-ON	1 1	2	208V 60 Hz	*		
		A20032136-005	SYS ASSY	1	h i	A20032156-026 SYS ASSY-ADD-ON	1 1	2	220V 50 Hz	r		
		л20032136-006	SYS ASSY	1	h	A20032156-027 5YS ASSY-ADD-ON	1 1	2	240V 50 Hz	*		
		A20032136-017	SYS ASSY	1	և	A20032156-032 5YS ASSY-ADD-ON	1 1	2	20V 0 Hz	<u>t</u>		
		A20032136-013	SYS ASSY	2	3,5	A20032156-013 FYS ASSY-ADD-ON	1 2	4,6	200V 50 Hz	*		
		A20032136-014	SYS ASSY	2.	3,5	A20032156-014 5YS ASSY-ADD-ON	1 2	4,6	200V 60 Hz	t i		
		A20032136-015	SYS ASSY	2	3,5	A20032156-015 FYS ASSY-ADD-ON	1 2	4,6	208V 50 Hz	ſ		
		A20032136-016	SYS ASSY	2	3,5	A20032156-016 FYS ASSY-ADD-ON	1 2	4,6	208V 60 Hz	ľ		
		A20032136-011	SYS ASSY	2	3,5	A20032156-011 SYS ASSY-ADD-ON	1 3	4,6	220V 50 Hz	6		
		A20032136-012	SYS ASSY	22	3.5	1 A20032156-012 SY5 ASSY- ADD-ON	1 2	4,6	240V 50 HZ			
L.		1110000100-010	1 3/3	L	1 310	HUMAARIDA AIA AIA HUAI HAA						

* EVDANCTON CARTNEED DEVITOED

1-861-6 M I O

		SYSTEM ASS	EMBLY	-DISC	DRIVE USAGE AN	ND TABULATIONS		أخستمنينهم	ñ	
MEG	BASIC DISC	SYSTEM	DR.	DR.	ADD-ON DIS	ic system	DR.	DR.	VOLTAGE / HZ	
BIT	PART NUMBER	DESCRIPTION	QTY	NÖ.	PART NUMBER	DESCRIPTION	QTY	NO.		1
924	A20032136-007	SYS ASSY	1	1	A20032156-028	SYS ASSY-ADD-ON	1	ź	200V 50 Hz	*
	A20032136-008	SYS ASSY	1	ì	A20032156-029	SYS ASSY-ADD-ON	1	2	200V 60 Hz	*
	A20032136-009	SYS ASSY	1	1	A20032156-030	SYS ASSY-ADD-ON	1	2	208V 50 Hz	*
	A20032136-010	SYS ASSY	1	1	A20032156-031	SYS ASSY-ADD-ON	1	2	208V 60 Hz	*
	A20032136-005	SYS ASSY	1	1	A20032156-026	SYS ASSY-ADD-ON	1	2	220V 50 Hz	*
	A20032136-006	SYS ASSY	1	1	A20032156-027	SYS ASSY-ADD-ON	1	2	240V 50 Hz	*
	A20032136-017	SYS ASSY	1	1	A20032156-032	SYS ASSY-ADD-ON		2	240V 60 Hz	*
	A20032136-013	SYS ASSY	2	35	A20032156-013	SYS ASSY-ADD-ON	2	4,6	200V 50 Hz	*
	A20032136-014	SYS ASSY	2	35	A20032156-014	SYS ASSY-ADD-ON	Ž	4,6	200V 60 Hz	*
	A20032136-015	Sys Assy	2	3,5	A20032156-015	SYS ASSY-ADD-ON	2	4,6	208V 50 Hz	1
	A20032136-016	SYS ASSY	2	3,5	A20032156-016	SYS ASSY-ADD-ON	2	4,6	208V 60 Hz	1*
	A20032136-011	SYS ASSY	2	3,5	A20032156-011	SYS ASSY-ADD-ON	2	4,6	220V 50 Hz	
	A20032 36-012 A20032 34-016	575 A557 575 A557	2	3.5	A20032156-012 A20032156-018	SYS ASSY-ADD-ON	2	4.8	240V 50 Hz	17
	A20032136-022	SYS ASSY	l i	7	NONE	NONE	NONE	NONE	200V 50 Hz	1*
	A20032136-023	SYS ASSY	1	7	I ↓				200V 60 Hz	1
	A20032136-024	Sys Assy	11	7					208V 50 Hz	
	A20032136-025	SYS ASSY	1	7					208V 60 Hz	1
	A20032136-020	SYS ASSY		7					220V 50 Hz	11
	A20032136-021	SYS ASSY	11.	7				1. 1.4	240V 50 Hz	1.
	A20032136-019	SYS ASSY	1	7	NONE	NONE	NONE	NONE	240V 60 Hz	1.
1056	A20032136-007	Sys Assy	1	p ,	A20032156-028	SYS ASSY-ADD-ON		2	200V 50 Hz	
	A20032136-008	SYS ASSY	1	ր լ	A20032156-029	SYS ASSY-ADD-ON		2	200V 60 Hz	1
	A20032136-009	Sys assy	1	6	A20032156-030	SYS ASSY-ADD-ON		2	208V 50 Hz	
	A20032136-010	SYS ASSY	I I	P	A20032156-031	SYS ASSY-ADD-ON		2	208V 60 Hz	
	A20032136-005	Sys assy		P	A20032156-026	SYS ASSY-ADD-ON		2	ZZUV 50 HZ	
	A20032136-006	Sys Assy		H i	A20032156-027	SYS ASSY-ADD-ON		2	240V 50 H2	
	A20032136-017	SYB ASSY		μ	A20032156-032	SYS ASSY-ADD-ON	- <u>-</u>	1	240V 60 Hz	-17
	A20032136-013	SYS ASSY	2	3,5	A20032156-013	SYS ASSY-ADD-ON		4,6	200V 50 HZ	
	A20032136-014	SYS ASSY	2	35	A20032156-014	ISIS ASSY-ADD-ON		9,2		
	A20032130-015	575 A357	15	3,5	A20032156-015	SYS ASSY-ADD-ON	2	4.6	208V 60 HZ	1
	A20032136-011	SYS ASSY	2	3,5	A20032156-011	SYS ASSY-ADD-ON	2	4,6	220V 50 Hz	
	A20032136-012	SYS ASSY	2	3,5	A20032156-012	SYS ASSY-ADD-ON	2	4,6	240V 50H2	*
	AZ0032136-018	SYS ASSY	<u> </u>	3.5	A20032156-018	SYS ASSY-ADD-ON	1	40	200V 50 HZ	-12
	A20032136-023	SYS ASSY	l i	7	A20032156-023	SYS ASSY-ADD- ON	i	8	200V 60HZ	*
	A20032136-024	SYS ASSY	l i	7	A20032156-024	SYS ASSY-ADD-ON	Ĩ	8	2087 50Hz	*
	A20032136-025	SYS ASSY		1 7	A20032156-025	SYS ASSY-ADD-ON	1 1	8	208V 60Hz	1.
	A20032136-020	575 A337		1 7	A20032156-020	SYS ASSY-ADD-ON		l ã	240V 50HZ	I.
	A20032136-019	SYS ASSY	i '	7	A20032156-019	SYS ASSY-ADD-ON	li	ð	240V 60HZ	*

ORM 3-132-8

A I20032005 DWG SHEET 14 0F20

REV

Ш

	TABULATIONS				
SYSTEM ASSEMB	LY-MAGNETIC TAPE	45	IPS	800	BPI
PART NUMBER	VOLTAGE/Hz				
A20032137-005	200/208V 50/60Hz				
A20032137-003	220V 50/60 Hz			, ,	
A20032137-004	240V 50/60 Hz			, and the second se	

	6-78	
A	I20032005	E
DWC	SHEET 15 OF 20	REV

		and the second secon
	SYSTEM ASSEMBLY-LINE PRINTER TAB	ULATIONS
PART NUMBER	VOLTAGE/Hz	DESCRIPTION
A20032140-001	100V 50/60 Hz	300 LPM
A20032140-002	115V 50/60 Hz	300 LPM
A20032140-003	220V 50 Hz	300 LPM
A20032140-004	240V 50 Hz	300 LPM

	SYSTEM ASSEMBLY-LINE PRINTER	TABULATIONS
PART NUMBER	VOLTAGE/Hz	DESCRIPTION
A20032141-001	100V 50/60 Hz	600 LPM
A20032141-002	115V 50/60 Hz	600 LPM
A20032141-003	220V 50 Hz	600 LPM
A20032141-004	240V-50 Hz	600 LPM

	6-7	9
A	120032005	E
DWG SIZE	SHEET 16 OF 20	REV

I/C	PANEL AS	SY (EXPANSION)		
PART NUMBER	QTY	ADDITIONAL PRT	ADDITIONAL	PORTS
A20032045-001	1	4	32	

TO BE USED WHEN MORE PORTS OR PRINTERS ARE REQUIRED THAN ARE AVAILABLE WITH STANDARD TERMINAL PORTS CONFIGURATION, AND WILL REQUIRE AN EXPANSION CABINET.

ASYNC COMM KIT			
PART NUMBER GTY PORT QTY'S			
A20032135	*	I THRU 64	
A20032135	*	65 THRU 128	

* I ASYNC COMM KIT FOR EACH GROUP OF 8 PORTS

	6-80	
A	I20032005	Lij
DWG SIZE	SHEET 17 OF 20	REV

MAC	G TAPE/P	RT CONTROLLER 1/0 KI	T
PART NUMBER	QTY	MAG TAPE SYSTEM	PRINTER SYSTEM
A20032164	1	1	2

TO BE USED WITH EVERY MAG TAPE SYSTEM AND/OR (2) PRINTER SYSTEM

`		6-81	
	A	120032005	E
	DWG SIZE	SHEET 18 OF 20	REV

EXPANSIO	N PCB CHASSIS TABULATIC	DNS
PART NUMBER	VOLTAGE/Hz	P/S PART NUMBER
A20032159-005	200V 50/60 Hz	A20032025-0/3
A20032159-006	208 / 50/60 Hz	A20032025-014
A2003215 9 -003	220V 50/60 Hz	A200320 25- 01う
A2003215 9 -004	240V 50/60 Hz	A20032025-016

	6-82	2
Å	120032005	171
DWG SIZE	SHEET 19 OF 20	REV

EXPANSI	ON CABINET TABULATION	
PART NUMBER	VOLTAGE	DESCRIPTION
A20032160-002	240 V 50/60 Hz	WHITE, DISCENT
A20032160-004	240V E0/60 Hz	WHITE, W/MTL DCCR, DISCE F
A20032160-CCio	240 V 50/60 Hz	WHITE, ACLC EXP
A20032160-008	240V 50/60 Hz	WHITE, W/MTU DOOR ACLO E P

	. 1		6-83		
	A	120032005		E	
	DWG SIZE	SHEET 20 O	f 20	REV	
iRi# 3-132-8					

•









	REV	EO	ZONE	DESCRIPTIO	N	DWN	CHKD	APPD	DAT
	AX	9699		PROTO RELL	EASE	15/+	40	RK.	574
ł	AXI	9785		INCORP	E.O.	10	ÉÐ	A1	4/13
ł	A	9987		PILOT RE	LEASE	10		190	1-1
ł	в	11199		INCORPORAT	FEO	D.	10	Tisa	1 7
ł							/4/	(PA	Ľ-
									1
						502	003	z04	3
									Ľ
,									
~									
						6-	87		
							1000047		
N CC		ED HEREI	N IS PROP	RIETARY TO AND	Ef	NGINEE	RING OR	DERS	

MATION CON D A TRADE S BE REPROD UTHORIZATI	NTAINED HEREIN IS I SECRET OF MICRODA DUCED, IN WHOLE OF ION OF MICRODATA (ENG		RPORATED	RS		
-3 . 9. -3 . 9. -3 . 9. -3 . 9.	TITLE PCB SCA CONTRO	IEMATIC - DL PANEL		RVIN	E, CAI	IICTOD	ata	
1-9.81			D	5C2	00	3204	8	9
	SCALE -	IDENT CODE ' 52936	DWG SIZE	SHEET	/	OF /		PE
		. 1						

		REV EO ZONE DESCRIPTION DWN CHKD APPD DATE
		AX 9611 PROTO RELEASE QU. 30 749 3-20
D	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
¢	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C
B	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SC 20032062 [A] B
	$ \begin{array}{c} $	THE INFORMATION CONTAINED HEREIN IS PROPRIETARY TO AND CONSIDERED A TRADE SECRET OF MICRODATA CORPORATION AND SHALL NOT BE REPRODUCED, IN WHOLE OR PART, WITHOUT THE WRITTEN AUTHORIZATION OF MICRODATA CORPORATION.
•	I. INTERPRET DRAWING PER MIL-STD-100.	ANJES SPECIFIED ARE IN INCHES XX ± 20 ANGLES 1/V ANGLES 1/V APPO A

l

·



					1							
	REV	EO	ZON	E	DESCRIPT	ION		DWN	CHKD	APPD	DATE	
	AX	9722		PRO	TOTYPE.	REL	EASE	BU	90	175	5/20/80	
	A	9984		PIL	OTREL	EAS	E	P5H	mP	HALL	9300	
	••••••	•••••••			•						1	
												D
												l i
												C
							_		_			
								501	2013	20%	5	В
							1	002		200	ř.	
											A	
							-	<u> </u>				
							6-	-91				
0			15 880	PRIFTAR	Y TO AND		EN			DERS		
DE S	SECRET	OF MICRO	DATA	CORPORA	TION AND	10	211	A	1			
ATI	ON OF	MICRODAI	TA COR	PORATIO	IN.	11	080		<u> </u>			
IE	TITLF					4	211		1			Α
Ĥ		PCB	sci	YEM	AT.C-			TM .				
/ /4/			201	/				2 M	icroc	lata		
		BAC	KP	LAN	IΕ		RVIN	E, CAL	FORNA	•		
6							en	~~~~	20-	5		
-						D	502	<u></u>	206	<u>ن</u>	14	
	SCALE		IDE	NT CODE	52936	DWG SIZE	SHEET	/	of S	•	REV	

1.
132 133 134 135 136 137 138 139 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 IJ21 IJĽ +SVCPU AI A/ +SV CPU BI 81 +5V MEM AZ A 2 +5V MEM 8Z BZ 1-+5V MEM GND A3 A3 R3 +SV MEM 220 GND RI 3 2203 83 83 4 4 GND **A**4 RZ R4 A4 -390-1 ______ MCLK! 84 84 DPAR / A5 - 213-2 A5 Z46-2 GND 85 85 DATA 07/ - Z/3-9 A6 246 -3 AG DATA 15 - 214-3 86 245-3 86 - Z13-4 DATA OG/ A7 A7 246-4 -DATA 141 - =14-4 87 87 245-4-DATA 051 A8 - 2/3-5 A8 246-5 -DATA 131 88 88 - 214-5 Z45-5 DATA 041 A9 - 2/3-4 A9 246-6 DATA 121 - 214-6 89 845-6 -89 DATA 03/ - 215-2 AЮ 246-7 -A10 DATA III - 216-2 810 810 Z45-7 DATA OZI A// - 2/5-3 AII **z48-**2 DATA 101 811 - Z.16-3 811 247-2 DATA OIL AZ - 2/5-4 A12 248-3 DATA 091 812 - Z 16-4 247-3 -812 DATA OOI A13 - Z/5-5 A13 Z43-4 3 -DATA 08/ 813 - 2/6-5 813 247-4 GND A14 A/4 GND 814 B/4 z43-2 -MECC 041 SVRQ/ CRUDOO A15 A/5 *A15* A15 A15 A/5 - 215-6 ω 248-5 ω 244-Z MECC 09/ CSEL/ CRUD 05 B15 - 216-6 815 815 815 815 8/5 Z47-5 243-3 · MECC 03/ CPUDOI CACK! AК - 2/5-7 A/6 AK A Ka AKo AIG 248-6 244-3 MECC 081 CLRQ/ CPUD 06 - 216-7 BK 816 B16 816 5/6 816 247-6 -MREDI CPUD 02 MECC 02/ - 217-2 A17 Z43-4. A17 A17 4/7 A17 A17 208-7 3 MECC 07/ 244-4 CPUD 07 817 817 - Z /8-Z 817 817 817 817 247-7 243-5 CPUDO3 MECC OIL CADD 11 - 2/7-3 À/8 A IB A/8 A18 4/8 250-2 AIS 244-5 CPUD 08 MECC 061 CADD 31 818 - 318-3 818 818 818 8/8 249-2 -816 **2**43-6 CPUD 04 MECC 001 CADDOI A19 - = 17-4 A/9 A19 A/9 A19 A/9 260-3 Z44-6 MECC 05/ CADO 21 CPUD09 819 - 2/8-4 819 819 819 819 819 249-3 GND AD A20 - 3 GND 920 820 ADDEOOL A21 - 217-5 Z51-2 A2 Ξ ADDROIL 821 - Z18-5 BZI 252-2 ADD ROZ / AZZ - Z17-6 251-3 A22 ADDE03/ 822 - Z18-6 822 252-3 ADD E04/ A23 ー ジノフーフ 251-4 AZ3 ADDROS/ 823 -- **Z**/8-7 3 -252-4 823 ADDROGI A24 - 219-2 25 /- 5 AZ4 ADD ROTI 824 - 220-2 252-5 824 ADDROBI A25 - 219-3 Z51-6 A25 ADDE091 825 - z 20-3 Z52-6 825 ADDEIOI AZC - 219-4 251-7 -A26 Ν ADDRIII Ν 826 - 220-4 826 Z52-7 -GND A27 A27 GND BZ 7 827 253-2 E A28 - 219-5 A79 888 - *220-*5 254-2 828 IOAT / A29 - Z19-6 253-3 -AZ 829 - 220-6 Z54-3 -82 ADGT/ Æ - 219-7 Z53-4 A30 IØPR/ 830 - 220-7 BE 254-4 WTBY3 A31 131 - 221-2 253-5 -DSYN/ 831 - 222-2 254-5 . 83/ WTBYZ AJZ - 221-3 253-



.

255-	1J1 1J.2	NG N.4 N.5 NG NJ7 NJ8 N	19 NIO NII NIZ NIB A)14 1)15 1J16 1)17 1)18 1)19	NZO NZI		
	5 - 438		INEQ 2/		A38	_ Z23-2	1
256-5	5		BSAD 3/			- 224-2	
255-0	= 439		INROII			- #23-3	
256-4	- 839		BSAD 2/			- Z24-3	
<i>₹55</i> →7	7		TSYNAL			- 223-4	
256-7	7 — 840					- 224-4	.
J 257-2	A4/		ISYN 2/			- 229-5	
258-2	84/		INAD 0/			- 224-5	
258-3	3 - 842		I ISYNI/	· · · · · · · · · · · · · · · · · · ·	847	- 223-6	
257-4	443		BSAD 1/			- 223-7	
258-4	7 - 813		INAD 3/			- 224-7	-
b	A#4		GND		444		- 3
	844		GND				
257-5	5 - 445		BSADO/	· · ·		- 225-2	
258-5	5845	/	INAB ZI			- <i>226-</i> 2	
	A46				446		
258-6	846		BSYN			- 226-3	Γ
257-7	7 - 447		1			- <i>225-4</i>	
3 238-1	1	/	CP55/		04/	- 226-4	
	A18	/	MP551		848		
259-	5-49	-	MERE!			- 225-6	
	B49	/	MPFI/				
259-4	450	/	RTCK/			- 225-7	
260-7	7 - 550		l			- ZZ6-7	
	453		GND		453		
	853		HZVCPU				
/-	854		+IZVCPU		454		
	455		+IZV CPU		455		
	855		+IZYCPU				1
	456		+IZVCPU		A56		
	856		+IZVCPU		856		
/-	A57				457		
	857	••••••••••••••••••••••••••••••••••••••					
	458	en parte a segurar a segurar to compositive de la composição de plane de termina a sete mane de manema de composição parte	-12VCPU		458		
			//59	+IZV MEM	858		
			859	+IZV MEM	457		
	لــــــــــــــــــــــــــــــــــــ			+5V MEM	1.0		
			1-460		pay		
			/A60 	+5V MEM			
			/	+5V MEM +5V MEM			
				+5V MEM +5V MEM +5V MEM			
/ —	-		+5V CPU	+5V MEM +5V MEM +5V MEM			
/			+5V CPU +5V CPU +5V CPU +5V CPU	+5V MEM +5V MEM +5V MEM			
/—	462 463		+5V CPU +5V CPU +5V CPU +5V CPU +5V CPU +5V CPU	+5V MEM +5V MEM +5V MEM			
, —	A62 A63 A63 A74		+5V CPU +5V CPU +5V CPU +5V CPU +5V CPU GND	+5V MEM +5V MEM +5V MEM	A60 A61 B61 A62 B62 A63 B63		,
/	AG2 AG2 AG3 AG4 AG4		+5V CPU +5V CPU +5V CPU +5V CPU +5V CPU CPU CND GND GND	+5V MEM +5V MEM +5V MEM	A60 A61 B61 A62 B62 A63 B63 A64		,
/—	Ac2 Ac2 Bc2 Ac3 Bc3 Ac4 Bc4 Bc4 Ac5			+5V MEM +5V MEM +5V MEM	AC AC AC BC AC		,
/	A62 A62 A63 A64 A64 A65 B65			+5V MEM +5V MEM +5V MEM	AC AC AC BC BC BC BC BC BC BC BC		,
/	AG2 AG2 AG3 AG4 AG4 AG5 BG5			+5V MEM +5V MEM +5V MEM	Ac/ Ac/ Bc/ Bc/		,





Image: Section of the sectio													· 1				
Image: Provide and the	ſ												I]
Image: Section of the sectio	FORM NO. 91	ſ		ŗ	211	2J2 2J 3 2J4 2J 5 2J 6	217 2		2,19	2310 2311 1	25/2	2 <i>)/3</i> !	3 2.1.14 2.1.15 2.1.16 2.1.17 2.1.18 2.1.19 2.1.20	2221	- 23-6]		
Image: Series of the	ž		237-2		A37				1		1			-837-	- 24-6		
Image: Section of the sectio		3-	233-2 797-9		A78						<u> </u>			A38	- z3 -7	3	
N 1992 = 100			235-3		838			į			-1			-838-	_ 24-7		
A 2 350-0 </td <td>1</td> <td>ſ</td> <td></td> <td></td> <td>A39</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>i</td> <td></td> <td>439</td> <td>- 25-2</td> <td></td> <td></td>	1	ſ			A39							i		439	- 25-2		
$ \mathbf{V} = \begin{bmatrix} \mathbf{v} \\ \mathbf{z} \\ \mathbf{z}$			Z36-6		839					MRSTI				-839	- 26-2		4
Bits: 7 Bits: 7 <t< td=""><td>4</td><td>4</td><td>238-7</td><td></td><td>140</td><td></td><td></td><td></td><td></td><td>PFATI</td><td>-i</td><td></td><td></td><td>A40</td><td>- 25-3</td><td></td><td></td></t<>	4	4	238-7		140					PFATI	-i			A40	- 25-3		
No. 2.1.0 1.0.0 0		Į	_236-7		840	/				PRDY				840	26-3		
$ \mathbf{v} = \begin{bmatrix} \frac{1}{2} & \frac{1}$					A4/					GND	1	<u>i</u>		- 44/			
N 27.6 27.7 47.4 47				<u>+</u>	841	TETR/ ZZE	-21 -	<u>i -</u>	 	CPUD 25 [RF3L/	041	_ 75-4		
887-0 288-2 200 200-20			237-6		AAZ	13/8/ CSTR/ 227	-2-1	14Z	442	CPUD 31	442	A42	CAMX/	812	- 26-4	- 4	
$ \mathbf{v} = \begin{bmatrix} \frac{2}{2} - \frac{2}{2} & \frac{2}$			235-6		842	ANY FRI ZZE	-3	342	842	CPUD 24	842	842	CAST/	002	- 25-5		
U 130-7 440-001/ 480-4 100 <th< td=""><td></td><td></td><td><i>237-7</i></td><td></td><td>A43</td><td>CDMA/ ZZZ</td><td>-3 - 2</td><td>443</td><td>013</td><td>CPUD 30</td><td>8/13</td><td>RAZ</td><td>RAST/</td><td>843</td><td>- ZG-5</td><td></td><td></td></th<>			<i>237-7</i>		A43	CDMA/ ZZZ	-3 - 2	443	013	CPUD 30	8/13	RAZ	RAST/	843	- ZG-5		
$ \mathbf{v} = \frac{1}{2} \frac{1}$			235-7		843	MADD3/ Z2	-4	TAA A	AL	CPUD 23	AAA	934	WDST2/	944	- 25-6		
No. Magnetic Magnetic <thmagnetic< th=""> Magnetic M</thmagnetic<>			240-Z		844	MADD7/ ZZ	7-4	344	BAA	CPUD 29	B44	844	WDST3/	844	- 26-6		
N AMADRAL B27-5 Counce of the second sec			207-Z		MA	MADD21 ZZ	3-5-	145	A45-	CPUD 22	445	A45	WDSTO/	A45	- 25-7		
W MADE// Rep-6 MADE// TA MADE// MADE// Rep-7 MADE// Rep-7 MADE// Rep-7 MADE// Rep-7 MADE// Rep-7 MADE// Rep-7 MADE// Rep-7 Rep-7 Rep-7 <threp-7< th=""> Rep-7 <threp-7< <="" td=""><td></td><td></td><td>±+0-3</td><td></td><td>RAS</td><td>MADDGI ZZ</td><td>7-5-</td><td>345</td><td>845-</td><td>CPUD 28</td><td>84.5</td><td>845</td><td>WDST 1/</td><td>-845-</td><td>- 26-7_</td><td></td><td>-</td></threp-7<></threp-7<>			±+0-3		RAS	MADDGI ZZ	7-5-	345	845-	CPUD 28	84.5	845	WDST 1/	-845-	- 26-7_		-
$ \mathbf{v} = \begin{bmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1$			237-3		A46	MADDI/ ZZ	3-6	446	446	CPUD 21	A46	A46	WMDB2/	A46	<i>27-2</i>]	
N Madec/ REAL N Church 200 min N MMLD Col REAL REAL <threal< th=""> REAL</threal<>			239-4		846	MADDS/ ZZ.	-6	346	846-	CPUD 27	846	816	WMDB3/	-846-	— Z8-2		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			Z40-5	5	A47	MADDOL	3-7-	947	447-	CPUD 20	A47	A47	WMDBOI	-A47	27-3		
$\mathbf{v} = \begin{bmatrix} \frac{1}{2} & \frac{1}{$			239-5		847	MADD4/ E2	2-7	947	847-	CPUD 26	847	847	WMDB / /	-847	— Z8-3		
$ \mathbf{v} = \begin{bmatrix} \frac{1}{2} & \frac{1}$					448		····			GND				- AA8			
$\mathbf{v} = \begin{bmatrix} 24-5 - 45 & \frac{1}{100} & \frac{1}{10$				-	848		2			GND	_ <u></u>			- 848			
$\mathbf{v} = \begin{bmatrix} 237-c & 53 & -0.2 \text{ for } 1 & 27-c & 480 & 52 & 0.000 \text{ for } 1 & 50 & -20-c & 480 & -27-c & -28-c & -28-$			240-G	=	449	par 230		449	A49	CPUD 14	A49	A49	MEECIOI	- 449-	- Z7-4		
$ \mathbf{v} = \begin{bmatrix} 240-7 & -40 & 0.429 & 9 & -40^{-1} & 450 &$			239-6		849	22		8 49	849-	CPUD 19	849	849	MECCISI	- 849	- 28-4		
$ \mathbf{v} = \begin{bmatrix} \frac{2}{2} - \frac{2}{2} & \frac{2}$			24 0-7		A50			450	450-	CPUD 13	A50	A50	MECCIGI	450	- 27-5		
$ \mathbf{V} = \begin{bmatrix} 2 - 2 & -43 \\ -2 & -26 \\ -2 & -2$			239-7	·	850		-5-1	850	850-	CPUD 12	850	850	MECC 121	-850-	- 28-5		
$N = \frac{4\pi/2}{3} = \frac{4\pi}{4\pi} - \frac{4\pi}{4\pi} -$	ω		242-2	·	A51	$DAL \varphi Z I$ $Z Z$	2-5-1	451	A51-	CPUD 17	A5/	A5/	MECC /7/	-45/-	- =		ω
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			24 /-2		851		0-6	85/	85/-	CPUD II	851	85/	MECC 131	05/			
$N \begin{bmatrix} 3 & 24-g & 452 \\ 24-g & 453 \\ 24-g & 453 \\ 0AZG O' & 227-7 \\ 453 & 452 \\ 241-4 & 653 \\ 0AZG O' & 277-7 \\ 453 & 452 \\ 0AZG O' & 277-7 \\ 453 & 452 \\ 0AZG O' & 277-7 \\ 453 & 452 \\ 0AZG O' & 277-7 \\ 453 & 452 \\ 0AZG O' & 477 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-5 & 455 \\ 241-7 & 455 \\ 241-7 & 457 \\ 242-6 & 457 \\ 242-6 \\ 455 & 0ATA 12/ \\ 242-6 & 457 \\ 257 & 0ATA 22/ \\ 242-7 & 457 \\ 247-7 & 457$			242-3		A52	DATO 5/ 22	3-6-1	452	A52-	CPUD 14	ASZ	A52	MECC 18/	REZ	- 78-7		
$N = \begin{bmatrix} 242.4 & 453 \\ 241.4 & 653 \\ 241.4 & 653 \\ 241.5 & 654 \\ 242.5 & 465 \\ 242.5 & 464 \\ 242.5 & $		3-	241-9		852	DAIDO/ 28	>-7	852	852	CPUD 10	852	452	MECC 14/	- 153	29-2		
$N = \begin{bmatrix} 24/74 & 654 & 6ND & 0 & 0 \\ 654 & 6ND & 6ND & 655 \\ 854 & 6ND & 655 & 27-3 \\ 242-5 & 455 & DATA [24] & 655 & 27-3 \\ 247-5 & 655 & DATA [24] & 655 & 27-3 \\ 242-7 & 455 & DATA [24] & 655 & 27-3 \\ 242-7 & 457 & 0ATA [24] & 655 & 27-5 \\ 242-7 & 457 & 0ATA [24] & 655 & 27-5 \\ 242-7 & 457 & 0ATA [24] & 655 & 27-5 \\ 262-3 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 458 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 655 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 464 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 665 & 27-5 \\ 262-2 & 665 & 0ATA [24] & 67-5 & 27-5 \\ 262-2 & 66$			242-4		453	DAIØ 4/	9-7-	453	952	CPUD 15	A52	853	MECC 191	-853	- ZIO-Z		
$N = \begin{bmatrix} 242-5 & -455 & -27-3 &$			24/-4	-	853		Ľ	039	005	GND	203	500	j ,	A54			
$N \begin{array}{ c c c c c c c c c c c c c c c c c c c$				Γ	854					GND				- 854		٢IJ	
$N \begin{array}{ c c c c c c c c c c c c c c c c c c c$			242-5	Ţ	455					DATA 161	/			A55	29-3		
$N \begin{bmatrix} 242-4 & 456 & 0 \\ 247-6 & 656 & 0 \\ 247-6 & 656 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-7 & 657 & 0 \\ 247-4 & 197 & 658 & 27-6 \\ 247-4 & 197 & 658 & 27-6 \\ 247-4 & 197 & 0 \\ 247-4 $			74/-5	5	855					DATA 24	<u> </u>			850			
$N = \begin{bmatrix} 24/-6 & 852 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & $			242-6		456					DATA 171	/	<u> </u>		- A56	29-4		
$N \begin{bmatrix} 242-7 & 457 \\ 241-7 & 85$			Z41-6		85%					DATA 251	<u> </u>			- 856	- Z10-4	-	
$N \begin{bmatrix} z 4^{1-7} & b 57 \\ z 6 2 - 3 & 458 \\ z 6 - 2 & b 58 \\ z 6 - 2 & b 59 \\ z 6 - 2 & b 69 \\ z 7 & b 69 \\ z 7 & b 69 \\ z 7 & b 69 \\ z 6 - 2 & b 69 \\ z 7 & $			242-7	·	A57					DATA IBI	<u> </u>			- A57	- 29-5		
$N = \begin{bmatrix} 262-3 & 458 & 29-6 \\ 267-2 & 858 & DATA 27/ \\ 267-2 & 858 & DATA 20/ \\ 262-4 & 499 & DATA 20/ \\ 267-3 & 659 & 29-7 \\ 267-4 & 860 & 0ATA 28/ \\ 267-4 & 860 & DATA 29/ \\ 267-4 & 860 & DATA 22/ \\ 267-4 & 860 & DATA 22/ \\ 267-4 & 860 & 0ATA 22/ \\ 267-5 & 66/ \\ 277-2 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-2 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-2 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-2 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-2 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-2 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-4 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-4 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-4 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-4 & 0ATA 23/ \\ 267-5 & 66/ \\ 277-4 & 0ATA 23/ \\ 277-4 & $			Z41-7	,	857					DATA 26	/			- 851	210-5		
$N = \begin{bmatrix} 261-2 & -858 & 0 \\ 262-4 & -459 & 29-7 \\ 262-4 & -459 & 0 \\ 262-4 & -459 & 0 \\ 262-5 & -4c0 & 0 \\ 262-7 & -4c2 & 0 \\ 26$			Z62-3	3	458					DATA 191	/			- 458	29-6		
$N = \begin{bmatrix} 262-4 & -459 & -29-7 \\ -261-9 & -859 & -20-7 \\ -262-5 & -4c0 & -21/-2 \\ -262-5 & -4c0 & -262-2 \\ -262-7 & -4c2 & -262-2 \\ -262-7 & -262-2 & -262-$			261-2		858					DATA 20	/			-858	Z/O-&	2	
$N = \begin{bmatrix} 2c/-9 & -859 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & $			262-4		A59					DATA 20	?/			- 459			
$N = \begin{bmatrix} 262-5 & AcO & DATA 29/ & BcO & 2/2-2 \\ BC/-4 & BCO & DATA 22/ & BCO & 2/2-2 \\ BC/-6 & Ac/ & DATA 30/ & BC/ & 2/2-3 \\ BC/-5 & BC/ & DATA 30/ & BC/ & 2/2-3 \\ BC/-5 & BC/ & DATA 31/ & BC/ & 2/2-3 \\ BC/-6 & BC2 & DATA 31/ & BC/ & 2/2-4 \\ CAUCHAR COND & ACO & BC/ & CULON CONCOLUMN C$			Z61-9	·	859					DATA 21	/			- 057			
$N = \begin{bmatrix} 2c_{1}-4 & -bc_{0} & 0 \\ 2c_{2}-c_{0} & -Ac_{1} & 0 \\ 2c_{2}-c_{0} & -Ac_{1} & 0 \\ 2c_{2}-c_{0} & -Ac_{2} & -Ac_{2}$			Z62-	5	A60					DATA 29	1			840	2/2-2		
$N = \begin{bmatrix} 262-6 & 467 & 0 \\ 267-5 & 367 & 0 \\ 262-7 & 462 & 0 \\ 262-7 & 462 & 0 \\ 262-7 & 462 & 0 \\ 262 & 0 \\ 463 & 0 \\ 600 & 0 \\ 1 & 463 \\ 1 & 464 \\ 1 & 465 $			EG1-4	*	-860					DATA 221	,	i		AG			
$N = \begin{bmatrix} 267-3 & -627 \\ 262-7 & -462 \\ 262-7 & -462 \\ 262-7 & -462 \\ -463 & -6 \\ -463 & -6 \\ -6 & -6 \\ -6 & -6 \\ -7 & -7 \\ -7 &$			262-G	-	- A6/					DATA 30	1			- 861	Z/2-3	,	
$N = \begin{bmatrix} 2CZ-7 & \frac{46Z}{2} & DATA 31/ \\ 2CI-C & \frac{86Z}{2} & Z/Z-4 \end{bmatrix}$ $Ac3 = \begin{bmatrix} CND & Ac3 \\ GND & Ac3 \\ GND & Ac4 \\ Ac4 & Ac4 \\ Ac4 & Ac4 \\ Ac4 & Ac4 \\ Ac5 & Ac5 \\ Bc5 & Ac5 \\ B$			26/-6	 -	86/					DATA 23	/			- 462	E/1-4		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Ν		±62-7		AGZ BI D					DATA 311	/		·	862	- Z12-4	2	2
GND 			L=0/-0		A 3					GND				- 463	-		
$\frac{1}{445}$ $\frac{1}$		I			867					GND				- 863			1
1 ACS +5V CPU BCA +12V MEM BCA 4C5 +5V CPU AC5 8C5 +5V CPU BC5				Ť	L.	I				1		-464	+/2VMEM				
1 465 865 +5V CPU 865 465											L	-869	+ 12V MEM	- 844			
- 865		1	1-		-465					+5V CPU				-465			
		1			865					+5V CPL	,			- 865			1



3

2



4





APPD Curf Confota "110/

SCALE _____



NOTES: UNLESS OTHERWISE SPECIFIED

4

FORM NO. 9-12

3

2

IDENT CODE 52936 DWG SHEET / 1

1

OF /

REV



В	REV	EO	ZON	E C	ESCRIPTION	1		DWN	CHKD	APPD	DATE	
	X	10091		PROTOT	YPE RE	LEAS	E	RH	mP	que e	11-12-80	
F-		10770		DIIOT	PELEA	1SF		FRH	R.V.	alm.	1.79.0	
H	7	IOZZC -		100		100		11	R.11	- 1802	1-2701	
	В	1044 1		INCO	RP E.O.	•		thur	K.V.	H	7-1-81	
												_
											- 1	D
											- 1	
1												
2												
1												
3												
:												
												C
_												
5												
3												
3												
1												
, -												
2												
												—
5												l
~												
2												
4												
												
								50	zod	321	17 '	B
								.				1 -
											В	1
												1
												1
												1
												F
												1
												1
									6-1	03		1
												1
	-			ROPRIETARY	TO AND		E		ERING O	RDERS		1
A TRADE	SECRE	T OF MIC	RODAT	A CORPORA	TION AND	101	1.80	-				1
BE REPROD	ON O	F MICROE	DATA C	ORPORATION	N.							1.
												A
2 9/10/5·1	P	CB :	SCH	EMATIC			-	T M				
11/10/80	EX	PANS	ION	BACKPL	ANE		l.s	s ,	Micro	odat	а	
11/1/10							ERV.	INE, C		NA		1
A-1" (11/30											<u> </u>	1
1/28/81						D	5	5020	0032	2//7	B	1 .
1-28+.	SCAL	E		IDENT CODE	52934	DWG	SHEE	т,	OF	5	REV	1
	1					3146	· ·				1	



ł

Ν

	Þ				8	│ ∩	
		2	JI 2J 2. 2	213. 214, 215.	216. 217. 218. 2	J9 2310 2311. 2312. 2313. 2314. 2316	5 21/6 21/7 21/18 21/9
		4	41		6		
	<u> </u>	E	4/	/		SND	
	Z2-2	-4	42	·····		\$78E/	
	21-4		42	/		NXFRF/	
	Z2-3	-4	43	·····		CDMAE /	243
	21-5	-2	43	·		MADDE3/	
	22-4		44	/	/	MADDE7/	444
 .	27-6	0	44	/		MADDE2/	044
3 -	21-7		45	/		MADDEGI	
	27.6		46	/		MADDEIL	
	23-2		4/2	/	/	MADDE5 /	Ra-
	72-7		47	/		MADDEOL	447
	23-3		47	/		WADDE4!	847
		L.	48	******	<u>.</u>	SND	
		e	48			SND	
	Z4-2		49	/	£	ØPARE/	
		Ē	49	,			849
	Z4-3		50	·	2	DAIØE3/	450
	23 -4		50	/	2	DAIØE7/	B50
3]-	24-4		51		<u>/</u>	DAIØE2/	A51
	23-5		51		4	DAIØEL/	
	Z4-5		52		f	DAIDEIL	452
	23-6		52		2	DAIØE5/	852
	24-6		153	/	2	DAIQEOI	A53
	23-7	e	53		2	DAIQE 41	<i>85</i> 3
		Ł	54		C		
		e	54		c		
		Ľ	55				455
		ł	355				<i>B5</i> 5
		ľ	56				456
			56				056
		E	57				A37
		É	50				458
		E	59				258
		É	59				459
		F	59				859
		Ē	60				460
		þ	360				840
		Ē	161				A61
		é	61				861
			62				A62
		Ē	62				862
		F	жз — ——			GND	A63
			63			ND	
		L L	64				A64
			344				864
	, ,	- ↓	25		•	+5VDC	AGS
		L	4.5		7	HOYDC	

Ν

ω

4

6-107 D 5220C32//7 B 902 SHEFT 3 OF 5 REV	 -	



ω

Ν



Ν



Ν

APPENDIX A

TROUBLESHOOTING GUIDE

TROUBLESHOOTING

The system information provided in this section is not definitive but it highlights those areas where most problems will occur. Discussed are the buffer management tables, the layout of the monitor tables and the process identification blocks (PIBs). The monitor's logic flow and key elements of the I/O system are also presented.

The troubleshooting techniques include a list of procedures for eliminating hardware problems. The software techniques spotlight main memory locations that provide information in diagnosing problems.

Brief descriptions of the diagnostic programs help the user to select those programs that might fit the symptoms of a problem. The descriptions of symptoms guide the user from some evidence of a problem to an explanation of possible causes.

Terms

Terms and definitions that appear in Table A-1 will be useful in utilizing this section of the manual.

FIRMWARE DEBUGGER OVERVIEW

The firmware debugger is primarily designed for the debugging of the monitor, and is in fact often called the monitor debugger. Debugging of virtual programs is the function of the software debugger. The firmware debugger is also used to debug the software debugger. At customer sites the firmware debugger is useful for gathering information after the system fails or hangs up.

The debugger has several commands for controlling instruction execution. Other commands allow the user to change the contents of main memory locations and of address registers.

Firmware Instruction Execution Logic

When the firmware debugger is enabled, it is entered before the execution of each software instruction. Upon entry it tests to see if any of the following are true:

- (a) The program counter is at a break point;
- (b) A data match has occurred
- (c) A specified number of instructions have executed
- (d) The BREAK key on terminal zero was depressed.

If any of these conditions are true, the debugger will display the current software instruction counter and the first byte of the instruction next to be executed. If none of the conditions are true, the next instruction is executed.

TABLE A-1

TERMS AND DEFINITIONS

Term	Definition
Abort	The system traps to either the firmware debugger or the software debugger because of an error condition
Assembler debugger	Software debugger
BQ	Buffer queue
BSAFT	Buffer status and FID table
Buffer number	A two-byte value that points to a buffer
DCB	Debug control block, also known as the tertiary control block (TCB)
DMP	Diagnostic maintenance processor
FID	Frame identification; the frame number
Firmware debugger	A debugger, written in firmware, used mainly for debugging the monitor.
Hang (up)	Failure of the system or a terminal to respond correctly
Hash	A method for converting a FID to an index by truncating some of the bits
НАТ	Hash address table
HLT	Hash link table
Interactive debugger	Firmware debugger
MTP	Magnetic tape/printer controller
PIB	Process identification block
PIB link	The number of the process corresponding to the PIB
Priority queue	A double-linked list of PIBs used by the monitor to select the next virtual process to run
RNI	Read next instruction; a loop in the instruction- execution firmware
SNU queue	Priority queue (so called because the select next user instruction is used)
Software debugger	A debugger, written in software, that substitutes for a process and uses the DCB instead of the PCB

The following is an overview of the firmware's instructionexecution logic: Begin If there was an interrupt, Then If the interval timer interrupted, Then Detach the current process. Select a new process. Attach the new process. Load the new process. Else Process interrupts. Else If firmware debugger is enabled, Then If program counter is at a break point address, or data match has occured, or a specified number of instructions have executed, or the BREAK key on terminal zero has been struck, Then Enter the firmware debugger. Fetch and decode software instruction. Call the instruction routine. If a register is detached or if the instruction is crossing a frame boundary, Then If a frame is needed from disc, Then Detach the process. Start disc I/O. Select a new process. Attach the new process. Load the program counter. Else Correct the detachment or crossing frame condition. Else Process the instruction. Increment the instruction counter. End

Activating the Firmware Debugger

There are several ways to enter the firmware debugger. The normal way is to turn the front panel rotary switch to TEST and type "Control-F" on port zero's terminal. A second, similar way is to type "Control-D" instead of "Control-F" on terminal zero, causing the DMP's control menu to be displayed. Typing a "3" in response to the menu activates the debugger. The firmware debugger is also activated by an error in the monitor that in a virtual process would cause an abort. When the debugger is so entered, the message "MONITOR ERROR," followed by a decimal number is displayed. The number corresponds to an entry point in the software debugger that would have been taken had the error occurred in a virtual process.

Another way to activate the firmware debugger is by means of the software instruction FWDB (X'1C'). When executed by a process, this instruction initializes the debugger. Once the debugger is active, it can be re-entered at any time by striking the BREAK key. Note that this is preferable to using Control-F, which re-initializes the debugger, clearing break points, match bytes and the instruction trace.

Initial Display

When the firmware debugger is activated at the beginning of any instruction it produces a display on the port zero terminal with the following elements:

- (1) An indication of why the debugger was entered: E indicates instruction counter interrupt Bl indicates break address 1 encountered B2 indicates break address 2 encountered BKEY indicates BREAK key activated or FWDB executed T indicates match byte encountered MASK indicates mask-mode match byte
- (2) The location (six hexadecimal digits) of the instruction to be executed next.
- (3) The first two hexadecimal digits of the next instruction.
- (4) V for virtual process if not in monitor, followed by the port number if not port zero.
- (5) SWDB if the process is in transition to the DCB; that is, to the software debugger.

Examples:

E 07E098 1E VE BKEY 07E0B3 64 V5

Commands

The debugger prompt is a ">". Commands are those strings that are entered in response to the prompt character. Some commands have subcommands. These will be defined under the command.

1. Address Format

In the descriptions of the commands a main memory address is represented as "xxxxxx". This stands for a one to six digit hexadecimal number. Thus, when using command Mxxxxxx to display memory location X'IAC', enter any of the following:

> MIAC MOIAC MOOIAC

2. Control Commands

Control commands with their effects are described as follows:

<u>Bxxxxxx</u> - Sets the address of a break point. If an instruction is about to be executed at that address, the debugger will be entered and will solicit a command. There are two break points available. This command will set the first break point only if it is undefined. If the first break point is set, this command will set the second break point whether or not it is set. The state of the break points may be checked by giving the "D" command (described below).

Note that the break points are cleared when the debugger is entered with a Control-F.

Example:

>B7E0B5 >G B1 07E0B5 F0 V5

K - The "K" (KILL) command turns off both break points.

 $\underline{\text{Exxx}}$ - This command sets a counter which is decremented by 1 at each software instruction. When the counter reaches 0, the debugger will interrupt and solicit a command. It will then reset the "E" counter to the last value entered by an operator. The range of xxx is 1 to 3 decimal digits.

An entry of "EO" will turn this feature off. An entry of "E1" will cause an interrupt for each software instruction.

The counter is automatically set to "El" when the debugger is entered with a Control-F.

<u>G or Gxxxxxx</u> - The "G" (GO) command, if followed only by a RETURN, causes the execution of the instruction at the location displayed at the beginning of the break.

If a one to six digit hexadecimal address is appended to the "G" and followed by a RETURN, instruction execution begins at that address.

Note that the "G" command does not change Rl of a virtual process. Hardware address register Rl would have to be changed by the "AR" command before the "G" is entered. Also, the register's FID field (RlFID) would have to be set with the FID using one of the memory-modify commands ("M" or "W").

A "G" and a LINE FEED are functionally equivalent

LINE FEED A LINE FEED causes the execution of the software instruction at the address printed by the debugger at the beginning of the break. This is functionally equivalent to a "G" with no parameters.

<u>Txxxxxzyy</u> - This command sets one of the two match bytes. The one to six digit address is defined by xxxxx. The "z" defines the test to be made, "=" causes an "equal to" test, and "#" causes a "not equal to" test. The "yy" is a one or two hexidecimal digit value which is used to compare the byte at the defined memory address.

If one digit is given, the debugger supplies a leading zero. If the first match byte is not set, this command will set it. If the first match byte is set, this command will cause the second to be set regardless of its current status.

Note that the match bytes are cleared when the debugger is entered with a Control-F.

This command functions in an "OR" mode or in an "AND" mode. Initially, the debugger is in the "OR" mode, but the "AND" and "OR" commands can be used to switch from one mode to the other.

Example:

>T1234#1 >G T 07E0B3 64 V5

The "T" command can be used in a special way to mask the contents of a byte before comparing it with a match byte. This is done in AND mode my making both match bytes reference the same byte address. When this is done, the first match byte is used to mask the data, and the result is compared against the second match byte. The "z" parameter of the first match byte has no meaning, but it must be present in the command. The "z" parameter of the second match byte may be "=" or "#". and the compare will be done accordingly.

Example: To break when bits two and six of location X'1480' equal zero and one, respectively, enter the following commands:

>T1480=22 >T1480=02

OR - OR causes a break if either match byte is true.

<u>AND</u> - AND causes the break to occur if, and only if, both match bytes are evaluated as true. If both match bytes are not set, there can never be a match byte break while in the AND mode.

U (UNTRACE) - U causes the match bytes to be turned off.

X - X causes the firmware debugger to be turned off. Execution of software instructions is resumed at the location displayed when the break occurred.

3. Display and Modify Memory Commands

These commands display the contents of memory. The display is followed by an equal sign (=), which invites new data to be entered into the memory entity displayed. The size of the entity and the format of the displayed data and replacement data depend on the command. Whether or not replace data is entered, the action to be taken next is specified by one of the following delimiters:

Delimiter	Description
RETURN	Terminates the display mode; goes to next command
LINE FEED Or space	Displays the next entity's data
Control-N	Displays the next entity's address and data
Control-P	Displays the previous entity's address and data.
Cxxxxxx - The to be display	C command causes the memory byte at "xxxxxx" ed. The contents of the byte are displayed as

a single ASCII character if it is a displayable ASCII character. If it is not, the contents of the byte will be displayed in the format X'hh', where "hh" is a pair of hexadecimal digits.



MEMORY ARRAY BOARD (MAB) A20032064

ACLC	÷	ш б "* «	U E	SICI
A20032014 REV J S/N 222				
			() · () () · ()	
8		1		
0			and the second second	
				· · · · · · · · · · · · · · · · · · ·
8				
			() (······
3e-6 -10	Contraction of Contraction		C	
annet ginnet			1	2
erreter			1- Reality (Barriel (Marriel)	
24 Care 24 Care 24 A				
			Tarrent Tarlinis	2000000 E
Transation and the state of the			finni finimi	
terrere terreret				5-53 1111 11
		11111	inner inner	
				Id 2
A AT				
	in the second		stitus, thene	2
Bases in				
		anne familie		
a 🔛 🛛 🖉		and a constant and a constant		- R
2 J X	5 X L	w D		

ASYNC COMM CTRLR (ACLC) A20032014

E	
	SESSESSE ALLOS SOUTH REVD S/N # 3
- 4780	station and and a station and
	ASSESSES
3.0	
	Bann fam in an
inni.	ssesses ssesses ssesses
a second	Lander Barner Ba
1	LALLE SESSERS LIBERT "LALLE" THEALE THEALE THEALES THEALES THEALES
	Tana a sa
-	Transfer Street
21.000	
	and a state of the second of t
-	
N	Baannan Ba
	Tananana Tananan Tanananan
1 -	
1	Tesserer Beserer Baserer Beserer Britter Baserer Baser
2 500000	Conserve Con
	Anne Contract Contract Contract Contract Contract Contract Contract Contract
	RESERVER CONTRACTOR CONTRACT
in the second	Bassassi, Bassassi, Bassasi, B
The second	
11111	Tanan 3 Land 3 Land 1 Santa 1 State 1
3	**************************************
Second Second	

.

MEMORY CONTROL BOARD A20032001

C DIAG AND HAINT PROC. JOB C B C B
Con and Santa and Sa
2 - · · · · · · · · · · · · · · · · · ·
La de la constructione de
9 Arter Zananan Zananan Katanan Ka
Frank

DIAGN MAINT PROCESSOR (DMP) A20032015 The data displayed may be replaced by any displayable ASCII character by typing that character, followed by a delimiter. To insert other than a displayable ASCII character, use the "M" command.

Examples:

>C123E H= >CDE34 X'00'=

MXXXXXX - The M command displays the contents of memory byte "xxxxxx" as two hexadecimal digits. To change the byte's contents enter a one or two digit hexadecimal number followed by a delimiter.

Example:

>MA4F80 9C=

<u>Wxxxxxx</u> - The W command displays the contents of the 32-bit memory word at location "xxxxx" as eight hexadecimal digits. The word address is always modified as necessary to begin on a word boundary; that is, the last digit is rounded down to a 0, 4, 8, or C. To change the contents of the word displayed, enter a one to eight digit hexadecimal number followed by a delimiter. The debugger will supply leading zeros when the data is less than eight digits long.

Examples:

>W1234 001234 5F9A430B= >W67ED >0067EC 3062076

4. Display Information Commands

Display information commands and their effects are as follows:

<u>D</u> - This command (which does not require a RETURN or other terminator), causes the display of all information set by the debugger to control the occurrence of breaks. The display is self-explanatory to those familiar with the commands described herein.

Example:

>D E=OFF 0000 BP1=ON 07E0B5 BP2=ON 07E0BF MATCH IS MB1 OR MB2=ON 0D1B34 01 MB2=OFF 000000 00

Fxxxxxx - The "F" (FID) command converts the memory address "xxxxxx" to the FID and offset of that location. The command is activitated by a RETURN.

HICROSEQUENCER/ALU + A20032007 REVES/NHO			-5
Custorian Caracter Custorian			
			P2
			1527.
	H F + E ALO + I	20 C B**,	

ARITHMETIC LOGIC UNIT (ALU) A20032007

	C1 CPU SPECIAL FUNCTION H A20032009 REVE S/NIII \$ 220032009 4.	
í.	аналания сужанания сулалал се ененения	2
. 2	Transmission and transmis	
		And
U	FAMILIES HENRY EN MINUN	
		sessesse versesse essesse foreste foreste foreste sessesse essesses foreste foreste sessesses essesses
19	**************************************	Anne 1997 - 1997
• 	1 1 1 7 1 7 1 7 1 2222220 4 4444545 6 44445454 1 4 7 1 7 2222220 1 4 7 1 2222220 1 4 7 1 1 4	7 1 1 0.0" 0.0 1 0.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
	47 € C29 1 7 € 1 6 €1 5 2 6 2 5 7 7 7 7 5 1 6 €1 5 2 6 6 2 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
•	ARABARA MANUNANA AGARARA	
•		
20	42222222 222222 2222222 2222222 222222 222222	
• •	С37 С* К И Л	F E D C B BARCAN

SPECIAL FUNCTION A20032009

NER CIU-ANI Dest Sonatana seu - C/U-ANI
JAN - Brinner 10 - 7 - 0 - C - B
Tanana and and and and and and and and an
10 and 10
annenenter som eine eine eine eine eine eine eine ein
7 * Clor Boursen Stansans Stan
Annanan and Annananan and Annanan
terserererererererererererererererererer
Ar An Antonia Anto
7. 1 7. 1 7. 1 7. 1 10. 1. 10. 10

READ NEXT INSTRUCTION (RNI) A20032008

...... Aut. 1111111: * îmi 444444 ***** ... Ģ Sec. 1 88 a. ****** 8.28.88

I/O PROCESSOR (IOP) A20032013

- Little	DISC CONTROLLER			
	A20032011 REV M S/NIIO	annanah annanah	********	

a Alla	к ј н	F E C		Alered Miller
	2			Contraction (1997)
		•••	i i	
	3			Canada and a state
	10			
				Arrent Olama.
Carle Compet	Jett atte			
No. State				機制人们的
7				
	Sector Statement			
				Second States
			Contraction of the second of the	
	1. C	1110 (1111 - 1110 - 111)		
	a second second second			anner in the second
Total States		215	Carles man	
				State of the second sec
		Citize States		min .
=		emen Ca		
		Contraction of the second		
			mannen e andered	I contrat conser
	Same Same			
		Constal Announcements	AND DESCRIPTION OF TAXABLE PARTY.	
	Contraction 15			
	A CONTRACTOR AND	· ····································	anness annessed	
	17.			
		(Internet and a supervision of the supervision of t		
		C. Bernetten . Berniter B.	Carrier Constant	
				and a second second
		Nas a (2.00 C103 C		CONTROL ADDRESS STYT
	20	· ·······	********	111111e2
+ 6107				+ 0188

DISC CONTROLLER A20032011

· · · · · · · · · · · · · · · · · · ·	NTER/CONTROLLER A20032012	NEV p B/N120 A farmal tannang f	»	. inclusio			•
S	1				midn :	anna,	, c+
	HB HAS	E Service Barrens	e pe o	3 C 1	i. Anni .	NUMBER	

C5			6. (?~ <i>////</i> /) (8	· Anna i .	····· ··· ···		
23 6 54 55 3	· · · · · · · · · · · · · · · · · · ·		3	******* ***			
					·		
	44, 10 KCS	4F cos secont C131					

	*	State of the second sec					
	·····				**************************************		
	******** 6		Contraction of the	a second second second		MADAR	
	taaaaaa Crist	Landong " Sanasana					
	********* ****************************						
				cm cm			
	anneni e loosod	in in in the second					
	**********************************			*******	*******		12
1 1 10	1 Augurt & Summi		512		*****	·····	

	janani žarosani			с.			Cont.
	farmen arliftefte						Cas
							o u
			eres	C36			
	BEAL MINING				Galdt I	N SR	1997
			13				C A A
	ALL ALL ALL						
					STATE ALL IS NO.		24
						BRAARS	
		and the second se		UNI RACTO	15 50 Millio		
	1000 Ser. /	Refer Clark			- 1/2	201.2.10	
	and an and a second	in the second second		59 eren			
			A DESCRIPTION OF A	TTT L		Q	
2 1				and the second s			
	and the second second						
	and a start and a		a la company		********	(and a second	
			IN A RECOMPOSED IN	Sec. 1	- C3	A11	
	111 12 - MINT			2.00		(mmm)	
	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	and the state of the state of the			A17	an a	
ERK	anna a aliana					-	
36 F.				Anna I	Topation and	-	
	Indian Interior Inter	er terrirri terrerri te				Same	
9 1		Carpenter State	States and states	CONTRACTOR OF	Custon .		39
1. 0	turne many inter			C C	PU BAR	Comments I	127
		Construction of the second of	22 ce	*			
-	many marks .			5. 3109	Time and	S.L.	· F
					100 CO.		10 C

MAG/TAPE PRINTER CTRLR (MTP) A20032012 If the memory address is in a buffer that is I/O busy, a message reporting that will be printed.

Example:

>F67ED 118.01ED

<u>PDyyyy</u> - PD converts the decimal port number ("yyyy") to a display of the decimal port number, the hexadecimal port number and the hexadecimal main memory address of the port's PIB.

Examples:

>PD3 03 03 001580 >PD15 15 OF 001B80

 \underline{PXxx} - PX converts the hexadecimal port number ("xx") to a display of the decimal port number, the hexadecimal, port number and the hexadecimal main memory address of the port's PIB.

Examples:

>PX3	03	03	001580
>PXF	15	OF	001B80

 \underline{AFxx} - This command causes the display of an address register and its associated flags. The value "xx", which may be 0 to 15 decimal or 0 to F hexadecimal, is the register number.

The debugger will display the contents of the address register as a six-digit hexadecimal number, followed by two hexadecimal digits. The low-order digit of these two represents the flags. The meaning of the flag bits is as follows:

в	i	t	Ņ	1	e	a	n	i	n	lC	r

First	Attached				
Second	Linked				
Third	Write required				
Fourth	In process of attachment				

The two digits are followed by an "=", which invites a change. If no change is required, enter a RETURN. To change the value of the flags, enter a one or two digit hexadecimal number followed by a RETURN. The last digit entered before the RETURN will be used to update the flags. Examples:

>AF10	001600	00=
>AF4	044984	08=34
>AF4	044984	04=

<u>ARxx</u> - AR causes the display of an address register. The value "xx", which may be 0 to 15 decimal or 0 to F hexadecimal, is the register number. The register contents are displayed as six hexadecimal digits followed by an "-". If no change to the contents is desired, strike the RETURN key. To make a change enter one to six hexadecimal digits followed by RETURN.

Examples:

>AR10 001600= >ARE 0D13C7=001680

 \underline{Z} - Z causes a trace of the previous 62 instructions and the current instruction to be displayed. If fewer instructions have been operated since the firmware debugger has been activated, only those will be displayed.

Monitor instructions are displayed with an M followed by the memory address of the instruction. Virtual instructions are displayed with a leading "V" followed by the main memory address and the virtual storage FID and displacement.

Note that the instruction trace is cleared when the debugger is entered with a Control-F.

Cancelling Keystrokes and Erroneous Data

The firmware debugger terminal I/O uses the DMP rather than the ACLC. Consequently, it does not allow the use of the BACK-SPACE to cancel the previous character as does normal terminal I/O. However, any improper input will cancel the debugger's input request. Improper input is non-numeric data when numeric data (0-9 for decimal, 0-F for hexadecimal) is required, or it is too many characters being entered. No error indication is given when improper data is entered. Most of the commands allowing changes to be entered return to the command mode when erroneous data is entered. The M, W, and C commands, however, do not return to the command mode when erroneous data is encountered. They simply request more data for the same location but without any obvious indication that it is for the same location.

Since there are no error messages provided for improper input, verify changes by displaying the locations changed.

Virtual Program Debugging

Although the firmware debugger is intended for debugging the monitor, some virtual program debugging must be done with it. In particular, the software debugger is normally debugged with the firmware debugger. Caution is required when attempting this. There is no provision in the firmware debugger to locate the absolute address of a FID. This can normally be acquired by the display which accompanies locking of the FID. The firmware debugger allows branching to any absolute address, but does not attach any buffer which has been branched to, as the software debugger does. In fact, the firmware debugger never changes the status of any buffer or register except by direct user command.

The execution of a branch instruction in virtual mode to a monitor instruction will not change the internal mode to monitor mode, and therefore execution of a monitor-only instruction will cause a "PRIVILEDGED INSTRUCTION" abort.

If there is a branch while in monitor mode to virtual instructions, and an abort condition ensues, the message "MONITOR ERROR" will be displayed, and the firmware debugger will be entered.

SYSTEM INFORMATION

All of main memory is divided into 512-byte buffers. The buffer management tables enable the monitor and the firmware to record each buffer's status and keep track of the frames that have been read into main memory.

Buffer Management Tables

There are four buffer management tables:

Buffer status and FID table (BSAFT) contains the status of each buffer and the FID of the frame currently residing in the buffer.

Hash address table (HLT) is a group of hash buckets pointing to lists of FIDs in the has link table (HLT).

Hash link table consists of doubly-linked lists of buffers containing frames whose FIDs hash to the same bucket.

Buffer queue is a doubly-linked list of all usable buffers ordered accoring to their time of attachment by the firmware.

BSAFT, HLT, and BQ each have one four-byte entry for each buffer in the system. The table entries are ordered according to the order of the buffers in memory. HAT has two-byte entries, one for each possible hash result.

Buffer Numbers

A buffer number is a two-byte value that points to a buffer. Since buffers are 512 bytes long, their beginning addresses are multiples of 512 (X'200'). The buffer number is the buffer address divided by X'100'. Stated another way, a buffer number is the buffer address with the low-order eight bits lopped off. For example, the buffer number of the buffer beginning at X'00AC00 is X'00AC'.

Buffer Status and FID Table (BSAFT)

The BSAFT contains the status of each buffer and FID of the frame currently occupying the buffer. The first byte of each entry contains the status; the last three bytes, the FID. In the REALITY system this information is maintained in two tables.

The BSAFT begins at main memory location X'A000' for all systems. The length of the table is determined by the number of buffers in a system.

The status is updated automatically by assembly instructions which detach registers, the FAR instruction, terminal I/O instructions and the terminal interrupt-handling firmware. The information contained in the status byte is as follows:

Bits (Left to right)	PSYM Name	Description
0	IOBUSY/	Zeroes when I/O is in progress for this buffer; set when I/O completed. Firmware prevents attachment by a virtual process to a buffer with this bit zero, causing a trap to entry 3 of the monitor.
1	PERMLOCK/	Zero indicates the buffer is to remain permanently core-locked.
2	MWRITE/	Zero indicates that the monitor is in the process of writing this buffer out to disc. Virtual pro- cesses may still attach to it and modify it. (Formerly TEMPLOCK/ or CORELOCK/) This bit has no special meaning to the firmware, so the software may use it differently in the future.
4-7	WRTZD/	These bits are used by the FAR instruction.

Null BSAFT entries contain X'FF000000'.

Hash Address Table (HAT)

In the HAT, a group of hash buckets pointing to lists of FIDs in the HLT, each entry is two bytes long. The HAT must begin on a 256-byte boundary and the number of bytes in the table must be a multiple of 256 because the HLT, which follows it, must be on a 256-byte boundary. Locations X'200-X201' contain the buffer number of the buffer at which the HAT begins.

The register attachment firmware uses a hash code search to look up FIDs in the BSAFT. The low-order bits of the FID (times two) are used as the hash code to select one of the entrees (i.e., hash buckets) in the HAT. The HAT entry points to the head of a list of buffers in the HLT. The firmware searches this list to determine if a particular FID is in main memory.

The number of FID bits used to access the HAT depends on the length of the HAT, which the firmware determines by taking the difference between the HLT's buffer number in locations X'202-X'203 and the HAT's buffer number in X'200-X'201'. For instance, if the HLT's buffer number is X'01B8' and the HAT's is X'01B0', the difference between their buffer addresses would be X'01B800' - X'01B000' = X'800'. This value would be divided by two to get the number of entries in the HAT (X'800' / 2 = X'400'). One would be subtracted from the number of entries to yield a mask for ANDing with the FID (X'400' - 1 = X'3FF'). After the FID was masked (e.g., X'3FF AND X'BAC23' = X'023'), the result would be multiplied by two to point to a HAT entry (X'023' *2 = X'046'). If the result of the ANDing is zero, one is used instead, because HAT entry zero cannot be used.

The maximum length of the HAT is 2**15 entries because the backward link of the head of a HLT list uses 15 bits to point back to its associated HAT entry. There are only 15 bits because the low-order bit of the backward link is used to indicate the head of the list. Furthermore, HAT entry 0 is unusable as a bucket because a HLT backward link of X'0001' indicates an empty list.

The HAT and HLT are updated using the change FID option of the FAR instruction.

The following values may exist for a HAT entry:

- Value Description
- X'FFF' Indicates that there are no FIDs in memory buffers that hash to this address.
- X'NNNN' X'NNNN' is the offset address (a value divisible by four) of the head of a list of buffers in the HLT, indicating that at least one FID hashes to this address.

Unused HAT entries contain X'FFFF'.

Hash Link Table (HLT)

The HLT contains one list of memory buffers for each HAT entry. Each list consists of buffers whose FIDs hash to the same HAT entry. The HLT is located immediately after the HAT is main memory. The buffer number of the HLT's location is stored in memory locations X'202' - X'203'.

The first two bytes of each HLT entry contain the backward link; the next two bytes contain the forward link. This is the opposite order from REALITY.

The following values may exist for the forward link:

- Value Description
- X'FFFF' Indicates that this HLT entry is the last entry (or tail) of the HLT list.
- X'NNNN X'NNNN' is the offset address (a value divisible by four) of the next HLT entry in the list.

The following values may exist for the backward link:

- Value Description
- X'NNNN' If the low-order bit is set, X'NNNN' indicates that this HLT entry is the first entry (or head) of the list. In this case, the upper fifteen bits of X'NNNN are the entry number of the HAT entry that points to this list. Simply zeroing the low-order bit of the sixteen bits gives the HAT offset address. If the value is X'0001', it indicates an empty list.
- X'NNNN' If the two low-order bits are zero, X'NNNN' is the HLT offset of the previous HLT entry in the list.

HLT entries that are unused contain X'FFFF' in the forward link and X'0001' in the backward link.

Buffer Queue (BQ)

The BQ consists of a doubly-linked list of buffers ordered according to their time of attachment by the firmware. Each time a register is attached to a buffer, the register attachment firmware moves the attached buffer to the head of the BQ. When the contents of a buffer must be replaced because of a frame fault, the BQ is used to identify the least recently attached buffer for replacement. Buffers are removed from the queue when they become either permanently corelocked or I/O busy, and they are reinserted at the top when they become both unlocked and not I/O busy. I/O busy buffers are removed from the queue to prevent the READ instruction from clogging the tail of the queue and to prevent them from being immediately swapped out when I/O completes.

The first two bytes of each BQ entry point to the next more recently attached entry. The next two bytes of each BQ entry point to the next less recently attached entry. Note that if the first two bytes of a BQ entry are X'000', the entry is either on top of the queue or out of the queue entirely. The move to the top (MTP) firmware routine will do nothing if the first two bytes are zeros.

The following values may exist in a BQ entry's link fields:

Value Description

- X'NNNN' X'NNNN' is the offset address (a number divisible by four) of the next BQ entry in the list.
- X'0000' Indicates that this entry is the head or tail of the BQ list.

The BQ starts at main memory location X'1A000' with the four bytes at locations X'1A000' - X'1A003' containing the base pointer of the BQ (therefore BQ[0] is unusable). The first two bytes of the base pointer contain the pointer to the tail of the BQ (i.e., the least recently attached buffer). The next two bytes contain the pointer to the head of the BQ (i.e., the most recently attached buffer).

Memory Map Layout

Reserved buffers, table layouts and PIB layouts are presented in the following pages.

1. Reserved Buffers

The buffers listed in Table A-2 should be corelocked by the configurator except for those marked with an asterisk (*) which may be available to the virtual memory manager if there are less than 128 processes.
RESERVED BUFFERS

Location	Contents
0-1FF	MTABLESO
200-3FF	MTABLES1
400-5FF	MTABLES2 (DEVICE CONTROL TABLES)
600-7FF	MONITOR1
800-9FF	MONITOR2
A00-BFF	MONITOR3
C00-DFF	MONITOR4
E00-FFF	MONITOR5
1000-11FF	MONITOR6
1200-13FF	RESERVED FOR MONITOR EXPANSION
1400-93FF	* RESERVED FOR UP TO 256 128-BYTE PIBS
9400-95FF	TERMIO CR/LF/DELAY BUFFER
9800-99FF	FIRMWARE DEBUGGER TRACE
9A00-9FFF	3 DIAGNOSTIC BUFFERS
A000-	BUFFER STATUS AND FID TABLE
1A000-	BUFFER QUEUE
Anywhere	HASH ADDRESS TABLE
After HAT	HASH LINK TABLE

2. Layout of Tables

The layout of tables is by hexadecimal location. The type is the assembler data type. The symbol in the name column is defined in PSYM, the assembler's permanent symbol table. The layout of MTABLESO is presented in Table A-3.

LAYOUT OF MTABLESO

Location	Type	Name	Description
001	с	ACF	Arithmetic condition flag bits
008-00B	D	D1	Accumulator extension
00C-00F	D	D0	Accumulator
010	н	SHPP	Port number of the super high priority process. This is used by SNU firmware.
011 011:B1 011:B2 011:B3 011;B4 011;B5 011;B6 011;B7	H B B B B B B B	BINARY MEMERR MONREAD COLDFLAG DERR FARBIT DATEFLAG	Miscellaneous bits Set when binary save/restore is running. Set by the firmware upon a memory error interrupt. Set when the monitor does terminal I/O. Set during a coldstart. Set if disc errors are to be recorded. This bit is used by the FAR instruction. Set by 24-hour interrupt handling firmware to tell the spooler to update the externally- formatted copy of the system date.
012 012;B5 012;B6 012;B7	H B B B	REFAIL2 REFAIL1 REFAILO	Miscellaneous bits Flag used by power restart software. Flag used by power restart software. Flag set by firmware upon a power fail and reset by the software once it has finished with the power up routine. If these is a power fail while this flag is set the firmware will not save the state of the machine.
014	н	PIBTOP	Port number of the first process on the PIB queue.
015	н	PIBBOTTOM	Port number of the last process on the Pl3 queue.
01A-01D 01A-01B	D T	ICW DISC.ICW	Interrupt control word. When the firmware receives an interrupt for a device in the range X'DO' - X'EF', it sets a bit in this word. The high order bit corresponds to device X'DO', and the low bit to device X'EF'. Portion of interrupt control word corresponding to disc devices.
020-07F			Reserved for bootloader code.
080-0BF	D (16)) 	Monitor register word addresses. These 16 double tallies contain the word addresses of monitor registers when the monitor is inactive.
0C0-0CF 0C0 0C1 0C2 0C3 0C4 0C5 0C6 0C7 0C8	н (16) OVRFLW* GLOCK* SPOOLER* MSG* LOGON* TAPE* CREATEFILE* DEVICE* ASSIGN*	System locks Spooler queue Tape attachment and detachment Spooler device table Spooler assignment table
0D0-0D1	т	DSCERRS	Count of the number of disc errors since the last bootload.
0D5	н	SPLINE	Spooler's line number
ODC-ODD	т	NCOMM	Number of communication lines
ODE-OE1	D	SYSTEMBASE	First FID of low disc space

TABLE A-3 (Cont'd) LAYOUT OF MTABLESO

1		1 1	
0E2-0E3	т	PCB0	Frame number of port zero's PCB
0E4-0E5	т	CORESIZE	Number of K bytes of memory
0E6-0E7	т	ABSFRAMES	Number of ABS frames
0E8	н	MAXDISC	The highest disc device address present on the system
0E9	н	NDISCS	Number of disc drives
OEA	н	PHCOUNT	
OEB	н	PHLINE	
0EC-0EF	D	MAXFID	Maximum frame-ID on the system
0F0-0F3	C (4)		System release level
0F4-0F7	D	FFSEARCH#	Number of buffer queue entries to search for an available buffer before forcing a disc write
OF8-OFB	D	FARWA	This is used by the FAR instruction
100-17F	R (16)) 	Monitor register displacement, flag, and FID fields
180-181	T	RSEND	Points one byte past the last possible return stack entry
182-183	т	RSCWA	Points to the next available entry in the return stack
184-1AF	D (11)	Monitor return stack
180-183	D	SAVER10	Location where monitor register 10 is saved by the power fail/restart software
1B4-1BF			Miscellaneous constants
1C0-1C3	D	SPOOLPIB	PIB address of the spooler
1C4-1C7	D .	AWFID	Automatic write FID. Periodically the monitor tests to see if this frame is in main memory and write required. If so, it is written to disc, regardless of its position in the BQ. Typically this is used to write the overflow table to disc.
1C8-1DF			Miscellaneous constants
1EO-1EF			Bootloader tape task descriptor
1F0-1F1			Miscellaneous constants
1F2-1F7	F	FPY	Six-byte accumulator extension
1F8-1F9			Miscellaneous constants
1FA-1FB	Т	DRCT.BASE	Base of the table of disc read counters for each drive.
lFC-lFD			Miscellaneous constants
1FE-1FF	т	DCFT.BASE	Base of the disc configuration table

LAYOUT OF MTABLES1

Location	Туре	Name	Description
200-201	т	HATBASE	Upper two bytes of the beginning address of the HAT.
202-203	Т	HLTBASE	Upper two bytes of the beginning address of the HLT.
210-21F	н (16)		Disc configuration table. The nth byte is the actual device address used for disc n.
230-23F			Miscellaneous constants
240-24F			Reserved for the IOP mailbox and task descriptor. See PS20032013 for details.
250-24F	D (16)		Disc read counter table. Each four bytes contain the disc read count for the corresponding drive.
380-3FF	D (32)		Monitor register power-fail save table. The contents of the monitor ARFILE and the MR fields are saved here during a power fail.

LAYOUT OF MTABLES2

<u>Location</u>	Туре	Name	Description
400-43F	16B (4)	Tape I/O mailboxes
400	Н	TOMAIL	Tape unit zero mailbox control byte.
401-403	3в	TOFIRST	Main memory location of the first task descriptor on the chain for tape unit zero.
405-407	3B	TOCURRENT	Main memory location of the task descriptor of the current (executing) task for tape unit zero.
409-40B	3в	TOLAST	Main memory location of the last task descriptor on the chain for tape unit zero.
40C-40F	D	Unused	
440-47F	16B (4)	I/O mailboxes for printers. The format is identical to that of the tape mailboxes.
480-4FF	16B (8)	Reserved for mailboxes for future devices whose addresses are in the range X'E8 - X'EF'.
500-53F	D (16)	Disc mailboxes
500	Н	DOFLGS	Mailbox control byte for disc unit zero.
501	н	DOFIRST	PIB number of the first PIB on the task descriptor chain for disc unit zero.
502	Н	DOCURRENT	Pl3 number of the current (executing) task for disc unit zero.
503	Н	DOLAST	Number of the last PIB on the task descriptor chain for disc unit zero.
580-5BF			Firmware debugger work area.
5C0-5CF	н (16)		Status byte for each device in the range X'DO' - X'DF'. These bytes are supplied by the DMP to the configurator as a means of sensing the number of terminals present.
5 DO	H		Highest available device address in the range X'00' - X'7F'. This byte is suppled by the DMP to the configurator as a means of sensing the number of terminals present.
5D1-5DF			Reserved for further configuration information.
5EO-5EF			Tape task descriptor used by the bootloader firmware.
5F0-5F3	D		Memory error logger word
5F4-5F7	D		Power-fail/restart control word for DMP.
5FA-5FB	Т	DATE	System date (internal format). The location of this field is fixed by the 24-hour interrupt firmware.
5FC-5FF	D	TIME	System time in deciseconds. This location is fixed by the DMP firmware.

LAYOUT OF PIB

Byte	Bit	Name	Meaning
0	0	ACTIVE	This bit is set when the process may be acti- vated despite the presence of other roadblocks.
	1	SLEEP/	Zeroed when the process is asleep.
	2	DIOBLK/	Zeroed when disc I/O is in progress for the process.
	3	FAKERD/	Zero when a write initiated by a fake read is in progress.
	4	OBYTEBLK/	Zeroed while terminal output is in progress for the process. The process may be activated if ACTIVE is set.
	. 5	IBYTEBLK/	Zeroed while terminal input is in progress. The process may be activated if ACTIVE is set.
	6	RSTREAD	Set when the break key terminates a READ instruction. This allows the debugger to set the program counter back to the READ instruction.
	7	PHANTOM	When set, terminal I/O traps to the software debugger for a TIPH process.
1	0	ЕСНО/	Set to not echo terminal input
	1	INDEBUG	Set when executing from the debugger control block.
-	2	PRGERR	Set by the firmware on an abort condition. This also serves to inhibit the break key when the process is on its way to the debugger. The ZPI instruction zeroes it.
	3-7		Error number. Note that this field is expanded to 5 bits from REALITY's 4 bits.
2	0-7	NEXTPIB	Number of the next process in the SNU queue. A value of X'FE' indicates that the process is out of the queue. A value of X'FF' indicates that this process is the last in the queue.
3	0-7	PREVPIB	Number of the previous process in the SNU queue. A value of X'FE' indicates that the process is out of the queue. A value of X'FF' indicates that this process is the first in the queue.
4	0-7 0 1 2	DCMD	Disc command byte Set for read commands Set for write commands Set for control commands
5	0-7	IRPTCONT	Disc interrupt control byte
	4	D.ISYN3	Set when the controller should interrupt a device to be specified.

TABLE A-6 (Cont'd) LAYOUT OF PIB

	5	D.ISYN2	Set when the controller should interrupt the DMP.
	6	D.ISYN1	Set when the controller should interrupt the CPU.
	7	D.ENABLE	Set to enable interrupts.
6-7	0-15	PIBBUFF	Upper two types of the starting main memory address for the disc transfer.
4-7	0-31		This word may be used by the power restart software temporarily to store PIB bytes 2C- 2F.
8	0-7	SECCNT	Number of sectors to transfer.
9-в	0-23	RSN	Relative sector number of the frame to be transferred. This number is relative to absolute sector zero on the given disc.
8-в	0-31		This word may be used by the power restart software temporarily to store PIB bytes 24- 27.
C .	0-7	MAJOR	Major status
	0		Busy bit
	1		Normal end of transfer
	2-7		If any of these bits are set, an error occurred. See PS20032011 for further details.
Ď	0-7	MINOR	Minor (error) status. See PS20032011 for a breakdown of the individual bits.
C-D	0-16		This word may be used by the power restart software temporarily to store PIB bytes 28- 29.
Е	0-7	DDIAG	Diagnostic disc status byte. See PS20032011 for a breakdown of the individual bits.
F	0-7	NXTDQ	PIB number of the next PIB on the task descriptor chain for this disc.
10	5		Read-after-write when using the disc diagnostic embedded in the monitor.
	6	BATCH	Set if this is a batch job.
	7	READBIT	Flag for moving the TERM.LEN field from the PIB to TO. This is set upon receipt of an interrupt that terminated a read and cleared by search buffer pool once it has attached to the PCB and moved TERM.LEN to TO.
11-13	0-23	FFAULT.FID	FID which caused the frame fault.
14-17	0-31	SLEEPTIME	Time to wake up the process when it is asleep. This field is also used to store the FID being written when a frame fault requires a write.
18-1B	0-31	DREADCTR	Counter of number of user's disc reads.

1	1	1	
10	0-7	LOCKN	Number of the system lock that this user has set.
1D			Unassigned and reserved
lE-1F	0-15	PCB.BIF	Upper two bytes of the main memory address of the user's PCB buffer. This field is set up when the process is activated.
20	0-7	MCAL.LIT	Literal field from an MCAL instruction. When a disc error occurs this field is used to store the disc command that resulted in the error. The debugger should look at this field, rather than at DCMD, which may contain a correcting command.
21-23	0-23	MCAL.BUF	Main memory address referenced by the register in an MCAL instruction.
21-23	0-23	ERR.STAT	Drive, major and minor status when a disc error occurred.
24	0-7	TERM.CMD	Terminal command byte
25-27	0-23	TERM.ADDR	Beginning main memory address of the data buffer before the operation. Last byte transferred to the buffer after the operation.
28-29	0-15	TERM.LEN	Maximum number of bytes to read or write. After the terminal operation is complete, the ACLC decrements this field by the number of bytes transferred.
2A-2B	0-15	TERM. STATUS	Status word of the completed operation
2C-2E	0-7 8-15 16-23	TSC1 TSC2 TSC3	Terminal I/O delimiters
2F	0-7		Reserved for use by the firmware; if a BREAK key is hit while no I/O is occurring, the ACLC sets the low-order bit of this byte and interrupts the CPU. When the CPU acknowledges the interrupt, it will zero the byte.
30	0-7		Used by the WRITE instruction when only one byte is output.
30-39			Available. These bytes are used as an I/O buffer for logon.
3A	0-7		Terminal backspace character
3B	0-7	DDA	Disc device address
3C-3F	D	DEACT	Number of times the process has been deactivated since logging on.

TABLE A-6 (Cont'd) LAYOUT OF PIB

40-41	0-15	PCISW	Programmable communication interface switch settings for the ACLC. These control baud rate, character length, etc.
42-43	0-15	PIB.TIMESLICE	User's timeslice in half-milliseconds. The DMP firmware restricts this time to less than 1024 milliseconds.
44-45			Unassigned and reserved
46-47	0-15		Buffer number used by disc I/O verification software.
48-4B	0-31		Buffer address used by disc I/O verification software.
4C-4F	0-31		Used to save DCMD and PIBBUFF during disc verification.
50-7F			Unassigned and reserved

TABLE A-6 (Cont'd) LAYOUT OF PIB

Common PIB Status Values

PIB bytes 0, 1 and X'10' must all be displayed to determine the status of a process. However, the following hexadecimal values in byte 0 are usual (the values in parenthese will be seen when bit seven is set for a TIPH process):

- Byte 0 Meaning
- 3C (3D) Asleep until time in PIB bytes X'14' X'17" or BREAK key
- 4C (4D) Fake frame fault (doing a write to make a buffer available for a fake read).
- 5C (5D) Frame fault, waiting for a frame to be brought into main memory from disc
- 74 (75) Terminal I/O output roadblocked
- 78 Terminal I/O input roadblocked
- 7C (7D) Can be activated or is active
- F4 Can be activated or is active while characters are being transferred to terminal.

Priority Queue

The priority queue is a doubly-linked list of PIBs used by the monitor to select the next virtual process to run. Because the monitor used the select next user (SNU instruction to select the next process, the priority queue is often called the SNU queue. Location X'14' points to the top of the queue; location X'15, to the bottom. The pointers are the numbers of the processes, or PIBs, called PIB links.

Identifying the PIB

A PIB link is the number of the process that corresponds to the PIB. The PIB link is used to link the PIBs in the priority queue and in disc I/O task descriptor chains.

When the firmware debugger is available, a PIB link can be converted to the address of its PIB by using the "PD" or "PX" commands. Otherwise, the address can be calculated by multiplying the PIB link by X'80' and adding the result to X'1400. For example, the PIB address of the port 8 process is

What Is Loaded By Bootload

When the DMP signals the CPU that a bootload has been requested, the CPU firmware loads the first two tape records into main memory:

Mode	Location
MTABLES0	0
MBOOT	X'600'

Software instruction execution starts at location X'20'. Control transfers to MBOOT, which display the options message. After the operator replies with an option, MBOOT loads the following:

Mode	Location
MTABLES1	x'200'
MSETUP1	X'800'
MSETUP2	X'A00'
MSETUP3	X'C00'
MSETUP4	X'E00'

MTABLES2 is not loaded because it contains fields that should not be destroyed during a warmstart; for example, the I/O mailboxes and the system time. Control then transfers into MSETUP1 to begin the configuration.

Initialization Done by the Configurator

The configurator determines the system configuration by using the information supplied by the DMP in locations X'5CO' -X'5CF' and X'5DO' and by asking for information of the operator. No tables are configured, however, until after the operator replies "Y" to the message "CONFIGURATION CORRECT?". After an affirmative reply to that question the configurator:

Initializes the buffer management tables, Initializes the PIBs, Reads in the coldfids, Reads in the monitor, and Executes the first virtual process.

To initialize the buffer management tables the configurator sets all buffers, except buffer zero, to empty and available. Then the configurator, using the FAR instruction, corelocks the system buffers listed in the section titled "Reserved Buffers." Buffers containing PIBs are also set write-required. The BSAFT is set with a FID of X'FFFFFC' for the buffer containing PIBs 0-3, X'FFFFFB' for the buffer with PIBs 4-7, X'FFFFFA' for the buffer with PIBs 8-11, and so forth, the absolute value decreasing by one for each buffer. PIB initialization begins by zeroing all PIB buffers. Each PIB is then initialized in turn:

Byte	Initialization
0	Status is set to input roadblocked (X'78'). PIBO status is set to can-be-activated (X'7C').
1	Break inhibit bit is set.
2	Forward link is set to not in priority queue (X'FE'). PIBO link is set to queue bottom (X'FF').
3	Backward link is set to "Not in priority queue (X'FE')." PIBO is set to queue top (X'FF').
F	Task descriptor link is set to not in the task descriptor list (X'FF').
1C	Lock number is set to indicate no system locks (- 1)

- 1D Time slice is set to X'14'.
- 25-27 Terminal input address is set to PIB address plus X'30'.
- 28-29 Length of terminal input is set to 1.

The priority queue is set to point to PIBO; that is, locations X'14' and X'15' are both set to zero. The coldfids, modes necessary for starting the system, are loaded from tape into buffers which are then set write-required. The frames are written to disc in the course of the monitor's normal operation.

Control transfers to MBOOT to load the monitor modes as follows:

Mode	Location	
MONITOR 2	x'800'	
MONITOR 3	X'A00	
MONITOR 4	X'C00'	
MONITOR 5	X'E00'	

Control then transfers to MTABLESO, which loads MONITOR1 into location X'600'. If a coldstart is being performed, execution transfers to the monitor's select-next-user routine (See BLOCK 020 in section titled "Overview of Monitor's Logic"); if warmstart had been selected, control branches to a clean-up

MONITOR REGISTER ASSIGNMENTS

Register Number	Permanent Value	Use
0	000	Permanent pointer to MTABLES0. This register value must never be changed.
1	400	Pointer to MTABLES2
2	800	Pointer to MONITOR2
3	A00	Pointer to MONITOR3.
4		Address of the current PIB. This register is accessed by the firmware in several instructions and must always be used as the PIB pointer.
5	100	Second half of MTABLES0
6	160	Pointer to monitor register 12
7	C00	Pointer to MONITOR4.
8	Z00	Pointer to MTABLES1.
9		Unassigned, but reserved for future use.
10		Scratch. This points to the ABS frame being executed when the system is running virtual monitor code.
11		Scratch
12		Scratch
13		Scratch. Several common uses are as a pointer to the user's PCB, a pointer to disc mailboxes, and the FAR instruction's BQ search register.
14		Scratch. Common uses are as the FAR instruction's BQ search register and a pointer to the current disc I/O buffer.
15		Scratch. This register is set up by the IO and IONB instructions to point to the task descriptor.

MONITOR ENTRY POINTS

Entry Point	Address	Use
0	601	Entered by firmware when a virtual process frame faults
1	603	Reserved for entry when an external interrupt is received. This entry is not presently implemented.
2	605	Reserved for entry when an internal interrupt is received. This entry is not presently implemented.
3	607	Firmware release quantum. The monitor is entered here upon any of the following conditions; attempted attachment to an I/O busy buffer. Attempted execution of a READ or WRITE instruction when OBYTEBLK/ was set, execution of a WRITE instruction that crosses a frame boundary, execution of the LOCK instruction when the lock was already set, or timeslice runout.
4	609	Reserved for entry when a monitor I/O instruction cannot be executed because of an inconsistency in a chain.
5	60B	Initial entry point when a power restart occurs.
6	60D	Used internally by the monitor
7	60F	Entered from a virtual READ instruction. By using this entry point instead of 607, the firmware prevents the PIB from being inserted into the links.
8	611	IO and IONB instructions (MCAL)
9	613	RQM instruction (MCAL)
A	615	MCAL for time and date
В	617	Common MCALs

procedure for restarting I/O operations, which transfers to the select-next-user routine.

Since the PIB for port zero is the only one in the priority queue, it is the one activated. Three coldfids that were loaded are PCB and DCB (control blocks for port zero) and ABSL1 (the ABS loader). Register one of PCBO is preset pointing to frame 47, entry 1, which is in ABSL1, so the ABS loader is started. It initializes the remainder of port zero's work space and poses the "OTHER OPTIONS?" question.

MONITOR

The monitor register assignments are shown in Table 3-7. Monitor entry points are given in Table A-8. All entry points to the monitor are entered directly by the firmware.

Overview of Monitor's Logic

In the discussion of the monitor's logic, ENTRY POINT n refers to the monitor's entry point n; BLOCK n refers to a block of logic within this discussion. The monitor functions as follows:

ENTRY POINT 0: This point is entered by the firmware when a virtual process frame faults. The process is moved to the bottom of the priority queue. The monitor searches for an available buffer for the frame to be read into. If a buffer is available, all necessary information for the disc read is placed in the process's PIB, and the PIB is linked to the end of the task descriptor chain for the appropriate disc. The buffer map is changed immediately to show the buffer as I/O-busy and containing the new FID. This puts any other process that might frame fault on the same frame to sleep rather than scheduling a duplicate disc read.

If there is no available buffer, the entire buffer queue is searched for a buffer that is write-required. If there is one, its disc address is computed and placed in the virtual process's PIB (bytes 9-X'B'). Then the PIB is linked to the task descriptor chain for the appropriate drive. The read is started by the disc-interrupt handling logic. If no write-required buffer can be found, the process will be activated at the bottom of the priority queue, at which time this entry point will be entered again. Control transfers to the logic described in BLOCK 020. ENTRY POINT 3: The firmware enters this entry point to release the current process's time quantum. Control transfers to the logic at BLOCK 010.

ENTRY POINT 5: This entry point is entered when there is a power restart. The I/O task descriptors for disc, tape, printer and terminals are cleared up and the tasks restarted. Control returns to the entry on the top of the return stack, which has been set by the firmware to entry point 7, if a virtual process was interrupted by the power fail, or to the point of interruption, if the monitor was interrupted.

ENTRY POINT 7: This entry is used by the firmware for a READ instruction and as a return point when a virtual process is interrupted by a power fail. Control transfers to the logic described in BLOCK 020.

ENTRY POINT 8: The IO and IONB instructions (MCALs) enter here. The requested I/O is started and execution continues at BLOCK 020.

ENTRY POINTS 9, A, B: These are the entry points for the other MCAL instructions. They perform their specified tasks and then transfer control to BLOCK 010.

BLOCK 010: The process is moved to the bottom of the priority queue. Control falls through to BLOCK 020.

<u>BLOCK 020</u>: If there are any disc interrupts, the monitor performs the logic described in BLOCK 100. The priority queue is checked for a process ready to run. If there is one, the monitor exits to the virtual process. If there are no processes ready to run and no disc reads are being performed, the monitor tries to write a write-required buffer to disc as discussed in BLOCK 110. When that procedure has finished its operation, control is transferred to the logic at the top of BLOCK 020.

<u>BLOCK 100</u>: Since the firmware acknowledges interrupts from devices and sets a flag in main memory without stopping current processing, the monitor looks at the flags every time it is given control. A successful virtual disc read causes the process to be placed on top of the priority queue unless the batch bit (PIB byte X'10', bit 6) is set, in which case the process is put on the queue bottom.

When a virtual write completes its operation without an error, the buffer is used to start a read to satisfy the frame fault. Errors on virtual reads and writes cause the process to be sent to the software debugger. If a write was taking place, the buffer is reset to write-required. Eventually, the operation will be retried when either the process re-executes the frame fault (read) or some process tries to write the buffer.

When a monitor write finishes, the monitor resets I/O-busy, frees the monitor PIB by resetting the disc-roadblock bit, and records any error status. Control is transferred to ENTRY POINT 7.

<u>BLOCK 110</u>: There are eight PIBs reserved for the monitor's use. Whenever a new user cannot be selected and no disc reads are being performed, the monitor sees if one of its own PIBs is not disc roadblocked. If there is such a PIB, the buffer queue is searched for a write-required buffer. If one is found, a monitor PIB is set up with a write command and added to the end of the task descriptor chain for the appropriate disc.

In the process of looking for a write-required buffer if disc interrupts are reported, control transfers to BLOCK 100; otherwise, execution continues at BLOCK 020.

Input/Output

SEQUEL's architecture is based on two busses. One bus, the I/O interface bus (or SEQUEL bus), has 32 data lines and 24 address lines. It connects the CPU, the diagnostic maintenance process (DMP), the memory controller, all memory arrays, the magnetic tape/printer (MTP) controller, and I/O processor (IOP). The other bus, the IOP bus, connects the IOP to the disc controllers and the asynchronous communications line controllers (ACLC), which control the terminals.

All external device controllers on SEQUEL use direct memory access (DMA) to accomplish data transfers. The controllers use command blocks called task descriptors. The system sets up a task descriptor in main memory with all the information necessary for an I/O operation and issues one instruction, start I/O. The controller activated by the start I/O instruction reads the task descriptor from memory and executes the task. Task descriptors for disc and terminals are reserved fields in the PIBs. Tape and printer task descriptors may be anywhere in main memory.

Since a terminal's device address is the same as its associated process's number, the ACLC uses the device address from the start I/O instruction as an index into the corelocked PIBs to find the task descriptor.

Disc, tape and printer controllers support command chaining. It is possible to link several task descriptors and have the controller execute a task and then automatically continue to the next task. Chaining is accomplished using mailboxes. Each of the mailboxes contains pointers to the first task descriptor, the task descriptor being executed, and the last task descriptor in the chain. One mailbox is allocated to each device. A mailbox contains a control byte for synchronizing access to the chain. Disc mailboxes use PIB numbers to chain together task descriptors. Tape and printer mailboxes use main memory addresses to link their task descriptors together.

When an interrupt occurs, the firmware sets a bit in main memory indicating that a particular device has interrupted. The currently active process is not deactivated. The double word at location X'lA' - X'lD' is used to flag interrupts for devices in the address range X'DO - X'DF' and the least significant sixteen bits to devices X'EO' - X'EF'. Whenever the monitor is activated, it examines the interrupt flag word and services the descriptor chains of any devices that have generated an interrupt since the last time the monitor was active.

Mailbox Control Byte

The bits of a mailbox control byte are listed and described in ITABLE A-9.

TABLE A-9

MAILBOX CONTROL BYTES

Bit	Name	Description
0	LOCK	Used to prohibit simultaneous access to the mailbox by the CPU and the controller.
2	QUEUED	Set by the CPU when it is queueing up a task descriptor, and it is cleared by the controller. Since a start I/O instruction signals the con- troller to execute the chain, this bit's state is not significant.
3	ATTENTION	Set by the controller when it has completed a task; the CPU clears it after servicing the chain. Since this bit indicates the completion of only one task, it could be set at the same time as either BUSY or ABORTED.
4	BUSY	Indicates that the controller is executing the tasks on the chain; the controller clears this bit when it has executed all tasks on the chain.
5	ABORTED	Set by the controller when it has to abort a task, which halts processing of the chain. Hence, both ABORTED and BUSY should not be set at the same time.

Terminal I/O

SEQUEL uses ACLC-monitored DMA transfers to move data between main memory and a terminal. The ACLC transfers data in 256-byte segments.

For input the ACLC is given a byte count and some delimiter characters that may halt the operation early. Since the controller performs the backspace, break, echo, cancel and retype operations on each 256-byte segment, inputting these characters may yield erroneous results if they are entered during a long read. PIB byte X'2C' contains a mask for the active delimiters. Each bit tells the ACLC that it should terminate the input if the corresponding character is entered. Active delimiters are not echoed. The ACLC terminates input either when the maximum byte count runs out or when a delimiter is entered.

In practice, a 140-byte buffer, called the IB workspace, is used for most input. Some routines, such as logon and entering a character at the end of a page, use a small buffer in the PIB (X'30 - X'39'). Terminal output in most cases also uses a 140byte buffer (OB). Screenpro, however, outputs character strings that may cross linked frame boundaries.

Terminal I/O is started, generally, with a READ or a WRITE instruction. The firmware sets the PIB roadblock in the PIB status in PIB byte O. Bit 4 is zeroed for output; bit 5 for input. The buffer status is set to I/O busy. For an input operation, the PIB is removed from the priority queue.

Status bit 0 (ACTIVE) is used to keep a process running as long as possible during output to the terminal. Since output is done on strings, status bit 0 (ACTIVE) is set when output is requested. This allows the process to continue running. If the process attempts to perform another terminal I/O operation or if it references the buffer in which the data resides, the ACTIVE bit will be turned off, and the process will be roadblocked until the I/O operation is complete.

When an interrupt occurs, the firmware looks at the PIB status byte. If bit 4 is zero, indicating that the process was outputting, the firmware sets the bit, clearing the roadblock. If the PIB is not output roadblocked, the input roadblock (bit 5) is checked. If it is zero, it is set. In either case the buffer status is reset from I/O busy, and for input the PIB is put into the priority queue.

Note that numerous parts of the system software (e.g., the power restart routine) assume that when a process is output roadblocked, it is in the priority queue. On the other hand, if a process is input roadblocked, the system software (the LOGON verb, for instance) assumes that there is no way to activate the process. Terminal errors cause control to transfer either to software debugger entry point 10 if the BREAK key is pressed or to entry point 12 if any other terminal error occurs.

SEQUEL's monitor, with certain restrictions, uses the standard terminal I/O instructions (READ and WRITE). Port zero's PIB is borrowed by the firmware to accomplish the monitor's terminal I/O. Virtual processes are not running while the monitor is doing terminal I/O. A bit called MONREAD, location X'll', bit 3, is set when the monitor starts a terminal operation, and it is cleared when the end-of-transfer interrupt signaling occurs.

Task Descriptors

The task descriptor for each process is in its PIB, starting at byte X'24'. The task descriptors format is shown in Table A-10.

Key Locations

In addition to the task descriptors, the locations shown in Table A-11 are also significant in terminal I/O.

TAPE AND PRINTER I/O

To begin a tape or line printer I/O operation, a virtual process prepares an I/O buffer and task descriptor. The task descriptor must be placed in main memory locations that will not be paged out. The process then executes an IO or IONB instruction with the operand registers pointing at the first byte of the I/O area and the first byte of the task descriptor.

To minimize software changes, REALITY's status-driven scheme has been copied in SEQUEL's tape and printer I/O operation. Tape and line printer interrupts are disabled so that the monitor is not interrupted. To obtain the results of an I/O operation the virtual process must use one of the STATUS instructions to read the status from the task descriptor. Instruction STATUSW waits until the operation is complete. STATUS returns immediately so that the software may perform other functions and re-execute STATUS at a later time. While bit 28 of the status is off, the I/O operation is not complete. Once status bit 28 is set on, the virtual process may execute the delete top task from chain (DTP) instruction to clear the finished entry from the task descriptor chain and remove the I/O busy status of the memory buffer.

Physical errors (tape parity errors, printer off-line) are handled by the virtual process that initiated the I/O. When the controller detects an error, it suspends processing of the remainder of the chain so that the software can modify the chain as necessary and restart processing.

Table A-10

TASK DESCRIPTOR'S FORMAT

Pib B	yte	Bit	Description
24			Terminal command byte. See PS20032014 for the commands.
25-2	7		Beginning main memory address of the data buffer before the operation. After the operation the address of the last byte transferred to or from the buffer.
28-2	9		Maximum number of bytes to read or write. After the operation is complete, ACLC decrements this field by the number of bytes transferred.
2A-2	В		Status of the completed operation. See PS20032014.
2C			Terminal I/O delimiters:
		0	Unassigned
		1	Stop input on Control-I (Tab)
		2	Stop input on ESCape
		3	Stop input on Control-P
		4	Stop input on Control-N
		5	Stop input on either carriage return or line feed
		6	Stop input on the character in PIB byte X'2E'.
		7	Stop input on the character in PIB byte X'2D'.
2D			Delimiter character specified by byte X'2C', bit 7.
2E			Delimiter character specified by byte X'2C', bit 6.
2F			Reserved for the firmware; if a BREAK key is hit while no I/O is occurring, the ACLC sets the low-order bit of this byte and interrupts the CPU. When it acknowledges the interrupt, the CPU zeros the byte.

KEY LOCATIONS

Location	Bit	Description	
11	3	Set when the monitor does terminal I/O	
DC-DD		Number of communications lines	
500		Highest available device address in the range X'00' - X'7F'. This byte is supplied by the DMP to the configurator as a means of sensing the number of terminals present.	
PIB Byte	Bit	Description	
0		PIB status:	
	0	This bit is set when the process may be activated despite the presence of roadblocks.	
	4	Zeroed while terminal output is in progress for the process. The process may be activated if bit 0 is set.	
	5	Zeroed while terminal input is in progress. The process may be activated if bit 0 is set.	
	6	Set when the break key terminates a READ instruc- tion. This allows the software debugger to set the program counter back to the READ instruction.	
	7	When set, terminal I/O traps to the software debugger for a TIPH process.	
1	0	Set to not echo terminal input.	
1	2	Set by the firmware on an abort condition. This also serves to inhibit the break key while the process is on its way to the debugger.	
10	7	Flag for moving the byte count in PIB bytes X'28' - X'29' to T0. This is set upon receipt of an interrupt that terminates a read; it is cleared by the search buffer pool logic after it has attached to the PCB and moved the byte count to T0.	
30		Used by the WRITE instruction when only one byte is output.	
30-39		These bytes are used as an I/O buffer for logon.	
ЗА		Terminal backspace character.	
40-41		Programmable communications interface switch settings.	

Mailboxes

The tape mailboxes are located in X'400' - X'43F'. The printer mailboxes are in locations X'440' - X'47F'. The mailboxes, each requiring 16 bytes, are ordered according to device addresses. To calculate the address of a mailbox, multiply the low-order nibble of the device address by 16 (X'10') and add the product to X'400'. For example, the mailbox for device X'E5', a printer, is at X'5' * X'5' * X'10' + X'500 = X'450'.

The mailbox for tape device X'EO' at location X'400' displays the formal for all tapes and printers:

Location	Bit	Description
400		Control byte:
	0 2 3 4 5	Lock Queued Attention Busy Aborted
401-403		Main memory location of the first task descriptor on the chain for this device.
404		Unused
405-407		Main memory location of the task descriptor of the currently executing or aborted task for this device.
408		Unused
409 - 40B		Main memory location of the last task descriptor on the chain for this device.
40C-40F		Unused

Task Descriptors

The task descriptors for tape and printers may be anywhere in main memory, but they must begin on a double word boundary; that is, the address must be divisible by four. During I/Oexecution, however, the buffer in which a task descriptor resides must be corelocked. A task descriptor's format is as follows:

Byte	<u>Bit</u>	Description			
0		Command. See PS20032012			
1		Interrupt control. See PS20032012			
2-3		Byte count: the number of bytes to transfer			
4		Not used			
5-7		Main memory address of data			
8-11		Status. See PS20032012			
12		Not used			
13-15		Main memory address of next task descriptor or -1			

Tape and Printer I/O Key Locations

In addition to the mailboxes and task descriptors, the following locations are also significant in tape and printer I/0:

Location	<u>Bit</u>	Description
01C		Portion of interrupt control word cor- responding to tape and printer devices
0C2		System lock for spooler queue
0C7		System lock for spooler device table
0C8		System lock for spooler assignment table
0D5		Spooler's line number
1C0-1C3		PIB address of the spooler
5E0-5EF		Tape task descriptor used by the bootloader firmware and software

Disc I/O

When a frame fault occurs, the firmware deactivates the process, sets the PIB disc-roadblocked, loads the absent frame's FID into the PIB and into the monitor's DO, and enters the monitor with R4 pointing to the PIB. The monitor sets up the PIB with all the necessary information for the disc transfer and executes a link and start disc I/O (LSDIO) instruction. The LSDIO locks the mailbox, inserts the PIB at the bottom of the chain, unlocks the mailbox, and may issue a start I/O instruction, depending on the state of the descriptor chain. Before the monitor selects the next process to be activated with the SNU instruction, it processes all recorded disc interrupts since the last activation of the monitor.

Monitor disc I/O is supported by eight additional PIBs located after the virtual process PIBs in main memory. The buffers beginning a location X'5400' are reserved for monitor PIBs.

Physical errors, like a disc dropping ready, cause the disc controller to stop processing the chain. When the monitor is activated, it tests for disc errors in the completed task descriptor chain, notes any error, and activates the software debugger instead of the process that received the error. The debugger outputs the ampersand disc-error indicator and re-executes the instruction that generated the original frame fault. Where possible, the monitor issues commands that attempt to correct error conditions. The monitor finally issues a command to the controller to resume execution of the chain.

Disc Mailboxes

The disc mailboxes are in locations X'500' - X'53F'. The mailboxes, each requiring four halfwords, are ordered according to disc device addresses. To calculate the address of a mailbox, multiply the low-order nibble of the disc's device address by four and add the product to X'500' (e.g., the mailbox for X'DB' is at X'B' * 4 + X'500' = X'52C').

The mailbox for disc unit X'D0' at location X'500' is representative of all the disc mailboxes:

Location Bit Description

500

- 00
- Control byte:
- 0 Lock
- 2 Queued
- 3 Attention
- 4 Busy
- 5 Aborted
- 501 PIB number of the first PIB on this drive's task descriptor chain
- 502 PIB number of the executing or aborted task descriptor on this drive's chain
- 503 PIB number of the last PIB on this drive's task descriptor chain

Disc I/O Task Descriptors

The task descriptor for each process is in its PIB starting at byte four. Note that bytes 4-X'D' of the PIB are used by the powerrestart logic as a save area so these bytes may not contain discrelated data after a power restart. A task descriptor's format is given in Table A-12.

Disc I/O Key Locations

In addition to the mailboxes and task descriptors, the locations shown in Table A-13 are also significant in disc I/O.

DISC I/O TASK DESCRIPTOR'S FORMAT

PIB Byte	Bit	Description	
4		Disc command byte (see also byte X'20'), See PS20032011 for commands, but typical values are: X'80 - read X'40' - write X'22' - recalibrate	
5		Disc interrupt control byte (should always contain X'03'):	
	4	Set when the controller should interrupt a device to be specified.	
	5	Set when the controller should interrupt the DMP.	
	6	Set when the controller should interrupt the CPU.	
	7	Set to enable interrupts	
6-7		Buffer number of the main memory address for the disc data transfer.	
8		Number of sectors to transfer	
9-в		Relative sector number of the frame to be transferred. This number is relative to absolute sector zero on the given disc.	
С		Major status (see also bytes X'21' - X'23'):	
	0	Busy bit	
	1	Normal end of transfer	
	2-7	If any of these bits are set, an error occurred. See PS20032011 for further details.	
D		Minor (error) status. See PS20032011 for a breakdown of the individual bits.	
Е		Drive status byte. See PS20032011 for a breakdown of the individual bits.	
F		Number of the next PIB on the task descriptor chain for this disc.	

DISC I/O KEY LOCATIONS

Location	Bit	Description	
011	5	Set if disc errors are to be recorded.	
01A-01B		Portion of interrupt control word corresponding to disc devices.	
0D0-0D1		Number of disc errors since last bootload.	
0 E8		Highest disc device address in system.	
0E9		Number of disc drives	
lFA-lFB		Base of the table of disc read counters for each drive.	
lfE-lff		Base of the disc configuration table	
210-21F		Disc configuration table. The nth byte is the actual device address used for disc n.	
250-28F		Disc read counter table. Each four bytes contain the disc read count for the corresponding drive.	
5C0-5CF		DMP status for each device in the range X'DO' - X'DF':	
	0-3	Disc type: 0 = Reflex II A 1 = Reflex II B 2 = Reflex II C 3 = Reflex II D	
	4-7	Status: 0 = Not present 1 = Present 2 = Present but defective	
5400-57FF		Additional PIBs for monitor disc I/O.	
PIB Byte	Bit	Description	
0	2	Zero when disc I/O is in progress.	
11-13		FID which caused the frame fault.	
14-17		FID being written when a frame fault requires a write. This FID is required in case a disc error causes the write to be cancelled. Note: This area is also used for a sleep wake up time, which implies that a process cannot be doing disc I/O and be asleep at the same time.	
18-1B		Count of user's disc reads.	
20		When a disc error occurs, this field is used to store the disc command that resulted in the error. When debugging, look at this field rather than PIB byte 4, which may contain a correcting command. Note: This field is also used to hold the literal from a MCAL instruction.	
21-23		Drive, major, and minor status when a disc error occurs. See PS20032011 for status information.	
3B		Disc device address	

TRAPS

Certain conditions occuring in virtual mode cause the system to trap to the interactive debugger. When a condition requiring a trap arises, the firmware sets bit 2 of PIB byte 1 and stores the trap number in byte 0 of the PCB. If there is an address register error, the firmware stores the register number in byte ACF of the process's PCB. The debugger moves this byte to ACFSAV in the PCB.

Each trap has an entry point in virtual storage frame one, which is entered by the firmware performing a branch and stack location instruction.

Most of the reasons for trapping are determined by the firmware. However, there are some reasons which are determined by the software. Two of these are disc errors and message processor requests. The PIB error number field (byte 1, bit 4-7) is used to communicate to the firmware the need and the reason for a trap. For disc errors the monitor places X'9' in the error number field. When one process has a message to send to another process, the sender puts a X'D' in the receiver's PIB error number field. Whenever the firmware senses that the error number field is nonzero, it moves the value to the process's PCB byte zero, sets the error number field to zero, and traps to the debugger.

When the debugger is first entered, it transfers control to the monitor, which sets the conditions necessary for the debugger to run. The monitor sets PIB byte 1, bit 2 to zero. After setting INDEBUG (bit 1 of byte 1) to one, the monitor deactivates the process that has been trapped. When that process is next activated, because INDEBUG is set, the firmware will use DCB, rather than PCB, as the control block for the process. This will automatically put the debugger in control. This condition, in which INDEBUG is set to one and DCB is the control block, is called the debug state.

List of Traps

The traps that cause the system to transfer control to the debugger are listed below with the messages that the debugger outputs to the terminal. Note that not all traps result in a message and abort condition. The firmware stores the error number in byte zero of the process's PCB before entering the debugger.

For traps that involve address register errors, the following message will also be returned.

REG = n

Where "n" is the decimal register number of the register causing the trap.

When a trap results in an abort, the following message will also be returned.

ABORT @ f.d

Where "f" is the decimal FID of the frame and "d" is the hexadecimal displacement of the location where the trap occurred. This corresponds to the location counter in the assembly listing of the corresponding program. For traps 10 and 15 only the "f.d" are output.

The entry address into the debugger can be determined by doubling the trap number and adding 1. For example, the entry for number 5 is 11 (X'B'). Note that the debugger has more than 16 entry points. This is possible because the firmware can enter a frame at any location. Normally a mode is entered by a BSL or ENT with a mode-id, which is limited to 16 entries. The error numbers in Table A-14 are hexadecimal.

HARDWARE CHECKLIST

Some problems are caused by hardware that is not properly connected. Here are some techniques for checking proper hardware installation.

Voltages

Measure all supply voltages. They must be within tolerances specified by the applicable product specification. Measure system clock.

P. C. Board

Ensure that all PCBs are located in the correct chassis zone, i.e., memory boards in memory zone, processor in ALU zone, etc. Check that all PCBs are physically seated in the backplane. Loose boards cause intermittent errors.

Device Address Conflicts

Ensure that there are no device address conflicts, e.g., all address switches set correctly.

Newly Shipped Systems

On newly shipped systems inspect PCBs for solder splashes, loose components, ICs, etc., no cold solder joints, correct EO and latest revision levels.

TRAPS AND DESCRIPTIONS

Error No.	Message	Description
0	ILLEGAL OPCODE ABORT @ f.d	An illegal (undefined operation has been encountered
1	RTN STACK EMPTY ABORT @ f.d	A RTN (return) instruction was executed when the return-stack was empty (stack pointer was at X'0184').
2	RTN STACK FULL ABORT @ f/.d	A BSL or BSLl (subroutine call) instruction was executed when the return-stack was full (stack pointer was at X'01B0'); the return-stack has been reset to an "empty" condition before the trap.
3	REFERENCING FRAME ZERO: REG=n	The register number containing the reference has been placed into the arithmetic condition flag byte (ACF) before the trap. An address register has a FID of zero when not in monitor mode.
4	CROSSING FRAME LIMIT; REG = n ABORT @ f.d	An address register in the "unlinked" format 1) has been incremented or decremented off the boundary of a frame, or (2) has been used in a relative address computation that causes the generated relative address to cross a frame boundary. The number of the register containing the reference has been placed into the arithmetic condition flag byte (ACT) before the trap.
5	FORWARD LINK ZERO: REG = n ABORT @ f/d	An address register in the "linked" format has been incremented past the last frame in the linked frame set. The number of the register containing the reference has been placed into the arithmetic-condition- flag byte (ACF) before the trap.
6	BACKWARD LINK ZERO: REG = n ABORT @ f.d	An address register in the "linked" format has been decremented prior to the first frame in the linked frame set. The number of the register containing the reference has been placed into the arithmetic-condition- flag byte (ACF) before the trap.
7	PRIVILEGED OPCODE ABORT @ f.d	A privileged operation code has been found. This means that an instruction that is allowed in monitor mode only has been used in virtual mode; or an instruction that may be used only in virtual mode has been used in monitor mode.
8	REFERENCING ILLEGAL FRAME ABORT @ f.d	An address register has an FID that exceed the maximum value allowable in the current disc configuration
9	None	A disc error has occurred. The operation will be retried later.

TABLE A-14 (Cont'd) TRAPS AND DESCRIPTION

.

A	I f.d	The break key on the terminal was activated.
В	None	Formerly, this error meant that the return- stack pointers were in an illegal format. At present the firmware does not check for this error.
C	None	This is a parity or terminal overrun and is presently ignored by the software.
D	None	Some process is sending a message to another. This is not usually an error.
Е	END PROCESS	Terminate the primary process and execute a go. Usually not an error.
F	B f.d	When a trace mode is set, the firmware causes traps to the debugger using this error number.
10	None	A divide by zero has occurred. The debugger sets the overflow bit in user's ACF and returns to user.
11	None	When a phantom process performs a READ instruction, the firmware enters the debugger at this entry.
12	UNNORM. S/R ABORT @ f.d	A storage register with an unnormalized displacement was referenced.
13	None	When a phantom process performs a WRITE instruction, the firmware enters the debugger at this entry.
14	I/O HANDLING ERROR ABORT @ f.d	An error was detected during an I/O operation Usually, the error is in the mailbox. For example, if a mailbox has both the busy bit and the queued bit set, it indicates an error because when a controller starts an I/O operation, it should clear the queued bit and set the busy bit. If the firmware is unable to lock a mailbox within a million attempts, it causes this abort. Also, note that referencing an illegal device causes this abort.

Ribbon Cables

Inspect all ribbon cables for proper connector seating, no wear on ribbon jacket, and connector alignment on ribbon.

System Grounds

Ensure that all system grounds are connected, e.g., cabinet to REFLEX drives and tape drive, and intercabinet grounding on multiple cabinet systems. Check that the +5V and ground connections, (the big black power bus ribbons from the power supply) are properly secured and tight on the backplane.

Terminal Connectors

Ensure that all terminal connectors on the I/O panel are screwed down tight. This is a must for correct system operation on port 0.

Socketized ICs

Ensure that all socketized ICs (e.g., ALU PROMs and 2901s, RNI PROMs, Z80s, UARTs) are properly seated. Ensure that no leads are bent under or barely touching contacts.

AC Power

Ensure that proper AC power is installed at site and that site is properly wired in accordance with national and local electrical codes.

REFLEX Disc Drives

Ensure that REFLEX drive(s) are properly formatted.

Tape Drives

Ensure that tape drive read/write heads are clean.

Expansion Cabinet

On an expansion cabinet system ensure that bus priority and INAD switches are set correctly. Remember that ACLCs are addressed 0 through X'F' in the expansion cabinet. With two IOPs in the system, the one that interfaces with the discs only must have the switch set to DC-only position.

Cooling Fans

Cooling fans must push air through chassis.

Power Supply Margin Switches

Ensure that power supply margin switches are centered and not in either high margin or low margin.

Foreplane Connectors

Check to see that the foreplane connectors J3, J4, J5 on ALU, RNI, and SPCL function do not have bent pins.

Minimum configuration

If things really get bad--e.g., everything you do does not work--drop down to minimum configuration: 1 memory board, 1 ACLC, 1 disc, 1 disc controller, 1 MTP.

IOP Device Address

When there is only one IOP, it is used for both the disc controller and ACLCs. Its address must be X'FB'. This address is selected by setting toggle switch Sl away from the DC position (i.e., away from the backplane).

When there are two IOP boards, one (address X'FB') is used only for the ACLCs. The other (address X'FC') is used for the disc controller only. Address X'FC' is specified by setting switch Sl to the "DC" position (i.e., towards the backplane.

Controller Addresses

Each controller on the SEQUEL bus must have a unique bus address and a unique interrupt address. The bus address and the interrupt address for a given controller need not be the same value. Associated with the bus address is a bus request. Associated with the interrupt address is an interrupt request.

The address, which is a four-bit value, determines the priority. Binary address 0000 has the highest priority; 1111, the lowest. The addresses are selected by setting the address select switches on the controller board except for the DMP, which is hardwired to bus address 1111 and bus request 0 (BSRQ0). Hence, no other controller can have bus address 1111. The DMP has neither an interrupt address nor an interrupt request.

The bus request switches are mutually exclusive; that is, only one may be off (or open or 1); the other three must be on (or closed or 0). Likewise, the interrupt request switches are mutually exclusive.

1. IOP Bus Address and Bus Request Switches

The IOP bus address and bus request switches (S3) are located on the board at position 16F. Switches 8 through 5 specify the bus address (high-order to low-order), and switches 4 through 1 specify the bus request. The bus request switch setting must correspond to the two high-order switches of the bus address (on=closed=0; off=open=1):

7 Switch 8 4 3 2 1 Bus request name on on on on on off BSRQ3 off on on off on BSR02 on off on on off on on BSR01 off off off on on BSR00 on

2. IOP Interrupt Address and Interrupt Request Switches

The IOP interrupt address and interrupt request switches (S2) are located on the board at position 17F. Switches 8 through 5 specify the interrupt address (high-order to loworder), and switches 4 through 1 specify the interrupt request. The interrupt request switch settings must correspond to the two high-order switches of the interrupt address (on=closed=0; off=open=1):

Switch	8	7	4	3	2	1	Interrupt	request	name
	on	on	on	on	on	off	INRQ3		
	on	off	on	on	off	on	INRQ2		
	off	on	on	off	on	on	INRQ1		
	off	off	off	on	on	on	INRQ0		

3. MTP Bus Address and Bus Request Switches

The MTP bus address and bus request switches (S1) are located on the board between columns A and B and between rows 20 and 21. Switches 8 through 5 specify the bus address (high-order to low-order), and switches 4 through 1 specify the bus request. The bus request switch settings must correspond to the two highorder switches of the bus address (on=closed=0; off=open=1):

Switch	8	7	4	3	2	1	Bus request name
	on	on	on	on	on	off	BSRQ3
	on	off	on	on	off	on	BSRQ2
	off	on	on	off	on	on	BSRQ1
	off	off	off	on	on	on	BSRQ0

4. MTP Interrupt Address and Interrupt Request Switches

The MTP interrupt address and interrupt request switches (S2) are on the board between columns A and B and between rows 21 and 22. Switches 8 through 5 specify the interrupt address (highorder to low-order), and switches 4 through 1 specify the interrupt request. The interrupt request switch settings must correspond to the two high-order switches of the interrupt address (on=closed=0; off=open=1):

Switch	8	7	4	3	2	1	Interrupt request name
	on	on	on	on	on	off	INRQ3
	on	off	on	on	off	on	INRQ2
	off	on	on	off	on	on	INRQ1
	off	off	off	on	on	on	INRQ0

5. Settings for Bus Addresses and Requests

The following settings are recommended:

I/O Device	Bus Address	Bus Request Bit Off	Bus Request Name	Priority Level
MTP addresses EO, E1, E4, E5	0000	1	BSRQ3	highest
IOP address FC	0100	2	BSRQ2	
IOP address FB	1000	3	BSRQ1	
MTP addresses E2, E3, E6, E7	1100	4	BSRQ0	
DMP (hardwired)	1111	wired	BSRQ0	lowest

6. Settings for Interrupt Addresses and Requests

The following settings are recommended:

I/O Device	Interrupt Address	Interrupt Request Bit Off	Interrupt Request Name	Priority Level
MTP addresses EO, El, E4, E5	0000	1	INRQ3	highest
IOP address FC	0100	2	INRQ2	
IOP address FB	1000	3	INRQ1	
MTP addresses E2 E3, E6, E7	1100	4	INRQ0	lowest

MTP Controller Number

Switch 10 on S1 determines the controller number. If switch 10 is on (or closed or 0), the controller number is 0, which handles devices X'EO', X'E1', X'E4, and X'E5'. If switch 10 is off (or open or 1), the controller number is 1, which interfaces with devices X'E2', X'E3', X'E6', and X'E7'.

Tape Drive Daisy Chain Switch

The MTP has a switch to specify whether there is a formatter for each tape drive or whether two drives are connected (daisychained) to one formatter. The switch is number 9 on S1. If the switch is on (or closed or 0), each tape drive is connected to its own formatter (the normal case). If the switch is off (or closed or 1), two drives are connected to one formatter.

TROUBLESHOOTING TECHNIQUES

These are procedures that can be used to gather data whenever there is a problem. Brief titles in parentheses refer to earlier paragraphs in this section that give more detailed information on the subject discussed. See the Table of Contents for quick referral.

Strategy

Debugging programs is an art requiring an eye for details and for inconsistencies. Many times it is the inconsistent detail that gives an early clue to a problem. In pursuing any system problem, observe the following guidelines:

- (a) WRITE DOWN EVERYTHING.
- (b) Note all details.
- (c) Make sure all details are consistent with each other. Check that error messages and system data are consistent with known quantities, such as memory size, number of discs, number of terminals, etc.
- (d) The firmware debugger is the most useful tool when the system hangs up. The software debugger is probably more useful for intermittent problems affecting only one virtual process. When neither debugger is operational, remember the DMP's display/alter memory function.
- (e) The most probable areas for problems is with disc and with terminals.
- (f) When a system with recently installed equipment will not operate properly, run the hardware diagnostics until you are confident that the hardware is working correctly. Then assume that there is a software problem. When a system has been fully operational for more than a few hours, assume any problems are softwarerelated and use one of the debuggers to gather information.
Looking At a PIB

The PIBs start at location X'1400'. Each PIB is X'80' (128) bytes long. A PIB and its corresponding port both have the same number (also called a PIB link).

To look at a PIB using the firmware debugger convert the PIB number to the PIB address with the PD or PX command. Display the desired bytes with the M or W command.

Example:

>PD117 117 75 4E80 >M4E80 7D= >W4E98 000C19B6=

When the software debugger is available, use the FID and displacement to display PIB bytes. Table A-15 shows the commands to use for displaying the first four bytes of various PIBs. The first four entries are for ports 0-3. The remaining entries are for the first PIB of each buffer:

Once a window has been established (";4"), it need not be repeated on subsequent commands. If the DMP display and alter commands are being used, the PIB or port number can be converted to a PIB address by multiplying the number by X'80' and adding the result to the address of PIB 0, X'1400'. For example, the address of the PIB for line 68 (X'44') is:

X'44' * X'80' + X'1400' = X'3600'

Checking PIB Links (Priority Queue)

The PIB links of the priority queue are in PIB bytes two and three. Byte two contains the number of the next PIB in the queue or X'FF' if it is the last PIB. Byte three contains the number of the previous PIB in the queue or X'FF' if it is the first. The PIB number is the same as the port number for the process.

Determining Which Process Is Running

When a virtual process is running, its PIB address is held in the monitor's R4, which is saved in locations X'90' - X'93'. To determine which process is running, first note the firmware debugger's initial message (Initial Display).

When the firmware debugger is entered, it prints a message telling the address of the next instruction. If the message includes a V, a virtual process was running. If the V is absent, the monitor was running.

TABLE A-15

D	Ι	SI	PL	A.	Z (C	10	41	17	١NE)S

Key In	Port No. (Dec.)	Port No. (Hex.)	ACLC No. (Dec.)
X.FFFFFC.00;4	0	0	0
X.FFFFFC.80;4	1	1	0
X.FFFFFC.100;4	2	2	0
X.FFFFFC.180;4	3	3	0
X.FFFFFE.180;4 X.FFFFFB.00;4 X.FFFFFB.00;4 X.FFFFF9.00;4 X.FFFFF9.00;4 X.FFFFF9.00;4 X.FFFFF6.00;4 X.FFFFF6.00;4 X.FFFFF5.00;4 X.FFFFF7.00;4 X.FFFFF7.00;4 X.FFFFF7.00;4 X.FFFFFF.00;4 X.FFFFFE.00;4 X.FFFFEE.00;4 X.FFFFEE.00;4 X.FFFFEB.00;4 X.FFFFEB.00;4 X.FFFFE8.00;4 X.FFFFE8.00;4 X.FFFFE8.00;4 X.FFFFE5.00;4 X.FFFFE5.00;4 X.FFFFE5.00;4 X.FFFFE3.00;4 X.FFFFE3.00;4 X.FFFFE3.00;4 X.FFFFE2.00;4	3 4 8 12 16 20 24 28 32 36 40 44 48 52 56 60 64 68 72 76 80 84 88 92 96 100 104	3 4 8 C 10 14 18 1C 20 24 28 2C 30 34 38 3C 40 44 48 4C 50 54 58 5C 60 64 68	0 1 1 2 3 3 4 4 5 5 6 6 7 7 8 8 9 9 10 11 12 12 13
X.FFFFE1.00;4	108	6C	13
X.FFFFE0.00;4	112	70	14
X.FFFFDF.00;4	116	74	14
X.FFFFDE.00;4	120	78	15
X.FFFFDD.00;4	124	7C	15

If a virtual process was running, its PIB address is in locations X'90' - X'93'. Use the W command (Wxxxxxx) to display these locations (W90). The PIB address is in the three low-order bytes of the display. The two PIB bytes at displacement X'1E' contain the buffer number of the process's PCB (Layout of PIB). Multiply the buffer number by X'100' to get the PCB's main memory address (X'100' * X'0F49' = X'0F4900').

If the monitor was running when the firmware debugger was entered, the AF command (AFxx) can be used to display R4's contents and flags. The low-order digit of the two flag-digits reflects the flag settings. If the high-order bit of this digit is set, the register is attached, and the displayed address is being referenced by the monitor. If the register is not attached, display the four bytes at X'90' to see what the monitor was last referencing. When the monitor is running, R4 need not point to a PIB, but it usually will.

Looking at Buffer Status

Buffer status is recorded in the BSAFT, which begins at memory location X'A000'. To see the status of a buffer, calculate its entry in the BSAFT. First, convert the buffer address to a buffer number by masking off the two low-order hexadecimal digits of the buffer address (X'123400' becomes X'1234'). Multiply the buffer number by two (2 * X'1234' = X'2468' + X'A000' = X'C468'). This yields the byte address of the buffer's status byte. Use the W command (Wxxxxx) to display the status byte and the FID in the next three bytes.

A section titled "Buffer Status and FID Table (BSAFT)" contains an explanation of the status bits. Remember that a zero means the condition is true.

The firmware debugger's F command (Fxxxxx) can be used only if a display of the FID is desired. The F command also reports the buffer's I/O-busy status with a message if the buffer is I/O busy and with no message if it is not.

Following the Buffer Queue Links

The BQ links can be followed from the most recently attached buffer to the least recently attached buffer, or they can be followed from the least recently attached buffer to the most recently attached buffer.

To start with the most recently attached buffer, display the offset in locations X'1A002 - X'1A003'. Add this offset to the 3Q base address, X'1A000' to yield the address of the four-byte entry of the most recently attached buffer. The third and fourth bytes contain the offset of the next most recently attached buffer entry unless they contain zero, which signals the end of the list. To follow the link from the least recently attached buffer, start with the offset in locations X'lA000' - X'lA001'. The first two bytes of each entry point to the next least recently attached buffer entry. A link of zero indicates the end of the list.

Determining Whether a Frame Is in Memory

To determine whether a frame is in memory, convert the size of the HAT into a mask for hashing the FID. The size of the HAT is calculated by converting the HAT's buffer number from locations X'200' - X'201' and the HLT's buffer number from locations X'202 -X'203' into addresses (Buffer Numbers). Subtract the HAT's address from the HLT's address. Divide the difference by two, yielding the number of HAT entries. Subtract one from the dividend to develop a mask. AND this mask with FID and multiply the result by two. Add the result to the HAT's address. The sum is the byte address of the HAT entry for the FID.

If the HAT entry contains X'FFFF', the frame is not in memory. Otherwise, the entry contains an offset into the BSAFT and the HLT. Add the offset to the base of the BSAFT, X'A000'. Display the four bytes at the resulting address. The first byte contains the buffer status; the last three bytes contain the FID.

If the FID is not the one you are searching for, add the offset to the base address of the HLT to obtain the address of the next entry in the list. If the first two bytes of this entry contain X'FFFF', the frame is not in memory. Otherwise, the two bytes contain another offset into the BSAFT and HLT.

If the FID is found, its memory address can be calculated from the offset into the BSAFT. Divide the offset by two to yield a buffer number, and multiply the buffer number by X'100'. For a one-step operation, multiply the offset by X'80'.

CHECKING ON DISC I/O

To check on disc I/O, examine the mailboxes, the chains of the task descriptors, and the interrupt byte (X'|A').

Examining a Disc Mailbox

The disc mailboxes, each four bytes long, are at locations X'500' - X'53F'. Use the low-order hexacdecimal digit of the device address to calculate the mailbox address. For example, the mailbox for device X'D5' would be:

5 * 4 = 500' = X'514'

Use the debugger to look at locations X'514' - X'517'.

Examining a Disc Task Descriptor Chain

The second byte of a disc mailbox contains the PIB link of the first task descriptor in the chain. Convert the PIB link to the PIB's main memory address (Looking at a PIB). PIB bytes 4-'X'F' are the task descriptor. Byte X'F' contains the PIB link of the next PIB in the chain.

Examining the Disc Interrupt Byte

Display location X'lA' to see if any discs have interrupted. The bits of the byte, when equal to one, indicate that the corresponding disc has interrupted. Bit 0 corresponds to device X'D0'; bit 1, to device X'D1'; and so forth.

Look at the disc I/O chains (Examining a Disc Mailbox and Examining a Disc Task Description Chain). If there are chains, it implies that there is disc activity. If there is disc I/O going on, there should be disc interrupts. If byte X'lA' contains zero, it indicates that no interrupts have been received. However, interrupts are posted to X'lA' between instructions only. When you first activate the debugger, record the contents of location X'lA'. Most of the debugger's E command (Exxx) single step the system. After each instruction, record the contents of X'lA'. One or more interrupts should have been posted.

Look at X'lA' before and after each instruction that is single-stepped, checking for interrupt bits to be set on. If you start stepping immediately, you may lose the original contents of the byte.

If there were interrupts posted in location X'lA', when you first started the firmware debugger, perhaps the monitor is not servicing interrupts correctly.

MONITOR BUILT-IN TROUBLESHOOTING ROUTINES

The monitor has several troubleshooting routines built in. They can be enabled by patching appropriate places in the monitor. The routines do the following:

- (a) Record the last 42 disc start I/O instructions.
- (b) Initialize a memory buffer to a known pattern before reading disc data into it.
- (c) Perform a read to a different buffer and compare data to verify all disc operations.

Refer to Table A-18 for details on performing these routines in each release.

SYSTEM PERFORMANCE AND OPERATION TOOLS

System performance and operation tools are presented in the following paragraphs.

DISCIO Verb

The DISCIO verb displays a five-second "snapshot" of system disc I/O activity and provides a measurement of system disc performance. This display aids in locating causes of system performance problems. DISCIO generates two reports depending on the specified options. The first report (Report 1) consists of disc unit I/Os per second, disc I/Os per second, disc reads per second, disc writes per second, cumulative disc unit I/Os, cumulative disc I/Os, cumulative disc reads, and cumulative disc writes. The cumulative values are zero at the DISCIO operation's start. The second report (Report 2) consists of disc unit I/O totals. The general verb form is:

DISCIO (options)

To ensure accurate results during Report 1 displays, all ports must be logged on.

Three options exist for the DISCIO verb. The "T" option indicates the report type. When this option is specified, Report 2 is generated. Without this option, Report 1 is generated. The "n" option indicates the number of display iterations with "n" being any decimal number. This option only affects Report 1 displays. If this option isn't specified, one display iteration is performed. Report 2 always performs one display iteration. The "P" option indicates the output device. When this option is specified, the report is output to the printer. Without this option, the report is output to the terminal.

DISCIO reveals system performance problems. A low number of disc I/Os per second and a high number of active processes may indicate a disc-I/O bottleneck. This problem may be caused by an inadequate number of disc units or controllers, a slow disc-seeking mechanism, or inefficient monitor disc-handling code. A high number of reads per second and a high proportion of I/Os on one disc unit may imply a permanent disc error.

BUFFERS Verb

The BUFFERS verb displays main memory contents and provides a measurement of buffer I/O activity. This verb displays two reports depending on the specified options. The first report (Report 1) contains buffer locations, FIDs and the status of frames in buffers. The buffer status consists of I/O busy, monitor write, permanently memory-locked, and write-required indicators. The second report (Report 2) contains the number of buffers occupied by the monitor. ABS frames, work space frames, user program data frames, I/O-busy frames, memory-locked buffers, and writerequired buffers. The general verb form is:

BUFFERS (options)

Five options exist for the BUFFERS verb. The "T" option indicates the report type. If this option is specified, Report 2 in generated. Without this option, Report 1 is generated. The "S" option affects only Report 1 displays, creating a listing sorted by FID. Without this option, Report 1's display is in buffer memory-location order. The "Z" option is also used with Report 1. If "Z" is specified, the Report 1 listing includes the status of buffers with a FID of zero; that is, monitor code. Ιf the "Z" is not specified, Report 1 lists only buffers with FIDs that are non-zero. The "P" option indicates the output device. If this option is specified, the report is output to the printer. Without this option, the report is output to the terminal. The "N" option inhibits automatic paging of terminal output. Without this option, the terminal display pauses at the page and until some terminal input is entered. With this option, no pausing occurs.

The BUFFERS verb aids in system operation. Before coldstart operations no write-required frames may be memory resident to reduce the possibility of GROUP FORMAT ERRORS. The monitor automatically flushes memory when no active processes exist. Because Report 1 displays all memory-resident, write-required frames, buffers may be used to determine if a coldstart operation may be safely performed.

Where Verb

WHERE prints one line for every process logged on (including the spooler). It is more accurate for telling which ports are logged on the LISTU becasue LISTU depends on the ACC (accounting) file being correct.

The output of WHERE shows the port number, PCB for that port (in hexadecimal), PIB status byte, and the software return stack. See Appendix D for actual addresses listed by release.

Example:

WHERE <cr< th=""><th>•</th><th></th><th></th><th></th></cr<>	•			
PORT	PS	RTN STACK.		
*02 0500	FC	121.0CC 121.073		
04 0540	78	6.092 6.04B	5.072	
10 06CO	78	21.032 6.08F	6.04B	5.072
104111C0	3C	164.07C 164.06D		

The return stack is particularly valuable. It tells you precisely what a process is doing at any time by showing the locations in ABS of the instructions being executed. Each return stack entry is part of a subroutine that was called by the next return stack entry.

Consider the return stack for port 4 in the previous example:

6.092 6.04B 5.072

This says that the port is executing an instruction in frame 6 at a displacement of X'92' bytes into the frame. That instruction is part of a subroutine which, when it is finished executing, will return to another instruction in frame 6 at displacement X'4B' bytes. That, in turn, is part of a subroutine which will return to an instruction in frame 5 at displacement X'72' bytes into the frame. This port, by the way, is at TCL.

If you know what parts of the operating system reside in which frames, you can get a good idea of what the system is doing at any time by looking at the WHERE output. In the above example, frame 6 is called TERMIO and frame 5, TCL-1. The instructions in frame 6 are waiting for terminal input and have been called by the TCL processor.

Port 2 is executing in frame 121, which is called WHERESUBS. That is the port that is actually doing this WHERE command. Port 104, the spooler, is executing frame 164, which is called SPOOLOUT.

Whenever the first entry in the return stack is in frame 21, that process is in the software debugger, either because someone hit the break key or the process aborted. Port 10 is in the debugger and was waiting for terminal input at TCL immediately before the debugger was entered. In this case someone simply hit break while the process was at TCL.

A few sample return stacks from a 1.0 system and descriptions of what the processes are doing follows:

- 122.188 122.12C Asleep. This is often seen in ATP.
- 6.092 6.04B 156.09C 13.050 Waiting for terminal input in the editor.
- 6.092 6.04B 181.1AF Waiting for terminal input in BASIC.

164.07C 164.06D The spooler

202.0AA 201.191 Doing a file save NOTE: There will be return stack when the MONITOR PROC is run in ATP. The return stack addresses will be one byte less than the ones WHERE gives. MONITOR shows the address of the last byte of the last instruction executed (the subroutine call) while WHERE shows the address of the first byte of the next instruction. That is, MONITOR prints where an instruction was called from and WHERE prints where it will return to.

Examples:

The MONITOR return stack for TCL is 6.091 6.04A 5.071

The MONITOR return stack for the spooler is 164.07B 164.06C

BRIEF DESCRIPTIONS OF DIAGNOSTICS

The diagnostic programs are tools for determining hardware errors. They should be used after a review of software data indicates that a problem is not caused by an error in the software.

Diagnostics Selected Through the DMP

In addition to system functions and terminal control functions, the DMP control menu allows selection of several diagnostics. Number 8, RUN CPU FIRMWARE DIAGNOSTIC, can be used to test the CPU boards. The ninth selection on the control menu, RUN DMP FIRMWARE DIAGNOSTICS, runs diagnostics in the controllers: IOP, ACLC, MTP, and disc. Function 10, DISPLAY/ALTER MEMORY, provides the capability to display and change main memory. This is useful when the firmware and software debuggers cannot be activated.

Note that the control menu's terminal control functions allow you to switch the DMP to a remote terminal and to change the baud rate. The REMT switch on the system's front panel also provides the means to switch from the local terminal to a remote one and back again.

General Instruction Test (GIT)

The purpose of the GIT, which is composed of software instructions, is to test as many of the software instructions as possible. Most of the instructions are tested. Some such as the tape I/O instructions are simply used to load other parts of the test. If these do not work, the diagnostic will not run, indicating a problem. Disc I/O and DATA/BASIC instructions are not tested. Also, some of the system instructions are not tested. This diagnostic runs in a stand-alone environment; no other program can be running while it is testing the system. Minimally, it requires the CPU, the DMP, one memory array, the memory controller, the terminal on port zero, the ACLC, the IOP, tape unit zero, and the MTP. The program can be run in less than three minutes. There are two versions of the diagnostic. The procedures for running them are in the following:

- PM20001290 General Instruction Test for SEQUEL Complete Edition
- PM20001291 SEQUEL General Instruction Test Special Edition

The special edition tests only the user instructions in both monitor and virtual mode: system-oriented instructions, such as process scheduling and memory management instructions, are not tested.

Diagnostic Monitor

The diagnostic monitor provides a system environment for the software diagnostic programs. Besides loading the diagnostics, the monitor starts them and processes error messages for them. It also provides the capability of chaining together selected tests.

The monitor takes complete control of the CPU while running. In addition, it requires the memory controller, at least one memory array, port zero's terminal, the ACLC, the IOP, the MTP and tape unit zero. Operating procedures for the diagnostic monitor can be found in FS20001297.

Disc Formatter

The purpose of the disc formatter is to format the discs so that they may be used by the system. Although not strictly a diagnostic program, it does diagnose the disc surfaces and recover bad spots that it finds, assigning alternate tracks.

The program, which runs under the diagnostic monitor, requires at least the CPU, the memory controller, one memory array, the port zero terminal, the ACLC, the IOP, a disc controller, and one or two discs. Information on the run procedure can be found in document FS20001293.

Disc Controller Diagnostic

The purpose of the disc controller diagnostic is to check out the functional capability of the disc controller. All functions of the disc controller are tested. The disc drives are not tested. This diagnostic runs under the diagnostic monitor using at minimum the CPU, the memory controller, a memory array, the port zero terminal, the ACLC, the IOP, one or more disc controllers with one or more discs on each controller. The program, whose procedure is described in document FS20001292, allows selection of several pre-defined tests. The operator may also run these tests in other combinations under the diagnostic monitor. See the above mentioned document.

REFLEX Drive Diagnostic

The purpose of the disc diagnostic is to provide tests to verify the proper operation of the REFLEX II disc drives. The program tests all disc drive functions. It also formats tracks and analyzes surfaces quickly for production testing. However, it is not a complete formatter program and should not be used as such.

The disc diagnostic runs under the diagnostic monitor, using the CPU, the memory controller, at least one memory array, the port zero terminal, the ACLC, the IOP, one or more disc controllers with one or two disc drives on each controller. See document FS20001296 for operating procedures.

ACLC Diagnostic

The ACLC diagnostic tests all functions of the ACLC. It also tests some of the IOP's functions. The CRT terminals are not tested; a loop-back cable is used to move the data from one ACLC port to another.

The diagnostic, which runs under the diagnostic monitor, requires the CPU, the memory controller, at least one memory array, the IOP, one or more ACLCs, and the port zero terminal. The run procedure is described in document FS20001901.

Magnetic Tape/Printer Diagnostic

This diagnostic tests most functions of the magnetic tape units and printers and all controller functions. The program runs under the diagnostic monitor, using the CPU, the memory controller, at least one memory array, the port zero terminal, the ACLC, the IOP, the magnetic tape/printer controller, one or more magnetic tapes, and one or more printers. Document FS20001902 describes the operating procedure.

Memory Diagnostics

There are two memory diagnostic programs: the resident memory diagnostic that runs in the DMP and the software memory diagnostic that runs in the CPU.

1. Resident Memory Diagnostic

The resident memory diagnostic tests only that portion of memory occupied by the diagnostic monitor and the software memory diagnostic when they are running. Only the data-store capability of the memory array boards is tested, not the errorchecking circuitry. Since memory contents are changed by this diagnostic, no program can be running in the CPU while this program is executing.

The resident memory diagnostic runs in the DMP using the memory controller, the first memory array, the ACLC, the IOP, and the port zero terminal.

2. Software Memory Diagnostic

The software memory diagnostic runs under the diagnostic monitor to test all memory array boards except for the area in which this diagnostic and the diagnostic monitor reside. All memory functions, including the error-detection networks, are tested.

The diagnostic runs as a stand-along program using the CPU, the ACLC, the IOP, the port zero terminal, and the memory controller. All memory array boards in the system are tested. There are a variety of tests, each requiring a different length of time. For details on running the tests see FS20001900.

SYMPTOMS

The usual external symptom of a problem is when some or all of the terminals either beep (in response to input) or do not respond at all. This section concentrates on internal software symptoms since the external symptoms, generally, do not give enough specific information to pursue analysis of a problem.

Please remember that these descriptions explain what previous investigations have led to. The same symptoms together with others not mentioned here could lead to a different cause for a problem.

All Terminals Beep Only

If all of the terminals are beeping in response to input, turn the rotary switch to TEST and type CTRL-F on the port zero terminal. Since the DMP does not use the ACLC for terminal I/O, you can usually break into the firmware debugger. Look at the status of several PIBs ("Looking at a PIB," "Layout of PIBs," and "Common PIB Status Values").

1. All Processes Output Roadblocked

If all processes have a status of either X'74' or X'F4', they are all output roadblocked.

2. Case History

All the ACLCs had the same mailbox status, indicating that either all ACLCs were in error or the IOP was in error. The IOP status in location X'240' was X'82', indicating a flag-register error.

What had happened was that the IOP and an ACLC had a handshaking error. The IOP set the flag-register error in its status word. The IOP looked in location X'244' for interrupt instructions: which processor to interrupt, the CPU, the DMP, or the undefined processor. This location had not been initialized; it contained zeros. The IOP tried to interrupt on line zero, which does not exist, and went into a loop.

3. Some Processes Output Roadblocked

If some of the PIBs have a status of X'74' or X'F4'. indicating output roadblocked, check to see if the PIBs are grouped according to ACLC ("Looking at a PIB"). Perhaps only one of the ACLCs is bad.

4. All Terminals But Zero Input Roadblocked

When the configurator initializes the system, it sets all PIBs except the one for line zero to input roadblocked status (X'78'). If the systems hang up with PIB zero frame faulted (X'5C') and all other PIBs input roadblocked, it indicates that the system is hanging up on its first frame fault.

Sleeping PIBS

If many PIBs have a sleep time of X'7FFFFFFF' in PIB bytes X'14' - X'17', a process may have locked a system lock and then aborted. The lock will not be unlocked until an END or OFF is entered at the terminal where the abort was reported.

Display byte X'IC' of several PIBS. If they all contain the same lock number, it strongly suggests that this is the problem. The number displayed, which should be in the range X'CO' - X'CF', is the main memory address of the system lock. Display the byte. It contains the PIB number, which is the same as the port number, of the process that aborted. Entering an END or OFF at the PIB's terminal will clear the lock. However, you may want to determine the cause of the abort before allowing other processes to use the logic protected by the lock.

All Rls Contain Same FID

If Rl for every process points to the same ABS frame, perhaps the processes cannot be attached because the buffer has been flagged I/O-busy in the BSAFT ("Buffer Status and FID Table" and "Determining Which Process Is Running") The I/O-busy is set so that data in the buffer cannot be changed.

If an ABS frame were to write data from itself at the same time that the destination terminal was disconnected, the ACLC, detecting the missing terminal, would wait to output the data. Meanwhile, the main memory buffer would remain I/O-busy and other processes could not attach to it.

All Disc I/O on One Disc or Controller

A bad disc or a bad controller will attract processes on a system with more than one disc. Initially, there is an even distribution of disc operations, but eventually every process is going to frame fault on the bad disc or controller.

When you look at the disc chains ("Mailboxes" and "Examining a Disc Mailbox"), you will see all chains are empty except for one or two. If only one mailbox has a chain, it indicates a problem with one disc. If two discs connected to the same controller have chains, it suggests that there is something wrong with the controller.

When You Cannot Enter The Firmware Debugger

When you try to enter the firmware debugger and cannot (i.e., the DMP prints "FIRMWARE DEBUG REQUEST," but nothing else is printed), it indicates that the CPU is in a loop that never returns to RNI. Use the display and alter memory function of the DMP to diagnose the reason for the hang-up. The symptom might be caused by a loop in the BQ links or by a loop in the HLT links.

BQ Links Form a Loop

If the BQ links have been incorrectly changed so that they form an endless chain, the system could loop a long time in the FAR instruction. The monitor's write-routine moves the value X'FFFFFFF' into Dl, which is at main memory locations X'8' -X'B', to search the entire queue. Since the queue loops back on itself, the FAR will not terminate execution until the count decrements to zero in a little over two hours. When the instruction terminates, the firmware debugger will be entered.

Usually, if the monitor's Dl contains X'FFFFFFFF', it is a good sign that this is the problem. Follow the BQ links to find out if they loop ("Following the BUFFER Queue Links"). Change the two bytes at location X'1A002' to point to one of the entries in the loop. Then enter a CTRL-F to enter the firmware debugger.

HLT Links Form a Loop

If the HLT has been changed incorrectly so that the links form a loop, the system will loop forever, looking for a buffer. Determine which process is running ("Determining Which Process Is Running"). Display the PCB's registers to see which FIDs are being attached. Follow the HLT links of these FIDs to determine if they loop ("Hash Address Table" and "Hash Link Table"). If a loop is found, change the last entry's forward link to X'FFFF'. Then enter a CTRL-F to break into the firmware debugger.

ASC II CODE CHART

The ASC II Code Chart is given in Table A-16. A summary of firmware debugger commands appears in Table A-17. A function of the most commonly used frames makes up Table A-18.

Sample Return Stacks

Here are a few sample return stacks from this system and descriptions of what the processes are doing:

- 122.188 122.12C Asleep. You often see this in ATP.
- 6.092 6.04B 5.072 Waiting for terminal input in TCL.
- 6.092 6.04B 156.09C 13.050 Waiting for terminal input in the editor.
- 6.092 6.04B 181.1AF Waiting for terminal input in BASIC.
- 21.032 6.08F 6.04B 5.072 Process entered software debugger while waiting for terminal input in TCL.
- 121.0CC 121.073 Process is executing WHERE verb.

164.07C 164.06D The spooler.

202.0AA 201.191 Doing a file save

MONITOR BUILT-IN TROUBLESHOOTING ROUTINES

Recording Disc Start I/O Instruction

To record disc start I/O instructions in a circular buffer, change the NOPs at the end of the lCOUNT.DISCIO routine in MONITORI to a branch to IRECORD.DISCIO.

Change main memory location X'719' from X'0000' to X'1F78'. Each disc I/O will be recorded in a circular buffer at memory location X'9600'. The format of the table is:

9600 - Point to the last used table entry or zero if no disc I/O activity has been recorded.

9604 - Four unused bytes (zeroed by the configurator) 9608 - Beginning of data

The format of each entry is:

Bytes Contents

0	Command
1	Next PIB in the chain
2-3	Buffer number
4	Device address
5-7	Sector number on the drive
8-9	Unused
LO-11	PIB address

Initializing a Disc Buffer [RELEASE 1.0]

To initialize a memory buffer change, the NOPs in !GOTBUF in MONITOR! to BSL to INIT.BUFFER.

Change the contents of X'639' from X'0000' to X'1960'.

The pattern used is stored in constants within two instructions in the INIT.BUFFER routine. The default pattern is X"CC", but it may be changed by replacing the constants.

Change locations X'780' and X'784' from X'CC' to whatever one-byte value (two hexadecimal digits) is desired.

Enabling Disc I/O Verification [RELEASE 1.0]

Enabling disc I/O verification requires two steps:

 (a) When a system is coldstarted (X or A or AF), buffers must be reserved for the verify operations. Before answering "CONFIGURATION CORRECT?", type CTRL-F to break into the firmware debugger. In routine PIBINIT.2 of mode SMSETUP4, change the branch to PIBINIT.25 to NOPs. Change the contents of X'F44' from X'1F69' to X'0000'.

Also, set a break point at location X'60F' in MONITOR1. Type LINE FEED to continue.

(b) When the break point at X'60F' is reached, the monitor will be loaded. In MONITOR2 at label DINT50, change the first two bytes after ZB DLOCK to a branch to DINT3350.

Change the contents of X'866" from X'FOOD' to X'1EB9'.

Initializing a Disc Buffer [RELEASE 1.0, Revision C]

To initialize a memory buffer, change the NOPs in !GOTBUF in MONITOR1 to BSL to INIT.BUFFER.

Change the contents of X'6B9' from X'0000' to X'196 D'.

The pattern used is stored in constants within two instructions in the INIT.BUFFER routine. The default pattern is X'CC', but it may be changed by replacing the constants.

Change locations X'780' and X'784' from X'CC' to whatever one-byte value (two hexadecimal digits) is desired.

Enabling Disc I/O Verification [RELEASE 1.0, Revision C]

Enabling disc I/O verification requires two steps:

 (a) When a coldstarted (X or A or AF), buffers must be reserved for the verify operations. Before answering "CONFIGURATOR CORRECT?", type CTRL-F to break into the firmware debugger. In routine PIBINIT.2 of mode SMSETUP4, change the branch to PIBINIT.25 to NOPs.

Change the contents of X'FBD' from X'1fE2' to X'0000'.

Also, set a break point at location X'60F' in MONITOR1. Type LINE FEED to continue.

(b) When the break point at X'60F' is reached, the monitor will be loaded. in MONITOR2 at label DINT50, change the first two bytes after 2B DLOCK to a branch to DINT350.

Change the contents of X'866' from X'FOOD' to X'1EBC.

TABLE A-16

DECIMAL	HEX	EBCIDIC EQUILVALEN	ASCII T	PRISM CHARACTER	SPECIAL USE IN ROYALE DISPLAY
0	00	00	NUL	NONE P cs	DELAY CHAR. SORT
1	01	01	SOH	NONE A C	PRISM HOME CHARACTER
2	02	02	STX	NONE B C	
3	03	03	ETX	NONE C c	END OF TEXT
4	04	37	EOT	NONE D C	
5	05	2D	ENQ	NONE E C	
6	06	2E	ACK	NONE F C	CURSOR FORWARD ON PRISM
7	07	2F	BEL	NONE G C	BELL ON PRISM
8	08	16	BS	NONE H C	BACKSPACE ON PRISM
9	09	05	HT	NONE I C	TAB
10	0A	25	LF	NONE J C	CURSOR DOWN ON PRISM
11	0в	0B	VT	NONE K C	VERTICAL ADDRESS ON PRISM
12	0C	0C	FF	NONE L C	SCREEN ERASE ON PRISM
13	0D	0D	CR	NONE M C	CARRIAGE RETURN
14	0E	0E	so	NONE N C	
15	OF	OF	SI	NONEOC	
16	10	10	DLE	NONE P c	HORIZONTAL ADDRESS ON
					PRISM, BLANK COMPRESSION
					CHARACTER
17	11	11	DC1	NONE Q C	
18	12	12	DC2	NONE R C	RETYPE ENTIRE LINE.
					ENABLE STATE PRINTER
19	13	3A	DC3	NONE S C	DUMP PRISM SCREEN
ľ					TO SAVE PRINTER
20	14	3C	DC4	NONE T C	DISABLE SLAVE PRINTER
21	15	3D -	NAK	NONE U C	CURSOR BACK ON PRISM
22	16	32	SYN	NONE V C	· · · · ·
23	17	26	ETB	NONE W C	
24	18	18	CAN	NONE X C	CANCEL LINE
25	19	19	EM	NONE Y C	
26	1A	3F	SUB	NONE Z C	CURSOR UP ON PRISM
27	1B.	27	ESC	NONE	
28	1C	1C	FS	NONE	
29	1D	1D	GS	NONE	
30	1E	1E	RS		
31	1F	1F	US	NONE	
32	20	40	SPACE	b SPACE	
33	21	5A	1	! Acs	
34	22	7F		" Bcs	STRING DELIMITER IN
					ENGLISH AND BASIC
35	23	7B	#	# Ccs	
36	24	5B	\$	\$ D	
37	25	6C	. 98	• E	
38	26	50	&	& F	
39	27	70	1	, G	STRING DELIMITER EN
-					ENGLISH AND BASIC
40	28	4D	((н	
41	29	5D	j) I	
42	2A	5C	*	, * J	
43	28	4E	+		
45	20	6B	_	L.	
45	20	60	, _	- M	

ASCII CODE CHART

46 2E 48 . . N 47 2F 61 / , 0 48 30 F0 0 0 P 49 31 F1 1 1 Q 50 32 F2 2 2 R 51 33 F3 3 3 S 52 34 F4 4 4 T 53 35 F5 5 5 U 54 36 F6 6 6 V 55 37 F7 7 7 W 56 38 F8 8 8 X 57 39 P9 9 Y S 60 3C 4C K K 61 3D 7E = = - 62 3E 6E > > > 63 F6 7 ? - - 64 40	lab	ole A-16	(Cont	'd) ASCII	[Code	Chart	
47 2F 61 / , 0 48 30 P0 0 0 P 49 31 F1 1 1 Q 50 32 F2 2 R 3 51 33 F3 3 3 S 52 34 F4 4 4 T 53 35 P5 5 5 U 54 36 F6 6 6 V 55 37 F7 7 T M 56 38 F8 8 8 X 57 39 F9 9 9 Y 58 3A 7A : : Z 60 3C 4C C C C 61 3D 7E = = = 62 3E 6E > > > 64 40 7C Q Q 64 2C		46	2E	4B	.	• N	
48 30 F0 0 0 P 49 31 F1 1 1 Q 50 32 F2 2 2 R 51 33 F3 3 3 S 52 34 F4 4 4 T 53 35 F5 5 5 U 54 36 F6 6 6 V 55 37 F7 7 M S 56 38 F8 8 8 X 59 38 5E r r r 60 3C 4C C C 61 3D 7E = = - 62 3E 6E > > >> 63 3F 6F 7 ? ? 64 40 7C @ @ . 63 3F 6F ? ? ? 70 46		47	2F	61	1	, 0	
49 31 F1 1 1 Q 50 32 F2 2 2 R 51 33 F3 3 S 5 54 36 F6 6 6 V 55 37 F7 7 7 W 56 38 F9 9 9 Y 58 3A 7A : : 2 60 3C 4C 61 3D 7E = = 62 3E 6E > > > 63 3P 6P ? ? ? 64 40 7C 0 0 0 65 41 C1 A A 0 66 42 C2 B B 0 77 48 C3 C C C 67 43 C3 C C C 74 4A		48	30	FO	0	0 P	
50 32 $F2$ 2 2 R 51 33 $F3$ 3 3 S 52 34 $F4$ 4 4 T 53 35 $F5$ 5 5 U 54 36 $F5$ 5 5 U 56 38 $F8$ 8 8 X 57 39 $P9$ 9 9 Y 58 3A $7A$: : Z 60 3C 4C <		49	31	F1	1	1 Q	
50 32 22 2 4 4 4 4 7 51 33 F3 5 5 U 5 52 34 F6 6 6 V 5 54 36 F6 6 6 V 7 55 37 F7 7 7 W 5 55 37 F7 7 7 W 5 59 38 5E 7 7 7 7 60 3C 42 C 42 7 7 61 30 7E = = = = 62 38 6E > >> > 7 64 40 7C 0 0 0 0 63 3P C5 E E E 7 70 46 C5 E E		50	22	E O	2	2 P	
51 33 $P3$ 5 5 5 53 35 $P5$ 5 5 U 55 37 $P7$ 7 7 W 56 38 $P9$ 9 Y 56 38 $P5$ 8 8 X 57 39 $P9$ 9 Y 58 3A $7A$: : Z 60 3C $4C$ $<<$		50	32	F2	2		
52 54 36 F5 5 5 U 53 35 F5 5 5 U N 56 38 F8 8 8 X S 56 38 F8 8 8 X S 59 38 5E ; ; Z S 60 3C 4C Z S 61 3D 7E = = = S 63 3F 6F 2 ? Z S 64 40 7C @ @ S S 64 40 7C @ @ S S 67 43 C3 C C C S 70 46 C6 F F F S 71 47 C7 G G G S 71		51	33	F S	3		· · · ·
33 35 F6 6 6 7 <td></td> <td>52</td> <td>34</td> <td>r4 75</td> <td>4</td> <td></td> <td></td>		52	34	r4 75	4		
54 30 F7 7 7 7 7 55 37 F7 7 7 7 7 56 38 F8 8 8 X 57 39 F9 9 Y 58 3A 7A : : Z 60 3C 4C Z 61 3D 7E = = = 62 3E 6E > > > 64 40 7C @ @ @ 65 41 C1 A A A 66 42 C2 B B B 67 43 C3 C C C 70 46 C6 F F F 71 47 77 G G G 73 49 C3 L L L </td <td></td> <td>53</td> <td>35</td> <td>80</td> <td>5</td> <td></td> <td></td>		53	35	80	5		
55 37 $F7$ $F7$ 7 6 6 3 7 7 7 7 6 6 7 7 7 7 6 6 7 <td></td> <td>54</td> <td>36</td> <td>F6</td> <td>0</td> <td></td> <td></td>		54	36	F6	0		
56 33 P3 P3 9 9 Y 58 3A 7A : : Z 59 3B 5E i i Z 60 3C 4C <		55	37	F7			
5.7 39 74 : : 2 59 38 5E ; ; . 60 3C 4C <		56	38	F8	8		
36 37 7A 1 \cdot \cdot \cdot 59 38 5E i i i 60 3C 4C $ i 61 3D 7E = = 62 3E 6E > > 63 3F 6F 7 ? 64 40 7C 0 0 65 41 C1 A A 66 42 C2 B B 67 43 C3 C C 68 44 C4 D D 69 45 C5 E E 70 46 C6 F F 71 47 C7 G G 72 48 C8 H H 73 49 C9 I I 74 4A D1 J J 76 4C D3 L L 77 $		57	39	F9 70	9	9 1	
35 35 35 35 7 7 60 3C 4C $<$ $<$ $<$ 61 30 7E $=$ $=$ $=$ 62 3F 6F 7 ? ? 64 40 7C $@$ $@$ $@$ 65 41 C1 A A 66 42 C2 B B B 67 43 C3 C C C 68 44 C4 D D D 69 45 C5 E E E 70 46 C6 F F F 71 47 77 G G G 73 49 C9 I I I 74 4A D1 J J J 77 4B D2 K K K 76 4C D3 L L L 77 4B		58	JA DD	7A ER			
30 30 7E = = = 61 30 7E = = = 62 3E 6E > > > 63 3F 6F ? ? ? 64 40 7C 0 0 0 65 41 C1 A A 66 42 C2 B B 67 43 C3 C C 68 44 C4 D D L 69 45 C5 E E F 71 47 C7 G G G 71 47 C7 G G G 71 47 C7 G G G 71 40 D4 M M M 78 4E D5 N N N 79 4F <td< td=""><td></td><td>59</td><td>30</td><td>3E 4C</td><td></td><td></td><td></td></td<>		59	30	3E 4C			
61 35 75 $ 62$ 35 66 2 2 63 $3F$ $6F$ 2 2 64 40 $7C$ θ θ 65 41 $C1$ A A 66 42 $C2$ B B 67 43 $C3$ C C 68 44 $C4$ D D 69 45 $C5$ E E 70 46 $C6$ F F 71 47 $C7$ G G 72 48 $C8$ H H 73 49 $C9$ I I 75 $4B$ $D2$ K K 76 42 $D3$ L L 77 40 $D4$ M M		60	30	40.70	-	_	
62 35 66 7 7 64 40 $7C$ θ θ 66 42 $C2$ B B 67 43 $C3$ C C 68 44 $C4$ D D 69 45 $C5$ E E 70 46 $C6$ F F 71 47 $C7$ G G 72 48 $C8$ H H 73 49 $C9$ I I 74 $4A$ $D1$ J J 76 $4C$ $D3$ L L 77 40 $D4$ M M 78 $4E$ $D5$ N N 79 $4F$ $D6$ O O 80 50 $D7$ P P		67	3D 3E	75 65	-		
63 51 7 0 1 1 64 40 7 0 0 0 65 41 $C1$ A A 66 42 $C2$ B B 67 43 $C3$ C C 68 44 $C4$ D D 69 45 $C5$ E E 70 46 $C6$ F F 71 47 $C7$ G G 72 48 $C8$ H H 73 49 $C9$ I I 75 $4B$ $D2$ K K 76 42 $D3$ L L 77 44 $D3$ L L 77 44 $D6$ O O 80 50 $D7$ P		62	35	6E	2	2	
64 40 70 6 A 66 42 $C2$ B B 66 42 $C2$ B B 67 43 $C3$ C C 68 44 $C4$ D D 69 45 $C5$ E E 70 46 $C6$ F F 71 47 $C7$ G G 72 48 $C8$ H H 73 49 $C9$ I I 74 $4A$ $D1$ J J 75 $4B$ $D2$ K K 76 $4C$ $D3$ L L 77 $4D$ $D4$ M M 78 $4E$ $D5$ N N 78 $4E$ $D5$ N N		64	10	70	a	a	
65 42 $C2$ B B 67 43 $C3$ C C 68 44 $C4$ D D 69 45 $C5$ E E 70 46 $C6$ F F 71 47 $C7$ G G 71 44 $D1$ J J 76 $4C$ $D3$ L L 77 $4B$ $D2$ K K 76 $4C$ $D3$ L L 77 $4D$ $D4$ M M 78 82 52 $D7$ P		65	40	, C	A	A	
67 43 $C3$ C C 68 44 $C4$ D D 69 45 $C5$ E E 70 46 $C6$ F F 71 47 $C7$ G G 72 48 $C8$ H H 73 49 $C9$ I I 74 $4A$ $D1$ J J 75 $4B$ $D2$ K K 76 $4C$ $D3$ L L 77 $4D$ $D4$ M M 78 $4E$ $D5$ N N 79 $4F$ $D6$ O O 80 50 $D7$ P P 81 51 $D8$ Q Q 82 52 $D9$ R R		66	42	C2	в	в	
67 43 $C3$ C D 68 44 $C4$ D D 69 45 $C5$ E E 70 46 $C6$ F F 71 47 $C7$ G G 72 48 $C8$ H H 73 49 $C9$ I I 74 $4A$ $D1$ J J 75 $4B$ $D2$ K K 76 $4C$ $D3$ L L 77 $4D$ $D4$ M M 78 $4E$ $D5$ N N 79 $4F$ $D6$ O O 80 50 $D7$ P P 81 51 $D8$ Q Q 82 52 $D9$ R R 83 53 $E7$ X X 86 56 <		67	13	C3			
69 45 $C5$ E E E 70 46 $C6$ F F 71 47 $C7$ G G 72 48 $C8$ H H 73 49 $C9$ I I 74 $4A$ $D1$ J J 76 $4C$ $D3$ L L 76 $4C$ $D3$ L L 77 $4D$ $D4$ M M 78 $4E$ $D5$ N N 79 $4F$ $D6$ O O 80 50 $D7$ P P 81 51 $D8$ Q Q 82 52 $D9$ R R 83 53 $E2$ S S 84 54 $E3$ T T 85 55 $E4$ U U U <t< td=""><td></td><td>68</td><td>43</td><td>C4</td><td>D</td><td>D</td><td></td></t<>		68	43	C4	D	D	
0.5 1.6 $C6$ F F F 71 47 C7 G G G 72 48 C8 H H H 73 49 C9 I I J 74 4A D1 J J J 75 4B D2 K K 76 4C D3 L L 77 4D D4 M M 78 4E D5 N N 79 4F D6 O O 80 50 D7 P P 81 51 D8 Q Q 82 52 D9 R R 85 55 E4 U U U 86 56 E5 V V V 87 57 E6 W W W 99 59 E8 Y Y V		69	45	C5	E	E	
71 47 C7 G G G 72 48 C8 H H H 73 49 C9 I I J 74 4A D1 J J J 75 4B D2 K K K 76 4C D3 L L L 77 4D D4 M M M 78 4E D5 N N N 79 4F D6 O O 0 80 50 D7 P P P 81 51 D8 Q Q Q 83 53 E2 S S S 84 54 E3 T T T 85 55 E4 U U U 86 58 E7 X X N 90 5A E9 Z Z Z 91 5B		70	46	C6	F	F	
72 48 C8 H H H 73 49 C9 I I J 74 4A D1 J J J 75 4B D2 K K K 76 4C D3 L L I 77 4D D4 M M M 78 4E D5 N N N 79 4F D6 O O O 80 50 D7 P P P 81 51 D8 Q Q Q 82 52 D9 R R R 83 53 E2 S S S 84 54 E3 T T T 85 55 E4 U U U 86 56 E5 V V V 90 5A E9 Z Z Z 91 5B		71	47	C7	G	G	
73 49 C9 I I I 74 4A D1 J J J 75 4B D2 K K 76 4C D3 L L 77 4D D4 M M 78 4E D5 N N 79 4F D6 O O 80 50 D7 P P 81 51 D8 Q Q 82 52 D9 R R 83 53 E2 S S 84 54 E3 T T 85 55 E4 U U 86 56 E5 V V 87 57 E6 W W 90 5A E9 Z Z 91 5B 80 I STRING SEARCH DELI 92 5C E0 / / 94 5E 5		72	48	C8	н	н	
74 $4A$ D1 J J 75 $4B$ $D2$ K K 76 $4C$ $D3$ L L 77 $4D$ $D4$ M M 77 $4D$ $D4$ M M 78 $4E$ $D5$ N N 79 $4F$ $D6$ O O 80 50 $D7$ P P 81 51 $D8$ Q Q 82 52 $D9$ R R 83 53 $E2$ S S 84 54 $E3$ T T 85 55 $E4$ U U 86 56 $E5$ V V 87 57 $E6$ W W 88 58 $E7$ X X 90 $5A$ $E9$ Z Z 91 $5B$ 80		73	49	C9	I	I	
75 $4B$ $D2$ K K 76 $4C$ $D3$ L L 77 $4D$ $D4$ M M 78 $4E$ $D5$ N N 79 $4F$ $D6$ O O 80 50 $D7$ P P 81 51 $D8$ Q Q 82 52 $D9$ R R 83 53 $E2$ S S 84 54 $E3$ T T 85 55 $E4$ U U 86 56 $E5$ V V 87 57 $E6$ W W 88 58 $E7$ X X 89 59 $E8$ Y Y 90 $5A$ $E9$ Z Z 91 $5B$ 80 $[$ $EngLish strang sea 94 5E<$		74	4A	D1	J	J	
76 $4C$ $D3$ L L L 77 $4D$ 04 M M M 78 $4E$ $D5$ N N N 79 $4F$ $D6$ O O 80 50 $D7$ P P 81 51 $D8$ Q Q 82 52 $D9$ R R 83 53 $E2$ S S 84 54 $E3$ T T 85 55 $E4$ U U 86 56 $E5$ V V 87 57 $E6$ W W 88 53 $E7$ X X 89 59 $E8$ Y Y 91 $5B$ 80 I I I 93 $5D$ 90 I I ENGLISH STRING SEA 94 $5E$ $5F$		75	4B	D2	к	K	
77 $4D$ 04 M M M 78 $4E$ $D5$ N N N 79 $4F$ $D6$ O O 80 50 $D7$ P P 81 51 $D8$ Q Q 82 52 $D9$ R R 83 53 $E2$ S S 84 54 $E3$ T T 85 55 $E4$ U U 86 56 $E5$ V V 87 57 $E6$ W W 88 58 $E7$ X X 89 59 $E8$ Y Y 90 $5A$ $E9$ Z Z 91 $5B$ 80 $[$ $EngLish string SEA$ 92 $5C$ $E0$ $/$ $/$ 94 $5E$ $5F$ $6D$ $-$		76	4C	D3	L		
78 4E D5 N N N 79 4F D6 O O O 80 50 D7 P P P 81 51 D8 Q Q Q 82 52 D9 R R R 83 53 E2 S S S 84 54 E3 T T T 85 55 E4 U U U 86 56 E5 V V V 87 57 E6 W W W 88 58 E7 X X Y 90 5A E9 Z Z P 91 5B 80 [STRING SEARCH DELI P 92 5C E0 / / P 93 5D 90] [ENGLISH STRING SEA 94 5E 5F 6D - - - <td></td> <td>77</td> <td>4D</td> <td>D4</td> <td>м</td> <td>M</td> <td></td>		77	4D	D4	м	M	
79 4F D6 O O O 80 50 D7 P P P 81 51 D8 Q Q Q 82 52 D9 R R 83 53 E2 S S 84 54 E3 T T 85 55 E4 U U 86 56 E5 V V 87 57 E6 W W 88 53 E7 X X 89 59 E8 Y Y 90 5A E9 Z Z 91 5B 80 [[STRING SEARCH DELI 92 5C E0 // // 93 5D 90] [ENGLISH STRING SEA 94 5E 5F 6D		78	4E	D5	N	N	
80 50 D/ P P P 81 51 D8 Q Q Q 82 52 D9 R R 83 53 E2 S S 84 54 E3 T T 85 55 E4 U U 86 56 E5 V V 87 57 E6 W W 88 58 E7 X X 89 59 E8 Y Y 90 5A E9 Z Z 91 5B 80 [[STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F 6D		79	4F	D6	0.	0	
81 51 D8 Q Q 82 52 D9 R R 83 53 E2 S S 84 54 E3 T T 85 55 E4 U U 86 56 E5 V V 87 57 E6 W W 88 53 E7 X X 89 59 E8 Y Y 90 5A E9 Z Z 91 5B 80 [STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F 6D		80	50	D/	Р	P	
82 52 09 R R R 83 53 E2 S S S 84 54 E3 T T R 85 55 E4 U U U 86 56 E5 V V V 87 57 E6 W W W 88 58 E7 X X N 90 5A E9 Z Z P 91 5B 80 [STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F 6D		.81	51	08	Q	Q D	
83 53 E2 S S 84 54 E3 T T 85 55 E4 U U 86 56 E5 V V 87 57 E6 W W 88 53 E7 X X 89 59 E8 Y Y 90 5A E9 Z Z 91 5B 80 [[STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F 6D		82	52	109	R	R	
84 54 E3 T 1 85 55 E4 U U 86 56 E5 V V 87 57 E6 W W 88 53 E7 X X 89 59 E8 Y Y 90 5A E9 Z Z 91 5B 80 [[STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F 6D		83	53	EZ	5	5	
85 55 E4 0 0 86 56 E5 V V 87 57 E6 W W 88 53 E7 X X 89 59 E8 Y Y 90 5A E9 Z Z 91 5B 80 [[STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 94 5E 5F 6D		84	54	E3		1	
86 56 57 E6 W W 87 57 E6 W W 88 53 E7 X X 89 59 E8 Y Y 90 5A E9 Z Z 91 5B 80 [[STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 94 5E 5F 6D		85	55	E4 75		v	
87 57 100 10 10 10 100 <td></td> <td>80 07</td> <td>50</td> <td>ES</td> <td>w w</td> <td>W</td> <td></td>		80 07	50	ES	w w	W	
89 59 E8 Y Y 90 5A E9 Z Z 91 5B 80 [[STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 94 5E 5F 6D		87	58	E0 E7	x	x	
90 5A E9 Z Z 91 5B 80 [[STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 95 5F 6D		89	59	E8	Y	Y	
91 5B 80 [[STRING SEARCH DELI 92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 95 5F 6D		90	5A	E9	z	z	
92 5C E0 / / 93 5D 90] [ENGLISH STRING SEA DELIMITER 94 5E 5F © © ENGLISH STRING SEA DELIMITER 94 5E 5F 6D		91	5B	80	ſ	[STRING S	SEARCH DELIMITER
93 5D 90] [ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 94 5E 5F © © ENGLISH STRING SEA 95 5F 6D		92	5C	EO	1	1	
94 5E 5F © DELIMITER ENGLISH STRING SEA DELIMITER 95 5F 6D		93	5D	90	ĺ	[ENGLISH	STRING SEARCH
94 5E 5F © © ENGLISH STRING SEA 95 5F 6D DELIMITER 96 60 79 NONE 0 cs 97 61 81 NONE 1 cs 98 62 82 NONE 2 cs 99 63 83 NONE 3 cs 100 64 84 NONE 4 cs 101 65 85 NONE 5 cs						DELIMIT	ER
95 5F 6D DELIMITER 96 60 79 NONE 0 cs 97 61 81 NONE 1 cs 98 62 82 NONE 2 cs 99 63 83 NONE 3 cs 100 64 84 NONE 4 cs 101 65 85 NONE 5 cs		94	5E	5F	©	© ENGLISH	STRING SEARCH
95 5F 6D						DELIMIT	ER
96 60 79 NONE 0 cs 97 61 81 NONE 1 cs 98 62 82 NONE 2 cs 99 63 83 NONE 3 cs 100 64 84 NONE 4 cs 101 65 85 NONE 5 cs		95	5F	6D	_	_	
97 61 81 NONE 1 cs 98 62 82 NONE 2 cs 99 63 83 NONE 3 cs 100 64 84 NONE 4 cs 101 65 85 NONE 5 cs		96	60	79		NONE	0 cs
98 62 82 NONE 2 cs 99 63 83 NONE 3 cs 100 64 84 NONE 4 cs 101 65 85 NONE 5 cs		97	61	- 81		NONE	1 cs
99 63 83 NONE 3 cs 100 64 84 NONE 4 cs 101 65 85 NONE 5 cs		98	62	82		NONE	2 cs
100 64 84 NONE 4 cs 101 65 85 NONE 5 cs		99	63	83		NONE	3 cs
101 65 85 NONE 5 cs		100	64	84		NONE	4 cs
		101	65	85		NONE	5 cs

Table A-16 (Cont'd) ASCII Code Chart

	1	1 .	1	1	1.
102	66	86		NONE	6 CS
103	67	87		NONE	7 cs
104	68	88		NONE	8 cs
105	69	99		NONE	9 66
10.5		01		NONE	, 05
106	6A	91		NONE	
107	6B	92		NONE	
108	6C	93		NONE	
109	60	94		NONE	
110	GE	05		NONE	
110	de la	95		NONE	
111	6F	96		NONE	
112	70	97		NONE	0 cs
113	71	98		NONE	1 cs
114	72	99		NONE	2 cs
115	73	72		NONE	3 99
115	75	R2		NONE	5 CS
116	/3	A3		NONE	4 CS
117	75	A4		NONE	5 cs
118	76	A5		NONE	6 cs
119	77	A6		NONE	7 cs
120	78	A 7		NONE	8 68
120	70	20		NONE	0 03
121	19	A8		NONE	9 CS
122	7A	A9		NONE	
123	7B	C0		NONE	
124	7C	6A		NONE	
125	70	D0		NONE	
126	71	-1		NONE SOPT	KEV DELTMITER
127	75	07	DET	NONE	
127		07		NONE	
128	80	04		NONE	
129	81	06		NONE	
130	82	08		NONE	
131	83	09		NONE	
132	84	0A		NONE	
133	85	13		NONE	
	33	15		NONE	
124	0.00				
134	86	14		NONE	
135	87	15		NONE	
136	88	17		NONE	
137	89	1A		NONE	
138	84	1B		NONE	
139	88	20		NONE	
140		20		NONE	
140				NONE	
141	1 80	22		NONE	
142	8E	23		NONE	
143	8F	24	1	NONE	
144	90	28		NONE	
145	91	29		NONE	
146	02	22		NONE	
4 4 7	32	28		NONE	
14/	93	2B		NONE	
148	94	2C		NONE	
149	95	30		NONE	
150	96	31	1	NONE	
151	07	33		NONE	
	. 7/		1	I NONE	1
152	97	24	ł	NONE	1
152	98	34		NONE	
152 153	98 99	34 35		NONE NONE	
152 153 154	98 99 9A	34 35 36		NONE NONE NONE	
152 153 154 155	98 99 9A 9B	34 35 36 38		NONE NONE NONE NONE	
152 153 154 155 156	98 99 9A 9B 9C	34 35 36 38 39		NONE NONE NONE NONE NONE	
152 153 154 155 156 157	98 99 9A 9B 9C 9D	34 35 36 38 39 38		NONE NONE NONE NONE NONE	

Тa	ble A-	16 (Con	t'd) ASC	II	Code	Chart	
1	158	19E	3E	1		NONE	1
	159	9F	41			NONE	
	160	A0	42			NONE	
	161	A1	43			NONE	
	162	A2	44			NONE	· · ·
	162	A2 A3	45			NONE	
	163		45			NONE	
	164	A4 35	40			NONE	
	165	A5 A6	49			NONE	
	167	AO N7	48			NONE	
	169	A7 39	49			NONE	
	168	AO	44			NONE	
	109	A9 33	4r 51			NONE	
	170		51			NONE	
	171		52			NONE	
	172	AC	55			NONE	
	173	AD	.54			NONE	
	174	AE	55			NONE	
	175	AF	50			NONE	
	176	BO	57.			NONE	
	177	B1	58			NONE	
	178	B2	59			NONE	
	179	B3	62			NONE	
	180	B4	63			NONE	
	181	B5	64			NONE	
	182	B6	65			NONE	
	183	В7	66			NONE	
	184	B8	67			NONE	
	185	B9	68			NONE	
	186	BA	69			NONE	
	187	BB	70			NONE	
	188	BC	71			NONE	
	189	BD	72·			NONE	
	190	BE	73			NONE	
	191	BF	74	b		NONE	
	192	C0	75	@		0	
	193	C1	76	A		А	
	194	C2	77	B		В	· ·
	195	C3	78	C		С	
	196	C4	8A	D		D	
	197	C5	8B	E		E	
	198	C6	8C	F		F	
	199	C7	8C	G		G	
	200	C8	8E	Н		н	
	201	C9	8F	I		I	
	202	CA	9A	J		J	
-	203	СВ	9B	K		ĸ	
	204	cc	9C	L		L	
	205	CD	9D	М		М	
	206	CE	9E	N		N	
	207	CF	9F	0		0	
	208	D0	A0	P		Р	
	209	D1	AA	2		Q	
	210	D2	AB	R		R	
	211	D3	AC	s		S	
	212	D4	AD	Т		т	
	213	D5	AE	ט	r -	υ	
	214	D6	AF	v		V ·	
	215	D7	в0	Ŵ	I	W	
	216	D8	B1	X		х	
	217	D9	B2	צ		Y	

A-72

Table A-16 (Cont'd) ASCII Code Chart

218	DA	в3	lz	lz	1	
219	DB	B4	ſ			
220	DC	в5				
221	DD	B6	11			
222	DE	в7	C	l ©		
223	DF	B8		-		
224	E0	в9	ē	ē		
225	E1	BA	a	A		
226	E2	BB	b	в		
227	E3	BC	с	с		
228	E4	BD	a	D		
229	E5	BE	е	Е		
230	E6	CA	f	F		
231	E7	CA	g	G		
232	E8	CB	h	н		
233	E9	CC .	i	I		
234	EA	CD	j	J		
235	EB	CE	k	ĸ		
236	EC	CF	1	L		
237	ED	DA	m	M		
238	EE	DB	n	N		
239	EF	DC	0	0		
240	F0	DD -	p	Р		
241	F1	DE	q	Q		
 242	F2		r	R		
243	FJ		S	5		
245	F5	EA				
246	F6	EC	u v	v		
247	F7	ED	147	W		
248	F8	EE	×	x		
249	F9	EF	v	v		
250	FA	FA		7		
251	FB	FB	SB	l ï	KCS	START BUFFER
252	FC	FC	SVM		LCS	SUBVALUE MARK
253	FD	FD	VM		M cs	VALUE MARK
254	FE	FE	АМ	Ô	N cs	ATTRIBUTE MARK
255	FF	FF	SM		0 cs	SEGMENT MARK
the second s						

TABLE A-17

SUMMARY OF FIRMWARE DEBUGGER COMMANDS

AFxx	Display address register and flags - modify flags.						
AND	Break when both Match Byte compares are true.						
ARxx	Display address register and flags - modify register.						
Bxxxxx	Break at main memory location (two allowed).						
Cxxxxx	Display and modify memory byte in ASCII.						
D	Display all execution control parameters.						
Exxx	Execute xxx (decimal number) instructions: then break into the debugger. E0 indicates no break requested.						
Fxxxxx	Display FID and displacement of memory address xxxxxx.						
Gxxxxx	Execute instruction at main memory xxxxxx. G without an address continues execution at the last break address.						
к	Kill both break points.						
LINE FEED	Continue execution at the last break address.						
Mxxxxx	Display and modify memory byte in hexadecimal.						
OR	Break if either Match Byte compare is true.						
₽Dуууу	Convert decimal port number to PIB address.						
PXxx	Convert hexadecimal port number to PIB address.						
Txxxxxzyy	Set up Match Byte yy for compare operation z (equal, =; unequal, #) against contents of main memory xxxxxx. Two Match Bytes may be specified.						
υ	Deactivate and reset both Match Bytes.						
WXXXXXX	Display and modify 32-bit memory word in hexidecimal.						
X	Turn off Firmware Debugger and continue execution at the last break address.						
Z	Display trace of previous 62 instructions.						

TABLE A-18

COMMONLY USED FRAMES

FRAMES	FUNCTION
5	TCL
6	TERMINAL 1/0
13-16	EDITOR
17-21	SOFTWARE DEBUGGER
33-34	OVERFLOW TABLE
35-36	TAPE I/O
.44	PROC
46	SOFTWARE DEBUGGER
66-67	SOFTWARE DEBUGGER
109-110	DATA/BASIC
115	FILE-SAVE
119	DATA/BASIC
122	SLEEP
131-134	DATA/BASIC
137	DATA/BASIC
138	SOFTWARE DEBUGGER
140-143	СОРУ
147	DATA/BASIC
149	EDITOR
153	TAPE I/O
156	EDITOR
158	DATA/BASIC
161	SOFTWARE DEBUGGER
163-164	SPOOLER
166	SPOOLER
173-174	DATA/BASIC
176	TAPE I/O
180-186	DATA/BASIC
188	DATA/BASIC
200-206	FILE-SAVE
210-219	FILE-RESTORE
228	EDITOR
231-246	PROC
253-254	SPOOLER
277	СОРУ
285	TAPE I/O
287	EDITOR
336	EDITOR
338	SPOOLER
357	EDITOR
358	SPOOLER
369	SPOOLER
371-372	SPOOLER
376	SPOOLER

APPENDIX B

GLOSSARY OF MNEMONIC TERMS

APPENDIX

GLOSSARY OF MNEUMONIC TERMS

Term	Location	Definition
ADDROO-23		Data address Bus
ADR		Address
ALU		Arithmetic Logic Unit
BPARO-8		RNI Second of Saved Program
BXE3		Address Registers
BXOV		Puto ^o V ^o Overflow
CHAR		Character Character
CMD		Command
CPII		Contral Progogor Unit
CPUDXX		(CPU Doctination Bug (22 Lines)
CPUSXX		CPU Source Pug (22 Lines)
חחח		Logic Morr Hand For Fined Chamather
שטט		Logic Term Used For Fixed Character
DMD		Diagnostic Maintenan Dura Diagnostic Maintenan Dura
DVCN		Diagnostic Maintenance Processor
		Brome Identification
FLOYY		Frame Identification
LTAYY		CPU CPU
FW		Firmware Word
HLD 81		Timing Hold to Prevent CPU Memory
т/о		Input /Output
LCFF		Loop Count Output - PEE [®] (A Misse
Dell		Loop count output = FF (A Micro-
LOTY		Loop Count Value (Used 15) Minus
DCIX		Loop count value. (Used As A Micro-
мем		Memory
MHLD/		Memory
MCA		Map Blanch T Hold FOR RNI NOT Ready
MCD		Mode Select A
MUV		Mode Select B
		Multiplexer
PAR DROM		Program Address Register
PROM DAM		Programmable Read Only Memory
DNT		Random Access Memory
		Read Next Instruction Or RNI Board
ROM SF		Read (Unly Memory
ST.		Special Functions Board
5101		Latch
ADRO	A05	Control of Character Test Force
		Reference Address to O
AROM	A05	Alterable Read Only Memory Enable
CLK1,2	A05	CPU Clocks Which Can be Disabled by
DHLD	A05	Delaved T Hold
		/

1

DIAG1,2	A05	Firmware Diagnostic Modes Set by CPU Affecting RNI, Branch Map and Memory
FCIK	A 05	Buffered Master Clock to AROM
HLDA/	A05	Latched T Hold To Synchronize And Delay One Clock
HOLD/	A05	Timing Hold For Memory Busy And RNI Not Ready
MRST	A05	System Master Reset
STOP/	A05	CPU Stop Command From AROM
UDSN	A05	Control of Character Test Up/Down Scan
LTRL	A06	ALU Literal Source Decode Which Disables All ^t Type B Operations On Its Clock
LTRL/	A06	Decoded Literal Source To CPU Bus
INST1,3	A09	Control Terms into 2901 ALU Which Are Modified By MUL/DIV Conditions
lstk/	A09	Load Microsequencer Stack
PTRX	A09	Microsequencer Stack Pointer (4 Lines)
STKXX	A09	Microsequencer Stack Output (13 Lines)
SUBR	A09	Control Term To ALU Carry In MUX, Which Is Modified By Divide Conditions
ARXX	A10	Microsequencer Command Address +1 (Latches) 13 Lines
F3	A10	ALU Sign Bit
NEGA	A10	Latched ALU Negative Condition
OVFL	A10	ALU Overflow (Latched)
OVR	A10	ALU Overflow
ZERO	A10	Latched ALU Zero Condition
ZOCDO-3	A10	Latched ALU Byte X
BRCH/	All	Microsequencer Branch is Occurring
CAXX	A11	Selected Microsequencer Command Address
COND	Al2	Microsequencer Branch Condition
CONDX	A12	Intermediate Branch Conditions From
		First Rank of Branch Multiplexers
EINT	A12	External Interrupt Microsequencer Branch
IINT	A12	Internal Interrupt Microsequencer Branch
INTR	A12	Composite Interrupt Conditional Branch Term
SSWX	A12	Sense Switches for Conditional Branch
QO	A13	ALU Q Shift Input or Output
QLNK	A13	Latched ALU Q Shift Output
RAMO	A13	ALU RAM Shift Input or Output
RLNK	A13	Latched ALU RAM Shift Output
ALU/	A14	2901 Output Enable for ALU Operation
CO	A14	Output of ALU Carry in MUX
CRCT	A14	Divide Modification Logic Branch Term
CX	A14	ALU Carry Look Ahead Terms
LINK	A14	Used In ALU Operation To Link Previous Carry Out To Carry In
QUOT/	A14	Quotient Sign For Divide Modification Logic

GLOSSARY OF MNEUMONIC TERMS

(CON'T)

PX,GX	A15	Carry Look Ahead Terms From 2901 ALU
ZX	A15	ALU BYTE X Zero Condition (4 Lines)
Q3	A16	ALU Q Shift Output Or Input
RAM3	A16	ALU RAM Shift Output Or Input
RDXX	A19/A26	Firmware ROM Output (64 Lines)
MCLK	MEM CONT.	System Master Clock
DONE	R02	RNI Picoprocessor Term Which Indicates A Parsing Sequence Is Complete
INCR	R02	RNI Picoprocessor Term Which Requests The Program Address Reg To Increment
LDKK	R02	RNI Load Term For KK
LDLBL	R02	RNI Load Term For Lower Label Register
LDLBU	R02	RNI Load Term For Upper Label Register
LDLIT	R02	RNI Load Term For Literal Register Enable
LDOP1/4	R02	RNI Picoprocessor Control For Loading Of The Appropriate First Rank, OP1-4 Reg
LITO-3	R02	RNI Literal Value For Modification Branch And For Jump Vector
LRDCO-2	R02	Undecoded RNI Load Terms For R. DSPL And CC
MWAIT	R02	RNI Picoprocessor Control Term Which Causes A Wait For Memory Complete
OPSELO-2	R02	RNI Control Terms For Selection of Picoprocessor Branch Data
SEQO-1	R02	RNI Load Terms For Picoprocessor Firmware Address
UL4	R02	RNI Upper/Lower Nibble Select For R2 And OP4
XWAIT	R02	RNI Picoprocessor Term Which Causes A Wait For Parsing Complete
MASKO-3	R02	RNI Mask Values For Modifying Branch Data
OP10-3	R03	RNI Second Rank Instruction Register OP1
OP20-23	R03	ENI Second Rank Instruction Register OP2
OP30-33	R0.3	RNI Second Rank Instruction Register OP3
OP40-43	R03	RNI Second Rank Instruction Register OP4
ROP10-13	RO3	RNI First Rank Instruction Register OP1
ROP20-23	R02	RNI First Rank Instruction Register OP2
ROP30-33	RO2	RNI First Rank Instruction Register OP3
LDCC/	R04	RNI Load Control For First Rank Instruction
LDDSP1/2	R04	RNI Load Control For First Rank Instruction Registers DSP1.DSP2
LDRRIX-2X	R04	RNI Load Control For First Rank Instruction Registers Rl,R2
R10-13	R04	RNI Second Rank Instruction Register Rl
R20-23	R04	RNI Second Rank Instruction Register R2
ROP40-43	R04	RNI First Rank Instruction Register OP4
RR10-13	R04	RNI First Rank Instruction Register Rl
RR20-23	R04	RNI First Rank Instruction Register R2
KKO,1	R05	Word Length Extracted From Reality Software Instruction By RNI

NEXT/	R05	RNI Command For ALU To Load The Next Instruction Into The Second Rank Register
XFE	R05	Latched Frame Error Term From Address
LBL-LOWER	R06	RNI Label Lower Register
LBL-UPPER	R06	RNI Label Upper Register
LITERAL.	R06	RNI Literal Register
	R07	RNI Displacement Register (1)
DSP20-27	R07	RNI Displacement Register (2)
	R08	RNI Memory Cycle In Process Branch Condition
	R08	RNI Instruction Register Full Status Delaved
DIRY	ROO	One Clock
PP	R08	RNI Memory Activity Status
	PO8	RNI Instruction Holding Register Full Status
TNODAD	ROO DOQ	PNI Control Term To Increment The Program
INCFAR	KOO	Address Register
TDOTV	POQ	PNI Load CLock For Second Rank Of Instruction
IRCLK	RUO	RAI HOAU CLOCK FOI DECOMA RAME OF INSCRACTION
T DEN /	ЪОQ	PNI Load Enable For Second Bank Instruction
IREN/	RUO	RAI LOAU EMADIE FOI DECOMU KANK INDERUCCION
TDE	DOQ	PNT Instruction Register Full Status
	RUO	RNI Instruction Register Full Status
RMRQ/	RU8	RNI Memory Request
WALT/	RUB	RNI Walt Term For Memory of Parsing Accivicy
MDR	R09	RNI Memory Cycle Complete
RBO-/	RU9	RNI Instruction Paising Bus
FRMX	RIO	Register
RPARO-8	R10	RNI First Rank Of Saved PAR (Program Address
		Register)
RRSO-3	R10	RNI Enables Of BYTES 0-3 From The Memory Data
		Register To The Parsing Bus
LPR/	Rll	Load The RNI Program Address Register (CPU
		Destination Bus Function)
RPAR9-23	R11	RNI Program Address Register Upper Part
EQDCOND	R12	RNI Picoprocessor Conditional Branch Test
		Condition
OPMP-3	R12	RNI Selected OP Register Terms Used For Pico-
	ζ	Processor Branching
LRO/7	R13	RNI Picoprocessor Firmware Address
OPXO	R13	RNI Selected Or Register Term Used For
		Picoprocessor Branching
JVO/-3/	R14	RNI Picoprocessor Firmware Address Jump Vector
LRPO/-3/	R14	RNI Picoprocessor Conditional Branch Test
		Condition
MFLGO/-3/	R14	ADC A/R Flag Updata Terms, Old Values Or
		Modified Values
NFLGO/-3/	R15	ADC A/R Flag Update Terms
LFLGO-3	R16	ADC A/R Flag Old Values, Output Of Anti-Race
		Latch
RFLGO-3	R16	ADC A/R Flags, Loaded When ever Destination Is Not HAR1

RNO-3	R16	ADC A/R Flags, Loaded Whenever Destination Is HAR1
XFLGO-23	R16	ADC A/R Flags, Loaded Whenever Destination Is HAR1
AR00-23	R18	Output Of Address Register Files (A/R)
ACEN/	R19	ADC Enable Term Combining Decoded Command With Thold
ADRC	R19	Decoded Address Computation Command
DSTE/	R19	ALU Destination °E° Loop Center
HARID	R19	ALU Destination Decode For HAR1
HAR2D	R19	ALU Destination Decode For HAR2
LDF1/-2/	R19	ADC Flag Register (XFLG, RFLG) Load Enables
LDSA/	R19	ALU Destination Decode, Load ALU Displacement
LHAR1/	R19	HAR1 Load Enable
LHAR2/	R19	HAR2 Load Enable
LPRL/	R19	Load RNI Program Address Register Lower Part
LPRU/	R19	Load RNI Program Address Register Upper Part
LRA/	R19	ALU Destination Decode, Load ALUR
LWE/	R19	ADC Lower A/R File Write Enable
UWE/	R19	ADC Upper A/R File Write Enable
DSPAO-7	R20	ADC Displacement Register Loaded By The ALU (ALUDSPL)
RAO-3	R20	ADC A/R File Register Number Which Is Loaded By The ALU (ALUR)
RDSPO-3	R20	ADC Selected °R° Used To Generate The RDSPL Term
SDSPO-7	R21	ADC Displacement Term Prior To Shifting Term
DSPZ	R22	Term Which Forces Displacement To Zero
HDSPO-8	R22	ADC Selected And Shifted Displacement Term
SBPAR/	R23	CPU Source Bus Enable For RNI Program Address Register
SLBL/	R23	CPU Source Bus Enable For RNI Label Register
SLIT/	R23	CPU Source Bus Enable For RNI Literal Pegister
ADDC	R24	ADC Adder Carry Out
CADRO-8	R24	Output Of ADC Adder
PADC	R24	ADC Preadder Carry Out
NARO/-11/	R25	ADC Lower A/R File Source
FERRO	R26	ADC Latched Error For Not HAR1 Destination Of ADC Operation
FERR1	R26	ADC Latched Frame Error For HAR1 Destination
FERRD	R26	ADC frame Error Detect
PADD1-2	R26	ADC Preadder Constant Term
PADD3X	R26	ADC Preadder Constant
PADD3Y	R26	ADC Preadder Constant
SHSLO-1	R26	ADC Displacement Shift Control morma
MAPX	R26	Microsequencer Map Branch (8 Lines)
BSADO-3	S05	I/O Bus Priority Sequence Lines
BSRQO-3	S05	I/O Bus Request Lines

BSYN	S05	Signal Indicating Selected I/O Device Has The BUS
TOST/	S05	Inverted BSYN/
INADO-3	S06	I/O Interrupt Priority Sequence Lines
INPOO-3	506	I/O Interrupt Request Lines
TRVN1-3	506	Signal Indicating Selected Interrupting
19101-2	000	Device Is Active
ADCIII	c07	CDU Addres Gate
ADGI	S07	CDU/ALU Grant
AMGT	507 C07	I/O Bue Grant
BGST	507	CPU Data Gate
DAGT	507	CPU Data Gate CPU/ALU Operand Address Pegister Enables
GHAR1-2	S07	CPU/ALD Operand Address Register Indored
GRNT	S07	BUS CYCLE IN Process
IOGT	S07	Requesting I/O Device
RAGT /	S07	RNI Address Gate For Memory Reads
RDCK	507	CPU/ALU Read Data Strobe
RDCR	S07	RNI Read Data Strobe
REGT	S07	Refresh Grant
REDA/	S07	Refresh Request From Special Functions Board
	S07	Refresh, RNI Or CPU/ALU Memory Request
	S07	CDU/ALU Write Data Enable
WT EN	507	Operand Source Select For CPU/ALU Cycles
ADSO	506	(HAR1 Or HAR2)
AMRQ	S08	CPU/ALU BUS Cycle Request
BFW22-25	S08	Buffered Firmware Bits Used In Character Test
		For Byte Test Enables
CTEN/	S08	Decoded Type °B° Command Used For Character
•		Test Enable
EXBT	S08	Latched X Register Bit O
FRME /	S08	Fixed Character Test Enable
FWLNO-1	S08	Firmware Designation Of Operand Word Length
		For Memory Write
HRBS	S08	CPU Generated BUS Hold For Read/Modify Write
111120		Operations
TOAT	S08	I/O Attention
	S08	CPU/ALU Destination Character Test Mask
	508	Memory Write Register Decode
DUM	508	CPU/ALU Read Or Write Select
	508	Buffered FW Bits 26.27 Used To Control
15QN0-1	300	Character Test Sequence Number
WBES	S08	Write Byte Enable Source Select
CLKA-B-C-D	S09	Repowered Master Clock
DPAR/	S09	Memory Data Parity
LKOT	S09	Blocks I/O Memory Requests While The ALU Holds The BUS
RSTA/	S09	Repowered System Reset
AMON	S 10	Branch Condition, CPU Memory Cycle In Process
DCTM	S10	BUS Transfer Terminal Signal
DOTH	DIC	

DYSN	S10	Signal From Memory Or I/O Device Signifying End Of Cycle
MBSY/	S10	Memory Busy Status From Special Functions Board
TOUT	S10	Time-Out Of BUS Access Which Causes A Termination To Prevent Lock-up
WTBY0-3	S 10	Memory Write Byte Enables
DATA00-31	S11	Data Output Of Memory Write Register
FXFC-FXFF	S13	Fixed Character Test Mask Bits
MRRB00-31	S13	Data Output Of Memory Read Register
TORF	S13	True Or False Character Test Mask Bit
VSQI-2-3	S13	Variable Character Test Mask Bits
XR00-31	S14	Data Output Of °X° Register
XR31	S14	°X° Register Bit 31
XR00	S14	X Register Bit 0
XOMR	S15	CPU/ALU Source Select For °X° Or Memory Read
LWDLNO-1	S 16	Overflow And Sign Selection
EXTD1-3	S10 S17	Sign Extend Bit Solagt Control Morma
HARIOO-101	517	Hardware Address Posister Bits 0 And 1
HAR100-101	S19 S10	Manary Address register bits 0 And 1
HAR200-201	S19 S19	Hardware Address Register Bits 0 And 1
HAR200-201	S19 S19	Manory Address Register 2
BTA0-7	S20	Potate Output Byte O (LS Byte)
BTBO-7	S20	Rotate Output Byte 0 (15 Byte)
BTCO-7	S20	Rotate Output Byte 1 Rotate Output Byte 2
BTDO-7	S20	Rotate Output Byte 3 (MS Byte)
RAMTO-1	S20	Rotate Amount Control Term For Rotate ROMS
WDLNO-1	S21	Word Amount Control Term For Sign Extension
ROTA/	S21	Type [°] A [°] Decode, Rotate Command
SELB1-2-3	S21	Sign Extend Byte Select Control Terms
CCDM	S23	Character Test Condition Met
CMBO-3	S23	Individual Byte Character Test For Condition
DLADO-1	S23	Latched 2 Bit Added To Memory Address To Calculate Of Test Condition

APPENDIX C

SITE LAYOUT WORKSHEET



SITE LAYOUT WORKSHEET

