

# FIELD PROGRAMMABLE GATE ARRAY (16X9)

# 82S102 (O.C.)/82S103 (T.S.)

INTEGRATED FUSE LOGIC  
SERIES 28

## DESCRIPTION

The 82S102 and 82S103 are Bipolar programmable AND/NAND gate array, containing 9 gates sharing 16 common inputs. On-chip input buffers enable the user to individually program for each gate either the True ( $I_m$ ), Complement ( $\overline{I_m}$ ), or Don't Care (X) logic state of each input. In addition, the polarity of each gate output is individually programmable to implement either AND or NAND logic functions.

Alternately, if desired, OR/NOR logic functions can also be realized by programming for each gate the complement of its input variables, and output (DeMorgan theorem).

Both devices are field-programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S102 and 82S103 include chip-enable control for output strobing and inhibit. They feature either open collector or tri-state outputs for ease of expansion of input variables and application in bus-organized systems.

Both devices are available in the commercial and military temperature ranges. For the commercial range (0°C to +75°C) specify N82S102/103, F or N, and for the military range (-55°C to +125°C) specify S82S102/103, F, G, I, and R.


## FEATURES

- Field programmable (Ni-Cr link)
- 16 input variables
- 9 output functions
- Chip enable input
- I/O propagation delay:  
N82S102/103: 35ns max  
S82S102/103: 50ns max
- Power dissipation: 600mW typ
- Input loading:  
N82S102/103: -100µA max  
S82S102/103: -150µA max
- Output options:  
82S102: Open collector  
82S103: Tri-state
- Output disable function:  
82S102: Hi  
82S103: Hi-Z
- Fully TTL compatible

## APPLICATIONS

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders

## PIN CONFIGURATION



## LOGIC FUNCTION


Typical Output Functions @  $\overline{CE} = 0$ :

At L = Open:  
 $F_0 = (I_0 \cdot I_1 \cdot I_2 \cdot \dots \cdot \overline{I_m})$   
 At L = Closed:  
 $F_0 = (\overline{I_0} + \overline{I_1} + \overline{I_2} + \dots + I_m)$   
 $m = 0, 1, 2, \dots, 15$

### NOTES

For each of the 9 outputs, either the function  $F_p$  (active high) or  $\overline{F_p}$  (active low) is available but not both. The required function polarity is programmed via link (L).

## LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS


PARAMETER	RATING	UNIT	
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
	Output voltage		Vdc
VOH	High (82S102)	+5.5	
VO	Off-state (82S103)	+5.5	
IIN	Input current	±30	mA
IOUT	Output current	+100	mA
	Temperature range		°C
TA	Operating		
	N82S102/103	0 to +75	
	S82S102/103	-55 to +125	
TSTG	Storage	-65 to +150	

# FIELD PROGRAMMABLE GATE ARRAY (16X9)

# 82S102 (O.C.)/82S103 (T.S.)

INTEGRATED FUSE LOGIC  
SERIES 28

## FPGA LOGIC DIAGRAM



**FIELD PROGRAMMABLE GATE ARRAY (16X9)**

**82S102 (O.C.)/82S103 (T.S.)**

INTEGRATED FUSE LOGIC  
SERIES 28

**DC ELECTRICAL CHARACTERISTICS** N82S102/103: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
S82S102/103: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER <sup>1</sup>	TEST CONDITIONS	N82S102/103			S82S102/103			UNIT
		Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
V <sub>IL</sub> Input voltage Low <sup>1</sup> V <sub>IH</sub> High <sup>1</sup> V <sub>IC</sub> Clamp <sup>1,3</sup>	V <sub>CC</sub> = Min V <sub>CC</sub> = Max V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA	2.0	-0.8	0.85 -1.2	2.0	-0.8	0.8 -1.2	V
V <sub>OL</sub> Output voltage Low <sup>1,4</sup> V <sub>OH</sub> High (82S103) <sup>1,5</sup>	V <sub>CC</sub> = Min I <sub>OL</sub> = 9.6mA I <sub>OH</sub> = -2mA	2.4	0.35	0.45	2.4	0.35	0.50	V
I <sub>IL</sub> Input current Low I <sub>IH</sub> High	V <sub>IN</sub> = 0.45V V <sub>IN</sub> = 5.5V		-10 <1	-100 25		-10 <1	-150 50	μA
I <sub>OLK</sub> Output current Leakage (82S102) <sup>6</sup> I <sub>O(OFF)</sub> Hi-Z state (82S103) <sup>6</sup>	V <sub>CC</sub> = Max V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 0.45V		1 1 -1	40 40 -40		1 1 -1	60 60 -60	μA
I <sub>OS</sub> Short circuit (82S103) <sup>3,7</sup>	V <sub>OUT</sub> = 0V	-20		-70	-15		-85	mA
I <sub>CC</sub> V <sub>CC</sub> supply current <sup>8</sup>	V <sub>CC</sub> = Max		120	170		120	180	mA
C <sub>IN</sub> Capacitance Input C <sub>OUT</sub> Output <sup>6</sup>	V <sub>CC</sub> = 5.0V V <sub>IN</sub> = 2.0V V <sub>OUT</sub> = 2.0V		8 15			8 15		pF

**AC ELECTRICAL CHARACTERISTICS** R<sub>1</sub> = 470Ω, R<sub>2</sub> = 1kΩ, C<sub>L</sub> = 30pF


N82S102/103: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
S82S102/103: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER	TO	FROM	N82S102/103			S82S103/103			UNIT
			Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
T <sub>IA</sub> Propagation delay Input T <sub>CE</sub> Chip enable	Output Output	Input Chip enable		20 15	35 30		20 15	55 45	ns
T <sub>CD</sub> Disable time Chip disable	Output	Chip enable		15	30		15	45	ns


NOTES

- All voltage values are with respect to network ground terminal.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Test each output one at a time.
- Measured with a programmed logic condition for which the output under test is at a low logic level. Output sink current is supplied through a resistor to V<sub>CC</sub>.
- Measured with V<sub>IL</sub> applied to  $\overline{CE}$  and a logic high at the output.
- Measured with V<sub>IH</sub> applied to  $\overline{CE}$ .
- Duration of short circuit should not exceed 1 second.
- I<sub>CC</sub> is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

**TEST LOAD CIRCUIT**



**VOLTAGE WAVEFORM**



All inputs: t<sub>r</sub> = t<sub>f</sub> = 5ns (10% to 90%)



**FIELD PROGRAMMABLE GATE ARRAY (16X9)**

**82S102 (O.C.)/82S103 (T.S.)**

INTEGRATED FUSE LOGIC  
SERIES 28

The state of  $I_0$  contained in each gate is determined in accordance with the given truth table. Note that 2 tests are required to uniquely determine the state of the input variable contained in each gate.

- B. Disable verified input by returning  $I_0$  to  $V_{IX}$ .
- C. Repeat steps A and B for all other input variables.
- D. Remove  $V_{IX}$  from all input variables.

**TRUTH TABLE FOR INPUT VERIFICATION**

$I_0$	$F_p$	$\overline{F_p}$	INPUT VARIABLE STATE
0	1	0	$\overline{I_0}$
1	0	1	$I_0$
0	0	1	$I_0$
1	1	0	
0	1	0	Don't care
1	1	0	
0	0	1	$(I_0), (\overline{I_0})$
1	0	1	

**PROGRAMMING SYSTEMS SPECIFICATIONS<sup>1</sup>**  $T_A = 25^\circ C$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
		Min	Typ	Max		
$V_{CCP}$ $V_{CC}$ supply Program <sup>2</sup>	$I_{CCP} = 550mA$ , min Transient or steady state	8.25	8.5	8.75	V	
$V_{CCV}$ Verify		4.75	5.0	5.25		
$I_{CCP}$ $I_{CC}$ limit (program)	$V_{CCP} = +8.5 \pm .25V$ , Transient or steady state $I_{OP} = 300 \pm 25mA$ , Transient or steady state $V_{OP} = +17 \pm 1V$ , Transient or steady state	550		1,000	mA	
$V_{OPF}$ Forced output voltage <sup>3</sup> (program)		16.0	17.0	18.0	V	
$I_{OPF}$ Output current (program)		275	300	325	mA	
$V_{IH}$ Input voltage High		2.4		5.5	V	
$V_{IL}$ Low		0	0.4	0.8		
$I_{IH}$ Input current High	$V_{IH} = +5.5V$ $V_{IL} = 0V$			50	$\mu A$	
$I_{IL}$ Low				-500		
$V_{IX}$ $\overline{CE}$ program enable level	$V_{IX} = +10V$ $V_{IX} = +10V$	9.5	10	10.5	V	
$I_{IX1}$ Input variables current				10.0	mA	
$I_{IX2}$ $\overline{CE}$ input current				10.0	mA	
$T_R$ Output pulse rise time	10% to 90%	10		50	$\mu s$	
$t_P$ $\overline{CE}$ programming pulse width		0.3	0.4	0.5	ms	
$t_D$ Pulse sequence delay		10			$\mu s$	
$T_{PR}$ Programming time			0.6		ms	
$\frac{T_{PR}}{T_{PR} + T_{PS}}$ Programming duty cycle					100	%
$F_L$ Fusing attempts per link					2	cycle
$V_S$ Verify threshold <sup>4</sup>			1.4	1.5	1.6	V

NOTES

1. These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
2. Bypass  $V_{CC}$  to GND with a 0.01 $\mu F$  capacitor to reduce voltage spikes.
3. Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
4.  $V_S$  is the sensing threshold of a gate output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

# FIELD PROGRAMMABLE GATE ARRAY (16X9)

# 82S102 (O.C.)/82S103 (T.S.)

INTEGRATED FUSE LOGIC  
SERIES 28

## LOGIC PROGRAMMING



In a virgin device all Ni-Cr links are intact. The initial programmed state of each gate is shown in the Typical Gate illustration.

The FPGA can be programmed by means of Logic programming equipment.


With Logic programming, the AND/EX-OR gate input connections necessary to implement the desired logic function are coded directly from logic equations using the Program Table on the following page.

In this table, the logic state or action of variables I and F associated with each gate  $G_n$  is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:

## TYPICAL GATE



## "AND" ARRAY - (I)



### NOTES

1. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates  $G_n$ .
2. Any gate  $G_n$  will be unconditionally inhibited if any one of its (I) link pairs is left intact.

**FIELD PROGRAMMABLE GATE ARRAY (16X9)**

**82S102 (O.C.)/82S103 (T.S.)**

INTEGRATED FUSE LOGIC  
SERIES 28

**FPGA PROGRAM TABLE (Logic)**

CUSTOMER NAME _____ PURCHASE ORDER # _____ SIGNETICS DEVICE # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE # _____	THIS PORTION TO BE COMPLETED BY SIGNETICS CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____
---	---

- F<sub>0</sub> (18) \_\_\_\_\_ = \_\_\_\_\_
- F<sub>1</sub> (17) \_\_\_\_\_ = \_\_\_\_\_
- F<sub>2</sub> (16) \_\_\_\_\_ = \_\_\_\_\_
- F<sub>3</sub> (15) \_\_\_\_\_ = \_\_\_\_\_
- F<sub>4</sub> (13) \_\_\_\_\_ = \_\_\_\_\_
- F<sub>5</sub> (12) \_\_\_\_\_ = \_\_\_\_\_
- F<sub>6</sub> (11) \_\_\_\_\_ = \_\_\_\_\_
- F<sub>7</sub> (10) \_\_\_\_\_ = \_\_\_\_\_
- F<sub>8</sub> (9) \_\_\_\_\_ = \_\_\_\_\_

GATE ACTIVE LEVEL	INPUT VARIABLE																
	I <sub>15</sub>	I <sub>14</sub>	I <sub>13</sub>	I <sub>12</sub>	I <sub>11</sub>	I <sub>10</sub>	I <sub>9</sub>	I <sub>8</sub>	I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	
F <sub>0</sub>	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F <sub>1</sub>	16	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
F <sub>2</sub>	32	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
F <sub>3</sub>	48	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48
F <sub>4</sub>	64	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64
F <sub>5</sub>	80	95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80
F <sub>6</sub>	96	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96
F <sub>7</sub>	112	127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112
F <sub>8</sub>	128	143	142	141	140	139	138	137	136	135	134	133	132	131	130	129	128
PIN NO.	20	21	22	23	24	25	26	27	28	1	2	3	4	5	6	7	8
VARIABLE NAME																	

Active—High = H  
 Action—Low = L      I<sub>m</sub> = H   I<sub>m</sub> = L   Don't Care = -

**NOTES**

1. The number in each cell in the table denotes its address for programmers with a decimal address display.