

SY27-7244-1

Systems

**OS/VS2
Supervisor Logic**

Volume 1

Release 1.6

IBM

Second Edition (September 1974)

This edition is a minor revision of SY27-7244-0 incorporating TNL SN27-1403. These publications are still current.

This edition applies to release 1.6 of OS/VS2 and to all subsequent releases until otherwise indicated in new editions or Technical Newsletters. Changes are continually made to the information herein; before using this publication in connection with the operation of IBM systems, consult the IBM System/360 and System/370 Bibliography, GA22-6822, and the current SRL Newsletter.

Copies of this and other IBM publications can be obtained through IBM Branch Offices.

A form for reader's comments appears at the back of this publication. Address any additional comments concerning the contents of this publication to: IBM Corporation, Programming Publications, Department 636, Neighborhood Road, Kingston, New York 12401

This manual describes the logic of the OS/VS2 Supervisor, its relationship to the other portions of the control program, and the interaction between supervisor modules. The information in this manual is intended for personnel who are responsible for determining sources of error within or making modifications to the VS2 Supervisor.

Two short sections that follow this preface can help you use this manual effectively. "How This Manual Is Organized" describes the organization of the manual: where to find overview material to refresh your memory, and where to find detailed information to correct errors or modify the system. "How to Read the Method-of-Operation Diagrams" explains the format of the diagrams and the symbols that are used in the diagrams.

The communications task and checkpoint/restart logic are not documented in this manual. The communications task is documented in the OS/VS2 Job Management Logic PLM, Order No. SY28-0649; checkpoint/restart logic is documented in the OS/VS Checkpoint/Restart Logic PLM Order No. SY24-5159.

Prerequisite Knowledge and Reading

If you do not know the basic concepts of and services provided by the VS2 Supervisor, you should read the following publication:

OS/VS Supervisor Services and Macro Instructions, GC27-6979

Other Publications to Which the Text Refers

The publications listed below are referred to within the section shown in

parentheses. The publications are listed alphabetically according to the first descriptive word in the title.

OS/VS Debugging Guide (Termination),
GC28-0632

OS/VS2 Dynamic Support System Logic (Interruption Supervision), SY28-0679

OS/VS2 IPI and NIP Logic (Virtual Storage Supervision), SY27-7243

OS/VS2 Job Management Logic (Termination), SY28-0620

OS/VS OPEN/CLOSE/EOV Logic (Contents Supervision), SY26-3785

OS/VS2 Planning and Use Guide (Introduction), GC28-0600

OS/VS Recovery Management Support Logic (Interruption Supervision), SY27-7252

OS/VS2 Service Aids Logic (Termination),
GY28-0635

OS/VS TCAM Logic (Termination),
GY30-2039

OS/VS2 TSO Control Program Logic (Timer Supervision and Termination),
SY28-0649

Notice to Reader: No IBM publication order numbers are provided in references to publications in the body of this manual. Please use the list above to find the order number for publications you find mentioned in the text.

HOW THIS MANUAL IS ORGANIZED

This manual, which describes the logic of the VS/2 supervisor, is divided into two volumes. Volume 1 (Sections 1 through 9) uses text, conventional illustrations, and method-of-operation diagrams to explain basic concepts and to describe how the supervisor works. In addition, Volume 1 contains a glossary of terms and acronyms used in this publication. Volume 2 contains tables and other reference material that is to be used in conjunction with Volume 1 to isolate supervisor errors.

The sections in Volume 1 are:

- 1: WHAT THE SUPERVISOR IS AND DOES
Briefly describes the functions performed by the supervisor. This section explains the general operation of the supervisor and describes the relationship of the supervisor to the computer.

The diagrams at the end of this section illustrate how the supervisor processes interruptions and where it passes control to perform the services required by those interruptions. These diagrams are also a visual table of contents for the rest of the diagrams in Volume 1.

- 2: INTERRUPTION SUPERVISION
- 3: TASK SUPERVISION
- 4: CONTENTS SUPERVISION
- 5: PAGING SUPERVISION
- 6: VIRTUAL STORAGE SUPERVISION
- 7: TIMER SUPERVISION
- 8: TERMINATION

Each of these sections (2 through 8) describes one major area of the supervisor: "Interruption Supervision," "Task Supervision," "Contents Supervision," and so on. Each section explains the basic concepts and general logic of the functional area, including descriptions of operational characteristics such as queuing techniques and the use of control blocks.

The descriptive material in each section is followed by a set of method-of-operation diagrams. The first diagram is a table of contents for the detailed diagrams in the set. The set also includes overview diagrams that illustrate the functional flow and

refer you to the more detailed diagrams in the set. These detailed diagrams illustrate the input, processing steps, and output, and they contain symbolic names that tie the processing steps to the program listing. Particularly complex functions are also flowcharted. The flowcharts follow the detailed diagram for that function.

- 9: GLOSSARY
Defines terms and acronyms used in this publication.

The sections in Volume 2 are:

- 10: PROGRAM ORGANIZATION

Program Organization Diagrams

Illustrates the program structure for each function. These diagrams contain module names, routine names, and entry points.

Synopses of Routines

Lists each major routine in the supervisor in alphabetic order and provides a short description of the routine.

- 11: DIRECTORY
Consists of three tables: the "Module Directory," the "Entry Point Directory," and a table of routines invoked by SVC instructions.
- 12: DATA AREAS
Describes the major data areas and control blocks used by supervisor modules.
- 13: DIAGNOSTIC AIDS

Registers on Entry and Exit

Lists the register contents upon entry to and exit from each routine. The entries are arranged alphabetically by entry point name.

Control Blocks Referenced and Set Matrix

Cross-references control blocks to the supervisor modules that reference or set them.

Completion Codes, Wait State Codes, and Messages Tables

Lists completion codes, wait state codes, and messages and identifies the function and the segment of code within the function that caused the code or message to be issued.

HOW TO READ THE METHOD-OF-OPERATION DIAGRAMS

The method-of-operation diagrams illustrate the functions performed by the supervisor. There is a set of these diagrams for each major component. The first diagram in each set is a visual table of contents.

Within each set, the diagrams are arranged in a hierarchy, starting with the least detailed diagram (usually, an overview diagram) and continuing to the most detailed. The detailed diagrams illustrate the input, the processing steps, and the output for each function performed.

The detailed diagrams are read left to right, top to bottom. The input on the

left is labeled and boxed, as is the output on the right. The processing is divided into a series of steps, numbered sequentially. If further explanation of a processing step is needed, that explanation appears in the notes on the page facing the diagram. The notes also contain symbolic names so that you can get to the pertinent code in the program listing as quickly as possible.

Arrows are used to signify data movement, data reference, data modification, and processing flow. The arrow conventions are shown in Figure aa.

Other conventions used in the detailed method-of-operation diagrams are illustrated and explained in Figure ab and Figure ac.




Figure aa. Legend showing meaning of arrows in method-of-operation diagrams.




Figure ab. Sample Method-of-Operation diagram showing the diagramming conventions used in this manual.

Number and name of Method-of-Operation diagram to which Notes apply.

There are no detailed notes for Steps 4 and 5.

Diagram 0.1 Sample Diagram (Module IEAXX)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------------------|
| 1 Notes associated with the portion of the diagram where 1 appears. | | |
| 1 Notes for Step 1. | CBUPDT | IEAPOINT ENPOINT |
| 2 Notes for Step 2. | | |
| 3 Notes for Step 3. | IEAPOINT | RCDBR IEAPNT |
| 5 | IEAPOINT | RTNBR |

Label within the routine at which code for the processing step begins.

Routine that performs Step 1.

The number 5 appears even though there are no notes for Step 5, because there is an identifiable routine name or label associated with the step.

Figure ac. Sample extended-description page for a Method-of-Operation diagram.



Guide to Section Tabs in Volume 1

| | |
|--|--------------|
| SECTION 1: Introduction to the Supervisor, and Virtual Storage Concepts | 1 |
| SECTION 2: Interruption Supervision | 2 |
| SECTION 3: Task Supervision | 3 |
| SECTION 4: Contents Supervision | 4 |
| SECTION 5: Paging Supervision | 5 |
| SECTION 6: Virtual Storage Supervision | 6 |
| SECTION 7: Timer Supervision | 7 |
| SECTION 8: Termination | 8 |
| SECTION 9: Glossary | 9 |
| Index to Volumes 1 and 2 | Index |

In Volume 2: SECTION 10: Program Organization
SECTION 11: Directory
SECTION 12: Data Areas
SECTION 13: Diagnostic Aids
Index to Volumes 1 and 2



| | |
|---|-----|
| SECTION 1: INTRODUCTION TO THE SUPERVISOR AND VIRTUAL STORAGE | |
| CONCEPTS | 1 |
| WHAT THE SUPERVISOR IS AND DOES | 3 |
| Basic Concepts of Virtual Storage Supervision | 3 |
| Concept of Virtual Storage | 3 |
| Translation of Virtual Addresses | 3 |
| Paging | 5 |
| Organization of Virtual Storage | 6 |
| Use of Real Storage | 8 |
| Storage Protection | 9 |
| Interruption Handling | 9 |
| Supervisor Services | 10 |
| Task Supervision | 11 |
| Contents Supervision | 13 |
| Paging Supervision | 14 |
| Virtual Storage Supervision | 15 |
| Timer Supervision | 15 |
| Task Termination | 16 |
| Special Features | 16 |
| Authorized Program Facility | 16 |
| Automatic Priority Grouping | 16 |
| Shared Direct Access Storage Device | 16 |
| System Management Facilities | 16 |
| Time Sharing Option | 16 |
| Time Slicing | 17 |
| Tracing Facilities | 17 |
| Summary of the Supervisor's Role | 17 |
| SECTION 2: INTERRUPTION SUPERVISION | 27 |
| HOW INTERRUPTIONS ARE HANDLED | 29 |
| Input/Output Interruption Handling | 29 |
| SVC Interruption Handling | 30 |
| Saving the Status of the Interrupted Program | 30 |
| Determining Whether the Disabled SVC Routine is in Real Storage | 31 |
| Enabling and Disabling Interruptions | 31 |
| Minor Functions of SVC Interruption Handling | 31 |
| Timer/External Interruption Handling | 32 |
| Program Interruption Handling | 32 |
| Processing for Particular Program Interruptions | 33 |
| Translation Specification Exceptions | 33 |
| Recursion | 33 |
| Event Recording | 33 |
| Page Translation Exceptions | 33 |
| Segment Translation Exceptions | 34 |
| Program Interruptions from SSM (Set System Mask) Instructions | 34 |
| Program-Check Interruptions | 34 |
| Tracing Events | 35 |
| SECTION 3: TASK SUPERVISION | 61 |
| HOW TASKS ARE SUPERVISED | 63 |
| Permanent Tasks | 63 |
| Dynamic Tasks | 63 |
| Creating a Task | 63 |
| The Two TCB Queues | 63 |
| TCB Pointers | 64 |
| Allocating CPU Time to Competing Tasks | 64 |
| Summary of Task Supervision | 65 |
| SECTION 4: CONTENTS SUPERVISION | 163 |

| | |
|---|----------|
| HOW MODULES (CONTENTS) ARE SUPERVISED | .165 |
| Calling the LINK, LOAD, and XCTL Routines | .165 |
| Searching Virtual and Auxiliary Storage | .165 |
| The Job Pack Area | .165 |
| LPA Storage Areas | .166 |
| Time Sharing Link Pack Area | .167 |
| Auxiliary Storage Libraries | .167 |
| SECTION 5: PAGING SUPERVISION | .199 |
| HOW PAGING IS SUPERVISED | .201 |
| Organization of the Paging Supervisor | .201 |
| Entries to the Paging Supervisor | .201 |
| Paging Supervisor Algorithms | .201 |
| The Page Replacement Algorithm | .202 |
| The Task Disablement Algorithm | .202 |
| Page Management | .203 |
| Control Blocks and Tables | .203 |
| External Storage Management | .203 |
| Real Storage Management | .203 |
| Request Management | .204 |
| SECTION 6: VIRTUAL STORAGE SUPERVISION | .395 |
| HOW VIRTUAL STORAGE IS SUPERVISED | .397 |
| Subpools | .397 |
| System Queue Area After Initialization | .401 |
| Allocating Space in the System Queue Area | .402 |
| Allocating Space in a Local System Queue Area | .402 |
| Normal Requests for LSQA Storage | .403 |
| Subpool 233, 243, and 253 Allocation | .403 |
| Subpool 234, 244, and 254 Allocation | .403 |
| Subpool 235, 241, 245 and 255 Allocation | .403 |
| Allocating and Freeing Pages in a System Work Area | .403 |
| Allocating and Freeing Quickcells | .404 |
| Supervising External Page Storage | .404 |
| Allocating Space for a Region | .405 |
| Region Reference-Validity Map | .406 |
| Allocating Space Within a Region | .406 |
| Management of Unallocated Storage Within a Region | .407 |
| Supervision of Allocated Space Within a Region | .407 |
| Processing the Initial Request for Subpool Space | .407 |
| Processing Subsequent Requests for Subpool Space | .408 |
| Processing if the Requested Space is not Available | .408 |
| Recording Storage Usage Information | .409 |
| FREEMAIN Routines | .409 |
| Freeing the Entire Space Assigned to a Region | .409 |
| Freeing Space Within a Region | .409 |
| Freeing Space in an LSQA or the SQA | .410 |
| SECTION 7: TIMER SUPERVISION | .495 |
| HOW TIMER OPERATIONS ARE SUPERVISED | .497 |
| TIME Routine | .497 |
| STIMER Routine | .498 |
| TTIMER Routine | .498 |
| Timer Second-Level Interruption Handler | .498 |
| Timer Queues | .498 |
| SECTION 8: TERMINATION | .519 |
| HOW TASKS ARE TERMINATED | .521 |
| Normal Termination -- EOT (End of Task) | .521 |
| Scheduling Abnormal Termination -- ABTERM | .522 |
| Abnormal Termination -- ABEND | .522 |
| Dumping Specified Areas of Virtual Storage -- SVCDUMP | .523 |
| Dumping Selected Areas of Virtual Storage -- ABDUMP | .523 |

| | |
|---|------|
| STA Services and ASIR (ABEND/STA Interface Routine) | .524 |
| SECTION 9: GLOSSARY OF TERMS AND ABBREVIATIONS | .663 |
| WHAT VS2 TERMS AND ABBREVIATIONS MEAN | .665 |
| Reference Words used in the Entries | .665 |
| Acknowledgment to the American National Standards Institute | .665 |
| GLOSSARY | .666 |
| INDEX | .681 |

ILLUSTRATIONS

Figure 1-1. Translation of a virtual address into a real address . . . 4
Figure 1-2. Explanation of page-out operations. 6
Figure 1-3. Explanation of page-in operations. 7
Figure 1-4. Organization of virtual storage. 8
Figure 1-5. Organization of real storage. 8
Figure 1-6. General flow of the supervisor 10
Figure 1-7. Flow of control after the ATTACH macro instruction is
issued. (Shows typical processing for a supervisor macro -
instruction.) 12
Figure 1-8. Use of the RB queue in passing control to different
programs. 13
Figure 1-9. The contents directory. 14
Figure 2-1. Actions taken by the SVC First-Level and Second-Level
Interruption Handlers to save program status information. 30
Figure 3-1. Permanent TCBS that form the beginning of the task
queue. 63
Figure 3-2. Example of a subtask queue showing how TCB pointers
link a subtask to related subtasks. 64
Figure 3-3. Portion of the task queue showing two subgroups in an
automatic priority group. 65
Figure 3-4. Factors in the dispatching of APG tasks. 66
Figure 3-5. Processing if a requested resource is not in use. . . . 94
Figure 3-6. Processing if a requested resource is in use. 94
Figure 3-7. Return codes for the ENQ routine. 95
Figure 4-1. Important operands in the LINK, LOAD, and XCTL macro
instructions. 165
Figure 4-2. Control blocks for modules in the JPA. 166
Figure 5-1. Movement of Page Frame Table Entries (PFTEs) 204
Figure 6-1. Table showing attributes and uses of subpools. 398
Figure 6-2. VSS control blocks after system initialization. 401
Figure 6-3. An LSQA segment after initialization. 402
Figure 6-4. Control blocks used to allocate storage in the system
work area. 404
Figure 6-5. Virtual storage after allocation of an ISQA and region
for one pageable (V=V) task. 405
Figure 6-6. Virtual storage after allocation of LSQAs and regions
for one pageable task and one nonpageable task. 405
Figure 6-7. Format of the region reference-validity map. 406
Figure 6-8. Control blocks used to manage unallocated storage
within a region. 407
Figure 6-9. Control blocks used to supervise allocated storage
within a region. 408
Figure 7-1. Operation of the task timing queue (for TASK timing). . 499
Figure 7-2. Operation of the clock comparator queue (for REAL and
WAIT timing). 499

| | |
|---|-------|
| Diagram 1.1 Supervisor Overview and Visual Table of Contents for Diagrams | 19 |
| Diagram 1.2 Type-1 SVC Processing Performed by the Supervisor | 22 |
| Diagram 1.3 Types 2, 3, and 4 SVC Processing Performed by the Supervisor | 23 |
| Diagram 2.0 Interruption Supervision Visual Table of Contents | 37 |
| Diagram 2.1 I/O Interruption Handling | 38 |
| Diagram 2.2 Type-1 SVC Interruption Handling | 40 |
| Diagram 2.3 Handling Types 2, 3, and 4 SVC Interruptions | 42 |
| Diagram 2.4 External Interruption Handling | 44 |
| Diagram 2.5 Program Interruption Handling | 46 |
| Diagram 2.6 SSM Interruption Processing | 48 |
| Diagram 2.7 Page Fault Processing | 50 |
| Diagram 2.8 (Steps 1-7) Program-Check Interruption Handling | 52 |
| Diagram 2.8 (Steps 8-12) Program-Check Interruption Handling | 54 |
| Diagram 2.9 PIPIX Routine | 56 |
| Diagram 2.10 Tracing Supervisor Interruptions | 58 |
| Diagram 2.11 Tracing Start I/O Operations | 60 |
| Diagram 3.0 Task Supervision Visual Table of Contents | 68 |
| Diagram 3.1 Overview of Task Supervision | 69 |
| Diagram 3.2 (Steps 1-4) ATTACH Routine | 70 |
| Diagram 3.2 (Steps 5-12) ATTACH Routine | 72 |
| Diagram 3.2 (Steps 13-16) ATTACH Routine | 74 |
| Diagram 3.3 CHAP Routine | 76 |
| Diagram 3.4 EXTRACT Routine | 78 |
| Diagram 3.5 (Steps 1-6) DETACH Routine | 80 |
| Diagram 3.5 (Steps 7-10) DETACH Routine | 82 |
| Diagram 3.6 SPIE Routine | 84 |
| Diagram 3.7 WAIT Routine | 86 |
| Diagram 3.8 (Steps 1-4) POST Routine | 88 |
| Diagram 3.8 (Steps 5-10) POST Routine | 90 |
| Diagram 3.9 ENQ Routine | 92 |
| Diagram 3.10 DEQ Routine | 96 |
| Diagram 3.11 Stage 1 Exit Effector | 124 |
| Diagram 3.12 Stage 2 Exit Effector | 126 |
| Diagram 3.13 (Steps 1-4) Stage 3 Exit Effector | 128 |
| Diagram 3.13 (Steps 5-7) Stage 3 Exit Effector | 130 |
| Diagram 3.14 Exit Routine | 132 |
| Diagram 3.15 Type-1 Exit Routine | 146 |
| Diagram 3.16 Task Switch Routine | 148 |
| Diagram 3.17 Dispatcher | 150 |
| Diagram 3.18 STATUS Routine | 152.8 |
| Diagram 3.19 Validity Check Routine | 154 |
| Diagram 3.20 TESTAUTH Routine | 156 |
| Diagram 3.21 MODESET Routine | 158 |
| Diagram 3.22 System Task ABEND Recovery (STAR) Exit Routine of the System Error Task | 160 |
| Diagram 4.0 Contents Supervision Visual Table of Contents | 168 |
| Diagram 4.1 Overview of Contents Supervision | 169 |
| Diagram 4.2 (Steps 1-4) LINK Routine | 170 |
| Diagram 4.2 (Steps 5-7) LINK Routine | 172 |
| Diagram 4.3 Routing to Searching Routines | 174 |
| Diagram 4.4 IEAVMSR: Searching the LPA Directory | 176 |
| Diagram 4.5 BLDL/Program Fetch Interface | 178 |
| Diagram 4.6 SYNCH Routine | 180 |
| Diagram 4.7 LOAD Routine | 182 |
| Diagram 4.8 XCTL Routine | 184 |
| Diagram 4.9 DELETE Routine | 186 |
| Diagram 4.10 IDENTIFY Routine | 188 |
| Diagram 4.11 Overlay Supervisor | 190 |
| Diagram 4.12 (Steps 1-7) Program Fetch | 192 |
| Diagram 4.12 (Steps 8-15) Program Fetch | 196 |

| | | |
|--------------|---|------|
| Diagram 5.0 | Paging Supervisor Visual Table of Contents | .207 |
| Diagram 5.1 | Missing Page Interruption Processing | .210 |
| Diagram 5.2 | Queued (Delayed) Request Processing - Paging Task | .211 |
| Diagram 5.3 | Page I/O Interruption Processing | .212 |
| Diagram 5.4 | Page SVC Interruption Processing | .215 |
| Diagram 5.5 | Branch Entry Page Processing | .217 |
| Diagram 5.6 | (Steps 1-5) Real Storage Allocation Routine (Allocating a Page Frame) | .218 |
| Diagram 5.6 | (Steps 6-11B) Real Storage Allocation Routine (Allocating a Page Frame) | .220 |
| Diagram 5.6 | (Steps 11C-15) Real Storage Allocation Routine (Allocating a Page Frame) | .222 |
| Diagram 5.7 | (Steps 1-3) Real Storage Reclamation Subroutine (Reclaiming a Page Frame) | .224 |
| Diagram 5.7 | (Steps 4-5) Real Storage Reclamation Subroutine (Reclaiming a Page Frame) | .226 |
| Diagram 5.8 | SQA/LSQA Allocation Routine (Allocating a Page Frame for the SQA or an LSQA) | .228 |
| Diagram 5.9 | Reserve Replenish Queue Processor | .230 |
| Diagram 5.10 | V=R Allocation Routine (Allocating Page Frames for a V=R Region) | .234 |
| Diagram 5.11 | V=R Release Routine (Allocating an Intercepted Page to a V=R Region) | .236 |
| Diagram 5.12 | V=R Region Free Routine (Freeing a V=R Region) | .238 |
| Diagram 5.13 | V=R Flush Routine (Attempting to Get Needed V=R Page Frames) | .240 |
| Diagram 5.14 | Move Page Routine | .242 |
| Diagram 5.15 | (Steps 1-3) Page Replacement Routine | .244 |
| Diagram 5.15 | (Steps 4-5) Page Replacement Routine | .246 |
| Diagram 5.16 | Page Replacement - Allocation Scheduling and Root Exit Processing | .248 |
| Diagram 5.17 | PFTE Enqueue Routine | .250 |
| Diagram 5.18 | PFTE Dequeue Routine | .252 |
| Diagram 5.19 | Task Disablement Algorithm and Threshold Checking | .254 |
| Diagram 5.20 | Page Service Interface Routine | .256 |
| Diagram 5.21 | (Steps 1-2) FIX/LOAD Subroutine | .258 |
| Diagram 5.21 | (Steps 3-5) FIX/LOAD Subroutine | .260 |
| Diagram 5.21 | (Steps 6-10) FIX/LOAD Subroutine | .262 |
| Diagram 5.21 | (Steps 11-12) FIX/LOAD Subroutine | .264 |
| Diagram 5.21 | (Steps 13-17) FIX/LOAD Subroutine | .266 |
| Diagram 5.21 | (Step 18) FIX/LOAD Subroutine | .268 |
| Diagram 5.21 | (Steps 19-21) FIX/LOAD Subroutine | .270 |
| Diagram 5.22 | (Steps 1-6) FREE Subroutine | .274 |
| Diagram 5.22 | (Steps 7-9) FREE Subroutine | .276 |
| Diagram 5.22 | (Steps 10-12) FREE Subroutine | .278 |
| Diagram 5.23 | Fast Fix Routine | .280 |
| Diagram 5.24 | FIX/LOAD Asynchronous Completion Routine | .282 |
| Diagram 5.25 | Delay Post Queue Handler | .284 |
| Diagram 5.26 | FOE Merge Routine | .286 |
| Diagram 5.27 | Find Page Routine | .288 |
| Diagram 5.28 | Page I/O Post and Task Post Queue Processor | .290 |
| Diagram 5.29 | Page I/O Post - Page-out, Page-in, and Notification Subroutines | .292 |
| Diagram 5.30 | Release Routine (User SVC) (Releasing Real and External Page Storage) | .294 |
| Diagram 5.31 | Release Routine (Supervisor Branch) (Releasing Real and External Page Storage) | .296 |
| Diagram 5.32 | (Steps 1-6) Release Routine (Branch) (Releasing Real and External Page Storage) | .298 |
| Diagram 5.32 | (Steps 7-15) Release Routine (Branch) (Releasing Real and External Page Storage) | .300 |
| Diagram 5.33 | Release - Subroutines for Searching PCBs and Freeing Real Storage | .302 |
| Diagram 5.34 | Create Page Table Routine | .304 |
| Diagram 5.35 | Destroy Page Table Routine | .306 |
| Diagram 5.36 | Swap Control Routine | .308 |
| Diagram 5.37 | Swap-in Set-up Subroutine | .310 |

| | |
|--|------|
| Diagram 5.38 (Steps 1-7) Swap-in Completion Routines for Stages 1, 3, and 4 | .314 |
| Diagram 5.38 (Steps 8-10) Swap-in Completion Routines for Stages 1, 3, and 4 | .316 |
| Diagram 5.39 (Steps 1-3B) Swap-in Completion Subroutine | .318 |
| Diagram 5.39 (Steps 3C-5) Swap-in Completion Subroutine | .320 |
| Diagram 5.39 (Steps 6-7) Swap-in Completion Subroutine | .322 |
| Diagram 5.40 (Steps 1-6) Swap-out Control Subroutine | .324 |
| Diagram 5.40 (Steps 7-12) Swap-out Control Subroutine | .326 |
| Diagram 5.41 Swap-out Completion Routine | .328 |
| Diagram 5.42 (Steps 1-5) Swap-out - CMPLOUT Subroutine (Deciding Which Pages Are To Be Swapped Out) | .330 |
| Diagram 5.42 (Steps 5-6) Swap-out - CMPLOUT Subroutine (Deciding Which Pages Are To Be Swapped Out) | .332 |
| Diagram 5.43 (Steps 1-3) Swap-out - External Address Assignment Subroutines | .334 |
| Diagram 5.43 (Steps 4-5) Swap-out - External Address Assignment Subroutines | .336 |
| Diagram 5.44 (Steps 1-6) Page I/O Supervisor | .338 |
| Diagram 5.44 (Steps 7-12) Page I/O Supervisor | .340 |
| Diagram 5.45 (Steps 1-7) Page I/O Supervisor - Subroutines for Building and Queuing Channel Programs | .342 |
| Diagram 5.45 (Steps 8-13) Page I/O Supervisor - Subroutines for Building and Queuing Channel Programs | .344 |
| Diagram 5.45 (Steps 14-20) Page I/O Supervisor - Subroutines for Building and Queuing Channel Programs | .346 |
| Diagram 5.46 Program Check Interruption Extension | .348 |
| Diagram 5.47 Real to Virtual Address Translation Routine | .350 |
| Diagram 5.48 Move PCB Routine | .352 |
| Diagram 5.49 Build PCB Routine | .354 |
| Diagram 5.50 Relate PCB Routine | .356 |
| Diagram 5.51 Release Queue Suppression Routine | .358 |
| Diagram 5.52 Move/Build/Relate PCB - Subroutines for Queuing and Dequeuing PCBs | .360 |
| Diagram 5.53 Queue Scanner (Paging Task) | .362 |
| Diagram 5.54 Paging Supervisor Error Recorder | .364 |
| Diagram 5.55 Paging Supervisor Appendages (Channel End, Abnormal End) | .366 |
| Diagram 5.56 Paging Supervisor Appendages - Subroutines for Freeing Resources and Handling Errors | .368 |
| Diagram 5.57 Termination Interface and Page Hook Routines | .370 |
| Diagram 5.58 FIX Quiesce and Purge Routines | .372 |
| Diagram 5.59 (Steps 1-5) FIX Restore Routine | .374 |
| Diagram 5.59 (Steps 6-8) FIX Restore Routine | .376 |
| Diagram 5.60 (Steps 1-5) Subroutines for Purging PCBs | .378 |
| Diagram 5.60 (Steps 6-7) Subroutines for Purging PCBs | .380 |
| Diagram 5.60 (Steps 8-11) Subroutines for Purging PCBs | .382 |
| Diagram 5.61 Swap SVC Interface Routine | .384 |
| Diagram 5.62 Migration Routine | .386 |
| Diagram 5.63 (Steps 1-3) Auxiliary Storage Manager (Handling External Page Storage) | .388 |
| Diagram 5.63 (Steps 4-7) Auxiliary Storage Manager (Handling External Page Storage) | .390 |
| Diagram 5.63 (Steps 8-11) Auxiliary Storage Manager (Handling External Page Storage) | .392 |
| Diagram 6.0 Virtual Storage Supervision Visual Table of Contents | .411 |
| Diagram 6.1 Overview of GETMAIN and FREEMAIN | .412 |
| Diagram 6.2 (Steps 1-5) Overview of Allocating Storage | .414 |
| Diagram 6.2 (Steps 6-10) Overview of Allocating Storage | .416 |
| Diagram 6.3 Processing Subpools | .418 |
| Diagram 6.4 Allocating Storage for Control Blocks | .420 |
| Diagram 6.5 Creating an SPQE | .422 |
| Diagram 6.6 Searching FBQEs | .424 |
| Diagram 6.7 Searching FQEs | .426 |
| Diagram 6.8 Updating FQEs to Allocate Space | .428 |
| Diagram 6.9 Purging Modules | .430 |
| Diagram 6.10 Updating the TCT | .432 |
| Diagram 6.11 Allocating LSQA Segments | .434 |

| | | |
|--------------|---|------|
| Diagram 6.12 | Initializing LSQA Quickcell Areas | .436 |
| Diagram 6.13 | Allocating a Quickcell | .438 |
| Diagram 6.14 | (Steps 1-5) Allocating a Region | .440 |
| Diagram 6.14 | (Steps 6-10) Allocating a Region | .442 |
| Diagram 6.15 | (Steps 1-4) Allocating a Specific Region | .444 |
| Diagram 6.15 | (Steps 5-9) Allocating a Specific Region | .446 |
| Diagram 6.16 | Allocating a Specific V=R Region | .447 |
| Diagram 6.17 | Allocating a Nonspecific V=V Region | .448 |
| Diagram 6.18 | Allocating a Nonspecific V=R Region | .450 |
| Diagram 6.19 | Unsuccessful Virtual Region Allocation | .452 |
| Diagram 6.20 | Allocating a SWA Segment | .454 |
| Diagram 6.21 | Allocating a SWA Page | .456 |
| Diagram 6.22 | Allocating 4K or More | .458 |
| Diagram 6.23 | Monitoring Batch Processing Storage | .460 |
| Diagram 6.24 | Monitoring TSO Storage | .462 |
| Diagram 6.25 | Out-of-Storage Processing | .464 |
| Diagram 6.26 | Error Processing for GETMAIN/FREEMAIN | .466 |
| Diagram 6.27 | Overview of Releasing Storage | .468 |
| Diagram 6.28 | Freeing a Subpool | .470 |
| Diagram 6.29 | Freeing Storage Within a Region | .472 |
| Diagram 6.30 | Freeing More than 4K | .474 |
| Diagram 6.31 | Freeing Storage in the SQA or an LSQA | .476 |
| Diagram 6.32 | Freeing Space for an LSQA | .478 |
| Diagram 6.33 | Freeing Space for a Region | .480 |
| Diagram 6.34 | Locating an FQE to Free Space | .482 |
| Diagram 6.35 | Updating an FQE to Free Space | .484 |
| Diagram 6.36 | Freeing 4K Blocks | .486 |
| Diagram 6.37 | Freeing a Quickcell | .488 |
| Diagram 6.38 | Freeing a SWA Segment | .490 |
| Diagram 6.39 | Freeing a SWA Page | .491 |
| Diagram 6.40 | Monitoring the Release of External Pages | .492 |
| Diagram 7.0 | Timer Supervision Visual Table of Contents | .500 |
| Diagram 7.1 | Overview of Timer Supervision | .501 |
| Diagram 7.2 | TIME Routine | .502 |
| Diagram 7.3 | STIMER Routine | .504 |
| Diagram 7.4 | TTIMER Routine | .506 |
| Diagram 7.5 | (Steps 1-6) Timer Second-Level Interruption Handler | .508 |
| Diagram 7.5 | (Steps 7-8) Timer Second-Level Interruption Handler | .510 |
| Diagram 7.5 | (Step 9) Timer Second-Level Interruption Handler | .512 |
| Diagram 7.6 | Timer Enqueue Routine | .514 |
| Diagram 7.7 | Timer Dequeue Routine | .516 |
| Diagram 8.0 | Termination Visual Table of Contents | .525 |
| Diagram 8.1 | Overview of Termination | .526 |
| Diagram 8.2 | Overview of EOT Routines | .527 |
| Diagram 8.3 | (Steps 1-5E) EOT Mainline Processing | .528 |
| Diagram 8.3 | (Steps 5F-9) EOT Mainline Processing | .530 |
| Diagram 8.4 | Erase TCB Subroutine | .532 |
| Diagram 8.5 | (Steps 1-8) Dequeue TCB Subroutine | .534 |
| Diagram 8.5 | (Steps 9-13) Dequeue TCB Subroutine | .536 |
| Diagram 8.6 | Purge TAXEs Subroutine | .538 |
| Diagram 8.7 | Purge Timer Subroutine | .540 |
| Diagram 8.8 | Release Loaded Programs Subroutine | .542 |
| Diagram 8.9 | Release Storage Subroutine | .544 |
| Diagram 8.10 | Overview of the ABTERM Routines | .546 |
| Diagram 8.11 | ABTERM Prologue | .548 |
| Diagram 8.12 | (Steps 1-8A) Mainline ABTERM Processing | .550 |
| Diagram 8.12 | (Steps 8B-9D) Mainline ABTERM Processing | .552 |
| Diagram 8.12 | (Steps 9E-9L) Mainline ABTERM Processing | .554 |
| Diagram 8.13 | Overview of the ABEND Routine | .556 |
| Diagram 8.14 | (Steps 1-9) ABEND Initialization Phase | .558 |
| Diagram 8.14 | (Steps 10-13) ABEND Initialization Phase | .560 |
| Diagram 8.15 | (Steps 1-10) ABEND Interface with ASIR | .562 |
| Diagram 8.15 | (Steps 11-14) ABEND Interface with ASIR | .564 |
| Diagram 8.16 | (Steps 1-9) ABEND Initial Housekeeping Phase | .566 |
| Diagram 8.16 | (Steps 10-16) ABEND Initial Housekeeping Phase | .568 |
| Diagram 8.16 | (Steps 17-24) ABEND Initial Housekeeping Phase | .570 |
| Diagram 8.17 | Mainline ABEND Processing | .572 |
| Diagram 8.18 | ABEND Open Phase | .574 |

| | |
|---|------|
| Diagram 8.19 (Steps 1-5) ABEND ABDUMP Phase | .576 |
| Diagram 8.19 (Steps 6-11) ABEND ABDUMP Phase | .578 |
| Diagram 8.20 (Steps 1-9) ABEND Close Phase | .580 |
| Diagram 8.20 (Steps 10-19) ABEND Close Phase | .582 |
| Diagram 8.20 (Steps 20-26) ABEND Close Phase | .584 |
| Diagram 8.21 (Steps 1-7) ABEND Final Housekeeping Phase | .586 |
| Diagram 8.21 (Steps 8-14) ABEND Final Housekeeping Phase | .588 |
| Diagram 8.22 ABEND Must-Complete Phase | .592 |
| Diagram 8.23 (Steps 1-8) ABEND Critical Error Phase | .596 |
| Diagram 8.23 (Steps 9-16) ABEND Critical Error Phase | .598 |
| Diagram 8.24 ABEND Recursion Phase | .600 |
| Diagram 8.25 Overview of the SVCDUMP and ABDUMP Routines | .603 |
| Diagram 8.26 (Steps 1-6) SVCDUMP Routine | .604 |
| Diagram 8.26 (Steps 7-12) SVCDUMP Routine | .606 |
| Diagram 8.27 (Steps 1-7) ABDUMP Mainline Processing | .608 |
| Diagram 8.27 (Steps 8-12) ABDUMP Mainline Processing | .610 |
| Diagram 8.27 (Steps 13-23) ABDUMP Mainline Processing | .612 |
| Diagram 8.28 ABDUMP - Formatting the Header and PSW | .614 |
| Diagram 8.29 ABDUMP - Formatting Control Blocks I | .616 |
| Diagram 8.30 ABDUMP - Formatting Control Blocks II | .618 |
| Diagram 8.31 ABDUMP - Formatting QCBs | .620 |
| Diagram 8.32 ABDUMP - Displaying the Save Area | .622 |
| Diagram 8.33 ABDUMP Interface Routine | .624 |
| Diagram 8.34 ABDUMP - Displaying the Nucleus | .626 |
| Diagram 8.35 ABDUMP - Displaying Registers | .628 |
| Diagram 8.36 ABDUMP - Formatting Trace Data | .630 |
| Diagram 8.37 ABDUMP - Displaying Subpools | .632 |
| Diagram 8.38 ABDUMP OUTPUT, OUTPUT5, and PRINT Routines | .634 |
| Diagram 8.39 ABDUMP FORMAT and FORMAT01 Routines | .636 |
| Diagram 8.40 ABDUMP FORMAT20 and FORMAT22 Routines | .638 |
| Diagram 8.41 ABDUMP FORMET Routine | .640 |
| Diagram 8.42 Overview of the STA Services and ASIR Routines | .642 |
| Diagram 8.43 (Steps 1-3) STA Services Routine | .644 |
| Diagram 8.43 (Step 4) STA Services Routine | .646 |
| Diagram 8.43 (Steps 5-6) STA Services Routine | .648 |
| Diagram 8.44 (Steps 1-8) ASIR Phase 1 | .650 |
| Diagram 8.44 (Steps 9-12) ASIR Phase 1 | .652 |
| Diagram 8.45 ASIR Phase 2 | .654 |
| Diagram 8.46 (Steps 1-6) ASIR Phase 3 | .656 |
| Diagram 8.46 (Steps 7-14) ASIR Phase 3 | .658 |
| Diagram 8.47 ASIR Phase 4 | .660 |

CHARTS

| | |
|--|------|
| Chart 3-1. ENQ/DEQ/RESERVE | . 98 |
| Chart 3-2. Exit routine | .135 |
| Chart 3-3. Dispatcher | .152 |
| Chart 5-1. Reserve Replenish Queue Processor | .232 |
| Chart 8-1. REMOVB Subroutine | .590 |
| Chart 8-2. MCQEL Subroutine | .594 |



Introduction to the Supervisor,
and Virtual Storage Concepts

WHAT THE SUPERVISOR IS AND DOES..... 3
Basic Concepts of Virtual Storage Supervision..... 3
 Concept of Virtual Storage..... 3
 Translation of Virtual Addresses..... 3
 Paging..... 5
Organization of Virtual Storage..... 6
Use of Real Storage..... 8
Storage Protection..... 9
Interruption Handling..... 9
Supervisor Services..... 10
 Task Supervision..... 11
 Contents Supervision..... 13
 Paging Supervision..... 14
 Virtual Storage Supervision..... 15
 Timer Supervision..... 15
 Task Termination..... 16
Special Features..... 16
 Authorized Program Facility..... 16
 Automatic Priority Grouping..... 16
 Shared Direct Access Storage Device..... 16
 System Management Facilities..... 16
 Time Sharing Option..... 16
 Time Slicing..... 17
 Tracing Facilities..... 17
Summary of the Supervisor's Role..... 17
Method of Operation Diagrams for Section 1..... 19



The VS2 supervisor is one part of the control program of the IBM OS/VS2 Operating System; it controls the basic computing system and programming resources needed to perform several data processing tasks concurrently. The supervisor manages real (main) storage and auxiliary storage so that problem programs can occupy and use an address range greater than the address range of real storage. This address space is called virtual storage.

Job steps, designated by the job management routines as tasks, are carried out under the control of the supervisor, which allocates needed resources on the basis of priorities. The supervisor assigns the resources to perform tasks, keeps track of all such assignments, and ensures that the resources are freed upon task completion. If one resource is required by several tasks, the supervisor queues requests for the resource and controls use of the resource. By handling competing demands for resources and by controlling the execution of programs, the supervisor ensures more efficient use of the central processing unit, real storage, auxiliary storage, system and user programs, and other system resources.

Besides the supervisor, the control program consists of the job management, input/output supervision, data management, and recovery management components. The entire control program is introduced in the VS2 Planning and Use Guide.

BASIC CONCEPTS OF VIRTUAL STORAGE SUPERVISION

A virtual storage system introduces a number of new machine and programming concepts. Among these are:

- The concept of virtual storage as opposed to real storage.
- The concept of translating addresses from virtual addresses to real addresses.
- The concept of paging, which is the process of moving fixed-size pages of code and data into and out of real storage.

These concepts are described in the following subsections.

CONCEPT OF VIRTUAL STORAGE

The VS2 supervisor manages virtual storage so that users can effectively use virtual address space as though it were real storage. The virtual storage address space is divided into blocks of 4,096 bytes (4K) called pages. These pages may reside in external page storage (the portion of auxiliary storage used to store pages), in real storage, or both. The pages are transferred into and out of real storage as needed by the system or the users' programs. This process is called paging.

When a program refers to a virtual address, that virtual address is translated by relocation hardware into its corresponding real storage address. If the page containing that virtual address is not in real storage, the CPU generates a page translation exception (a missing page interruption). This interruption notifies the supervisor to bring in the needed page from external page storage. The process of bringing a page into real storage is called a page-in. The entire virtual address translation and paging process are transparent to the problem program, allowing the programmer to use the virtual address space as though it were real storage.

When a page is no longer needed in real storage, it is moved to external page storage to make real storage available for another page. This process is called a page-out. The page is moved to external page storage only if it has been changed; otherwise, it is merely overlaid when a new page is read into storage.

TRANSLATION OF VIRTUAL ADDRESSES

As the CPU executes instructions, the system uses dynamic address translation, a System/370 hardware feature, to translate each virtual address into its real storage equivalent. If the virtual address does not have a real storage equivalent (that is, if the page containing the address is not in real storage), the CPU generates an interruption notifying the supervisor that a page must be brought from external page storage into real storage. Translation occurs only when virtual storage is addressed by the CPU. The entire process is automatic. Storage references by channels for I/O operations are not subject to the translation process.

To facilitate address translation, virtual storage is logically divided in 64K blocks called segments. There are 256 such segments. Each segment is divided into sixteen 4K blocks called pages. This organization enables the dynamic address translation feature to use a two-level table-lookup process to determine the real storage address.

The first-level table used for address translation is the segment table. It contains an entry for each 64K segment of virtual storage. Each segment table entry points to a page table, which is the second-level table used for address translation. Each page table contains 16 entries, one for each 4K page in the segment. The page table entry contains the address of the page in real storage (the first 12 bits of the final translated address). Because each page must reside on a 4K boundary, the last 12 bits of the page address are always zero.

Figure 1-1 shows the translation of a sample virtual address. The virtual address is divided into three parts: the segment number, the page number, and the in-page displacement (number of bytes the address is displaced from the beginning of the page). The dynamic address translation feature translates each virtual address as the CPU executes instructions. To begin the process, the translation feature obtains the origin of the segment table (xxx000 in the example) from a control register called the segment table origin register (step 1 in Figure 1-1). This control register is initialized by the nucleus initialization program, which builds the segment table. The translation feature then uses the segment number (X'DE' in the example) of the virtual address to determine the entry in the segment table for the segment in which that virtual address resides.

The segment table entry (at location xxx378 in the example) points to a page




Figure 1-1. Translation of a virtual address into a real address.

table (at location 00FB00 in the example). The page table contains 16 entries, one for each page in the segment. The translation feature uses the page number (X'C' in the example) of the virtual address to determine which page in the segment contains the virtual address (step 2). This number is used to calculate the address of the page table entry for that page (X'00FB18' in the example). The page table entry contains the real storage address for that page (the first 12 bits of the desired real storage address). As mentioned earlier, a page, when in real storage, must reside on a 4K boundary. Thus, the last 12 bits of the real storage address for a page are zeros.

The in-page displacement portion of the virtual address (X'246' in the example) is appended to the 12-bit address in the page table entry to obtain the desired real storage address (step 3). The CPU then uses the real storage address as it executes instructions.

If the page table entry is flagged invalid, the CPU generates a page translation exception. The page translation exception is a program interruption (code X'11') and indicates that the page containing the virtual address is not in real storage. This interruption (also called a missing page interruption) indicates that the page must be transferred from external page storage to real storage.

If the segment table entry is marked invalid, the CPU generates a segment translation exception. This exception is a program interruption (code X'10') and indicates that: (1) no page table has been created for the segment, or (2) the virtual address being translated is protected from the task referencing it (see "Storage Protection" later in this section).

If, during the translation process, the dynamic address translation feature cannot locate the segment table, the segment table entry, or the page table, the CPU generates a translation specification error. The translation specification error is a program interruption (code X'12'). It indicates that a control program or hardware failure has prevented translation of the virtual address. See Diagram 1.1 to see how missing page page interruptions, segment translation errors, and translation specification errors are processed.

PAGING

In the VS2 system, a program normally executes with only some of its pages in

real storage. The specific pages needed at any given time depend upon the structure and addressing pattern of the program. When a page is needed, it is brought into real storage. When no longer needed, it is released or transferred to external page storage. As mentioned earlier, this transfer of pages between real storage and external storage is called paging.

As an instruction is executed, the virtual addresses are translated as explained in the preceding subsection, "Translation of Virtual Addresses". If a virtual address that is being translated resides in a page not in real storage, the CPU generates a missing page interruption. This interruption notifies the paging supervisor, a set of paging routines in the VS2 supervisor, that a page must be brought into real storage (paged in).

When real storage is needed for a page being paged in, the real storage is made available by the paging supervisor. The paging supervisor selects what it determines to be the least needed page and makes the real storage it occupies available for the page-in. If the selected page in real storage was modified during execution, it is actually written out to external page storage (paged out). (The hardware maintains a bit in the storage key that indicates whether the contents of a page frame have been changed.) If the page was not modified and an exact copy of the page already exists on external page storage, the page is not written out; it is merely overlaid by the incoming page.

The paging supervisor maintains three sets of tables to keep track of all pages. The first two sets of tables, the segment tables and the page tables, are used for dynamic address translation. The paging supervisor uses a third table, the external page table, to keep track of all pages on external page storage. For every page table entry there is a corresponding external page table entry which contains the external page storage address at which that page is recorded on a paging device.

The VS2 supervisor does not maintain an image of virtual storage. The pages of virtual storage are actually in real storage, on external storage, or both. They are not stored in contiguous locations or in any sequential order. They are placed in real storage wherever a page frame is available; they are stored on external page storage wherever a page slot is available. The three sets of tables, which are organized according to page addresses, record the physical location of each page.




Figure 1-2. Explanation of page-out operations.

Figures 1-2 and 1-3 illustrate the paging process using a virtual storage of eight pages and a real storage of 24K bytes (a real storage large enough for six pages). Real storage is logically divided into 4K blocks called page frames, and each page frame is on a 4K boundary. In the example, real storage consists of six page frames. For purposes of this illustration, the pages are numbered. In the VS2 system, the pages are identified by their page addresses.

ORGANIZATION OF VIRTUAL STORAGE

In its simplest form, virtual storage consists of nothing but address space -- the total 16,277,216 addressable bytes in the system. More concretely, virtual storage consists of pages fixed in real storage, pages stored on the paging devices, and various parameters and control information in the supervisor.

It is the parameters and control information that give form and organization to what otherwise seems to be an amorphous thing called virtual storage.

The system must reserve certain portions of the total address space for specific purposes (for example, space must be reserved for the system nucleus, for the fixed link pack area modules and BIDI entries, and for a minimum system queue area in which to build system control blocks).

The supervisor must also know how much address space can be used for other purposes, such as how much space can be allocated to nonpageable (V=R) tasks and how much to pageable (V=V) tasks.


And, while the system is running, the supervisor must keep track of how much storage is being used for the different purposes, and it must ensure that the limits on the different areas are not exceeded.

For these reasons, the supervisor divides the virtual address space into distinct sections. Each section is reserved for a particular purpose, and whenever

When an executing program refers to a virtual address that is not in real storage, the virtual address cannot be translated to a real address, and a missing page interruption is generated. Control is given to the paging supervisor. The paging supervisor first attempts to reclaim the page. If the needed page occupies a page-in but that page frame has not yet been re-used, the page is reclaimed and a page-in is avoided. The paging supervisor merely updates the page table entry for the reclaimed page, and removes the page frame from the available list (called the available page queue). Page 4, for example, could be reclaimed.

In this illustration, the executing program has referred to a virtual address in Page 3. Since Page 3 was not in real storage (see Figure 1-2), a copy of that page was paged into the page frame formerly occupied by Page 8. The page table entry for Page 3 was updated so that it now contains the real storage address of the page frame now occupied by Page 3. The needed page is now in real storage and when the interrupted program regains control, it can continue executing.

The first time a page is referred to, a page-in is not required. There is no associated page on external page storage. The paging supervisor merely allocates an available page and optionally, clears it.



• Figure 1-3. Explanation of page-in operations.

storage is requested for that purpose, the storage is allocated from the section of virtual address space reserved for that purpose. The size of each section is established during nucleus initialization and is based on parameters received by the system at that time.

The space for one section may exist totally in real storage (as it does for the system nucleus), or it may be a combination of real storage space and pages on paging devices (as it does for a pageable task). Thus, some sections are fixed in real storage and other sections are paged.

Figure 1-4 illustrates the organization of virtual storage. Keep in mind that the illustration depicts the way in which virtual storage looks when all the pages are laid out sequentially. The VS2 supervisor keeps no such image. To construct this image after the system is in operation, you would have to sort through, combine, and order the pages in real storage and external storage using the page tables and other control information as a guide.

The SQA (system queue area) is reserved for non-job-oriented and non-job-step-

oriented control blocks and tables (such as the segment tables) that are maintained by the control program. It is reserved in segment multiples. As long as an SQA page is allocated for use, it is nonpageable and is usually fixed in the high end of real storage. The number of SQA pages fixed in real storage increases and decreases to meet the needs of the system.

The pageable IPA (pageable link pack area) contains selected reenterable routines that can be used concurrently by all tasks in the system. It is pageable and the fixed link pack area is an extension of this area (see below).

The pageable BLDL table contains the list of directory entries for the SYS1.LINKLIB data set. The pageable BLDL table can exist only if the user does not specify a fixed BLDL table.

The master scheduler region is used by the master scheduler task and the communications task.




Figure 1-4. Organization of virtual storage.

The master scheduler LSQA is the local system queue area for the master scheduler. (The local system queue area is explained below.)

The dynamic area is used for execution of user and system tasks. The area is divided into two parts; the part below the V=R LIMIT is used for nonpageable regions and the area above the line is used for pageable regions. Regions for nonpageable (V=R) tasks are allocated from the lower part, and regions for pageable (V=V) tasks are allocated from the upper part.

An LSQA (local system queue area) is reserved for each initiator, in the high end of the dynamic area. It is allocated in segment multiples. Each LSQA is used to store job-oriented or job-step-oriented control blocks, including the queues of control blocks that contain the information necessary to keep track of the free and allocated space within the region. The LSQA also contains the page tables and the external page tables for the region. Pages allocated in each LSQA are fixed in real storage and their number increases and decreases to meet the needs of the job or job step.

At system initialization, the user can set the V=R limit by specifying the size of the dynamic area to be reserved for nonpageable (V=R) regions. Problem programs that cannot be paged during execution must occupy V=R regions. These regions are allocated pages below the V=R limit. The virtual addresses of these pages have real

storage equivalents. The region is fixed in real storage at these identical real storage addresses, thus ensuring that a missing page interruption never occurs and that a virtual address in that region is identical to the real storage address after translation. Pages for V=V regions are allocated from the dynamic area above the V=R limit.

The fixed BLDL table is a BLDL table that the user has specified to be fixed in real storage. It is nonpageable and the virtual and real storage addresses are identical. A system contains either a fixed BLDL table or a pageable BLDL table, but not both.

The fixed LPA (fixed link pack area) is present only if the operator specifies it at IPL time. It is an extension of the pageable link pack area and is searched first (that is, before the pageable link pack area). It is not pageable and its virtual and real storage addresses are identical.

The system nucleus contains the control program routines that must be permanently fixed in real storage. The nucleus is not paged and begins at virtual address zero. Its virtual and real addresses are identical.

USE OF REAL STORAGE

Figure 1-5 shows the organization of real storage. Page frames in the fixed area contain the system nucleus, the fixed link pack area, and the fixed BLDL table. The real storage addresses of the page frames and the virtual addresses of the pages are identical. The pages are not paged out of real storage, the page frames are not eligible for use by other pages, and copies of the pages are not kept on external page storage.




Figure 1-5. Organization of real storage.

All page frames in the rest of real storage are eligible for paging. However, pages allocated for the SQA (system queue area) or an LSQA (local system queue area) must reside in real storage until they are no longer needed. Thus, page frames containing SQA or LSQA pages are not eligible for paging until those pages are freed. Copies of SQA and LSQA pages are not kept in external page storage (except LSQA pages for TSO regions).

Pages for all pageable programs can use the page frames in the pageable area. These pages are paged out of real storage, the page frames are eligible for use by other pages, and copies of the pages are kept in external page storage. The virtual addresses and the real storage addresses are probably different.

The V=R limit established for virtual storage also applies to real storage. If the user requests a V=R region for a non-pageable task, the pages for that region reside in the page frames below the V=R limit. The pages of the nonpageable program occupy the page frames whose addresses are the same as the virtual addresses of the pages that they contain. The virtual and the real addresses are identical. The pages are not paged out of real storage, the page frames are not eligible for use by other pages until the V=R region is freed, and copies of the pages are not kept on external page storage. When page frames below the V=R limit are not being used for V=R regions, they are eligible for use by other pages. However, if a page that does not belong to a V=R region must be long-fixed in real storage, the supervisor attempts to place that page in a page frame above the V=R limit. In so doing, the supervisor avoids page-frame allocation that inhibits allocation of V=R regions.

STORAGE PROTECTION

Storage protection is a feature that prevents unauthorized access to virtual storage by all except the intended users. The larger addressable storage of the VS2 system allows users to start more than 15 regions, and consequently, storage protection has been extended to cover the additional number of regions. The VS2 system still uses the 16 standard protection keys. It supplements this key protection with a segment validation process.

Key-0 programs have access to all allocated areas of virtual storage. Non-key-0 programs have read-only access to the shared areas of the system (for example, the system nucleus, the SQA segments, and LSQA segments) and full access to their own regions.

System programs (such as the supervisor or data management routines) are assigned protection key 0. Nonpageable programs are assigned protection keys 2 through 15. (Thus the user can run a maximum of 14 non-pageable programs at any one time.) All pageable programs are assigned protection key 1. If a pageable or nonpageable user program attempts to reference fetch-protected or non-key-0 virtual storage assigned to another nonpageable program, the system generates a storage protection interruption. The protection keys prevent nonpageable programs from referencing the non-key-0 areas of all pageable programs and other nonpageable programs. They also protect all pageable programs from all non-pageable programs.

Since all pageable programs are assigned protection key 1, the VS2 system uses a segment validation process to protect these programs from each other. Two segment tables are used: one for all system and nonpageable programs and a second for all non-key-0 pageable programs. Both segment tables point to the same set of page tables. Each segment of virtual storage allocated to a program is represented by a segment table entry in a segment table. All segments allocated to pageable programs are represented by segment table entries in the second segment table.

Whenever a pageable program is dispatched, the dispatcher marks as valid all segment table entries for that program's region. All other segment table entries for nonshared areas are marked invalid. Whenever a pageable program attempts to address virtual storage in a segment whose segment table entry is marked invalid, the system generates a segment translation error during virtual address translation. The system treats a segment translation error as though it were a storage protection check. This process protects pageable programs from each other.

Nonpageable programs cannot be totally isolated. Since key-0 areas are not fetch-protected and since nonpageable programs use the system segment table, nonpageable programs can reference key-0 areas in other regions, including pageable regions.

INTERRUPTION HANDLING

All supervisor activity begins with an interruption. In an IBM System/370, the interruption is a machine characteristic; it is the means by which the supervisor gets control of the CPU to provide resources for the performance of tasks. An interruption may be planned (specifically requested in the program currently being executed by the CPU) or unplanned (caused

by an event that may be either related or unrelated to the task currently being performed).

There are five types of interruptions:

- Supervisor call (SVC) interruption: a request for a particular supervisor service.
- Timer/external interruption: an attention signal from the System/370 clock comparator or CPU timer, the console interruption key, or the direct control feature.
- Input/output interruption: the signal that an input/output event has occurred.
- Program interruption: a signal that a program has attempted an invalid action, has met an exception condition during dynamic address translation, has executed an SSM (set system mask) instruction, or is having interruptions monitored by the dynamic support system (DSS).
- Machine-check interruption: the signal that a machine error has occurred. See the OS/VS Recovery Management Support Logic manual for details.

Overall operation of the supervisor is shown in Figure 1-6.

The program being executed in the performance of task A has been interrupted, possibly because it contained a request for a supervisor service, possibly because an input/output operation has been completed for an entirely different task.

The interruption-handling portion of the supervisor (represented by the top box in Figure 1-6) analyzes the interruption, based on control information passed to it at the time of the interruption. Each of the five interruption types has associated with it two program status words (PSWs) called "old" PSW and "new" PSW. The old PSW contains the information needed by the supervisor to analyze the interruption. The new PSW contains the address of the appropriate interruption-handling routine.

When an interruption occurs, the CPU stores the contents of the current PSW in the old PSW for that type of interruption, and loads the new PSW. By loading the new PSW, the CPU places itself in supervisor state and passes control to the associated interruption-handling portion of the supervisor. The supervisor then passes control to those parts of the control program that perform the services required as a result of the interruption. For a more detailed introduction to interruption handling, see Section 2 and Diagram 1.1.




Figure 1-6. General flow of the supervisor.

SUPERVISOR SERVICES

The supervisor itself performs many of the services that are requested through an interruption (these services are represented by the middle box in Figure 1-6). Services that the supervisor provides may be grouped into these general categories:

- Task supervision. The task supervision routines create a task in response to a request to attach a subtask to an already existing task. The routines determine in what order tasks are to be executed. Task supervision routines

also perform the exiting procedures that prepare for the return of control from a completed program.

- Contents supervision. The contents supervision routines keep records of all programs in virtual storage, and schedule the execution of these programs for tasks. The Program Fetch routine brings requested programs into virtual storage from auxiliary storage.
- Paging supervision. The paging supervision routines manage real storage and external page storage. They ensure that pages are brought into real storage when needed.
- Virtual storage supervision. The virtual storage supervision routines assign virtual storage needed to perform job steps and tasks within job steps.
- Timer supervision. The timer supervision routines control the use of the System/370 clock comparator and CPU timer.
- Task termination. The termination routines perform normal and abnormal termination of tasks.

Most supervisor services are requested by issuing a macro instruction. The last machine instruction of the resulting macro expansion is an SVC instruction. When executed, the SVC instruction causes an SVC interruption. Control passes to the SVC interruption handlers which, in turn, pass control to the routine that performs the requested service. Diagrams 1.1 through 1.3 illustrate SVC processing.

Most SVC routines are executed in a disabled state; that is, they cannot be interrupted by I/O or external events during processing. To avoid missing page interruptions while disabled, these SVC routines have special prologues (preliminary routines) to ensure that all pages needed during their processing are in real storage before disabled processing begins. These SVC prologues use the MODESET service of task supervision to enable interruptions. They then reference all needed virtual addresses. This referencing causes all the pages in which those virtual addresses reside to be paged into real storage by paging supervision. The SVC prologue then issues a MODESET SVC to disable interruptions. The disabled SVC routine can then process the service request without incurring a missing page interruption.

After a control program service has been performed, the supervisor determines which task is to be performed next. The dis-

patcher (a task supervision routine represented by the bottom block in Figure 1-6) returns control to a processing program or another supervisor routine. As seen in Figure 1-6, the program to which control passes need not be the one that was interrupted. The dispatcher may determine that as a result of the interruption, task B, which has a higher priority than task A, should be performed next.

Each major category of supervisor processing is described more fully in the following subsections.

Task Supervision

Each task to be performed by the system is represented by a TCB (task control block). The TCB contains control and status information related to the task, and pointers to system resources assigned to the task.

When the operating system is generated, six key TCBS are built into the system. These TCBS represent the paging task, the system error task, the dynamic support system task, the communications task, the dynamic device reconfiguration task, and the master scheduler task of job management. All other task control blocks are constructed by the supervisor ATTACH routine, at the request of either the control program or a user program. The master scheduler can attach initiator/terminator tasks. Initiator/terminator routines attach job-step tasks and subtasks. An entire tree structure of related tasks may thus be formed.

All TCBS in the system are chained together, according to dispatching priority, to form the task queue. The paging TCB is at the top of the queue, followed in order by the system error TCB, the dynamic support system TCB, the communications TCB, and the master scheduler TCB. The dispatching priorities of other tasks are assigned by the supervisor according to the parameters given in the ATTACH macro instructions. When several TCBS with the same priority appear in the TCB queue, they are arranged on the queue in descending order in the sequence in which they were created (that is, the first TCB created at that priority is the highest, the second TCB created is the next lower on the queue, and so on).

Figure 1-7 shows the flow of control that results from issuance of the ATTACH macro instruction. This flow is typical of the processing that follows most supervisor macro instructions.




Figure 1-7. Flow of control after the ATTACH macro instruction is issued. (Shows typical processing for a supervisor macro instruction.)

The ATTACH routine, like other SVC routines, is entered as a result of an SVC interruption. The SVC interruption-handling routines analyze the interruption, determine which service is required, and then branch to the ATTACH routine. The ATTACH routine obtains virtual storage for a TCB by branching to the GETMAIN routine. When the required storage has been allocated, the ATTACH routine regains control. It initializes certain fields in the TCB and places it on the task queue.

After the ATTACH routine has initialized the TCB that represents the new task, it branches to the dispatcher. The dispatcher examines the task queue to find the highest-priority task that is ready to be performed. This task may or may not be the one that was being performed at the time the original SVC interruption occurred. For example, if task B has been attached as a subtask of task A, and if B has a higher

dispatching priority than A, then task B will be performed before task A is resumed.

The supervisor controls the order in which tasks are performed. This control is accomplished by the dispatcher, working through the task queue. The task queue serves as a record of the status of every task in the system. The highest-priority task represented on the task queue may not be the one to be dispatched; it may be waiting for some event (through the WAIT macro instruction, for example) or for a resource that has been serialized (through the ENQ macro instruction). To be dispatched, a task must be the highest-priority ready task on the queue (that is, the highest-priority task that is currently ready to begin processing).


The time-slicing feature is included in the system, and the dispatcher contains code to perform time-slicing. The dispatcher controls time-slicing through the TSCE (time-slice control element); there is one TSCE, assembled at system generation, for each time-slice group.

The user can also identify a single priority level as an APG (automatic priority group) at system generation or system initialization. However, a time-slicing group cannot be identified as an automatic priority group. The dispatcher dispatches tasks within the automatic priority group according to a special algorithm that attempts to provide optimum use of CPU and I/O resources by these tasks. For more information on automatic priority groups, see "Automatic Priority Grouping" under "Special Features" in this section.

Task supervision also provides routines that prepare for the return of control from a completed program and perform the actual return of control. Control may return to a mainline program or to a supervisor routine. The exiting procedures determine the type of program that has completed its execution, and perform different clean-up operations according to the type of program.

The dispatcher is usually entered to return control to a program belonging to the highest-priority ready task. There are some cases, however, in which the dispatcher is not entered to return control: for instance, when the completed program is a type-1 SVC routine that has not indicated the need for a task switch.

For a more detailed introduction to task supervision, see Section 3.



- ① Program A issues a LINK macro instruction specifying Program B.
- ② Contents supervision routines construct a new RB to represent Program B's level of control.
- ③ When Program B completes processing, control passes back to Program A.

Figure 1-8. Use of the RB queue in passing control to different programs.

Contents Supervision

Contents supervision is accomplished through a structure of queues that are very closely related to the task queue. These are the request block queues.

Request blocks (RBs) represent levels of control within a task. Contents supervision routines construct an RB for the first level of control in a new task (the first program to be executed for a task): this RB and RBs for subsequent levels are chained on the TCB's RB queue. The subsequent-level programs are programs that are called by higher-level programs and must be executed before the higher-level programs can be completed. Figure 1-8 illustrates the process. If program A issues a LINK macro instruction specifying program B, contents supervision routines construct a new RB to represent program B's level of control. The supervisor uses the RB queue as a record of control levels. As new programs are called, the supervisor can pass control to the succeeding levels and, as the routines complete their operation, it can pass control back up the line, regardless of the number of times a task is interrupted.

There are five types of RBs:

- IRBs (interruption request blocks), which control routines that must be executed in the event of asynchronous interruptions or events. IRBs are

created in advance of an interruption by the CIRB routine at the user's request, but are not placed on an RB queue until an interruption or event actually occurs.

- PRBs (program request blocks), which represent nonsupervisory routines that must be executed in the performance of a task. PRBs are created by the contents supervision routines that perform the ATTACH, LINK, SYNCH, and XCTI functions.
- SVRBs (supervisor request blocks), which represent supervisor routines. SVRBs are created by the SVC interruption-handling routines. They are queued in the same way as PRBs.
- SIRB (system interruption request block), which is used only for the system error task. There is only one SIRB in the system.
- TIRBs (task interruption request blocks), which represent control program services that must be performed asynchronously. The ATTACH routine creates one TIRB for each task.

Contents supervision routines construct only one type of RB: the PRB.

The supervisor maintains a record of all programs in virtual storage -- their attributes, locations, and use statuses. This record is called the contents directory. The contents directory is made up of four items: (1) the LPD (link pack area directory); (2) the LPAQ (link pack area queue); (3) the JPAQ (job pack area queue); and (4) the load list. Figure 1-9 illustrates the queuing structure of the contents directory.

The LPD is a record of every program in the pageable link pack area. The link pack area contains reenterable routines specified by the control program or by the user. It is loaded by the nucleus initialization program from the SYS1.LPALIB data set. The programs in the link pack area can be used repeatedly by any task in the system.

The entries in the LPD are LPDEs (link pack directory entries). The LPD resides in the link pack area and is pageable.

The LPAQ is a record of every program in the link pack area that is presently in use. The entries in the LPAQ are CDEs (contents directory entries). When a program represented in the LPAQ is requested for a task, it will normally be represented in the task's RB queue by a PRB; the address of this PRB will be inserted in the CDE. The LPAQ resides in the system queue




Figure 1-9. The contents directory.

area and is not paged. Whenever a link pack program is requested for use, the LPDE for that program is used to create a CDE which is placed on the LPAQ. The CDE is deleted from the LPAQ when the program is no longer needed. The LPAQ reduces the amount of paging necessary to locate a link pack program.

The load lists represent programs that tasks in regions have requested by issuing LOAD macro instructions. Each requested program was either found in the link pack area or was loaded into the job pack area in virtual storage. The entries in the load list are LLEs (load list elements), not CDEs. Each load list element is associated with a CDE in the JPAQ or LPAQ; the programs represented in the load list are thus also represented in one of the other queues.

There is a JPAQ for each job step in which the LOAD macro instruction has been used to load programs into the job pack area. The JPAQ, like the LPAQ, is made up of CDEs. The JPAQ is used to record the locations of and control the use of routines in the job pack area. These routines can be either reenterable or not reenterable, and they are normally used more than once by routines in the job step. The JPAQ resides in the local system queue area for the job-step region and is not paged.

For a more detailed introduction to contents supervision, see Section 4.

Paging Supervision

Paging supervision routines manage the exchange of pages between real storage and external page storage (see "Paging" under "Basic Concepts of Virtual Storage" earlier in this section). The entire paging process is transparent to the problem program.

To make the most efficient use of real storage and minimize the amount of CPU time used for paging, the paging supervision routines use two algorithms: the page replacement algorithm and the task disablement algorithm. The page replacement algorithm is used to find and release least-used pages in real storage when page frames must be made available for other, more needed, pages. The task disablement algorithm is used to determine whether excessive paging is being done. If the rate of paging is excessive, one of the lower-priority active tasks is set nondispatchable to lessen the contention for real storage. When the paging rate has returned to a more normal level, the tasks are set dispatchable again.

If a missing page interruption can be satisfied by reclaiming the page in real storage, it is. However, if further processing is required before the needed page can be paged in, paging supervision routines construct a PCB (page control block). This PCB represents the paging request and records the status of the needed page. It is queued to one of ten PCB queues. Eight of the queues have associated paging processors, each of which handles the particular paging function required by the PCBs on that queue. When the paging routines have completed processing, the page is in real storage and the user continues processing.

For a more detailed introduction to paging supervision, see Section 5.

Virtual Storage Supervision

The supervisor controls tasks through the task queue and the RB queues; it controls programs through the RB queues and the contents directory. Another major function, controlling virtual storage, is accomplished through a series of virtual storage queues.

When the job management routines designate a job step as a task, they request a region of virtual storage to be used in performing that task. The size of the region is specified by the user; the region contains the job pack area for the step, and all additional working space needed.

All requests for virtual storage are handled by the GETMAIN routines. The supervisor maintains virtual storage queues to reflect storage assignments; the GETMAIN routines simply adjust these queues to reflect new assignments.

When there are no job steps in the system, all of the dynamic area of virtual storage is treated as one region. It is represented to the supervisor by an FBQE (free block queue element) and a PQE (partition queue element) in the system queue area. The PQE contains the address of the FBQE, and the FBQE contains the address of the beginning of the free area. When space is requested for a job step, the GETMAIN routines subtract the requested area size from the free area and build a new FBQE and PQE for the new region. The address of the PQE is placed in the TCB of the job-step task.

After job-step initialization, a program performing a task may request virtual storage by issuing the GETMAIN macro instruction. The GETMAIN SVC routine allocates the storage only within the region assigned to the job step or within the local system queue area or the system queue area. Storage is allocated in the local

system queue area and the system queue area only if the requester is a supervisor routine.

The supervisor maintains a separate chain of queue elements for allocation within a region. This chain keeps track of subpools within the region. A subpool is all of the virtual storage requested under a label called a subpool number. All of storage in a subpool does not need to be requested at the same time nor does it need to be contiguous. The chief advantages of subpools are: (1) that the storage can be shared between tasks, and (2) that all of the storage identified by a subpool number can be released with one FREEMAIN macro instruction.

The supervisor FREEMAIN routines are used to free virtual storage when it is no longer needed. Space assigned to a job step, space within a region, space within the local system queue area, and space within the system queue area are all freed by the FREEMAIN routines. These routines make space available by adding elements to chains in which are recorded all free areas in virtual storage, and by adjusting the queues of allocated space.

For a more detailed introduction to virtual storage supervision, see Section 6.

Timer Supervision

Timer supervision routines support the System/370 time-of-day clock, clock comparator, and CPU timer features. These routines enable the programmer to obtain the date and time of day, measure periods of time, or schedule activity for a specific time of day. The routines are executed as a result of the macro instructions TIME, STIMER, and TIMER, and are handled just like any other SVC routines.

Timer supervision maintains two queues of TQEs (timer queue elements): one for task-timing requests and the other for real- and wait-timing requests. The TQEs are constructed by the STIMER routine, and each element represents a request for a type of timed interval. The TQE is placed on the appropriate queue in the order in which the requested interval expires. When a time interval expires or a particular time of day is reached, a timer interruption occurs. This interruption causes the Timer Interruption Handler to remove the top element from the appropriate timer queue and to determine what action to be taken. Examples of required action are: (1) scheduling a timer exit, or (2) making a task ready and eligible for dispatching.

For a more detailed introduction to timer supervision, see Section 7.

Task Termination

The supervisor performs the processing needed when a task is terminated, either normally or abnormally. The termination processing includes releasing system resources that were assigned to the task.

The End of Task (EOT) routine performs normal termination processing. Abnormal termination is performed by the ABTERM and ABEND routines. The STA Services and ASIR (ABEND/STA Interface) routines provide a means for recovery from errors causing abnormal termination. The ABDUMP and SVCDUMP routines provide a dump of control blocks and virtual storage related to the terminating task.

For a more detailed introduction to termination, see Section 8.

SPECIAL FEATURES

The following subsections describe special program features provided in the supervisor.

Authorized Program Facility

The APF (authorized program facility) restricts the use of sensitive system service to authorized users. The authorization consists of a code designated by the installation, applied at the job-step level, and used with programs residing in the SYS1.LINKLIB data set, the SYS1.SVCLIB data set, and the link pack area. The facility is supported primarily by contents supervision and task supervision.

Both problem programs and system programs can test whether a task has authorization to use a specific function by issuing the TESTAUTH SVC macro instruction (SVC 119).

Automatic Priority Grouping

The automatic priority grouping mechanism operates within the dispatcher. The user may specify a single dispatching priority as an APG (automatic priority group). Tasks within the APG are dispatched in a way that makes best use of the system's CPU and I/O capabilities. The dispatcher identifies these tasks as I/O-oriented or CPU-oriented, according to which facility they use more (paging I/O is excluded from this determination). The dispatcher shifts the APG tasks on the task queue so that the I/O-oriented tasks are dispatched first. For more information, see "Section 3: Task Supervision."

Shared Direct Access Storage Device

The shared DASD (shared direct access storage device) feature enables independently operating data processing systems to share direct access storage devices. The feature employs the two-channel switch and its control commands, device reserve and device release. The shared DASD feature is a general name for control program functions that actually reserve and release each device. Essentially, this feature controls the use of a serially reusable resource, the device and the shared data.

System Management Facilities

SMF (system management facilities) is a standard feature of the control program. It gathers and records information used to evaluate system, data set, and direct access volume usage. SMF functions are performed by job management, input/output support, direct access device storage management, and supervisor routines. The supervisor performs the following SMF functions:

- Maintains a record of system wait time.
- Assists in handling time limit expirations.
- Counts and records references to user data sets.
- Controls the output limit for SYSOUT data sets.
- Maintains a record of virtual and real storage usage.
- Records paging statistics.

Time Sharing Option

TSO (the time sharing option), a standard OS/VS2 facility, adds general-purpose time sharing to the facilities available with the VS2 control program, and the supervisor supports TSO operations. This facility enables users at remote terminals to execute programs concurrently and to interact with those programs during execution. The installation can dedicate its system to time-sharing operations or it can run time-sharing and batch-processing operations concurrently.

The time sharing option consists of a control program (containing IBM-supplied service routines and command processors) and a number of IBM Program Products (available from IBM for a license fee). The TSO control program, an extension of the VS2 control program, does the following:

- Identifies and verifies the time sharing user.
- Defines the user job.
- Assigns the user job an amount of execution time (as determined by installation, and called the selected scheduling algorithm).
- Ensures a specified percentage of execution time for batch-processing operations (when required).
- Logically disconnects the user job from the operating system before the job is swapped out of real storage (called "quiescing" the job); logically reconnects the user job to the operating system when the job is swapped into real storage (called "restoring" the job.)
- Establishes and maintains communications between the terminal user, his programs, and the TSO control program.
- Handles attention interruptions from the terminal user.
- Provides an optional set of SMF records for the TSO system.
- Allows optional system control task exits to installation-supplied routines.
- Provides an optional record of the information that is passed to the Time Sharing Driver via the Time Sharing Interface Program from such TSO system routines as the Region Control Task, the Time Sharing Control Task, and the Time Sharing Dispatcher.

For a complete description of the TSO control program, see the OS/VS2 TSO Control Program Logic manual.

Time Slicing

The time-slicing mechanism operates within the dispatcher. A priority is assigned to a group of tasks which are to be time-sliced; time-slicing occurs only among the tasks in the group and only when the priority level of the group is the highest priority level that has a ready task. Each task in the group is dispatched for the specified time slice. The dispatching of tasks within the group continues until all the tasks are waiting, or a task of higher priority than that of the group becomes ready.

The group of tasks to be time-sliced, the length of the time slice, and the priority of the time-sliced tasks are spe-

cified by the installation. Any task in the system that is not defined within the time-sliced group is dispatched under the regular conditions; that is, the task is dispatched when it is the highest-priority ready task, and it remains active until it either waits or until a task of higher priority becomes ready.

Tracing Facilities

Two facilities, the trace table facility and GTF (generalized trace facility), are provided to assist in tracing program flow by monitoring and recording system events.

Trace Table Facility: The trace table facility is an optional feature specified at system generation or nucleus initialization. The trace table routines place entries, each of which is associated with a certain type of event, in a trace table. The size of the table is also a system generation or NIP option; when the table is filled, the routine overlays old entries with new entries beginning with the oldest entry in the table. Trace table entries are formatted and printed out on SNAP dumps and stand-alone dumps. For more information, see "Section 2: Interruption Supervision."

Generalized Trace Facility: The generalized trace facility is invoked as a system task when the operator issues the START command. When GTF is started, the operator selects specific events to be traced and may select to record the trace data either in virtual storage or on an external device. When the internal storage option is selected, the recorded data is comparable to that provided by the trace table facility. When the external device storage option is selected, the recorded data is more comprehensive.

When GTF is active, the trace table facility, if present, is disabled. When the trace records are maintained in virtual storage, ABDUMP provides formatted trace data for abnormally terminated programs when a SYSABEND DD statement has been included. When trace records are stored on an external device, a trace EDIT function of IMDPRDMP can be used to provide the output of selected data.

Support for GTF is included in the interruption supervision function of the supervisor (see Section 2.) For a complete description of GTF logic, see the OS/VS Service Aids Logic manual.


SUMMARY OF THE SUPERVISOR'S ROLE

The supervisor is a collection of programs for handling interruptions and pro-

viding services in response to them. These interruptions are the basic method by which the control program manages data processing tasks. The supervisor functions are largely performed by routines that manipulate a network of control queues -- the task queue, the RB queues, the contents directory, the paging queues, the real storage queues, the virtual storage queues, the ENQ/DEQ resource queues, and the timer queues.

The processing after a timer/external, input/output, program, or machine-check interruption is generally straightforward. The processing after an SVC interruption is more complicated. Diagrams 1.1 through 1.3 illustrate supervisor interruption processing.

Diagram 1.1 (Page 1 of 3)
Supervisor Overview and Visual Table of Contents for Diagrams



- 1** Type-1 SVC routines are part of the nucleus and are disabled for I/O and external interruptions. These routines do not issue SVC instructions because they cannot be restarted after an SVC interruption. They can restart after a missing page interruption.
- 2** Type-2 SVC routines are part of the nucleus but may be enabled for I/O and external interruptions during part of their processing. These routines may issue SVC instructions.
- 3** Type-3 SVC routines are nonresident. (They reside in the link pack area.) They may be enabled for I/O interruptions. These routines may issue SVC instructions.
- 4** Type-4 SVC routines are nonresident. (They reside in the link pack area.) They may be enabled for I/O and external interruptions. These routines may issue SVC instructions.

Program Interruption




Diagram 1.1 (Page 3 of 3)
 Supervisor Overview and Visual Table
 of Contents for Diagrams




Diagram 1.2
Type-1 SVC Processing
Performed by the Supervisor

| SVC FIRST-LEVEL INTERRUPTION HANDLER | | | | | | | | | | | | |
|--------------------------------------|---|--|--|---|--|--|--|---|---|--|---|--|
| SVC NUMBER | 1 | 3 | 4 | 5 | 10 | 43 | 79 | 107 | 112 | 113 | 115 | 119 |
| NAME OF ROUTINE | WAIT Routine | Exit Routine | GETMAIN Routines | FREEMAIN Routines | REGMAIN Routine | Stage 1 Exit Effector | Set Status Routine | MODESET Routine | Release Routine (PGRLE, nonsupervisor) | PGFIX/PGFREE/PGLOAD/PGRLE (supervisor) | Swap SVC Interface Routine | TESTAUTH Routine |
| DESCRIPTION | <ul style="list-style-type: none"> • Halt the execution of a program until a specified number of events have occurred. | <ul style="list-style-type: none"> • Handle exiting procedures for all programs except type-1 SVC routines. | <ul style="list-style-type: none"> • Allocate virtual storage in the requested amount from the subpool specified. | <ul style="list-style-type: none"> • Free allocated virtual storage in the length and subpool specified. | <ul style="list-style-type: none"> • Determine whether a GETMAIN or FREEMAIN macro instruction was issued, and pass control to either the GETMAIN routines (Diagram 6.2) or the FREEMAIN routines (Diagram 6.27). | <ul style="list-style-type: none"> • Create IRBs and TIRBs. | <ul style="list-style-type: none"> • Adjust a task's dispatchability. | <ul style="list-style-type: none"> • Change the system mask, storage protection key, or the mode in the PSW. | <ul style="list-style-type: none"> • Make available all real and external page storage wholly associated with a specified area of virtual address space. • Return to the Type-1 Exit Routine or the caller. | <ul style="list-style-type: none"> • FIX: Fix virtual storage areas in real storage and make them ineligible for page-out. • FREE: Make previously fixed areas eligible for page-out. • LOAD: Bring specified areas of virtual storage into real storage from external page storage. • RELEASE: Branch to the Release routine (IEAPCLR). | <ul style="list-style-type: none"> • Obtain page control blocks (PCBs). • Place one PCB on the swap queue for further processing by IEAPSWAP and one on the queue for swap root PCBs. | <ul style="list-style-type: none"> • Determine whether a program is authorized to use the resource or function. |
| DETAILED DIAGRAM | Diagram 3.7 | Diagram 3.14 | Diagram 6.2 | Diagram 6.27 | Diagram 6.2 and Diagram 6.27 | Diagram 3.11 | Diagram 3.18 | Diagram 3.21 | Diagram 5.30 | Diagram 5.20 | Diagram 5.61 | Diagram 3.20 |
| OVERVIEW DIAGRAM | Diagram 3.1 | Diagram 3.1 | Diagram 6.1 | Diagram 6.1 | Diagram 6.1 | Diagram 3.1 | Diagram 3.1 | Diagram 3.1 | Diagram 5.4 | Diagram 5.4 | Diagram 5.4 | Diagram 3.1 |
| TEXT INTRODUCTION | Section 3: Task Supervision | Section 3: Task Supervision | Section 6: Virtual Storage Supervision | Section 6: Virtual Storage Supervision | Section 6: Virtual Storage Supervision | Section 3: Task Supervision | Section 3: Task Supervision | Section 3: Task Supervision | Section 5: Paging Supervision | Section 5: Paging Supervision | Section 5: Paging Supervision | Section 3: Task Supervision |

**Diagram 1.3 (Page 1 of 4)
Types 2, 3, and 4 SVC Processing
Performed by the Supervisor**

| SVC SECOND-LEVEL INTERRUPTION HANDLER | | | | |
|---------------------------------------|---|---|---|--|
| SVC NUMBER | 2 (Type 2) | 6 (Type 2) | 7 (Type 2) | 8 (Type 2) |
| NAME OF ROUTINE | POST Routine | LINK Routine | XCTL Routine | LOAD Routine |
| DESCRIPTION | <ul style="list-style-type: none"> Signal the occurrence of an awaited event to the waiting program. | <ul style="list-style-type: none"> Pass control to a specified entry point. The load module is brought into virtual storage if a usable copy is not available. After the execution of the called program, control is returned to the instruction following the LINK macro instruction. | <ul style="list-style-type: none"> Pass control to a specified entry point. The load module containing the entry point is brought into virtual storage if a usable copy is not available. No return is made to the program issuing the XCTL macro instruction. | <ul style="list-style-type: none"> Bring the load module containing a specified entry point into virtual storage if a usable copy is not available. |
| DETAILED DIAGRAM | Diagram 3.8 | Diagram 4.2 | Diagram 4.8 | Diagram 4.7 |
| OVERVIEW DIAGRAM | Diagram 3.1 | Diagram 4.1 | Diagram 4.1 | Diagram 4.1 |
| TEXT INTRODUCTION | Section 3: Task Supervision | Section 4: Contents Supervision | Section 4: Contents Supervision | Section 4: Contents Supervision |

Diagram 1.3 (Page 2 of 4)
Types 2, 3, and 4 SVC Processing
Performed by the Supervisor

| SVC SECOND - LEVEL INTERRUPTION HANDLER | | | | | | | |
|---|---|---|---|--|---|--|---|
| SVC NUMBER | 9 (Type 2) | 11 (Type 2) | 12 (Type 2) | 13 (Type 4) | 14 (Type 2) | 37 (Type 3) | 40 (Type 2) |
| NAME OF ROUTINE | DELETE Routine | TIME Routine | SYNCH Routine | ABEND Routine | SPIE Routine | SEGLD or SEGWT Routine | EXTRACT Routine |
| DESCRIPTION | <ul style="list-style-type: none"> Decrease the use count for modules fetched by a LOAD macro instruction. Free storage occupied by a module that was requested through a LOAD macro instruction and is no longer needed. | <ul style="list-style-type: none"> Determine the time of day and date and return both to the caller. | <ul style="list-style-type: none"> Allow a supervisor routine to synchronously exit to a user program. | <ul style="list-style-type: none"> Free control blocks, storage, and other resources used by the terminating task (or tasks) and subtasks. Invoke ASIR if a STA user exit routine exists. Invoke ABDUMP if requested. | <ul style="list-style-type: none"> Perform the processing necessary to allow the user to specify an exit routine to be scheduled after a program interruption. | <ul style="list-style-type: none"> Load specified overlay segments. | <ul style="list-style-type: none"> Obtain information for a task from that task's TCB or the TCB of a subtask. |
| DETAILED DIAGRAM | Diagram 4.9 | Diagram 7.2 | Diagram 4.6 | Diagrams 8.14 through 8.24 | Diagram 3.6 | Diagram 4.12 | Diagram 3.4 |
| OVERVIEW DIAGRAM | Diagram 4.1 | Diagram 7.1 | Diagram 4.1 | Diagram 8.13 | Diagram 3.1 | Diagram 4.1 | Diagram 3.1 |
| TEXT INTRODUCTION | Section 4: Contents Supervision | Section 7: Timer Supervision | Section 4: Contents Supervision | Section 8: Termination | Section 3: Task Supervision | Section 4: Contents Supervision | Section 3: Task Supervision |

Diagram 1.3 (Page 3 of 4)
Types 2, 3, and 4 SVC Processing
Performed by the Supervisor

| SVC SECOND-LEVEL INTERRUPTION HANDLER | | | | | | | |
|---------------------------------------|---|---|--|---|--|---|--|
| SVC NUMBER | 41 (Type 3) | 42 (Type 2) | 44 (Type 2) | 46 (Type 2) | 47 (Type 2) | 48 (Type 2) | 51 (Type 4) |
| NAME OF ROUTINE | IDENTIFY Routine | ATTACH Routine | CHAP Routine | TTIMER Routine | STIMER Routine | DEQ Routine | SVCDUMP Routine |
| DESCRIPTION | <ul style="list-style-type: none"> Inform the supervisor of a module's embedded entry-point name that was not established by the linkage editor. | <ul style="list-style-type: none"> Create a task control block (TCB) to represent the task. Schedule linkage to contents supervision to obtain the program to be first executed for the new task. | <ul style="list-style-type: none"> Change the dispatching priority for a task or subtask. | <ul style="list-style-type: none"> Calculate the time remaining in a requested interval. Cancel the interval. | <ul style="list-style-type: none"> Calculate and schedule a requested timed interval. | <ul style="list-style-type: none"> Remove requests for resources from the resource queues. | <ul style="list-style-type: none"> Branch to ABDUMP to display control blocks and storage for the specified task. Display the virtual storage specified by the key 0 issuer of the SVC 51 macro instruction. |
| DETAILED DIAGRAM | Diagram 4.10 | Diagram 3.2 | Diagram 3.3 | Diagram 7.4 | Diagram 7.3 | Diagram 3.10 | Diagram 8.26 |
| OVERVIEW DIAGRAM | Diagram 4.1 | Diagram 3.1 | Diagram 3.1 | Diagram 7.1 | Diagram 7.1 | Diagram 3.1 | Diagram 8.25 |
| TEXT INTRODUCTION | Section 4: Contents Supervision | Section 3: Task Supervision | Section 3: Task Supervision | Section 7: Timer Supervision | Section 7: Timer Supervision | Section 3: Task Supervision | Section 8: Termination |

| SVC SECOND-LEVEL INTERRUPTION HANDLER | | | | | | | |
|---------------------------------------|--|---|--|--|--|--|--|
| SVC NUMBER | 56 (Type 2) | 60 (Type 3) | 62 (Type 2) | | | | |
| NAME OF ROUTINE | ENQ/RESERVE Routine | STA Services | DETACH Routine | | | | |
| DESCRIPTION | <ul style="list-style-type: none"> Queue requests for resources (data sets, records, programs, etc.) to control access. | <ul style="list-style-type: none"> Create a STA control block containing the address of a user-written exit routine and a parameter list. ABEND invokes the ABEND/STA Interface routine to schedule the user exit routine upon abnormal termination. | <ul style="list-style-type: none"> Remove the specified TCB from the task queue. Free the TCB's storage space and the associated problem-program register save area. | | | | |
| DETAILED DIAGRAM | Diagram 3.9 | Diagrams 8.43 through 8.47 | Diagram 3.5 | | | | |
| OVERVIEW DIAGRAM | Diagram 3.1 | Diagram 8.42 | Diagram 3.1 | | | | |
| TEXT INTRODUCTION | Section 3: Task Supervision | Section 8: Termination | Section 3: Task Supervision | | | | |

Interruption Supervision

| | |
|---|----|
| HOW INTERRUPTIONS ARE HANDLED..... | 29 |
| Input/Output Interruption Handling..... | 29 |
| SVC Interruption Handling..... | 30 |
| Saving the Status of the Interrupted Program..... | 30 |
| Determining Whether the Disabled SVC Routine is in Real | |
| Storage..... | 31 |
| Enabling and Disabling Interruptions..... | 31 |
| Minor Functions of SVC Interruption Handling..... | 31 |
| Timer/External Interruption Handling..... | 32 |
| Program Interruption Handling..... | 32 |
| Processing for Particular Program Interruptions..... | 33 |
| Translation Specification Exceptions..... | 33 |
| Recursion..... | 33 |
| Event Recording..... | 33 |
| Page Translation Exceptions..... | 33 |
| Segment Translation Exceptions..... | 34 |
| Program Interruptions from SSM (Set System Mask) Instructions.... | 34 |
| Program-Check Interruptions..... | 34 |
| Tracing Events..... | 35 |
| Method of Operation Diagrams for Interruption Supervision..... | 37 |



Any interruption, except a machine-check interruption, causes CPU control to be taken from the executing program and given to an interruption-handling routine of the supervisor. There are four interruption-handling routines in the supervisor, one for each type of interruption except the machine check. (A machine check causes control to be passed directly to the Machine Check Handler, a standard recovery program of the operating system.)

The five types of interruptions are:

- Input/output interruptions, which occur when an I/O operation terminates, when an I/O error occurs, or an I/O device is made ready.
- SVC interruptions, which occur when an SVC instruction is executed.
- External/timer interruptions, which occur when the interrupt key is pressed on the system operator's console, or a time interval expires.
- Program interruptions, which occur when a program attempts an invalid operation (for example, execution of a privileged instruction by a program in problem state), when a data error is detected (for example, overflow), or when an address translation exception, enable/disable interruption, or event-monitoring interruption occurs.
- Machine-check interruptions, which occur when the CPU detects a hardware malfunction.

An interruption causes the current PSW to be saved as the old PSW, and the new PSW to be executed. The new PSW causes control to be passed to the appropriate interruption-handling routine.

In most cases, the interruption handler does not do the detailed processing itself; instead, it analyzes the interruption and routes control to an interruption processing routine.

For input/output interruptions, the interruption handler branches to the Input/Output Supervisor which performs input/output services and handles input/output errors.

For SVC interruptions, the interruption handler determines which SVC service is required, causes the SVC routine to be

brought into real storage (if necessary), and passes control to it.

For external/timer interruptions, the interruption handler determines the cause of the interruption and branches either to a timer service routine or to an external service routine.

For program interruptions, the interruption handler determines the cause of the interruption and does one or more of the following:

- Branches to the DSS Program Interruption Handler if DSS (the dynamic support system) is active (see the OS/VS Dynamic Support System Logic manual for more information on DSS operations).
- Branches to the paging supervisor for processing of address translation exceptions.
- Branches to a user error-handling routine.
- Branches to the generalized trace facility to record the event.
- Enables or disables interruptions.
- Terminates the task in which the interruption occurred.

The interruption handlers are disabled for all interruptions except machine checks so that they will not lose control before they have saved critical information about the interrupted program. This information consists of the register contents and the PSW information necessary to return control to the interrupted program after the interruption has been processed.

This section contains descriptions of I/O, SVC, external/timer, and program interruption handling. Machine-check handling is not described in this manual. For a description of machine-check handling, see the OS/VS Recovery Management Support Logic manual.

INPUT/OUTPUT INTERRUPTION HANDLING

(See Diagram 2.1)

When an input/output interruption occurs, the I/O FLIH (Input/Output First-Level Interruption Handler) is entered

automatically as the result of the loading of the I/O new PSW.

The I/O FLIH branches to the input/output supervisor and, if necessary, the Page I/O Post routine. The input/output supervisor performs all input/output services and error handling for I/O interruptions while the Page I/O Post routine notes completion of paging I/O operations.

The I/O FLIH branches to the system management facility's Wait-time Collection routine if the system was in wait state at the time of the interruption. The I/O FLIH also interfaces with the system Trace routine to have the interruption recorded.

The I/O FLIH returns to either the interrupted program or the dispatcher depending on whether system services are required as a result of the I/O interruption.

SVC INTERRUPTION HANDLING

(See Diagrams 2.2 and 2.3)

When a system or user program executes a macro instruction, the last machine instruction of the resulting macro-expansion is often an SVC instruction. When executed, the SVC instruction causes an SVC interruption. The part of the supervisor that receives immediate control is called the SVC FLIH (SVC First-Level Interruption Handler).

Saving the Status of the Interrupted Program

The current PSW, containing the address of the next executable instruction, is stored by the machine in location X'20' in lower real storage. The SVC FLIH saves the register contents and old PSW of the interrupted routine to permit control to be returned to the routine at its next executable instruction. The register contents are saved by the SVC FLIH in a special SVC save area in lower real storage, called IEASCSAV. Figure 2-1, parts A and B show the saving of the PSW and the register contents, respectively, by the machine and by the SVC FLIH.

The register contents and old PSW remain in lower real storage or are moved to other save areas, depending on the type of SVC routine to be executed. If a type-1 SVC routine is to be executed, the register contents and old PSW are left in lower real storage. If one of the other types of SVC routines is to be executed, the information is moved to other save areas.

The reason for this is that a type-1 SVC routine cannot issue an SVC instruction or a macro instruction that expands into an SVC instruction. In addition, during execution of type-1 SVC routines, interruptions are disabled, ensuring that an SVC instruction will not be issued in another routine. Consequently, there is no danger of a second entry to SVC processing during execution of a type-1 SVC routine and therefore no danger of having the information for the current interruption overlaid.




Figure 2-1. Actions taken by the SVC First-Level and Second-Level Interruption Handlers to save program status information.

However, any of the other types of SVC routines can be interrupted by an SVC interruption. This requires that the status information for the current interruption be moved to new areas to prevent it from being lost.

To determine the type of SVC routine that will be executed, the SVC FLIH examines the SVC table. There are two parts to this table, one containing entries for user-supplied SVC routines, the other containing entries for IBM-supplied SVC routines. The number and type of routines in the two parts depend on the particular system that the user specified at system generation. There is one entry in the SVC table for each SVC routine in the generated system. Each entry contains a code showing the SVC type.

If the SVC table indicates that a type-1 routine is to be executed, the SVC FLIH branches to the routine, and the status information for the current interruption is left in lower real storage.

But, if the SVC routine is not type-1, and is interruptable, the SVC FLIH branches to the SVC SLIH (SVC Second-Level Interruption Handler) to create an SVRB (supervisor request block). The SVRB is used to hold the interrupted routine's register contents and return information for the SVC routine. The SVC SLIH moves the SVC old PSW, the ILC (instruction length code), and the interruption code to the interrupted routine's RB. The register contents are moved to the SVRB instead of the RB because the RB may lack a register save area. The SVRB is constructed by using the quickcell allocation technique described in "Section 6: Virtual Storage Supervision."

The SVC SLIH also sets status bits in the SVRB. These bits indicate that the SVRB is a dynamic request block that can be freed by the supervisor's Exit routine and that no attention exits can be taken while the SVRB is active. The SVC SLIH then adds the SVRB to the head of the RB queue belonging to the interrupted routine's TCB. (For an explanation of the RB queue, see "Section 3: Task Supervision.")

Determining Whether the Disabled SVC Routine is in Real Storage

After the SVRB has been initialized and added to the RB queue, the SVC SLIH determines whether the SVC routine is to receive control disabled, and if so, whether it is in real storage. To do this, it tests the "type" bits in the SVC table entry passed by the SVC First-Level Interruption Handler. Type-2 SVC routines are located in the nucleus and therefore are fixed in real storage. Type-3 and type-4 SVC routines

that receive control disabled might not be in real storage, so the SVC SLIH issues a Load Real Address (LRA) instruction and tests the condition code to determine whether the SVC routine is present.

Enabling and Disabling Interruptions

If the SVC routine is in real storage and is to receive control with interruptions disabled, the SVC SLIH branches directly to it since the SVC SLIH itself is already disabled.

If the SVC routine is to receive control with interruptions enabled, the SVC SLIH branches to MODESET (a centralized facility to set the system mask -- see "Section 3: Task Supervision"). MODESET changes the system mask to enable interruptions as requested, and then returns control to the SVC SLIH. Upon return from MODESET, the SVC SLIH restores general registers 0, 1, 13, and 15 from the SVRB register save area so that they contain the same values as when the SVC was issued, and then branches to the SVC routine.

When a type-3 or type-4 SVC routine to be entered disabled is not in real storage, the SVC SLIH branches to MODESET to enable interruptions. While enabled, the SVC SLIH references the first instruction of the SVC routine, causing the SVC routine to be paged in by the paging supervisor. When the SVC routine has been paged in, the SVC SLIH issues a MODESET SVC (SVC 107) to disable interruptions. When control is returned from MODESET, the SVC SLIH restores registers 0, 1, 13, and 15 from the SVRB general register save area so they will have the same values as when the SVC was issued, and branches to the SVC routine.

Minor Functions of SVC Interruption Handling

In addition to the major functions already described, the SVC interruption handlers perform five minor functions:

1. They use the TESTAUTH routine to verify that the issuer is authorized to use an SVC routine that requires authorization. (If the user is not authorized, the task issuing the SVC is scheduled for abnormal termination.)
2. They check the validity of the SVC number.
3. They allow the interruption to be recorded.
4. They make available the addresses of three important control blocks (CVT,

TCB, and RB) for use by other supervisor routines during later processing of the SVC interruption.

5. They pass the address of the appropriate exit routine in the return register so that the SVC routine, when complete, can return control by means of a simple branch, without the need for tests.

TIMER/EXTERNAL INTERRUPTION HANDLING

(See Diagram 2.4.)

The External FLIH (External First-Level Interruption Handler) receives control after an external interruption. It saves the contents of the general registers of the interrupted program in the current TCB. If the system wait TCB is the current TCB, the External FLIH passes control to the system management facility's Wait-Time Collection routine. This routine returns control to the External FLIH.

The External FLIH saves the external old PSW and the interruption code in the current RB. It then provides for tracing by branching to CVTRACE and by issuing a Monitor Call instruction to have the external interruption recorded by the generalized trace facility.

The External FLIH determines the cause of the interruption from the interruption code. It then passes control to the Timer Second-Level Interruption Handler if the interruption was caused by the clock comparator or CPU timer, or to the communications task's External Interruption Handler if it is an operator key interruption. On return from the Timer SLIH or the communications task's External Interruption Handler, the External FLIH stores the time-of-day (TOD) clock value into a special save area within the system management facility's EXCP Counter routine.

The TOD clock value must be stored as a precaution for the case in which the system wait TCB is the current TCB, and a clock comparator or CPU timer interruption occurs but no task switch occurs. In this case, if the TOD clock value in the EXCP Counter routine had not been reset by the External FLIH, the calculated wait time would include execution time for the external interruption handlers.

Only clock comparator, CPU timer, and interrupt key interruptions are processed. All other external interruptions are ignored.

The External FLIH then branches to the dispatcher, which determines the next task to receive control.

PROGRAM INTERRUPTION HANDLING

(See Diagrams 2.5 -- 2.9)

When a program interruption occurs, an interruption code describing the cause of the interruption is stored at location X'8E'. There are four types of program interruptions; program-check interruptions, address translation exceptions, enable/disable interruptions, and event monitoring interruptions. The following are brief descriptions of these types of program interruptions.

- Program-check interruptions: These interruptions (indicated by program interruption codes X'01' through X'0F') are caused by invalid actions such as using incorrect addresses, issuing invalid operation codes, or issuing privileged instructions. Additional causes of program-check interruptions are fixed-point overflow, decimal overflow, exponent underflow, and loss of significance. These interruptions can be masked out.
- Address translation exceptions: These interruptions (indicated by interruption codes X'10' through X'12') are caused by a segment translation exception, a page translation exception (also called a missing page interruption), or a translation specification exception. A page translation exception (page fault) is the most frequent one and generally occurs when a program tries to access a virtual storage address in a page that has not yet been brought into real storage.
- Enable/disable interruptions: These interruptions (indicated by interruption code X'13') are caused by a program's issuing a Set System Mask (SSM) instruction to alter the interruption state of the system.
- Event monitoring interruptions: These interruptions (indicated by interruption codes X'40' and X'80') are caused by the PER (program event recording) feature or by a Monitor Call (MC) instruction.

Interruptions other than the PER interruption are mutually exclusive. Multiple interruption conditions can occur concurrently since the PER interruption can occur simultaneously with each of the other kinds of program interruption.

The Program Interruption Handler is given control automatically after any program interruption. Upon entry, all interruptions, except machine checks, are disabled and dynamic address translation is inhibited to prevent translation specification recursions. After saving the status information for the interrupted program, the Program Interruption Handler determines the cause of the interruption by examining the interruption code at location X'8E'. It then processes the interruption, handling translation specification exceptions first, invalid recursions next, and then page translation exceptions and the other causes of program interruptions other than translation specification exceptions, the Program Interruption Handler enables itself to receive dynamic address translation exceptions.

PROCESSING FOR PARTICULAR PROGRAM INTERRUPTIONS

The following subsections provide more detailed information on particular types of program interruptions and how they are processed.

Translation Specification Exceptions

(See Diagram 2.5)

A translation specification exception is an interruption that occurs when a page table entry, segment table entry, or the control register pointing to the segment table contains information in an invalid format. Translation specification exceptions are indicated by program interruption code X'12'.

For a translation specification interruption, the Program Interruption Handler branches to the paging supervisor's error routine (IEAPSER). If the interruption occurred in a system module, indicated by protection key 0, the Program Interruption Handler branches to the paging supervisor with register 0 set to indicate major trouble. When major trouble is indicated, the paging supervisor puts the system in a wait state. If the trouble is minor, the paging supervisor error routine calls ABTERM to schedule termination of the specified task and returns control to the Program Interruption Handler, which records the interruption via the Trace routine and the generalized trace facility. The Program Interruption Handler then exits to the dispatcher to allow the task to be abnormally terminated.

Recursion

(See Diagram 2.5)

Recursion is not a specific type of interruption, it is an unanticipated reentrance into the Program Interruption Handler that occurs when the Program Interruption Handler or one of its extensions causes another program interruption.

A valid recursion can occur in the resident GTF (generalized trace facility) extension of the Program Interruption Handler and is resolved by the GTF extension, which reestablishes the original program interruption conditions. The GTF extension resaves the low storage address save area, control registers, old PSW, and interruption code, and uses these to reestablish the information required by the Program Interruption Handler when a valid recursion occurs.

Recursions that occur when the GTF extension is not executing are treated as errors, and the task that was executing is abnormally terminated.

Event Recording

(See Diagram 2.5)

Event recording occurs as a result of a PER or MC (Monitor Call) program interruption, or when the Program Interruption Handler processes any interruption for which the tracing option is in effect.

For MC program interruptions, the GTF resident routine is used. This routine returns control directly to the interrupted program. No event recording is performed for invalid recursions.

PER interruptions are serviced by the DSS (dynamic support system) Program Interruption Handler and its related routines (see the OS/VS Dynamic Support System Logic manual).

For interruptions consisting of only MC or PER, the supervisor's Program Interruption Handler exits to the interrupted program via LPSW, unless a task switch has been established by GTF, in which case GTF passes control to the dispatcher.

Page Translation Exceptions

(See Diagrams 2.5 and 2.7)

A page translation exception (also called a missing page interruption) occurs when a virtual address cannot be translated because the invalid bit in the page table entry for the address is set. Page translation exceptions (page faults) are signified by program interruption code X'11'. A page fault can also be caused by referencing an invalid page; this condition is

treated as a protection exception program check (see Diagrams 2.5 and 2.8).

When a page fault occurs in the input/output supervisor while the "IOS-in-process" switch is set, the current task is abnormally terminated via the ABTERM Prologue routine. If a page fault occurs in a disabled routine and the system lock is on, the task is also scheduled for abnormal termination by the ABTERM Prologue routine. If the interruption occurs in a disabled routine and the system lock is not on, the Program Interruption Handler turns it on (until the referenced page is available) to prohibit the execution of tasks that run with interruptions disabled. Only tasks that run with interruptions enabled are dispatched until the system lock is turned off by the dispatcher.

When a page fault occurs in a user task and the user has a valid SPIE exit routine, the exit routine is dispatched. Otherwise, to process a page fault, the Program Interruption Handler branches to the paging supervisor's Program-Check Interruption Extension (IEAPIX). The extension either reclaims the referenced page, assigns the page for the first time, or initiates a paging operation. The Program-Check Interruption Extension returns to the Program Interruption Handler indicating whether the page was reclaimed, assigned, or is to be paged in. The Program Interruption Handler exits directly to the task if the page was reclaimed or assigned, or to the dispatcher to perform a task switch.

When an invalid page has been referenced, the Program Interruption Handler changes the interruption code to a protection exception and handles it as a normal program-check interruption.

Segment Translation Exceptions

(See Diagrams 2.5 and 2.8)

When a segment address cannot be translated by the hardware because the segment table address is invalid, or the "segment-invalid" bit in the segment table entry is set, a segment translation exception occurs. Segment translation exceptions are signified by program interruption code X'10'.

When a segment translation exception occurs, the Program Interruption Handler treats it the same as it treats a page translation exception when an invalid page has been referenced: the Program Interruption Handler changes the interruption code to a protection exception and handles it as a normal program-check interruption.

Program Interruptions from SSM (Set System Mask) Instructions

(See Diagrams 2.5 and 2.6)

A centralized facility, MODESET, is used to set the system mask to enable or disable interruptions. Any attempt to change the system mask with an SSM instruction causes a program interruption (interruption code X'13').

To prevent a recursion that would result from a page translation interruption, the Program Interruption Handler issues a Load Real Address instruction to determine if the SSM operand is in real storage. If the operand is not in real storage, the interruption handler uses the paging supervisor's Program-Check Interruption Extension (IEAPIX1) to obtain the page containing the operand. When the SSM operand is in real storage, the state of the supervisor lock determines if and when the Program Interruption Handler must set the system mask as indicated by the SSM operand.

If the state indicated by the SSM instruction is the same as the state of the requester, the interruption is treated as a NOP and control is returned to the interrupted routine by using an LPSW instruction.

If the supervisor lock is set and the issuer of the SSM instruction is the paging supervisor, the Program Interruption Handler sets the system mask as indicated by the SSM operand. If the supervisor lock is set and the issuer of the SSM instruction is not the paging supervisor, the Program Interruption Handler stacks the SSM instruction, (decrements the address in the old PSW by four bytes and stores it in the RB, saves registers in the TCB, and flags the RB nondispatchable until the supervisor lock is off). It indicates a task switch if necessary (if IEATCBP=IEATCBP+4) by setting IEATCBP to zero. If a task switch has been scheduled, the Program Interruption Handler exits to the dispatcher; otherwise, it returns control to the user via an LPSW.

Program-Check Interruptions

(See Diagrams 2.5 and 2.8)

The Program Interruption Handler receives control automatically after any program-check interruption. It tests the old PSW to determine whether the interruption occurred in the supervisor or in user code.

If the interruption occurred in a routine in the supervisor state, control is passed to the ABTERM Prologue routine which

schedules abnormal termination of the task that was interrupted.

If the interruption occurred in user code, the Program Interruption Handler tests the TCB for a PIE (program interruption element) address. A PIE is a control block associated with a user's error-handling routine. If the user anticipates a program-check interruption and wishes to perform his own error handling, he issues a SPIE (set program interruption element) macro instruction. In response to the SPIE macro instruction, the SPIE service routine constructs a PIE and inserts its address in the TCB.

If the supervisor finds no PIE address in the TCB (indicating that the user did not specify a routine to process program interruptions), the ABTERM Prologue routine is entered. If a PIE address is found, the Program Interruption Handler tests to determine whether the PIE is in real storage. If a PIE exists and is not in real storage, the Program Interruption Handler uses the Program-Check Interruption Extension of the paging supervisor to page in the control block.

The Program Interruption Handler then tests the "in-use" bit in the PIE. This bit is set whenever control is given to the user's error-handling routine. If the bit is on, it means that the current program-check interruption occurred while the error routine was processing a previous program-check interruption, and the task must be terminated. If the "in-use" bit is zero, the Program Interruption Handler determines whether the PICA is in real storage and if not, uses the paging supervisor's Program-Check Interruption Extension to page in the control block. Then the Program Interruption Handler determines whether the kind of program interruption that occurred was specified in the SPIE macro instruction. If it was, control is passed to the user's error-handling routine. If it was not, control is passed to the ABTERM Prologue routine which, with the ABTERM routine, schedules the abnormal termination of the task.

When a user error-handling routine completes its processing, the supervisor Exit

routine is entered, and the interrupted program regains control via the dispatcher.

TRACING EVENTS

(See Diagrams 2.10 and 2.11)

The Trace function records up to 32 bytes of information, in the form of a Trace table entry, each time it is called. The information it records depends upon which of the six entry points is used. For each entry point, Trace processing is tailored to a specific caller as follows:

| <u>Caller</u> | <u>Trace Information Recorded</u> |
|---------------|--|
| Dispatcher | PSW to be dispatched; registers 0, 1, and 15 of the task to be dispatched; TCB to be dispatched, time stamp. |
| External FLIH | Old PSW; registers 0, 1, and 15; timer queue element address (if a timer interruption occurred); time stamp. |
| I/O FLIH | Old PSW; CSW; time stamp. |
| IOS Start I/O | Condition code; device address; CAW; CSW; TCB associated with I/O; time stamp. |
| Program FLIH | Old PSW; registers 0, 1, and 15; page or segment exception address; current TCB; time stamp. |
| SVC FLIH | Old PSW; registers 0, 1, and 15; current TCB; time stamp. |

The tracing option is selected at nucleus initialization time. If the tracing option is selected (that is, the number of Trace entries > 0) the nucleus initialization program sets CVTTRACE = BR 10; otherwise, CVTTRACE is set = ER 11 (to return directly to the caller, bypassing the tracing function).

A dump of the trace table can be obtained via SVC DUMP or ABDUMP.



• Diagram 2.0
Interruption Supervision
Visual Table of Contents




Diagram 2.1
I/O Interruption Handling




Diagram 2.1 I/O Interruption Handling (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|--|----------------------|--------------|
| 3 When the I/O First-Level Interruption Handler (I/O FLIH) is entered initially, it sets the I/O original entry switch (IORGSW). This switch permits the I/O FLIH to distinguish between an initial entry for an I/O operation (when register contents and status information must be saved) and recursions like those resulting from retries of the I/O operation due to errors (when register contents have already been saved). | IEAQIO00 | |
| 4 | IEAQWAIT | |
| 5 The I/O FLIH branches to CVTTRACE which contains either a BR 11 or a branch instruction to the Trace routine (if the tracing option was selected). Control is returned to the I/O FLIH. | IEAQIO00 IEAQTRCF | NIOS TRIO |
| 6 | IEAQIO00 DISMISS | |
| 7 | IEAPIOP | |
| 8 | IEAQIO00 | OFFIOSW |
| 9 A task switch is pending if IEATCBP / IEATCBP+4. An asynchronous exit routine is pending if IEA0DS01+1 = X'F0'. | IEAQIO00 | IODISP |
| 10 The PSW saved in the top RB (RBOPSW) of the current TCB (IEATCBP+4) is restored to the I/O old PSW location, control register 1 is set to the appropriate segment table, general registers are restored, an MC instruction is issued via a HOCK macro instruction, and control is passed to the interrupted program via LPSW. | IEAQIO00 | |

Diagram 2.2
Type-1 SVC Interruption Handling




Diagram 2.2 Type-1 SVC Interruption Handling (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 The segment table register is set to the address of the system segment table if it is not already set. | IEAQSC00 | |
| 3 The SVC First-Level Interruption Handler (SVC FLIH) branches to CVTRACE which contains either a BR 11 (return) or a BR 10 to TRSVC (if the trace option was selected). Control is returned to the SVC FLIH. | IEAQTRCE | TRSVC |
| 4 A Monitor Call instruction is issued (via the HOCK macro instruction) for the SVC interruption class. If event monitoring is in effect for the class, a program interruption results. (See Diagram 2.5.) | | |
| 5 The SVC FLIH compares the SVC number (in the SVC interruption code) with the SVC table to see if the number is valid for this system. When an SVC number is less than the lowest user SVC number in the system or higher than the highest IBM SVC number, the SVC FLIH branches to ABTERM to schedule abnormal termination of the task. | IEAQSC00 | IGCERROR |
| 6 The SVC FLIH inspects the function code in the APF table. If zero, processing continues at Step 7. Otherwise, the SVC FLIH checks whether the current task is in supervisor state or key 0. If it is, processing continues at Step 7. If it is not, the SVC FLIH branches to the task supervision TESTAUTH routine to determine whether the SVC issuer is authorized for the requested functions. If TESTAUTH determines that the SVC issuer is not authorized for that SVC, the SVC FLIH branches to ABTERM to schedule abnormal termination of the task. If the SVC issuer is properly authorized, processing continues at Step 7. | IEAVTEST | |
| 7 The SVC FLIH checks control block fields to determine its next action, as shown in the following table: | IEAQSC00 | |

| Step | Supervisor Lock Set? (CVTSYSLK=FF) | SVC Issued by Paging Supervisor? (CVTPSIC=1 or IEATCB+4=a) Paging Sup. TCB) (CVTPGSUP) | Type-1 SVC? (IGCTYPE=0) | Interruptions Enabled in SVC? (IGCABLE=1) | Action Taken by SVC FLIH |
|------|------------------------------------|--|-------------------------|---|---|
| 7A | yes | no | - | no | Backs-up PSW in RB so the SVC instruction will reexecute when the supervisor lock is reset, and branches to the dispatcher. |
| 7B | no | - | yes | - | Branches to Type-1 SVC routine. |
| | yes | yes | yes | - | |
| 7C | no | - | no | - | Branches to SVC SLIH to construct an SVRB and to start the SVC routine. |
| | yes | yes | no | - | |
| | yes | - | no | yes | |

Diagram 2.3
Handling Types 2, 3, and 4
SVC Interruptions




Diagram 2.3 Handling Types 2, 3, and 4 SVC Interruptions (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>3 Since the RB may not have a register save area, the SVC SLIH moves the registers of the interrupted program to the save area of the SVRB (REGRSAVE). Hereafter, if the currently requested SVC routine causes a new SVC interruption, its register contents and old PSW will be stored in lower real storage without causing the original SVC issuer's status to be lost. The SVC SLIH sets RBSIZE to the number of doublewords in the SVRB, and sets fields in RBSTAB and RBSTAB2 to indicate the RB is a dynamic SVRB (this tells the Exit routine that the SVRB can be freed). If the SVC is type-3 or type-4, the SVC SLIH sets field RSTAB1 bit RETRSVRB. This bit is a signal to contents supervision routines that, for loads of an SVC subsequent to the first load, contents supervision must fill the RBCDE field with a pointer to the CDE for that load. The RBCDE pointer will be used by ABDUMP to determine the address and size of the SVC module to include in the printed dump. This indicator is necessary, since, for loads of all SVC routines, the SVC interruption handlers branch directly to the virtual address of the SVC routine as indicated in the SVC table (no CDEs are examined and no RBCDE pointer is filled in). Without special processing, ABDUMP would be unable to distinguish between first and subsequent loads of an SVC routine and would in every case print out the first load. The SVC SLIH stores the SVRB address into TCBRBP and stores the previous top RB address into RBLINK. Then, it sets TCBATT=X'20' to prevent attention exits from being executed while the SVC routine is running. Then, the SVC SLIH sets the first word of the RB old PSW equal to the first word of the SVC new PSW to indicate that the SVC routine is key 0, supervisor state, with translation enabled.</p> <p>8 While enabled, the SVC SLIH refers to the first instruction of the SVC routine. This produces a program interruption that causes the SVC routine to be paged into real storage. The SVC SLIH regains control when the paging operation has been completed.</p> <p>9 If the SVC routine is to be entered disabled, the SVC SLIH issues a MODESET SVC. If the system lock was set while paging was in process, the MODESET SVC is deferred by the SVC FLIH. The page containing the SVC routine must be retested to ensure that it is still in real storage. If it is not, the page-in function (Step 7) is repeated.</p> | IEAQTRO0 | |

Diagram 2.4
External Interruption Handling





Diagram 2.4 External Interruption Handling (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|--|----------------------|-----------------|
| 2 The External First-Level Interruption Handler (External FLIH) first stores registers 14 and 15 in IEASAV; then it uses these registers to store registers 0 through 15 into the TCBGRS field of the TCB whose address is in IEATCBP+4. It then stores the external old PSW in the current RB (RBOPSW). | | |
| 3 | IEAQWAIT | |
| 4 The External FLIH branches to CVTTRACE which contains either a BR 11 (return) or a BR 10 instruction to the Trace routine (if tracing was selected during NIP). Control is returned to the External FLIH. | IEAQEX00 IEAQTRCE | EXTRACE TRES |
| 5 A Monitor Call (MC) instruction is issued via a BOOK macro instruction. The macro expansion generates the MC instruction with the class set to external interruption. This causes a program interruption if event monitoring for this class is in effect. (See Diagram 2.5.) | IEAPSER | |
| 6 The External FLIH branches to the Timer SLIH if the interruption code is X'1004' (clock comparator) or if X'1005' (CPU timer). It branches to the communications task external interruption handler if byte 135, bit 1, is one. Interruption codes other than these are ignored. | IEAOTI00 IEEBC1PE | |
| 7 The External FLIH stores the TOD clock value in SYSWSAVE so that the time required to process this interruption will not be charged to the WAIT TCB. | IEAVEX00 IEA0DS | |

• Diagram 2.5
Program Interruption Handling



• Diagram 2.5 Program Interruption Handling (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------------|--------|
| 1 The program new PSW contains the address of IEAQP00 and is set to supervisor state, protection key 0, with I/O and external interruptions disabled, and dynamic address translation inhibited. The general registers are the same as when the interruption occurred. | | |
| 2 The Program Interruption Handler (Program FLIH) is entered at IEAQP00 whenever the CPU detects any of the hexadecimal interruption codes 0-18, 40, and 80. The processing performed is determined by these codes. The first function performed is saving the register contents in a special save area in lower real storage IEAPKSAV (no base register is needed, so no register contents are destroyed). | IEAQP00 | |
| 3 The Program FLIH ensures that the CVT pointer at X'10' is correct. | IEAQP00 | |
| 4 The Program FLIH branches to the paging supervisor error routine with register 0, bits 14 and 15, set to zero if the error is minor (program old PSW # key 0) or with register 0, bits 14 and 15, set to zero if the error is major (indicating that the operating system was in control at the time of the failure). For both major and minor errors, register 1, bytes 3 and 4 = X'0001' to indicate entry from the Program FLIH. For minor errors, Program FLIH enables translation exceptions, and the paging supervisor tries to recover. The Program FLIH regains control only if the error is minor. For major errors, the paging supervisor places the system in a disabled wait state. | IEAQP00 IEAPSER | PISPEC |

| NOTES | ROUTINE NAME | LABEL |
|--|---------------------|---------|
| 6 The Program FLIH branches to the GTF routine if the program interruption code is X'40' (indicating a Monitor Call interruption) or if the CVTSTATE flag is on (indicating GTF is in process for a previous Monitor Call). GTF returns to the Program FLIH only if the recursion cannot be handled. Normally, GTF returns directly to the interrupted routine or to the dispatcher. | IEAQP00 | PIGTF |
| 7 If CVTSEIC = 1, a second exit routine is in control. There can be no valid program interruptions other than MC interruptions in second exit routines. The Program FLIH recursion flag tested is in IEAVPIRF. The ABTERM Prologue 1 routine is used to terminate the current task. | IEAQP00 IEAQAB01 | PIOAB |
| 8 The Program FLIH restores registers 0, 1, and 15 and branches to CVTTRACE. | IEAQP00 IEAQTRCE | TRPI |
| 9 If PVTGMCK=0 the paging supervisor was in control when the program interruption occurred. PFLIH exits to the PAGEHOOK routine of the paging supervisor which puts the system in a disabled wait state. | | |
| 10 Program interruption codes: X'0011'=page fault; X'0013'=SSM; X'0010'=segment translation exception (changed to X'0004'=protection violation program check). | | |
| 11 A task switch is indicated when TCBAETRM is set or when the current TCB equals the new TCB (IEATCBP=IEATCBP+4). The Program FLIH saves registers in the TCB and the old PSW in the RB. | IEAQP00 | PIDPCH2 |
| 12 The appropriate segment table address is placed in control register 1, general registers are restored, and control is returned directly to the interrupted routine via LPSW of the program old PSW. | IEAQP00 | PIRTRN1 |

• Diagram 2.6
SSM Interruption Processing




Diagram 2.6 SSM Interruption Processing (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|--|-------------------|--------------------|
| <p>1 A branch instruction is issued for the SSM class via a HOOK macro instruction. If event monitoring for that class is not in effect, the hocking routine returns.</p> | IEAQP00 | PICKSSM |
| <p>2 The Program FLIH obtains the address of the instruction that caused the interruption by backing up the next sequential instruction address (NSI) portion of the old PSW by the instruction length (ILC). It then adds the base (bits 0-3 of byte 2) and displacement specified in the instruction. (If the base register is zero, the base value is zero. Otherwise, the register contents are obtained from IEAPKSAV.) The Program FLIH then tests the operation code to determine whether the interruption was caused by direct issuance of the SSM instruction, or by the EXECUTE instruction. If this is an EXECUTE instruction, the base and displacement sum is the address of the SSM instruction, and the above procedure is repeated to obtain the mask. When the SSM instruction is found, the Program FLIH adds the index register value to the base/displacement sum to obtain the address of the mask.</p> | IEAQP00 | PIFLSSM0 |
| <p>3 A Load Real Address instruction is used to determine whether the SSM operand is in real storage. If the mask is not in real storage, the Program FLIH creates a pseudo-page fault and branches to the paging supervisor program interruption extension (IEAPIX). If the return code from IEAPIX is 0 (indicating that paging I/O is required), the program old PSW is reset to be reexecuted after the paging operation is completed. The request is treated as a page fault. However, if the page is reclaimed, processing continues at Step 4.</p> | IEAQP00 IEAPIX | PIFLSSM1 PIPIX1 |
| <p>4 The old PSW system mask is changed if it is not already equal to the SSM operand and if the superviscr lock is off (or if the paging task is the current task). If these conditions are in effect, bits 6 and 7 of the SSM operand are used to replace bits 6 and 7 of the user's old PSW. These bits regulate I/O and external interruptions. Otherwise, processing continues at Step 5.</p> | IEAQP00 | PISMKTST |
| <p>5 The RE is set nondispatchable (RBSLOCK=1) and the program old PSW NSI is backed up by the length in the ILC so that it points to the instruction that caused the interruption.</p> | IEAQP00 | PIPAGSUP |
| <p>6 The recursion flag is set, the new TCB address is set to zero to force a task switch, the program old PSW is stored in the REOPSW field, the register contents in IEAPKSAV are moved into the current TCB (TCBGRS), and control is passed to the dispatcher.</p> | IEAQP00 | PIDPCH2 |

• Diagram 2.7
Page Fault Processing




Diagram 2.7 Page Fault Processing (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 If the program old PSW is in problem program state and the extended PICA flag (TCBPIE17) is set in the TCB, the Program FLIH ensures that the TCB points to a valid PIE in real storage which points to a valid PICA also in real storage. The PIE must not be in use for another program interruption and the PICA must indicate that the exit routine can process the page fault. | | |
| 2 | IEAQPK00 | PIPIX |
| 3 After it has been determined that a page fault needs I/O processing, if the user is enabled, exit can be made directly to the dispatcher since the task switch and status information are valid. However, if the user is disabled, it is necessary to save the status of the system at the time of the interruption. | IEAQPK00 | PIPFIO |
| 4 The Program FLIH saves the program old PSW, ILC, and registers at the time of the interruption in a special save area (DPF save area). Then, it saves its own register contents in IEAPKSAV, sets the program old PSW to return to PIDPFRET, and, if it is a type-1 SVC routine that was interrupted, saves SVC registers, the SVC old PSW, ILC, and sets the program old PSW to return to PITY1RET. | IEAQPK00 | PIDFXIT |
| 5 | IEAQPK00 | PITSKS2 |
| 6 ABTERM has been scheduled if TCBAETRM = 1. | IEAQPK00 | PITY1RET |
| 7 | IEAQPK00 | PIDPFRET |

• Diagram 2.8 (Steps 1-7)
Program-Check Interruption Handling




Diagram 2.8 (Steps 1-7) Program-Check Interruption Handling (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------------|----------------------------------|
| 1 | IEAQP000 | PIPROGTF |
| 2 If the program interruption code is X'12' (translation exception), no further processing is necessary and the Program FLIH exits to the dispatcher for a task switch or returns to the interrupted routine via LPSW. | IEAQP000 | PIDPCH |
| 3 If the interrupted routine is in problem program state, it is necessary to determine whether the user has specified a SPIE exit routine to handle this interruption. The TCBPIE field indicates this. If the interrupted routine is in supervisor state, a PIE may exist for an SVC routine. If so, field RBUPR is on and the PIE address is in the SVRB's extended save area. If there is no SPIE, the Program FLIH resets the Program FLIH recursion flag, and exits to the ABTERM Prologue routine to schedule abnormal termination of the interrupted routine. | IEAQP000 | PILOGADR |
| 6 When paging I/O is required for a PIE or PICA and the user is enabled, a test is made to determine whether there is a dynamic save area. If there is not, RMBRANCH is used to acquire the save area from the user's LSQA. Following this, or if there already was a save area, status is saved as follows: the program old PSW, ILC, interruption code, and the registers at the time of the interruption are saved, and the program old PSW in low storage is set to reenter the Program FLIH at PIERET in key 0, supervisor state, and disabled. The Program FLIH save area in low storage (IEAPSAV) is then set with the current contents of Program FLIH's registers, the interrupted routine's registers and PSW are moved to the TCB and RB respectively, and control is passed to the dispatcher. | IEAQP000 PIPIX2 | PICKKPIE PIPGPICA PIPIPEIO |

• Diagram 2.8 (Steps 8-12)
Program-Check Interruption Handling




Diagram 2.8 (Steps 8-12) Program-Check Interruption Handling (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---------|
| <p>9 Each interruption code has corresponding bits in PICAITMK which indicate whether the interruption is to be processed by the user's exit routine.</p> | IEAÇPK00 | PICHECK |
| <p>10 When it has been determined that the interruption is to be handled by the user's exit routine, the PIE is marked "in use," registers 14-2 are moved from IEAPKSAV to the PIE, the program old PSW is reformatted from EC mode to BC mode and saved in the PIE, the address of a special SVC 3 (EXIT) instruction is placed in the register 14 slot of the Program FLIH save area (this is used by Exit to determine if the issuer is a SPIE exit routine), and the address of the exit routine is placed in the register 15 slot and in the program old PSW. Following this, the program old PSW mask is set from the PICA program mask, and, if this is for a page fault, the address of the page causing the interruption is saved in the register 0 slot of the Program FLIH save area.</p> | | |

Diagram 2.9
PIPIX Routine




Diagram 2.9 PIPIX Routine (Module IEAVNV00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| 2 Before exiting to the ABTERM Prologue routine, the Program FLIH turns off the Program FLIH recursion flag. | PIPIX | |
| 3 | | PIPIXDSB |
| 4 The status must be saved because the Program Interruption Handler Extension of the paging supervisor may cause a Monitor Call program interruption. | | PICALPIX |
| 6 If the return code from the paging supervisor is 0, PIPIX resets the "PIE/PICA prefixing flag" and, if the supervisor lock has been set for this request, PIPIS sets the "inhibit second exits flag." | | PINEEDIO |
| 8 If the requester owns the supervisor lock, PIPIX sets it. | | |
| 9 If the return code from the paging supervisor is 4, the page was reclaimed. PIPIX sets the "PIE/PICA prefixing flag" and returns control to the caller+4. | | PICRD4 |

Diagram 2.10
Tracing Supervisor Interruptions





Diagram 2.10 Tracing Supervisor Interruptions (Module IEAQRCE)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|----------------|
| 1 The address of the next trace table entry address is equal to TRPTR+32 if that value is less than TREND (the final entry). If TRPTR+32 equals or exceeds TREND, TRPTR is changed to equal TRBEG (the beginning address). Bits 2-5 of the time-of-day value (time stamp) are copied into the last four bits of the next trace table entry. | PRECOM | |
| 2 | TREX | |
| 3 The ECTOBC subroutine is used to convert the PSW from EC mode to BC mode for all but I/O interruptions. For I/O interruptions, TRIO converts the I/O old PSW and replaces the instruction address field with the I/O channel and device address. | ECTOBC TRIO | |
| 4 The trace code is set by either TRDISP, TREX, TRIO, TRPI, or TRSVC, whichever was called to record the particular event. | | |
| 5 | TRIO | IO2 |
| 6 If the external interruption code is X'1004', the clock comparator caused the interruption. If the code is X'1005', the CPU timer caused the interruption. The flags of the appropriate TQE are recorded in the trace table entry. | TREX | EXT3 |
| 7 The TRDISP subroutine stores registers 0, 1, and 15 contained in the new TCB for calls from the dispatcher. For SVC and program interruptions, the current TCB and current registers 0, 1, and 15 are recorded. | TRDISP TRSVC | DSP2 TRCOMM |
| 8 The address of the page fault or segment translation exception is stored in the trace table entry. | | POSTCOM |

Diagram 2.11
Tracing Start I/O Operations



Task Supervision

HOW TASKS ARE SUPERVISED..... 63
 Permanent Tasks..... 63
 Dynamic Tasks..... 63
Creating a Task..... 63
The Two TCB Queues..... 63
 TCB Pointers..... 64
Allocating CPU Time to Competing Tasks..... 64
Summary of Task Supervision..... 65
Method of Operation Diagrams for Task Supervision..... 68



Task supervision controls the execution of tasks and allocates CPU time to competing tasks. Diagram 3.1 shows the routines that make up task supervision.

Task supervision routines that are type-1 and type-2 SVC routines provide services that can be requested by problem programs or system programs by issuing a macro instruction (for example, ATTACH). The routines that are not shown as type-1 or type-2 SVCs are entered directly by other system routines.

A task is described by a TCB (task control block). The TCB contains information needed to control the execution of the task (see the description of the TCB in Section 12).

There are two types of tasks: permanent tasks and dynamic tasks. Each task is represented by one TCB with chaining fields that form two TCB queues: the task queue, which includes all active tasks in the system, and the subtask queue for the job step. (These queues are described under "The Two TCB Queues" later in this section.

Permanent Tasks

When the operating system is generated, the TCBs for the permanent system tasks are built into the nucleus. These TCBs are the beginning of the task queue (see Figure 3-1).


Dynamic Tasks

Dynamic tasks are created by task supervision in response to a system or user ATTACH request. When the ATTACH routine creates a task, it builds the TCB that represents the task usually in the LSQA (local system queue area) of the requester. But if the LSQA operand is specified in the ATTACH request, the ATTACH routine places the TCB and other control blocks associated with the task in a new LSQA for the new subtask.

CREATING A TASK

The following is the basic sequence of task creation: The master scheduler, which is a permanent task, attaches an initiator/terminator task, which is a job management task. Initiator/terminator tasks attach job-step tasks, which in turn attach subtasks.

The advantage of subtasking is that subtasks compete for the use of the CPU when



Note: The TCBs are queued in descending order according to dispatching priority.

Figure 3-1. Permanent TCBs that form the beginning of the task queue.

either the job-step task or one of its subtasks must wait. When a job-step task that uses subtasking must wait, it is not necessarily another job step that gains control.

THE TWO TCB QUEUES

The ATTACH routine establishes pointers in a new TCB in such a way that the TCB becomes part of two TCB queues: the task queue, and the subtask queue for a job step.

The task queue contains all TCBs in the system. On this queue, the TCBs are chained in a descending order of priority, with the permanent system tasks having the highest positions on the queue. The CHAP routine manipulates this queue when it changes the dispatching priorities of tasks, and the dispatcher tests the TCBs on this queue to determine which task should be dispatched next.

There is a subtask queue for each job step in the system. The subtask queue starts with the job-step TCB and contains a TCB for each task attached by the job-step task or one of its subtasks. The TCBs on this queue show the order in which the TCBs for the job step were created. The termination routines use the subtask queue to determine the sequence for freeing the job step's resources when the job step is abnormally terminated.

TCB Pointers

The relationship of tasks on the task queue is indicated by two chaining fields:

- TCBTCB -- Points to the TCB for the next lower priority task on the task queue.
- TCBBACK -- Points to the TCB for the next higher priority task on the task queue.

The relationship of subtasks on a subtask queue is indicated by four chaining fields:

- TCBOTC -- Points to the TCB for the task that attached this subtask.
- TCBLTC -- Points to the TCB for the task last attached by this task.
- TCBNTC -- Points to the TCB for the task previously attached by the task that attached this task.
- TCBJSTCB -- Points to the first TCB for the job step.

Figure 3-2 shows a subtask queue. In the figure, task 0 is a job-step task and has two subtasks, tasks 1 and 2. Task 1 was attached first. Task 2 has one subtask, task 3.

ALLOCATING CPU TIME TO COMPETING TASKS

The dispatcher determines which task is to be dispatched next and passes control to the current routine of that task. The task to be dispatched next is one of the following:

- The current task, whose performance is being resumed.
- Another ready task of higher priority than the current task.
- Another ready task of lower priority than the current task, if the current task is waiting or is nondispatchable.
- Another task in the same time-sliced group.
- Another task in the APG.

The interrupted routine of the current task is given control if no supervisor routine has indicated the need for a task switch. If a task switch has been indicated, however, the dispatcher gives control to the current routine of the highest priority ready task. This task may be of higher or lower priority than the current




Figure 3-2. Example of a subtask queue showing how TCB pointers link a subtask to related subtasks.

task. The address of the "new" task's TCB is found either in the NEW TCB pointer (IEATCBP), or through a search of the task queue.

If the dispatcher does not find a routine that can be dispatched, it dispatches a dummy task which is part of the nucleus. The dummy task has no associated routines and places the CPU in an enabled wait state. After a future interruption, one of the nonready tasks may be readied by an interruption handler, and CPU execution can continue.

In addition, the dispatcher handles task and job-step timing. One or more priority levels may have been identified as time-sliced groups. For tasks within these groups, the dispatcher determines which time-sliced task is to receive control next and dispatches the task with the time interval identified for that group.

A single priority level may be identified at system generation or system initialization time as an APG (automatic priority group). (A time-slicing group cannot be identified as an automatic priority group.) Tasks within an automatic priority group are dispatched in a way that makes best use of the system's CPU and I/O resources.

The APG tasks constitute a subset of the entire task queue. In addition, the APG is divided into two subgroups as shown in Figure 3-3.




Figure 3-3. Portion of the task queue showing two subgroups in an automatic priority group.

Note that the VS2 dispatcher operates with a priority-ordered task queue. A search of the task queue proceeds from left to right. Tasks that the CHAP or ATTACH service routines place in the APG are marked as I/O-oriented tasks and are queued at the head of the APG section of the queue. This permits prompt identification of the characteristics of new APG tasks. The Task Switch routine signals task switches between APG tasks only when the current task is a CPU-oriented task and the contending task is an I/O-oriented task. This eliminates unnecessary task switching overhead between APG tasks that have essentially the same characteristics.

Tasks are dispatched and shifted within the APG according to their characteristics. Tasks are considered to be CPU-oriented if they utilize their entire time interval without voluntarily relinquishing control of the CPU. (A task may be CPU-oriented even if it uses more I/O time than CPU time.) Tasks are I/O-oriented if they seem to involve more use of I/O (paging I/O is excluded from this determination).

All tasks in the APG are dispatched with a timed interval. The decision on whether a task is I/O-oriented is based on whether the task uses its entire interval of allotted time. Unused portions of the interval are moved when page faults stop a task or a task is preempted by higher priority tasks.

Important features of the APG group are:

- Tasks within the I/O subgroup are arranged in such a way that those using smaller portions of their interval are ranked higher in the queue.
- CPU tasks receive control in a cyclic manner, thus ensuring that any available CPU time is distributed equitably among them. This ensures that throughput time for CPU-oriented tasks is in proportion to their stand-alone run time. In addition, potential I/O tasks are not kept at the bottom of the CPU subgroup indefinitely.

The algorithm that governs the selection and dispatching of APG tasks is based on the information in Figure 3-4. The following are the self-adjusting characteristics and parameters associated with the VS2 dispatcher:

1. The original time interval that is assigned to APG tasks.
2. An incremental time that can be added or subtracted from the original time interval.
3. A lower limit on the adjusted time interval.
4. An upper limit on the adjusted time interval.
5. A predetermined value expressing the desired ratio of X to Y, where X = total number of times APG tasks used their full time interval, and Y = sum of X and total number of times APG tasks voluntarily surrendered CPU control. (Note: X and Y are reset to 0 at the end of each statistics interval.)
6. A statistics interval used to determine the frequency with which the dispatching algorithm adjusts itself.

Parameters 2 through 6 can be specified at system generation or system initialization. The initial value of parameter 1 is:

$$(\text{upper limit} + \text{lower limit}) - 2$$

Throughout a statistics interval, all APG tasks are dispatched with the same time interval. Counts are kept of the X and Y values. When the statistics interval concludes, the ratio of X to Y is computed and compared to the value of parameter 5. If the calculated value is lower, the resolution of the algorithm is not adequate to detect enough CPU-oriented tasks. Accordingly, the current value of parameter 1 is decreased by the magnitude of parameter 2. Conversely, if too few I/O-oriented tasks are being identified by the algorithm, the value of parameter 1 is increased.

SUMMARY OF TASK SUPERVISION


In summary, the ATTACH routine of task supervision creates TCBS for all but permanent system tasks. After it queues these TCBS, other task supervision routines maintain the status of all tasks in the system. A short summary of each routine accompanies the diagrams, which follow.

| Reason for Loss of CPU Control | New Task Status | Action Taken |
|--|-----------------|---|
| <u>Original Task Status - I/O</u> | | |
| Preemption by task above the APG | I/O | Save unused portion of interval; pass control to preempting task. |
| Time interval end | CPU | Set up full interval for next dispatch of task; mark task CPU-oriented and queue at top of CPU subgroup; locate next task by searching from top of APG. |
| Voluntary surrender | I/O | Set up full interval for next dispatch of task; queue task within I/O subgroup based on portion of interval used; locate next task by searching from top of APG. |
| <u>Original Task Status - CPU</u> | | |
| Preemption by I/O task or by task above the APG. | CPU | Save unused portion of interval; pass control to preempting task. |
| Time interval end | CPU | Set up full interval for next dispatch of task; queue task at end of CPU subgroup; locate next task by searching from top of CPU subgroup. |
| Voluntary surrender | I/O | Set up full interval for next dispatch of task; queue task at end of I/O subgroup and mark task I/O-oriented; locate next task by searching from top of CPU subgroup. |

Figure 3-4. Factors in the dispatching of APG tasks.



• Diagram 3.0
Task Supervision
Visual Table of Contents



Index to Diagrams by Module Name for Task Supervision

| Module Name | Diagram Number(s) |
|-------------|--|
| IEAVAT00 | 3.2 |
| IEAVCH00 | 3.3 |
| IEAVED02 | 3.5 |
| IEAVEF00 | 3.11 |
| IEAVENQ1 | 3.9, 3.10 |
| IEAVET00 | 3.14 |
| IEAVMODE | 3.21 |
| IEAVNU00 | 3.12, 3.13, 3.15--3.17, 3.19, 3.20, 3.22 |
| IEAVSETS | 3.18 |
| IEAVSY50 | 3.7, 3.8 |
| IEAVTB00 | 3.4, 3.6 |

• Diagram 3.1
Overview of Task Supervision




Diagram 3.2 (Steps 1-4)
ATTACH Routine




Diagram 3.2 (Steps 1-4) ATTACH Routine (Module IEAVAT00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>The ATTACH routine permits a problem program or system program to attach a subtask. The ATTACH routine creates a TCB to represent the subtask, places control information in the new TCB, allocates storage to the subtask, places the new TCB on the two TCB queues, and schedules linkage to contents supervision to obtain the first program to be executed for the new subtask. When the new subtask has the highest priority among the ready tasks, the specified program is given control.</p> | ATTACH | IGC042 |
| <p>Caller's with a key of 0 can specify the creation of one or more LSQA (local system queue area) segments to the TCB for the new subtask. This type of request is called ATTACH with LSQA.</p> | | |
| <p>2</p> | | NOSTAE |
| <p>3</p> | | TASKRULE |
| <p>4 If the ATTACH macro instruction was issued with the STAI operand, the ATTACH routine ensures that the new subtask will have access to the specified STAI exit routine if the subtask is scheduled for abnormal termination. The STAI operand has no effect on ATTACH with ISQA requests.</p> | | STAETEST |
| <p>STAI exit routines perform the same functions for a subtask that a STAE exit routine performs. ATTACH issues a STAI SVC to create a dummy SCB (STA control block) which points to the exit routine, and then queues it to the calling routine's TCE. (The new subtask's TCB does not yet exist.)</p> | | |

Diagram 3.2 (Steps 5-12)
ATTACH Routine




Diagram 3.2 (Steps 5-12) ATTACH Routine (Module IEAVAT00)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|-------------------|------------------|----------|-----|-----------|--------|----------|----------|-----------|-------------|------|--|--|----------------|------------|----------|-----------------|--------|----------|----------|-----------------|-------------|------|------|--|------|--|--|------|--|
| 5 | ATTACH | KEYOTEST | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <p>6 At ETXR, ATTACH determines whether the requester has supplied the address of an asynchronous (end-of-task) exit routine. If so, ATTACH must get storage for and initialize an IRB and an IQE.</p> <ul style="list-style-type: none"> • An IRB (interruption request block) is used in scheduling an asynchronous exit routine. • An IQE (interruption queue element) represents a pending request for the asynchronous exit routine. <p>An IRB with the specified address may already exist because another task has requested the same asynchronous exit routine. In this case, ATTACH calls GETMAIN to get storage for an IQE, and uses the existing IRE. If no IRB exists, ATTACH calls the Stage 1 Exit Effectcr (CIRB) to build the IRB.</p> <table border="0" data-bbox="1136 574 1650 786"> <tr> <td>Type of ATTACH</td> <td>Status of IRB</td> <td>IQE</td> <td>TCB</td> </tr> <tr> <td>With LSQA</td> <td>Exists</td> <td>RMBRANCH</td> <td>RMBRANCH</td> </tr> <tr> <td>With LSQA</td> <td>None exists</td> <td>CIRB</td> <td></td> </tr> <tr> <td></td> <td>CIRB(IGC043BR)</td> <td>(IGC043BR)</td> <td>RMBRANCH</td> </tr> <tr> <td>Without LSQA</td> <td>Exists</td> <td>RMBRANCH</td> <td>RMBRANCH</td> </tr> <tr> <td>Without LSQA</td> <td>None exists</td> <td>CIRB</td> <td>CIRB</td> </tr> <tr> <td></td> <td>CIRB</td> <td></td> <td></td> </tr> </table> | Type of ATTACH | Status of IRB | IQE | TCB | With LSQA | Exists | RMBRANCH | RMBRANCH | With LSQA | None exists | CIRB | | | CIRB(IGC043BR) | (IGC043BR) | RMBRANCH | Without LSQA | Exists | RMBRANCH | RMBRANCH | Without LSQA | None exists | CIRB | CIRB | | CIRB | | | ETXR | |
| Type of ATTACH | Status of IRB | IQE | TCB | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| With LSQA | Exists | RMBRANCH | RMBRANCH | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| With LSQA | None exists | CIRB | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | CIRB(IGC043BR) | (IGC043BR) | RMBRANCH | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Without LSQA | Exists | RMBRANCH | RMBRANCH | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Without LSQA | None exists | CIRB | CIRB | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | CIRB | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7 ATTACH propagates to the new subtask's TCB. The STAI SCBs that were queued to the calling routine's TCB. | | PROPSTAI | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 8 | | COMN | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 10 | | ATOK2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 12 If this is not an ATTACH with LSQA, a dummy RB is presented to the Task Switch routine. This RB is in a ready state. | | NEWTST1 | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Diagram 3.2 (Steps 13-16)
ATTACH Routine

Processing




Diagram 3.2 (Steps 13-16) ATTACH Routine (Module IEAVAT00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------------------|
| 13 If this is an ATTACH with LSQA, ATTACH copies the requester's SVRB into the new subtask's LSQA, and frees the requester's SVRB. | ATTACH | |
| 14 | | ECB |
| 15 The ATTACH routine allocates subpools to the new subtask according to the input parameters. The GIVE parameter causes allocation of subpools to the subtask for its exclusive use. The SHARE parameter permits the programs of the originating task and the programs of the new subtask to share the same subpools. ATTACH exits to the dispatcher, which allows any possible task switch to take place. When the new subtask is dispatched, processing resumes at Step 16. | | ATOK4 |
| 16 If a register save area is requested, 72 bytes are obtained from subpool 250. At NOSAVE, the registers are set up to pass control to contents supervision. | | GETSAVE NOSAVE |

Diagram 3.3
CHAP Routine




Diagram 3.3 CHAP Routine (Module IEAVCH00)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | |
|---|--|-----------------------|-----------|-------------|--------------------------|--------------------------------------|------------------|--|--|-----------------------------|
| <p>The CHAP routine permits a prober program or system program to alter its dispatching priority or the dispatching priority of one of its subtasks. The subtask must belong to the issuer; that is, the subtask must have been attached by a routine belonging to the caller's task, and its TCB must therefore be on the caller's subtask queue.</p> <p>A program issuing the CHAP macro instruction may change the dispatching priority of a specified task to any value between 0 and the issuer's limit priority. The distinction between dispatching and limit priorities is as follows.</p> <p>Although both priorities are specified as parameters of the ATTACH macro instruction, they serve different functions. The dispatching priority determines the appropriate position of a TCB in the task queue, and also the next routine to be placed in execution by the dispatcher. The dispatcher places in execution the current program having the ready TCB with the highest dispatching priority.</p> <p>In contrast, the limit priority is used by the CHAP routine to determine the maximum value to which it may increase the dispatching priority of the task.</p> | CHAP | IGC044 | | | | | | | | |
| <p>1 If 0 is supplied in register 1, the dispatching priority of the caller is to be changed. The address of the caller's TCB was placed in register 4 the by SVC Second-Level Interruption Handler (SLIH), and no validity check of the address is required.</p> | | OWNTCB | | | | | | | | |
| <p>2 If a valid address is supplied in register 1, CHAP compares the specified TCB address with the addresses of the TCBS that represent the caller's subtasks. If the subtask is not found, CHAP abnormally terminates the caller.</p> <p>The CHAP routine does not make this test if the caller's TCB (address in register 4) is the subject.</p> | | KEYTEST | | | | | | | | |
| <p>3 If the priority of a TSO task (TCBTSTSK =1) is being adjusted, only TSO tasks within the requester's sub-group, as specified by the TJBX (time sharing job block extension) can be affected by the CHAP request.</p> <p>The TCB fields that CHAP changes are TCBTSDP, containing the dispatching priority; and TCBTSLP, containing the limit priority. The new priorities, shown below in column 2, are determined by CHAP, which adds the number input in register 0 to the current priority to obtain the new total.</p> <table border="0"> <tr> <td><u>Priority Requested</u></td> <td><u>New Priorities</u></td> </tr> <tr> <td>Total ≤ 0</td> <td>TCBTSDP = 0</td> </tr> <tr> <td>Total > caller's TCBTSLP</td> <td>TCBTSDP, TCBTSLP = TCBTSLP of caller</td> </tr> <tr> <td>Total ≤ caller's</td> <td>TCBTSDP = total; if TCBTSDP ≥ TCBTSLP, set TCBTSLP = new TCBTSDP</td> </tr> </table> <p>If the priority of the LOGON task is set lower than any of the subtasks, the dispatching priority of these subtasks is set at the new level of the LOGON task.</p> | <u>Priority Requested</u> | <u>New Priorities</u> | Total ≤ 0 | TCBTSDP = 0 | Total > caller's TCBTSLP | TCBTSDP, TCBTSLP = TCBTSLP of caller | Total ≤ caller's | TCBTSDP = total; if TCBTSDP ≥ TCBTSLP, set TCBTSLP = new TCBTSDP | | DOCHAP TSTASK TSXREST |
| <u>Priority Requested</u> | <u>New Priorities</u> | | | | | | | | | |
| Total ≤ 0 | TCBTSDP = 0 | | | | | | | | | |
| Total > caller's TCBTSLP | TCBTSDP, TCBTSLP = TCBTSLP of caller | | | | | | | | | |
| Total ≤ caller's | TCBTSDP = total; if TCBTSDP ≥ TCBTSLP, set TCBTSLP = new TCBTSDP | | | | | | | | | |

| NOTES | ROUTINE NAME | LABEL | | | | | | | | |
|---|--|-----------------------------|--|---|-----------------------------------|--|-----------------------|--|------|--------------------|
| <p>4 If TCBFTS = 1, the subject task is a member of a time-sliced group. TCBFTS is set to 0, because a change in the dispatching priority shifts a time-sliced task out of its group.</p> <p>Pointers must be adjusted in the TSCE (time-slicing control element) to reflect the change in priority. If the address of the TCB is the same as the address in the TSFIRST, TSNEXT, and TSLAST fields in the TSCE, all three fields are set equal to zero.</p> <table border="0"> <tr> <td>Field Containing TCB Address TSFIRST but not TSLAST</td> <td>Meaning and CHAP Processing</td> </tr> <tr> <td></td> <td>Specified task is not the only one in the group. CHAP places address of the next lower-level task on task queue into TSFIRST.</td> </tr> <tr> <td>TSLAST and TSNEXT but not TSFIRST</td> <td>Specified task is last in the group and next to be dispatched. CHAP places address from TSFIRST into TSNEXT and address of next-higher-level on the TCB queue into TSLAST.</td> </tr> <tr> <td>TSLAST but not TSNEXT</td> <td>CHAP places address of next higher-level task TCB on task queue into TSLAST.</td> </tr> </table> | Field Containing TCB Address TSFIRST but not TSLAST | Meaning and CHAP Processing | | Specified task is not the only one in the group. CHAP places address of the next lower-level task on task queue into TSFIRST. | TSLAST and TSNEXT but not TSFIRST | Specified task is last in the group and next to be dispatched. CHAP places address from TSFIRST into TSNEXT and address of next-higher-level on the TCB queue into TSLAST. | TSLAST but not TSNEXT | CHAP places address of next higher-level task TCB on task queue into TSLAST. | CHAP | TSTSBIT CHKTSCE |
| Field Containing TCB Address TSFIRST but not TSLAST | Meaning and CHAP Processing | | | | | | | | | |
| | Specified task is not the only one in the group. CHAP places address of the next lower-level task on task queue into TSFIRST. | | | | | | | | | |
| TSLAST and TSNEXT but not TSFIRST | Specified task is last in the group and next to be dispatched. CHAP places address from TSFIRST into TSNEXT and address of next-higher-level on the TCB queue into TSLAST. | | | | | | | | | |
| TSLAST but not TSNEXT | CHAP places address of next higher-level task TCB on task queue into TSLAST. | | | | | | | | | |
| <p>5 When changing the dispatching priority of a non-TSO task, CHAP follows the rules listed in the notes for step 3. For non-TSO tasks, the dispatching priority is in field TCBDSP, and the limit priority is in field TCBLMP.</p> | | DOCHAP1 | | | | | | | | |
| <p>6 The pointers in the TSCE are set to accommodate the new TCB, which is pointed to by TSLAST. If this is the only task in the group, TSFIRST and TSNEXT must also point to the new task.</p> | | CHK4TSP | | | | | | | | |
| <p>8 The TCB is queued according to its dispatching priority, but at the end of its priority level. There are two exceptions: (1) a new APG task is marked I/C and queued at the top of its priority level, and (2) any non-TSC tasks with a priority of zero are queued ahead of TSO tasks with a priority of zero.</p> | | LOCPLACE | | | | | | | | |

Diagram 3.4
EXTRACT Routine




Diagram 3.4 EXTRACT Routine (Module IEAVTB00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>The EXTRACT routine permits a problem program or system program to request information from its own TCB or the TCB of a subtask. Through the TCB, the JSCB (job step control block) and CSCB (command scheduling control block) can be referred to and certain information can be extracted from these control blocks. The information taken from the TCB or subsidiary control block is stored in a caller-specified list in the caller's region.</p> | EXTRACT | IGC040 |
| <p>2 For non-key-0 caller's only, the input TCB address must match either the address of the caller's TCB or the address of a TCB representing one of the caller's subtasks.</p> <p>If the caller does not supply a TCB address, EXTRACT uses the address of the caller's TCB, placed in register 4 by SVC SLIH. EXTRACT bypasses Step 2 if it uses the register 4 address.</p> | | GOODSTUF |
| <p>3 EXTRACT tests each bit of the extract field in the parameter list. This field represents the <u>FIELDS</u> parameter of the EXTRACT macro instruction. (See <u>OS/VS Supervisor Services and Macro Instructions</u> for a list of the TCB fields that can be extracted.) For each bit set, EXTRACT copies appropriate information from the TCB into the answer area.</p> | | QSTORE |

Diagram 3.5 (Steps 1-6)
DETACH Routine




Diagram 3.5 (Steps 1-6) DETACH Routine (Module IEAVED02)

| NOTES | ROUTINE NAME | LABEL |
|--|---------------|-----------------------------|
| <p>The DETACH routine permits a program being executed for an originating task to detach its subtask if the subtask has been normally or abnormally terminated. The DETACH routine checks whether the address of the subtask's TCB passed to the DETACH routine is valid, and whether the subtask has been terminated. It dequeues the subtask's TCB from the subtask queue and frees storage areas belonging to the subtask, including the subtask's TCB.</p> <p>If the caller specifies an invalid TCB address, the DETACH routine abnormally terminates the caller's task. If the subtask has not been normally or abnormally terminated before the DETACH request, DETACH abnormally terminates it as part of its processing.</p> <p>1 Meaning of TCB fields referred to:</p> <p>TCBFC Equals 1 if the task has been terminated. TCBFSA Address of problem program save area. TCBOLSQA Equals 1 if the subtask owns LSQA segment(s). TCBIQE Address of an IQE or zero. TCBFA Equals 1 if the task is abnormally terminating.</p> <p>2 DETACH compares the input TCB address (in register 1) with the TCBS that represent the caller's subtasks until:</p> <ul style="list-style-type: none"> • The TCB that represents the subtask to be detached is found, or • DETACH finds a 0 in the TCBNTC field, and the specified TCB has not been found. | <p>DETACH</p> | <p>IGC062</p> |
| <p>5</p> | | <p>CHKRET</p> <p>DTFREE</p> |

Diagram 3.5 (Steps 7-10)
DETACH Routine





Diagram 3.5 (Steps 7-10) DETACH Routine (Module IEAVE02)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 8 If TCBIQE equals 0, then no ETXR exists. If the IRB use count is greater than 1, then the use count is decremented and the IRB is not freed. | DETACH | DTABN |
| 9 | | STATEST |
| 10 | | TESTSCND |



•Diagram 3.6 SPIE Routine (Module IEAVTB00)

| NOTES | ROUTINE NAME | LABEL | NOTES | ROUTINE NAME | LABEL |
|---|--------------|--------|--|--------------|--------------------------------------|
| <p>The SPIE routine completes the processing needed for a user to specify a program interruption exit routine. The initial processing -- creating and initializing the fields of a PICA (program interruption control area) -- is performed by executable coding produced by the expansion of the SPIE macro. This processing place a program mask, the address of the user's program-interruption exit routine, and an interruption mask in the fields of the PICA.</p> <p>If, after the execution of the SPIE routine, a program-check interruption occurs in a program being executed for the issuer's task, the information in the PICA determines how the program interruption is to be processed.</p> <p>If an interruption occurs, the interruption supervisor stores in the PIE the information needed by the user's exit routine to handle the interruption. This information includes the program check old PSW and registers 14-2.</p> <p>For the interruption supervisor to pass control to the correct error handling routine, it must be able to test for the existence of a user routine. The main function of the SPIE routine is to place in the TCB of the macro-issuing program an indirect pointer to the user routine. If, after a program-check interruption has occurred, the supervisor finds an address in the pointer field, it passes control to the user routine to handle the interruption. Otherwise, the supervisor's Program Check FLIH schedules abnormal termination of the task whose error caused the program interruption.</p> | SPIE | IGC014 | <p>1 If the TCBPIE field equals 0, this is the first time that the caller has issued a SPIE macro. A new PIE must be built.</p> <p>2 For an already existing PIE, only the first word must be tested.</p> <p>4 If a PIE exists from the execution of an earlier SPIE, the PICA address it contains is returned to the caller in register 1. The caller may use this address in a later SPIE macro to restore this PICA.</p> <p>5 Whenever a caller issues a SPIE macro with no operands, a zero PICA address results from the macro expansion. The saved program mask (TCBPMASK) is used to set the program mask in the caller's PSW. Thus, a SPIE macro with no operands cancels the effect of a previous SPIE macro.</p> <p>6 If the system is enabled at this point, processing must begin again at Step 2.</p> <p>If PICAEXT is not equal to zero, the TCBPIE17 bit is set equal to 1 if the user is authorized.</p> <p>8 The TCBPIE17 bit makes it possible to avoid inspection of the PIE and PICA every time a missing page interruption occurs. The TCBPIE17 bit equals 1 if the user has provided an exit routine for this type of interruption.</p> <p>9</p> | SPIE | PICASAV RESPM SETNEWPC |

Diagram 3.7
WAIT Routine




Diagram 3.7 WAIT Routine (Module IEAVSY50)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | | | | | | | | | |
|---|-----------------|---------------------|--|--------|-----|----|----|---|-----|----|----|---|----|-----|----|--|----|----|----|--|--|------|
| <p>The WAIT routine permits a problem program or system program to stop its execution until a specified number of events have occurred, such as the completion of one or more I/O operations. When the specified events have occurred, the POST routine indicates the occurrence of the awaited event or events and makes the program ready (no longer waiting), so that its execution can continue.</p> | WAIT | IGC001 | | | | | | | | | | | | | | | | | | | | |
| <p>3 The RBECBWT bit in the caller's RB is set when the caller specifies a smaller wait count than number of ECBCs. This means that the caller awaits fewer events than the maximum number that can occur. For example, if a WAIT request is fulfilled by the completion of one of three possible I/O operations, the wait bit set in each of the two ECBCs not yet posted is now misleading. If the RBECBWT bit is set, the POST routine clears the wait bit in each of the ECBCs not yet posted, and also clears the RBECBWT bit. The misleading indicators are thus removed.</p> | | ECEWT | | | | | | | | | | | | | | | | | | | | |
| <p>4</p> <table border="1"> <thead> <tr> <th>Event Complete?</th> <th>Wait Flag Set</th> <th>Decrease Wait Count</th> <th>Action</th> </tr> </thead> <tbody> <tr> <td>Yes</td> <td>NA</td> <td>=0</td> <td> <ul style="list-style-type: none"> Reset RBECBWT=0 and clear wait flags in any ECBCs in the list. Return via SVC 3. </td> </tr> <tr> <td>Yes</td> <td>NA</td> <td>*0</td> <td> <ul style="list-style-type: none"> Continue processing ECBCs. Go to Step 5 if this is the last ECB. </td> </tr> <tr> <td>No</td> <td>Yes</td> <td>NA</td> <td> <ul style="list-style-type: none"> AETERM -- code X301. </td> </tr> <tr> <td>No</td> <td>No</td> <td>NA</td> <td> <ul style="list-style-type: none"> Set ECB wait flag. Put address of caller's RB in ECB for POST. Continue processing ECBCs. If this is the last ECB, store wait count in RBWCF and go to Step 5. </td> </tr> </tbody> </table> | Event Complete? | Wait Flag Set | Decrease Wait Count | Action | Yes | NA | =0 | <ul style="list-style-type: none"> Reset RBECBWT=0 and clear wait flags in any ECBCs in the list. Return via SVC 3. | Yes | NA | *0 | <ul style="list-style-type: none"> Continue processing ECBCs. Go to Step 5 if this is the last ECB. | No | Yes | NA | <ul style="list-style-type: none"> AETERM -- code X301. | No | No | NA | <ul style="list-style-type: none"> Set ECB wait flag. Put address of caller's RB in ECB for POST. Continue processing ECBCs. If this is the last ECB, store wait count in RBWCF and go to Step 5. | | PKEY |
| Event Complete? | Wait Flag Set | Decrease Wait Count | Action | | | | | | | | | | | | | | | | | | | |
| Yes | NA | =0 | <ul style="list-style-type: none"> Reset RBECBWT=0 and clear wait flags in any ECBCs in the list. Return via SVC 3. | | | | | | | | | | | | | | | | | | | |
| Yes | NA | *0 | <ul style="list-style-type: none"> Continue processing ECBCs. Go to Step 5 if this is the last ECB. | | | | | | | | | | | | | | | | | | | |
| No | Yes | NA | <ul style="list-style-type: none"> AETERM -- code X301. | | | | | | | | | | | | | | | | | | | |
| No | No | NA | <ul style="list-style-type: none"> Set ECB wait flag. Put address of caller's RB in ECB for POST. Continue processing ECBCs. If this is the last ECB, store wait count in RBWCF and go to Step 5. | | | | | | | | | | | | | | | | | | | |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|--------|
| <p>6 A time limit cannot be applied if:</p> <ul style="list-style-type: none"> A task in the subtask queue for the job step is not waiting. The job-step task has no higher level task (TCBOTC = 0). The task is a TSO task. The caller has a key of 0. There is no initiator TQE. There is a real job-step TQE on the timer queue. A task in the subtask queue for the job step has issued a STIMER macro in its highest-level RB. WAIT has been called by the STIMER routine. | WAIT | JSTIME |
| <p>7 When STIMER issues a WAIT macro instruction, it is requesting an interruption after a timed interval. It is not necessary for the WAIT routine to place additional time limits on the job step. A STIMER request is called an implicit wait.</p> <p>Other calls to the WAIT routine are explicit requests. The RBXWAIT bit is set to indicate explicit requests.</p> | | |

Diagram 3.8 (Steps 1-4)
POST Routine

From SVC SLIH to process a POST request (at SVC entry point; see notes for branch entry points)




Diagram 3.8 (Steps 1-4) POST Routine (Module IEAVSY50)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>The POST routine permits a program (the "posting" program or caller) to signal the occurrence of an event, such as the completion of an I/O operation, awaited by a waiting program. The routine signals (posts) the event's occurrence by altering a bit in a specified ECB (event control block) shared by both the waiting and posting programs.</p> <p>The POST routine also places in the event control block a post code supplied by the posting program. The post code may later be inspected by the waiting program, after it resumes execution, to determine the type of event that occurred. The POST routine determines whether the program that is awaiting the posted event can be made ready (whether all awaited events have occurred).</p> <p>If the waiting program can be made ready, and belongs to a task of higher dispatching priority than that of the posting program, the POST routine indicates to the dispatcher that a task switch is needed (a ready program having higher priority than that of the caller should be dispatched). If a time limit has been applied to the waiting task, it is removed.</p> | POST | IGC002 |
| <p>1 After branch entries and interregion SVC entries (see table below), POST returns control to the caller without completing its processing if it is necessary to enable to bring the pages into storage. Before returning to the caller, POST provides for an asynchronous reentry to itself. It does this by calling GETMAIN to get storage for an SQE (supervisor queue element), initializing the SQE, and calling the Stage 2 Exit Effector to begin scheduling the asynchronous reentry. This reentry will be accomplished under the task being posted. The Stage 2 Exit Effector queues the SQE on an asynchronous exit queue (see Diagram 3.9).</p> <p>Asynchronous reentry protects supervisor routines from time-consuming processing involved in ensuring that pages are in real storage. In addition, many of POST's callers could not tolerate an enabling of the system. With asynchronous reentry, the waiting routine, not the caller of POST, will incur the missing page interruption.</p> | | |
| <p>2 If a TSO task is being posted, the TJB is referenced to determine whether the user is in storage. For the active user, processing continues. If the task is swapped out, an IPPB (interpartition POST block) is created, and the TSIP (Time sharing Interface Program) is called to bring the task into storage. POST is then called by the RCT (Region Control Task).</p> | | TSTJID |
| <p>4</p> | | POSTTEST |

Diagram 3.8 (Steps 5-10)
POST Routine




Diagram 3.8 (Steps 5-10) POST Routine (Module IEAVSY50)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| 8 If processing of the ECL list causes the system to be enabled, POST must begin again at Step 1. | POST | |
| 10 On branch entries, POST does not effect a task switch, even if one is indicated. Control returns to the caller, and no task switch occurs until the dispatcher is entered again. | | |




Diagram 3.9 ENQ Routine (Module IEAVENQ1)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|------------------|
| <p>The ENQ routine, working with the DEQ routine, permits programs issuing the ENQ macro instruction or the RESERVE macro instruction to gain control of a resource or set of resources. The requested resource may be one or more data sets, records within a data set, programs, or work areas within storage. The symbolic name of the resource, not the actual resource itself, is used by ENQ to control access.</p> <p>The ENQ routine places in a resource queue all resource requests specified in the caller's macro instruction. If no other ENQ-issuing program is using any of the requested resources, the ENQ routine, via the Exit routine and the dispatcher, returns control to the caller, which then gains access to its resource(s). But if any requested resource is already in use by another ENQ-issuing program, being executed for another task, the ENQ routine may place the caller in a wait condition until the resource becomes available.</p> | ENQ | IGC056 |
| <p>2 ENQ searches the resource queues to determine whether the requested resource is already in use. ENQ searches the major QCB queue for a major QCB that contains the specified qname. If it finds the qname, at least one resource in the set of resources is in use, and the routine then searches the associated minor QCB queue for the rname.</p> | | ENDMAJ ENDMIN |
| <p>3</p> | | CREATQEL |
| <p>4 If the requested resource is <u>not</u> in use, as indicated by the absence of QCBs with the specified Qname and Rname, control is returned to the caller. Depending on the input to the service routine, a return code may or may not be issued, and a QEL may or may not be constructed and placed on the resource queues. (Refer to Figure 3-5 for the various results.)</p> | | TESTEND |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------------|
| <p>5 If another requester has access to the resource, as indicated by a major and minor QCB containing the resource names, resultant processing depends on the particular RET option that the caller has specified, on the type of request -- shared (S) or exclusive (E)-- and on the types of QELs already on the queue. (Figure 3-6 lists the different forms of resultant processing.)</p> <p>Note in Figure 3-6 that a QEL is constructed and placed on a QEL queue if the requester wants access to the resource and is willing to wait for it. The requester's willingness to wait for the resource is indicated by a RET option of HAVE, NONE, or the omission of the RET operand. The RET option of TEST never causes creation of a QEL (see Figure 3-7). If RET is USE, a QEL is created only if the requester can have immediate access to the resource.</p> <p>Note that if all previous QELs on the queue and the present request are both for "shared" resources, there is no need for the caller to wait. The new requester and those represented by the "shared" previous QELs on the queue may share the resource on a task-priority basis. Thus, a requester need not have its QEL at the top of the "shared" group of QELs. Any requester represented in the shared group may be executed if other requesters represented in the group are waiting for an event, such as an I/O completion, provided at least one member of the group is at the top of the queue. Control is returned to the caller if the requested resource or resources are available, or to the current routine of the next highest priority ready task if the caller must wait because the requested resource is in use. If the caller is to receive control, the return path is via the Exit routine and the dispatcher. But if the current routine of another task is to receive control, the return path is via the dispatcher only. To determine the appropriate return path, ENQ tests the RE wait count field in the current SVRB. If the RE wait count is 0, all requested resources are available and the caller can receive control. But if the RE wait count is greater than 0, the caller is effectively in a wait condition and cannot be given control.</p> | ENQ | ERRX5 RET12 |

| RET Parameter | Meaning of RET Parameter | QCB and/or QEL Constructed and Queued | Control is Returned to Caller With Code of: | Meaning of Return Code |
|-----------------|--|---------------------------------------|---|--------------------------------|
| TEST | Tests the queues to determine if the caller can have immediate use of the resource. Never constructs control blocks. | no | 0 | Resource is available |
| USE | Places QCB and/or QEL on queues only if caller can have immediate access to the resource. | yes | 0 | Resource is available |
| HAVE | Delay can be tolerated. Places QCB and/or QEL on queues. | yes | 0 | Resource is available |
| NONE or omitted | Same as HAVE but produces no return code. | yes | no code | |
| CHNG | Converts a shared QEL to exclusive if (a) the QEL is shared (b) the QEL has control of the resource & (c) no other QEL is sharing. | no | 8 | No QEL existed to be converted |

Figure 3-5. Processing if a requested resource is not in use.

| Type of Previous QEL and Present Request | RET parameter is: | Resultant Processing |
|---|-----------------------|---|
| 1. The previous QEL on the queue is "exclusive," or the present request is "exclusive" | USE or TEST | Sets return code equal to 4 and, via the Exit routine and the Dispatcher, returns control to the caller. A QEL is not constructed to represent the request. |
| | HAVE, NONE or omitted | Places requester into wait condition by increasing SVRB wait count, constructs a QEL and places it on a QEL queue, indicates that a task switch is needed, branches to the Dispatcher to perform a task switch. If RET is HAVE, a return code of 0 is also produced and passed to requester after resource becomes available. |
| 2. The previous QELs and the present request are both "shared," or There is no previous QEL for the resource (that is, the QEL queue is empty) | TEST | Sets return code equal to 0 and, via the Exit routine and the Dispatcher, returns control to the caller. No QEL is constructed. |
| | NONE or omitted | Constructs a new QEL, places it on a QEL queue, and via the Exit routine and the Dispatcher, returns control to the caller. |
| 3. The caller does not control and resource or is actively sharing | USE or HAVE | Sets return code equal to 0, constructs a new QEL, places it on a QEL queue, and via the Exit routine and the Dispatcher, returns control to the caller. |
| | CHNG | Sets return code equal to 4 and, via the Exit routine and the Dispatcher, returns control to the caller. No QEL is constructed. |
| 4. The caller has control of resource and QEL is shared with no other QEL sharing | CHNG | Set return code equal to 0, changes QEL to Exclusive and, via the Exit routine and Dispatcher, returns control to the caller. |

Figure 3-6. Processing if a requested resource is in use.

| Return Code | RET=TEST,USE,HAVE | RET=CHNG | ECB= |
|-------------|--|--|--|
| 20 | The caller's task is already enqueued but does not have control of resource. | Not used | The caller's task is already enqueued but does not have control of resource. No QEL created. |
| 16 | Not used | Not used | Previous ENQ with ECB request still pending. |
| 12 | Resource is permanently unavailable. | Resource is permanently unavailable. | Resource is permanently unavailable. No QEL created. |
| 8 | The caller's task is already enqueued and has control of resource. | No QEL exists for the caller. | Caller's task is already enqueued and has control of resource. No QEL created. |
| 4 | The resource is in use, and the caller's request has not been enqueued. (Only TEST & USE.) | The caller does not have sole control of resource. | Resource is in use and caller's request has been placed on queue. |
| 0 | The resource is available, or the caller's request has been enqueued. | Resource is now under exclusive control. | Resource is available and caller's request has been enqueued. |

Figure 3-7. Return codes for the ENQ routine.




Diagram 3.10 DEQ Routine (Module IEAVENQ1)

| NOTES | ROUTINE NAME | IAEEL |
|--|--------------|-----------------|
| When the program finishes using the resource(s), it issues a DEQ macro instruction which causes the DEQ routine to remove one or more elements from the request queue and to reduce the wait count for the waiting program. If the wait count is now 0, the DEQ routine, via the Exit routine and the dispatcher, may return control to the previously waiting (now ready) program. The program then gains access to its resource(s). | DEQ | IGC048 |
| 2 To update the resource queues, DEQ searches for the QEL that represents a request that should now be dequeued. It first finds both a major QCB and a minor QCB containing the specified resource names. DEQ then examines the QEL queue associated with the specified resource. If the caller's TCB address matches that stored in one of the QELs logically at the top of its queue, DEQ dequeues the QEL and, via supervisor linkage to FREEMAIN, frees the space that the QEL occupies. | | PARMLOOP |
| 3 DEQ examines the QCB queues to determine if any QCB may be released. If there are no more QELs queued to the minor QCB for the resource, there are no further requests for the resource, and the minor QCB can be released. In this case, DEQ removes the minor QCB from its queue and frees the space it occupies. It then examines the minor QCB queue to decide whether the minor QCB is needed and can be similarly eliminated. If there are no minor QCBs queued to the major QCB, there are no outstanding requests for the entire set of resources. In this case, DEQ removes the major QCB from its queue and frees its space. DEQ then processes in a similar manner any other input parameters that represent QELs to be dequeued. | | PROCMIN |
| 4 For each SVRB whose awaited resources are available, as indicated by a zero RB wait count, the DEQ routine tests whether the associated requester can be dispatched. If the requester's task is of higher dispatching priority than the caller's, the requester may be dispatched in place of the caller. | | LOOP1 REDUCE |
| 5 For each SVRB that has a zero wait count, DEQ calls the supervisor's Task Switch routine to compare dispatching priorities. If the readied requester's TCB has a higher priority than the caller's, the Task Switch routine indicates this fact to the dispatcher by placing the requester's TCB address in the "new" TCB pointer, IEATCBP. | | TASKWTH |
| 6 DEQ returns control to the caller or a readied requester, via the Exit routine and the dispatcher. The Exit routine dequeues the SVRB from its RB queue and frees the space that the SVRB occupies. The dispatcher decides whether to return control to the caller or to a readied requester, depending on the contents of the "new" TCB pointer, IEATCEP. If the "new" TCB pointer contains the address of the current TCB, the dispatcher returns control to the caller. Otherwise, the dispatcher returns control to the requester whose TCB address is in the pointer. In this case a task switch has occurred. | | |

Chart 3-1 (page 1 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 2 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 3 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 4 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 5 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 6 of 25). ENQ/DEQ/RESERVE





Chart 3-1 (page 7 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 8 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 9 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 10 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 11 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 12 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 13 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 14 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 15 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 16 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 17 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 18 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 19 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 20 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 21 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 22 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 23 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 24 of 25). ENQ/DEQ/RESERVE




Chart 3-1 (page 25 of 25). ENQ/DEQ/RESERVE






Diagram 3.11
Stage 1 Exit Effector




Diagram 3.11 Stage 1 Exit Effector (Module IEAVEF00)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|--------|
| <p>A user program may request the future execution of an exit routine to handle an unpredictable event, such as an end-of-task condition, expiration of a timer interval, or special I/O handling (for example, tape label checking or I/O error checking).</p> <p>The scheduling of user exit routines, called asynchronous exit routines, is handled by three supervisor routines: the Stage 1 Exit Effector, the Stage 2 Exit Effector, and the Stage 3 Exit Effector. Note that these routines do not schedule the execution of user program-check routines. ABEND processing that results from a program interruption can be intercepted by a SPIE macro instruction or, in the absence of SPIE, by a STAE macro instruction. See Diagram 3.5 for a description of the SPIE routine.</p> <p>Through the exit effectors, a supervisor routine can also request that a supervisor service be deferred until the supervisor routine can operate under the TCB of the task it is servicing. This prevents page faults at times when system integrity or performance might be impaired.</p> <p>The Stage 1 Exit Effector is called by supervisor or data management routines. Its purpose is to create and initialize, according to input parameters, either an IRB (interruption request block) to control a user exit routine whose future use is requested by the caller, or a TIRB (task interruption request block) that permits the supervisor to defer execution until it can execute under the TCB of the task being serviced.</p> <p>Data management routines enter the Stage 1 Exit Effector at IGC043 to begin scheduling routines that handle asynchronous events.</p> <p>The ATTACH routine enters at IGC043BR to create an IRE and a TIRB for a new subtask.</p> <p>2 The caller uses the work area to build IQEs (interruption queue elements). For example, the ATTACH routine builds an IQE for each asynchronous exit routine.</p> <p>3 The information placed in the IRB during initialization includes the save area address, the entry-point address of the user exit routine, the size of the RB, and the PSW to be loaded to start execution of the asynchronous exit routine.</p> | Stage 1 Exit | IGC043 |

Diagram 3.12
Stage 2 Exit Effector




Diagram 3.12 Stage 2 Exit Effector (Module IEAVNU00)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | |
|--|--|--------------------|--------------------|-----|--|------|-----|--|------|-----|--|------|-----------------------|---------|
| <p>1 The exit queue on which the Stage 2 Exit Effector places the input queue element depends on whether the queue element is an IQE (interruption queue element), an RQE (request queue element), or an SQE (supervisor queue element).</p> <table border="0" data-bbox="1113 324 1627 576"> <thead> <tr> <th data-bbox="1113 324 1207 357">Type of Queue Element</th> <th data-bbox="1228 357 1522 381"><u>Purpose</u></th> <th data-bbox="1543 324 1627 357">Type of Exit Queue</th> </tr> </thead> <tbody> <tr> <td data-bbox="1113 381 1207 397">IQE</td> <td data-bbox="1228 381 1522 430">Supervisor routine wants to schedule an asynchronous exit routine.</td> <td data-bbox="1543 381 1627 397">AEQJ</td> </tr> <tr> <td data-bbox="1113 446 1207 462">RQE</td> <td data-bbox="1228 446 1522 503">Data management routine wants to schedule an asynchronous routine.</td> <td data-bbox="1543 446 1627 462">AEQA</td> </tr> <tr> <td data-bbox="1113 519 1207 535">SQE</td> <td data-bbox="1228 519 1522 576">Supervisor wants to schedule an asynchronous supervisor service.</td> <td data-bbox="1543 519 1627 535">AEQS</td> </tr> </tbody> </table> <p>2 This indicates to the dispatcher that an asynchronous event is available for scheduling and causes the dispatcher to call the Stage 3 Exit Effector.</p> | Type of Queue Element | <u>Purpose</u> | Type of Exit Queue | IQE | Supervisor routine wants to schedule an asynchronous exit routine. | AEQJ | RQE | Data management routine wants to schedule an asynchronous routine. | AEQA | SQE | Supervisor wants to schedule an asynchronous supervisor service. | AEQS | Stage 2 Exit Effector | IEAEF00 |
| Type of Queue Element | <u>Purpose</u> | Type of Exit Queue | | | | | | | | | | | | |
| IQE | Supervisor routine wants to schedule an asynchronous exit routine. | AEQJ | | | | | | | | | | | | |
| RQE | Data management routine wants to schedule an asynchronous routine. | AEQA | | | | | | | | | | | | |
| SQE | Supervisor wants to schedule an asynchronous supervisor service. | AEQS | | | | | | | | | | | | |

Diagram 3.13 (Steps 1-4)
Stage 3 Exit Effector




Diagram 3.13 (Steps 1-4) Stage 3 Exit Effector (Module IEAVNU00)

| NCTES | ROUTINE NAME | LABEL | NCTES | ROUTINE NAME | LABEL |
|---|--------------------------------------|-----------------|--|--------------------------------------|----------------|
| <p>The dispatcher enters the Stage 3 Exit Effector when it finds that Stage 2 has placed at least one element on an asynchronous exit queue and turned on IEA0DS01 to signal that an asynchronous exit routine or asynchronous event is ready for scheduling.</p> <p>1 SQEs represent a request for a supervisor service on an asynchronous basis. An SQE cannot be processed if:</p> <ul style="list-style-type: none"> • The TCB that the SQE points to represents a task responsible for setting the supervisor lock (set if a disabled page fault occurs). • The SQE is in purge status (Bit 0 of SQEFLAGS=1) <p>ABTERM uses the SQE/TIRE processing to schedule ABEND. If the TCB is being abnormally terminated, only the special ABTERM SQE will be scheduled.</p> <p>2 An IQE cannot be processed if:</p> <ul style="list-style-type: none"> • Asynchronous events are not allowed for the task requesting the exit routine. • A TIRB is at the top of the TCB's RB chain. A task can become interlocked if it depends on asynchronous processing represented by a TIRB occurring before processing represented by an IRB. • The TCB that the IQE represents is the task responsible for setting the supervisor lock. <p>If an IQE exists, the Stage 3 Exit Effector determines whether its IRB is a normal IRB or an attention IRB for a TSO task.</p> <p>If the IRB is not an attention IRB (RBATNXIT=1), execution continues with the chaining process. If it is an attention IRB, the TCB associated with this IRB and all lower-level tasks in this user's task structure are checked to determine whether attention exits and asynchronous exits are permitted. If not, processing continues with the next IQE. If these exits are permitted, the IQE is scheduled by queuing the IQE in the usual manner.</p> | <p>Stage 3 Exit Effector</p> | <p>IEA0EF03</p> | <p>3 The same limitations that apply to IQEs apply to RQEs.</p> <p>4 One or more of the RQEs may represent a request by an I/O routine for the use of a system error handling routine.</p> <p>For each RQE representing a request to use an error routine, Stage 3 tests first whether a special system request block is "active," that is, already queued to its system error TCB. The system error TCB is a permanent TCB of high priority whose current "dummy" RB is normally in a wait condition. The request block that represents a system error handling routine is called the system interruption request block, or SIRB.</p> <p>If the SIRB is already queued to the system error TCB, the "active" bit (RBFACV) is set in the SIRE's status field. In this case, the error routine has already been scheduled for another request. The new request must then be deferred and await the next execution of Stage 3, when the dispatcher is next entered.</p> <p>If the SIRB is not "active," that is, not queued to the system error TCB, Stage 3 removes the RQE from its asynchronous exit queue and queues it to the SIRE. Stage 3 then initializes the SIRE. As part of this initialization, it sets the RB old PSW to provide reentry to the "error fetch sequence" (ERFETCH) of Stage 3.</p> <p>Besides altering the RE old PSW, Stage 3 queues the SIRB to the system error TCB.</p> <p>After Stage 3 queues the SIRE to the system error TCB, it defers subsequent error requests on the RQE queue. These requests are not processed until the SIRB becomes "inactive," removed from its TCB during execution of the routine.</p> | <p>Stage 3 Exit Effector</p> | <p>IRBINTL</p> |

Diagram 3.13 (Steps 5-7)
Stage 3 Exit Effector




Diagram 3.13 (Steps 5-7) Stage 3 Exit Effector (Module IEAVNU00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------------------|---------|
| 7 Successive phases of error routines are scheduled by the Stage 3 Exit Effector; a system error routine branches to IECTLER, which causes ERFETCH to be reentered to search for the next phase. | Stage 3 Exit Effector | IECTLER |

Diagram 3.14
Exit Routine




Diagram 3.14 Exit Routine (Module IEAVET00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------|
| <p>The Exit routine, a type-1 SVC routine, handles the exiting procedures for programs other than type-1 SVC routines. Problem programs or system programs gain supervisor-assisted linkage to the Exit routine by issuing a RETURN macro instruction; type-1 SVC routines obtain a similar result by using an SVC 3 instruction.</p> <p>The Exit routine determines the type of program that is exiting. The program can be a user program-check exit routine, an asynchronous exit routine, an SVC routine, a user program, or a supervisor routine operating under a TIRB (task interruption request block). For each type of exiting program, some special processing is performed.</p> <p>If the completed program was the first-executed program of its task, and therefore is considered to be at the "highest control level" within that task, the Exit routine recognizes an end-of-task condition and branches to the End-of-Task routine (EOT) to perform normal termination of the caller's task.</p> <p>The Exit routine dequeues the RE under which the completed program was operating for all types of completed programs except user program-check routines, which have no RES. If the RB had been dynamically acquired, the Exit routine frees the space occupied by the RE.</p> <p>The Exit routine branches to the dispatcher.</p> | Exit Routine | IGC003 |
| <p>1 User program-check routine (no RB)</p> <ul style="list-style-type: none"> • Ensure that PIE is in real storage. • Restore interrupted routine's registers from low storage to the TCB general register save area. Registers 14-2 are restored from the PIE to the TCB general register save area. • Clear first-time logic switch in the PIE to mark the PIE inactive for the program interruption FLIH. An active PIE leads FLIH to interpret the program-check interruption as occurring in the program check routine, causing abnormal termination of the current task. • Set up the RB old PSW in the interrupted program's RB. The Exit routine takes the left half from the left half of the SVC old PSW, and the right half from information in the PIE. The PSW information in the PIE is in EC mode. | | EDUX |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------|
| <p>The RBOPSW is constructed from two different sources because (1) the user program-check routine has the option of specifying a return point in the interrupted program that is different from the point of interruption, and therefore may store this return address in the right half of the program old PSW in the PIE; and (2) the user program-check routine may have accidentally altered the left half of the program old PSW stored in the PIE.</p> <p>The Exit routine branches to the dispatcher, which returns control to the interrupted user program.</p> <p>2 If the returning program is not a user program-check routine, the Exit routine examines the SCB (STA control block) queue pointed to by the TCBNSTAE field in the TCB. If there are no SCBs or if ABEND is in progress, the SCE processing is bypassed and Exit determines the RB type. Exit removes from the queue and frees all SCBs for the exiting program except those SCBs for which the exiting program issued a STAE macro instruction with the XCTL option. The search of the queue terminates when an SCB is found for an RB other than the RB for the exiting program. When the RB for the program that is exiting is the last PRB, Exit frees all SCBs, including those for STAI.</p> <p>3 Exit determines the type of program that is exiting by examining the RBSTAB field of its associated request block. This RB is always first on the RB queue when Exit is entered. Depending on the type of RE, the Exit routine performs special processing.</p> | Exit | |
| <p>User program (PRB)</p> <ul style="list-style-type: none"> • Restore user's registers from low storage to the TCB general register save area. • If the returning user program is the last to be executed for the task, branch to the EOT (End-of-Task) routine to perform normal task termination. <p>Exit routine branches to EOT routine.</p> <ul style="list-style-type: none"> • Go to CDEXIT to determine whether there are other requests for use of the completed program, and to prepare for re-entry to the program if there are such requests. After CDEXIT, execution continues at Step 4. • CDEXIT tests whether the exiting program has a CDE (contents directory entry); the existence of a CDE is indicated in the CDE field of the PRB. If there is no CDE, the exiting program was entered via the SYNCH macro instruction, which does not build a CDE; in this case, the CDEXIT routine returns control to Exit. If there is a CDE, CDEXIT continues processing. | | EDTR |
| | | CDEXIT |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>CDEXIT finds the major CDE associated with the PRB of the complete routine, and then reduces the use/responsibility count in the major CDE. CDEXIT updates the RB address in the CDE so it points to the next PRE that will control the program. This next PRB is associated with a task different from that of the caller.</p> <p>CDEXIT makes the new PRB ready by placing 0 in its wait count field; the dispatcher will test this field before dispatching the program. CDEXIT also sets the right half of the old PSW field in the new PRB, in preparation for later entry to the contents supervision at IEAQCS03 in CDEPILOG (Diagram 4.2).</p> <p>The CDEPILOG subroutine is executed when the dispatcher recognizes the new PRE's task as the highest priority ready task. (CDEPILOG performs final preparation for linkage to the requested program.)</p> <p>After preparing the next PRE to control the program, CDEXIT branches to the Task Switch routine. This routine tests whether the TCB for the previously waiting PRE may replace the current TCB. The Task Switch routine returns control to CDEXIT.</p> <p>If there are no other requests for the exiting program, CDEXIT uses its subroutine, the CDHKEEP routine. CDHKEEP sets the "nonfunctional" flag in the CDE to indicate that the program has been executed. Although this flag is meaningful only for nonreusable programs, it is always set at this point.</p> <p>CDHKEEP tests the use/responsibility count in the CDE to determine whether there are other requests for the exiting program. If the use/responsibility count is not 0, there is at least one outstanding request for the program, and CDHKEEP returns control to Exit (or to CDHKEEP's caller).</p> <p>If, however, the use/responsibility count is 0, there is no outstanding request for the program. In this case, the routine tests the program's attributes.</p> <p>If the program's storage can be freed, either the CEPURGE subroutine in GETMAIN, or another subroutine of Exit routine (CDESTROY), frees the storage.</p> <p>Control returns to the Exit routine (Step 4), or another caller.</p> | Exit | |
| | CDHKEEP | |
| | CDESTROY | |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>Type 2, 3, or 4 SVC routine (SVRB)</p> <p>IRB, SIRB, or TIRE</p> <p>IRB or TIRB</p> <p>TSO Task with Attention IRB</p> | Exit | EDSVRB |
| <ul style="list-style-type: none"> Exit restores the registers belonging to the caller of the completed SVC routine from the SVRB register save area to the TCB general register save area. Execution continues at Step 4. Processing of a completed program controlled by an SIRB continues at Step 4. If there are additional requests for use of a program represented by an IRB or a TIRE, prepare the program for reuse by setting up the RB old PSW and the TCB general register save area. Exit branches to the dispatcher. If there are no additional requests for use of a completed module, Exit calls the WAIT routine at JSTIME, to test if all the RBs in the region are in a wait state without any time limitations. WAIT applies time limits if there are none. Execution continues at Step 4. Start all subtasks via a branch entry to IGC07902 (Diagram 3.18). Free the TAIE. <p>Execution continues at SKIPATIN, see above.</p> | | SKIPATIN |
| | | SKIPATIN |
| | | WAITEST |
| | | IKJATTN |
| <p>4 If the TCBSTPPR flag is set, indicating that a task is to be set nondispatchable when no longer executing a privileged program (REATTN=0 for all RBs), a search of the RB queue is necessary.</p> <p>5 No task switch is made if NEW does not equal OLD already.</p> <p>6 Exit then sets the RE for the exiting program inactive and removes it from the RB queue and frees, if possible, the RB area. If the exiting RB is an IRB with a problem program save area, the save area is also freed. Exit then branches directly to the dispatcher.</p> | | EDNEXT |
| | | EDACT |

Chart 3-2 (page 1 of 11). Exit routine




Chart 3-2 (page 2 of 11). Exit routine




Chart 3-2 (page 3 of 11). Exit routine




Chart 3-2 (page 4 of 11). Exit routine




Chart 3-2 (page 5 of 11). Exit routine






Chart 3-2 (page 6 of 11). Exit routine



• Chart 3-2 (page 7 of 11). Exit routine



• Chart 3-2 (page 8 of 11). Exit routine




Chart 3-2 (page 9 of 11). Exit routine





Chart 3-2 (page 10 of 11). Exit routine



• Chart 3-2 (page 11 of 11). Exit routine




Diagram 3.15
Type-1 Exit Routine





Diagram 3.15 Type-1 Exit Routine (Module IEAVNU00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------------|-----------------|
| <p>The Type-1 Exit routine returns control following execution of a type-1 SVC routine. It determines whether control should be returned directly to the caller of the SVC routine or to the dispatcher. It passes control to the dispatcher if the SVC routine has indicated the need for a task switch by altering the "new" TCB pointer, IEATCEP, or if a disabled page fault would be incurred by passing control directly to the caller.</p> <p>1 Type-1 Exit is entered from any type-1 SVC routine via a branch. Its first step is to set the type-1 switch to zero. ABTERM uses this switch to determine whether a type-1 SVC routine called it.</p> <p>2 Some type-1 SVC routines can place a task in a wait condition or make a program ready, thus requiring a task switch. The Type-1 Exit routine tests IEATCEP and IEATCB+4. If the pointers are equal, no task switch is required.</p> <p>If the task is being abnormally terminated, control also goes to the dispatcher.</p> <p>4 This branch to the dispatcher should not occur often, because it means a disabled routine was exposed to page faults. The dispatcher handles this special condition.</p> <p>If the caller of the SVC routine is a disabled task and the NSI is in real storage, or it is a pageable task but is not disabled, the Type-1 Exit routine returns control to it.</p> | <p>Type-1 Exit</p> | <p>IEAOXE00</p> |

Diagram 3.16
Task Switch Routine



•Diagram 3.16 The Task Switch Routine (Module IEAVNU00)

| NOTES | ROUTINE NAME | LAEL |
|--|--------------|----------|
| <p>The Task Switch routine is used by any disabled supervisor routine that wants to determine whether a newly readied task, which may be of higher priority than the caller of the supervisor routine, should be dispatched in place of the caller's task.</p> <p>A supervisor routine can enter the Task Switch routine after it has reduced a program's RB wait count to 0, or after it has cleared a nondispatchability flag in a TCB. For example, the POST routine may make ready a program that was awaiting the completion of an I/O operation, or the DEQ routine may make ready a program that was awaiting a serially reusable resource. In either case, the supervisor routine does not know if the readied routine belongs to a task of higher priority than that of the caller, and does not know whether it should replace the caller as the currently dispatchable program. The supervisor routines use the Task Switch routine to resolve these questions.</p> <p>1 First, Task Switch checks IEATCBP, the NEW TCB pointer. Normally IEATCBP contains the address of the TCB belonging to the task that will be next dispatched. IEATCEP points either to the TCB of the caller's task, to the TCB of a previously readied task, or is 0. If IEATCEP is not 0, Task Switch compares the priority in the TCB that IEATCB points to with the priority in the input TCB.</p> <p>If the first word of the TCB pointer equals 0, Task Switch compares the dispatching priority of the newly readied routine to the priority in the TCB pointed to by IEATCBP+4, the OLD TCB pointer.</p> <p>2 The Task Switch routine tests the time-slicing bit in the TCBS. If either task is a member of a time-slicing group (TCBFTS = 1), Task Switch cannot indicate a task switch.</p> | Task Switch | IEA0DS02 |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|------------------------|
| <p>3 If Task Switch is comparing two tasks that are members of an APG (automatic priority group; TCBAPG = 1), and if the newly readied task is I/O oriented (TCBCPU = 0) and the comparison task is CPU oriented (TCBCPU = 1), Task Switch may signal a task switch (based on Step 5).</p> <p>4 Task Switch examines the task queue, beginning with the comparison task's TCB. If it finds a task of lower priority than the input task before it reaches the input task's TCB, or reaches the end of the task queue before it finds the input task's TCB, Task Switch may signal a task switch (based on Step 5).</p> <p>5 The following tests determine whether the TCB address of the input task can be placed in IEATCBP, and thus brought to the attention of the dispatcher:</p> <ul style="list-style-type: none"> • Task must be dispatchable (TCBFLGS=0). • Highest RB level of the task cannot be waiting (REWCF must equal 0). • If the supervisor lock is set (CVTSYIK = 1) and the newly readied task is responsible for it, then the task is dispatchable. If the task is not responsible for the supervisor lock, and it wishes to disable or it is already disabled, it is not a dispatchable task. Otherwise, the task is dispatchable. | Task Switch | SWNEXT SWSETNEW |





Diagram 3.17 Dispatcher (Module IEAVNU00)


| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|--------|
| <p>Upon entry to the dispatcher, OLD (IEATCBP+4) contains the address of the last user routine's TCB to have control before the supervisor. NEW (IEATCBP) contains the address of the TCB for the program to receive control next, or equals 0, indicating that the dispatcher is to determine which task is to receive control next.</p> <p>If the two TCB pointers are not equal, and the NEW TCB pointer (IEATCBP) does not contain 0, IEATCBP points to the NEW TCB whose current routine will be given control.</p> <p>1-5 Several possible combinations of the NEW-OLD pointers exist:</p> <ul style="list-style-type: none"> • NEW equals OLD: It may be possible to redispach OLD. • NEW equals 0: OLD cannot be dispatched, the task queue should be searched downward from OLD to find a new ready task. • NEW does not equal 0 or OLD: It may be possible to dispatch NEW. • OLD has X'80' in the high-order byte: The OLD was removed from the system before the dispatcher gained control. The task to receive control is determined from the contents of NEW. <p>2 If OLD=APG then special APG processing is necessary, depending on whether OLD gave up control due to an explicit wait or because its timer interval expired.</p> | Dis- patcher | IEA0LS |

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|---|
| <p>3 The dispatcher saves registers in the TCB and calls the Timer Dequeue routine to dequeue all task TQEs on the timer queue.</p> <p>5 The dispatcher calls Timer Enqueue to set up task timing.</p> <p>6 The task that will gain control has been selected. The dispatcher ensures storage protection. The STOR (segment table origin register) must point to the proper segment table. For pageable tasks with a nonzerc protection key, segment table entries must be validated.</p> <p>7 The paging supervisor enters the dispatcher to request that a task be made temporarily nondispachable. This is an attempt to lower a high paging rate.</p> <p>Nonpageable and TSO tasks are not eligible for selection by the dispatcher. However, if no other eligible task can be found, the dispatcher will call TSO to allow TSO to take action.</p> <p>The dispatcher also sets tasks dispachable when the paging supervisor requests it.</p> <p>8 Nonpageable regions and TSO regions are not considered for migration. The selected is the job-step task of the lowest dispatching priority among the eligible job steps.</p> <p>No call is made to the dispatcher when pages are being transferred from a secondary paging device to a primary paging device.</p> | Dis- patcher | DSWTASK DSSEARCH DSENER IEA0DS01 |


• Chart 3-3 (page 1 of 7). Dispatcher




• Chart 3-3 (page 2 of 7). Dispatcher




• Chart 3-3 (page 3 of 7). Dispatcher




• Chart 3-3 (page 4 of 7). Dispatcher




• Chart 3-3 (page 5 of 7). Dispatcher



• Chart 3-3 (page 6 of 7). Dispatcher



• Chart 3-3 (page 7 of 7). Dispatcher





From SVC FLIH or branch entry from a supervisor routine to process a STATUS request





Diagram 3.18 STATUS Routine (Module IEAVSETS)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>The STATUS routine permits a problem or system program to change TCB fields that control the dispatchability of a task.</p> <p>Routines with a protection key of 0 can use the STATUS routine to set or reset the status of particular tasks. The affected task status can be either the "must-complete" status or the "nondispatchable" status.</p> <p>Problem programs are restricted to the SVC interface, and can control only the start/stop count in the TCE.</p> | STATUS | IGC079 |
| <p>1-3 When a user issues a STATUS macro instruction with the START or STOP operand, the routine determines whether the specified subtask of the current task or all subtasks of the current task are to be modified. When START is specified, the stop/start count is decreased in the subtask TCB(s), and the appropriate dispatchability flags may be cleared. When STOP is specified, the stop/start count is increased in the subtask TCB(s) and the dispatchability flags are set. A task is set nondispatchable only if no system routines are being executed for it, as indicated by the TCBATT flag. If a system routine is being executed for the task, the TCBSTPPR flag is set to indicate that this task should be made nondispatchable when a system routine is no longer being executed for it.</p> | | PROCEED |
| <p>4 The STATUS routine sets the specified dispatchability flag or flags in the specified set of TCBS. (If RESET is specified, the specified dispatchability flag or flags are cleared in the specified set of TCES.) Four sets of tasks can be specified: the system, the job step, a specified task and its related lower-level tasks, or a single task. If SYSTEM is specified, all tasks of the system are set nondispatchable except the current task and the permanent system tasks. If STEP is specified, all tasks in the job step are set nondispatchable except the current task. If a TCB address starting with the job-step task is specified, the task and its descendants are set nondispatchable. If the current task is among the descendants, its status is not changed. If E is specified, only the task explicitly identified is set nondispatchable.</p> <p>The particular dispatchability flag or flags that are set (or cleared) in each TCB depend on the mask bit number specified in the STATUS macro instruction.</p> | | IGC07902 |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------------------------|
| <p>6 When entered via the macro instruction STATUS SET, MC, STEP SYSTEM, the STATUS routine sets the caller's task in "step" or "system" must-complete status. (If the RESET operand is specified, the must-complete status that was previously set is cleared.) The routine sets the must-complete flag in the current TCB, the prohibit-asynchronous-exits flag in the current TCB, and the step or system "must-complete" dispatchability flag in other TCBS of the job step or system.</p> <p>If STEP was specified, then all tasks in the job step, including the initiator, are affected. If SYSTEM was specified, then all tasks below the permanent system tasks are affected.</p> <p>For STEP or SYSTEM, the caller's task is always exempt from being set nondispatchable.</p> | STATUS | MCSTEP OR MCSYSTEM |

• Diagram 3.19
Validity Check Routine



•Diagram 3.19 Validity Check Routine (Module IEAVNU00)

| NOTES | ROUTINE NAME | LABEL | NOTES | ROUTINE NAME | LABEL |
|--|----------------|--|--|----------------|----------|
| Supervisor routines use the Validity Check routine to check storage addresses passed by user programs. For each input address, the Validity Check routine tests the following: fullword alignment (optional), whether the address is in real storage, whether the address is in a valid segment, and whether the input address is in storage with a protection key that matches the protection key of the caller of the supervisor routine (optional). Because all pageable tasks have the same protection key, Validity Check must perform segment validation to ensure storage security. | Validity Check | IEA0VL00 IEA0VL01 +4 IEA0VL01 | If the return from the LRA instruction indicates that the input address does not point to a valid SGTE (segment table entry), Validity Check sets a nonzero condition code and returns control to the caller. | Validity Check | |
| If an address is invalid, the routine informs the calling supervisor routine by returning a nonzero condition code or a return code. | | | The return from the LRA instruction may indicate that the input address points to a valid SGTE, but that the PTE (page table entry) does not point to a page in real storage. In this case, Validity Check gets the real storage address of the PTE and enters the paging supervisor at IEAPTRV. Subroutine IEAPTRV converts the real storage address of the PTE to a virtual storage address. | | |
| 3 If a user is a pageable task (TCBRV=0), protection key tests are not enough to guarantee system security because all pageable regions have the same protection key. Bits 8-15 of the input address identify the storage segment containing the input address. TCBSTI contains the address of the first segment assigned to the user task, and the TCBST field the count of additional segments. The input address must be in the user's storage as defined in the TCB. | | | Validity Check now tests the PGTPAM bit in the PTE. If the bit equals 1, the page containing the input address has been assigned by GETMAIN and is valid. If the page is invalid, Validity Check returns a nonzero condition code. | | |
| 4 Validity Check issues an LRA instruction. If the input address is in real storage, or can be paged into real storage, Validity Check simply compares the protection keys in Step 5. | | | 5 After Validity Check determines whether the input address is within the user's region (Step 4), the storage key of the user's task is compared to the key of the storage in which the input address lies. If the page is not in real storage, the key is found in the XPTPROT field of the XPTE (external page table entry). | | |
| | | | 6 Supervisor routines enter Validity Check at IEA0VL02 to determine whether an address is in real storage or available for page-in. The processing is identical to Step 4, except that return codes in register 10 are passed to the calling supervisor routine instead of a condition code in the PSW. | | IEA0VL02 |

Diagram 3.20
TESTAUTH Routine




Diagram 3.20 TESTAUTH Routine (Module IEAVNU00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------|
| <p>The TESTAUTH routine is called by problem programs or system programs to test whether a task has the authorization to request a specific function. As input parameters, TESTAUTH accepts a function code and, optionally, an authorization code. If no authorization code is specified, TESTAUTH uses the job-step authorization, found in the JSCE (job-step control block). The input parameters are indexes to a matrix called IEAVAUTH, which is built in the nucleus during system generation.</p> | TESTAUTH | IGC119 |
| <p>3 TESTAUTH compares the authorization code against the first byte of IEAVAUTH, and compares the function code against the second byte. If either authorization code or function code is greater than X'02', it is invalid. The only valid codes for either parameter are 0, meaning nonrestricted, and 1, indicating restricted.</p> | | ROTEST |
| <p>For example, a supervisor routine with an authorization code of 1 can perform both restricted (code 1) and non-restricted (code 0) operations.</p> | | |
| <p>4 The authorization and function codes are the indexes to the matrix in the third byte of IEAVAUTH. Using the authorization code as the row identifier, and the function code as the column identifier, TESTAUTH finds the matrix element. Only if the authorization code is 0 and the function code is 1 is the user unauthorized.</p> | | |

Diagram 3.21
MODESET Routine




Diagram 3.21 MODESET Routine (Module IEAVMOCE)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|--------|
| <p>By entering the MODESET routine through a macro call, an authorized problem program or system program can change its system mask, change its mode, and change its protection key. In this case, MODESET alters the SVCOPSW, which controls the calling task.</p> <p>A disabled supervisor routine with a key of 0 can enter MODESET at a branch entry point to change its own system mask. In this case, MODESET alters the system mask in the current PSW, which belongs to the calling task because no interruption has occurred.</p> <p>2 In the MODESET macro, both the ENABLE and SYSMASK operands request changes to the system mask. These two parameters should be coded in a single call to MODESET. MODESET sets the masks requested by the ENABLE operand before setting the masks requested by the SYSMASK operand (Step 5). Therefore, the SYSMASK operand overrides ENABLE when both are coded.</p> <p>The operands have slightly different effects. The ENABLE operand specifies that the I/O summary bit (bit 6) and the external interruption bit (bit 7) are to be turned off.</p> <p>Through the SYSMASK operand, the caller can individually control bits 5, 6, and 7 of the PSW. Bit 5 is the address translation bit.</p> <p>4 If MODESET is setting to a nonzero key, segment validation may be necessary.</p> <p>5 When the SYSMASK operand is specified, MODESET places in register 1 the necessary parameters to reestablish the caller's system mask. A special MODESET operand, REG, which cannot be specified in conjunction with any other operands, uses register 1 as set up by MODESET to restore the system mask.</p> <p>If SYSMASK is not coded, the contents of register 1 are unpredictable upon return from MODESET.</p> <p>6 After a branch entry, MODESET places the parameters necessary to restore the caller's system mask in register 8.</p> | MODESET | IGC107 |

Diagram 3.22
System Task ABEND Recovery (STAR)
Exit Routine of the System Error Task




Diagram 3.22 System Task ABEND Recovery (STAR) Exit Routine of the System Error Task (Module IEAVNU00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-----------------|
| <p>When the system error task fails, the System Task ABEND Recovery (STAR) routine gains control. The STAR routine is in the system error task, and has two parts -- an exit routine and a retry routine.</p> <p>Both the exit and retry routines are disabled during most of their execution. The exit routine schedules abnormal termination of the task that the system error task was trying to correct. The retry routine places the system error task in a wait state, ready to service another I/O error.</p> <p>1 The STAR routine searches the RB queue of the system error task for the SIRE, trying to find the RQE (request queue element) that belongs to the task that caused the I/O error. RQEs are built by data management routines and are used by the I/O supervisor to schedule I/O requests.</p> <p>If STAR finds an RQE, it inspects the RQETCB field to determine whether this is a normal RQE (RQETCE ≠ 0), or a dummy RQE (RQETCE = 0). If the RQE is a dummy, STAR records a paging device error, and there is no task to abnormally terminate. In this case, STAR continues at Step 5.</p> <p>If the RQE points to an IOB (input/output block), STAR turns off the error-in-process flag (IOBFLAG1), and sets the permanent-error flag (IOBFLAG2).</p> | <p>STAR</p> | <p>SUPRSTAR</p> |
| <p>6</p> | <p>STAR</p> | <p>PHOENIX</p> |



Contents Supervision

4

HOW MODULES (CONTENTS) ARE SUPERVISED..... 165
Calling the LINK, LOAD, and XCTL Routines..... 165
Searching Virtual and Auxiliary Storage..... 165
 The Job Pack Area..... 165
 LPA Storage Areas..... 166
 Time Sharing Link Pack Area..... 167
 Auxiliary Storage Libraries..... 167
Method of Operation Diagrams for Contents Supervision..... 168



The routines of contents supervision search virtual and auxiliary storage for requested modules and schedule their use. The LINK, SYNCH, LOAD, XCTL, DELETE, and IDENTIFY SVC routines comprise contents supervision. The overlay supervisor and Program Fetch are also part of contents supervision.

Diagram 4.0 (a visual table of contents to the diagrams in this section) and Diagram 4.1 (a diagram showing the overall logic of contents supervision) point to the diagrams for each of the above routines. To help you understand the operations described by the diagrams, the following subsections describe:

- Calling the LINK, LOAD, and XCTL routines by issuing a macro instruction (see OS/VS Supervisor Services and Macro Instructions for detailed information).
- Searching virtual and auxiliary storage to find requested modules.

CALLING THE LINK, LOAD, AND XCTL ROUTINES

Problem programs and system programs call contents supervision to find a requested module by issuing a LINK, LOAD, or XCTL macro instruction. Certain important operands in the macro call determine which storage is searched and the order of the search. The operands are shown in Figure 4-1. Only one of the first three operands can be coded, and the DCB operand is optional.

SEARCHING VIRTUAL AND AUXILIARY STORAGE

The contents supervision routines find a module by scanning control blocks that represent modules. These control blocks form different queues and directories, and each queue or directory describes a different part of storage. The queues and directories are:

- JPA (job pack area)
- LPA (link pack area)
- TSLPA (time sharing link pack area)
- Auxiliary storage libraries

| Operand | Meaning |
|---------|--|
| EP | is the entry-point name in the module to be given control. |
| EPLOC | is the address of the entry-point name in the module to be given control. |
| DE | is the name field of a list entry for the entry-point name. The list entry is constructed using the BLDL macro instruction. The DCB operand must indicate the same DCB (data control block) used in the BLDL macro instruction. |
| DCB | is the address of the DCB for the partitioned data set containing the entry-point name for the module to be given control. The address of the data control block for the link and job libraries is designated by specifying an address of 0, or by omitting the DCB operand. |

Figure 4-1. Important operands in the LINK, LOAD, and XCTL macro instructions.

The Job Pack Area

The JPA (job pack area) in virtual storage contains modules needed for the execution of jobs. The JPA is in subpools 251 and 252 of a region. Problem programs, including TSO tasks, execute in the JPA. Modules in the JPA may be executed only by the user in whose region they are stored.

Modules in the JPA are represented by CDEs (contents directory entries). Each CDE contains:

- The name of the module it represents.
- A pointer to the module's entry point.
- A use count (in fields CDROLL and CDUSE) which represents the total number of successful requests for a module by ATTACH, LINK, LOAD, and XCTL macro instructions. (The maximum use count is 4095.)

If a caller has specified an alias entry point within a called module, there are two CDEs for the module. The major CDE contains the entry-point name, and a minor CDE contains the alias entry-point name.

The Job Pack Area Queue: The CDEs representing a user's modules in the JPA are chained together and are called the JPAQ (job pack area queue). The JPAQ is in the LSQA assigned to a region. Each job step in the system has its own JPAQ, and the first CDE on the JPAQ represents the first module requested by the job step. The beginning of the JPAQ is pointed to by the TCBJPQ field in the job-step TCB.

The Load List: Each time a module is allocated to a requester by the LOAD routine, the use count in the CDE is increased, as noted previously. Also, an LLE (load list element) is created if one does not exist, and its responsibility count (LLECOUNT) is increased. The LLEs for each task in the job step are chained together to form the load list, which is the first queue searched by the LOAD routine. Figure 4-2 shows the control blocks for modules in the JPA, including LLEs.

The need for a responsibility count in the LLE separate from the use count in the CDE is not readily apparent. Each time a module is successfully allocated by the LOAD routine, the requesting routine may issue a DELETE macro when it no longer needs the module. The DELETE routine decreases the use and responsibility counts, and frees the module and its storage areas if they are both 0, meaning that there are no more outstanding requests.

LPA Storage Areas

The LPA (link pack area) contains: (1) modules that may be executed concurrently by all tasks in the system, and (2) a directory of those modules. There are three LPA storage areas:

- The LPA directory
- The link pack area
- The Fixed LPA

The LPA Directory: The LPA directory is created in pageable storage during nucleus initialization. It contains an LPDE (link pack directory entry) for each entry point in the LPA modules. LPDEs for major entry points contain a CDE and a compressed




Figure 4-2. Control blocks for modules in the JPA.

extent list, while LPDEs for alias entry points contain the name of a related major LPDE rather than a compressed extent list. LPDEs are organized during nucleus initialization, and are not chained as are the CDEs on the LPAQ and the JPAQ. Diagram 4.4 describes the search for an LPDE that represents a module that cannot be found on the LPAQ.

The Link Pack Area: The link pack area contains the LPA modules. All type-3 and type-4 SVC routines and all ERPs (error recovery procedures) are placed in this area, which is pageable.

All LPA modules in use are represented by CDEs on the LPAQ (link pack area queue). When an LPA module is no longer needed (the use count in the CDE reached zero), the control blocks that represent it in the LPA are removed by the Exit routine. These modules are still represented by LPDEs on the LPA directory.

The Fixed LPA: During nucleus initialization, the user may specify that any module in the LPA is placed in a permanently fixed area of real storage. This area is called the fixed LPA and is not paged. These modules are also represented by CDEs on the LPAQ, and they are used in preference to an identical paged copy of the module in the LPA.


Time Sharing Link Pack Area

The TSLPA (time sharing link pack area) is in the TSC (time sharing control) region, and contains TSO modules that may be executed concurrently by all TSO tasks in the system. These modules are represented by CDEs on the TSLPAQ (time sharing link pack area queue).

Auxiliary Storage Libraries

When the contents supervision routines cannot find a requested module in virtual storage, BLDL searches the libraries on auxiliary storage. Modules on auxiliary storage are represented by PDS DEs (partitioned data set directory entries).


• Diagram 4.0
Contents Supervision
Visual Table of Contents



Index to Diagrams by Module
Name for Contents Supervision

| Module Name | Diagram Number(s) |
|-------------|----------------------|
| IEAVID00 | 4.10 |
| IEAVLK00 | 4.2, 4.4, 4.6-4.9 |
| IEAVLK01 | 4.3, 4.5 |
| IEWFETCH | 4.12 |
| IEWSUOVR | 4.11 |
| IEWSWOVR | 4.11 |


• Diagram 4.1
Overview of Contents Supervision



Except for Program Fetch and the SYNCH routine, each of these routines provide services that can be requested by problem or system programs via macro call. Program Fetch has branch entry points, and the SYNCH routine is available to supervisor programs by supervisor call (SVC).

Contents supervision consists of many subroutines because it must search various parts of storage. SYNCH, LOAD, and XCTL enter these subroutines by branching to LINK, which in turn calls the subroutines, or by branching directly to the subroutines. Diagrams 4.2 through 4.5 describe these important subroutines.


Diagram 4.2 (Steps 1-4)
LINK Routine



• Diagram 4.2 (Steps 1-4) LINK Routine (Module IEAVIK00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>The LINK routine is the central routine of contents supervision. It directs the XCTL, LOAD, and ATTACH routines to the subroutines of contents supervision to find and obtain linkage to a requested module, or to load a requested module.</p> | LINK | IGC006 |
| <p>1 LINK calls LXPREFIX to ensure that the parameter list is in real storage.</p> | LXPREFIX | LXPREFIX |
| <p>2 The two high-order bits of the RESTAB field in the SVRB (supervisor request block) are set to 1 to make the SVRB look like a PRB (program request block). Now ABEND can free the module if the requester abnormally terminates.</p> | GINREGS | GINREGS |
| <p>The address of the requester's JFAQ (jcb pack area queue) is placed in register 8 to indicate to CDSEARCH which queue is to be searched.</p> | | |

Diagram 4.2 (Steps 5-7)
LINK Routine



• Diagram 4.2 (Steps 5-7) LINK Routine (Module IEAVLK00)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|---------|
| 6 If the CDE (contents directory entry) for the requested module is in the TSLPA (time sharing link pack area), or if the requester is a TSO task, CDMOPUP does not increase the use count. | CEMOPUP | CDMOPUP |

Diagram 4.3
Routing to Searching Routines




Diagram 4.3 Routing to Searching Routines (Module IEAVLR01)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|---------|
| CDSETUP is a subroutine of contents supervision. It determines the search order for a requested module based on input parameters. The areas searched in Steps 2 and 3 are named in the order that they will be searched based on the type of macro issued. | CDSETUP | CDSETUP |

Diagram 4.4
IEAVVMSR: Searching
the LPA Directory

CDSETUP calls IEAVVMSR to find the LPDE that represents the requested module




Diagram 4.4 IEAVMSR: Searching the LPA Directory (Module IEAVLK00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|---------|
| <p>1 IEAVMSR computes an index factor into the LPA directory by doing an Exclusive OR on the halves of the names in registers 0 and 1, and then dividing the result by the value found in location IEAVMDI (placed there by NIF). The remainder is multiplied by 32 and added to the address of the LPA directory (in CVTLDIR). IEAVMSR now has the address of an LPDE (link pack directory entry) in the LPA directory, and determines whether the name in the LPDE, or the name in another LPDE in the chain matches the input name.</p> | IEAVMSR | IEAVMSR |

• Diagram 4.5
BLDL/Program Fetch Interface




Diagram 4.5 BLDL/Program Fetch Interface (Module IEAVLK01)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|---------|
| <p>1 SATMAR creates a CDE (contents directory entry) and queues it to the job-step TCP. The CDE is built prior to BLDL and Program Fetch processing to ensure that subsequent requests for the same module will be deferred during BLDL or Program Fetch processing.</p> | SATMAR | SATMAR |
| <p>4 BUILDEL is a contents supervision subroutine that calls the BLDL routine. BLDL tries to find the PDS DE (partitioned data set directory entry) for the requested module.</p> | BUILDEL | BUILCEL |

Diagram 4.6
SYNCH Routine





Diagram 4.6 SYNCH Routine (Module IEAVLK00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------|
| <p>The SYNCH routine makes it possible for a supervisor routine to take a synchronous exit to a user program. SYNCH initializes a PRB and schedules execution of the requested program. After the user program has been executed, the supervisor routine that issued the SYNCH macro instruction regains control.</p> <p>1 After minor housekeeping processing, SYNCH passes CDEPILOG THRU control to CDEPILOG at THRU.</p> <p>2 The PRB is chained behind the SVRE because the Exit routine later removes the top RB on the RB queue and the module represented by the request level RB gains control.</p> <p>4 Standard format for the PSW is X'070D000000'. This may be modified in Steps 5 and 6. The RBOPSW is called the resume PSW in the steps above. The dispatcher loads this PSW to give control to the user program.</p> <p>5 If the SYNCH request was not to enter a STAE exit routine (TCBSYNCH=0), the requested program will execute with the protection key in the caller's TCB (TCBPKF) and in problem state.</p> <p>If the SYNCH request was to enter a STAE exit routine, the RBOPSW is set to indicate supervisor state if SCBSUPER equals 1, and key 0 if SCBKEY0 equals 1. If SCBSUPER equals 0, the RBOPSW is set to indicate problem state, and if SCBKEY0 equals 0, the RBOPSW is set equal to the protection key in the caller's TCB.</p> | SYNCH | IGC012 |

From SVC SLIH after a LOAD macro instruction has been issued, to load the requested module



• Diagram 4.7 LOAD Routine (Module IEAVLK00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| The LOAD routine brings a module containing a specified entry point into virtual storage if a usable copy is not available. It increases by 1 the responsibility and use counts, and returns control to the requester. | LOAD | IGC008 |
| 1 LOAD calls DALPRFIX to ensure that the address of the entry-point name or PDS EE for the requested module is in real storage. | DALPRFIX | DALPRFIX |
| 2 The two high order bytes of the RESTAB field in the SVRB (supervisor request block) are set to 1 to make the SVRB look like a PRB (program request block). Now ABEND can free the SVRB if the requester abnormally terminates. The address of the requesting JPAQ (job pack area queue) is placed in register 8 in case LINK must continue to search for the module. Also, LOAD sets the lower order bit in RBCLFLGS equal to 1 to indicate that this is a load request. | GINREGS | GINREGS |
| 5 If the CDE for the requested module is in the TSLPA and if the requester is a ISO task, CDMOPUP does not increase the use count in the CDE. If the use count exceeds 4095, the requester is abnormally terminated. | CDMOPUP | CDMOPUP |
| 6 If no LLE exists, CDLDRET gets storage for an ILE and chains it to the caller's load list. If the caller is a nonpageable task and the requested module is in the LPA, the requested module is fixed by calling the PGFIX routine. CDLDRET increases the responsibility count in the ILE, and if it exceeds 255, the requester is abnormally terminated. | CDLDRET | CDLDRET |

From SVC SLIH after an XCTL macro instruction has been issued, to pass control to a requested module




Diagram 4.8 XCTL Routine (Module IEAVLK00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>The XCTL routine provides linkage to a specified load module. The requested module is executed with the same key and in the same state as the requester. The XCTL routine itself completely services only XCTL requests for callers represented by an SVRB. XCTL calls the LINK routine to honor requests made by callers operating with a PRB or IRB.</p> <p>XCTL ensures that the requester does not regain control after the requested module has been executed.</p> | XCTL | IGC007 |
| <p>1 XCTL calls LXPREFIX to ensure that the parameter list is in real storage.</p> | LXPREFIX | LXPREFIX |
| <p>2 If the SCBXCTL2 flag in the SCBSTA is equal to 1, the caller issued a STA with XCTL option before issuing an XCTL. XCTL frees STAE SCBs that do not indicate the XCTL option.</p> <p>XCTL marks as noncancellable (sets SCBXCTL1=1) all STAESCBS that indicate an XCTL option, and were not issued by a supervisor program. The routine does this to prevent the Exit routine from freeing them.</p> | XCTL | STAELOOP |
| <p>3 Setting the resume PSW to an SVC 3 instruction causes the requester to exit when the requested module exits. A requester represented by a TIRB follows this path to the CDADVANS entry point in LINK.</p> | | IREPROC |
| <p>4 XCTL moves the caller's PRE ahead of the contents supervision SVRB on the RE queue. The Exit routine removes the PRE, and when the task is next dispatched, processing continues at CDADVANS.</p> | | PREPROC |
| <p>6 The XCTL routine sets the resume PSW (RECPSW) in the requested module's SVRB to the module's entry-point address.</p> | | FOUNDUM |
| <p>9 Same as Step 6.</p> | | FOUNDEM |

From SVC SLIH after a
DELETE macro instruction
has been issued




Diagram 4.9 DELETE Routine (Module IEAVLK00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-----------|
| <p>When a module brought into virtual storage via the LOAD routine is no longer needed by the program that requested it, the requesting program issues a DELETE macro instruction. The DELETE routine then decreases by one the responsibility count in the load list element (LLE). When the responsibility count reaches zero, DELETE frees the LLE. If the module being deleted is not a TSO module or represented by a CDE in the TSLPA, the DELETE routine also decreases the use count in the contents directory entry (CDE).</p> | DELETE | IGC009 |
| <p>1 DELETE calls DALPREFIX to ensure that the address of the requested module's entry-point name is in real storage.</p> | DALPREFIX | DALPREFIX |
| <p>3 The LLE responsibility count is a record of the number of outstanding LOAD requests for the module.</p> | | |
| <p>6 The CDE use count represents the total number of requests for a program via ATTACH, LINK, LOAD, and XCTL macro instructions. The count increases each time one of these macros is successfully issued, and decreases each time a DELETE is issued.</p> | | |
| <p>The CDUSE and CROLL fields contain the use count. The overflow from CDUSE is in CROLL. When the count in these fields is zero, DELETE sets the CDATTR field to indicate that the module is no longer usable. In this case, the CDHKEEP routine frees the real storage occupied by the program, its extent list, and its major and minor CDEs.</p> | | |

Diagram 4.10
IDENTIFY Routine

From SVC SLIH after the IDENTIFY macro instruction has been issued




Diagram 4.10 IDENTIFY Routine (Module IEAVID00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>The IDENTIFY routine informs the supervisor of a module's embedded entry-point name (a name that was not established by the linkage editor). IDENTIFY informs the supervisor by creating a minor CDE (contents directory entry) to represent the embedded entry-point name.</p> <p>The IDENTIFY routine can also build a major CDE and an extent list in subpool 255 for a module brought directly into storage by the loader. This allows the supervisor to identify the module.</p> | IDENTIFY | IGC041 |
| <p>1 If register 0 equals 0, a major CDE is requested. In this case, IDPREFIX ensures that the parameter list or entry-point address in register 1 is in real storage.</p> <p>If register 0 contains an address, IDPREFIX ensures that the address of the module name is in real storage.</p> | IDPREFIX | IDPREFIX |
| <p>3 Beginning with this step, all processing to build a major CDE is handled by a subroutine of IDENTIFY, called MAJORCDE. Because MAJORCDE performs the same functions as IDENTIFY does to build a minor CDE, it is shown in Steps 4-7 above along with IDENTIFY processing.</p> | MAJORCDE | MAJORCDE |
| <p>6 Minor CDEs may be built in the JPAQ, TSLPAQ, or LPAQ, depending upon where the major CDE is located.</p> | | |




Diagram 4.11 Overlay Supervisor (Modules IEWSUOVR and IEWSWOVR)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------------|--------|
| <p>Overlay is a programming technique that minimizes the virtual storage requirements of a program. When the overlay technique is used, a program is divided into overlay segments, each of which can contain up to 524,288 bytes of text. The overlay supervisor directs the loading of these overlay segments as they are requested.</p> <p>When an overlay program is link-edited, the linkage editor builds an SEGTAB (overlay segment table), and one or more ENTABS (entry tables). It makes these tables part of the overlay module.</p> <p>There is only one SEGTAB in an overlay program. The SEGTAB describes (1) the relationships of overlay segments in the program, and (2) which overlay segments are in virtual storage or being loaded. The SEGTAB is the first portion in the root overlay segment, which contains control information for the overlay program and remains in virtual storage while the overlay program is being executed.</p> <p>There can be an ENTAB in each overlay segment of the program. The overlay supervisor uses the ENTAB to determine which overlay segment must be loaded when a branch instruction or macro instruction refers to an overlay segment not in virtual storage.</p> <p>The overlay supervisor gains control when an overlay segment issues a SEGLD or SEGWT macro request (SVC 37) for another overlay segment, or when an overlay segment issues a CALL macro (SVC 45) or branch instruction to an address in another overlay segment not in virtual storage. The caller enters the resident overlay module, IEWSUOVR. This module checks the validity of the input parameters and then issues a LINK to module IEWSWOVR using its alias name, IEWZOVR. If a usable copy of IEWSWOVR is found, it is executed; otherwise, a copy is fetched into virtual storage. IEWSWOVR marks the overlay segments to be overlaid, determines which new overlay segments should be loaded, and branches to Program Fetch to read the overlay segments into virtual storage. A separate branch to Program Fetch is made to read each overlay segment.</p> | Overlay Supervisor | IGC037 |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------------|-------|
| <p>In both cases, the overlay supervisor examines the SEGTAB to determine whether the requested overlay segment is already in virtual storage, and whether all overlay segments between the requested overlay segment and the root overlay segment are in virtual storage. All must be in virtual storage, and if they are not, the overlay supervisor calls Program Fetch to load them.</p> <p>After the required overlay segments are in virtual storage, if the caller has issued a CALL or branch instruction, the overlay supervisor alters the ENTABS of the loaded overlay segments. The modified ENTABS permit future branches to loaded overlay segments without help from the overlay supervisor.</p> <p>Finally, depending on how it was called, the overlay supervisor passes control to the:</p> <ul style="list-style-type: none"> • Caller before loading is complete (SEGLD) • Caller after loading is complete (SEGWT) • Branch address in the requested overlay segment after it is loaded (CALL or branch instruction). | Overlay Supervisor | |

Diagram 4.12 (Steps 1-7)
Program Fetch




Diagram 4.12 (Steps 1-7) Program Fetch (Module IEWFETCH)

| NOTES | ROUTINE NAME | LABEL |
|---|---------------|----------|
| <p>The Program Fetch routine, which is a single module in the nucleus, loads modules for supervisor routines. It transfers modules into virtual storage from libraries (organized as partitioned data sets) on direct access storage devices. Program Fetch reads a module into a continuous block of virtual storage, and relocates address constants in the module. It can process several load requests concurrently.</p> <p>The subroutines of contents supervisor that search for requested modules and the overlay supervisor use Program Fetch to load modules.</p> <p>The searching subroutines of contents supervision enter Program Fetch after a LINK, LOAD, XCTL, or ATTACH macro instruction has been issued, and a usable copy of the requested module is not available in virtual storage. For this type of entry, Program Fetch transfers the entire module from auxiliary storage to virtual storage.</p> <p>The overlay supervisor enters Program Fetch after a SEGWT, SEGID, or CALL macro instruction, or after an instruction has been issued for an overlay segment that is not in virtual storage. For this type of entry, Program Fetch loads only the requested overlay segment.</p> <p>In loading a nonresident module or an overlay segment, the major phases of Program Fetch processing are:</p> <ul style="list-style-type: none"> • Initialization. Program Fetch initializes a fetch work area, builds an extent list, and (if the module is in an overlay structure) fetches the module's note list. Program Fetch gets virtual storage for the load module. • Loading. Program Fetch calls channel programs that transfer text records, RLD records, and control records into virtual storage. • Relocation. Using the RLD records, Program Fetch changes the values of the address constants in the loaded program from auxiliary storage addresses to virtual storage addresses. • Termination. Program Fetch checks the completion of I/O operations, calculates the relocated module entry-point address in virtual storage, initializes the overlay segment table (if the module is in overlay structure), sets up a return code, and returns control to the caller. <p>1 Steps 1-5 are the initialization process performed by Program Fetch. During initialization, Program Fetch calls GETMAIN to get the virtual storage it needs for module loading.</p> <p>2 The extent list contains the virtual storage address of and the length of each section of a module eligible for loading. Program Fetch issues a GETMAIN macro instruction to obtain storage for an extent list (and a note list if the module is in overlay). GETMAIN returns the extent list address and places it in the CDE.</p> | Program Fetch | IEWMSEPT |

| NOTES | ROUTINE NAME | LABEL |
|---|---------------|-------|
| <p>3 If the module being loaded is in overlay, Program Fetch initiates channel programs that read the note list into storage (storage obtained during extent list processing). The linkage editor placed the note list in the overlay module. The note list contains the relative disk address (TTR) for reading each overlay segment of the module. The TTR of the note list is obtained from the PDS DE, converted to an absolute disk address, and used in the EXCPVR channel request to read the note list into virtual storage. After the note list has been read, Program Fetch builds a note list prefix that it uses when called to load an overlay segment.</p> <p>4 Program Fetch initializes a work area whose address is furnished by the caller. It places in the work area information that it will use to load the requested module. This information consists of:</p> <ul style="list-style-type: none"> • An input/output block (IOB). The IOB provides information that is needed by the I/O supervisor. • Two event control blocks (ECBs). One ECB is posted by the I/O supervisor when a channel-end condition occurs. The other is posted by a PCI appendage routine when a program-controlled interruption occurs in a channel program. The posting of either ECB permits the Program Fetch to be restarted after an I/O wait interval. • Three channel programs. The channel programs are similar. They are used to overlap the reading of one or more module records with the relocation of address constants pointed to by a previously loaded RLD record. • Three RLD buffers. Each buffer is 260 bytes long and is capable of holding an RLD record, a control record, or a composite control and RLD record. • A buffer table. This table contains a 12-byte entry for each RLD buffer. Each entry contains: <ul style="list-style-type: none"> • A pointer to the next entry. • The address of an RLD buffer. • The address of a channel program. • A text table. This table is used in CCW translation, and contains: <ul style="list-style-type: none"> • The address of the text CCW currently active in the channel program. • The virtual location at which the above CCW is reading text data. <p>In addition, Program Fetch requests storage for another work area if the DCB (data control block) does not reference either SYS1.LINKLIB, SYS1.SVCLIB, or JOBLIB.</p> | Program Fetch | |

| NOTES | ROUTINE NAME | LABEL |
|---|---------------|-------|
| <p>Program Fetch builds a DCB in the work area; the only valid field in this DCB is a pointer to the DEB. Before copying the DEB into the work area, Program Fetch calls the DECHK routine to check the validity of the DEB. The DCB and DEB are used for all I/O requests.</p> <p>5 Preparing for Execution of a Channel Program Program Fetch passes to the I/O supervisor an absolute disk address at which the first I/O operation is to begin. It does this by:</p> <ul style="list-style-type: none"> • Obtaining the relative track and record address (TTR) of the first text record from the data set directory entry, or obtaining the TTR of the needed segment from the note list. • Converting the relative address to an absolute address, via a branch to a "convert" routine that is resident in the nucleus. • Placing the absolute disk seek address in the Program Fetch input/output block (IOB), for later use by the I/O supervisor. <p>The absolute disk seek address used for subsequent I/O requests is obtained from count data which is read while loading the text records.</p> <p>The extent of the module's virtual storage area (text buffer) to be fixed is calculated for each I/O request. This provides real storage for the text CCWs that are introduced in the channel program switching process. The buffer begins at the point when Program Fetch is currently loading text records, and is 18K bytes long, unless the end of the module is encountered first.</p> <p>6 Program Fetch starts a channel program by issuing an EXCPVR macro instruction to obtain supervisor linkage to the I/O supervisor. The IOB address is provided as an operand of the macro instruction.</p> <p>The I/O supervisor then passes control to the page fix appendage (PGFX). The PGFX appendage creates a fix list in the fetch work area. This list contains doubleword entries; each entry gives the low and high virtual addresses of storage to be fixed for the I/O request. In this manner, page faults are avoided when the I/O supervisor or appendages address the fixed storage. Included in the list are:</p> <ul style="list-style-type: none"> • DCB for the module's data set. • The text buffer defined before issuing EXCPVR. | Program Fetch | |

| NOTES | ROUTINE NAME | LABEL |
|---|---------------|-------|
| <p>Other areas referenced during the I/O request are in the fetch work area (fixed for the duration of the loading operation) or are resident in the system nucleus. Once the fix list is created, the I/O supervisor regains control; register 10 contains the address of the fix list, and register 11 contains the number of entries in the list.</p> <p>Before starting the channel program, the I/O supervisor enters the Fetch Start I/O Appendage routine. On the first entry to the Start I/O Appendage for a loading operation, all channel programs are translated. On subsequent entries for the same load operation, the only CCWs requiring translation are those that read the module text records. The other CCWs all address the nonpageable fetch work area, so they are valid unless the page containing the work area has been swapped into a new real page. When a new page is encountered, the Start I/O Appendage translates all channel programs again.</p> <p>The text CCWs are treated separately and are translated on each entry to the appendage. They are translated from information in the text table. For text CCWs that cause page boundaries to be crossed, an IDAI is created. All real addresses are obtained using the LRA instruction. Control is then returned to the I/O supervisor.</p> <p>The I/O supervisor issues a Start I/O instruction, followed by a Stand-Alone Seek command. The Stand-Alone Seek command moves the access arm of the direct access device to the seek address contained in the IOB. The I/O supervisor, via a Transfer in Channel command, then passes control to a fetch channel program, whose address the Program Fetch routine placed in its IOB. The fetch channel program causes the first text record to be read into virtual storage. The I/O supervisor returns control to Program Fetch to wait for posting of an event control block by the I/O supervisor or an appendage routine. Such posting indicates that one or two records have been read and that further processing can occur in Program Fetch.</p> | Program Fetch | |






Diagram 4.12 (Steps 8-15)
Program Fetch

Processing



Output



Return to Caller

Diagram 4.12 (Steps 8-15) Program Fetch (Module IEWFETCH)

| NOTES | ROUTINE NAME | LABEL |
|--|---------------|-------|
| <p>8 Switching of Channel Programs: Each channel program reads a text record followed by an RLD or control record, or it reads only the RLD or control record. When a text record is not followed by a control record, the next channel program switches to single-record mode. The single-record mode continues until a control record is encountered causing a switch to two-record mode.</p> <p>A CCW in each channel program causes a program-controlled interruption (PCI). The PCI causes the I/O supervisor to pass control to the PCI appendage routine. The appendage examines the current RLD buffer to determine the channel program switching required, and operates as follows:</p> <ul style="list-style-type: none"> • If the next RLD buffer is filled, the next channel program cannot be used, so chaining is suppressed and a "buffers full" condition is indicated. The current channel program is not altered. • If the current RLD buffer contains an RLD record, the NOP CCW in the current channel program is altered to TIC the CCW, which reads a control record or RLD record into the Program Fetch work area. The TIC address is translated using the IRA instruction. • If the current RLD buffer contains control information, the text CCW in the next channel program is initialized. Before chaining is attempted, however, the extent of the read is examined to determine whether it exceeds the text buffer fixed for the current I/O request. If the fixed limits are exceeded, the current channel program is not altered and a "buffer full" condition is set. If the text buffer is not exceeded, the current channel program NOP is altered to TIC to the next channel program to read a text record, and a control or RLD record after the text CCW and TIC address have been translated. • If the current RLD buffer contains an RLD record with the end-of-module indicator, the "end" flag is set. If the buffer contains a control record with the end-of-module indicator, the next channel program is prepared to read a text record only and the "end" flag is set. <p>In all the above cases, the fetch ECB is posted to prepare the Program Fetch routine for restart by the dispatcher, and control is returned to the I/O supervisor.</p> | Program Fetch | |

| NOTES | ROUTINE NAME | LABEL |
|--|---------------|-------|
| <p>The Channel-End Appendage routine is entered by the I/O supervisor when the channel program has terminated. The appendage returns control to the I/O supervisor to post the I/O ECB when channel end is due to the fact that:</p> <ul style="list-style-type: none"> • The entire module or segment has been loaded. • A buffer-full condition is indicated. • A permanent I/O error has occurred. <p>When none of the above conditions is present, channel end occurred because the TIC instruction was stored by the PCI Appendage after the channel had fetched the NOP CCW. In this case, the Channel-End Appendage routine returns control to the I/O supervisor to restart the channel program.</p> <p>11 Program Fetch is restarted after the PCI Appendage routine or the I/O supervisor has posted an ECB. The relocation subroutine of Program Fetch then examines the buffer table to determine whether an RLD record (containing relocatable address constants) is in an RLD buffer. The subroutine searches for a buffer table entry whose "busy" indicator is set. The indication means that the associated buffer contains an RLD record. When such a buffer is found, the relocation subroutine relocates each address constant specified in the record. (When RLD records in all "busy" buffers have been processed, Program Fetch either restarts a channel program if the "buffer full" flag is on, or issues a WAIT macro instruction to await the loading of another record.)</p> <p>The relocation subroutine adjusts the value of an address constant by combining (adding or subtracting) a relocation factor with the value of the constant. Each RLD record contains the linkage-editor-assigned address of the constant and a flag that indicates addition or subtraction of the relocation factor.</p> <p>If the linkage-editor-assigned address of the constant yields a location outside the storage area assigned to the load module, no storing takes place. Control is then passed to the Termination routine.</p> <p>13 If the control record before the next text record contains an "end" indicator, the PCI Appendage routine sets an "end" flag to inform the termination subroutine. After relocation has been performed, a test of the "end" flag causes the subroutine to be entered.</p> <p>The Termination routine performs its processing or waits, depending on whether all I/O operations have been completed. When all I/O operations have been completed, the subroutine places a completion code in the return register.</p> <p>The relocated entry-point address is calculated and placed in a register for use by the caller. If the module loaded was the root segment of an overlay program, the address of the DCB and the note list are placed in the segment table for the overlay supervisor.</p> | Program Fetch | |



SECTION 5

Paging Supervision

| | |
|--|-----|
| HOW PAGING IS SUPERVISED..... | 201 |
| Organization of the Paging Supervisor..... | 201 |
| Entries to the Paging Supervisor..... | 201 |
| Paging Supervisor Algorithms..... | 201 |
| The Page Replacement Algorithm..... | 201 |
| The Task Disablement Algorithm..... | 202 |
| Page Management..... | 203 |
| Control Blocks and Tables..... | 203 |
| External Storage Management..... | 203 |
| Real Storage Management..... | 203 |
| Request Management..... | 204 |
| Method of Operation Diagrams for Paging Supervision..... | 206 |



The VS2 system enables programs to occupy an address range greater than the address range of real storage. This address space is called virtual storage and is divided into 4K blocks called pages. These pages may reside in a portion of auxiliary storage called external page storage, in page frames in real storage, in neither, or in both. The paging supervisor manages the exchange of virtual pages between real and external page storage.

Whenever a program references a virtual address contained in a page that is not in real storage, the CPU generates an interruption which causes control to be given to the paging supervisor. The paging supervisor moves a copy of the needed page into a 4K page frame in real storage. When the page is in real storage, the referenced virtual address is translated into the real storage address of the data. The entire paging operation and translation process are transparent to the programmer, allowing him to use the virtual address space as though it were real storage.

ORGANIZATION OF THE PAGING SUPERVISOR

The paging supervisor is composed of four subcomponents:

- Real Storage Administration, which maintains a record of the status of all pages in real storage and processes any request involving the allocation, release, or change in status of a real storage page.
- Page Administration, which processes all requests for movement of pages from real storage to external page storage and vice-versa.
- Interface Control, which controls the flow of a request through the paging supervisor, provides interfaces to the paging supervisor service routines, and controls most of the external interfaces into the paging supervisor.
- Auxiliary Storage Administration, which manages the external page portion of auxiliary storage.

See "Section 10: Program Organization" for a list of modules in each subcomponent and the routines within each module.

ENTRIES TO THE PAGING SUPERVISOR

The paging supervisor receives control in one of five ways:

1. When a missing page interruption occurs, the paging supervisor receives control through the Program First-Level Interruption Handler. (A missing page interruption, also called a page fault, indicates that a page containing a referenced virtual address is not in real storage.)
2. When pages must be moved between external page storage and real storage, the paging supervisor receives control through the dispatcher through normal dispatching procedures. (A special task, called the paging task, runs as the highest priority task in the system, and handles delayed [queued] paging requests. Because the paging task is the highest priority task, the system is able to save CPU time by bypassing the Task Switch routine when the paging task must be dispatched.)
3. Upon occurrence of a channel end interruption (CE) or an I/O error on a previously started paging operation, the paging supervisor receives control through an I/O supervisor appendage.
4. When an SVC instruction requesting a paging supervisor service is executed, the paging supervisor receives control from the SVC FLIH.
5. The paging supervisor also receives control when a branch entry is made into a paging supervisor service routine.

See Diagrams 5.1 through 5.5 for the functional flow through the paging supervisor after each type of entry.

PAGING SUPERVISOR ALGORITHMS

The paging supervisor attempts to make the most efficient use of real storage by keeping only needed pages in real storage and by moving pages no longer needed to auxiliary storage devices. It also tries to conserve CPU time by paging only when necessary and by limiting the amount of time that can be spent on paging operations. To do these things, the paging supervisor uses two algorithms: the page

replacement algorithm and the task disablement algorithm.

The Page Replacement Algorithm

To facilitate moving pages into real storage, the paging supervisor maintains a list of page frames that are not being used. This list is called the available page queue.

Whenever the number of available page frames (the available page count, or APC) falls below a predetermined value, the paging supervisor replenishes the available page queue by stealing a page frame from a program. The PFTE (page frame table entry) representing the stolen page is moved from one of the queues representing page frames in use to the available page queue. If the page occupying the page frame has been changed, the page is moved to external page storage, replacing the previous external storage copy before the page frame is made available. The stealing of pages continues until the APC has been incremented to the predetermined value.

The paging supervisor uses the page replacement algorithm to decide which page frames are to be stolen. This algorithm reduces the number of page-outs by attempting to select the least-used pages and by minimizing the stealing of changed pages. See Figure 5-1 for an example of the operation of the page replacement algorithm.

Page frames are selected for reallocation according to the settings of the reference and change bits. These bits are part of the storage keys for the page frame and are modified by the CPU each time a page is referenced or changed. By examining these bits, the paging supervisor determines which pages are least needed (assuming the page that has not been referenced for the longest time is the least needed), and makes the page frame it occupies available for reallocation. The algorithm is biased to select unchanged pages whenever possible because the page frames that they occupy can be made available immediately: there is no need to wait for the page to be written to external page storage.

Six queues of PFTEs (which represent page frames) are used: an available page queue, a hold page queue, and four active page queues. The available page queue contains the PFTEs for the page frames that are available for immediate allocation. The hold page queue contains PFTEs for page frames that were recently allocated and are therefore unlikely candidates for replacement. The four active page queues represent all page frames that are now in use by programs but can be made available for

reallocation. (PFTEs can also reside on a seventh queue, the SQA/LSQA reserve queue, which is not used for page replacement.)

There is one active page queue for each possible configuration of the reference and change bits. Reference and change bit settings are denoted as R,C so that 0,0 indicates that the virtual page has neither been referenced nor changed. The meanings of the four possible bit configurations are:

| <u>R,C</u> | <u>Meaning</u> |
|------------|--|
| 0,0 | The virtual page has not been referenced since the last inspection, and has not been changed. |
| 0,1 | The virtual page has not been referenced since the last inspection, but was changed at some previous time. |
| 1,0 | The virtual page has been referenced since the last inspection, but has not been changed. |
| 1,1 | The virtual page has been referenced since the last inspection, and has been changed. |

Each queue is maintained in a first-in, first-out order, thus preserving a record of the comparative longevity for each page.

The reference and change bits are set automatically by the CPU. Since pages are constantly being referenced and changed, the bit settings may not be the same when interrogated as when the PFTE was first placed on a particular queue. As the paging supervisor serially searches the queues, it steals those page frames whose status has remained unchanged. Those page frames whose status has changed (that is, their reference and change bits are not the same as those of the active page queue they are presently on) are moved to the appropriate queue. However, before placing the PFTE on its new queue, the paging supervisor resets the reference bit to zero. It is this resetting of the reference bit to zero that makes unreferenced but changed pages (0,1) possible. The change bit is never reset during PFTE movement.

The processing of this algorithm is performed by the Page Replacement routine (Diagram 5.15).

The Task Disablement Algorithm

The number of paging operations, and consequently the amount of time spent paging, depend on the number of programs active in the system and the number of paging requests they generate. If too much time is spent paging, system performance can be seriously degraded. To prevent this

condition, known as thrashing, a task disabling algorithm is periodically implemented.

At predetermined intervals, the paging supervisor compares the number of Read I/O operations generated by paging requirements against predetermined high and low paging thresholds and number of reclamations (reuse of the contents of an available page) against high and low reclaim thresholds. If too much paging and reclaiming has been done during the last interval, one of the lower-priority active tasks is disabled. If more paging and reclaiming should be allowed during the next interval, a previously disabled task is reactivated.

The processing of this algorithm is performed by the Task Disablement routine (Diagram 5.19).

PAGE MANAGEMENT

Control Blocks and Tables

To efficiently manipulate pages and to maintain records of the status of page frames, the paging supervisor maintains three tables and uses the reference and change bits.

A page frame is represented by a PFTE (page frame table entry). The information in the PFTE and the settings of the reference and change bits reflect the status of a page frame. As described above (under "The Page Replacement Algorithm"), the PFTEs are the items that are moved among the available page queue, the hold page queue, and the active page queues.

Since a virtual address may exist in both real and external page storage, two tables must be kept to associate virtual addresses with their locations in the two places. The PGT (page table) is composed of 16 contiguous 2-byte PTEs (page table entries). Each entry contains the address and the availability indicators for the real storage page frame with which a particular virtual address is associated. See Figure 1-1 for an illustration of the use of a page table. One PGT exists for each segment of assigned virtual storage and can be accessed through the segment table entry for that segment.

Associated with each PGT (except those for the resident nucleus, SQA, and V=R segments) is an XPT (external page table) composed of 16 contiguous 8-byte XPTEs (external page table entries). Each XPTE contains the location of the external storage page assigned to a virtual address and the status information germane to that virtual address space.

External Storage Management

Since pages for a program need not be contiguous on external page storage devices, the paging supervisor attempts to use paging devices efficiently by assigning pages so as to minimize rotational and seek delay. Unless a specific external address is specified in the page-out request (directed page-out), the Auxiliary Storage Manager (Diagram 5.63) chooses page slots on the primary paging device that has the most pages available. A target slot is then chosen in the last cylinder used (for movable-head devices) or the next slot that will pass the read/write head (for fixed-head devices).

To further minimize paging delays, an attempt is made to use rapid-access device as primary paging devices first and to put pages on slower (designated as secondary) devices only when necessary. Migration of pages from primary to secondary devices (performed by the Migration routine, Diagram 5.62) occurs only when the number of available pages on primary devices becomes too small to keep paging efficient.

Real Storage Management

Real storage is divided into two major parts: that which is permanently allocated for supervisor use (nondynamic storage) and that which is eligible for paging (dynamic storage). Dynamic storage is further divided by a V=R line. Storage below this line is eligible for use by (but may not be exclusively used by) nonpagable (V=R, or virtual equals real) tasks. When storage below the V=R line is used for a V=R task, there is a correspondence between the virtual and real addresses.


V=R Allocation: A V=R region must be loaded into contiguous real storage. The paging supervisor attempts to keep a section of storage below the V=R line "nonpolluted" (not long-fixed and, if possible, not used for SQA or LSQA) so that it is available for V=R regions. Whenever a real storage page must be long-fixed or allocated to SQA or LSQA, the paging supervisor attempts to find an available page above the V=R line first. If, however, a page is needed and only pages below the V=R line are available, a V=R page is allocated.

If, while a page below the V=R line is in use by one task, that in-use page is needed by a V=R task, the paging supervisor attempts to move the contents of that page to an available page above the V=R line. If that is not possible, the V=R allocation request is deferred until that page can be made available.


This series of diagrams shows the movement of PFTEs among paging supervisor queues to illustrate the operation of the page replacement algorithm. Starting with the case where all page frames are available for allocation, the diagrams follow a typical page replacement sequence.

1 Initially, all PFTEs are on the available queue, the available page count (APC) is 12, and all the active queues are empty. In this example, the low threshold value is three and the replacement count is three.

LOW THRESHOLD




2 As page frames are allocated, their PFTEs are placed on the hold queue. This step shows that ten page frames have been allocated. The allocation of page frames one through ten leaves only two PFTEs on the available queue. The next time the paging supervisor receives control, it must replenish the available queue to bring the available page count up to its high threshold value of five.



3 When the paging supervisor regains control, it places the entire hold queue on the 0,0 (unreferenced, unchanged) queue. By this time, some page frames have been referenced and some changed (as shown by the settings of the referenced and changed bits in the PFTEs).

REFERENCE BITS


CHANGE BITS



• Figure 5-1 (part 1 of 2). Movement of Page Frame Table Entries (PFTEs)


4 Next, the paging supervisor serially searches the 0,0 queue for unreferenced and unchanged page frames that it can steal for the available queue. As it examines each PFTE in turn, the paging supervisor places those PFTEs for referenced or changed page frames on the appropriate active queue and sets their reference bits to zero. It places PFTE 1 and PFTE 4 on the 1,0 (referenced, unchanged) queue, places PFTEs 2, 5, and 7

(which were unreferenced and unchanged) directly on the available queue, and sets their reference bits to zero. The addition of three PFTEs (PFTEs 2, 5, and 7) to the available queue has completed the replacement count (three). The search for page frames is ended when the paging supervisor places PFTE 7 on the available queue and the paging supervisor gives up control.



5 This step shows the PFTE queues after page frames represented by PFTEs 11, 12, and 2 have been reallocated and placed on the hold queue. Note also that the reference and change bit settings have been changed for PFTEs 1 and 4 on the 0,1 queue and for PFTE 3 on the 1,1 queue. Page frames 1 and 3 were referenced and page frame 4 was both referenced and changed after the paging supervisor gave up control following step 4. The effect of the resetting of these bits is that the paging supervisor will move these PFTEs down the active queues and thereby reduce the chance that they will be


stolen. The reallocation of the page frames represented by PFTEs 11, 12, and 2 has reduced the available page count to below the low threshold value (three). Consequently, the available queue must be replenished by stealing page frames from those represented by the PFTEs on the active queues. The program to which the pages were allocated is given an opportunity to use those pages before the page frames that they occupy are made available for stealing. By placing PFTEs 11, 12, and 2 on the hold queue, the paging supervisor removes them from immediate consideration




as candidates for stealing. The paging supervisor must steal three page frames to satisfy the replacement count. It begins by serially searching the 0,0 (unreferenced, unchanged) queue.

6 The paging supervisor moves PFTE 8 to the available queue because it is unreferenced and unchanged. It moves PFTEs 9 and 10 to other active queues. The replacement count has not yet been completed, so the paging supervisor must continue searching for page frames to steal to replenish the available queue. The paging supervisor


continues by searching the 0,1 queue, but in this example that queue is empty. Since the paging supervisor steals from the 0,0 and 0,1 queues only, these queues must be replenished before PFTEs can be taken from them to be placed on the available queue.



7 The paging supervisor moves the entries from the 1,0 queue to the 0,0 queue, moves the entries from the 1,1 queue to the 0,1 queue, and moves the entries from the hold queue to the 1,0 queue. Then it searches the new 0,0 queue.




8 PFTEs 1 and 4, whose bit settings changed when the paging supervisor gave up control after step 4, are moved to the 1,0 and 1,1 queues respectively. PFTE 10, being unreferenced and unchanged, is placed on the available queue. Next, the paging supervisor serially searches the 0,1 queue.



9 Page frame 3 was referenced after step 4, so the paging supervisor moves its PFTE to the 1,1 queue. Since all the PFTEs on this queue have been changed, the virtual page occupying any of the page frames represented by these PFTEs must be moved to external page storage before the PFTE can be placed on the available queue. The paging super-

visor moves PFTE 6 to the available queue after moving the contents of the page frame it represents to external page storage. The replacement count has been completed and the search is ended.



• Figure 5-1 (part 2 of 2). Movement of Page Frame Table Entries (PFTEs)

Fixing Pages: It is impossible to tell when any page in the dynamic area will have to be paged out. Since, under certain conditions such as I/O buffering, it is necessary to keep a page in real storage until it is no longer needed, the ability to fix a page is provided. The fixing of a page makes that page ineligible for paging until that page is explicitly freed.

Fixing too many pages can seriously degrade real storage use and fixing pages below the V=R line can prevent a high priority V=R task from obtaining needed storage. Therefore, the number and location of fixed pages in the system is carefully controlled by the supervisor. The fixing and freeing of pages are functions of the Page Service Interface FIX/LOAD and FREE routines (Diagrams 5.21 and 5.22).

REQUEST MANAGEMENT

Since not all requests for paging services can be handled immediately, a control block must be used to represent requests for paging of, or status modifications to, pages and the storage with which they are associated. This block (the page control block, or PCB) is queued to one of ten PCB queues. Eight of the queues has an associated processor that handles the type of request represented by PCBs on that queue. (The other two queues have no processors and contain completed PCBs or PCBs for which I/O is in progress.) The queues are scanned in priority order by the Queue Scanner (Diagram 5.53) and when one is found with requests for paging supervisor operations on it, its processor is given control.

PCBs are placed on PCB queues only when the paging service they require cannot be immediately performed. When the paging

task (the section of the paging supervisor that handles queued requests) is dispatched, these queues are searched and their requests fulfilled. For example, if a task requests that a virtual page be copied into real storage from external page storage (via a page fault), the PCB for this request might be queued and moved as follows:


1. A PCB is obtained from the free PCB queue or, if none is free, a new PCB is built. The PCB is then initialized to contain pertinent information about the request type and to contain pointers to table entries associated with the page requested.
2. A real storage page is allocated. If one is not immediately available, the PCB is placed on the real storage allocation queue to await processing.
3. When allocation of a real storage page is complete, the PCB is moved to the page I/O initiation queue to await scheduling of the I/O operation required for the page-in.
4. When I/O operation has been scheduled, the PCB is moved to the I/O active queue to await completion of the I/O operation.
5. When the I/O operation has completed, the PCB is moved to the free PCB queue to be used for another later request.


This processing is transparent to the user so that it appears to him that he has just referenced an address in real storage.

See Diagram 5.2 for a list of all PCB queues, their processors, and the flow of control after the Queue Scanner is dispatched.

Index to Diagrams by Module Name for Paging Supervision


| Module Name | Diagram Number(s) |
|-------------|-------------------|
| IEAPALOC | 5.6, 5.7 |
| IEAPAUx | 5.63 |
| IEAPCB | 5.48--5.52 |
| IEAPCLR | 5.30--5.33 |
| IEAPFP | 5.27 |
| IEAPIOP | 5.28, 5.29 |
| IEAPIOS | 5.44, 5.45 |
| IEAPIX | 5.46 |
| IEAPMIGR | 5.62 |
| IEAPPCIA | 5.55, 5.56 |
| IEAPQS | 5.53 |
| IEAPRPLS | 5.15--5.19 |
| IEAPSER | 5.54 |
| IEAPSI | 5.20--5.26 |
| IEAPSQA | 5.8, 5.9 |
| IEAPSSVC | 5.61 |
| IEAPSWAP | 5.36--5.43 |
| IEAPTCd | 5.34, 5.35 |
| IEAPTERM | 5.57--5.60 |
| IEAPTRV | 5.47 |
| IEAPVEQR | 5.10--5.14 |






● Diagram 5.0 (Page 3 of 3)
 Paging Supervisor
 Visual Table of Contents


From Diagram 5.0, Page 2



• Diagram 5.1
Missing Page Interruption Processing




• Diagram 5.2
Queued (Delayed) Request Processing—
Paging Task




| PCB QUEUE NUMBER (by priority) | QUEUE NAME | PROCESSOR | REASON FOR PLACING PCB ON THIS QUEUE |
|--------------------------------|------------------------------------|-------------------------|--|
| 1 | Real Storage Allocation Queue | IEAPALOC (Diagram 5.6) | A real storage page was needed to satisfy a request, but none was available. |
| 2 | Auxiliary Storage Allocation Queue | IEAPAUXS (Diagram 5.63) | An external storage (auxiliary) page must be assigned for a page-out request. |
| 3 | Page I/O (Initiation) Queue | IEAPIOS (Diagram 5.44) | The I/O operations required for page-outs or page-ins must be initiated. |
| 4 | Migration Queue | IEAPMIGR (Diagram 5.62) | Pages must be moved from primary to secondary paging devices to make paging more efficient. |
| 5 | Swap Queue | IEAPSWAP (Diagram 5.36) | A swap operation was requested via SVC 115 and the Swap Interface routine (IEAPSSVC) has placed PCBs for the request on this queue. |
| 6 | Reserve Replenish Queue | IEAPSQA (Diagram 5.8) | A real storage page must be freed to replace a page reserved for SQA or LSQA has been used or the count of available pages reached zero and replacement could not be scheduled. <u>Note:</u> There is always a PCB on the queue; the above situations cause the queue to be unlocked. |
| 7 | Delayed Posting Queue | IEAPSI3 (Diagram 5.25) | A request for a page service that could not be immediately performed has now been completed, but the system was handling a disabled page fault at completion time. |
| 8 | Task Post Queue | IEAPTQP (Diagram 5.28) | A page was reclaimed in the process of a page-out, or an I/O event for a request represented by a PCB has completed. Post processing is needed but will not be initiated by an I/O interruption. |
| *9 | I/O Active Queue | | A paging I/O operation has been initiated to satisfy the request represented by this PCB. |
| *10 | Free Queue | | A request has been completely satisfied and this PCB is no longer needed. These PCBs are available for use in handling other requests. |


* These queues are not checked by the queue scanner, but PCBs are routed to them by some of the queue processors.



• Diagram 5.3 (Page 2 of 3)
Page I/O Interruption Processing





• Diagram 5.3 (Page 3 of 3)
Page I/O Interruption Processing



• Diagram 5.4 (Page 1 of 3)
Page SVC Interruption Processing

A PGRlse, PGFIX, PGLoad, PGFREE, or SWAP macro instruction generates SVC 112, 113, or 115.





• Diagram 5.4 (Page 3 of 3)
Page SVC Interruption Processing






Diagram 5.5
Branch Entry Page Processing

BRANCH ENTRY PAGE PROCESSING

| CALLER | REASON | ROUTINE CALLED | ENTRY POINT AND DIAGRAM NUMBER | FUNCTION |
|----------------------------------|--|----------------------------------|--------------------------------|---|
| GETMAIN | A request for SQA or LSQA space requires a new SQA page. | SQA/LSQA Allocation | IEAPSQ1, Diagram 5.8 | Allocate an SQA page. |
| FREEMAIN | At least one whole virtual page has been freed. | Page Release | IEAPCLR2, Diagram 5.31 | Release the real and external page storage associated with the freed virtual page. |
| GETPART | A new region is to be allocated. | Create Page Table | IEAPTCO, Diagram 5.34 | Create a page table and external page table for the region. Validate segment table entries. |
| FREEPART | A region is to be freed. | Destroy Page Table | IEAPTCO Diagram 5.35 | Free the page table and external page table for the region. Invalidate segment table entries. |
| | A new nonpageable (V = R) region is to be allocated. | V = R Allocation | IEAPVRAL, Diagram 5.10 | Attempt to allocate a region below the V = R line. |
| I/O Supervisor | A paging service is needed to complete an I/O operation. | Page Service Interface | IEAPSIOR Diagram 5.20 | FIX, FREE, LOAD, or RELEASE the page as requested. |
| I/O FLIH | Requests represented by a PCB have been completed by an I/O operation. | Page I/O Post | IEAPIOP, Diagram 5.28 | Clean up resources no longer needed for this PCB, and notify the supervisor of its completion. |
| Program FLIH | A translation specification error (program interruption code X'12') has occurred. If the faulting task is in supervisor state, a major error is indicated. If the faulting task is in problem program state, a minor error is indicated. | Paging Supervisor Error Recorder | IEAPSER, Diagram 5.54 | Major error -- inform the operator and place the system in a disabled wait state. Minor error -- inform the operator and schedule the task for abnormal termination. |
| Recover Management Support (RMS) | An error has been encountered in real storage. | Translate Real to Virtual | IEAPTRV, Diagram 5.47 | Find the virtual address corresponding to the input real address so that RMS can access the real storage while dynamic address translation is in effect. |
| | | Find Page | IEAPFP, Diagram 5.27 | Find the page table entry and external page table entry associated with this virtual address. |
| | An intermittent or solid error has been encountered. | PFTE Dequeue | IEAPRLS3, Diagram 5.18 | Remove the PFTE representing the bad page from its active page queue. |
| | An intermittent error has been encountered. | PFTE Enqueue | IEAPRLS2, Diagram 5.17 | Place the PFTE representing the page in error on the available page queue. |
| | An intermittent error has been encountered and the page is marked for V = R interception. | V = R Release | IEAPVRS, Diagram 5.11 | Allocate the newly available page to a deferred V = R region allocation request. |
| Error Recovery Procedures (ERPs) | An ERP that is retrying a failing paging I/O operation needs to access storage for which it has only the real address. | Translate Real to Virtual | IEAPTRV, Diagram 5.47 | Find the virtual address corresponding to the input real address. |
| ABEND ASIR EOT | Paging for a TCB, RB, or both must be purged due to either abnormal or normal termination. | Termination Interface | IEAPTERM, Diagram 5.57 | Purge resources by TCB and RB for abnormal termination. Purge resources by TCB only for normal termination. |
| | | | IEAPFIXP, Diagram 5.58 | Free nonintercepted fixed pages and purge all FOEs for this TCB. |
| ABTERM | A task tried to schedule the paging supervisor for abnormal termination due to an invalid request, or a program check occurred in the paging supervisor causing entry to ABTERM. | | PAGEHOOK, Diagram 5.57 | Call IEAPSER to inform the operator and place the system in a disabled wait state. |
| TSO Quiesce | A TSO region is being quiesced. | | IEAPFIXQ, Diagram 5.58 | Quiesce all activity relating to fixes in this region. |
| TSO Restore | A TSO region is being restored. | | IEAPFIXR, Diagram 5.59 | Restore all activity relating to fixes in this region. |

Diagram 5.6 (Steps 1-5)
Real Storage Allocation Routine
(Allocating a Page Frame)

From: Program FLIH to handle a program interruption for a page fault or a disabled page fault.
FIX to allocate or reclaim a fixed page or do long-fix processing.
Queue Scanner to process PCBs on the allocate queue.




Diagram 5.6 (Steps 1-5) Real Storage Allocation Routine (Module IEAPALOC)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 PCBIOI is set to 1 before PCBSKIP is examined. If PCBSKIP=1, route the PCB to the task post queue and check the next PCB. | IEAPALOC | QSENTRY |
| 2 An attempt must be made to keep long-fix pages above the V=R line. | | |
| 3 | | |
| • If the request was not satisfied, continue normal processing. | | |
| • If the request was satisfied by RECLAIM, access the next PCB. | | RCLGOOD1 |
| 4 If a page is available, continue normal processing. If a page is not available: | | RECLFAIL |
| A Suppress the real storage allocation queue to prevent reentry until at least one page is available. | | SQAFAIL1 |
| B For a disabled page fault, attempt allocation from the SQA. If a page is found, continue normal processing. If no page can be found, route the PCB to the real storage allocation queue. | | TRYSQA |
| C For a PCB not on the real storage allocation queue, route it to that queue. | | |
| D For a PCB on the real storage allocation queue attempt to satisfy the remaining requests if any with reclaimed pages. | | |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| 5 The storage key for the allocated page frame is set to the storage key found in the XPTC. Deferred release is indicated if necessary (PFTDFCLR=1 if PCBDFCLR=1). If the page was found by the SQA/LSQA Allocation routine, the call to PFTE Dequeue routine is skipped. | | APCNZ |
| 1 | | |
| • Register 1 contains a positive PCB address if the entry is from the Queue Scanner. | | |
| • Register 1 contains a negative PCB address and: | | |
| • PCBPEX is on for a page fault or normal fix request. | | |
| • PCBDFP is on for a disabled page fault. | | |
| • PCBDFR is on for a long-fix request. (A request to fix one or more pages for a relatively long time.) | | |
| 2 JSTCPSUB sets PFTWHOSE as follows: | JSTCPSUB | |
| A If "no-post" is indicated (PCBNOP=1), the TCB addressed by this PCB or its Root PCB cannot be accessed. Therefore, PFTWHOSE is set to 0. | | |
| B If PCBTCF=1, the TCB address is in PCBRTCP of the PCB. If PCBTCF=0, the TCB address is in the PCBRTCB field of the root PCB pointed to by PCBRTCP. | | |
| C If TCBSTI=0, PFTWHOSE is set to 0. | | |
| D If the page frame being allocated falls within the region associated with the current TCB, PFTWHOSE is set to TCBJSTCB. Otherwise, it is set to 0. | | |

• Diagram 5.6 (Steps 6-11B)
Real Storage Allocation Routine
(Allocating a Page Frame)




Diagram 5.6 (Steps 6-11B) Real Storage Allocation Routine (Module IEAPALOC)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>6 If the page has never been paged out (XPTXAV=0, that is it is not on external page storage), the PGTF is validated and the page is cleared to destroy any secured data in that page frame. If the page exists on external page storage, a page-in is necessary.</p> | IEAPALOC | PAGECOM |
| <p>7 If the Queue Scanner was the caller and the fix count in the PCB is greater than zero, fix accounting must be performed. If PCBLFR=1, PFTLNGFX is set to 1.</p> | | NOTDFCLR |
| <p>8 If the page has previously been paged out, and the device is active (PDITACT=1), and:</p> <ul style="list-style-type: none"> • The call is for a paging exception, <u>or</u> • The call is for FIX and it is not a Queue Scanner entry, the routine attempts to append the channel program to one already running on the device. <p>If the page has not previously been paged out, the call was for other than a paging exception, or the device was not active, or upon return from IEAPIOS3, return is made to the caller.</p> | | TESTACT |
| <p>9 Return code meanings are:</p> <ul style="list-style-type: none"> 0 - Page is immediately available. 4 - I/O must be performed. 8 - Unsuccessful. 12 - Related I/O must be performed. | | APPENDON |
| <p>10</p> | | CHECKAPC |
| <p>11 After the page is fixed, processing continues as though the request was satisfied with a reclaimed page. If deferred release is indicated (PCBDFCLR=1), the flag is reset to zero and PFTDFCLR is set to 1. Long-fix is indicated (PFTLNGFX=1) if the caller was the Queue Scanner.</p> | | LFIXREQ |
| <p>3 The number of fixes represented by this PCB is recorded in the PFTE.</p> | FIXACT | PGVALID |

Diagram 5.6 (Steps 11C-15)
Real Storage Allocation Routine
(Allocating a Page Frame)





Diagram 5.6 (Steps 11C-15) Real Storage Allocation Routine (Module IEAPALOC)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------|
| 12 If the page is marked for interception, the waiting initiator is posted with a code of 16 to indicate that the region represented by this root PCB cannot be completed. | IEAPALOC | |
| 13 The page below the V=R line ("old") is invalidated, and the one above the line ("new") is validated. | | |
| 14 | | NOTON |
| 15 If unsuccessful, no pages are available and this PCB must be handled again at the next entry to this routine. If successful, normal allocation continues as if this was a request for other than a long-fix, except that long-fix is indicated (PFTLNGFX=1) if the caller was the Queue Scanner. | | LFIXREQ |


• Diagram 5.7 (Steps 1-3)
Real Storage Reclamation Subroutine
(Reclaiming a Page Frame)



• Diagram 5.7 (Steps 1-3) Real Storage Reclamation Subroutine (Module IEAPALOC)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>1 If the real storage address (PGRSA) equals zero, the virtual address is not associated with a page frame. If the virtual block numbers (virtual addresses associated with pages in real storage or in the process of being paged out) in the PFTE and PCB do not point to the same block, the page has been marked nonallocatable by RMS, or the page is allocated to a V=R region, the request is considered nonreclaimable. After issuing a console message with the appropriate code (0100,0101,0102), IEAPSER puts the system in a disabled wait state.</p> | RECLAIM | |
| <p>2 If the available bit is on in the PFTE, the page frame contained the data, but the page frame has been released and made available.</p> | | RECLK |
| <p>3 It is first determined whether the page table entry has already been validated. After issuing a console message with the appropriate code (0100,0101,0102), IEAPSER puts the system in a disabled wait state.</p> | | PSER1 |


• Diagram 5.7 (Steps 4-5)
Real Storage Reclamation Subroutine
(Reclaiming a Page Frame)



• Diagram 5.7 (Steps 4-5) Real Storage Reclamation Subroutine (Module IEAPALOC)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| 4 If the page is on its way into real storage on behalf of another task, the current PCB is related to the active PCB so that both PCBs will be posted when the page is in real storage. | RECLAIM | QLOOP |
| 5 If the page to be reclaimed is scheduled for a page out and if XPTXAV=1, XPTXAV and XPTXADDR are set to zeros. IEAPSER puts the system in a disabled wait state. | | LPAON |

• Diagram 5.8
SQA/LSQA Allocation Routine
(Allocating a Page Frame
for the SQA or an LSQA)
Output



• Diagram 5.8 SQA/LSQA Allocation Routine (Module IEAPSQA)

| NOTES | ROUTINE NAME | LABEL |
|--|--|----------------------|
| 1 The "IEAPSQL in control" bit is set at entry and turned off at all exits. | IEAPSQAL IEAPSQAZ | IEAPSQAL IEAPSQAZ |
| 2 | | APREPSRH |
| 3 | | ANEXT |
| 4 | | ATSTHOLD |
| 5 If the "alternate" switch was not set by AQSEARCH (no page exists below the V=R line either), control goes to Step 6. No data is saved from the input PFTE. | | |
| 6 The SQA reserve replenish queue is empty if PVTFSQAR=0. Prepare the reserve replenish queue and suppress the real storage allocation queue (SCNSF=1 in PWTALOCQ). | | ATSTENTR |
| 7 If the request is for LSQA, PFTWHOSE is set to the requester's TCB address; otherwise it is set to zero. PFTTSO is set to 1 only if GETMAIN is the caller and the TCB address is a TSO TCB. | | APGONAVL APFTINIT |
| 1 Register settings upon entry: From GETMAIN: Register 1 - Negative virtual address for SQA Positive virtual address for LSQA Register 4 - Address of requester's TCB From Real Storage Allocation: Register 1 - Negative virtual address for disabled page fault Positive virtual address for long-fix | IEAPSQAL IEAPSQAZ | |
| 2 The Queue Search subroutine searches the queues of PFTEs for a page frame which is not LSQA (unless allocated to a TSO task), changed, fixed, scheduled for use (has a PCB assigned), or restricted from selection. A page is restricted if: <ul style="list-style-type: none"> • It is marked for interception. • It is in LPA virtual storage. • It is in the input TCB's region. • It is in an SWA segment. • It is in the V=R region. If one is found, the PFTE index is put in register 1 and control is returned to the main routine with a return code of 0. If one could not be found, control is returned with a code of 4. If one was found that meets all but the last requirement (the page is in the V=R region), its address is saved, an "alternate" switch is set, and control is returned with a code of 4. | AQSEARCH | |

Diagram 5.9
Reserve Replenish Queue Processor




Diagram 5.9 Reserve Replenish Queue Processor (Module IEAPSQ)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| 1 This is attempted when no pages exist on the available page queue or the number of available pages is less than the low threshold, and replacement is allowed (PVTRPLSW*X'FF'). | IEAPRSRL | AREPLNSH |
| 2 This is done when allocation is suppressed and the reserve replenish queue is full. | | ABYPASS |
| 3 This is attempted when the reserve replenish queue is not full and there are pages available. IEAPMVPG is only called when the page is below the V=R line. | | AAPCHK |
| Note: See Flowchart 5-1 following notes for this diagram for processing logic. | | |

• Chart 5-1. Reserve Replenish Queue Processor







Diagram 5.10
V=R Allocation Routine
(Allocating Page Frames
for a V=R Region)



•Diagram 5.10 V=R Allocation Routine (Module IEAPVEQR) (Module IEAPVEQR)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 PVTPCVRA is turned on at entry and off at exit. Deferred allocation will be necessary if all needed pages are not immediately available.</p> | IEAPVRAL | IEAPVRAL |
| <p>2 The page frame is permanently unavailable if it is:</p> <ul style="list-style-type: none"> • Allocated to SQA/LSQA (PFTLSQA=1) (unless TSO). • Long-fixed (PFTLNGFX=1). • Marked damaged after a machine check (PFTBADFG=1). <p>The page is temporarily unavailable if it is currently in use for other than the above reasons.</p> | | STATUSCK |
| <p>3 Page replacement is blocked during the call to the PFTE Dequeue routine (PVTBIGM=1 while PFTE Dequeue has control).</p> <p>An internal counter of page frames needed is decremented and tested. If it equals zero, no more pages are needed.</p> | | PROCPFTE |
| <p>4 The length of the area examined = the beginning address of the region - (the beginning address of the unavailable page + 4096).</p> | | RET30 |
| <p>5 If the scan area size minus the unusable area size is greater than or equal to the requested size, the request can still be fulfilled.</p> | | RET30 |
| <p>6 The intercept bit is turned on (PVTVRINT=1). Those routines that make pages available test PVTVRINT prior to placing the PFTE on the available page queue. If PVTVRINT=1, they call IEAPVRS (Diagram 5.8-2) to allocate the page frame for a deferred request. For each fixed page, an internal counter is incremented to be used in threshold checking.</p> | | VRINT |
| <p>7 The PFTE address is calculated as follows:</p> $\text{PFTE address} = \frac{\text{Region address}}{256} + \text{PFTE}^\circ \text{ address.}$ <p>PFTE^o address is the address of the PFTE for the page frame whose real address is zero.</p> <p>The number of page frames to be allocated is equal to the region size divided by 4096. This is also the number of PFTEs that are examined to allocate this region.</p> <p>The new long-fix count that would result from this number of pages becoming allocated to V=R is calculated as follows:</p> <p>"count" = PVTBASE-PVTSQACT-PVTXLXFTF-pages in request.</p> <p>If "count" is less than PVTLFXC, the threshold will be violated.</p> <p>The new fix count that would result from this number of pages becoming allocated to V=R is calculated as follows:</p> $\text{"count"} = \text{PVTBASE-PVTSQACT-PVTBFXTF-pages in request} + \text{count of fixed page in this region.}$ <p>If "count" is less than PVTFXC, the threshold will be violated.</p> | | CALCPFTE |

| NOTES | ROUTINE NAME | LABEL |
|--|-------------------|-------|
| <p>8 Immediate allocation can be made if all needed page frames were available (PCBRcnt=0).</p> | | RET10 |
| <p>9 The root PCB is placed on the V=R root PCB Queue and the V=R Flush routine is called to try to find more usable pages. Upon return, a test is made to determine whether the root PCB is still on the queue. If it is not, the request has been satisfied and the return code is set to zero. If it is still on the queue, the return code is set to 12 to indicate that the request has been deferred.</p> | | RET40 |
| <p>1 If the region address in the parameter list is zero, the Scan option has been selected and the address of the area to scan is used as the region address.</p> | | |
| <p>2 The Free V=R Pages calculates the first PFTE in the region (region address/256 + PFTE^o address) and handles each PFTE in the region beginning with that one as follows:</p> <ul style="list-style-type: none"> • If the page is marked damaged by RMS (PFTBADFG=1), nothing is done to it. • If the page is not yet allocated to the region (PFTVRALC=0), PFTVRINT is set to zero. • If the page is not damaged and is allocated, the PFTE Enqueue routine (IEAPRIS2) is called to add the PFTE to the available page queue, PFTONAVQ is set to 1, and PFTVRALC is zeroed. <p>When all pages in the region have been handled, return is made to the caller.</p> | Free V=R Pages | |
| <p>3 After the number of pages in the region is calculated, the Find Page routine (IEAPFP) is called to find the PGTE for the first (next) page. If the Find Page routine cannot find it, a call is made to IEAPSER to log the error (code 0302) and the next PFTE is processed.</p> <p>If the Find Page routine succeeds and the call is for allocation, the PGTE is validated by setting PGTFVM to 0, PGTPAM to 1, and the protection key to 0. The next PFTE is accessed and the call to the Find Page routine is repeated. When all pages have been validated, the entire region is cleared to zeros, and control is returned to the caller.</p> <p>If the Find Page routine succeeds and the call is for region freeing, the PGTE is invalidated by setting PGTFVM to 1 and PGTPAM to 0. The next PFTE is accessed, and the call to the Find Page routine is repeated. When all pages have been invalidated, control is returned to the caller.</p> | Region Validation | |

*IEAPVRS is entered by IEAPALOC, IEAPRLS, IEAPIOP, or IEAPCLR when a page frame is made available and the V=R intercept bit (PFTVRINT) is on to allocate the page to a deferred region allocation request

Diagram 5.11
V=R Release Routine
(Allocating an Intercepted Page to a V=R Region)





Diagram 5.11 V=R Release Routine (Module IEAPVEQR)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------|
| <p>1 The Root PCB (on the queue headed by PVTVROOT) is located by comparing the page frame address to the region and region end address. (Page frame address = ((PFTE index)*256)+PFTE address.) If the page frame address is greater than or equal to the region address and less than the region end address (region address + region size), the root PCB has been located.</p> | IEAPVRS | VAREL10 |
| <p>2 IEAPSER is called with a 0301 error code. PFTONAVQ is set to 1 and PFTVRINT is set to 0 to indicate that the page is no longer being used and that no outstanding requests exist for it.</p> | | PVTVSER |
| <p>3 The count of pages needed to complete the region (PCBRCNT) is decremented.</p> | | VRREL10 |
| <p>4 If PCBRCNT=0, the region is now complete. However, if interception is indicated (PCERINT=1), the ECB has already been posted (code 16).</p> | | VRREL50 |
| <p>5</p> | | |

Diagram 5.12
 V=R Region Free Routine
 (Freeing a V=R Region)



•Diagram 5.12 V=R Region Free Routine (Module IEAPVEQR)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>1 PVTPCVRF is turned on at entry and off at exit. The V=R Root Queue (headed by PVTROOT) is searched for a root PCB whose TCB pointer (PCERTCE) matches the TCB address in the parameter list. If no match is found, the region has previously been completed and validated.</p> | IEAPVRF | VRFREE10 |
| <p>2 The region address and size (from the parameter list) are placed in an internal PCB and passed to the Free V=R Pages routine.</p> | | VRFREE80 |
| <p>4 The number of pages freed (region size divided by 4096) is subtracted from the fix counts.</p> | | |




Diagram 5.13
V=R Flush Routine
(Attempting to Get Needed
V=R Page Frames)

Diagram 5.13 V=R Flush Routine (Module IEAPVEQR)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>* Entered by:</p> <ul style="list-style-type: none"> • IEAPVRAL when immediate V=R region allocation cannot be completed. • Free subroutine when a V=R intercepted page becomes free. IEAPIOP when a page-in completes for a V=R intercepted page. | IEAPVRFL | |
| <p>1 The root PCBs tested are on the V=R queue pointed to by PVTVROOT and chained by the PCERWRK3 fields.</p> | | VRFLSH20 |
| <p>2 The first PFTE address is calculated by accessing the region address (PCERWRK3), generating a 16 bit PFTE index, and adding to that the apparent page frame table origin.</p> | | VRFLSH30 |
| <p>3 The page is permanently unavailable if it is:</p> <ul style="list-style-type: none"> Allocated to SQA or LSQA (PFTLSQA=1) (unless allocated to a TSO task). Long-fixed (PFTLNGFX=1). Marked damaged by RMS (PFTEADPG=1). <p>If any pages are permanently unavailable, the root PCB is marked for interception.</p> | | VRFLSH40 |
| <p>4 The page cannot be moved if it is:</p> <ul style="list-style-type: none"> • Fixed (PFTFIXCT#0). • Involved in any paging supervisor activity (PFTPCBSI=1 or PFTQNDX=PFTNQN). | | VRFLSH45 |
| <p>5 If the Move Page routine fails, there are no more pages available queue and none could be freed so allocation cannot complete for this or any other region.</p> | | VRFLSH70 |
| <p>6 Replacement is prohibited before allocation and allowed again afterward (PVTBIGN is set to 1 before and 0 after.).</p> | | VRFLSH70 |

● Diagram 5.14
Move Page Routine

Same as IEAPMVPG but the page must not be V=R intercepted and can be above or below the V=R line

Entered by various paging routines to find a nonfixed available page above the V=R line into which data can be removed





Diagram 5.14 Move Page Routine (Module IEAPVEQR)

| NOTES | ROUTINE NAME | LABEL |
|--|--|--|
| <p>1 If register 1 contains a positive PFTE index, the data and storage keys of the input page frame must be preserved in any move.</p> <p>If register 1 contains a negative PFTE index, the data and keys of the input page frame do not have to be saved.</p> <p>1 An internal entry switch is set to 0 for entry at IEAPMVPG; to 1 for entry at IEAPMVP2.</p> <p>An internal "I" switch is set to 1 if Register 1 is positive; to 0 if Register 1 is negative.</p> <p>2 If a PFTE is not found on the available page queue and:</p> <ul style="list-style-type: none"> The "I" switch = 1, a "one-way" move cannot be made. The "I" switch = 0, the data and keys in the input page frame need not be saved, but those in the "new" page frame (the one into which data will be moved) must be saved. An internal "M" switch is set to indicate this. <p>If a PFTE is found on the available page queue, and the "I" switch equals zero, the "M" switch is set to 0.</p> <p>3 SCANQ is called to scan each active page queue and then the hold page queue until a usable PFTE is found.</p> <p>4 Page replacement is prevented by setting PVTEIGM before calling the PFTE Dequeue routine. The PFTE Dequeue routine is then called twice; first for the input PFTE, then for the new PFTE.</p> | <p>IEAPMVPG</p> <p>IEAPMVPG IEAPMVP2</p> | <p>ISWTTEST</p> <p>ICONT</p> <p>SCANACT</p> <p>DEV</p> |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---|
| <p>5 If the "I" switch is on, the data from the input page is moved into the new page frame.</p> <p>If the "M" switch is on, the data from the new page is moved into the input page frame.</p> <p>If neither switch is on, no data is moved.</p> <p>Upon return from the Find Page routine, a PTLB instruction is issued to purge the hardware DLATS after invalidating the PTE for the page from which data was moved.</p> <p>MODESET is called before the move to place the routine in nonrelocation mode and after the move to return it to relocation mode.</p> <p>6 If the input PFTE was not on a queue originally (PFTQNDX=PFTNQ), the first call to the PFTE Enqueue routine is skipped. Otherwise, PFTE Enqueue is called twice; once to add the new PFTE to the queue of the input PFTE and once to add the input PFTE to the new PFTE's queue.</p> <p>Replacement is allowed (PVTBIGM=0) before exit is taken.</p> <p>7 A register loaded with PFTQPTR is tested for zero to determine whether any PFTES are left to be tested. The entry switch (set in IEAPMVPG or IEAPMVP2) is tested to determine the entry point.</p> <p>8 The entry switch (set in IEAPMVPG or IEAPMVP2) is tested to determine the entry point.</p> <p>9 The page is usable if it is:</p> <ul style="list-style-type: none"> Not marked as damaged by RMS (PFTBADPG=0). Not assigned a PCB (PFTPCBSI=0). Not fixed (PFTFXCT=0). | <p>SCANQ</p> | <p>IORMCOM</p> <p>NONE</p> <p>SCAN</p> <p>TSET and TESTINT</p> <p>BAD</p> |



• Diagram 5.15 (Steps 1-3) Page Replacement Routine (Module IEAPRPLS)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>1 This replacement attempt is not finished until all I/O it initiates is completed.</p> <p>An internal counter of pages needed is set to PVTREPCCT and a counter of scan iterations (PVTQ00) is set to zero. The 0,0 PFTE queue is set as the first queue to be scanned.</p> | IEAPRPLS | GORPLACE |
| <p>2 The queue is located by taking the physical PFTE queue number from PVTQ00 or PVTQ01 and using that number as an index into the PFTE queue headers in the PVT. See the page replacement algorithm (on the following page) for an explanation of the scan logic.</p> <p>Upon return from PAGEOUT, the counter of pages needed is decremented by one. If it now equals zero, no more pages are needed.</p> | | RPLACE15 |
| <p>3 The internal counter of scan iterations is tested. If it is equal to 3, two iterations have been made through the PFTE queues. This is an error condition indicating either that replacement was invoked needlessly or that fixed, SQA, LSQA, V=R, or any combination of these types of pages have overcommitted real storage and left an insufficient number of pages for paging. The error code passed to IEAPSER is 0600.</p> | | ENOFQ10 |
| <p>1 See table following the notes for this diagram for an explanation of the page replacement algorithm.</p> | | |

| PAGE REPLACEMENT ALGORITHM TABLE | | | | |
|----------------------------------|-----------|-----------------------|--------------------|--|
| Queue being Scanned | Fix count | Reference Bit setting | Change Bit setting | Action |
| 0,0 | non-0 | | | Page not eligible for replacement; continue search with next PFTE. |
| 0,0 | 0 | 0 | 0 | Replace the page frame associated with this PFTE. |
| 0,0 | 0 | 0 | 1 | *Move this PFTE to the 0,1 queue and continue search with the next PFTE. |
| 0,0 | 0 | 1 | 0 | *Move this PFTE to the 1,0 queue and continue search with the next PFTE. |
| 0,0 | 0 | 1 | 1 | *Move this PFTE to the 1,1 queue and continue search with the next PFTE. |
| 0,1 | non-0 | | | Page not eligible for replacement; continue search with next PFTE. |
| 0,1 | 0 | 0 | 1 | Replace the page frame associated with this PFTE. |
| 0,1 | 0 | 1 | 1 | *Move this PFTE to the 1,1 queue and continue search with the next PFTE. |

* The Reference Bit is set to zero each time the PFTE representing the page frame is moved.





Diagram 5.15 (Steps 4-5) Page Replacement Routine (Module IEAPRPLS)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|----------|
| 4 | IEAPRPLS | ENDPROC |
| <p>5 The scan iteration counter is incremented before the swap.</p> <p>The queues are swapped by exchanging the physical queue numbers in PVTQ00 with PVTQ10 and PVTQ01 with PVTQ11. The hold page queue is appended by setting the forward pointer of the last PFTE on the 1,0 queue to the first PFTE on the hold page queue, turning off PFTHOLDQ in the appended PFTEs, and setting their PFTQNDX fields to the value in PVTQ10.</p> | | ENDOFQ20 |

Diagram 5.16
Page Replacement –
Allocation Scheduling and
Root Exit Processing



• Diagram 5.16 Page Replacement -- Allocation Scheduling and Root Exit Processing
(Module IEAPRPIS)

| NOTES | ROUTINE NAME | LABEL |
|---|-------------------------|----------|
| 1 | PAGEOUT | PAGEOUT |
| 2 The PGTE is invalidated since the page frame is being made unavailable. If the return code from FINDPAGE is not zero, PAGEOUT passes control to IEAPSER, with code 601, to issue a message indicating that the error is recoverable. Then processing continues at step 3, treating the page as not changed. | | |
| 3 If the page is unchanged, an exact copy of it exists on external page storage (that is, a page-out is not needed). If the page is given to V=R Release, it is not counted toward the replacement count. | | POUT30 |
| 4 SMF accounting routines record the page-out operation in the effected task's statistics table (TCT) if one exists. If PFTWHOSE=0 or TCBTCT=0, there is no TCT. | | POUT00 |
| 5 Since all operations represented by this root PCB have been completed, the root PCB is no longer needed. | Rcot Exit Routine | ROTEXIT |
| 6 | | RTEXIT01 |
| 7 | | RTEXIT02 |

Diagram 5.17
PFTE Enqueue Routine




Diagram 5.17 PFTE Enqueue Routine (Module IEAPRPLS)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 If register 1 is positive, the PFTE is to be added to the bottom of the queue; if negative, the PFTE is added to the top.</p> | IEAPRLS2 | |
| <p>1 The input PFTE index is complemented, if necessary, and converted to the PFTE address. The target queue is located by using PFTQNDX as an index into the PFT queue headers in the PVT.</p> | | IEAPRLS2 |
| <p>2 If PFTQNDX*PFTAVQN, the target is not the available page queue.</p> | | NQ20 |
| <p>3 The available page count (PVTAPC) is incremented by 1 to indicate that another page is immediately available for system use.</p> | | NQ10 |

Diagram 5.18
PFTE Dequeue Routine





Diagram 5.18 PFTE Dequeue Routine (Module IEAPRPLS)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 The input PFTE index is converted to the PFTE address. The target queue is located by using PFTQNDX as an index into the PFT queue headers in the PVT.</p> <p>3 The available page count (PVTAPC) is decremented by 1 and compared to the low threshold (PVTLTH). The Page Replacement routine is called immediately if:</p> <ul style="list-style-type: none"> • PVTLTH>PVTAPC and • PVTRLPSW=0 (replacement is not in progress) and • PVTEIGM=0 (replacement is allowed). <p>If PVTEIGM=1, replacement is not allowed and the available page count is tested again. If PVTAPC=0, replacement is scheduled for later by releasing the SQA reserve replenish queue. Otherwise, the call to the Release Queue Suppression routine (IEAPCRQS) is skipped.</p> | IEAPRLS3 | IEAPRLS3 |

Diagram 5.19
Task Disabling Algorithm
and Threshold Checking



•Diagram 5.19 Task Disablement Algorithm and Threshold Checking (Module IEAPRPLS)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 If the interval reclaim count, the interval read count, or the interval swap-in count is negative, that system count was reset during the last interval.</p> | IEAPDSBL | IEAPDSBL |
| <p>2 A 0 is passed to the dispatcher in register 1 to indicate shutdown.</p> <p>If the return code from the dispatcher is 4, no shutdown was possible. If the return code is 0, a task was shut down and either its TCB address or a zero is in register 0. If a TCE address exists, the TCE is accessed and SCANPFTQ is called. If the TCE address is 0, some subsystem (for example TSO) took some action.</p> <p>SCANPFTQ is called successively to scan the active page queues (PFTAC1QN, PFIAC2QN, PFTAC3QN, PFTAC4QN) and the hold page queue (PPTHQN).</p> | | ADJ |
| <p>4 A 4 is passed to the dispatcher in register 1 to indicate startup.</p> <p>If the dispatcher is successful, PVTSHUT is decremented. If it is unsuccessful, PVTSHUT is set to zero.</p> | | ZEROSD |
| <p>5</p> | | ZEROSD |
| <p>6 If PVTFLAG3≠0, a threshold has been violated.</p> | IEAPCHTH | IEAPCHTH |
| <p>1 See the table following these notes for a description of the fields in the PVT used in the Task Disable Algorithm.</p> | | |
| <p>2 SCANPFTQ compares the input TCE address with the PFTWHOSE field of each PFT on the queue. For each match found, the reference bits in the page represented by that PFTE are turned off by means of an RRB instruction.</p> | SCANPFTQ | SCANPFTQ |

• Diagram 5.20
Page Service Interface Routine




Diagram 5.20 Page Service Interface Routine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|---|---|-----------------|
| <p>1 For entry at IEAPSIBR and IEAPSIQR, the contents of registers 0 and 4 are exchanged. Entry switches are set at all entry points.</p> | <p>IGC113 IEAPSIBR IEAPSIQR</p> | <p>COMENTRY</p> |
| <p>2 If the Release routine is called, its return code is passed to the caller.</p> | | |
| <p>1 Registers at entry to IGC113 are:</p> <ul style="list-style-type: none"> Register 0 - ECB address (0 for FREE requests) Register 1 - List entry (VSL) or pointer to parameter list Register 2 - Second half of VSL or (for list form) irrelevant Register 4 - Requester's TCB address | <p>IGC113</p> | |
| <p>Registers at entry to IEAPSIBR and IEAPSIQR are:</p> <ul style="list-style-type: none"> Register 0 - Requester's TCB address Register 1 - VSL address (list form) or first word of VSL Register 2 - Irrelevant (list form) or second half of VSL | <p>IEAPSIBR and IEAPSIQR</p> | |
| <p>2 LISTINIT initializes internal fields associated with the parameter list and makes register requests appear like list requests for compatibility.</p> | <p>LISTINIT</p> | |

Diagram 5.21 (Steps 1-2)
FIX/LOAD Subroutine





Diagram 5.21 (Steps 1-2) FIX/LOAD Subroutine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>1</p> <p>For entry at FIXX, an environment for FIX/LOAD that is compatible with other entries must be established. An internal "ROOTPTR" is set to the root PCB address, register 1 is set to its contents at original entry (from PCWK2), register 4 is set to the original TCB address (from PCBRTCE), and, for an SVC entry, register 0 is set to point to the ECB (from PCBRWK1).</p> | FIX/LOAD | FIXLOAD |
| <p>2</p> <p>1 NEXTVMA finds the next entry that is neither a null entry nor for continuation and locates the virtual address associated with it. If one is found, the return code is zero. If the end of the list has been reached, the return code is 4.</p> | NEXTVMA | NEXTVALP |

Diagram 5.21 (Steps 3-5)
FIX/LOAD Subroutine



• Diagram 5.21 (Steps 3-5) FIX/LOAD Subroutine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>3 A) An internal "fix/load counter" is incremented after each return from NEXTVMA. If the counter exceeds 255, too many pages are in this request.</p> <p>B)</p> <p>C If the virtual address is less than PVTVEQR, the page is below the V=R line.</p> <p>D The virtual address is used as the argument of an LRA instruction. If the page is not in real storage and the virtual address is invalid, an error flag is set in the VSL (VSLERR=1) and a "bad address" internal flag is set to prevent the second scan from being made.</p> <p>If the LRA shows the virtual address to be valid but PGTPVM=1, the address returned by the LRA instruction (the real address of the PTE associated with the virtual address) is passed to IEAPTRV. If PGTPAM=0 in the PTE whose address is returned, the page has not been allocated by GETMAIN. VSLERR and the internal "bad address" switch are set.</p> <p>If all criteria are met, an internal "second-scan" switch is set to indicate that at least one page-in must be initiated to satisfy the request.</p> <p>E Long-fix processing is done during the second scan. The PFTE address is calculated as follows:</p> <p style="padding-left: 40px;">Bits 8-19 of the real address from LRA x 16 +PVTPTFP</p> <p>If PFTLSQA=1 in the indicated PFTE, no fixing need be done.</p> | FIX/LOAD | NOEXCESS |
| <p>4</p> | | ENDLIST1 |
| <p>2 For a long-fix request, PFTINGFX is set to 1, and the internal "long-fix" counter (LPCOUNT) is updated if the page was not previously long-fixed. If the newly long-fixed PFTE is on a queue, it is dequeued by calling IEAPRLS3.</p> <p>For any request, the FOE count (for an SVC entry) via FOEON is updated, the internal "fix counter" (PCCUNT) is incremented if the page was not previously fixed, and PFTFXCT is incremented (for a branch entry or if a new FOE was built).</p> | FIXACCT | |

Diagram 5.21 (Steps 6-10)
FIX/LOAD Subroutine




Diagram 5.21 (Steps 6-10) FIX/LOAD Subroutine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>6 Internal pointers are reinitialized and an internal pointer to a gotten PCB (PCBPTR) is set to zero before the first call to NEXTVMA.</p> | FIX/LOAD | NONINCOR |
| <p>7 If the return code from FOEON is 4, PPTFXCT is incremented before the next call to NEXTVMA. If the return code # 4, FOE accounting completed the transaction.</p> | | |
| <p>8 If PCBPTR#0, a PCB is "left over" from a previous iteration. The call to BUILDPCB is skipped and the pointed-to PCB is used.</p> | | TESTPCB |
| <p>9 If the reutrn code from the Real Storage Allocation routine is zero, a page frame is immediately available and the virtual page was either reclaimed or no page-in was needed.</p> | | GOTOALOC |
| <p>If the return code from the Real Storage Allocation routine is 4 or 8, a page-in will be required.</p> | | |
| <p>If the return code from the Real Storage Allocation routine is 12, the request has been related to an ongoing request.</p> | | |
| <p>10 If TCBTCT#0, the TCTPGIN field of the indicated TCT is incremented to indicate that this task generated a page-in. If the return code from the Real Storage Allocation routine is 12, SMF accounting is not performed.</p> | | TESTTCT |

Diagram 5.21 (Steps 11-12)
FIX/LOAD Subroutine




Diagram 5.21 (Steps 11-12) FIX/LOAD Subroutine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>11 This processing is done if the return code from the Real Storage Allocation routine was 4 or 12.</p> <p>The PFTE address is calculated by adding PCBREN to PVTPTP and is passed to FIXACCT.</p> <p>An internal ROOTPTR is tested and, if zero, GETROOT is called. If ROOTPTR≠0, the root PCB it points to is used.</p> | FIX/LOAD | CALLFIXA |
| <p>3 GETROOT obtains storage for a root PCB (via Build PCB) and initializes it. The type of root PCB obtained depends on the entry type.</p> <p>The return code from Real Storage Allocation is tested for 12 (PCB related). If it is 12, either Real Storage Allocation set it or it was set by this routine after the call to the RELATE PCB routine, and the call to the Move PCB routine is bypassed.</p> <p>The internal PCBPTR is zeroed to indicate that the PCB just used cannot be re-used before the next call to NEXTVMA.</p> | GETROOT | |
| <p>12 This processing is done if the return code from the Real Storage Allocation routine was 8.</p> <p>If XPTPCBQ=0, no other PCB exists for the virtual address specified in this request. The fix count in the current PCB (PCBFXC) is set to one and FIXACCT is called with a pointer to a dummy PFTE whose PPTFXCT field=0, and whose PFTVEN is set to the appropriate virtual address.</p> <p>If XPTPCBQ≠0, the Real Storage Allocation queue is scanned for a PCB whose PCBVEN field matches PCBVEN in the current PCB. If a match is not found, the error exit is taken.</p> <p>If PCBRT=ROOTPTR in the found PCB, this PCB is part of this request and FCE accounting is performed. If the return code from FOEON is 4, PCBFXC is incremented.</p> <p>If there was no root PCB for this request (RCOTPTR=0), or the root PCB pointers did not match, the current PCB is related to the found PCB via the Relate PCB routine. If the request is for a long-fix and the found PCB is for a fix but not a long-fix (PCBFXC≠0 and PCBFLR=0), PCBFLR is turned on and LPCOUNT is incremented before the call to the Relate PCB routine.</p> | | NEXTTST1 |

Diagram 5.21 (Steps 13-17)
FIX/LOAD Subroutine




Diagram 5.21 (Steps 13-17) FIX/LOAD Subroutine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>13 If the return code from FOEON is 4, PCBFXC is incremented by 1.</p> <p>If the fix count (PCBFXC) in the found PCB (the one to which the current request was related) is zero (PCB not for fix), it is set to 1 and a dummy PFTE (see Note 12) is set up before the call to FIXACCT.</p> | FIX/LOAD | |
| <p>14 If the internal PCEPTR≠0, the PCB it points to is routed to the free queue (PCBNQN=PCEFREE).</p> <p>An internal "synthetic end" switch and pointers to the current and last VSLs processed are set up so that only the portion of the request that was processed thus far will be backed out by FREEEX.</p> | | ERROREX1 |
| <p>15 A possible leftover PCB is handled as in Note 14.</p> <p>If the internal ROOTPTR=0, none of the requested pages require further paging action. If ROOTPTR≠0, the indicated root PCB does not represent any pending requests (PCBRcnt=0), and the caller of FIX/LOAD was not FREE, the root PCB is disposed of.</p> | | LISTEND |
| <p>16 The return code is set to 8 if a root PCB remains, or to 0 if the operation is complete.</p> <p>PCOUNT (newly fixed pages) and LPCOUNT (newly long-fixed pages) are added to PVIEXC and PVTLEXC respectively to keep count of fixed pages in the system before the request type is determined.</p> | | FINISH |
| <p>17 For a long-fix request, if LPCOUNT>PVTLEXL, the long-fix limit has been exceeded.</p> <p>If PCOUNT>PVTSFXL (SVC request) or PVTBFXL (Branch request), the fix limit has been exceeded.</p> | | |
| <p>4 ROOTFREE returns the root PCB to the free queue (via MOVEPCB) as follows:</p> <ul style="list-style-type: none"> • For an SVC root - Zero the root and set PCBNQN=PCBFREE. • For a Branch root - Zero the root, chain the three blocks together by PCBFQP and PCBBQR, and set PCBNQN of the first block equal to PCBFREE. | ROOTFREE | |




Diagram 5.21 (Step 18) FIX/LOAD Subroutine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>18 For a long-fix request: If PVTFXMCM=1, threshold checking should be bypassed because this is a DSS activate request. If PVTLFXC>PVTBASE-(PVTSQACT+PVTLFXTF), the threshold has been exceeded.</p> <p>For an SVC request, if PVTFXC>PVTBASE-(PVTSQACT+PVTSFXTF), the threshold has been exceeded.</p> <p>For a Branch request, PVTEFTF is used instead of PVTSFXTF in the above equation.</p> <p>PASSBACK is called only if the request has thus far completed normally (return code =0).</p> | FIX/LOAD | CHECKLIM |
| <p>5 PASSBACK satisfies the real address option by using the virtual address of the indicated page (bytes 1-3 of a normal VSL) as the argument of an LRA instruction and placing the resulting real address in bytes 5-7 of the VSL.</p> | PASSBACK | |
| <p>6 SUSPEND queues a FIX request that cannot be honored because of a threshold violation as follows:</p> <ul style="list-style-type: none"> • Obtain a root PCB (via GETROOT) if one does not already exist and mark it (or the previously existing root) for interception and as queued (PCBRINT=1 and PCBRQED=1 respectively). • For an SVC entry, add it to the SVC FIX delay queue (PVTSFXDQ) in the proper place. • For a branch entry, add the Root to the Branch Entry FIX delay queue (PVTEFXDQ) in the proper place. • Root PCBs are queued by number of pages needed, from lowest to highest. | SUSPEND | |

• Diagram 5.21 (Steps 19-21)
FIX/LOAD Subroutine




Diagram 5.21 (Steps 19-21) FIX/LOAD Subroutine (Module IFAPSI)


| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|----------|
| 19 CALLPOST is called only when return codes 0, 4, 36, or 44 (when the SUSPEND option is <u>not</u> specified) are indicated. | FIX/LOAD | FLEXIT |
| 20 If the indicated return code is 8, exit is made immediately to the caller (FREE). For a Branch entry, if the indicated return code is 4, it is changed to 28. The return code is placed in PCBRWK4 before SCHEDRT is called. For an SVC entry, if the indicated return code is 28, it is changed to 4 before CALLPOST is called. | | FIXXEXIT |
| 21 If there is a Root PCB and it has no more associated requests, (PCBRcnt=0), it is freed. Otherwise, it is marked for interception (PCBRINT=1). | | TESTROOT |
| 7 For explanation of the return codes and completion codes for POST, see table following notes for this diagram. | | |
| 8 CALLPOST sets up parameters for and passes control to POST at entry point IEA0PT01. | CALLPOST | |
| 9 SCHEDRT is called to schedule a root PCB on the delayed Posting queue when a second exit is needed but must be deferred. It obtains a PCB (via Build PCB), initializes it, and adds it to the delayed posting queue (via move PCB). | SCHEDRT | |

FIX/LOAD RETURN and COMPLETION CODES

| <u>FIX SVC Entry</u> | | |
|-----------------------------------|--|---|
| <u>Return Code</u> | <u>Meaning</u> | <u>Action to be Taken</u> |
| 0 | Operation complete | None; wait on ECB if desired. |
| 4 | Error detected, no pages fixed | Error handling; wait on ECB if desired. |
| 8 | Operation proceeding | Issue WAIT macro instruction on same ECB as used in the PGFIX macro. |
| 36 | Request too large | Error handling; wait on ECB if desired. |
| With SUSPEND option specified: | | |
| 40 | FIX request queued due to shortage of long-term fixable real storage (long wait) | If no interlock exposure exists and if long wait acceptable, issue WAIT macro instruction. Otherwise, cancel FIX with PGFREE macro instruction specifying ECB option. |
| 44 | FIX request queued due to shortage of fixable real storage (short-term wait) | If no interlock exposure exists, issue WAIT macro instruction. Otherwise, cancel the FIX as above. |
| Without SUSPEND option specified: | | |
| 44 | FIX request rejected due to shortage of fixable real storage | Reissue request at a later time. Wait on ECB if desired. If no interlock exposure exists, reissue PGFIX macro instruction with SUSPEND specified. |
| <u>Comp. Code</u> | <u>Meaning</u> | <u>Action to be Taken</u> |
| 0 | Operation complete | None |
| 4 | Error detected, no pages fixed | Error handling |
| 36 | FIX request too large, no pages fixed | Error handling |
| 44 | FIX requested rejected due to shortage of fixable storage | Reissue request at a later time. If no interlock exposure exists, reissue PGFIX macro with SUSPEND specified. |
| 48 | Operation purged | Reinitialize the ECB and reissue the PGFIX macro instruction. This code occurs when an asynchronous system event has caused the issuing task to be quiesced. |
| <u>LOAD SVC Entry</u> | | |
| <u>Return Code</u> | <u>Meaning</u> | <u>Action to be Taken</u> |
| 0 | Operation complete | None |
| 4 | Error detected | Error handling |
| 8 | Operation proceeding | Issue WAIT macro instruction for the ECB that was used for the PGLoad macro. |
| <u>Comp. Code</u> | <u>Meaning</u> | <u>Action to be Taken</u> |
| 0 | Operation complete | None |
| 4 | Error Detected | Error handling |

| <u>FIX Branch Entry</u> | | |
|--------------------------|--|---|
| <u>Return Code</u> | <u>Meaning</u> | <u>Action to be Taken</u> |
| 0 | Operation complete | None |
| 4 | Request not performed invalid address | None |
| 8 | Operation initiated but not yet complete | Exit, but leave routine reenterable. |
| 28 | Request not performed invalid address | Error handling. This return code is given on second entry to the requester ("second exit") from the FIXLOAD 2. |
| 32 | Operation complete | None. This return code is given on second entry to the requester ("second exit") from FIXLOAD 2. |
| 36 | Request too large | Error handling |
| 40 | Request queued due to shortage of long-term fixable real storage (long wait) | If no interlock exposure exists and if long wait acceptable, exit but leave routine reenterable. Otherwise, cancel FIX. |
| 44 | Request queued due to shortage of fixable real storage (short-term wait) | If no interlock exposure exists, exit but leave routine reenterable. Otherwise, cancel FIX. |
| <u>LOAD Branch Entry</u> | | |
| <u>Return Code</u> | <u>Meaning</u> | <u>Action to be Taken</u> |
| 0 | Operation complete | None |
| 4 | Request not performed, invalid address | Error handling |
| 8 | Operation initiated but not yet complete | Exit, but leave routine reenterable |
| 28 | Request not performed, invalid address | Error handling. This return code is given on second entry to the requester ("second exit") from FIXLOAD 2. |
| 32 | Operation complete | None. This return code is given on second entry to the requester ("second exit") from FIXLOAD 2. |





• Diagram 5.22 (Steps 1-6) FREE Subroutine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|----------|
| <p>1 If this is an SVC entry and register 0 ≠ 0 (PURGE option specified), the SVC Delay Queue is searched for a root PCB for this request (one whose PCBRWK1 matches the ECB address in Register 1). If found, the root PCB is removed from the queue and its PCBRQED field is zeroed. If there are more requests represented by this root (PCBRCNT≠0), the call to ROOTFREE is bypassed and control goes directly to Step 12.</p> <p>If this is a Branch entry, list-type, and the suspend option bit is on in the VSL, processing proceeds as for an SVC entry (above), except that the Branch Delay Queue is searched, comparing PCBRWK2 and register 1.</p> <p>If no match is found for a Branch entry, the Delayed Post Queue (PCBDPSTQ) is searched comparing the PCBRWK2 field of each root PCB pointed to by the PCBRTF of each PCB on the queue. If a match is found, the root PCB is marked for interception.</p> | FREE | FREE |
| <p>2 FREEEX is the interface between FIX/LOAD and FREE when a request must be backed out due to an error detected in FIX/LOAD. It is, essentially, FREE controlled by the following set of internal switches set by FIX:</p> <p>In-real-storage-only -- Only the initial scan of FIX/LOAD has completed. Only FREE pages in real storage.</p> <p>Synthetic-end -- Error found in the middle of the second scan of FIX. FREE pages both in and out of real storage up to the point indicated by the internal "STOP1" and "STOP2" pointers, then FREE pages in real storage only.</p> <p>From-FIX -- Set at entry to indicate to FREE where and how to exit.</p> | FREEEX | FREEEX |
| <p>3 Upon return from NEXTVMA, if end-of-list has not been indicated (return code≠4), and the "synthetic-end" switch is on, the current VSL is compared to the internal "STOP" pointers to determine whether the address is beyond the indicated point. If so, the "synthetic-end" switch is turned off and the "in-real-storage-only" switch is turned on.</p> | FREE and FREEEX | CALLNVMA |

| NOTES | ROUTINE NAME | LABEL |
|---|---------------------|----------|
| <p>4 If the virtual address of the page to be freed is below the V=R line (PVTVEQR), the scan continues.</p> <p>If not, the virtual address is used as the argument of an LRA instruction. If the condition code indicates that the page is in real storage, its PFTE is calculated. If PFTLSQA=1, the page is SQA or LSAQ allocated. If PFTFXCT=0, the page is not fixed. In either case, the scan continues.</p> | | LOADREAL |
| <p>5 If the return code from FOEDQ=0, the scan continues. (Note: Since PFTFXCT is not decremented, the page is still fixed.)</p> <p>If PVTFRCF=1, this is a multiple FREE request and PFTFXCT is zeroed. If PVTFRCF=0, PFTFXCT is decremented by one. If PFTFXCT does not now equal 0, the scan continues.</p> <p>If the page is now truly FREE (PFTFXCT=0), and the long-fix flag is on (PFTLNGFX=1), it is turned off and PVTLFXC is decremented.</p> | | TSQA |
| <p>6 If PFTDFCLR=1, a deferred RELEASE must be processed.</p> <p>If the PFTE is not on a queue (PFTQNDX=0) and the page is in real storage, the PFTE is routed to the hold page queue.</p> <p>After the PFTE is enqueued (or if it was already on a queue, or if the page was not in real storage), PFTBADPG is tested. If the page is marked unusable by RMS (PFTBADPG=1) (see Diagram 5.18):</p> <ul style="list-style-type: none"> • The PFTE is dequeued (via IEAPL3). • Find Page is called to locate the PTE and, if Find Page is successful, the page is invalidated (PGTPVM is set to 1), and a PTLB is issued to clear the DLATS (see Diagram 5.27). <p>If PFTBADPG=0, or after dequeuing the PFTE and invalidating the page, if the page is marked for V=R interception (PFTVRINT=1), V=R Flush is called to complete (or cancel if PFTBADPG=1) a delayed V=R region allocation request (see Diagram 5.13).</p> | IEAPRLS3 IEAPPF2 | TCLEAR |
| | IEAPVRF1 | |

Diagram 5.22 (Steps 7-9)
FREE Subroutine




Diagram 5.22 (Steps 7-9) FREE Subroutine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|---------------|
| <p>7 IEAPFP2 is called to obtain the PTE and XPTE addresses (PCBPTE and PCBXPTE respectively).</p> <p>If IEAPFP2 is successful (return code = 0), the XPTPCBQ field of the indicated XPTE is examined. If it equals 0, there is no PCB for this page.</p> <p>8 A FIX must be purged if:</p> <ul style="list-style-type: none"> It is a branch entry and the SUSPEND bit is on in the VSL. It is an SVC entry that was originally for a FREE (register 0 / 0). It is a pseudo branch entry originally for a FREE (that is, entry to FREE was not at FREEX). <p>The scan table entry is computed as follows: $PVTSCAN + 12(XPTPCBQ - 1)$</p> <p>That PCB queue is searched for a PCB whose PCBVEN field matches the virtual address of the page to be freed. If none is found, the scan of the VSL continues. If PCBTCF of the found PCE = 1, the PCB has no root PCB. If PCERLP = 0, there is no related PCB.</p> <p>For any branch entry, PCBRWK2 of the root PCE pointed to by PCBRTP is compared to register 1. If they are not equal, the root PCB is not for this request. For an SVC entry, the same is true except that register 0 and PCBRWK1 are used in the comparison. If a match is found, the root PCB is marked for interception (for branch of SVC entries only).</p> <p>For a pseudo branch entry, if PCBRINT = 1, or if the input TCB address does not match PCBRTCB, or if PCBRWK1 = 0, the search for a related PCB is performed. Otherwise, register 10 is set to a X'30' post code, register 11 to the ECB address from PCBRWK1, register 12 to the TCB address from PCBRTCB, and control is passed to CALLPOST.</p> | <p>FREE</p> | <p>PURGE</p> |
| <p>9 If a PCBVEN that matches the virtual address of the page to be freed cannot be found, or PCBFXC = 0 in the found PCB, the VSL scan continues.</p> <p>Otherwise, processing continues as in Steps 5 and 6 except that fields in the PCE corresponding to those in the PFTE are used, and PFTE queuing is skipped.</p> | | <p>TESTQN</p> |
| <p>1 CALLPOST sets up parameters for and passes control to POST at entry point IEA0PT01. POST returns control to the caller of CALLPOST.</p> | <p>CALIPOST</p> | |

• Diagram 5.22 (Steps 10-12)
FREE Subroutine




Diagram 5.22 (Steps 10-12) FREE Subroutine

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| 10 For entry at FREEX, internal switches are reset before return. | FREE | ENLIST |
| 11 DLQSRCH is called with the branch entry FIX delay queue address and the branch entry cutoff threshold (PVTTBASE - PVTSQACT - PVTBFXTF) as parameters. If the return code from DLQSRCH is zero, the SVC entry FIX delay queue must also be searched. Its address and the SVC entry cutoff threshold (PVTTBASE - PVTSQACT - PVTSFXTF) are passed to DLQSRCH. Upon return, or if the first return code from DLQSRCH was 4, processing continues. | | RESTART |
| 12 | | COMEXO |
| 2 DLQSRCH initiates delayed FIX processing as follows: | DIQSRCH | |
| A If the fixed page count (PVTFXC) is <u>not</u> less than the input cutoff threshold, no reinitiation is possible. Control is returned with a return code of 4. | | SRCHLOOP |
| B If the indicated delay queue is empty, the next queue (if one) must be searched. Control is returned with return code = 0. | | TSTDLO |
| C If too many pages are needed to fulfill the top (smallest) request on the queue (PCBRWK3 > input threshold - PVTFXC), no reinitiation is possible. Return code = 4. | | TSTPCBC |
| D If the root PCB represents an eligible request, it is dequeued. If it is marked for termination (PCBRAB = 1), no attempt is made to restart the request. Instead, if its count of associated requests is zero (PCERCNT = 0), it is freed via ROOTFREE. The search then continues at "b". | | |
| E If the root PCB can be used, its address is passed to FIXX to perform FIX processing. Upon return, the search continues at "a". | | |

Diagram 5.23
Fast FIX Routine





Diagram 5.23 Fast FIX Routine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 Internal counters of the number of pages fixed ("fix counter") and the number of newly fixed pages ("new fix counter") are initialized to zero.</p> <p>The test for an in-real-storage page is done with an LRA instruction.</p> | IEAPGSFF | FFBIGLP |
| <p>2 The real address (obtained from the LRA instruction) is shifted to obtain the PFTE index which is then compared to PVTFPFN. If the PFTE index is less than PFTFPFN, the page is in the nucleus. If it is not, it is determined whether the page is allocated to the SQA, LSQA, or V=R. If any of the tests is positive, the page does not have to be fixed.</p> <p>The page is fixed (PFTFXCT = PFTFXCT + 1) and the "internal fix counter" is incremented. If PFTFXCT now equals 1, the "new fix counter" is also incremented.</p> | | FFINLOOP |
| <p>3 A limit or threshold has been violated if:</p> <p>"New fix counter" is greater than the branch entry fix limit (PVTEXFL).</p> <p>The new system fix count (PVTFXC + "new fix counter") is greater than the branch threshold (PVTEBASE - PVTSQACT - PVTBXTF).</p> | | |
| <p>4 The same tests as in Step 2 are made to determine whether the page has been fixed. If so, it is freed (PFTFXCT = PFTFXCT - 1) and the "fix counter" is decremented. The continues until the "fix counter" equals zero.</p> | | FFBACKUP |


Diagram 5.24
FIX/LOAD
Asynchronous Completion Routine



• Diagram 5.24 FIX/LOAD Asynchronous Completion Routine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 | FIXLOAD2 | |
| <p>2 The parameters passed to IEAPSER are:</p> <p>Register 0 -- Error code (from PVTIOERR) Register 1 -- Requester's TCB address (from PCBRTCB)</p> <p>If the high-order byte of PCBRWK5 = X'80', the root PCB is for a pseudo branch entry.</p> | | |
| <p>3 If there is a nonzero value in PCBRWK1 (that is, if PCBRWK1 points to an ECB), the root PCB is for an SVC entry.</p> <p>If the supervisor lock is on (CVTSYLK = 0), completion processing must be deferred until a pending disabled page fault is satisfied.</p> <p>If the reserve replenish queue is <u>not</u> suppressed, the pages reserved for SQA allocation must be replenished before completion processing can continue.</p> | | FIXLOAD2 |
| <p>4 The "page supervisor in control" bits (PVTGMCK) are saved and all are set to zero before the secnd exit. They are restored upon return. Control is passed to the second exit address via EALR 14,14. Return is to FIXLOAD3 whose address is in CVTSERA.</p> | | |
| 5 | FIXLOAD3 | |

Diagram 5.25
Delay Post Queue Handler



• Diagram 5.25 Delay Post Queue Handler (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>* When a second exit cannot be immediately taken after the asynchronous completion of a FIX or LOAD operation for any reason (for example, the supervisor lock is set for a disabled page fault, or a suspended FIX is completed by a restart from FREE), the second exit is deferred and a PCB representing it is placed on the delayed post queue (by FIXLOAD2, the Root Exit routine). IEAPSI3 is invoked by the dispatcher, when the supervisor lock is reset, to initiate second exit processing.</p> | IEAPSI3 | |
| <p>1 When the paging task is dispatched, the Queue Scanner will invoke IEAPSI2 (below) to process the requests on this queue. Interruptions are disabled after entry.</p> | | |
| <p>2 If the supervisor lock has been reset (CVTSYIK = 1), a disabled page fault is pending and the second exit requests must remain deferred.</p> | IEAPSI2 | |
| <p>3 The root PCB is pointed to by PCBRTP and the entry point of the Root Exit routine (FIXLOAD2) is in PCERGOTO.</p> | | |
| <p>If more than one PCB is on the delayed post queue, the Queue Scanner will reenter IEAPSI2.</p> | | |
| <p>Interruptions are enabled before exit.</p> | | |

Diagram 5.26
FOE Merge Routine




Diagram 5.26 FOE Merge Routine (Module IEAPSI)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------------------------|---------|
| <p>1 FOEs are chained by the FOEFLINK field.</p> <p>The virtual address (from FOEVBN) and the fix count (from FOEFXCT) are passed to FOEMRG.</p> | IEAPSI5 | MERGE1 |
| <p>3 FOEs only exist for SVC entries to IEAPSI.</p> | FOEDQ (all entry points) | FOECM1 |
| <p>4 The input virtual address is compared to FOEVINDX. If they are equal, the FOE has been found. If FOEVINDX is greater than the input virtual address, the search stops, since FOEs are chained in ascending order by FOEVINDX.</p> | | FOECM2 |
| <p>5 The address of the next FOE on the chain is placed in the new FOE's FOEFLINK field, and the address of the new FOE is placed in the previous FOE's FOEFLINK. The fix count (FOEFXCT) of the new FOE is set to 1 for entry at FOEON or to the input fix count for entry at FOEMRG.</p> | | FOEON2 |
| <p>6 If the FOE is marked for interception (FOEINT = 1), processing on it should not continue.</p> | | FOECM3 |
| <p>7 For entry at FOEON, FOEFXCT = FOEFXCT + 1; for entry at FOEDQ, -1. For entry at FOEMRG, the input fix count is added to FOEFXCT.</p> <p>If FOEFXCT now equals zero, the FOE is dequeued (by modifying appropriate FOEFLINK fields) and freed.</p> | | FOECM3A |
| <p>1 FOERMBR obtains (via GETMAIN RMBRANCH) or frees (via FREEMAIN RMBRANCH) storage for an FOE.</p> | FCERMBR | |

Diagram 5.27
Find Page Routine





Diagram 5.27 Find Page Routine (Module IEAPFP)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------------------|----------|
| 1 The input segment number equals: | | |
| The high-order byte of PCBVEN for a PCB entry. Byte 1 of register 1 for a Register entry. | IEAPFP IEAPFP2 | |
| The segment table entry is located as follows: CVTSEGB + 4 * input segment number. CVTSEGB is the segment table origin. 4 is the length of an STE. | IEAPFP and IEAPFP2 | FINDPG10 |
| 2 If SGTAM=1, no page table exists for this STE. | | |
| 3 The real storage address of the page table origin (PTO) is in SGTPTO. | | FINDPG20 |
| 4 The virtual address of the PTE = virtual address (PTO) + L*P. L is the length of a PTE (2 bytes). P is the page number (bits 8-11 of the PCBVEN or bits 16-19 of register 1). | | FINDPG30 |
| The virtual address of the XPTE = virtual address (PTO) + 32 + L*P L is the length of an XPTE (8 bytes). P is the page number. | | |


• Diagram 5.28
Page I/O Post and
Task Post Queue Processor



• Diagram 5.28 Page I/O Post and Task Post Queue Processor (Module IEAPIOP)

| NOTES | ROUTINE NAME | LABEL |
|--|---------------------|--------------------|
| 1 FVTPCIOP is turned on at entry and off at exit. A switch is set to indicate entry at IEAPTQP. | IEAPTQP and IEAPIOP | IEAPTQP IEAPIOP |
| 2 This processing is attempted whenever the PCESKIP flag is on. If the "release-in-post" flag (PCBRIP) is off, go immediately to Step 6. PGOTPROC is called only if PCBRBN=0, and IEAPAU2 is called only if PCBADDF=1. | | COMMON |
| 3 | | CANCEL |
| 4 | | TESTYPE |
| 5 | | NOERR |
| 6 If the PCB has related PCBs, this "notification" logic is performed for each PCB on the related chain. | | GONOTIF1 |
| 7 FVTRRTP is set by the Reserve Replenish Queue Processor when it has more work to do but there are PCES on the task post queue or by Page Replacement when no pages could be replaced. If FVTRRTP=1, it signals the Task Post Queue Processor to release the reserve replenish queue. | | |
| 8 | | ENDPROCX |
| 9 | | NOTSURP |
| 1 The next queue number (PCBNQN) is set to the free queue unless the PCB is marked for migration, in which case PCBNQN is set to the migration queue. If the PCB has related PCBs and: <ul style="list-style-type: none"> • Entry was at IEAPTQP, PCBCQN in the related PCBs is set to the task post queue. • Entry was at IEAPIOP, PCBCQN in the related PCBs is set to the I/O active queue. If the PCB has no related PCBs or when all related PCBs have been handled, and if the original PCB was for migration, the original PCB is reinitialized by setting all fields other than queue pointers and queue numbers (PCBFQP, PCBQBP, PCBNQN, PCBCQN) to zero. In addition, if PCBXPT#0 in the original PCB, XPTPCBQ of the XPTC pointed to by PCEXPT is set to zero. | | LVXPT |

• Diagram 5.29
Page I/O Post—Page-out, Page-in,
and Notification Subroutines



• Diagram 5.29 Page I/O Post - Page-out, Page-in, and Notification Subroutines (Module IEAPIOP)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 | PGOTPROC | PGOTPROC |
| 2 If the page-out was for a swap-out, the PFTE is added to the available queue, since it cannot be reclaimed. | | |
| 3 A PCB for migration with no related PCBs is routed to the auxiliary storage allocation queue and marked for page-out (PCBIOI=0) for continuation of the migration process for this page. A PCB for migration with related PCBs is routed to the migration queue so that migration can continue with a different page. | PGINPROC | PGINPROC |
| 5 V=R Flush is called to move the page above the V=R Line (if not long-fixed) or to notify V=R of a long-fix. | | CHECKVR |
| 6 | NOTIFY | NOTIFY |
| 7 If the page represents a satisfied page fault (PCBYBTC=0 and PCBNOP=0) and the faulting task is waiting for this event only (REWCF=1=0), then Task Switch is called, unless for a disabled page fault task and NEW < Master Scheduler. | | |
| 8 If the original PCB indicates I/O error (PCBYBTC=1), then NOTIFY indicates this in the root PCB (PCBRFAIL=1). | | |

Diagram 5.30
 Release Routine (User SVC)
 (Releasing Real and External Page Storage)





Diagram 5.30 Release Routine (User SVC) (Module IEAPCLR)

| NOTES | ROUTINE NAME | LABEL |
|---|---------------|-------|
| <p>1 The paging-supervisor-in-control flag (CVTPGSIC) is turned on at entry and off at exit.</p> <p>2 TESTADDR is an internal pointer. Initially, it is set to the value in register 0 rounded up to the next higher page boundary. Each time a page is released it is incremented by 4096.</p> <p style="padding-left: 2em;">If the input in register 1 minus TESTADDR is less than 4096, a whole page cannot be released.</p> <p>3 If the caller does not have a protection key of 0, the validity of the address must be checked to ensure that the caller is authorized to release this page.</p> <p style="padding-left: 2em;">On entry to IEAPCLR3, register 1 = TESTADDR and register 3 = PVT address.</p> | <p>IGC112</p> | |

• Diagram 5.31
Release Routine (Supervisor Branch)
(Releasing Real and External Page Storage)



• Diagram 5.31 Release Routine (Supervisor Branch) (Module IEAPCLR)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>1 PVTPCCLR is turned on at entry and off at exit. If VSLCONT=1, this VSL is not to be processed and the VSL pointed to by VSLSTART is accessed next.</p> <p>If VSLNULL=1, this VSL is skipped and the next entry is accessed.</p> <p>If VSLAST=1, this is the last VSL.</p> | IEAPCLR2 | |
| <p>2 TESTADDR is handled as in IGC112, Note 2, except that it is initially set to the value in VSLSTART of the VSL being processed and is subtracted from VSENDP1 to determine if a whole page can be released.</p> | | |
| <p>3 On entry to IEAPCLR3, register 1 = TESTADDR and register 3 = PVT address.</p> | | |

Diagram 5.32 (Steps 1-6)
Release Routine (Branch)
(Releasing Real and External Page Storage)




Diagram 5.32 (Steps 1-6) Release Routine (Branch) (Module IEAPCLR)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| <p>1 If CVTREAL is greater than the input address, the page is in the nucleus or V=R area and cannot be released. If the FINDPAGE return code is not zero, the segment is unassigned or an internal error was found. The page cannot be released. If the input address is greater than or equal to SQABOUND, the page is in the SQA area and cannot be released. If the page is invalid (PGTPVM=1), it cannot be released.</p> <p>3 If the PCB is found on the real storage allocation queue and it is for a FIX request for a page that is not assigned by GETMAIN the deferred clear flag in the PCB is set (PCBDFCLR=1). When IEAPALOC obtains a PFTE for this page it will set the deferred clear flag in the PFTE. When the fix is removed by FREE, FREE will call IEAPCLR3 to release the page.</p> <p>4 The PFTE is located as follows: $\text{PFTE index (from PGTRSA) + PVTPTTP (the PFT origin) = PFTE address.}$ If the deferred clear flag is on (PFTDFCLR=1), IEAPCLR3 was probably called by FREE to release a page that could not be released before because it was fixed. If, however, GETMAIN reassigned the page between the time the release was requested and the time FREE removed the fix (if PGTPAM=1), the release is ignored.</p> <p>5 If the page is fixed and is not assigned by GETMAIN, the release must be deferred until the fix is undone by FREE. The FREE processor in IEAPSI will call IEAPCLR3 again to release the page. The storage key is set to zero and fetch protection is indicated so that the user cannot have valid access to the page while the release is pending (unless another GETMAIN is issued).</p> | <p>IEAPCLR3</p> | |

Diagram 5.32 (Steps 7-15)
Release Routine (Branch)
(Releasing Real and External Page Storage)




Diagram 5.32 (Steps 7-15) Release Routine (Branch) (Module IEAPCLR)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| 7 The real storage address (PCTRSA) is set to zero to prevent future page reclamation. | IEAPCLR3 | |
| 8 Since SQA pages are not paged and so have no XPTES assigned to them, the normal route cannot be taken. Therefore, no further action on them need be taken. | | |
| 9 Setting PCBRIP=1 informs IEAPIOP (Page I/O Post) that it must free either real or auxiliary storage for the page. | | |
| 11 For a page-in, the Release routine frees auxiliary storage and Post frees main storage according to PCBRBN. | | |
| 12 For a page-out, the Release routine frees main storage and Post. | | |
| 13 Frees auxiliary storage if any was assigned. | | |
| 14 The only time the XPTLPA flag should be on is when IEAPCLR3 is entered by FREEMAIN after a TSO user has logged off. | | |
| <p>1 PCBDADD and PCBRBN are tested by IEAPIOP to determine which type of storage it must attempt to free. If PCBDADD=1, the page I/O routine Post will free auxiliary storage using the encoded address in PCBDADD. If PCBRBN*0, Post will free real storage using the address in PCBRBN.</p> | | |

Diagram 5.33
Release—Subroutines for
Searching PCBs and
Freeing Real Storage




Diagram 5.33 Release - Subroutines for Searching PCBs and Freeing Real Storage (Module IEAPCLR)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>1 The scan table entry is located as follows: PVTSCAN + (XPTPCBQ-1)*12.</p> | FINDPCB | |
| <p>2 The PCB is searched for by comparing bytes 1 and 2 of the input virtual address with PCBVBN. If they are equal, the PCB has been found. If the queue is empty (SCNFST=0) or the search fails, an error condition exists (PFTPCBSI or XPTPCBQ is incorrectly set).</p> | | |
| <p>3 The PFTE is on a queue if PFTQNDX#PFTNQN. The page is not usable if the "RMS-detected-solid-storage-failure" flag is on (PFTBADPG=1).</p> | FREEREA | |
| <p>5 If PFTVPRINT=1 (set by IEAPVEQR), the page is needed for a V=R region.</p> | | |
| <p>6 IEAPRLS2 adds the PFTE so that it will be removed first since the released page cannot be reclaimed.</p> | | |

Diagram 5.34
Create Page Table Routine




Diagram 5.34 Create Page Table Routine (Module IEAPTCD)

| NOTES | ROUTINE NAME | LABEL |
|---|-------------------|----------|
| <p>1 If the "page-table-in-SQA" option is chosen (bit 0 on in register 1), subpool 245 is used. Otherwise, subpool 255 is used.</p> | Create Page Table | IEAPTCD |
| <p>2 The parameters passed to GETMAIN are:</p> <p>Register 0 - Byte 0 - subpool number Bytes 1-3 - 160 (dec.) Register 1 - any negative value</p> | | CREATE00 |
| <p>Upon return from GETMAIN, the entire 160-byte area is zeroed and PGTPVM is set to 1 in each of the first 16 halfwords in the area.</p> | | CREATE10 |
| <p>3 The real address of this area is placed in both the system and user SGTs as follows:</p> <ul style="list-style-type: none"> • The STE displacement = segment-number-being-processed times 4. • This displacement is added to CVTSEGA and CVTSEGB to get the STE addresses. • The real address of the page table (obtained via an LRA instruction using the address returned by GETMAIN as input) is placed in SGTSTE of both STEs. • SGTPAM is set to 0 (validated) in the system STE. • If the validate-UST option is chosen (register 0, byte 0, bit 1 = 1), SGTPAM is set to 0 in the user STE. Otherwise, it is set to 1. | | CREATE30 |

Diagram 5.35
Destroy Page Table Routine




Diagram 5.35 Destroy Page Table Routine (Module IEAPTCO)

| NOTES | ROUTINE NAME | LABEL |
|---|---------------------------|----------------|
| <p>1 If the "page-table-in-SQA" option is chosen (bit 0 on in register 1), subpool 245 is used. Otherwise, subpool 255 is used.</p> | <p>Destroy Page Table</p> | <p>IEAPTCO</p> |
| <p>2 The following parameters are passed to IEAPSIBR:</p> <p>Register 1 - Byte 0 - X'28' (indicates FREE and RELEASE) Bytes 1-3 - starting address (input segment number concatenated with 16 0-bits on the right)</p> <p>Register 2 - Byte 0 - 0 Bytes 1-3 - ending address (input segment number + input segment count)</p> <p>PVTFIAG1 is set with PVTFRCF (X'02') so that FIX counts will be zeroed. (On return, it is set to 0.)</p> | | <p>DESTROO</p> |
| <p>3 If the starting segment number (register 0) = DSPSTI, DSPSTI and DSPSTC (pointed to by PVTSPSTI and PVTSPSTC respectively) are set to 0.</p> | | |
| <p>4 The real address of the PGT is extracted from the STE (CVTSEGB + 4 * segment-number-being-processed) and passed to IEAPTRV in register 1. SGTAPM is set to 1 (invalidated) in both the system and user STEs.</p> | | <p>DESTRI0</p> |
| <p>5 The parameters passed to FREEMAIN are:</p> <p>Register 0 - Byte 0 - subpool number Bytes 1-3 - 160 (dec.)</p> <p>Register 1 - Byte 0 - 0 Bytes 1-3 - virtual address of PGT</p> <p>On return, SGTAPM is set to 1 in both STEs.</p> | | |





Diagram 5.36 Swap Control Routine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 Interruptions are disabled before processing begins. | SWAP | IEAPSWAP |
| 2 Interruptions are enabled after Swap-out returns. | | |

• Diagram 5.37
Swap-in Set-up Subroutine



• Diagram 5.37 Swap-in Set-up Subroutine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>* Swap-in processing is performed in multiple stages by the following routines:</p> <p>SWAPIN - Stage 1 and 3 set-up. IEAPIN1 - Stage 1 completion and Stage 4 set-up. IEAPIN3 - Stage 3 completion. IEAPIN4 - Stage 4 completion. ROOTEXIT - Swap-in completion.</p> <p>LSQA page-ins are scheduled first (Stage 1) and other page-ins specified by SPCT entries (Stage 3) next. When Stage 1 page-ins are completed, page-ins represented by entries in the SPCA (other than Stage 1 or 3 entries) scheduled (Stage 4). An effective, uninterrupted Swap-in occurs whenever Stage 4 scheduling occurs while Stage 3 I/O is still in progress or when the number of pages to be swapped in is 16 or less (no Stage 4 needed).</p> <p>A 'region ready for restore' indication is given when all SPCT pages have been read in (Stages 1 and 3 complete), but before all Stage 4 page-ins have completed. Thus, Swap-in need not be completed for the whole region before the user can continue processing.</p> <p>1 The branch entry FIX threshold = $PVTTBASE - PVTSQACT - PVTFXFI - SPCTNERL$ (the number of LSQA pages required by this swap-in request).</p> <p>If PVTFXC is greater than this threshold, a violation will occur if this request is honored. In this case, the threshold violation flag is set (SPCTFXH=1 and SPCTACT=1) and the user is posted. POST is passed the following parameters:</p> <p>Register 10 - post code = 0. Register 11 - ECB address (from SPCTECB) Register 12 - TCB address (from PCBRTCB).</p> <p>Upon return, the root PCB is disposed of.</p> <p>If the threshold will not be exceeded, the SQA/LSQA count is adjusted to reflect the number of LSQA pages being brought in for this request.</p> <p>2 The virtual address of the LSQA PFT is found by using the LSQA segment number (SPCTENT0) as an index to the system STE for the LSQA segment.</p> <p>If the segment is valid (SGTPAM=0), the user either logged off or was abnormally terminated. In this case, LSQA STes are invalidated and a PTIB instruction is issued (to prevent the hardware from giving unwanted information).</p> <p>The real address of the PFT is extracted from the STE and IEAPTRV is called to return its virtual equivalent.</p> <p>3 If this is an LSQA-only swap-in (SPCT1ST=1), SPCTNERL indicates the number of PCBs needed. If SPCT1ST=0, SPCTNBRT is used.</p> | SWAPIN | |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>4 The Root PCB is pointed to by PCBRTP in the PCB on the swap queue for this request.</p> <p>5 If this is an LSQA-only swap request, Stages 3 and 4 are marked complete (SPCT3CMP=1 and SPCT4CMP=1).</p> <p>6 The priority of Stage 1 pages is reduced by 1, if possible.</p> <p>7 The Stage 3 page-in count = $SPCTNBRT - SPCTNBRI$.</p> <p>9 When the Stages complete, Page I/O Post will give control to the Root Exit routine pointed to by the PCBRGOTO field of the completing root (IEAPIN1 for the Stage 1 root and IEAPIN3 for the Stage 3 root).</p> <p>1 PCBs and table entries are set up as follows:</p> <ul style="list-style-type: none"> • First, the LSQA PFTes are zeroed except that PGTPVM=1 in each. • The XPT for this PGT is zeroed. • The page number (from SPCTVM) is multiplied by 2 and added to the PGT address to find the PTE. The XPTE address = the PTE address + 32 + 8*SPCTVM. • PGTPAM is set to 1 to indicate page assigned. • SPCTXPT (the XPT address) is moved to the XPTE. • XPTXAV is set to 1 to indicate page assigned. • If this is a warm-start page (SPCTFWST=1), XPTLPA is set to 1 to indicate that the page cannot be destroyed. • The PCB is set as follows: <ul style="list-style-type: none"> • PCBNQN=PCBALLOC to route the PCB to the real storage allocation queue. • PCBIOI=1 to indicate page-in. • PCBRTP=the Root PCB address. • PCBFXC=1 to prevent the page from being paged out (by replacement) when the page is brought in. • PCBPTY=SPCTPTY. • PCBXPT=XPTE address calculated above. • PCBPTE=PTE address calculated above. • PCBVBN=SPCTVM. • The next PCB is accessed via PCBFQP. The next SPCT entry is found and this loop repeats for each PCB and entry. • When the last entry is completed, the swap pcst flags (SPCTFL2, SPCTLERR, SPCTERR, SPCTFXH, SPCTOERR, SPCTTHER) are zeroed. | | |

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| <p>2 The remaining PCBs are set up from the remaining (that is, non-LSQA) SPCT entries as follows:</p> <ul style="list-style-type: none"> • PCBNQN=PCBALLOC • PCBIOI=1 • PCBRTF=Stage 3 root address • PCBFXC=1 • PCBPTY=adjusted SPCTPTY • PCBXPT=address of a dummy 8-byte constant with only XPTXAV=1 set • PCBDADD=1 • PCBPTE=address of SPCTPTE of current SPCT entry • PCEVEN=SPCTVM • PCBDADD=SPCTXPT <p>SPCTPTE is set up to appear as an invalid, assigned PTE.</p> | | |



Diagram 5.38 (Steps 1-7)
Swap-in Completion Routines
for Stages 1, 3, and 4




Diagram 5.38 (Steps 1-7) Swap-in Completion Routines for Stages 1, 3, and 4
(Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| <p>1 If PCBRFAIL=1, an I/O error occurred.</p> | IEAPIN1 | |
| <p>2 The LSQA STEs in both the system and user SGTs are located by using the segment number in byte 0 of SPCTENT0 as an index into each SGT.</p> <p>SPCA entries are looped through as follows:</p> <ul style="list-style-type: none"> • SPCAPTS+4 is used as an index into the SGTs. • The virtual address of the PFT is translated to a real address (via an LRA instruction) and stored in SGTPT0. | | |
| <p>3 For an LSQA-only request (SPCT1ST=1), SPCTNBRL is used for SMF accounting.</p> <p>If no Stage 4 pages are to be swapped in (SPCT4CT=0), Stage 4 is marked complete and the active swap-in count (SPCAACT) is used for SMF accounting.</p> | | |
| <p>4 SPCT4CT contains the number of PCBs needed.</p> | | |
| <p>5 The root address is passed by Page I/O Post.</p> | | |
| <p>7 If TCBTCT=0, no SMF accounting is performed.</p> | | |
| <p>1</p> <ul style="list-style-type: none"> • The system STE is validated (SGTPAM=0). • If this is the SWA segment, the user STE is validated. Otherwise, it is invalidated. | | |
| <p>2 PCBs and table entries are set up as follows:</p> <ul style="list-style-type: none"> • SPCANTPT is used to index the appropriate SPCAPTA. • The virtual address of the PGT for this entry (SPCAPGTA) is picked up. SPCAPGTA+2+SPCANTVM = the PTE address for this SPCA entry. • The XPTE address = the PTE address + SPCANTXP. • PCBPTE is set to the calculated PTE address and PCBXPT to the calculated XPTE address. • PCBNOX is set to PCBALLOC. • PCBVEN is set to SPCANTVM. • PCBIOI is set to 1. • PCBPTY is set to the adjusted priority (SPCTPTY). (SPCTPTY is adjusted by 1 to bias Stage 3 over Stage 4 page-ins. | | |

Diagram 5.38 (Steps 8-10)
Swap-in Completion Routines
for Stages 1, 3, and 4




Diagram 5.38 (Steps 8-10) Swap-in Completion Routines for Stages 1, 3, and 4
(Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| <p>8 Registers are saved for ROOTEXIT. If PCBRFAIL=1, an I/O error occurred for a Stage 3 page-in.</p> | IEAPIN3 | |
| <p>10 Registers are saved for ROOTEXIT. If PCBRFAIL=1, an I/O error was encountered during Stage 4 page-in processing.</p> | IEAPIN4 | |

• Diagram 5.39 (Steps 1-3B)
Swap-in Completion Subroutine




Diagram 5.39 (Steps 1-3B) Swap-in Completion Subroutine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| <p>1 PCBRWK2 of the Stage 1 root points to the SPCT for this request.</p> <p>2 If SPCTSC3=1, the region is ready for Restore.</p> <p>3 For an LSQA-only request, SPCTNBRL is used as a loop counter. Otherwise, SPCTNBRT is used.</p> <p>3A If SPCTLERR=1, an I/O error occurred.</p> <ul style="list-style-type: none"> • If SPCTFIS=1, this is an LSQA entry. The PFTE is found by using SPCTVM. If this is not an LSQA entry, the PFTE is found by using PGRSA of the dummy PTE. • PFTFXCT, PFTLSQA, PFTTSO, and PFTWHOSE are zeroed. • If the page has been marked not usable by RMS (PFTBADPG=1), nothing more is done to the page. • If the page is marked for V=R interception (PFTVRINT=1), it is given to V=R Release to be allocated to a pending V=R region request. • Otherwise, the page is made available via PFTE Enqueue and PFTONAVQ is set to 1. • When the last entry has been processed, PVTSQACT is decremented by SPCTNBRL and SPCT1ST is set to 1. <p>3B If SPCTLI=1, XPTLPA is reset for all pages swapped in as part of this request by indexing through the 16 PTEs per segment as defined in all SPCAPTAS for the region. This allows the external back-up group of Logon Image pages to be freed at "STOP TSO" time.</p> | <p>ROOTEXIT</p> | |

• Diagram 5.39 (Steps 3C-5)
Swap-in Completion Subroutine




Diagram 5.39 (Steps 3C-5) Swap-in Completion Subroutine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|----------------|
| <p>3C</p> <ul style="list-style-type: none"> • The PTE address for the current entry is found by indexing to SPCAPTA via SPCANTPT and adding the page number (from SPCANTVM) times 2. • If the page is not for LSQA (SPCTFLS=0), SPCTPTE (the dummy PTE) is moved into the real PTE. • PTRSA is used to calculate the PFTE address for the page. PFTFXCT is then set to 0 and PFTWHOSE is set to SPCTLTCB. • If the page is for LSQA, PFTLSQA and PFTTSC are set to 1. If the page is not for LSQA, the storage keys are set from XPTPROT. <p>3D The following parameters are passed to POST:</p> <p style="padding-left: 40px;">Register 10 - post code = 0. Register 11 - ECB address (from SPCTECB). Register 12 - TCB address (from PCBRTCB).</p> <p>Upon return from POST, SPCTSC3 is set to 1 to indicate that the Stage 1 and 3 roots have been processed.</p> | <p>ROOTEXIT</p> | |
| <p>4 If SPCT4CMP=1, the swap-in is marked complete (SPCTSC4=1). If SPCTACT=0, SPCTSC3 is zeroed and SPCTACT is set to 1.</p> | | <p>ROOTST4</p> |

Diagram 5.39 (Steps 6-7)
Swap-in Completion Subroutine




Diagram 5.39 (Steps 6-7) Swap-in Completion Subroutine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| <p>6 If the Stage 4 count (SPCA4CT) is not 0, a second posting to indicate swap-in complete is required. Parameters are as above.</p> | ROOTEXIT | |
| <p>7 The region must be migrated if the migrate select flag is on (PVTSTUFM=1) and the region is not migrated (TCBMIGR=0).</p> | | |

• Diagram 5.40 (Steps 1-6)
Swap-out Control Subroutine




Diagram 5.40 (Steps 1-6) Swap-out Control Subroutine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>1 The parameters passed to IEAPTERM are: Register 0 - TCB address (from PCBRWK1). Register 1 - 8.</p> <p>4 The swap-out count (SPCAOAT) indicates the number of PCBs needed.</p> <p>6 A PTLB instruction is issued before the call to the Auxiliary Storage Manager. Registers are set up to make it appear as if the call is from the Queue Scanner as follows: Register 1 - address of the first PCB. Register 3 - PVT address.</p> | SWAPOUT | |
| <p>1 INITSPCA initializes the SPCA PGT address entries by calculating segment numbers and PGT addresses for each segment in the region to be swapped out. Find Page (IEAPFP2) is called to give the virtual addresses of the PGTs. If SWHPTR=0, there is no SWA region and the special second entry (see output above) is not set up.</p> | INITSPCA | |

Diagram 5.40 (Steps 7-12)
Swap-out Control Subroutine




Diagram 5.40 (Steps 7-12) Swap-out Control Subroutine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| 7 | SWAPOUT | |
| <p>10 If TCBSTI=DSPSTI, DSPSTI and DSPSTC are zeroed.</p> <p>The swap-out count (PVTSPOUT) is incremented by the number of pages to be swapped out for this request (SPCAOCT).</p> <p>If TCBTCT=0, no SMF accounting is performed.</p> | | |
| <p>11 SPACPTCT indicates how many STEs must be invalidated. SPCAPTS*4 is used as the index into the system and user SGTs. Entries are processed in reverse order so that LSQA entries are invalidated last.</p> | | |
| <p>12 A PTLB instruction is issued before the call to Move PCB. PCBNQN has been set to PCBINIT by the Auxiliary Storage Manager.</p> | | |
| <p>2 FILTER moves the XPTEs actually assigned by the Auxiliary Storage Manager into the PCBs for the swap-out. The XPTE represented by each PCB is picked up from PCBXPT. The external page address (XPTXADDR) is moved to PCBDADD, PCBDADD is set to 1, PCBXPT is zeroed.</p> | | |
| <p>3 LPASET sets the "do-not-destroy" flag (XPTLPA) in every XPTE with a valid address in the region to be swapped out. The XPTE is found by adding 32 to the address of the PTE (located through SPCAPGTA). If XPTXAV=1 in the entry, XPTLPA is set to 1.</p> | LPASET | |
| <p>4 SETSPCT loops through all SPCA entries setting necessary flags and counts in the SPCT to be used when the region is swapped in.</p> | SETSPCT | |
| <p>1 SPCAAPT is loaded into an entry count register. 2 The LSQA SPCT and SPCT entry counts are zeroed (SPCTNBRL and SPCTNBRT respectively). For each SPCT entry: 3 SPCTVM is set to SPCANTVM. 4 SPCANTSP is set to 1. 5 The XPTE address is calculated ((SPCAPGTA+2)*SPCANTVM +SPCANTXP). XPTXADDR is moved to SPCTXPT. 6 If the PTE number (SPCANTPT) = 0: • SPCTFLS is set to 1 to indicate an LSQA page. • SPCTNBRL is incremented by 1. • SPCTFWST is set to 1 (if XPTLPA=1). 7 SPCTNBRT is incremented by 1 and the "entry count register" (from above) is decremented by 1. 8 If the "entry count register" ≠ 0 or SPCTNBRT ≠ 16, repeat from "3" for the next SPCA and SPCT entries. 9 When all entries have been handled, PVTSQACT is decremented by SPCTNBRL. 10 The residual SPCA count (all pages above 16) is stored in SPCA4CT (Stage 4 page-in count) and SPCAF4A is set to point to the first Stage 4 entry.</p> | | |




Diagram 5.41 Swap-out Completion Routine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| 1 If PCBRFAIL=1, SPCTOERR is set to 1. | SROUT | |
| 2 The ECB address from SPCIECB is passed to POST. | | |

Diagram 5.42 (Steps 1-5)
 Swap-out—CMPLOUT Subroutine
 (Deciding Which Pages
 Are to Be Swapped Out)





Diagram 5.42 (Steps 1-5) Swap-out - CMLPLOT Subroutine (Module IEAPSWAP)


| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| <p>1 SPCA counts are zeroed and the count of external pages used by TSO (PVTTSOU) is decremented by the number previously used by this region.</p> <p>2 A PTE pointer is initialized from SPCAPGTA and 32 is added to it for the XPTE pointer.</p> <p>The new SPCT external storage count (SPCTAUX) is added to PVTTSOU to determine how many external pages TSO is now using. The amount available to TSO is calculated (PVTOTAX-PVTEATCM-PVTTSEBU). If PVTTSOU is greater than the result, the threshold has been violated.</p> <p>4 If an external page has been assigned (XPTXAV=1), SPCTAUX is incremented.</p> <p>5 If PGTPVM=1, the page is invalid. If XPTTAKE#1, no further action is taken. (XPTTAKE is set by IEAPTERM.)</p> | <p>CMLPLOT</p> | |

• Diagram 5.42 (Steps 5-6)
 Swap-out – CMPLOUT Subroutine
 (Deciding Which Pages
 Are to Be Swapped Out)

Processing




Output



• Diagram 5.42 (Steps 5-6) Swap-out - CMPLOUT Subroutine (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| 5 | CMPLOUT | |
| <p>6 For pages that are unreferenced and unchanged and not LSQA pages:</p> <p>If the page is marked for V=R interception (PFTVRINT=1) it is given to V=R Release to be allocated to a pending V=R region request.</p> <p>Otherwise, the page is made available via PFTE Enqueue and PFTONAVQ is set to one. The PFTE is enqueued so that it will be taken first, since it cannot be reclaimed.</p> | | |

Diagram 5.43 (Steps 1-3)
Swap-out – External Address
Assignment Subroutines



•Diagram 5.43 (Steps 1-3) Swap-out - External Address Assignment Subroutines (Module IEAPSWAP)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>* DEVICE initializes the SOD (a 32-byte internal work area) with up to 4 entries for a parallel swap or 1 entry if the swap device is defaulted.</p> | DEVICES | |
| <p>1 SPCDIRS contains indexes for 1-4 devices or a 0, indicating default.</p> | | |
| <p>2 Cylinders are scanned (through counts in the CCV) for the cylinder closest to the current head location (using PDTLGN), with an available page count greater than the lesser of either the swap-out page count (SPCAOAT) or slots per cylinder - 5. If none is found, the closest cylinder with the highest available page count is selected.</p> | | |
| <p>The end relative group number of this cylinder = cylinder number times groups per cylinder.</p> | | |

Diagram 5.43 (Steps 4-5)
 Swap-out — External Address
 Assignment Subroutines





Diagram 5.43 (Steps 4-5) Swap-out - External Address Assignment Subroutines
(Module IEAPSWAP)


| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| <p>4 The page is to be swapped out if it is <u>not</u> marked "in-only" (that is, if SPCANTNG=0) and:</p> <ul style="list-style-type: none"> • It is an LSQA page (SPCANTPT=0) or • It is a changed page (change bit on) or • It does not have a copy on external storage (XPTAXAV=0) or • It presently exists on a movable-head device (PDIDEVT2=1). | SORT | |

Entered by the Queue Scanner when PCBs are found on the page I/O initiation queue and the queue is not suppressed



• Diagram 5.44 (Steps 1-6) Page I/O Supervisor (Module IEAPIOS)



| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| 1 | IEAPIOS | |
| 2 The XPTE and PCB addresses are passed to CHPGBLD. If the PCB is marked for directed page-out (PCBDADD=1), the XPTE address that is passed is actually the address of PCBDADD. | | BUILD |
| 4 This step completes PCB processing. The paging devices are handled next. | | MOVIT |
| 5 | | PDITLOOP |
| 6 The EXCPs are issued by using the EXCPVR macro instruction. PDITXCP is set by STARTUP. | | TESTEXCP |
| 1 The QSEARCH subroutine searches the page I/O initiation queue for the first (next) PCB with the "skip" flag off (PCBSKIP=0). It returns the address of this PCB in register 1. If no PCBs are usable, a zero is returned. Each PCB with the "skip" flag on is marked I/O complete and is routed to the task post queue. | QSEARCH | |



•Diagram 5.44 (Steps 7-12) Page I/O Supervisor (Module IEAFICS)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|--------|
| 7 | IEAPIOS | MLTXP2 |
| <p>9 The PDITE address is the input IOB address.</p> <p>To minimize rotational delay, the slot queue chosen for STARTUP is the next sequential slot queue of the next sequential slot queue of the last active channel program's slot queue.</p> | IEAPIOS2 | |
| <p>11 The PCB passed needs I/O initiation and the device that it requires is active.</p> <p>If the device is active on the same cylinder as this request, the Page I/C Supervisor calls APPENCIT.</p> <p>The XPTE is located as in IEAPIOS, Note 2.</p> | IEAPIOS3 | |

Diagram 5.45 (Steps 1-7)
Page I/O Supervisor —
Subroutines for Building and
Queuing Channel Programs




•Diagram 5.45 (Steps 1-7) Page I/O Supervisor - Subroutines for Building and Queuing Channel Programs (Module IEAPIOS)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 The PDTE address = [(XPTDEV-1)*32]+PVTPDT.</p> <p>The CPQEs are searched, starting from the last CPQE used, for the first available one (CPQUNAV=0). The CPQE address is incremented by 64 to find the next CPQE.</p> | CHPGBLD | CPAVTEST |
| <p>2 The correct slot queue address = PDIT1SQA+(XPTSLOT-1)*161.</p> | | CPAVAIL |
| <p>3 The target CCHH is calculated as follows:</p> $CCDELTA = \frac{XPTGROUP}{PDTGC}$ <p>If the remainder = 0, CCDELTA = CCDELTA-1.</p> $HHDELTA = XPTGROUP - [(CCDELTA * PDTGC) + 1] * PDITG.$ <p>CCDELTA is combined with HHDELTA and the four HHDELTA bits in SQRECNO are added to the combination. The final CCHHRDELTA + PDTEA = the target CCHHR.</p> | | MULTCCD |
| <p>4 When the device characteristics include rotational sensing (PDITSSDV=1), the set sector operation code and sector must be placed in the CPQE.</p> <p>If the PCB is for a page-in (PCBIOI=1), the read data operation code is placed in CPQRWOP and the count of page-ins (PVTNPIN) is incremented (for SMF purposes). If the PCB is for a page-out (PCBIOI=0), the write data operation code is placed in CPQRWOP and the page-out count (PVTNPOUT) is incremented.</p> | | ALLDEV |
| <p>5 If the slot queue is empty (SQCHPGNO=0), none of the criteria for CPQE placement have to be considered.</p> <p>The first and last CPQE pointers (SQ1CHPGA and SQ1CHFGA respectively) are set to the input CPQE address. The forward and backward CPQE pointers (CPQSOFPT and CPQSQBPT respectively) are set to zero. The CPQE count is incremented (SQCHPGNO = SQCHPGNO+1).</p> | ADDIOSQ | WASEMPTY |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>6 For movable-head devices (PDITMHDV=1), the placement of the new CPQE on the slot queue is determined:</p> <ol style="list-style-type: none"> 1. By cylinder order (low to high). 2. By priority (high to low within cylinder groups). 3. By read over write (within cylinder groups of the same priority). 4. FIFO (when the other 3 are equal). <p>For fixed-head devices (PDITMBDV=0), only 2-4 are considered.</p> <p>To add the CPQE to the slot queue, the first (SQ1CHPGA) or last (SQ1CHFGA) pointer is changed to the new CPQE address if necessary. The forward (CPQSOFPT) and backward (CPQSQBPT) of both this CPQE and its previous and next CPQEs are changed appropriately. The CPQE count (SQCHPGNO) is incremented by 1.</p> | | SRCHLOOP |
| <p>7 If the count of CPQEs on this slot queue (SQCHPGNO) is greater than the previously high count (PDITSQCT), the "high slot queue address" (PDITHSQA) is set to this slot queue address and the high count is updated to reflect the new high (PDITSQCT=SQCHPGNO). If SQCHPGNO is smaller than PDITSQCT, no changes are made.</p> | | UPCOUNT |

• Diagram 5.45 (Steps 8-13)
Page I/O Supervisor —
Subroutines for Building and
Queuing Channel Programs



•Diagram 5.45 (Steps 8-13) Page I/O Supervisor - Subroutines for Building and Queuing Channel Programs (Module IEAPICS)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>8 The last-used slot queue address = (CPQSINX*16)+ PDITHSQA.</p> <p>If the device is movable head (PDITMHDV=1), the cylinder numbers of the last active channel program and the CPQE being tested must be equal in order for the CPQE to be usable.</p> <p>If LACP CC is higher, keep searching this slot queue. If LACP CC is lower, stop searching this slot queue.</p> | APPENDIT | START |
| <p>10 For moveable-head files, CPQEs are selected only if they are for the same cylinder.</p> | TPRIM | |
| <p>12 The new CPQE is always added to the end of the active queue.</p> | APPENDIT | DUAPPEND |
| <p>13</p> | | RC0 |
| <p>1 SQCTUPDT compares the count of CPQEs on each slot queue (SQCHPGNO) for this device with the high count (PDITSQCT). If a slot queue is found with a higher CPQE count, PDITSQCT is set equal to that count and PDITHSQA is set to that slot queue number. If either PDITHSQA was zero before the search, or PDITSQCT is zero at the end of the search, a return code of 7 is returned to the caller to indicate that all slot queues for this device are empty. Otherwise, a return code of 0 is given to indicate that more CPQEs exist.</p> | SQCTUPDT | |

• Diagram 5.45 (Steps 14-20);
Page I/O Supervisor –
Subroutines for Building and
Queuing Channel Programs






Diagram 5.45 (Steps 14-20) Page I/O Supervisor - Subroutines for Building and Queuing Channel Programs (Module IEAPIOS)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------|
| <p>14 For a movable-head device, the CPQE with the closest CC to the last cylinder used (IOBCC) is used. All slot queues are searched in secondary sequence and the CPQE with the smallest absolute difference between its CC and IOBCC is used. The search ends immediately if a match is found.</p> <p>For a fixed-head device, the first non-empty slot queue's first CPQE is used. The slot queues are searched in secondary sequence.</p> | STARTUP | S010 |
| <p>15 A return code of 7 (which means no CPQE could be used and the slot queues are empty) is returned to the caller.</p> | | S030 |
| <p>16 An EXCP is needed if the caller is the Queue Scanner. A return code of 0 (a CPQE was chained) is returned to the caller.</p> | | |
| <p>17 The first and last pointers of the SQE are updated if necessary and the forward and backward pointers of the previous and next CPQES respectively are changed if necessary to reflect this CPQE's removal. If this slot queue has the highest CPQE count (PDITHSQA=this SQE), the high count (PDITSQCT) is decremented.</p> | DECHPG | DECHPG |
| <p>18 If PCBSKIP=0, this CPQE may be appended.</p> | | |
| <p>19</p> | | SKIPON |
| <p>20 A 0 return code from SQCTUPDT (all slot queues empty) is changed to a 4; a 7 return code (CPQES remain on slot queues) is left alone.</p> | | |
| <p>2 For a movable-head device (PDITMHDV=1), extra records must be kept for better future auxiliary storage assignment. For a directed page-out (PCBDADDF=1), the XPTE is located by PCELADD. The PDTE address = [(XPTDEV-1)*32]+PVTPDPT. PDTIGN is then set to XPTGROUP. If PCBDADDF=0, the PDTE is located by PCDEVE (rather than XPTDEV) in the above equation. PDTIGN is then set to PCBGROUP.</p> | | |

• Diagram 5.46
Program Check Interruption Extension



•Diagram 5.46 Program Check Interruption Extension (Module IEAPIX)

| NOTES | ROUTINE NAME | LABEL | NOTES | ROUTINE NAME | LABEL |
|--|--------------|------------------|--|--------------|--------------------|
| 1 | IEAPIX | GOPIX | 7 If NEW=OLD, task switch is indicated (NEW is set to zero). If TCBTCT=0, SMF accounting cannot be performed. Control is returned with a return code of 0 (see Note 3). | | LABEL00 LABEL10 |
| 2 If the return code from the Find Page routine is 4, the virtual segment in question does not exist. If it is 8, an internal error has been detected. In either case, control is passed to IEAPSER with an error code of 700. If the page is valid (PGTPVM=0), a logical error exists and control is passed to IEAPSER with a code of 701. | | | 1 IEAPIX turns on the paging-supervisor-in-control flag (CVTPGSIC) and the "PIX in control bit" in the PVT at entry. Both are turned off before all exits. | | |
| 3 If the virtual page is unassigned (PGTPAM=0), the XPTE pointer is zeroed and the PCE is routed to the free queue (PCBNQN=PCBFREE). Exit is made to the caller with a return code of 8 (see Note 3). | | CONT10 | 2 The relocation address is the virtual storage address that was found to be unavailable during dynamic address translation. Its format is [00] AB] CE] EF] The virtual block number is ABC0. | | |
| 4 If the system lock (CVTSYLK) is on and its pointer (CVTSYLID) equals OLL, the PCB is marked as representing a disabled page fault (PCBDCF=1) and the priority (PCBPTY) is set to X'FF'. Otherwise, PCBPTY=TCBDSP. | | CONT20 CONT30 | 3 <u>Return Code</u> <u>Meaning</u> 0 The current task cannot be dispatched; either the paging task will be in control or a task switch is necessary, and the current task is in page wait. | | |
| 5 For the "reclaimed/content insensitive" case (IEAPALOC return code is zero), the PCE is disposed of (PCENQN was set to PCBFREE by IEAPALOC). Control is returned to the caller with a return code of 4 (see Note 3). | | LABEL30 | 4 The current task is dispatchable; a real storage page has been assigned and the task is ready. | | |
| 6 When new work is generated (IEAPALOC return code equals either 4 or 8), the PCB representing the work is moved to the queue indicated by PCBNQN (set by IEAPALOC). | | LABEL20 | 8 No page has been assigned because a logical addressing or protection exception has been detected. | | |

Diagram 5.47
Real to Virtual Address
Translation Routine




Diagram 5.47 Real to Virtual Address Translation Routine (Module IEAPTRV)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|--------|
| <p>1 The PFT slot number is derived by multiplying the high order 12 bits of the input address by 16. If the PFT slot number is less than PVTFPFN, the storage it describes is in the nucleus.</p> | IEAPTRV | GOTRV |
| <p>2 If the PFT slot number is greater than PVTLPFN, the storage it refers to is above the bounds of real storage.</p> | | |
| <p>3 The PFTE is located by adding the PFT slot number to the PFT origin (PFTFPTP). If PFTONAVQ=0, the address is translated.</p> | | |
| <p>4 The virtual address is calculated as follows:</p> <p style="padding-left: 40px;">The high-order 12 bits of PFTVBN are placed in bits 8-19 of the output address.</p> <p style="padding-left: 40px;">The low-order 12 bits of the input address are placed in the low-order 12 bits of the output address.</p> <p>The result is checked with a Load Real Address instruction.</p> | | FINISH |

Diagram 5.48
Move PCB Routine




Diagram 5.48 Move PCB Routine (Module IEAPCB)

| NOTES | ROUTINE NAME | LABEL |
|--|----------------|-------|
| <p>* Called by Program Interrupt Extension, Page Services Interface, Swap, and certain queue processors to add PCBs to a PCB queue.</p> <p>Called by Queue Scanner, Page I/O Post, and the Page I/O supervisor, appendages, etc., to move PCBs from one queue to another.</p> <p>1 Since Move PCB may be entered enabled or disabled, it must have two separate save areas. Upon entry, a switch is tested and if off, it is turned on and registers are saved in the disabled save area. An indicator is kept to show from which save area registers are to be restored. The switch is turned off when registers are restored from the enabled save area.</p> <p>2 Pointers to the first and last PCB on the chain are passed to ONQ.</p> <p>3 The PCB queue header for the indicated queue is calculated as follows:</p> <p style="padding-left: 40px;">PVTSCAN + 12*(input queue number-1).</p> <p>PVTSCAN is the beginning of the scan table. 12 is the length of a scan table entry.</p> <p>If the PCB's next queue number (PCBNQN) is equal to the current queue number (PCBCQN), it is not moved. If they are not equal, the PCB is moved to the queue indicated by PCBNQN. OFFQ and ONQ are called for each PCB moved.</p> | <p>IEAPCBM</p> | |




Diagram 5.49 Build PCB Routine (Module IEAPCB)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>1 Since Build PCB may be entered enabled or disabled, it must have two separate save areas. Upon entry, a switch is tested and if off, it is turned on and registers are saved in the disabled save area. An indicator is kept to show from which save area registers are to be restored. The switch is turned off when registers are restored from the enabled save area.</p> <p>2 The PCB queue header for the indicated queue is calculated as follows:</p> <p style="padding-left: 40px;">$PVTSCAN + 12 * (\text{input queue number} - 1)$.</p> <p>PVTSCAN is the beginning of the scan table. 12 is the length of a scan table entry.</p> <p>The free queue is scanned starting from the last PCB and following the back pointers (PCBBQP).</p> <p>Pointers to the Nth PCB and the last PCB on the free queue are passed to OFFQ.</p> <p>3 If the GETMAIN recursion switch is on (PVTBMS=1), GETMAIN cannot be called to get the storage required and control is returned to the caller. Otherwise, GETMAIN is requested to allocate enough storage for N-(number of PCBs on the free queue) PCBs.</p> <p>Pointers to the beginning and end of the newly initialized PCB chain are passed to ONQ.</p> | IEAPCB | |




Diagram 5.50 Relate PCB Routine (Module IEAPCB)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>1 PCB1 is a PCB for which an explicit paging operation is currently in progress. PCB2 is to be added to PCB1's related queue.</p> <p>1 PCBEXPT is saved and zeroed before calling OFFQ and is restored upon return.</p> <p>2 If PCB1's related queue pointer (PCBRLP) is zero, it is set to the address of PCB2. Otherwise, PCB1's related chain is traced until the last PCB is found (PCBRLP=0) and its pointer is set to the address of PCB2.</p> | IEAPCER | |

Diagram 5.51
Release Queue Suppression Routine





Diagram 5.51 Release Queue Suppression Routine (Module IEAPCB)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>1 Since Relate PCB may be entered enabled or disabled, it must have two separate save areas. Upon entry, a switch is tested and if off, it is turned on and registers are saved in the disabled save area. An indicator is kept to show from which save area registers are to be restored. The switch is turned off when registers are restored from the enabled save area.</p> | IEAPCRQS | |
| <p>2 The PCB queue header for the indicated queue is calculated as follows:</p> <p style="padding-left: 40px;">$PVTSCAN + 12 * (\text{input queue number} - 1)$.</p> <p>PVTSCAN is the beginning of the scan table. 12 is the length of a scan table entry.</p> | | |
| <p>3 If the "NEW" TCB pointer does not equal the paging task's TCB pointer (CVTPGSUP), "NEW" is set to CVTPGSUP. If, in addition, SCNQF in this queue's header = 1 (there are TCB's on the queue), the RB wait count (RBWCV) is zeroed.</p> | | |

Diagram 5.52
Move/Build/Relate PCB –
Subroutines for Queuing and
Dequeuing PCBs



• Diagram 5.52 Move/Build/Relate PCB - Subroutines for Queuing and Dequeuing PCBs (Module IEAPCB)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>1 If the current queue number (PCBCQN) points to the free queue and PCBXPT#0, XPTPCBQ is set to zero to indicate that no "in-process" PCB exists for this page. Otherwise, CPTPCBQ is set to PCBCQN.</p> <p>2 The next queue number (PCBNQN) of the first PCB is tested and:</p> <p style="padding-left: 40px;">If it is zero, return is made to the caller. If it points to the free queue, the PCB list is inserted at the top of the free queue. If it points to the page I/O initiation queue and: Page exception is indicated (PCBPEX=1), the PCB list is inserted at the top of the page I/O queue. Page exception is not indicated (PCBPEX=0), the PCB list is inserted at the bottom of the page I/O queue. If it points to any other queue, the PCB list is inserted at the bottom of the indicated queue.</p> <p>3 The paging task is activated ("NEW" is set equal to CVTPGSUP and RBWCF is zeroed) if: The queue added to is not suppressed (SCNSF#0), and The queue added to is dispatchable (SCNQPE#0), and "NEW"≠CVTPGSUP, and It is not already active.</p> | <p>ONQ</p> | |
| <p>4 The queue header is located as in IEAPCBM, Note 3.</p> | <p>OFFQ</p> | |
| <p>5 The queue is empty if the first PCB pointer (SCNFST) equals zero.</p> | | |
| <p>6 If PCBNQN#PCBFREE and PCBXPT points to an XPTE, XPTPCBQ is zeroed.</p> | | |

Diagram 5.53
Queue Scanner (Paging Task)





Diagram 5.53 Queue Scanner (Paging Task) (Module IEAPQS)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| 1 | IEAPQS | QBEGNSCN |
| 2 IEAPQS directs the flow of control to the paging supervision processor associated with the processable queues containing pending requests. The queue is flagged "in-process" (SCNQIPF=1) before the call to the processor and is marked "not-in-process" (SCNQIPF=0) upon return. | | QPROCESS |
| 3 The routine is disabled during this call to QSCAN. Since no more work exists for the paging supervisor, it puts itself in a wait state. | | QLASTTRY |
| 4 The "Q" flag must be on and the "suppress" flag must be off (SCNQF=1 and SCNQS=0). | QSCAN | QSCAN |
| 5 The next entry is located 12 bytes past the last entry. Note: The SCNTE of the first PCB queue is scanned first at each entry to QSCAN. | | QTESTNEW |

Diagram 5.54
Paging Supervisor Error Recorder





Diagram 5.54 Paging Supervisor Error Recorder (Module IEAPSER)

| NOTES | ROUTINE NAME | LABEL | NOTES | ROUTINE NAME | LABEL |
|---|----------------------|---------|--|----------------------|--|
| <p>1 If the MAJOR option is chosen, exit is taken to the RMS Message Writer/Wait State Effector (MCH) to write a message to the operator console and place the system in a disabled wait state.</p> <p>2 This is done only if the ABTERM option was specified.</p> <p>3 If the GETMAIN/FREEMAIN recursion switch is on (PVTBGMS=1), GETMAIN cannot be called to get the storage for the WQE so control is returned to the caller. No message is printed in this case.</p> <p>4 The WQE represents a WTO operation to the communications task.</p> <p>1 When entry is at IEAPSER, register contents are: Register 0: Byte 0 - Ignored Byte 1 - Bits 0-5 - Must be zero Bit 6 - ABTERM option flag ON= Terminate the designated task OFF= Do not terminate any task Bit 7 - MAJOR/MINOR option flag ON= MINOR error OFF= MAJOR error Bytes 2-3 - Error number (indicates caller and error) Register 1: 0 - If the ABTERM option flag is on, use the TCB address in "OLD" (IEATCBP+4) to schedule abnormal termination. TCB address - If the ABTERM option flag is on, use this TCB address to schedule abnormal termination.</p> <p>When entry is at IEAPSER2, the register contents are: Register 0: Byte 0 - Same as Byte 1 above Bytes 1-3 - Address of the message to be written. Register 1: If the ABTERM option is selected or if the message contains a jobname/stepname field: =0, "OLD" TCB is to be used; or =TCB address of TCB to be used.</p> <p>The message pointed to in register 0 must be of that format:</p> <pre> D L C TEXT -2 -1 -0 1 D: The displacement into the message at which the jobname and stepname of the task whose TCB address is indicated by register 1 is to be placed. If D=0, the jobname and stepname will not be inserted. L: The message length (including C). Up to 50 bytes is allowed if the MAJOR option is specified; 255 bytes are allowed for the MINOR option. C: The first character of the message. * if the message requires operator action; blank otherwise. TEXT: The actual message text beginning with IEANNXX where NNN is a unique message number and X indicates the message type.</pre> | IEAPSSR and IEAPSER2 | MCHEXIT | <p>2 If a message was not supplied (entry at IEAPSER), the buffer content at exit is:</p> <pre> Wait State Code X'0028' 49 *IEA047A† PG.SUP.ERROR †!NNNN††† SYSTEM†TERMINATED</pre> <p>If a message was supplied (entry at IEAPSER2), the buffer content at exit is:</p> <pre> Wait State Message Supplied message text (with Code X'0028' Length jobname and stepname if indicated) 0 2 4</pre> <p>3 The JOBNAMF subroutine is passed the address into which the character string 'jjjjjjjj.ssssssss' is to be placed. 'jjjjjjjj' is the jobname and 'ssssssss' is the stepname</p> <p>4 The WQE is set to indicate the following: WQEMCSF (MCS flags): Bit 0 - Routing or descriptor codes exist. WQEAVAL: Bit 1 - Buffer in use. Bit 3 - Buffer obtained dynamically. WQEROUT (Routing Codes): Bit 0 - Master Console. Bit 9 - System Error Maintenance. WQEDESCD (Descriptor Codes): Bit 3 - System Status. WQERTCT: Routed WQE count. WQENBR: Message length. WQETXT: If no message was supplied and ABTERM was not called:</p> <pre> †IEA048I† PG.SUP.ERROR †!NNNN†††RECOVERY†ATTEMPTED</pre> <p>If no message was supplied and ABTERM was called:</p> <pre> †IEA049I† PG.SUP.ERROR †!NNNN†††JOBSTEP=jjjjjjjj. ssssssss†TERMINATING</pre> <p>If a message was supplied it is placed in this field with the jobname and stepname if indicated.</p> | IEAPSER and IEAPSER2 | JOBNAME GMRETURN CANEDMSG USERMSG |

• Diagram 5.55
Paging Supervisor Appendages
(Channel End, Abnormal End)



• Diagram 5.55 Paging Supervisor Appendages (Channel End, Abnormal End)
(Module IEAPPCIA)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-----------------|
| <p>* The Channel End Appendage gets control when one of the following I/O interruption terminates a paging I/O operation without any other abnormal conditions:</p> <ul style="list-style-type: none"> • Channel end. • Unit exception (with or without channel end). • Channel end with wrong-length exception. | IEAPCEAP | IEAPCEAP |
| 1 | | CE01 TOERCOM |
| 2 The CPQE and PDITE are located as above. | | CE03 |
| More work will exist (CPQNPTCD=TIC operation code) when a CPQE has been appended but the Channel End Interruption was presented before the channel was aware of the new CPQE. | | CE02 |
| 3 The return to 4 past register 14 will cause IOS to free the RQE but bypass posting the completion of the I/O event. | | CERET01 |
| The return to 8 past register 14 will cause IOS to return the RQE to its logical channel queue and bypass posting. | | CE04 |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>** The Abnormal End Appendage is entered whenever one of the following conditions arises:</p> <ul style="list-style-type: none"> • Out-of-extent errors (probably an error in IEAPIOS or one of its control blocks). • SIO errors. • The CSW stored for an I/O interruption indicates an error other than one for which the Channel End Appendage gets control. | IEAPAENU | IEAPABNU |
| 4 There are two classes of I/O errors -- nonpermanent and permanent. In most cases it is the Error Recovery Programs (ERPs) that classify an error as permanent. When an error is first detected, the Abnormal End Appendage will get control before the ERPs. Thus, the error will not be marked as permanent. If the Abnormal End Appendage returns to IOS at the address in register 14, the ERPs will gain control. For errors from which recovery is impossible, the ERPs will mark the error as permanent immediately. In this case, the Abnormal End Appendage will be reentered immediately with the error marked as permanent. In cases where the I/O operation may succeed if tried again, the ERPs will retry the failing I/O operation until it succeeds (in which case the Abnormal End Appendage will not be reentered) or until it has failed a specified number of times (in which case the Abnormal End Appendage is reentered with the error marked as permanent). | | AE020 |
| 5 For an out-of-extent or permanent error in a non-paging supervisor CCW, use the CPQE from IOBSTART. For a permanent error in a paging supervisor CCW, use the CPQE in which the error occurred. | | |

• Diagram 5.56
Paging Supervisor Appendages –
Subroutines for Freeing Resources
and Handling Errors




Diagram 5.56 Paging Supervisor Appendages - Subroutines for Freeing Resources and Handling Errors (Module IEAPPCIA)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|--|
| 1 When entered at this entry point, CBRET begins processing with the previous CPQE. | CERET | MOR EAC |
| 2 When entered at this entry point, CBRET begins processing with the current CPQE. If the PCB is on the I/O active queue (PCBCQN#PCBNQN), the PCB is routed to the task post queue. | | DOTHIS INDPOS |
| 3 The post-work bit (PVTPWE) is turned on to trigger the posting mechanism for the completed PCBs. | | |
| 4 | ERCOMMON | ERCOMMON |
| 5 If PCBSKIP=1, PCERIP=1, and PCBDADDF=1, IEAPIOP will free the external page storage associated with this PCB when the I/O is marked complete. Setting PCBDADDF=0 prevents this. The counts in the PVT are decremented to indicate one less page available for use in the page data set. | | CERR00 |
| 6 PCBSKIP=0 and no XPTE exists is possible for swap-out pages. | | |
| 7 Routing the PCB to the auxiliary storage allocation queue causes another external storage page to be assigned to this PCB and retry to be attempted for the page-out operation. If the page PCB is on the I/O initiation queue, IEAPIOS will call Move PCB. | | CERR05 CERR02 |
| 8 If the PCB is on the Page I/O initiation queue, or if it is not and IEAPIOS is not processing (SCNQIPF=0), the PCB is routed to the task post queue only by setting PCBNQN. The I/O FLIH will call IEAPIOP when the post work bit (PVTPWE) is on. If IEAPIOS is processing, Move PCB is called to place the PCB on the task post queue. | | CERR01 CERR03 CERR04 CERR05 CERR02 |

Diagram 5.57
Termination Interface and
Page Hook Routines




Diagram 5.57 Termination Interface and Page Hook Routines (Module IEAPTERM)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>1 If PVTMGFLG=1 and PVISTUFM=1 and:</p> <ul style="list-style-type: none"> • The purge is by TCB, they are set to 0. • The purge is by region, no action is taken. <p>If PVTMGFLG=1 and PVTSTUFM=0, and the input TCB matches the TCB to be migrated (PVTMIGRB=Register 0), the ABEND migrate flag is set (PVTMIGAB=1).</p> | IEAPTERM | PURGETCB |
| <p>2 PURGEPCB is called once for each of the 3 PCB queues scanned (I/O active queue, real storage allocation queue, and I/O initiation queue).</p> | | PURGERB |
| <p>5 PURGEFIX is called once for each queue purged.</p> | | |
| <p>6 If TCBJSTCB=register 0, this is a job-step TCB. PFTWHOSE is set to 0 in every PFTE in which PFTWBOSE equals register 0.</p> | | TEST1 |
| <p>7 If register 1 = 0, the paging task was scheduled for termination for an external reason. Error code 2101 is passed to IEAPSER. 2100 is passed if register 1 = 4 (a program check occurred in the paging task).</p> | PAGEHOOK | |
| <p>1 Entry codes are:</p> <ul style="list-style-type: none"> 0 - purge by TCB. 4 - purge by RE. 8 - purge by region. | IEAPTERM | |
| <p>2 PURGEFIX marks root PCBs, associated with the FIX requests made by the task being terminated, for "ABEND interception."</p> <p>If the root PCB is for this TCB (PCBRTCB=input TCB address), its PCBRAB flag is set to 1. The next root PCB on the queue is accessed (via PCBRWK3) and the test is repeated. When the end of the queue is reached (PCBRWK3=0), return is made to the caller.</p> | PURGEFIX | |

Diagram 5.58
FIX Quiesce and Purge Routines




Diagram 5.58 FIX Quiesce and Purge Routines (Module IEAPTERM)

| NOTES | ROUTINE NAME | LABEL |
|--|----------------------|----------|
| 1 FIXQPURG is called once for each queue purged. | IEAPFIXQ | |
| 2 PURGEPCB is called once for each of the four PCB queues purged (page I/O active queue, I/O initiation queue, real storage allocation queue, and delayed post PCB queue). Quiesce is indicated for all the calls. | | |
| 3 This loop (FOEPURGE internal subroutine) is completed once for each input TCB. | IEAPFIXP FOEPURGE | CALLFOE |
| 3A If entry is at IEAPFIXP, registers are restored before return. If entry is for quiesce (at FOEPURGE) return is immediate. | | FOEDONE |
| 3B If FOEINT=1, the FOE is either purged or quiesced already and no FREE is issued for it. Parameters passed to FREE (IEAPSIQR) are: Register 0 - TCB address Register 1 - first half of VSL entry Register 2 - second half of VSL entry | | TESTINIT |
| 5 Parameters passed to FREEMAIN are: Register 0 - X'FF000008' Register 1 - FOE address Register 3 - CVT address Register 4 - TCB address Register 5 - 0 | | PURGE |
| 1 FIXQPURG quiesces activity on one of the FIX delay queues. TCBLSQA of the TCB pointed to by the first (next) root PCB (via PCBRTCB) is compared to TCBLSQA of the input TCB. If they are not equal, or if they are equal but the root PCE is marked for termination interception (PCERAE=1), the next root PCB is accessed (via PCBRWK3), and the comparison is repeated. When a match is found, if the SVC FIX delay queue is being quiesced, the issuer of the FIX is posted. POST is called with the following parameters: Register 10 - post code = X'30' Register 11 - ECB address (from PCBRWK1) Register 12 - TCB address (from PCBRTCB) Upon return, or if POST was not called (that is, if the branch FIX delay queue is being quiesced), PCERAE is set to 1 and the search continues with the next root PCB. | FIXQPURG | |




Diagram 5.59 (Steps 1-5) FIX Restore Routine (Module IEAPTERM)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | | | |
|--|--------------------|------------------|-------------------------|---------------|------|-------|------|-------|---|------|----------------|-------|-------|-------|--|--------|
| <p>1 The "anchor" contains information pertinent to this request. The work areas (including VSLs) for each TCB are chained to the anchor. Initially, registers are saved in it and the error flags, wait count (count of pending second exits), and post code fields are zeroed.</p> | IEAPFIXR | SETNEG | | | | | | | | | | | | | | |
| <p>2 Each FOE chained to this TCB is searched. An internal FOECOUNT is set to 0 and incremented for each intercepted FOE (FOE with FOEINT=1) on the chain. If at the end of the search FOECOUNT=0, the next TCB is accessed.</p> | | STARTFOE | | | | | | | | | | | | | | |
| <p>3 The work area is obtained from subpool 255 and its length is (8*FOECOUNT)+8. In it, the TCB address is saved, the return code field is set to X'FF', and all flags are zeroed.</p> | | BUILDVSL | | | | | | | | | | | | | | |
| <p>For each intercepted FOE on this chain, a VSL entry is built in the work area as follows:</p> <p>VSLSTART address is set to FOEVINDX. VSLEND1 is set to VSLSTART + 1. The flag byte is zeroed.</p> | | FOEMORE | | | | | | | | | | | | | | |
| <p>4 The parameters passed to IEAPSIQR are:</p> <p>Register 0 - TCB address. Register 1 - Bit 0 - 1 (to indicate list entry) Bytes1-3 - First VSL entry address.</p> | | GOTOFIX | | | | | | | | | | | | | | |
| <p>5 The return code from IEAPSIQR is placed in the work area and the anchor post code is set as follows:</p> <table border="0" data-bbox="1142 818 1545 948"> <tr> <td>If the return code</td> <td>The post code is</td> </tr> <tr> <td><u>from IEAPSIQR is</u></td> <td><u>set to</u></td> </tr> <tr> <td>0,32</td> <td>X'00'</td> </tr> <tr> <td>4,28</td> <td>X'04'</td> </tr> <tr> <td>8</td> <td>none</td> </tr> <tr> <td>12,16,20,24,40</td> <td>X'0C'</td> </tr> <tr> <td>36,44</td> <td>X'10'</td> </tr> </table> <p>(For an explanation of the FIX return codes, see Diagram 5.21, Note 19.)</p> <p>A "no-FREE" flag in the work area, and the error flag in the anchor are set if any return code other than 0, 8, or 32 is received.</p> | If the return code | The post code is | <u>from IEAPSIQR is</u> | <u>set to</u> | 0,32 | X'00' | 4,28 | X'04' | 8 | none | 12,16,20,24,40 | X'0C' | 36,44 | X'10' | | BTABLE |
| If the return code | The post code is | | | | | | | | | | | | | | | |
| <u>from IEAPSIQR is</u> | <u>set to</u> | | | | | | | | | | | | | | | |
| 0,32 | X'00' | | | | | | | | | | | | | | | |
| 4,28 | X'04' | | | | | | | | | | | | | | | |
| 8 | none | | | | | | | | | | | | | | | |
| 12,16,20,24,40 | X'0C' | | | | | | | | | | | | | | | |
| 36,44 | X'10' | | | | | | | | | | | | | | | |

Diagram 5.59 (Steps 6-8)
FIX Restore Routine




Diagram 5.59 (Steps 6-8) FIX Restore Routine (Module IEAPTERM)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|------------------------|
| <p>6 If the anchor wait count \neq 0, second exits are pending.</p> | IEAPFIXR | WCEQ0 |
| <p>7 The "no-FREE" flag is set in the work areas where errors were encountered because FIX backs out its own failing requests. The FIX Restore routine must back out (issue a FREE) for requests that completed successfully.</p> <p>IEAPSIQR is called once for each completed restore. The parameters passed to it are:</p> <p>VSL byte 0 - X'02' Register 0 - TCB address Register 1 - bit 0 - 1 bytes 1-3 - first VSL entry address.</p> | | BACKMORE |
| <p>8 FREEMAIN is called once for each work area. If FIX requests are being backed out, FREEMAIN is called after each return from IEAPSIQR and then again for each work area not backed out (after the last return from IEAPSIQR).</p> <p>Parameters passed to POST are:</p> <p>Register 10 - post code Register 11 - ECB address Register 12 - TCB address.</p> | | FREEMAIN POSTIT |

Diagram 5.60 (Steps 1-5)
Subroutine for Purging PCBs




Diagram 5.60 (Steps 1-5) Subroutine for Purging PCBs (Module IEAPTERM)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|----------|
| 1 | PURGEPCB | |
| 2 | | TESTTYPE |
| <p>3 Since an RB can have only one outstanding paging request, the search is stopped as soon as it is found.</p> <p>The PCB is for a page-in if PCBIOI=1 or if the PCB is on the real storage allocation queue.</p> | | RBPURGE |
| <p>4 If PCBTCF=0, the PCBRTF filed points to a root PCB and the TCB is found via PCBRTCB. If this route is taken, PCBPRINT is set to 1.</p> | | TESTTCB |
| <p>5 If SWHPTR=0, no SWA segment exists. The SWA limit is in SWABSEGX. The TCB limit begins with the first segment number in TCBSTI and continues for TCBSTC segments.</p> | | REGION |

Diagram 5.60 (Steps 6-7)
Subroutine for Purging PCBs




Diagram 5.60 (Steps 6-7) Subroutine for Purging PCBs (Module IEAPTERM)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------|
| 6 The PCB is for a page-in if PCBIOI=1 or if the PCB is on the real storage allocation queue. | PURGEPCB | INOUTTS |
| 7 | | PCBVBN0 |

Diagram 5.60 (Steps 8-11)
Subroutine for Purging PCBs




Diagram 5.60 (Steps 8-11) Subroutine for Purging PCBs (Module IEAPFERM)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| 8 The PCB is for a page-in if PCBIOF=1 or if the PCB is on the real storage allocation queue. | PURGEPCB | QUI |
| 9 The TCBSQA fields of the input TCB and the TCB indicated in the PCB (by PCBRTIP) are compared. If they are equal, this PCB must be quiesced. If the PCB to be quiesced is for a missing page exception (PCBPFX=1) and is not marked to prevent posting (PCBNOP=0), PCBNOP is turned on to prevent posting and the RB wait count (RBWCF) is decremented. | | QUIIN |
| 10 The TCBSQA fields of the input TCB and the TCB indicated by the root PCB (via PCBRTCB) are compared as above. If they are equal and PCBWK5 of the root PCB is 0, this is an SVC root and must be posted. The parameters passed to POST are: Register 10 - post code = 0 Register 11 - ECB address (from PCBWK1) Register 12 - TCB address (from PCBRTCB). | | QUITCTST |
| 11 | | RELATED |

Diagram 5.61
Swap SVC Interface Routine




Diagram 5.61 Swap SVC Interface Routine (Module IEAPSSVC)

| ROUTINE NAME | LABEL |
|--|--|
| <p>NOTES</p> <p>1 The address of the TCB from the input SPCT (SPCTITCB) is compared to the TCB address in PCBRWK1 of each root PCB on the swap root queue (pointed to by PVTSRQ and chained by the PCBRWK3 fields of each root). If a match is found, the swap routine is already in progress for this region.</p> <p>If SCNOPE in the swap queue header (PVTSWAP) equals 0, the Swap routine has not been loaded.</p> <p>2 The PCB is routed to the swap queue (PCBNON=PCBSWAP). The root PCB for this swap request is set up as follows:</p> <p>PCBRFCB=input TCB address (from Register 4) PCBRWK1=SPCTITCB PCBRWK2=SPCT address (from Register 1) PCBRWK3=PVTSRQ.</p> <p>3 The new swap root PCB is added to the head of the swap root queue.</p> | <p>IEAPSSVC TESTTCB</p> <p>LOADCHK</p> |

Diagram 5.62
Migration Routine




Diagram 5.62 Migration Routine (Module IEAPMIGR)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 If this is not the first entry, and either migration has been finished or ABEND is indicated, all PCBs remaining on the migration queue are routed to the free queue, internal flags are reinitialized, and control is returned to the Queue Scanner.</p> | IEAPMIGR | SNDENTRY |
| <p>2 If the Swap routine has selected a TSO task to migrate, the TCB address in the PCB is used and the dispatcher is not called.</p> <p>If the dispatcher could not select a JSTCB (return code=4), PVTSTUFM is set to indicate that the Swap routine must select a TCB, the input PCB is routed to the free queue, and control is returned to the Queue Scanner.</p> | | SETCBPTR |
| <p>3 The Find page routine is passed the address of the first virtual page in the region to be migrated and returns the PTE address in register 0 and the XPTA address in register 1.</p> | | SETSAVE |
| <p>4 The second entry flag is set (checked in Step 1) to prevent building more PCBs when the Migration routine is reentered.</p> | | |
| <p>5 Migration is not initiated if this page is in real storage, if paging is in progress for this page, if there is no external page storage present for this page, or if the external page storage is already on a secondary paging device.</p> | | MARKMIGR |
| <p>6 This migration PCB has the lowest paging priority.</p> | | |
| <p>7 PCBs representing pages to be migrated are moved to the auxiliary storage allocation queue.</p> | | |

Diagram 5.63 (Steps 1-3)
 Auxiliary Storage Manager
 (Handling External Page Storage)




Diagram 5.63 (Steps 1-3) Auxiliary Storage Manager (Module IEAPAUXS)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>1 The primary and secondary paging devices with the highest available page counts are chosen.</p> | IEAPAUXS | IEAPAUXS |
| <p>2 If PCBSKIP=1, the PCB is routed to the task post queue and the next PCB is accessed through PCBFPQ.</p> | | PROCESS |
| <p>3 For a directed page-out (PCBDADD=1), if the indicated group number is not valid or if the device has no available pages, the indicated device cannot be used. (A) If the device can be used, PCBDEV and PCBISLOT point to the targets.</p> | | XPTBASE |
| <p>For a non directed page-out, (B) if both defaults are 0 but an external page was previously assigned to the virtual page (XPTXAV=1), the page-out is scheduled to the previously assigned external page. If, a page was not previously assigned, or if the page assigned cannot be destroyed (XPTLPA=1), IEAPSER is called with an error code 1500 and a major error indication. No page-out is initiated.</p> | | TESTDEFS |
| <p>When pages are available (defaults=0), if XPTMIG=1, the secondary default is used if one was designated. In all other cases, the primary default is used as the target.</p> | | AVAILPGS |
| <p>The target slot is the next sequential slot after the last one used on the default device (PDTISN+1).</p> | | CALLSLOT |
| <p>1 PTFESCAN searches every PTFE comparing the PDTAPC fields of primary devices and secondary devices. The requested defaults are passed back to IEAPAUXS. A default device is a paging device from which a page slot is to be assigned for a page-out operation when a particular device has not been specified in the page-out request.</p> | PDTESCAN | |
| <p>(A) A directed page-out is a page-out operation in which the page slot is to be assigned from a paging device specified in the page-out request (rather than from a default device).</p> | | |
| <p>(B) A page-out operation in which the page slot is to be assigned from a default device, rather than from a particular device specified in the page-out request. If there are no available pages (either primary or secondary), that default is designated as 0.</p> | | |

Diagram 5.63 (Steps 4-7)
Auxiliary Storage Manager
(Handling External Page Storage)




Diagram 5.63 (Steps 4-7) Auxiliary Storage Manager (Module IEAPAUXS)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>4 If XPTXAV=1 and XPTLPA=0, the external page is released.</p> <p>5 For a fixed head device, an unrestricted search is performed using all slots on a device if necessary:</p> <ol style="list-style-type: none"> 1 The highest slot index value (the slot index is the first byte of the slot in the BITMAP that may contain an available page) is calculated (PDTSEL-2). 2 The target slot index address = PPTBWA+ (target slot number-1)*PDTSEL. 3 The address of the byte to be examined first= the target slot index address+index value+1. 4 If the current index value e the high index value (from above), the next slot to be searched is accessed using PPTALL as the increment. 5 When a slot index containing less than the high value is found, the byte it indicates is examined for a bit with a zero value. This bit indicates the group (external page) to be used. | IEAPAUXS | FREEAUXS |
| <p>6 For a movable-head device, a restricted search is performed using only the part of each slot in the indicated cylinder:</p> <ol style="list-style-type: none"> 1 For a directed page-out, PCBGROUP indicates the target group. For a nondirected page-out, the target group is the last one assigned on the default device (PDTLGN). 2 The target cylinder=((PDTIGN-1)/PDTGC)+1. 3 The CCV is accessed via PVTCCVA. If the byte representing this cylinder = 0, there are no available pages in the target. 4 The closest cylinder to the target with available pages is found by testing the CCV byte for the next higher cylinder, then the next lower, then 2 higher, 2 lower, etc. 5 When a cylinder with available pages in it (either the original target or one close to it) is found, the low group number (first bit in the byte to be searched) is calculated. The bits in the BITMAP that represent the target cylinder are then searched for a 0 bit. If none, the slot to be searched is incremented by PPTALL (at the end of each cylinder rather than at the end of the slot as in the unrestricted search). The bits in the next slot entry for this cylinder is then searched. This continues until an available page is found. | IEAPAUXS | MOVEHEAD |
| <p>7 The bit in the BITMAP representing the found page is turned on. The device, slot, and group numbers (the encoded address) are placed in the XPTL and the page assigned flag (XPTXAV) is turned on. The last used slot and group numbers (PDTLGN and PDTIGN respectively) are incremented appropriately. The slot index is also adjusted as necessary (for fixed-head devices only). The available page count for the device (PPTAPC) is decremented and, if the device is a primary device, the primary available page count (PPTPAPC) is also decremented. The PCB is then routed to the I/O Initiation Queue.</p> | IEAPAUXS | FOUND |

Diagram 5.63 (Steps 8-11)
 Auxiliary Storage Manager
 (Handling External Page Storage)




Diagram 5.63 (Steps 8-11) Auxiliary Storage Manager (Module IEAPAUXS)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-----------|
| <p>8 If the page assignment has caused the available page count for that device to go to 0, PTESCAN is called to designate a new default.</p> | IEAPAUXS | |
| <p>9 If the new primary available page count (PVTAPC) is below the low threshold (PVTLAPC) and migration is not already in progress (PVTMFIG=0) and pages are available on a secondary paging device, migration is scheduled.</p> | | ENABLE |
| <p>10 The PDTE address for the device containing the page to be released is calculated and the BITMAP is accessed (via PDTEMA). The appropriate bit is set to 0 and the slot entry index is adjusted if the index of the released page is lower than the current index value.</p> | IEAPAUXS2 | IEAPAUXS2 |
| <p>11 The counts are updated as follows: PDTEPC=PDTEPC+1. If the page was released from a primary paging device, PVTAPC=PVTAPC+1.</p> | | UPDTAPC |
| <p>If the page was released from a movable-head device, the cylinder count in the CCV is located (PDTCVA+2*(group number-1)/PDTC) and incremented.</p> | | |



Virtual Storage Supervision

| | |
|---|-----|
| HOW VIRTUAL STORAGE IS SUPERVISED..... | 397 |
| Subpools..... | 397 |
| System Queue Area After Initialization..... | 401 |
| Allocating Space in the System Queue Area..... | 402 |
| Allocating Space in a Local System Queue Area..... | 402 |
| Normal Requests for LSQA Storage..... | 403 |
| Subpool 233, 243, and 253 Allocation..... | 403 |
| Subpool 234, 244, and 254 Allocation..... | 403 |
| Subpool 235, 241, 245, and 255 Allocation..... | 403 |
| Allocating and Freeing Pages in a System Work Area..... | 403 |
| Allocating and Freeing Quickcells..... | 404 |
| Supervising External Page Storage..... | 404 |
| Allocating Space for a Region..... | 405 |
| Region Reference-Validity Map..... | 406 |
| Allocating Space Within a Region..... | 406 |
| Management of Unallocated Storage Within a Region..... | 407 |
| Supervision of Allocated Space Within a Region..... | 407 |
| Processing the Initial Request for Subpool Space..... | 407 |
| Processing Subsequent Requests for Subpool Space..... | 408 |
| Processing if the Requested Space is not Available..... | 408 |
| Recording Storage Usage Information..... | 409 |
| FREEMAIN Routines..... | 409 |
| Freeing the Entire Space Assigned to a Region..... | 409 |
| Freeing Space Within a Region..... | 409 |
| Freeing Space in an LSQA or the SQA..... | 410 |
| Method of Operation Diagrams for Virtual Storage Supervision..... | 411 |



Virtual storage is the name given to the entire span of addresses available on a System/370 with the dynamic address translation feature enabled. The size of virtual storage is equal to the size of real storage when the system is operating in BC (basic control) mode or EC (extended control) mode with translation disabled. But when the system is in EC mode with translation enabled, the size of virtual storage is limited only by the addressing capability of the system, not by the size of real storage.

Like other system resources, virtual storage can be shared by many users. Consequently, the allocation of space within virtual storage must be supervised. Space must be allocated to a user when it is needed and freed when it is no longer needed. The supervisor routines that control the allocation and release of virtual storage are collectively referred to as the VSS (virtual storage supervision) routines.

The VSS routines service two macro instructions: GETMAIN (which is used to allocate storage) and FREEMAIN (which is used to release storage that was allocated previously). When executed, each macro instruction results in an SVC interruption and passage of control to the appropriate VSS routines. For an overview of the method of operation of the VSS routines, see Diagram 6.1.

Requests for allocation of virtual storage are serviced by a subset of the VSS routines called the GETMAIN routines. (There is no actual routine with the entry-point name GETMAIN.) These routines service all requests for virtual storage, including requests for a new region, space within an existing region, space within a local system queue area, space for a system work area, and space within the system queue area. The GETMAIN routines create, reference, and continually update queues of control blocks to determine whether a request for storage can be satisfied, and from where it can be satisfied. The GETMAIN routines pass the address of the allocated area to the requesting routine (in general register 1 if an SVC 10 instruction caused entry, or in a user-specified location if an SVC 4 instruction caused entry). For an overview of the method of operation for allocating storage, see Diagram 6.2.

Requests to free virtual storage are serviced by a subset of the VSS routines called FREEMAIN routines. These routines update control block queues to reflect the release of previously allocated space, thereby making the space available for reallocation. The FREEMAIN routines service all requests to free virtual storage, including requests to free an entire region, space within a region, space within a local system queue area, space within a system work area, and space within the system queue area. For an overview of the method of operation for releasing storage, see Diagram 6.27.

The VSS routines assign blocks of storage to the various tasks according to their needs. The virtual storage supervision routines:

- Allocate storage blocks on request.
- Release storage blocks on request.
- Ensure that sufficient external page storage exists to back up batch-processing and TSO jobs.
- Ensure that fixed page-frames exist for all SQA, LSQA, and nonpageable (V=R) region space allocated.
- Maintain a record of storage allocated from supervisor-owned storage, when requested.
- Monitor requests for user storage and storage in subpools 251 and 252 (user's job pack area).
- Maintain storage usage information.
- Protect storage with fetch protection and storage protection keys.

SUBPOOLS

A subpool is a group of logically related storage blocks identified by a subpool number. The subpool number indicates to the VSS routines the kind of storage that is requested. Figure 6-1 summarizes the subpool assignments.

| Subpool Number | Indicates Request for | Attributes of Subpool | Notes |
|----------------|---|--|--|
| 0-127 | Space within a region | Job-oriented Job step's protection key Fetch-protected | These are the only valid subpool numbers for programs running in problem state. A request for a higher number will cause the problem program to be abnormally terminated. When requested by programs in supervisor state and key 0, subpool 252 is assigned. |
| 128 | | | Reserved for compatibility with VS1. |
| 129-231 | | | Undefined. |
| 232 | External page | For TSO use only | To reserve external page storage for a TSO task. |
| 233 | Space within LSQA (task-related) | Job-oriented Fixed Protection key=0 Task-related Swappable Not fetch-protected | Allows a task running in key 0 or supervisor state to acquire accountable, fixed, protected storage that is job-oriented and freed at end of task. |
| 234 | Space within LSQA (job-step-related) | Job-oriented Fixed Protection key=0 Job-step-related Swappable Not fetch-protected | Allows a task running in key 0 or supervisor state to acquire accountable, fixed, protected storage that is job-oriented and freed at end of job step. |
| 235 | Space within LSQA (explicitly assigned and freed) | Job-oriented Fixed Protection key=0 Explicitly assigned and freed Not fetch-protected Swappable | Allows a task running in key 0 or supervisor state to acquire nonaccountable, fixed, protected storage that is job-oriented. |
| 236 | Space for SWA | For system use only Protection key=0 Fetch-protected | To assign or free a segment of pageable virtual storage for the system work area. |
| 237 | Space within SWA | For system use only Protection key=0 Fetch-protected | To assign or free a SWA page. |
| 238 | | | Reserved for compatibility with VS1. |
| 239 | | | Undefined. |

Figure 6-1 (Part 1 of 3). Table showing attributes and uses of subpools

| Subpool Number | Indicates Request for | Attributes of Subpool | Notes |
|----------------|--|---|---|
| 240 | Space within a region (job-step-related) | Job-oriented Pageable User's protection key Fetch-protected Job-step-related | Treated as subpool 250 to maintain compatibility with MFT. Automatically freed at end of step. |
| 241 | Space within SQA (explicitly assigned and freed) | System-oriented Pageable Protection key=0 Explicitly assigned and freed Not fetch-protected | Mapped into subpool 245. |
| 242 | Nonpageable region | For scheduler use only | A new nonpageable region is assigned or an existing nonpageable region is freed. |
| 243 | Space within SQA (task-related) | System-oriented Fixed Protection key=0 Task-related Not fetch-protected | Allows a task running in key 0 or supervisor state to acquire accountable, fixed, protected storage that is system-oriented and freed when the task terminates. |
| 244 | Space within SQA (job-step-related) | System-oriented Fixed Protection key=0 Job-step-related Not fetch-protected | Allows a task running in key 0 or supervisor state to acquire accountable, fixed, protected storage that is system-oriented and freed when the job step terminates. |
| 245 | Space within SQA (explicitly assigned and freed) | System-oriented Fixed Protection key=0 Explicitly assigned and freed Not fetch-protected | Allows a task running in key 0 or supervisor state to acquire nonaccountable, fixed, protected storage that is system-oriented. |
| 246 | | | Reserved. Used in MVT to exchange regions. |
| 247 | Pageable region | For scheduler use only | A new pageable region is assigned or an existing pageable region is freed. External page storage allocation is assumed when using this subpool. |
| 248 | | | Reserved. Used in MVT for rollout/rollin. |
| 249 | LSQA segments | For scheduler use only | New segments of virtual storage are assigned for LSQA, or existing segments are freed. |

Figure 6-1 (Part 2 of 3). Table showing attributes and uses of subpools

| Subpool Number | Indicates Request for | Attributes of Subpool | Notes |
|----------------|---|--|---|
| 250 | Space within a region | Job-oriented User protection key Fetch-protected | Allows a task running in supervisor state to acquire unprotected storage in the user's region. All subpool 250 requests are assigned subpool 0 (high end of the region) of the associated task. |
| 251 | Space within a region | Job-oriented User's protection key Job-step-related Protected | Allows a task running in key 0 or supervisor state to acquire accountable, unprotected, pageable storage in the low-address end of the user's partition. Space is job-oriented and automatically freed at the termination of the job step. Used for nonreenterable modules in the job pack area. |
| 252 | Space within a region | Job-oriented Protection key=0 Job-step-related Swappable Not fetch-protected | Allows a task running in key 0 and supervisor state to acquire accountable, pageable, protected storage in the high address end of the user's region that is job-oriented and automatically freed at the termination of the job-step task. Used for reenterable modules from the SYS1.SVCLIB or SYS1.LINKLIB. |
| 253 | Space within LSQA (task-related) | Job-oriented Fixed Protection key=0 Task-related Not fetch-protected Swappable | Allows a task running in key 0 or supervisor state to acquire fixed, accountable, protected storage in the LSQA for the user's region that is job-oriented and freed when the task terminates. |
| 254 | Space within LSQA (job-step related) | Job-oriented Fixed Protection key=0 Job-step-related Swappable Not fetch-protected | Allows a task running in key 0 or supervisor state to acquire fixed, accountable, protected storage in the LSQA for the user's region that is job-oriented and freed when the job step terminates. |
| 255 | Space within LSQA (explicitly assigned and freed) | Job-oriented Fixed Protection key=0 Explicitly assigned and freed Swappable Not fetch-protected | Allows a task running in key 0 or supervisor state to acquire fixed, nonaccountable, protected storage in the LSQA that is job-oriented and must be explicitly freed. |

Figure 6-1 (Part 3 of 3). Table showing attributes and uses of subpools

able tasks (V=R PQE). NIP anchors these PQEs to the PQEPTR field in the GOVRFLB control block in the nucleus via a dummy PQE.

The V=V PQE is the anchor for the free block queue that describes blocks of available space within the pageable dynamic area. After initialization, the pageable dynamic area is described by only one FBQE (free block queue element) since the entire area is available. When the system requests any of the following services, appropriate control block queues are modified to remove space from, or return space to, the free pageable dynamic area:

- GET LSQA (subpool 249)
- FREE LSQA (subpool 249)
- GETPART V=V (subpool 247)
- FREPART V=V (subpool 247)
- GETSWA (subpool 236)
- FREESWA (subpool 236)

(Figure 6-6 illustrates virtual storage after space has been allocated for a pageable task.)

The V=R PQE is the anchor of the control block queue that describes blocks of available space within the nonpageable dynamic area. After initialization, the entire nonpageable area is available for allocation and is described by only one FBQE. When a system routine requests GETPART V=R or FREPART V=R, appropriate control block queues are modified to allocate space from, or return space to, the free nonpageable dynamic area. (Figure 6-7 illustrates virtual storage after an LSQA and a region have been allocated for a nonpageable task.)

ALLOCATING SPACE IN THE SYSTEM QUEUE AREA

The system queue area is used by the supervisor to satisfy requests for space in subpools 241, 243, 244, and 245. Requests for space in subpools 233, 234, 235, 253, 254, and 255 are also satisfied from the SQA if there is not enough space available in the LSQA or when a task is being abnormally terminated and its LSQA space is exhausted. (See "Allocating Space in a Local System Queue Area" below.)

Subpool 243 is used for task-related SQA space that is freed automatically when the task terminates. Subpool 244 is used for job-step related SQA space that is freed automatically when the job step terminates. Subpool 245 is used for explicitly assigned SQA space and must be explicitly freed.

(See "Allocating and Freeing Quickcells" in this section.) Subpool 241, which is included in VS2 for compatibility with VS1, is treated as subpool 245. (For a complete list of VS2 subpools, see Figure 6-1.)


If all of the virtual space for the SQA is exhausted, or if a fixed page is not available for an SQA request, the system is placed in an enabled wait state.

ALLOCATING SPACE IN A LOCAL SYSTEM QUEUE AREA

An LSQA (local system queue area) consists of one or more segments of virtual storage. One LSQA is created for each initiator and lasts for the life of the task. The system uses each LSQA to contain various control blocks. VSS uses each LSQA to store queues of control blocks that contain the information necessary to keep track of the free space and allocated space within a user's region. Figure 6-3 shows the format of the LSQA segments after they have been initialized by the Get LSQA Segment routine.

Segments for an LSQA are assigned from the highest addressed segments available in the pageable dynamic area (see Figure 6-6 and Diagram 6.11). Within an LSQA, space is allocated from the highest addresses to the lowest.

Storing in the LSQA is restricted to control program routines that operate under a protection key 0. Non-key-0 users can only read LSQA storage.



Field Explanations:

- ¹ Subpool queue element (SPQE) for LSQA
- ² Descriptor queue element (DQE describes the entire LSQA segment)
- ³ Reserved for future use
- ⁴ Quickcell area (see "Quickcell Allocation")
- ⁵ Quickcell descriptor block
- ⁶ Skeleton TCB
- ⁷ Supervisor request block (SVRB)
- ⁸ Free queue element (FQE)

Figure 6-3. An LSQA segment after initialization.

To obtain space in an LSQA, requesters must specify subpools 233, 234, 235, 253, 254, or 255 in their GETMAIN macro instructions.

Normal LSQA requests for one page or less are not satisfied across page boundaries. LSQA segments are allocated from the pageable dynamic area. Pages within the segments must be obtained and fixed before a GETMAIN request for LSQA can be satisfied. If a page of real storage is not available, the requesting task is abnormally terminated and all requests for LSQA space by the ABEND routine are satisfied from the SQA. This is done to avoid an ABEND recursion (a second entry to the ABEND routine).

Normal Requests for LSQA Storage

Normal LSQA requests for a page or less that are not quickcell candidates are satisfied by searching the FQE (free queue element) queue in the LSQA to find a block of storage closest in size and large enough to satisfy the request. When an LSQA request is satisfied, a new FQE must be created to replace the FQE for the space just allocated (unless the request was for exactly the size of the free area described by an FQE, in which case that FQE is simply removed from the FQE queue and not replaced.)

Storage blocks in subpool 233, 234, 253 and 254 have an AQE (allocated queue element) appended to them. Subpool 233 and 253 AQEs are chained from the requesting task's AQE queue. Subpool 234 and 254 AQEs are chained from the requesting task's job-step task AQE queue. The AQE contains the length of the allocated area (which includes the AQE itself).

No record is kept of the allocated space by the system for subpools 235 or 255.

Subpool 233, 243, and 253 Allocation

When subpool 233, 243, or 253 is specified in a GETMAIN macro instruction, the GETMAIN routines add eight bytes to the size requested, and the location of the beginning of the available space is determined. A GETMAIN routine builds an AQE in the first eight bytes of the requested area. It then chains the AQE to an AQE queue whose origin is in the TCB (TCBAQE field) of the task for which the space was requested. When that task is terminated, the termination routines issue a FREEMAIN macro instruction to free all space in the subpool that had not been already freed.

Subpool 234, 244, and 254 Allocation

When subpool 234, 244, or 254 is specified in a GETMAIN macro instruction, a GETMAIN routine builds an allocated queue element as it does for subpools 233, 243, and 253, but chains the AQE to an AQE queue whose origin is in the TCB of the job step for which the space was requested. When that job step is completed, the termination routines issue a FREEMAIN macro instruction to free all space in the subpool that had not been already freed.

Subpool 235, 241, 245 and 255 Allocation

When subpool 235, 241, 245, or 255 is specified in a GETMAIN macro instruction, no allocated queue element is built. It is the responsibility of the requester to ensure that the space is freed with a FREEMAIN macro instruction.

ALLOCATING AND FREEING PAGES IN A SYSTEM WORK AREA

SWA (system work area) segments are created, one per request, in the highest addressed segments available in the pageable dynamic area. The segments are created by the GETSWA routine when processing SVC 4 GETMAIN requests for subpool 236 (see Diagram 6.20).

The system requests SWA pages by issuing an SVC 10 GETMAIN for subpool 237. This causes the GETPAGE virtual storage supervision routine to allocate page-size blocks to the system from an existing SWA segment (see Diagram 6.21).

Allocation of space within the SWA is controlled by a SWAB (system work area block) which contains a bit map representing the 16 pages of the SWA segment. There is one SWAB for each SWA segment. The SWABs are chained on the SWAB (system work area header) from the most recently allocated SWAB to the oldest. The GETPAGE function allocates pages from the SWABs by searching the chain of SWABs (see Figure 6-4). If there are no pages left for allocation, the scheduler is notified by return code.

The system frees pages in the SWA when they are no longer needed by issuing an SVC 10 FREEMAIN for subpool 237. The FREEMAIN routine notifies the system whenever a segment of SWA has become completely free (see Diagram 6.39). The system frees SWA segments by issuing an SVC 10 FREEMAIN for subpool 236 (see Diagram 6.38).




Figure 6-4. Control blocks used to allocate storage in the system work area.

ALLOCATING AND FREEING QUICKCELLS

(See Diagrams 6.12, 6.13, and 6.37)

Quickcells are small blocks of storage in the SQA (subpool 245) and the LSQAs (subpool 255) that can be allocated quickly and that are expected to be used over and over again for short periods of time.

A quickcell can range in size from 8 to 256 bytes, but must be a multiple of 8 bytes. The number and sizes of the quickcells are defined at system generation and can be changed during nucleus initialization.

The quickcell area in the SQA and in each LSQA is described by a QCDBLK (quickcell descriptor block) which contains a QCDE (quickcell descriptor entry) for each quickcell. The QCDBLK for SQA quickcells is built in the SQA during nucleus initialization. The QCDBLK for an LSQA quickcell area is built in the LSQA when the LSQA is allocated (see Diagram 6.12).

Quickcells can be allocated and released faster than normal SQA and LSQA storage. When GETMAIN and FREEMAIN routines process a request for a block of storage from subpool 245 or 255 that is explicitly requested from quickcells, the routines bypass the normal search and updating of the storage control blocks and use a special branch entry (QCBANCH) to satisfy the request.

To allocate a quickcell, instead of searching the FQE queue, QCBANCH indexes directly into the bit map in the appropri-

ate QCDBLK to determine whether a quickcell is available to satisfy the request. If it finds a quickcell, it marks it allocated and passes its address to the caller. If a quickcell for the length requested is not available, the request is processed like a normal request for storage in the SQA or LSQA.

To free a quickcell, QCBANCH simply finds the quickcell entry that matches the address to be freed and marks the entry available for allocation.

Each GETMAIN quickcell request must result in one FREEMAIN request for the whole amount and not two or three FREEMAIN requests, each for part of the space. For example, a request for 80 bytes must result in a FREEMAIN of 80 bytes and not a FREEMAIN of 40 and another of 40.

SUPERVISING EXTERNAL PAGE STORAGE

(See Diagrams 6.23, 6.24, and 6.40)

NIP (the nucleus initialization program) calculates the total amount of external page storage needed for the system and the number of external pages available for allocation. It places the count of all external pages available for allocation in the "total uncommitted" field and the "system uncommitted" field of the PVT (page vector table). The "total uncommitted" field contains a constant value while the "system uncommitted" field varies as external pages are allocated and freed.

NIP initializes the "batch committed" and "TSO committed" fields in the PVT to zero and sets the maximum TSO and maximum batch processing threshold counts as specified by the operator (see the OS/VS IPL and NIP Logic manual).

As batch jobs for V=V regions are initiated, the GETPART routine allocates the regions. GETPART assigns a virtual storage region for the job and ensures that there is an external page to back up each virtual page (that is, if the virtual region size for the batch job is 128K, there must be 32 pages of external page storage available). The GETPART routine decrements the "system uncommitted" count and increments the "batch committed" count by the number of pages assigned to the region (see Diagrams 6.23 and 6.40).

For TSO tasks, the external page storage counters are incremented by a percentage of the amount of virtual storage assigned. A logon buffer is used to predict whether sufficient external pages are available to allow a new TSO user to enter the system.

If not enough external pages are available, no new TSO jobs are initialized.

Batch jobs, once initiated, should not run out of external pages since they are guaranteed 100 per cent back-up of virtual storage with external page storage. However, only a fraction of the TSO user's virtual storage requirement is backed up by external page storage. Consequently, a count is maintained of the pages used by TSO users. If time sharing jobs exceed the amount of external page storage that can be used, they are terminated.

GETPART reserves an area in external page storage to guarantee that a TSO task can be swapped out to external page storage. This TSO buffer is large enough to accommodate any TSO task in real storage that may be forced to log off, thus ensuring that the swap-out operation will not require use of external page storage that is committed to batch jobs (see Diagrams 6.24 and 6.40).

ALLOCATING SPACE FOR A REGION

(See Diagrams 6.14 through 6.19)

When an initiator issues a GETMAIN macro instruction for subpool 242 or 247, storage is obtained from the area represented by either the V=R PQE or V=V PQE respectively. A new PQE and an FBQE are created in the LSQA for the new region. The address of the PQE is inserted in the job step's TCB.

The routine that obtains regions upon request is the GETPART routine. The GETPART routine is invoked by either a register-form GETMAIN (SVC 10) request (always an unconditional single-region request) or a list-form GETMAIN (SVC 4) ECB-mode request. The ECB-mode GETPART request applies to the conditional form of single-region and split-region list requests. An ECB is contained in the requester's JSCB (job step control block). This type of request enables a job to be canceled when it cannot be initialized because sufficient storage space is not available. The ECB-mode GETPART request must be used when requesting space for nonpageable region or for a specific (checkpoint/restart) pageable region.

Space for regions is obtained from the dynamic area of virtual storage. (See figures 6-5 and 6-6.) The PQEPTR field at offset 8 in location GOVRFLB contains the address of a two-word DPQE (dummy partition queue element) less eight bytes. The first word of the DPQE contains the address of the V=R PQE (partition queue element). The second word of the DPQE contains the address of the V=V PQE (see Figure 6-2).





Figure 6-5. Virtual storage after allocation of an LSQA and region for one pageable (V=V) task.



*Nonpageable regions are assigned from the lowest-addressed contiguous space available in the nonpageable dynamic area that meets the specified size required for the region. Nonpageable regions are started on page (4K) boundaries and the region size specified is rounded upward to a page multiple.

Figure 6-6. Virtual storage after allocation of LSQAs and regions for one pageable task and one nonpageable task.

The first and second words of the PQE point to the first and last FBQEs (free block queue elements) associated with the area of storage described by the PQE.

FBQEs contain a count of the number of free bytes available in that block of storage. FBQEs are chained forward and backward in address order so that virtual storage supervision routines can scan them from either high-to-low address or low-to-high address.

Before allocating a region, a VSS routine (CKTHRESH) checks whether the paging supervisor has sufficient resources available to service the size region requested. If not, control is returned to the caller with the request unsatisfied.

To assign a nonspecific region, the GETPART routine searches for the lowest block of free storage in the dynamic area large enough to satisfy the request. For a specific region request, it searches for the block that includes the region requested.

For each region, the GETPART routine builds an FBQE, a DPQE, and a PQE in the requester's local system queue area. It places in the FBQE a count of the contiguous free bytes that can be allocated in the region. It puts the address of the FBQE in the PQE and the address of the PQE in both fields of the DPQE (see Figure 6-8).

The GETPART routine also places the size of the region and the region address in the PQE and places the address of the dummy PQE minus eight bytes in the TCBPQE field of the requester's job-step TCB. The GETPART routine also establishes subpool 252 when a nonspecific region is obtained, to reserve a minimum of 4K minus 8 bytes, so that programs in supervisor state and protection key 0 can obtain storage in the region.

Region Reference-Validity Map

All user virtual storage regions have the same storage protection key. Storage protection between regions is provided by segment invalidation. Channel references, however, are not protected by segment invalidation; therefore, any channel reference requested by a non-key-0 program must be checked to ensure that the reference is valid. For this purpose, a table is built by the GETPART routine to define those virtual addresses that may be referenced by a non-key-0 program in a virtual storage region. This table is called the region reference-validity map.

The region reference-validity map is constructed at the end of the dummy PQE when the GETPART routine allocates a region. The map consists of eight-byte elements, each containing the starting and ending address of a portion of storage that may be referenced by a task in the associated region. The addresses are placed in the map in ascending order. The storage


described by the elements in the map are the nucleus, region, LSQA, and the area from the beginning of the LPA directory to the last addressable byte of virtual storage (the high address of the SQA). These storage areas are the only ones that may be referenced by the task.

Figure 6-7 illustrates the region reference-validity map.

ALLOCATING SPACE WITHIN A REGION

Any GETMAIN macro instruction in which subpools 0-127, 239, 240, 250, 251, or 252 are specified indicates that space within an existing region is desired.

Supervision of storage within a region as accomplished by using control block queues that originate from two fields in the TCB (task control block). TCBMSS points to the SPQE (subpool queue element) queue, which describes allocated areas of storage within a region. TCBPQE points to the DPQE (dummy partition queue element) which points to the PQE (partition queue element) queue which, with the FBQEs (free block queue elements), describes unallocated areas of storage within a region.



Note: The addresses in the region reference-validity map are arranged sequentially from the lowest address to the highest and they all start on segment boundaries.

Figure 6-7. Format of the region reference-validity map.

Management of Unallocated Storage Within a Region

There is one PQE per region. It is created when space for the region is allocated. Each PQE contains pointers to both ends of a two-way chain of FBQEs (free block queue elements) which describe 4K blocks (pages) of available storage space within a region. There may be any number of FBQEs for one region. Each FBQE contains three pointers, one to the free area that FBQE describes, one to the next-higher FBQE on the chain, and one to the next-lower FBQE. Each FBQE also includes a field that contains the number of bytes of free storage it represents. This count field is always a multiple of 4K.

Immediately after a region has been created, there is only one FBQE representing all the available space. All subsequent GETMAIN requests for subpool numbers issued within this region are satisfied from the space allocated for the region. The space is taken from that described by the FBQE for the region and is assigned the subpool number identified in the GETMAIN macro instruction.

Figure 6-8 illustrates the control block queues used to manage unallocated storage in a region.

Supervision of Allocated Space Within a Region

When a GETMAIN macro instruction is executed, the VSS routines search the list of SPQEs (subpool queue elements) whose origin is in the TCB field TCBMSS (see Figure 6-9). Each SPQE anchors the control blocks that describe the space associated with an existing subpool number. If an SPQE is not found for the subpool requested, a new SPQE is created (see Diagram 6.5).

Each SPQE contains an identifying number (see Figure 6-3), control information that indicates whether the subpool is owned exclusively by this task or is being shared with another, and two pointers. These pointers create two chains. One chain is composed of other SPQEs representing other subpools. The other chain is a series of DQEs (descriptor queue elements) which describe blocks of storage within the subpool. Each DQE describes one or more contiguous 4K blocks of storage.

When a processing program issues a GETMAIN request, a series of 4K blocks large enough to satisfy the request are allocated to the subpool for which the request was made. From the amount of 4K blocks of storage so obtained, the number of bytes asked for in the GETMAIN instruction is




Figure 6-8. Control blocks used to manage unallocated storage within a region.

subtracted. The remaining space (if any) is still available to be allocated to satisfy another GETMAIN request for the same subpool by the same task, or by a task that is sharing the same subpool. A FQE (free queue element) is used to describe the unallocated (and still available) storage within the space defined by a DQE. (See Figure 6-9 for an illustration of these queues.)

Processing the Initial Request for Subpool Space

Each time a request for space is received, the chain of SPQEs is scanned by the GETMAIN routines to determine whether the requested subpool exists. When the initial request for a particular subpool is received, the GETMAIN routines build a SPQE (subpool queue element) in the local system queue area. The SPQE contains the subpool number and, if other subpools exist, a pointer to another SPQE. (See Diagram 6.5.)

The GETMAIN routines also build a DQE (descriptor queue element) in the local system queue area, and place the address of the DQE in the subpool queue element. The




Figure 6-9. Control blocks used to supervise allocated storage within a region.

DQE contains a count of the number of bytes of storage allocated to a block in the subpool (space within regions is assigned to subpools in multiples of 4K-byte blocks).

If any free space exists within the 4K-byte blocks defined by a DQE, a GETMAIN routine builds an FQE (free queue element) within the LSQA and places in it a count of the number of bytes available and the address of the highest byte +1 of the free space. All such FQEs for one contiguous area are chained together. The address of the first such FQE is placed into the associated DQE.

Processing Subsequent Requests for Subpool Space

When a GETMAIN request is issued for an already existing subpool (identified by an SPQE), a check is made to see if a DQE exists. (If a FREEMAIN had been issued for the entire subpool, an SPQE would remain, but there would be no DQE.) If there is no DQE, a new one is built as described in the preceding topic "Processing the Initial Request for Subpool Space". If there is a

DQE, the FQE queue associated with the subpool is searched (see Diagram 6.7) and the request is satisfied from the free space within the subpool, if possible. If the request cannot be satisfied in this way, additional space is allocated (in multiples of 4K-byte blocks) to the subpool. The space is obtained from the free area described by FBQEs. The amount of storage obtained is represented by a DQE and one (or more) FQEs within the specified subpool. The number of bytes allocated is subtracted from the FBQE for the area from which storage was obtained, and the FBQE pointer is relocated if necessary. All DQEs representing space in the same subpool are chained together.

For nonpageable tasks, the storage protection key of the requesting task is assigned to the allocated storage and the storage is fetch-protected as each 4K-byte block is assigned. Then, when each block is freed, its storage protection key is reset to zero.

For pageable regions, the protection key and fetch protection are set in the external page table as each 4K-byte block is assigned, and the block is marked assigned to GETMAIN. Then, when the block is paged into real storage, the page is assigned the storage protection key and fetch protection by the paging supervisor. When a page is freed, it is released from both real and external page storage and an indication that the page no longer exists is set in the page table.

After space is assigned, storage usage information is recorded (see "Recording Storage Usage Information" below). Finally, the GETMAIN routines place the address of the assigned space into register 1 if an SVC 10 instruction caused entry, or place the address into the location specified by the requester if an SVC 4 instruction caused entry.

Processing if the Requested Space is not Available

If there is not enough free space in the region to satisfy a request, the CDPURGE routine attempts to purge one or more unused modules in the requester's region (see Diagram 6.9). The space freed by this purge may be sufficient to satisfy the current request.

If the purge flag (TCBJPQF) is set in the TCBJPQ field of the job-step TCB, the CDPURGE routine examines all CDEs (contents directory entries) in the job pack queue. Each CDE that has the "release" flag (CDREL) set in its attributes field represents a module in the region that is no longer needed (that is, there are no out-

standing requests for the module by any routine in the job step.) For each such module, the CDPURGE routine branches to the CDDESTROY routine (in CDEXIT) to dequeue the CDE and free the associated module and its extent list.

After all CDEs in the region's job pack queue have been examined and all unused modules purged, and if the module purge has freed enough space to satisfy the request, the GETMAIN routines allocate the needed space to the requester's task, then return control to the requester.

RECORDING STORAGE USAGE INFORMATION

(See Diagram 6.10.)

The SMF Storage routine checks to determine whether an initiator has indicated that SMF recording should be performed, and then checks the TCB for the address of the TCT (timing control table). If there is no TCT, SMF storage information is not being recorded for this task. If there is a TCT, the SMF Storage routine performs the following functions for subpools 0-127 and 250-252:

- It determines whether the newly allocated storage exceeds either the "low-water mark" (LWM) or the "high-water mark" (HWM) for the region. The LWM is the address of the highest storage address allocated from the bottom of the region, and the HWM is the address of the lowest storage address allocated from the top of the region. If either is exceeded, the SMF Storage routine stores a new value in the TCT.
- It calculates the difference, in terms of 4K-byte blocks, between the LWM and HWM. A record of the minimum value for this difference is kept in the TCT. If the new allocation or release creates a new minimum, the SMF Storage routine records the new minimum difference in the TCT.

FREEMAIN ROUTINES

(See Diagram 6.27.)

The FREEMAIN routines service the FREEMAIN macro instruction, which is used to free space when it is no longer needed. Space assigned to a region, space within a region, space in a system work area, space in a local system queue area, or space in the system queue area may be freed. Basically, the FREEMAIN routines combine space being freed with existing free space or, if the adjacent space is not free, build new

control blocks and add them to the appropriate queues of free blocks.

Freeing the Entire Space Assigned to a Region

The FREEPART function is invoked by a register-type FREEMAIN request (SVC10) or by a branch to RMBRANCH to release space from subpool 242 (V=R) or subpool 247 (V=V).

To free a region, the TCBPQE field of the TCB that represents the task for which the region is being used is checked to determine the address of the partition queue element for the region. The dummy PQE and region reference-validity map are cleared first. Then the space occupied by the PQE is released (see "Freeing Space in an LSQA or the SQA" below). Next, if the region to be freed is adjacent to an existing free area, it is combined with that area. This is done by adding the number of bytes in the region being freed to the size field of the free block queue element for the existing free area and, if necessary, changing the FBQE to point to the beginning of the newly enlarged free area.

If a region being freed is not adjacent to a free area, the FREEMAIN routines build an FBQE for the area and add it to the chain of FBQEs that represents all space available for allocation as regions.

The FREEPART routine also frees the eight bytes in subpool 252 obtained by the GETPART routine.

Freeing Space Within a Region

(See Diagram 6.29.)

To free space within a region, the SPQE (subpool queue element) representing the subpool from which space is to be freed is located. The address of the SPQE queue is in the TCBMSS field of the task control block for the task to which the space is assigned. The DQE (descriptor queue element) that represents the area in which the space is to be freed is located. Next, the two FQEs (free queue elements) between which the space exists are located and a new FQE is constructed to represent the newly freed space. This FQE is either added to the chain of FQEs or, if the space lies adjacent to another free area, is combined with the FQE of the adjacent free area (see Diagram 6.35).

A test is then made to determine whether the resulting free area contains any free 4K-byte blocks that begin on a page boundary. If it does, and the block is adjacent to an existing free 4K-byte block, the number of bytes to be freed is added to the

count field in the FBQE representing the existing free space and the space is cleared. (See Diagram 6.34.)

For a nonpageable task, the protection keys of the released blocks are set to zero, with fetch protection on. For pageable tasks, the page table entries for the released blocks are marked not assigned and the storage key in the external page table entries are set to zero.

If the block being freed is not adjacent to a free 4K-byte block, a new FBQE is constructed and paging supervisor references to the pages are deleted. The number-of-bytes count in the appropriate DQE is then decremented to reflect the storage being removed from the subpool. When this count reaches zero, the DQE is eliminated. A new DQE is created and the old one is updated when space in the middle of that described by the old DQE is freed.

The SMF Storage routine (FMSMFCRE) is used to maintain storage usage information in the TCT (timing control table). (See "Recording Storage Usage Information" earlier in this section.)

Freeing Space in an LSQA or the SQA

(See Diagram 6.31.)


When processing requests to allocate storage in the SQA or an LSQA, fixed real

storage is obtained before the request is satisfied. A request of 4K or less is not satisfied across page boundaries. When a previously allocated SQA or LSQA page is freed, the real page assigned to it is released.

To free space in the SQA or an LSQA, a FREEMAIN routine first locates the DQE (descriptor queue element) that represents the space. It next checks to determine whether space within subpools 233, 234, 243, 244, 253, or 254 is to be freed. If so, eight bytes are added to the size of the area to be freed (to include the AQE that is contained in the area), and eight bytes are subtracted from the address of the space.

For subpool 233, 234, 243, 244, 253, and 254, the address of the AQE is obtained from the TCBAQE field of the associated TCB. If the entire area defined by the AQE is to be freed, the AQE is simply removed from the AQE queue. If the lower boundary is being freed and the upper boundary is not, or if space in-between is being freed, a new AQE is created for the remaining storage. Otherwise, the byte count of the original AQE is reduced by the amount of storage being freed. Any resulting contiguous free areas are combined by combining AQEs.

• Diagram 6.0
Virtual Storage Supervision
Visual Table of Contents



Index to Diagrams by
Module Name for Virtual
Storage Supervision

| Module Name | Diagram Number(s) |
|-------------|---|
| IEAPLSQA | 6.11, 6.12, 6.32 |
| IEAVGM00 | 6.1--6.10, 6.13, 6.20--6.22, 6.25--6.31, 6.34--6.39 |
| IEAVPTRO | 6.14--6.19, 6.23, 6.24, 6.33, 6.40 |

Diagram 6.1
Overview of GETMAIN and FREEMAIN




Diagram 6.1. Overview of GETMAIN and FREEMAIN (Module IEAVGM00)

1

INPUT




Diagram 6.2 (Steps 1-5)
Overview of Allocating Storage




Diagram 6.2 (Steps 1-5) Overview of Allocating Storage (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|-------------------|------------------|
| 1 The parameter list is shown in the notes for Diagram 6.1. These are the input parameters for the following entry points: GMCOMMON, GCOMM4, GMREPEAT, and GCOMM5. | | |
| 2 These are the input parameters for GMCCMM1. | | |
| 1 The GLIST routine is effectively a part of the GETMAIN Common routine. The first time GLIST is called, it enters the GETMAIN Common routine at GMCCMM1. When the Common routine successfully satisfies a list request, it gives control to GLIST1 (see Step 9). All successive entries to the Common routine from GLIST1 are made at GCOMM4 to eliminate the subpool check. When all entries have been processed, the Common routine is entered at GCOMM5 to return to the caller. | GMCCMM1 | GMCCMM1 GLIST |
| 2 | GMCCMM1 GSPCHK | GMCCMM4 |
| 3 GSPCHK returns the address of the SPQE if one exists. If there is none, the GETMAIN Common routine branches to GSPQESPC to create one. | GSPQESPC | |
| 5 The GETMAIN Common routine branches to GELDAQE to build an allocated queue element for subpool 243, 244, 253, and 254 requests. | GELDAQE | |

Diagram 6.2 (Steps 6-10)
Overview of Allocating Storage






Diagram 6.3
Processing Subpools




Diagram 6.3 Processing Subpools (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>1 If the requester is key 0 or in supervisor state, the subpool number is changed so that protected storage will be obtained.</p> | CSPCHK | |
| <p>2 Checks are made for two additional error conditions; a subpool number between 128 and 233, and a request for a subpool number greater than 233 for a nonsupervisor state program in key 0.</p> | | |

Diagram 6.4
Allocating Storage for Control Blocks




Diagram 6.4 Allocating Storage for Control Blocks (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| This is an internal subroutine used by the virtual storage supervision routines to obtain storage for control blocks in subpool 255 or 245. | GETMAINB | |
| 2 | GFRECORE | |
| 3 | GMBRETRY | |
| 4 | GPFUEPDT | |

Diagram 6.5
Creating an SPQE






Diagram 6.6 Searching FBQEs




Diagram 6.6 Searching FBQEs (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>1 When entered at FBQSRCHA from G4KSRCH to obtain 4K multiples of region space, the search of the FBQEs is made through the backward pointers.</p> | FBQSRCHA | |
| <p>2 When entered at FBQSRCH, register 1 indicates the direction of the FBQE search. A value of 4 indicates the request is to be satisfied by starting the search with the high addresses. A value of 0 indicates the low addresses are to be searched first.</p> | FBQSRCH | |

Diagram 6.7 Searching FQEs




Diagram 6.7 Searching FQEs (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|----------------------|-------|
| 1 The GFRECORE routine searches the FQE queues for the requested subpool to find the FQE that best fits the length requested. | GFRECORE | |
| 2 For region subpools, the FQE of the requested size or the largest available FQE (in the case of a variable request) is passed back to the requester (GMCOMMON) along with a pointer to the last DQE. | | |
| 3 A series of calls is made to the paging supervisor to obtain real pages to back up each page that will be allocated to satisfy the LSQA or SQA request. | IEAPSSQA | |
| 4 LSQA and SQA requests for 4K or less are not satisfied across page boundaries. | GFRECORE | |
| 5 If real pages cannot be obtained for all the requested LSQA or SQA pages, those pages that were obtained are cleared and the request is not satisfied. | TRNONPVT IEAPSIER | |

Diagram 6.8
Updating FQEs to Allocate Space




Diagram 6.8 Updating FQEs to Allocate Space (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| 1 The new FQE size is equal to the original FQE size minus the length of the request. | GFQEUPDT | |
| 2 If the FQETYPE field in the FQE is equal to X'80', the FQE is freed. | FNAINB | |
| 3 If the FQE is for a region, only the area and length fields must be modified. | GFQEUPDT | |
| 4 If the FQE is for an LSQA or SQA, it must be moved to the new free area at the original location minus the requested length, and the previous FQE must be updated to point to the new location. | | |
| 5 If an AQE was built, eight is added to the starting address of the allocated area and eight is subtracted from the length returned to the caller. | | |

Diagram 6.9
Purging Modules

From GNOTSAT (when out of storage)
or from IEAVPRTO (during FREEPART
processing) to free purgable modules
in the JPA




Diagram 6.9 Purging Modules (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|-------------------------------|---------|
| 1 The purge flag is in the TCEJPC field of the TCP. When set to X'80' it indicates that the modules can be purged. | CEPURGE GNOISAT IEAVPTO | |
| 2 Each CLE that has the "release" flag set in its attributes field represents a module that no longer is needed in the region. That is, there are no outstanding requests for the module by any routine in the job step. | CEPURGE | |
| 3 For each module that is no longer needed, the CDPURGE routine branches to CEDESTRY in CDEXIT to dequeue the CDE and free the associated module and extent list. If return is made to GNOISAT with modules purged, the request is retried. | CEEXIT GNOISAT IEAVPTO | CDESTRY |

Diagram 6.10
Updating the TCT




Diagram 6.10 Updating the TCT (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|----------------------|-------|
| 2 If there is no TCT, SMF storage information is not being recorded for this program. | GMSMFCRE FMSMFCRE | |
| 3 The "low-water mark" is the address of the highest storage address allocated from the bottom of the region. The "high-water mark" is the address of the lowest storage address allocated from the top of the region. If either is changed, the new value is recorded in the TCT. | | |
| 4 The difference is calculated in multiples of 2K. | GMSMFCRE | |

Diagram 6.11
Allocating LSQA Segments

From RMBRANCH or IGC010
to allocate and initialize master
scheduler LSQA or LSQA for a
task




Diagram 6.11 Allocating LSQA Segments (Module IEAPLSQA)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|----------------------|------------|------------|--------------------------------|----------------|-----|--------|---|---|------|-------|---|---|-------|----------|---|---|------------------|-----|----------|---|---|---------------------------|---------|---|---|----------------|----------|---|---|--------------------------------|---------|----|---|--------------|------|---------|---|---|------|----------|---|---|------|--|--|
| 1 | IEAPLSQA FEQSRCH | GETLSQA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 2 Control is returned to the Type-1 Exit routine if the branch entry switch (OBFRSW) is off. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 3 The Create/Destroy Page Table routine of the paging supervisor is used to create the page tables and to initialize segment table entries for the allocated segments. | IEAPTCO | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 4 The SQA/LSQA allocation subroutine of the paging supervisor fixes page frames in real storage to back up each allocated virtual LSQA page. | IEAPLSQA IEAPSOA1 | INITLSQA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 6 The control blocks are initialized as follows: | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <thead> <tr> <th>Control Block</th> <th>Field Name</th> <th>Dec. Disp.</th> <th>Bytes</th> <th>Initialized to</th> </tr> </thead> <tbody> <tr> <td rowspan="3">SQE</td> <td>SQEPTR</td> <td>1</td> <td>3</td> <td>Zero</td> </tr> <tr> <td>SQEID</td> <td>4</td> <td>1</td> <td>X'FF'</td> </tr> <tr> <td>SPDQEPTR</td> <td>5</td> <td>1</td> <td>LSQA DQE address</td> </tr> <tr> <td rowspan="4">DQE</td> <td>DQEQEPTR</td> <td>0</td> <td>4</td> <td>LSQA FQE address for LSQA</td> </tr> <tr> <td>DQEPTR*</td> <td>4</td> <td>4</td> <td>QCDBLK address</td> </tr> <tr> <td>DQEBLKAD</td> <td>8</td> <td>4</td> <td>LSQA address for first segment</td> </tr> <tr> <td>DQELNTH</td> <td>12</td> <td>4</td> <td>Size of LSQA</td> </tr> <tr> <td rowspan="2">SWAH</td> <td>SWAHRST</td> <td>0</td> <td>4</td> <td>Zero</td> </tr> <tr> <td>SWAHLAST</td> <td>4</td> <td>4</td> <td>Zero</td> </tr> </tbody> </table> | Control Block | Field Name | Dec. Disp. | Bytes | Initialized to | SQE | SQEPTR | 1 | 3 | Zero | SQEID | 4 | 1 | X'FF' | SPDQEPTR | 5 | 1 | LSQA DQE address | DQE | DQEQEPTR | 0 | 4 | LSQA FQE address for LSQA | DQEPTR* | 4 | 4 | QCDBLK address | DQEBLKAD | 8 | 4 | LSQA address for first segment | DQELNTH | 12 | 4 | Size of LSQA | SWAH | SWAHRST | 0 | 4 | Zero | SWAHLAST | 4 | 4 | Zero | | |
| Control Block | Field Name | Dec. Disp. | Bytes | Initialized to | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SQE | SQEPTR | 1 | 3 | Zero | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | SQEID | 4 | 1 | X'FF' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | SPDQEPTR | 5 | 1 | LSQA DQE address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DQE | DQEQEPTR | 0 | 4 | LSQA FQE address for LSQA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | DQEPTR* | 4 | 4 | QCDBLK address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | DQEBLKAD | 8 | 4 | LSQA address for first segment | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | DQELNTH | 12 | 4 | Size of LSQA | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| SWAH | SWAHRST | 0 | 4 | Zero | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | SWAHLAST | 4 | 4 | Zero | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| *When initializing the DQEPTR field, the routine first checks the value in QCTABLE (in GOVRFLB). If it is zero (indicating that no LSQA quickcells have been requested), the routine sets the DQEPTR field to zero. Otherwise, the routine calculates the address at which the QCDBLK is to be built and stores it in DQEPTR. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 8 No TCB is assigned if the request is a master scheduler LSQA request; the fields are simply filled in. If the request is not for the master scheduler, an SVRE is reserved. | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Diagram 6.12
 Initializing LSQA Quickcell Areas




Diagram 6.12 Initializing ISQA Quickcells Areas (Module IEAPLSQA)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>1 The first word of the quickcell data area, pointed to by the QCTABLE field of GOVRPLB, contains the count of the bytes needed for the quickcell area. Following this, the data area consists of a series of halfword entries, each describing a quickcell area and the number of cells reserved for that size, with the last entry being a dummy having zero in the first byte. The caller must place the address at which the quickcell descriptor block (QCDBLK) is to be built in the DQEPTX field of the DQE and pass the address of the DQE in register 1.</p> | IEAPQCI | |

Diagram 6.13
Allocating a Quickcell




Diagram 6.13 Allocating a Quickcell (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>1 The SQA and LSQA quickcell areas are each described by a quickcell descriptor block (QCDBLK). The QCDBLK for SQA quickcells is built in the SQA during supervisor initialization. The QCDBLK for LSQA quickcells is built when the LSQA is allocated (see Diagram 6.12).</p> | | |
| <p>1 The routine obtains the address of the QCDBLK from the DQEPTR field of the ISQA or SQA DQE for subpools 255 and 245 respectively. If the task has no LSQA, subpool 255 requests are diverted to the SQA by changing the subpool number to 245 and the QCDBLK address to zero. Such requests are treated like normal SQA requests not like quickcell requests.</p> | QCALLOC | |
| <p>2 The length passed in register 1 is compared to the QCLIMITS field which indicates the largest quickcell length in the set.</p> | | |
| <p>3 The address of the QCDE for the requested length is determined as follows: Address of QCDE = Address of first QCDE + (length-8) / 2</p> | | |
| <p>4 The QCSTATUS field indicates whether the quickcell is available for allocation. The address of the first quickcell is determined as follows: First quickcell address = QCORIGIN+QCOFFSET</p> | | |
| <p>5 The address of the next quickcell for the requested length is calculated by adding the request length to the previous quickcell address.</p> | | |
| <p>6 Each time a quickcell of the specified length is checked for availability, a counter is decremented which, when zero, indicates they have all been checked.</p> | | |

• Diagram 6.14 (Steps 1-5)
Allocating a Region




Diagram 6.14 (Steps 1-5) Allocating a Region (Module IEAVPRT0)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | |
|--|----------------------|---------------------|-----------------|------------------|----------------------------|----------------|-------------------------|---------------------|--|--|
| <p>1 If WAITSW has a value of X'0F' and the address of the requesting TCB is not the same as the TCB waiting for region space (TCBSAVE), this request will not be processed immediately.</p> | IEAVPRT0 | | | | | | | | | |
| <p>2 The total length of the request is calculated as follows:</p> <table border="0" data-bbox="1121 370 1696 444"> <tr> <td><u>Request</u></td> <td><u>Total Length</u></td> </tr> <tr> <td>Single region =</td> <td>Requested length</td> </tr> <tr> <td>Split region nonspecific =</td> <td>Sum of lengths</td> </tr> <tr> <td>Split region specific =</td> <td>Invalid; code X'08'</td> </tr> </table> | <u>Request</u> | <u>Total Length</u> | Single region = | Requested length | Split region nonspecific = | Sum of lengths | Split region specific = | Invalid; code X'08' | | |
| <u>Request</u> | <u>Total Length</u> | | | | | | | | | |
| Single region = | Requested length | | | | | | | | | |
| Split region nonspecific = | Sum of lengths | | | | | | | | | |
| Split region specific = | Invalid; code X'08' | | | | | | | | | |
| <p>3 The requested size is rounded upward to a segment multiple for nonpageable region requests, or to a page multiple for pageable region requests. Then the adjusted size is compared to the PQE size (V=R or V=V). If the requested size is larger, control is returned to the calling routine.</p> | | | | | | | | | | |
| <p>4 The CKTHRESH subroutine branches to the paging supervisor at entry point IEAPCHTH, passing to it the size of the requested region. If the paging supervisor has insufficient resources (thrashing), CKTHRESH returns with a return code of 4 in register 15. Otherwise, CKTHRESH returns with a code of zero in register 15.</p> | CKTHRESH IEAPCHTH | | | | | | | | | |
| <p>5 Specific requests support Checkpoint/Restart.</p> | | | | | | | | | | |

Diagram 6.14 (Steps 6-10)
Allocating a Region




Diagram 6.14 (Steps 6-10) Allocating a Region (Module IEAVPRTO)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---------------|------------|------------|------------|----------------------|----------------|------|--------|---|---|---|-------------|--------|---|---|---|-------------|------|---|---|---|-------------|---------|----|---|---|----------------------|-----|----------|---|---|---|--------------|---------|---|---|---|--------------|--------|----|----|---|-------------|---------|----|----|---|-------------|---------|----|----|---|----------------------|------|--------|---|---|---|-------------|---------|---|---|---|-------------|--|--|
| 6 GETPART branches to the GETMAINE subroutine three times to obtain (1) 16 bytes for an FEQE (2) 48 bytes for a DPQE and region reference-validity map, and (3) 32 bytes for a PQE. | GETMAINE | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 7 GETPART stores the address of the DPQE - 8 in the TCB and then initializes other control block fields as follows: | GETPART | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <thead> <tr> <th>Control Block</th> <th>Field Name</th> <th>Dec. Disp.</th> <th>Hex. Disp.</th> <th>Bytes</th> <th>Initialized to</th> </tr> </thead> <tbody> <tr> <td rowspan="4">FEQE</td> <td>FWDPTR</td> <td>0</td> <td>0</td> <td>4</td> <td>PQE address</td> </tr> <tr> <td>ECKPTR</td> <td>4</td> <td>4</td> <td>4</td> <td>PQE address</td> </tr> <tr> <td>SIZE</td> <td>8</td> <td>8</td> <td>4</td> <td>Region size</td> </tr> <tr> <td>REGADDR</td> <td>12</td> <td>C</td> <td>4</td> <td>Region start address</td> </tr> <tr> <td rowspan="5">PQE</td> <td>PQEFFBQE</td> <td>0</td> <td>0</td> <td>4</td> <td>FEQE address</td> </tr> <tr> <td>PQEFBQE</td> <td>4</td> <td>4</td> <td>4</td> <td>FBQE address</td> </tr> <tr> <td>PQETCB</td> <td>16</td> <td>10</td> <td>4</td> <td>TCB address</td> </tr> <tr> <td>PQESIZE</td> <td>20</td> <td>14</td> <td>4</td> <td>Region size</td> </tr> <tr> <td>PQEREGM</td> <td>24</td> <td>18</td> <td>4</td> <td>Region start address</td> </tr> <tr> <td rowspan="2">DPQE</td> <td>PQENXT</td> <td>0</td> <td>0</td> <td>4</td> <td>PQE address</td> </tr> <tr> <td>PQEPRFV</td> <td>4</td> <td>4</td> <td>4</td> <td>PQE address</td> </tr> </tbody> </table> | Control Block | Field Name | Dec. Disp. | Hex. Disp. | Bytes | Initialized to | FEQE | FWDPTR | 0 | 0 | 4 | PQE address | ECKPTR | 4 | 4 | 4 | PQE address | SIZE | 8 | 8 | 4 | Region size | REGADDR | 12 | C | 4 | Region start address | PQE | PQEFFBQE | 0 | 0 | 4 | FEQE address | PQEFBQE | 4 | 4 | 4 | FBQE address | PQETCB | 16 | 10 | 4 | TCB address | PQESIZE | 20 | 14 | 4 | Region size | PQEREGM | 24 | 18 | 4 | Region start address | DPQE | PQENXT | 0 | 0 | 4 | PQE address | PQEPRFV | 4 | 4 | 4 | PQE address | | |
| Control Block | Field Name | Dec. Disp. | Hex. Disp. | Bytes | Initialized to | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| FEQE | FWDPTR | 0 | 0 | 4 | PQE address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | ECKPTR | 4 | 4 | 4 | PQE address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | SIZE | 8 | 8 | 4 | Region size | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | REGADDR | 12 | C | 4 | Region start address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| PQE | PQEFFBQE | 0 | 0 | 4 | FEQE address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | PQEFBQE | 4 | 4 | 4 | FBQE address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | PQETCB | 16 | 10 | 4 | TCB address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | PQESIZE | 20 | 14 | 4 | Region size | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | PQEREGM | 24 | 18 | 4 | Region start address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DPQE | PQENXT | 0 | 0 | 4 | PQE address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | PQEPRFV | 4 | 4 | 4 | PQE address | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Region reference-validity map | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Diagram 6.15 (Steps 1-4)
Allocating a Specific Region




Diagram 6.15 (Steps 1-4) Allocating a Specific Region (Module IEAVPRT0)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| 1 The address of the V=V or V=R PQE, the rounded region size, and the specific address of the region are determined prior to entering the GETPART specific code. | | |
| 1 If any of the following conditions exist, the region is not within the boundaries of the dynamic area: region start address < dynamic area start address region start address > dynamic area end address region end address > dynamic area end address | GETPART | |

Diagram 6.15 (Steps 5-9)
Allocating a Specific Region




Diagram 6.16
Allocating a Specific V=R Region




Diagram 6.17
Allocating a Nonspecific V=V Region




Diagram 6.17 Allocating a Nonspecific V=V Region (module IEAVPRT0)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| 1 If the request is too large, GETAUX puts a return code of X'08' in register 15. | GETAUX | |
| 2 An indication is passed to notify FBQSRCH to search from the low end of the free area. | FBQSRCH | |
| 3 | GETAUX | |
| 4 GETPART initializes fields in the TCB: TCBSTI - Segment table index of the first segment TCBSCT - Number of segments assigned to the region TCBRV - Set to zero to indicate a pageable task | GETPART | |
| 5 The Create Page Table subroutine of the paging supervisor creates the page tables and external page tables and updates the system and user segment table entries to point to the new page tables. The Create Page Table subroutine calls GETMAIN to build the tables. This call results in further processing as described in Diagram 6.4 "Allocating Storage for Control Blocks." | IEAPTCD | |

Diagram 6.18
Allocating a Nonspecific V=R Region




Diagram 6.18 Allocating a Nonspecific V=R Region (Module IEAVPRT0)

| NOTES | ROUTINE NAME | LABEL |
|---|------------------------------|-------|
| <p>5 The V=R Region Allocation subroutine of the paging supervisor indicates this condition by a return code of X'10'.</p> | <p>IEAPVRAL IEAVPRT0</p> | |
| <p>6 Other return codes are; X'00' if the region has been successfully allocated, and X'0C' if the required page frames are not currently available, but are expected to become available soon.</p> | | |

Diagram 6.19
Unsuccessful Virtual Region Allocation




Diagram 6.19 Unsuccessful Virtual Region Allocation (Module IEAVPRT0)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| <p>2 For GETPART specific requests, the routine examines the TCB chain (whose anchor is the CVTHEAD field of the CVT) to determine whether any LSQA or SWA segments are allocated within the boundaries of the requested region.</p> | IEAVPRT0 | |

Diagram 6.20
Allocating a SWA Segment

From CSPCHK after an SVC 4
to allocate a SWA segment





Diagram 6.20 Allocating a SWA Segment (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---------|
| <p>When the system issues an unconditional SVC 4 list instruction in ECF mode for a nonspecific single region to get a system work area, the GETMAIN routine CSPCHK gives control to IEAPGSWA to process the request.</p> | | |
| <p>1 The routine determines whether a GETPART specific request is waiting to be honored by testing the WAITSW field in IEAVPRT0 for a value of X'0F'. If a request is waiting, the GETSWA request is deferred so a segment of virtual storage will not be assigned that could make it impossible to ever satisfy the specific request.</p> | GETSWA | SETWAIT |

Diagram 6.21
Allocating a SWA Page

From CSPCHK after an SVC 10
to allocate a page from an SWA
segment.






Diagram 6.22
Allocating 4K or More




Diagram 6.22 Allocating 4K or More (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------------|---------|
| <p>This routine is entered when a region request cannot be satisfied by GFRECORE, when a region request is greater than the maximum FQE size, or to satisfy a request for storage on a page boundary. This routine also sets the protection keys for the 4K blocks it obtains.</p> | | G4KSRCH |
| <p>2 The value passed to GMCOMMON is the largest available size returned to G4KSRCH by FBQSRCHA unless GFRECORE was entered previously. GFRECORE determines the largest size available in the FQE queue. If GFRECORE was entered, G4KSRCH compares the values returned by GFRECORE and FBQSRCHA and passes the larger value to GMCOMMON.</p> | | |
| <p>4 If the page table entry is in real storage, G4KSRCH sets the storage keys to the key of the TCB and sets fetch protection on.</p> | IEAPFP2 G4KSRCH | |
| <p>7 If storage on a page boundary was requested, the allocated area is taken from the low end of the block.</p> | | |

Diagram 6.23
Monitoring Batch Processing Storage




Diagram 6.23 Monitoring Batch Processing Storage (Module IEAVPR10)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|--------|
| 1 | GETPART | GETAUX |
| <p>3 The request length is compared to the original total uncommitted (TU) number of pages minus the current number of pages committed to batch jobs (BC), minus the number of pages reserved to allow a TSO task to be forced from the system (TSC), minus the current number of pages in use for TSO (TSO_J).</p> $TU - BC - TSO - TSO$ $B \quad U$ | | |
| <p>4 The sum of the request length and the batch committed value is compared to the maximum batch committed value. If the sum is greater, the request cannot be honored now.</p> | | |




Diagram 6.24 Monitoring TSO Storage (Module IEAVPRT0)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>3 The requested size is compared to the original total uncommitted (TU) number of pages minus the current number of pages committed to batch processing (BC) minus the number of pages reserved to allow a TSO task to be forced from the system (TSO_B) minus the current number of pages in use for TSO (TSO_U).</p> $TU - BC - TSO_B - TSO_U$ | GETPART | TSOAX |
| <p>4 The routine exits to the Type 1 Exit routine with a return code of X'08' if:</p> <p>request size > maximum number of pages (MAX_T)</p> <p>request size > system uncommitted pages (SU)</p> <p>request size > TU - BC - TSO_B - TSO_U</p> | | |
| <p>5 The system uncommitted count is decremented and the TSO committed count is incremented by the number of bytes requested.</p> | | |

Diagram 6.25
Out-of-Storage Processing





Diagram 6.25 Out-of-Storage Processing (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| <p>4 If the request is an LSQA request during abnormal termination, or if the request is from a system task, the SPQE for the SQA (GOVRFLB) is used to retry the request. If the request is for SQA or LSQA, it may be necessary to repeat it more than once because the largest available space may cross a page boundary and cannot therefore be completely allocated.</p> | GNOTSAT | |

• Diagram 6.26
Error Processing for GETMAIN/FREEMAIN



•Diagram 6.26 Error Processing for GETMAIN/FREEMAIN (Module IEAVGM00)

| NOTES | ROUTINE NAME | LAEL | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|---------------------------|---------------------------|---------------|---------|--|---------|---------------|---------|---------------|---------|--|---------|---------------|---------|---------------|---------|--|---------|---------------|---------|--|---------|---------------|---------|--|---------|---------------|---------|--|---------|----------------|---------|--|---------|----------------|---------|--|---------|--|---------|----------------|---------|--|---------|--------|--------|
| <p>3 The ABNDATA area is cleared. There are no messages written for code 1 because it is self-explanatory.</p> <p>5 If this was a branch entry, INFFLG0 is set and the caller's return address is placed in the information list (INFBADDR). If the TCBJSCBB field is nonzero, the JSCBTJID field is moved into the information list at INFTJID.</p> <p>6 For AQE-type requests, eight is subtracted from the length and a check is made to see if the address has been adjusted. (There are times when the length and address adjustments are not synchronized.) If it has been, eight is added to the address to compensate for the AQE.</p> <p>7 For FREEMAIN requests, the FREEMAIN address is also placed in INFVAR2.</p> <p>8</p> <p>1 Error exits to the ABTERM routine cause the task that issued the request to be abnormally terminated.</p> <p>Register 1 contains the error code. Register 3 contains the address of the CVT. Register 4 contains the address of the TCB. Register 14 contains the address of IEAOXE00.</p> <table border="0"> <thead> <tr> <th><u>Input to GERROR</u></th> <th><u>Output from GERROR</u></th> </tr> </thead> <tbody> <tr> <td>ERROR CODE= 1</td> <td>X'0104'</td> </tr> <tr> <td></td> <td>X'010A'</td> </tr> <tr> <td>ERROR CODE= 2</td> <td>X'020A'</td> </tr> <tr> <td>ERROR CODE= 3</td> <td>X'0305'</td> </tr> <tr> <td></td> <td>X'030A'</td> </tr> <tr> <td>ERROR CODE= 4</td> <td>X'040A'</td> </tr> <tr> <td>ERROR CODE= 5</td> <td>X'0504'</td> </tr> <tr> <td></td> <td>X'0505'</td> </tr> <tr> <td>ERROR CODE= 6</td> <td>X'0604'</td> </tr> <tr> <td></td> <td>X'0605'</td> </tr> <tr> <td>ERROR CODE= 8</td> <td>X'0804'</td> </tr> <tr> <td></td> <td>X'080A'</td> </tr> <tr> <td>ERROR CODE= 9</td> <td>X'0905'</td> </tr> <tr> <td></td> <td>X'090A'</td> </tr> <tr> <td>ERROR CODE= 10</td> <td>X'0A05'</td> </tr> <tr> <td></td> <td>X'0A0A'</td> </tr> <tr> <td>ERROR CODE= 11</td> <td>X'0B04'</td> </tr> <tr> <td></td> <td>X'0B05'</td> </tr> <tr> <td></td> <td>X'0B0A'</td> </tr> <tr> <td>ERROR CODE= 13</td> <td>X'0D05'</td> </tr> <tr> <td></td> <td>X'0D0A'</td> </tr> </tbody> </table> | <u>Input to GERROR</u> | <u>Output from GERROR</u> | ERROR CODE= 1 | X'0104' | | X'010A' | ERROR CODE= 2 | X'020A' | ERROR CODE= 3 | X'0305' | | X'030A' | ERROR CODE= 4 | X'040A' | ERROR CODE= 5 | X'0504' | | X'0505' | ERROR CODE= 6 | X'0604' | | X'0605' | ERROR CODE= 8 | X'0804' | | X'080A' | ERROR CODE= 9 | X'0905' | | X'090A' | ERROR CODE= 10 | X'0A05' | | X'0A0A' | ERROR CODE= 11 | X'0B04' | | X'0B05' | | X'0B0A' | ERROR CODE= 13 | X'0D05' | | X'0D0A' | GERROR | NRETRY |
| <u>Input to GERROR</u> | <u>Output from GERROR</u> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 1 | X'0104' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'010A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 2 | X'020A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 3 | X'0305' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'030A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 4 | X'040A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 5 | X'0504' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'0505' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 6 | X'0604' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'0605' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 8 | X'0804' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'080A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 9 | X'0905' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'090A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 10 | X'0A05' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'0A0A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 11 | X'0B04' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'0B05' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'0B0A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| ERROR CODE= 13 | X'0D05' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | X'0D0A' | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Diagram 6.27
Overview of Releasing Storage




Diagram 6.27 Overview of Releasing Storage (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|---|-------|
| <p>1 FLISTADV - This routine processes FREEMAIN list requests. For the first entry in the list, it calls FMCOM. For all subsequent entries in the list, it calls FCOM1 to bypass the subpool check processing. When the last entry in the list has been processed, it branches to FRETRN1 in FCOMM1.</p> | <p>FMCOMMON FLISTADV FELEMENT FVARCHK</p> | |
| <p>FELEMENT - This routine picks up the element length entry, sets up registers as though the request were an SVC 10 request, and calls FCOMM1A.</p> | | |
| <p>FVARCHK - This routine simply picks up the length from the second address entry, sets up registers as though the request were an SVC 10 request, and calls FCOMM1A.</p> | | |

Diagram 6.28
Freeing a Subpool




Diagram 6.28 Freeing a Subpool (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------------------|-------|
| <p>1 If the length is not zero, a reason code of X'08' and data length of X'0C' are set in MSGLEN and GERROR is entered with an error code of 3. If this is a request to free subpool 243, 244, 245, or 255, a reason code of X'08' are set in MSGLEN, and GERROR is entered with an error code of 4.</p> | <p>SPPERMAIN GERROR</p> | |
| <p>2 If the subpool is 0 and the requester is not in key 0, processing is the same as for error code 4 in Step 1.</p> | | |

Diagram 6.29
Freeing Storage Within a Region




Diagram 6.29 Freeing Storage within a Region (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| 3 The CRNDLNTH subroutine rounds the request length to an eight-byte multiple. | CRNDLNTH | |
| 7 | FCOM | SPREL |

Diagram 6.30
Freeing More Than 4K






Diagram 6.31
Freeing Storage in the SQA or an LSQA




Diagram 6.31 Freeing Storage in the SQA or an LSQA (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|----------------|----------|
| 1 If there is a quickcell descriptor block and the address of the space to be freed is in the quickcell area, the QCFREE subroutine is used to free the quickcell. | FCOM QCFREE | |
| 2 A GETMAIN request for LSQA may have been satisfied from the SQA. If the address to be freed is within the SQA, the SPQL for SQA (GOVRFLE) is used. | FCOM1 | |
| 3 If the address to be freed is not on a doubleword boundary, if the request was an SVC 5, a return code of 0 and variable length of X'0C' are placed in MSGLEN or if it was not an SVC 5 request, a reason code of 0 and variable length of X'08' are placed in MSGLEN. Then the task is abnormally terminated by going to GERRCR with a code of 9. Otherwise, the CRNDLNTH routine rounds the request length to an eight-byte multiple and adds eight bytes to the length if there is an AQE. | | CRNDLNTH |
| 4 Subpools 243, 244, 253, and 254 are for storage described by allocated queue elements (AQEs). When storage is freed from one of these subpools, the start address must be backed up eight bytes to free the AQE. | | FCOM |
| 6 The AQE is pointed to by the TCBAQE field of the TCB. If there is no AQE chain for subpool 243, 244, 253, or 254 requests, the requesting task is abnormally terminated (GERRCR code 13). When the AQE is obtained it is updated: If the whole area described by the AQE is being freed, the AQE is removed from the queue. If the upper boundary of the AQE is not being freed, eight is subtracted from the length of the area to be freed to allow space for a new AQE. The new AQE is built and added to the queue. If the lower boundary of the area described by the original AQE is not being freed, the length of the AQE is changed. If the lower boundary of the AQE is being freed, the AQE is removed from the queue. If the lower boundary is not being freed and the upper boundary is being freed, eight is subtracted from the length and added to the address of the area to be freed. | | |
| 9 The Clear Page call is skipped if NIP is in process. | | |




Diagram 6.32
Freeing Space for an LSQA




Diagram 6.32 Freeing Space for an LSQA (Module IEAPISQA)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|----------|
| <p>1 If there is more than one FQE, or if the FQE for the LSQA describes a space smaller than the size of the segments when they were first allocated, the segments cannot be freed. If register 1 equals eight, these checks are skipped.</p> | IEAPLSQA | FREELSQA |

Diagram 6.33
Freeing Space for a Region






Diagram 6.34
Locating an FQE to Free Space




Diagram 6.34 Locating an FQE to Free Space (Module IEAVGM00)


| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|-------|
| <p>2 For a region FQE, the upper boundary is the FQEAREA. For an LSQA or SQA FQE, eight is added to the address to include the FQE.</p> <p>3 The lower boundary is calculated by subtracting the FQE length from the upper boundary.</p> <p>4 The area to be freed overlaps a free area if the FQE lower boundary is less than the upper boundary to be freed and the FQE upper boundary is greater than the beginning address of the area to be freed.</p> | <p>QELocate</p> | |
|  <p>The diagram illustrates the boundary logic for finding free space. It shows a vertical rectangle representing a memory region. The top edge is labeled 'Upper boundary (FQE)' and the bottom edge is 'Lower boundary (FQE)'. A bracket on the left side indicates an 'Over-lap' between the FQE boundaries and the boundaries of an 'area to be freed'. The 'area to be freed' is represented by a shaded region with a cross-hatch pattern. Its top edge is 'Upper boundary (area to be freed)' and its bottom edge is 'Lower boundary (area to be freed)'. Two comparison points are shown: 'Comparison 1' is an arrow pointing from the 'Lower boundary (FQE)' to the 'Upper boundary (area to be freed)'. 'Comparison 2' is an arrow pointing from the 'Upper boundary (FQE)' to the 'Lower boundary (area to be freed)'. The overlapping area where the FQE and the area to be freed intersect is shaded with diagonal lines.</p> | | |

Diagram 6.35
Updating an FQE to Free Space




Diagram 6.35 Updating an FQE to Free Storage Space (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>1 If the upper boundary of the area being freed (UEA) equals the lower boundary of the FQE (LBF), the length of the FQE is increased by the length of the area being freed.</p> | FCOM | |
| <p>2 If the upper boundary of the area to be freed is not equal to the lower boundary of the area described by the FQE and the upper boundary of the FQE is not equal to the lower boundary of the area being freed, a new FQE must be created. (For a region request to free the entire area described by the DQE, a new FQE is not created since it would be freed in later processing of this request.)</p> | | |
| <p>3 If the upper boundary of the FQE equals the lower boundary of the area being freed, the FQE is moved if it is an SQA or LSQA FQE or its address is changed if it is a region FQE. The length of the FQE and the length being freed are combined to become the new length.</p> | | |

Diagram 6.36
Freeing 4K Blocks




Diagram 6.36 Freeing 4K Blocks (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|----------|
| 3 A dummy FBQE (RBLOCK) is built in a work area and initialized with the input parameters in registers 6 and 9. | | MRELEASE |
| 4 The address of the dummy FBQE is compared to the address in the FBQE to determine where it belongs in the queue. | | |

Diagram 6.37
Freeing a Quickcell




Diagram 6.37 Freeing a Quickcell (Module IEAVGM00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 The routine determines the address of the quickcell by adding QCORIGIN and QCOFFSET. | QCFREE | |
| 2 | QCFREE | QRELEASE |
| 3 | QCFREE | QCHECKOK |
| 4 The next quickcell address equals the previous address plus the length of the quickcell. | | |
| 5 Each time a quickcell of the specified length is checked, a counter is decremented. When the counter equals zero, all of them have been checked. | | QCNONE |

Diagram 6.38
Freeing a SWA Segment




Diagram 6.39
Freeing a SWA Page




Diagram 6.40
Monitoring the Release
of External Pages




Diagram 6.40 Monitoring the Release of External Pages (Module IEAVPRT0)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|
| <p>The GETAUX subroutine is used to keep track of external page storage that backs up pageable regions for batch jobs. The TSOAUX subroutine is used to keep track of external page storage for TSO tasks.</p> | | |
| <p>1 The system uncommitted count is increased and the batch committed count is decreased by the number of bytes requested.</p> | GETAUX | |
| <p>2 The system uncommitted count is increased and the TSO committed count is decreased by the number of bytes requested.</p> | TSOAUX | |



SECTION 7

Timer Supervision

| | |
|---|-----|
| HOW TIMER OPERATIONS ARE SUPERVISED..... | 497 |
| TIME Routine..... | 497 |
| STIMER Routine..... | 498 |
| TTIMER Routine..... | 498 |
| Timer Second-Level Interruption Handler..... | 498 |
| Timer Queues..... | 498 |
| Method of Operation Diagrams for Timer Supervision..... | 500 |



The timer supervision routines support the System/370 time-of-day clock, clock comparator, and CPU timer. The routines use these to obtain the date and time of day, schedule activity after a specified interval, and schedule activity for a specific time of day.

The TOD (time-of-day) clock is a 64-bit incrementing binary counter. It is used to measure elapsed time in microseconds and is incremented by adding a one in bit-position 51 every microsecond. The clock, which runs continuously, contains the total number of microseconds that have elapsed since January 1, 1900, 00:00 hours, Greenwich mean time. Timer supervision uses the time-of-day clock to calculate the time of day and to maintain the current date.

The clock comparator feature causes an external interruption when the time-of-day clock reaches or passes the value specified in the clock comparator and the CPU is enabled for clock comparator interruptions. The interruption code is X'1004'. Timer supervision uses the comparator to service requests to schedule activity after a specified interval of real or wait time, or to schedule activity for a specific time of day.

The CPU timer is a 64-bit decrementing counter. One is subtracted from bit-position 51 every microsecond while the CPU is executing instructions or is in a wait state. An external interruption occurs when the value placed in the CPU timer reaches or becomes less than zero and the CPU is enabled for CPU timer interruptions. The interruption code is X'1005'. Timer supervision uses the CPU timer for timing task intervals.

Timer supervision performs the operations requested by TIME, STIMER, and TTIMER macro instructions, and processes timer interruptions.

For TIME macro instructions, the TIME routine returns the date and time of day to the requester.

For STIMER macro instructions, the STIMER routine sets a programmed timer (the clock comparator or the CPU timer) to a requested time interval so that it expires after the specified time interval or at a specified time of day. When the requested interval expires, the CPU generates a CPU timer or clock comparator interruption which the Timer Second-Level Interruption

Handler processes. If the requester specifies the TASK timing option, the time interval is decremented only when the requester's task is active. If the requester specifies the WAIT timing option, the requester's task is placed in the wait condition until the interval expires. If the register specifies the REAL timing option, the interval is decremented continuously.

For TTIMER requests, the TTIMER routine returns the amount of time remaining in an interval previously set by an STIMER macro instruction. The routine can also cancel the remaining time interval if so requested.

Timer supervision maintains two queues of TQEs (timer queue elements): one for TASK timing requests and the other for REAL and WAIT timing requests. The TQEs are constructed by the STIMER routine, and each element represents a request for a type of timed interval. Each new TQE is placed on the appropriate queue in the order in which the requested interval expires. When an interval expires, a timer interruption occurs. The Timer Second-Level Interruption Handler removes the top element from the appropriate timer queue and determines what action to take.

Timer supervision also maintains a timer data area (IEATPC). This area contains: (1) predefined TQEs that represent permanent control program requests for timer services, and (2) information used during timer supervision processing.

The four major routines and two queues in timer supervision are described briefly in the following paragraphs.

TIME ROUTINE

(Diagram 7.2)

The TIME routine supplies the current date and time of day. Initially, the operator uses the SET command to provide the control program with the date and the time of day at the computing location (local time of day). Timer supervision routines change the date at midnight and keep track of elapsed time. The TIME routine obtains the current local date, converts the value in the time-of-day clock to local time, and returns both values to the user.

STIMER ROUTINE

(Diagram 7.3)

The STIMER routine processes requests for interval timing based on task execution time or real time. The routine schedules the placement of a timing interval into either the clock comparator or CPU timer, according to the timer service requested in the STIMER macro instruction. For each STIMER macro instruction, this routine builds or uses an existing TQE into which it places a summary of the information contained in the STIMER macro, including the information that will be needed when the interval expires. This routine then places the element on either the CPU timer queue (for the TASK timing option) or the clock comparator queue (for the REAL or WAIT timing option).

TTIMER ROUTINE

(Diagram 7.4)

The TTIMER routine supplies the time remaining in a previously requested interval, cancels previous timing requests, or both. To determine remaining time, the TTIMER routine subtracts elapsed time from the time at which the interval will expire. To cancel a previous request, it removes the corresponding element from either of the two timer queues.

TIMER SECOND-LEVEL INTERRUPTION HANDLER

(Diagram 7.5)

The Time Second-Level Interruption Handler (Timer SLIH), processes timer interruptions. It removes the TQE, whose interval has completed, from a timer queue and flags the interval complete. It performs any actions required upon expiration

of the interval and obtains new intervals to be placed in the clock comparator. In addition, the Timer SLIH schedules or performs the following services: SMF timing, CVTDATE update, time-limit expiration, TSO timing, and paging supervision timing.

TIMER QUEUES

As mentioned previously, the timer supervision routines maintain two queues of timer queue elements: one for TASK timing requests and the other for REAL and WAIT timing requests.

Whenever a task requests a timer service, the STIMER routine builds a TQE. If the request is for TASK timing, the dispatcher requests that a timer supervision routine (Timer Enqueue) place the new TQE, and other related TQEs, on the CPU timer queue when the requesting task is dispatched. The timing interval requested by the dispatched task is placed in the CPU timer and decremented. If the task becomes nondispatchable, the remaining interval is saved. When the interval expires, the CPU timer causes an interruption. (See Figure 7-1.)

When a task requests REAL or WAIT timing, the STIMER routine converts the requested interval to the value that the time-of-day clock will contain when the requested interval expires. The TQE is placed on the clock comparator queue according to its time of expiration. The first TQE to expire is first on the queue, the second is second, and so on. The interval for the first TQE on the queue is converted to the value that the TOD clock will contain when the requested interval expires. This value is placed in the clock comparator, which causes an interruption when the value in the TOD clock equals or exceeds the value in the clock comparator. (See Figure 7-2.)




Figure 7-1. Operation of the task timing queue (for TASK timing).




Figure 7-2. Operation of the clock comparator queue (for REAL and WAIT timing).

• Diagram 7.0
Timer Supervision
Visual Table of Contents

Index to Diagrams by Module
Name for Timer Supervision

| Module Name | Diagram Number(s) |
|-------------|-------------------|
| IEAVRT01 | 7.2 |
| IEAVST00 | 7.3, 7.4 |
| IEAVTI00 | 7.5--7.7 |




Diagram 7.1
Overview of Timer Supervision




Diagram 7.2
TIME Routine




Diagram 7.2 TIME Routine (Module IEAVRT01)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|--------------|
| <p>1 The TIME routine services TIME macro instructions. It retrieves the local date, calculates the local time of day, and returns both to the requester specified in the macro instruction. The routine is a type-2, partially-enabled SVC routine. It is entered from the SVC Second-Level Interruption Handler (SVC SLIH) after an SVC 11 (TIME SVC) is issued, or from the Time Sharing Interface Program (TSIP) by a branch entry) -- to obtain the time of day in timer units.</p> <p>2 Register 0 contains the address of an 8-byte area in which the time of day is placed if the MICVI option is specified by the requester. Register 1 specifies the format in which the time of day is to be returned to the requester.</p> <p>1 If the TIME routine is entered prior to system initialization, the date has not yet been set (CVTDATE=0 or MNIGHT=0). Register 0 is set to zero, register 1 is set to X'F', and the TIME routine returns.</p> <p>2 The time-of-day (TOD) clock contains a count of the total number of microseconds that have elapsed since January 1, 1900, Greenwich mean time (GMT). When a request for the time of day is made, this elapsed time must be converted to the number of microseconds that have elapsed in the day at the local computing center (local time).</p> <p>To convert the TOD clock value to local time, the TIME routine maintains a field (MNIGHT) in the midnight TQE, which contains the value that the TOD clock will contain when midnight occurs (local time). This field is initially set when the operator issues the SET command.</p> <p>The following method is used to calculate the local time of day:</p> <p style="margin-left: 40px;">MNIGHT field (number of microseconds TOD clock will contain at local midnight) - TOD clock (number of microseconds elapsed since January 1, 1900, GMT)</p> <p style="margin-left: 40px;">----- MICSEC value (number of microseconds left in the day at the computing location)</p> <p>Then:</p> <p style="margin-left: 40px;">86.4 x 10⁹ (number of microseconds in 24 hours) - MICSEC value</p> <p style="margin-left: 40px;">----- Local time of day at the computing location in microseconds.</p> | <p>TIME</p> | <p>TDATE</p> |




Diagram 7.3 STIMER Routine (Module IEAVST00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>1 The STIMER routine processes STIMER macro instructions. The routine sets a programmed timer to expire either: (1) after a specified time interval, or (2) at a specified time of day. The task requesting the timed interval is placed in wait state during the interval if the task so specifies. The STIMER routine also prepares to pass control to a user-specified exit routine upon expiration of the interval if requested to do so.</p> <p><u>Restrictions:</u></p> <ul style="list-style-type: none"> • If an STIMER macro instruction is issued by a user-specified exit routine, the macro instruction will be executed. However, the macro instruction must not specify the same exit routine. If it does, an infinite loop may occur. • The specified time interval should be less than 24 hours. If greater, the interval is reduced to 24 hours. • After an interval expires, the task is placed in the ready state and competes for control of the CPU. A user-specified exit routine will not receive control until the task becomes the highest priority ready task and is dispatched. • A task can have only one outstanding STIMER service request. A second STIMER macro instruction issued for the same task overrides the first. | STIMER | |

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|---------------------------|--------------|-----------|---------------------------|-----------|-----------------------|-----------|---------------|-----------|--------------------|-----------|----------------------|-----------|------|--|------|--|------|--|------|---------------------|--------------------------|--|--------------------------|--|--------------------------|--|-------|--|-------------------------|--|--------------------------|--|-------|--------|---------------------------------|
| <p>2 Register 0 <u>Option Flags</u></p> <table border="0"> <tr> <td>.000</td> <td>STIMER Macro</td> </tr> <tr> <td>.001</td> <td><u>Instruction Option</u></td> </tr> <tr> <td>.010</td> <td>TUINTVL indicates the</td> </tr> <tr> <td>.011</td> <td>EINTVL format</td> </tr> <tr> <td>.... .000</td> <td>MICVL of specified</td> </tr> <tr> <td>.... .001</td> <td>DINTVL time interval</td> </tr> <tr> <td>.... .011</td> <td>ITOD</td> </tr> <tr> <td></td> <td>TASK</td> </tr> <tr> <td></td> <td>WAIT</td> </tr> <tr> <td></td> <td>REAL</td> </tr> </table> <p>Register 1 <u>Option</u></p> <table border="0"> <tr> <td>DINTVL, MICVL, LTOD</td> <td><u>Register Contents</u></td> </tr> <tr> <td></td> <td>The address of an 8-byte</td> </tr> <tr> <td></td> <td>area containing the time</td> </tr> <tr> <td></td> <td>value</td> </tr> </table> <p>BINTVL, TUINTVL</p> <table border="0"> <tr> <td></td> <td>The address of a 4-byte</td> </tr> <tr> <td></td> <td>area containing the time</td> </tr> <tr> <td></td> <td>value</td> </tr> </table> <p>2 If the task has an outstanding timer WAIT request the waiting RE is located. If the wait count (REWCF) in the RE is not zero, it is decremented by one before processing continues.</p> <p>3</p> <p>4</p> <p>7 Issuing the WAIT macro instruction places the user's SVRB in the wait state. When the interval has expired, the Timer SLIH posts the TQEECB field.</p> | .000 | STIMER Macro | .001 | <u>Instruction Option</u> | .010 | TUINTVL indicates the | .011 | EINTVL format |000 | MICVL of specified |001 | DINTVL time interval |011 | ITOD | | TASK | | WAIT | | REAL | DINTVL, MICVL, LTOD | <u>Register Contents</u> | | The address of an 8-byte | | area containing the time | | value | | The address of a 4-byte | | area containing the time | | value | STIMER | TCBT TIRETST TGETCORE |
| .000 | STIMER Macro | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| .001 | <u>Instruction Option</u> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| .010 | TUINTVL indicates the | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| .011 | EINTVL format | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|000 | MICVL of specified | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|001 | DINTVL time interval | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|011 | ITOD | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | TASK | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | WAIT | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | REAL | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DINTVL, MICVL, LTOD | <u>Register Contents</u> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | The address of an 8-byte | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | area containing the time | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | The address of a 4-byte | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | area containing the time | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | value | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Diagram 7.4
TIMER Routine




Diagram 7.4 TTIMER Routine (Module IEAVST00)

| NOTES | ROUTINE NAME | LABEL |
|--|---------------|----------------------------|
| <p>1 The TTIMER routine processes TTIMER macro instructions. The routine calculates the time remaining in a timer interval and optionally cancels that interval. The time remaining is returned to the requester as specified in the macro instruction. If the WAIT parameter was specified in the STIMER macro instruction that established the interval, the interval is also canceled. This routine is a type-2, partially-enabled SVC routine. It is entered from the SVC SLIB after an SVC 46 (TTIMER SVC) is issued.</p> <p>2 If the TUINTVL option is specified, the time remaining in the interval is to be returned in register 0 in timer units (the least significant bit = 26.04166 micro-seconds).</p> <p>If the MICVL parameter is specified, the time remaining in the interval is to be returned in the area whose address is specified in register 0. Bit 51 equals 1 microsecond.</p> <p>3 For TASK time intervals:</p> <ul style="list-style-type: none"> • If the TQE is first on the CPU timer queue, the remaining interval equals the value in the CPU timer. • If the TQE is not first on the queue, the remaining interval equals TQEVAL minus INTERVAL plus the value in the CPU timer. INTERVAL is a field in the timer data area. The field contains the amount of time that will have elapsed (when the CPU timer reaches zero) since the first TQE for the current task was put on the CPU timer queue. <p>For WAIT and REAL time intervals:</p> <ul style="list-style-type: none"> • The value in the TOD clock is placed in the IEACLOCK field. This value is subtracted from the TQEVAL field of the requester's TQE to determine the remaining interval. | <p>TTIMER</p> | <p>TSET2A</p> <p>TSET2</p> |




Diagram 7.5 (Steps 1-6) Timer Second-Level Interruption Handler (Module IEAVTI00)

| NOTES | ROUTINE NAME | LABEL |
|--|-------------------|---------------|
| <p>2 The dummy TQE is predefined in the timer data area (IEATPC). It contains a value greater than the maximum allowed user interval. The dummy TQE is scheduled when no other TQEs are on the queue in order to prevent unexpected CPU timer interruptions.</p> | <p>Timer SLIH</p> | |
| <p>3</p> | | <p>TILQTF</p> |
| <p>4 If the TQE belongs to the TSO Driver but TSO is not active, the Timer SLIH exits to the External FLIH.</p> | | |
| <p>5 The TSO Restore routine will complete processing of the TQE after the TSO task is swapped in.</p> | | |
| <p>6</p> | | <p>TIWAIT</p> |

Processing

Diagram 7.5 (Steps 7-8)
Timer Second-Level Interruption Handler




Diagram 7.5 (Steps 7-8) Timer Second-Level Interruption Handler (Module IEAVTI00)

| NOTES | ROUTINE NAME | LABEL |
|--|------------------|--------------------------------------|
| 7 A. | Timer SLIH | TISMFMID |
| C. The paging supervision TQE is used to determine how much paging occurs within a certain time period. The Task Disable routine will set a task nondispatchable if too much paging (thrashing) is being done. | | |
| D. The value in the TOD clock is added to the TQEVAL field of the TQE and placed in TQEVAL. | | TSNQUEUE |
| 8 This is a user's TQE | | NOTUSER |
| 1 The Timer SLIH adds the following page vector table (PVT) fields to the SMF control area (SMCA): | | |
| <u>PVT Field</u> | <u>SMF Field</u> | <u>Field Contents</u> |
| PVTNPOUT | SMCAPGOT | Number of page-outs |
| PVTNPIN | SMCAPGIN | Number of page-ins |
| PVTSPOUT | SMCASPCT | Number of SWAP page-outs |
| PVTSPIN | SMCASPIN | Number of SWAP page-ins |
| PVTNSWAP | SMCAPGNS | Number of regions swapped in and out |
| PVTNPMIG | SMCAPGM | Pages migrated |
| PVTNPEEC | SMCAPGEL | Number of pages reclaimed |
| PVTNRM | SMCAPGNM | Regions migrated |
| The Timer SLIH also places the time of day that the 10-minute TQE expired in the field SMCATEXP. | | |

Processing

9 Schedule asynchronous exit routines for SMF, job-step timing, wait time expiration, and TSO and user requests (for REAL and TASK timing requests only).

A. To schedule an asynchronous exit for TSO and user requests, convert the TQE to an IRB/IQE and call the Stage 2 Exit Effector. To schedule an asynchronous exit to a Time Limit Expiration routine (IEATLX) for an initiator, create an IRB/IQE and call the Stage 2 Exit Effector.

B. If an initiator's REAL time interval has expired and the installation did not provide a Time Limit Expiration routine, a wait time limit set by the WAIT routine has expired. Abnormally terminate the task with a completion code of X'522'.






Diagram 7.5 (Step 9)
Timer Second-Level Interruption Handler

Output

Input to Stage 2 Exit Effector



Input to ABTERM routine





Diagram 7.5 (Step 9) Timer Second-Level Interruption Handler (Module IEAVTI00)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------------|---------------------------|
| <p>9 A.</p> <p>B. Register 0 contains the address of the TCB to be terminated. This TCE is the subtask of the TCE to which the TQE points. Upon return from ABTERM, the Timer SLIH moves the TQESAV field to the TQEVAL field to restore the time interval in effect when the job step entered the wait state (for debugging purposes). The TQE type is then changed from REAL to TASK.</p> | <p>Timer SLIH</p> | <p>TNJST CHECKSMF</p> |

Diagram 7.6
Timer Enqueue Routine






Diagram 7.7
Timer Dequeue Routine




Diagram 7.7 Timer Dequeue Routine (Module IEAVTI00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------------------|-------|
| <p>1 The TQEVAL field is set to:</p> <p style="padding-left: 40px;">old TQEVAL - INTERVAL + the value in the CPU timer or 0 if the remaining time is negative</p> <p>where:</p> <p style="padding-left: 40px;">"old TQEVAL" contains the requested interval</p> <p style="padding-left: 40px;">INTERVAL is a field in the timer data area that contains the requested interval in the TQE now removed from the head of the queue.</p> <p>4 The requested interval in the TQE must be adjusted to account for any time already elapsed in the interval that was being timed. The CPU timer is set to:</p> <p style="padding-left: 40px;">TQEVAL - INTERVAL + the value in the CPU timer</p> <p>where:</p> <p style="padding-left: 40px;">TQEVAL is the requested interval.</p> <p style="padding-left: 40px;">INTERVAL is a field in the timer data area that contains the interval requested in the TQE now removed from the head of the queue.</p> | <p>Timer Dequeue</p> | |



SECTION 8

Termination

| | |
|--|-----|
| HOW TASKS ARE TERMINATED..... | 521 |
| Normal Termination -- EOT (End of Task)..... | 521 |
| Scheduling Abnormal Termination -- ABTERM..... | 522 |
| Abnormal Termination -- ABEND..... | 522 |
| Dumping Specified Areas of Virtual Storage -- SVCDUMP..... | 523 |
| Dumping Selected Areas of Virtual Storage -- ABDUMP..... | 523 |
| STA Services and ASIR (ABEND/STA Interface Routine)..... | 524 |
| Method of Operation Diagrams for Termination..... | 525 |

The termination routines cancel requests for supervisor operations and free the resources and control blocks associated with a terminating task. The requests and resources include:

- Enqueued resource requests
- Unexpired timer requests
- Incomplete operator communications
- Exclusively used programs in virtual storage
- Exclusively used data sets
- Unshared subpools of virtual storage

The control blocks that are removed from their queues and freed include one or more:

- Task control blocks (TCBs)
- Request blocks (RBs)
- Interruption queue elements (IQEs)
- Supervisor queue elements (SQEs)
- Queue elements (QELs)
- Subpool queue elements (SPQEs)
- Queue control blocks (QCBs)
- Contents directory entries (CDEs)
- Timer queue elements (TQEs)
- Terminal attention exit elements (TAXEs)
- The program interruption element (PIE) for the task, if one exists
- Data extent blocks (DEBs)

There are two types of termination procedures: normal and abnormal. Normal termination occurs when a task is complete; the last program to be executed for the task has completed processing. Abnormal termination occurs when some kind of unrecoverable error, such as an I/O error or program check, has taken place. The task must be terminated to prevent waste of system resources.

Normal and abnormal termination produce different results. Normal termination frees resources only for the completed task

since it has no subtasks. Abnormal termination allows two options: task and step termination. In task termination, only the resources of the failing task and its subtasks are freed. In step termination, the resources used for the entire job step are freed, and, depending on the JCL, the job scheduler ignores later steps of the same job.

The general flow of the termination routines is shown in Diagram 8.1.

NORMAL TERMINATION -- EOT (END OF TASK)

(See Diagram 8.2)

When the last program to be executed for a task ends, it returns control to the Exit routine (SVC 3). The Exit routine branches to EOT (end-of-task) routine to free resources belonging to the terminating task, to schedule an ETXR (end-of-task exit routine) if one is specified, to post an end-of-task ECB (event control block) if one was specified when the task was created, and, if necessary, to ensure a task switch.

In its initial processing, EOT checks to see if the terminating task is in a "must complete" state, or if there are incomplete subtasks of the terminating task. If either abnormal condition exists, EOT forces abnormal termination by calling the ABTERM routine.

EOT dequeues enqueued resources, sets the completion code, and releases resources used by the terminating task. To accomplish these things, the routine does the following:

- Releases the PIE (program interruption element) if one exists.
- Purges unexpired TQEs (timer queue elements).
- Purges TAXEs (terminal attention exit elements).
- Purges operator communication queues.
- Closes data sets.
- Purges asynchronous exits (IQEs). if owned by the terminating task,

- Frees the task's last-executed program (or schedules it for a waiting requestor).
- Purges paging activity and migration.
- Releases loaded programs and the LLE (load list element) associated with each program.
- Purges fixed pages.
- Frees storage acquired for the task, and SPQES (subpool queue elements) owned by the task.
- Dequeues the task's TCB (task control block) from the TCB priority queue.

If an ETXR was specified by the attaching task, EOT schedules it. If an ECB was specified by the attaching task, EOT schedules it for posting. When either an ETXR or ECB was specified, EOT also ensures that a task switch will be made and returns control to the Exit routine. If neither an ETXR nor an ECB was specified, EOT dequeues and frees the TCB and the last RB, frees the LSQA, if owned by the terminating task, ensures a task switch, and passes control to the dispatcher.

SCHEDULING ABNORMAL TERMINATION -- ABTERM

(See Diagram 8.10)

The ABTERM routine schedules abnormal termination for system routines that detect an error but cannot themselves issue an ABEND macro instruction. (See OS/VS Supervisor Services and Macro Instructions for a description of the ABEND macro instruction.) ABTERM also schedules abnormal termination for system routines that wish to terminate a task other than the one they are part of.

ABTERM performs the following major functions:

- Refreshes the CVT address.
- Saves the address of the next executable instruction and the general registers; they are displayed by ABDUMP during ABEND processing.
- Stores the completion code and dump option for ABEND.
- Builds a TIRB (task interruption request block) to cause remaining processing to be done under the TCB specified for termination.
- Schedules abnormal termination of the specified task by initializing an SQE

with the address of an SVC 13 (ABEND) instruction in the CVT.

ABNORMAL TERMINATION -- ABEND

(See Diagram 8.13)

Abnormal termination occurs because of an unrecoverable error, such as an I/O error or program check. It may also be initiated by a system or user program that detects an abnormal condition that could cause program damage or incorrect results. The task whose program or I/O operation has malfunctioned is abnormally terminated because continued executing would waste system resources. Abnormal termination frees the resources for use by other tasks.

The ABEND routine, which performs abnormal termination, may be requested directly or indirectly. The request is direct when a system or user program issues an ABEND macro instruction to terminate the current task. The request is indirect when a system routine, after detecting an abnormal condition, branches to the ABTERM routine. The ABTERM routine schedules the execution of an SVC 13 instruction for the task to be terminated. The SVC 13 instruction, which is executed the next time the task to be terminated is dispatched, causes supervisor-assisted linkage to the ABEND routine.

Abnormal termination allows two options: task and step termination. These are normally user options, specified by an operand of the ABEND macro instruction.

In task termination, only the resources of the current (failing) task and its subtasks are released. This option permits a program belonging to a higher-level task in the job step to either continue or terminate the other tasks of the job step. The current task (the task being terminated) is treated as the top terminating task (the highest-level task in the chain of terminating tasks); the current task and all its subtasks are abnormally terminated.

In step termination, all tasks in the job step are terminated. The job-step task is treated as the top terminating task; the chain of terminating tasks originates with this task. Task termination of the job-step task, the highest-level task in the job step, produces the same result as a step termination.

If the failing task has issued a STAE macro instruction or was attached with the STAI option, the ABEND routine passes control to the ABEND/STAI Interface routine (ASIR). The STAE/STAI exit routine specified by the requester is then given control

by the requester is then given control ASIR. See OS/VS Supervisor Services and Macro Instructions for a description of the STAE macro instruction.

The following critical system tasks have STAR (System Task ABEND Recovery) routines which receive control from ASIR if the critical system task fails:

- Communications task
- Master scheduler task
- System error task
- IORMS (I/O Recovery Management Support) task

The STAR routines attempt recovery by specifying that the system task on whose behalf they are processing be retried. Both the ABEND and ASIR routines must recognize the failure of a critical system task and must pass control immediately to the appropriate STAR routine.

If the dump option has been selected (either by the user program or the ABTERM routine), the ABEND routine invokes the ABDUMP routine. The ABDUMP routine displays the programs, control blocks, and dynamically acquired storage of the terminating task, its descendants, and its immediate antecedents, including the job-step task.

An error condition may occur during ABEND processing that results in a new request for abnormal termination of the task that is already being terminated. The ABEND routine must be reentered to try to complete termination procedures. Reentering the ABEND routine for the same task is called a recursion. In some instances the ABEND routine expects the possibility of an ABEND failure, and these instances represent valid recursions; the ABEND routine processes the second request using any special handling necessary. Invalid recursions are ABEND failures that were not anticipated. They are considered to be critical errors; the reliability of the system is assumed to be in jeopardy when one occurs. A critical error causes the current task to be set nondispatchable; the job-step task is then scheduled for abnormal termination.

DUMPING SPECIFIED AREAS OF VIRTUAL STORAGE -- SVCDUMP

(See Diagram 8.25)

The SVCDUMP routine is invoked by an SVC 51 which is issued in a SNAP or SDUMP macro instruction. (See OS/VS Supervisor Ser-

vices and Macro Instructions for a description of the SNAP macro instruction.) SVCDUMP can be called only by a program with protection key 0. If a caller's key is not 0, or if the caller requests, SVCDUMP passes control to ABDUMP.

SVCDUMP provides an unformatted dump of any area of virtual storage. If the caller specifies a TCB, the dump is for that task, rather than for the task requesting the dump. The dump is written to tape or disk, and can be printed using the system utility AMDPRDMP. (See OS/VS Service Aids for a description of AMDPRDMP.)

The caller may specify the areas of virtual storage he wishes dumped by providing SVCDUMP with a list of virtual storage addresses or by specifying any or all of the following areas (if the caller specifies no areas to be dumped, SVCDUMP displays all of the following):

- The nucleus.
- SQA (system queue area).
- The region and its LSQA (local system queue area).
- IPA (link pack area) modules associated with the task.

DUMPING SELECTED AREAS OF VIRTUAL STORAGE -- ABDUMP

(See Diagram 8.25)

The ABDUMP routine is invoked by a SNAP macro instruction. The SNAP macro instruction, whose expansion contains an SVC 51, causes the SVC Second-Level Interruption Handler (SVC SLIH) to call the SVCDUMP routine. The SVCDUMP routine checks the ABDUMP parameter list to determine whether a SNAP macro instruction has been issued. If so, the SVCDUMP routine passes control to the ABDUMP routine.

The SNAP macro instruction can be issued by the ABEND routine during abnormal termination, or by a user program at any time. Thus, ABDUMP processing can provide either a formatted abnormal dump or a formatted dynamic dump. The ABEND routine can specify either a SYSUDUMP or a SYSABEND dump. A SYSUDUMP dump consists of major control blocks belonging to the terminating task, its subtasks, and its immediate antecedents. Programs and dynamically acquired storage belonging to the terminating task are also displayed. A SYSABEND dump provides the same information as a SYSUDUMP dump with the following additions: the nucleus, LSQA (local system queue area), SQA

(system queue area), load modules, sub-pool blocks, and the optional GTF (generalized trace facility) trace.

If a dynamic dump is requested (the SNAP macro is issued by a user program), the storage areas to be dumped are specified by the operands of the SNAP macro. (See OS/VS Supervisor Services and Macro Instructions for information on how to obtain a dump.)

The use of the ABDUMP routine is restricted to tasks that do not have job-step tasks within their subtask structure at entry to ABDUMP processing. If a task has a subtask that is a job-step task, control is returned immediately to the caller.

STA SERVICES AND ASIR (ABEND/STA INTERFACE ROUTINE)

(See Diagram 8.42)

The STA Services and ASIR routines allow a user's abnormal-end exit routine to analyze errors before abnormal termination proceeds, and if possible, to schedule a retry of a failing routine.

The STA Services routine is invoked by an SVC 60 issued in a STAE macro instruc-

tion or by the ATTACH service routine when the ATTACH macro has been issued with the "STAI=" operand. The routine creates, cancels, or overlays an SCB (STA control block) on a task's queue of SCBs, to serve as a means of communication between the STA Services, ABEND, and ASIR routines.

There are three kinds of SCBs:

- A STAE SCB (there can be several on an SCB queue) specifies an exit routine to receive control when its associated task terminates abnormally.
- A STAI SCB (there can be several on an SCB queue) specifies an exit routine (specified by the attaching task) to receive control when the attached task terminates abnormally.
- A STAR SCB (there can be only one STAR on the SCB queue) specifies an exit routine to receive control when a critical system task fails, but it receives control only after STAE and STAI exit routines have been tried. All permanent system tasks except the paging supervisor have STAR SCBs.

Index to Diagrams by Module Name for Termination

| Module Name | Diagram Number(s) | Module Name | Diagram Number(s) |
|-------------|-------------------|-------------|-------------------|
| IEAVAB00 | 8.10--8.12 | IEAVAD31 | 8.39 |
| IEAVAD00 | 8.26 | IEAVAD51 | 8.40 |
| IEAVAD01 | 8.27 | IEAVAD71 | 8.41 |
| IEAVAD02 | 8.28 | IEAVET00 | 8.2--8.9 |
| IEAVAD03 | 8.29 | IEAVSTA0 | 8.43 |
| IEAVAD05 | 8.30 | IEAVTM00 | 8.14--8.17, 8.24 |
| IEAVAD06 | 8.31 | IEAVTM01 | 8.18, 8.19 |
| IEAVAD07 | 8.32 | IEAVTM02 | 8.20, 8.21 |
| IEAVAD08 | 8.33 | IEAVTM03 | 8.22, 8.23 |
| IEAVAD0A | 8.34 | IEAVTM04 | 8.20 |
| IEAVAD0B | 8.35 | IEAVTM0B | 8.44--8.46 |
| IEAVAD0C | 8.36 | IEAVTM0C | 8.46, 8.47 |
| IEAVAD0D | 8.37 | | |
| IEAVAD11 | 8.38 | | |

Diagram 8.0
Termination
Visual Table of Contents





Diagram 8.1
Overview of Termination



**Diagram 8.2
Overview of EOT Routines**




Diagram 8.3 (Steps 1-5E)
EOT Mainline Processing




Diagram 8.3 (Steps 1-5E) EOT Mainline Processing (Module IEAVET00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| 1 TCBFLGS, set with TCBFJMC, or TCBFSMC means that this task is in must-complete status. | ECT | |
| 2 TCEQEL, when set, means the terminating task is enqueued on resources. (See "Section 3: Task Supervision" for information on the ENQ Manual Purge routine.) | | |
| 3 TCBELTC is the subtask pointer. It should contain 0. | | ERENQ |
| 4 The task that attached the terminating task checks the completion code to determine the subtask's status, but only if the terminating task was attached with the ECB or ETRX operand. | | |
| 5 A. ETCLOSE issues a GETMAIN request for a CLOSE parameter list and issues a CLOSE macro instruction for each data set on the TCEDEB queue. TCEPIE contains the address of the PIE, or 0 if there is no PIE. It is set by the SPIE routine. | | |
| B. A TQE represents a request for a timer interval that has not expired. | | |
| C. TCBFA, when set, means the task has abnormally terminated, in which case the WTOR purge is bypassed now and performed later by AEEND. The WTOR Purge routine requests the operator to cancel outstanding replies to messages from this task. | | |
| For further information about the WTOR Purge routine, see <u>OS/VS Job Management Logic</u> . | | |
| E. TCEDEB contains the address of the first DEB (data extent block). The DEB queue contains pointers to all DCBs for a task. | | |




Diagram 8.3 (Steps 5F-9) EOT Mainline Processing (Module IEAVET00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|-------|
| <p>5 F. The Dequeue IQE subroutine removes any IQEs (inter- ruption queue elements) belonging to the terminating task that have not yet been scheduled. After reg- isters have been saved the asynchronous exit queue is located (FLCAEQJ) and the first IQE is obtained. If there are no IQEs, execution continues at label DONE1. If the IQE is for the terminating task, it is dequeued; otherwise, the next IQE is obtained. After each IQE has been dequeued, a test is made to determine whether the last IQE has been dequeued (FLCAEQK). If not, the next IQE is obtained; if yes, a check is made to ensure that the pointer to the last IQE is correct. Registers are restored and control returns to EOT Mainline processing.</p> | IEADQIQE | ETDQ |
| | IEADQIQE | ETDQ |
| | IEADQIQE | ETDQ |
| | IEADQIQE | DONE1 |
| <p>G. If graphic devices are not included in the system, the Graphics EOT routine immediately returns to EOT.</p> | EOT | |
| <p>For further information about the Graphics EOT routine, see <u>OS/VS Graphics Access Method Logic</u>.</p> | | |
| <p>L. On return from the Release Storage subroutine, register 3 is reset to the address of the CVT in case the address was destroyed.</p> | | |
| <p>6 TCBFIGS, when set with TCBFETXR, means an FTXR is requested.</p> | | |
| <p>7 POST can be entered in two places:</p> | | |
| <p>A. If the ECB is for a job-step task, entry point IGC002+6 is used.</p> | | |
| <p>B. If the ECB is not for a job-step task, entry point IEAOPT02 is used to cause validity checking.</p> | | |
| <p>9 Zeroing the new TCB pointer (IEATCBP) indicates to the dispatcher that it must search down the task queue to find the next higher-priority ready task. (The Exit routine frees the RB and branches to the dispatcher.)</p> | | |

Diagram 8.4
Erase TCB Subroutine




Diagram 8.4 Erase TCB Subroutine (Module IEAVET00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>1 IEATCBP+4 contains the address of the current (old) TCB. TCBACK contains the address of the next higher-priority TCB. If the new (IEATCBP) and old (IEATCBP+4) pointers are equal, no higher-priority task is ready. The new TCB pointer is set to 0 as indicated and the old TCB pointer is set equal to TCBACK. If the new and old pointers are not equal, a task switch is already indicated; only the old TCB pointer is set equal to TCBACK. IEATCB0 is set in the flag byte of the old TCB pointer to prevent the dispatcher from saving the floating-point registers.</p> | IEAQERA | |
| <p>2 TCBLTC points to the last attached subtask. If the terminating task is the last attached subtask, TCBLTC in the attaching task must be set to equal the terminating task's preceding same-level subtask (TCBNTC in the terminating task's TCB). If the terminating task is not the last attached subtask, only the subtask chain must be changed: the TCBNTC field of the following subtask must be changed to equal the TCBNTC field of the terminating task.</p> | | |
| <p>4 If the terminating task does not own the LSQA, the TCB is freed from the attaching task's subpool 253. If the terminating task does own the LSQA, the TCB is freed explicitly since it is embedded in the LSQA. It is freed in Step 6 when the LSQA is freed.</p> | | |
| <p>5 TCBSQA, when set, signifies that this task owns the LSQA, which should be freed. If entry is from AEEND, return is made to ABEND. Otherwise, the dispatcher receives control.</p> | | |

Diagram 8.5 (Steps 1-8)
Dequeue TCB Subroutine




Diagram 8.5 (Steps 1-8) Dequeue TCB Subroutine (Module IEAVET00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 TCBSTSK, when set, means that this is a TSO TCB. | IEADQTCB | TSOECT |
| 4 TJBXFST contains the address of the logon TCE. This field is compared with TJBXLST (the last TSO TCB); if the two are equal, only the logon TCB remains -- this is the logon task. TJBXLST needs to be updated only if it points to the terminating task's TCE. | | |
| 5 TJBNEWID, when set, means "assign a new region to this task." | | LOGONXIT |
| 6 | | CNTRELOG |
| 7 For further information about the TSIP routine, see <u>OS/VS2 TSO Control Program Logic</u> . | | |
| 8 The address of the POST routine is obtained from the CVT (CVTOPT01). | | |

Diagram 8.5 (Steps 9-13)
Dequeue TCB Subroutine




Diagram 8.5 (Steps 9-13) Dequeue TCB Subroutine (Module LEAVFT00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 9 | IEADQTCR | RESTORE |
| 10 TCBPTS, when set, means that this task is time-sliced. | | TMSLTSK |
| 11 | | FINETSCE |
| 12 TSFIRST and TSLAST point to the first and last TCBs of a time-slice group. | | CHKFST |
| TCBTCB is the address of the next lower-priority TCB. | | |
| TCBBACK is the address of the next higher-priority TCB. | | |
| 13 The TCBTCB field of the next higher-priority TCB is set to the TCBTCB field of the terminating TCB. The TCBBACK field of the next lower-priority TCB is set to the TCBBACK field of the terminating TCB. If the terminating task is the lowest APG (automatic priority group) task, IEATCBP+4 is set equal to TCBBACK and the high-order byte of IEATCBP+4 is set to X'80'. | | ENDTMSL |

Diagram 8.6
Purge TAXEs Subroutine




Diagram 8.6 Purge TAXEs Subroutine (Module IEAVET00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|---------|
| 1 | IEAKJXP | TAXEPRG |
| 2 TJBXAIQE points to the IQE. It contains a 0 if this is a user exit. | | |
| 3 TJBATTN contains the TJB attention count. | | NOSCHED |
| 5 A. The TAXETCB in each associated TAXE contains the address of the current TCB. | | TAXEFND |
| B. | | SKPDECR |
| C. | | NOACTV |
| 6 There are no subtasks to start if EOT has called this routine. If ABEND is the caller, however, there may be subtasks that still must be dispatched. | | |

Diagram 8.7
Purge Timer Subroutine




Diagram 8.7 Purge Timer Subroutine (Module IEAVET00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------|----------|
| 1 | IEAQPSTM | ETMBSE |
| 2 TCBTME=0 means that there is no TQE. | | SKPTAXPG |
| 3 If bit 0 of TQEFIS is set, the TQE is not on the timer queue. The address of IEAQT00 is obtained from the CVT (CVTQTD00). | | |
| 4 TQESADDR is zeroed to indicate that the save area is freed. The program save area is in subpool 250. TQEs are in subpool 253. | | ETMPREE |
| 5 | | ETQEFR |

Diagram 8.8
Release Loaded Programs Subroutine




Diagram 8.8 Release Loaded Programs Subroutine (Module IFAVET00)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|---------|
| 1 If TCBLLS=0, there are no LLEs. | LEAQAEI | FTLDP |
| <p>2 LLECOUNT=number of load requests for a module.</p> <p>CDUSE and CROLL, viewed as a single field, contain the total number of requests for a module.</p> <p>NIP sets the use count of any fixed link pack area module to 1 so that when EOT decreases the use count, it never reaches 0.</p> <p>Each LLE points to an associated CDE.</p> | | ETCTADJ |
| <p>3 CDHKEEP is a subroutine of the Exit routine.</p> <p>Note: Modules on the job pack area queue are released by the Release Storage subroutine, Diagram 8.9.</p> | | |

Diagram 8.9
Release Storage Subroutine




Diagram 8.9 Release Storage Subroutine (Module IEAVET00)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------|
| <p>1 The job pack area queue must contain at least one CDE. If it does not, Step 1 is bypassed.</p> | IEAQSPET | ETMSLP |
| <p>2 A. TCFESA=0 means that there is no problem program save area. If an ECB or ETXR was specified, the save area is not freed. It must be retained for examination by the attaching task and is freed later by the DETACH routine.</p> | | ETFRST |
| <p>E. Only Subpool storage that is owned by the terminating task is freed. SPQEs are dequeued before the storage occupied by the SPQE is freed.</p> | | ETFSPQE |
| <p>C. Subpool 253 contains the TIRB, the parameter list for CLOSE, and any TAXEs and TQEs of the terminating task.</p> | | ETFAQE |
| <p>If TCBAQE=0, there are no AQEs (allocated queue elements); this step is bypassed.</p> | | |
| <p>Subpools 254 and 244 are automatically freed by FREE-MAIN if the terminating task is the job-step task.</p> | | |

Diagram 8.10
Overview of the ABTERM Routines






Diagram 8.11
ABTERM Prologue




Diagram 8.11 ABTERM Prologue (Module IEAVAB00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 The CVT address at location 16 is refreshed because lower real storage is especially vulnerable to being overlaid.</p> | IEAOPL00 | PROLOGUE |
| <p>2 CVTSEIC is the second exit indicator. If set, the TCB address is obtained from CVTSLID. Otherwise, the current TCB address (IEATCBP+4) is obtained.</p> | | |
| <p>3 IECPEPW, when set, means that an interruption occurred during I/O processing.</p> <p>IEATYPE1 is checked to determine whether the interruption occurred in a type-1 SVC.</p> <p>FLCSVCN contains the SVC number.</p> <p>FLCSCSAV is the register save area.</p> <p>For further information about the IOS Program Interruption Handler, see <u>OS/VS I/O Supervisor Logic</u>.</p> | | IOEXIT |
| <p>4</p> | | PAGEEXIT |
| <p>5</p> | | PCTYPE1 |
| <p>6 Registers from the program check save area are moved into the TCB.</p> <p>If the interruption did not occur in the Wait task, the program check old PSW, the IIC (interruption length code), and the interruption code are saved in the current RB. This information appears later in the ABEND dump.</p> <p>If the interruption occurred in the Wait task, the old PSW cannot be saved because it would overlay the Wait PSW. The IIC and interruption code, if saved, would overlay the floating-point register save area.</p> <p>7 If CVTSEIC is set, the return address is set equal to CVTSERA. If the type-1 switch (IEATYPE1) is set, the return address is set equal to the Type-1 Exit routine. Otherwise, the return address is set with the address of the dispatcher.</p> | | ABSTAT1 |

1 From user and system interruption handlers and SVC routines to schedule a specified task for ABEND




Diagram 8.12 (Steps 1-8A) Mainline ABTERM Processing (Module IEAVAB00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 These routines enter ABTERM at IEAOAB00: External SLIH; Machine Check Handler; user type-1 SVCs; user and system type-2, 3, and 4 SVCs; system routines.</p> | IEAOAB00 | TCBTST |
| <p>2 The internal subroutine, RETCALL, returns to the caller if the return code address points neither to the Type-1 Exit routine or the dispatcher. If the return address points to either the Type-1 Exit routine or the dispatcher, RETCALL checks the type-1 switch (IEAPTYPE1) in the SVC FLIH. If the switch is set, RETCALL passes control to the Type-1 Exit routine. If it is not set, RETCALL passes control to the dispatcher.</p> | | VALICTCB |
| <p>2 CVTPGSUP contains the address of the paging supervisor. This address is compared with the specified TCB address.</p> | | |
| <p>3</p> | | STAYEREC |
| <p>4 The operator's CANCEL command could request ABTERM processing for a task that has completed normal EOT processing. TCBFC, when set, means the task is complete.</p> | | |
| <p>5 TCBIWAIT, when set, means the task is nondispatchable due to an input wait condition. TCBOWAIT, when set, means the task is nondispatchable due to an output wait condition.</p> | | |
| <p>6 TCBSTABE is the STA recursion flag. If it is set, TCBAETRM is not tested -- this task must be scheduled for ABEND.</p> | | |
| <p>7 TCBAETRM is the ABTERM recursion flag set in Step 9.</p> | | |
| <p>8 TCBOTC contains the address of the originating TCB. It matches the address contained in IEATCBP+4 (current TCB) if the initiator is the caller. TCBJSTCB contains the address of the job-step TCB.</p> | | ACCESS1 |
| <p>After resetting the selected primary nondispatchability flags, the stop count is zeroed. STATUS is then called again to reset the selected secondary nondispatchability flags.</p> | | |
| <p>A. TCBFA, when set, means this task is being abnormally terminated.</p> | | JSTABEND |

Diagram 8.12 (Steps 8B-9D)
Mainline ABTERM Processing




Diagram 8.12 (Steps 8B-9D) Mainline ABTERM Processing (Module IEAVAP00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>8 B. The task may already be in abnormal termination if the operator issued a CANCEL command or the job-step timer expired. If no dump was specified (for example, a CANCEL command without the dump option was issued), all flags that indicate ABEND processing are cleared to give the appearance of a first-time request for termination. The stacking flag in the job-step TCB is reset if TCBFOINP is set.</p> | IEA0AP00 | |
| <p>9 TCBJSTCB contains the address of the job-step TCB.</p> | | ACCESS1 |
| <p>A. TCBABWF is set by ABEND, and means the task is in a wait state. ABEND should not be scheduled because a related higher-level task is already being abnormally terminated. Resources for this task are released as part of the termination processing for the higher-level task.</p> | | ABWAIT |
| <p>B. TCBSTCC=0 means the completion code and dump flag have not yet been saved. The completion code is displayed in the dump as a part of the TCB; it is made available to the attaching task via the ABEND routine, and it is displayed in a GTF trace, if GTF is active.</p> | | SCHEDULE |
| <p>C.</p> | | ABTRMGM |

Diagram 8.12 (Steps 9E-9L)
Mainline ABTERM Processing





Diagram 8.12 (Steps 9E-9L) Mainline APTERM Processing (Module IEA0AB00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---------|
| <p>9 H. TCEABTRM is checked by this routine on recursion. (See Step 7.) TCBFX is set to prevent the scheduling of a user's exit routine for the task by the Stage 3 Exit Effector during dispatcher processing.</p> | IEA0AB00 | |
| <p>I. The task for which a lock is set was probably manipulating critical system queues. ABEND writes a message to the operator to warn that system problems may follow.</p> | | TSTLOCK |
| <p>J.</p> | | SQFINIT |
| <p>K. The Task Switch routine determines whether a higher-priority ready task should be given control when the dispatcher is next entered. The Dispatcher routes control to the SVC 13 instruction pointed to in the SQE built in Step 9F.</p> | | |

Diagram 8.13
Overview of the ABEND Routine








Diagram 8.14 (Steps 1-9) ABEND Initialization Phase (Module IEAVTM00)

| NOTES | ROUTINE NAME | LAEEL |
|---|-----------------------|---------------------|
| 1 Asynchronous exits are prohibited to avoid interruptions. The recursion code is saved and the TCBAECUR field is zeroed out. | Initial-ization Phase | |
| 2 Because GETMAIN requests can be satisfied using the SQA (system queue area), recursions due to insufficient LSQA (local system queue area) storage are prevented. | | |
| 4 If tasks sharing the same LSQA as the task being dumped are nondispatchable due to SVCDUMP processing (TCBNSVC ≠ 0), they are set dispatchable at this time. All tasks represented on the task queue are processed. | | SVCDLOOP SVCDNXT |
| 5 The SVCDUMP flag (CVTSDTRC) is turned off to indicate that the failure occurred during SVCDUMP processing. If the supervisor trace is requested to be started (CVTGRCE = 0), the TRACMASK field is turned on. | | |
| 6 | | NOSVCEMP |
| 7 The completion code saved by ABTERM is stored in the ABEND SVRB FSA. The dummy TIRB (task interruption request block) register save area is copied into the ABEND SVRB register save area. | | ABTRM |
| 8 | | TIRBLOOP |
| 9 The PSW is set to the address of SETADMP (Step 12); control returns to this point after the Exit routine has completed processing. ABEENL registers are saved in the TIRB register save area before exiting. | | NORLTIRB |

Diagram 8.14 (Steps 10-13)
ABEND Initialization Phase




Diagram 8.14 (Steps 10-13) ABEND Initialization Phase (Module IEAVTM00)

| NOTES | ROUTINE NAME | LABEL |
|---|------------------------------|-----------------------------|
| <p>10 After removing the dummy TIRB from the RB queue, the real TIRB is copied into the dummy TIRB. The ABTERM TIRB is then queued onto the RB queue at the location occupied by the real TIRB, which is set inactive. The Stage 2 Exit Effector then queues SQEs (supervisor queue elements) to the AEQS (SQE asynchronous exit queue) queue.</p> | <p>Initial-ization Phase</p> | <p>REALTIRB SQELOOP</p> |
| <p>11 If this entry to ABEND is a recursion (TCBFA = 1), the completion code is saved in the ABEND SVRB. Otherwise, if the completion code is to be saved (TCBSTCC = 0), it is stored in the TCB. The TCBSTCC flag is set to indicate that the completion code in the TCB is not to be overlaid. The completion code is provided in diagnostic messages should a recursion occur.</p> | | <p>NOABTRM RECURS</p> |
| <p>12 If the failure occurred in ABDUMP processing and tasks in the job step have not been set nondispatchable (TCBADMP = 0), execution continues with the ABEND Interface with ASIR (Diagram 8.15).</p> | | <p>SETADMP</p> |
| <p>13 The nondispatchability flag TCBADMP is turned off in the current and job-step TCBs to avoid further entries to STATUS in the event of recursion.</p> | | |

From the ABEND Initialization Phase (8.14)
to determine whether the exit routine is to
receive control




Diagram 8.15 (Steps 1-10) ABEND Interface with ASIR (Module IEAVTM00)

| NOTES | ROUTINE NAME | LABEL |
|--|--|-----------------|
| <p>1 A completion code of 33E indicates that a DETACH macro instruction, specifying the STAE=YES operand, has been issued by the originating task. However, the specified subtask has not completed execution. The TCB33E flag is used by ASIR (ABEND/STA Interface Routine).</p> | <p>ABEND Inter- face with ASIR</p> | |
| <p>2 The three user exits are STAE, STAI, and STAR.</p> | | <p>TSTSTAR</p> |
| <p>4 If the failing (terminating) task is a critical system task, task ID (TCBTID) is greater than 199, ABEND assumes that a STAR exit exists. The STAR exit is for critical system tasks only; it receives control only after any valid STAE/STAI exits have been scheduled. The critical system tasks that have a STAR exit are the master scheduler task, the system error task, the communications task, and the IORMS (I/O Recovery Management Support) task.</p> | | |
| <p>5 GTF (generalized trace facility) performs necessary recovery procedures if a GTF task is failing. (See <u>OS/VS Service Aids</u> for information on GTF.)</p> | | |
| <p>6 If a STA control block does not exist (TCBSTABB = 0), control passes to the Initial Housekeeping Phase (Diagram 8.16).</p> | | |
| <p>8 See <u>OS/VS OLTEP</u> for information on the OLTEP task.</p> | | |
| <p>9 The scheduling of the user exit routine is suppressed if any of the following conditions exist:</p> <ul style="list-style-type: none"> • The DETACH macro instruction was issued for an incomplete subtask (TCCEMPC = X'13E'). • All tasks in the job step are in a 30-minute wait (TCBCMPC = X'522'). • The limit on the SYSOUT DD card has been exceeded (TCBCMPC = X'722'). • The failing task, although a job-step task, is not the highest task in the chain of terminating tasks (TCBNTJS = 1). | | <p>NOCANCEL</p> |
| <p>10</p> | | <p>TSTRECUR</p> |

Diagram 8.15 (Steps 11-14)
ABEND Interface with ASIR




Diagram 8.16 (Steps 1-9)
ABEND Initial Housekeeping Phase

From the ABEND/STA Interface routine (8.44),
the Must-Complete Phase (8.22), or the
ABEND Interface with ASIR (8.15) to purge




Diagram 8.16 (Steps 1-9) ABEND Initial Housekeeping Phase (Module IEAVTM00)

| NOTES | ROUTINE NAME | LABEL |
|--|--|----------------------|
| <p>1 The following flags are initialized for the current (failing) task:</p> <ul style="list-style-type: none"> • TCBFX -- prevent asynchronous exits. • RABEND -- identify the ABEND SVRB in case of a recursion. • TCBAEGM -- set default for GETMAIN requests from the SQA if the LSQA cannot satisfy the request. | Initial House-keeping Phase | |
| <p>2 The internal subroutine ATRB first marks all IQES (interruption queue elements) in the AEQJ (IQE asynchronous exit queue) to be purged. When the AEQJ queue has been exhausted, all SQEs (supervisor queue elements) on the AEQS (SQE asynchronous exit queue) are marked to be purged. IQES and SQES are not purged at this time because they represent status that might be valuable if a SYSABEND dump is provided. These queue elements are dequeued and the associated storage freed after any attempts to provide a dump have been made. Upon completion of SQE processing, the TIRB (task interruption request block) is tested to see if it is active. If the TIRE is not active (RBFACV # 1), control returns to the caller. Otherwise, any SQEs chained to the TIRB are marked to be purged, dequeued from the TIRE SQE queue, and sent to the Stage 2 Exit Effector to be requeued on the AEQS. When all SQES have been processed, the TIRB is dequeued from the TCB RB queue. The TIRB is deactivated to avert an interlock. The TIRE is a serially reusable resource which might currently be in use; the entry to ABEND has made normal completion of its use impossible.</p> | ATRBRTRN ATRBRBEND ATRBRBSPGE ATRBRBRDQ | ATRBMIOE ATRBSQES |
| <p>5 If a PIE exists for the current task, it is freed so that a user SPIE exit routine does not gain control if a program check is encountered during ABEND. A special branch entry (ABBRANCH) into FREEMAIN is used to prevent a recursion, which could result because the PIE is allocated from user storage.</p> | Initial House-keeping Phase | |

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------------------|---------------------|
| <p>6 The top terminating task is the highest-level task in the chain of terminating tasks. If an ABEND macro instruction was specified with the STEP option (TCBCSTEP=1), the top terminating task in the chain is defined by the job-step task (TCBJSTCB); all tasks in the job step are terminated. The completion code is moved from the current TCB into the job-step TCB. If the STEP option has not been specified, the top terminating task is defined by the current (failing) task; all incomplete descendants of this task are terminated. The completion code remains in the current TCB.</p> | Initial House-keeping Phase | TSTSTEP STEPOPT |
| <p>7 The top terminating task is used to allocate storage since storage is requested from subpool 253. If the current task is used, and a STEP option has been specified, the save area would be freed prematurely when storage belonging to each task is purged. The top terminating task is processed last and its storage cannot be freed early.</p> | | GETRECSA |
| <p>8 If the supervisor lock is owned by the failing task, the registers are saved in the recursion save area and the recursion flag (TCBABCUR = X'01') is set during SLKM processing. The recursion flag is cleared upon return from SLKM.</p> | | SUPLKCHK MCMPTST |
| <p>9 If the task failed while operating in either system-must-complete (TCBFSMC = 1), or step-must-complete (TCBFJMC = 1) status, processing continues with the Must-Complete Phase. A task is in must-complete status because it owns critical resources. Other tasks in the system or job step are set nondispatchable while the must-complete task completes processing and frees the critical resources.</p> | | MCTEST |

Diagram 8.16 (Steps 10-16)
ABEND Initial Housekeeping Phase




Diagram 8.16 (Steps 10-16) ABEND Initial Housekeeping Phase (Module IEAVTM00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------------------|-------------------------------|
| 10 The TCB for a critical system task cannot be erased. | Initial House-keeping Phase | SYSTASK |
| 11 The top terminating task is used to find all tasks in the chain. The initial input to the SELECT subroutine is the complement (negative) address of the TCB representing the top terminating task. The SELECT subroutine makes the input address positive and returns to the caller. (The address of the top terminating task's TCB is assumed to be in the ABEND SVRB ESA.) Subsequent entries to the SELECT subroutine require, as input, the address of the last TCB selected. The following order is used to find each TCB after the first one: | SELECT | SELOOP1 SELFIRST SELRET |
| 1. If the task represented by the input TCB has a subtask (TCBLTC), the output is the address of the subtask's TCB. | | SELTEST1 SELSUB |
| 2. If the input TCB address is that of the TCB representing the top terminating task, all tasks in the chain of terminating tasks have been selected, and the output is an address of 0. | | SELLOOP SELLAST |
| 3. If the task represented by the input TCB has a same-level task (TCBNTC), the output is the address of the same-level task's TCB. | | SELTEST2 SELSIS |
| 4. The input consists of the originating task (TCBOTC) of the task represented by the input TCB. Execution then continues with the test for the top terminating task's TCB (point 2). | | SELMOM |
| All eligible tasks are set nondispatchable to prevent the task from using a resource that may be taken by ABEND. | | |
| 12 The new TCB pointer contains the address of the highest-priority TCB; the task represented by this TCB is dispatched next. Because previous processing may have set a task specified as new nondispatchable, ABEND must ensure that the new task is dispatchable. The Task Switch routine is called to transform the next lower-priority task into the new task. | Initial House-keeping Phase | NEWTST NEWLOOP |

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------------------|----------------------|
| 13 The top terminating task found earlier is used to find all tasks in the chain of terminating tasks; the tasks are located in a top-down fashion. If the selected task has completed processing (TCBFC = 1), or is nondispatchable, it is ignored and the next task is selected. | Initial House-keeping Phase | SETUPSLC TSTCOMPL |
| 14 If the selected task is a job-step task other than the top terminating task, processing is required to handle multiple job-step failures. The lowest-level job-step task is terminated first. The SELECT subroutine is called to find all job-step tasks lower than the top job-step task. This processing is only performed if the task is neither complete nor nondispatchable: | | |
| 1. An interface is established with ABTERM (IEAOAB00, Diagram 8.12) to terminate the selected task (using SVC 13) with a completion code of X'10C' and no dump. | | |
| 2. The TCENTJS flag is set in the selected TCB to indicate that a higher-level job-step task is awaiting the abnormal termination of the selected task. | | |
| 3. The current ABEND SVRB is set to point to location TSTSTDSP (Step 24). | | |
| 4. The current task is set temporarily nondispatchable (using STATUS). | | |
| 5. The registers are saved in the current TCB register save area. | | DISPATCH |
| 6. A task switch is ensured by setting the new TCB pointer to 0 if it is the same as the old TCB pointer. | | TASKSW |
| 7. Exit is made to the dispatcher (Diagram 3.17), which passes control to the selected task. The selected task controls the abnormal termination of itself and its subtasks. | | DISPEXIT |
| 15 If the job-step task is terminating and a dump has not been requested (TCECREQ ≠ 1), the ABDUMP-in-progress flag (TCBADINP) is turned off. This processing is necessary because a request for the abnormal termination of a task is stacked if it has a subtask that is providing an abnormal termination dump. The TCBADINP flag setting allows the operator to issue a CANCEL command for a job-step task while its subtask is in ABDUMP processing | | INITFLGS |
| 16 The top TCB flag is turned off because the current TCB may have subtasks that are currently abnormally terminating. | | ERASETOP |

Diagram 8.16 (Steps 17-24)
ABEND Initial Housekeeping Phase




Diagram 8.16 (Steps 17-24) ABEND Initial Housekeeping Phase (Module IEAVTM00)

| NOTES | ROUTINE NAME | LABEL |
|--|-----------------------------|----------|
| 18 If the selected task is a job-step task, the TCBSTACK, TCBFOINP, and TCBADINP flags are not examined. TCBALINP is always set in the job-step TCB if set in a subtask TCB; the TCBSTACK flag is set to indicate that a higher-level task cannot terminate until a lower-level task completes termination processing. Therefore, it is necessary to purge the resources specified in Step 23 even though one of these flags may be set. | Initial House-keeping Phase | OCINPTST |
| 19 If stacking has been requested, the current ABEND request is stacked until the OPEN or CLOSE processing completes. After determining that stacking is required, the STACTCB subroutine performs the following processing: | STACTCB | STACTEST |
| 1. Modifies the ABEND SVRB old PSW so that it points to the section in the STACTCB subroutine that tests for stacking (label STACTEST). | | STACKIT |
| 2. Issues the STATUS SVC instruction to set the current task temporarily nondispatchable (TCBOCAND = 1). | | STACDISP |
| 3. Ensures a task switch by setting the new TCB point to 0 if it is equal to the old TCB pointer. | | STACOUT |
| 4. Saves registers in the current TCB and exits to the Dispatcher (diagram 3.17). | | |
| The current ABEND request must be deferred when a dump data set is being opened. Only one OPEN macro instruction is issued for the dump data set, which remains open for the duration of the job step. If a CLOSI request has been issued, the current ABEND request must be stacked to avoid suspending CLOSE processing. The dump data set is closed only when the job-step task terminates. | | |
| 21 | Initial House-keeping Phase | ADINPTST |
| 22 If a subtask is in OPEN, CLOSE, or ABDUMP processing, the nondispatchability flag is turned off and the next task is selected. No further processing can be performed on the selected task until OPEN, CLOSE, or ABDUMP processing has completed. | | ABWFOFF |

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------------------|----------|
| 23 The following functions are performed for the selected task: | Initial House-keeping Phase | SETFLGS |
| 1. The ABTERM flag to prevent multiple ABEND conditions is turned off (TCBABTRM = 0). | | |
| 2. The valid recursion flag is cleared (TCBABCUR = 0). | | |
| 3. The scheduling of asynchronous exits is prevented (both TCBFX and TCBATT set to 1). | | |
| 4. The MSPURG subroutine is called for each task other than the current task. This subroutine erases entries in the type-1 SVC message table associated with the selected task. | | PGWTOR |
| 5. The WTOR Purge routine is called to purge outstanding messages associated with the selected task. (See OS/VS2 Job Management Logic for information on the WTOR Purge routine.) | | |
| 6. The ATRB subroutine is called to suppress IQES and SQES, and deactivate the TIRB associated with the selected task. | | |
| 7. The paging Termination Interface routine is called to purge all paging activity and second exits for the selected task. Second exits represent asynchronous processing that is performed as a result of the completion of paging activity required because of a FIX or LOAD request. | | |
| 8. The resident Purge I/O routine is called to purge outstanding I/O for the selected task. (See OS/VS I/O Supervisor Logic for information on the Purge I/O routine.) | | |
| After the processing has completed, the SELECT subroutine is reentered to select the next task. The same processing (Steps 14-23) is performed for the next task. | | SELOOP |
| 24 After all tasks have been selected, the top terminating task is tested. A subtask of the top terminating task may have been set nondispatchable in the following situation: Recovery Management Support (RMS) set a task permanently nondispatchable due to a machine error. | | TSTSTDSP |

Diagram 8.17
Mainline ABEND Processing




Diagram 8.18
ABEND Open Phase




Diagram 8.18 ABEND Open Phase (Module IEAVTM01)

| NOTES | ROUTINE NAME | LABEL |
|--|-------------------|--------|
| 1 | Open Phase | OPHASE |
| 2 The OPEN/CLOSE flag is set to ensure that I/O associated with OPEN processing does not get purged as a result of the failure of the originating task. Subsequent entries to ABEND are stacked until OPEN processing has completed. | | |
| 3 Before constructing a DCB, the following processing is performed if the current task is not the job-step task. A GETMAIN macro instruction is issued, immediately followed by a FREEMAIN macro instruction. This ensures that there is an SPQE (subpool queue element) for subpool 250. The job-step TCBMSSB field is updated. A GETMAIN request is issued for 88 bytes of storage in subpool 250. If there is none available, the DCE pointer is set to indicate there will be no dump. Execution continues with Step 8. If storage has been allocated, a preassembled DCE and the appropriate DD name are moved into the allocated area. An internal switch is set to indicate the type of data set - SYSABEND or SYSUDUMP. The system must be enabled during this move. | GETDCB NODMPSW | |
| 4 Because the dump data set remains open for the duration of the job step, the associated control blocks must be queued to the job-step task so they are not purged when a subtask terminates. Any modules loaded by OPEN must remain open for the duration of the job step. A record of all pages fixed by OPEN (FIX ownership elements) is also saved. NOTE: This processing is unnecessary if the current task is the job-step task. | | |
| 5 Before opening the data set, a valid recursion flag (TCBABCUR = X'11') is set and registers are saved in the recursion save area. The valid recursion flag is cleared up on completion of OPEN processing. (See CS/VIS OPEN/CLOSE/EOV Logic for information on the Open routine.) | JSOPEN | |
| 6 This test is made while the system is enabled. If the data set was opened, flags are set to indicate that fact and to identify the dump data set. ABEND also sets a flag (TCBFABOP) in the job-step TCB to indicate if the dump is a SYSABEND or SYSUDUMP dump. This flag is used to determine the format of additional ABEND dumps. | | |
| 7 The following processing is performed if the current task is not the job-step task: 1. The TCBMSSB field is restored in the current task's TCB. 2. Subroutine REQLLE is called to ensure that new programs are queued to the job-step task's load list. 3. The dump data set is dequeued from the current TCB and queued onto the job-step TCB. | | |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------------------|
| 4. The FIX Ownership Element (FOE) Merge routine (Diagram 5.26) of the paging supervisor is called to merge pages fixed during OPEN processing with pages currently fixed by the job-step task. | | |
| 5. The paging supervisor FIX Purge routine (Diagram 5.58) is called to free FOEs queued to the current task. | | |
| 6. The original FOE pointer (TCBFOE) is restored to the current TCB. | | |
| 8 After turning off the nondispatchability flag TCPCAND (using STATUS), RESETHI examines the TCBFT flag in the top terminating task's TCB to determine whether a higher-level task failed and was stacked by ABEND (TCBFT=0). RESETHI sets the current task nondispatchable (STATUS sets the TCBAEWF flag on), ensures a task switch if necessary, and passes control to the dispatcher to effect a restart at the point where processing was suspended. If the TCBFT flag is set, a higher-level task was not stacked. However, if a higher-priority task in the same job step as the current task had been stacked, a task switch could have been indicated as a result of the interface to the STATUS routine. The ABEND SVRE is set to point to the code in the RESETHI subroutine (label RSETST) which tests for a task switch. Control then passes to the dispatcher, which passes control to the higher-priority task. | RESETHI | OPRESTRT |
| 9 The valid recursion flag is cleared (TCBABCUR=0). If the data set was not opened, pointers must be restored before informing the programmer of the error. When the current task is the job-step task, these pointers are not restored. The functions consist of the following: 1. FOEs queued to the current task are freed by the paging supervisor FIX Purge routine. 2. The FOE pointer (TCBFOE) is restored to the current TCB. 3. New and old programs are queued to the current task's load list by REQLLE. A buffer is obtained and a message is constructed informing the programmer of the failure to open the data set. A valid recursion flag (TCBABCUR = X'13') is set during WTO processing. After the message has been written, the valid recursion flag is cleared (TCBABCUR=0), the buffer is freed and the DCE pointer is cleared to indicate that no dump is to be provided. Any tasks that were stacked are now restarted (Step 8). | Open Phase | FIXLLS |
| | | RSETOUT |
| | | OPENMSG |
| | | BYOPMSG NODMPSW |
| 10 If the DEB cannot be located, control enters the ABDUMP Phase at label SETPDMP (Diagram 8.19, Step 10). Otherwise, the ABDUMP Phase is entered at DMPHASE with the address of the dump data set DCB provided. | | DSOPEN |

Diagram 8.19 (Steps 1-5)
ABEND ABDUMP Phase




Diagram 8.19 (Steps 1-5) ABEND ABDUMP Phase (Module IEAVTM01)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|--|
| <p>2 Under the following circumstances, GTF is suspended to minimize changes to the trace:</p> <ul style="list-style-type: none"> • GTF is active (CVTGTFS = 1). • The "in-core" trace was specified with the formatting option (CVTFORM-1). • The current task has not already suspended tracing (TCBGTOFM = 1). • The user requested a SYSABEND dump (TCBFABOP indicates SYSABEND). | ABDUMP Phase | |
| 3 | | EYGTf |
| <p>4 The current ABEND request is stacked if it is awaiting the completion of some event. Allocation for the dump data set is only possible from the LSQA because the dump data set requires a large amount of storage and the SQA is a critical system resource. The ABDUMP-in-progress flag (TCBADINP) is set prior to invoking the ABDUMP routine.</p> | | |
| <p>5 The ABDUMP parameter list is constructed with the appropriate options specified:</p> <ul style="list-style-type: none"> • SYSABEND -- entire dump • SYSUDUMP -- problem-program save areas and system control blocks associated with the problem program. • GTF -- only if a SYSABEND DD was specified, and GTF is active. <p>Prior to issuing the SNAP macro instruction, interruptions are disabled by MODESET, and the valid recursion flag is set (TCBABCUR=X'12'). This flag is cleared upon completion of ABDUMP processing. If ABDUMP processing fails (return code is greater than 0), a message is constructed informing the programmer that the dump failed. The valid recursion flag is cleared and then set (TCBABCUR = X'14') during WTO processing. Upon return from WTO, the valid recursion flag is cleared (TCBABCUR=0), and the message buffer storage acquired earlier is freed (by RMBRANCH). The ABDUMP-in-progress flag (TCBADINP) is turned off in the current and job-step TCBS. Tasks that were stacked are restarted (using RESETHI), asynchronous exits are permitted, and registers are restored before entering cleanup processing (Step 9). (See OS/VS2 Job Management Logic for information on the WTO routine.)</p> | | SNAPCURR DMPMSG AFTAEWTP EYDMPDSP |

Diagram 8.19 (Steps 6-11)
ABEND ABDUMP Phase




Diagram 8.19 (Steps 6-11) ABEND ABDUMP Phase (Module IEAVTM01)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---------------------|
| 6 | ABDUMP Phase | AEDPST |
| 7 The TSLO subroutine selects the lowest-level task in the chain of terminating tasks first. On the initial entry into TSLO, the input consists of the complement (negative) of the top terminating task's TCB address. If the top terminating task has a subtask (TCBLTC), the address of the lowest-level subtask's TCB is the output for the first entry; otherwise, the input TCB address is also the output. For subsequent entries into TSIC, the input consists of the address of the last TCE selected; the selection of the lowest-level task proceeds as follows: | TSLO | TSILOLOOP |
| 1. If the task represented by the input TCB address has a same-level task (TCBNTC), the lowest-level subtask of that task is selected. If the same-level task has no subtasks, then the same-level task is selected and constitutes the output for this entry into TSLO. | | TSLOSTST TSLOSIS |
| 2. If the task represented by the input TCB address does not have a same-level task, the originating task (TCBOTC) of the input task is selected as output from TSLO. | | TSLOEND |
| If the subtask has not been dumped previously, the following processing is performed: | ABDUMP Phase | TSLOMOM |
| 1. The current ABEND request is stacked by the STACTCB subroutine, if necessary. | | |
| 2. The ABDUMP-in-progress flag (TCBADINP) is set in the current and job-step TCBS. | | |
| 3. Registers are saved in the recursion save area and the valid recursion flag is set (TCBABCUR = X'12'). | | |
| 4. ABDUMP is invoked by the SNAP macro instruction. A subtask dump is identified by an ID of 001. | | |
| After ABDUMP processing has been completed, the following functions are performed: | | |
| 1. The valid recursion flag is cleared (TCBABCUR=0). | | |
| 2. TCBFS is set to 1, indicating that the subtask has been dumped. | | |
| 3. The ABDUMP-in-progress flag is turned off. | | |
| 4. Tasks that were stacked are restarted by the RESETHI subroutine. | | |
| 5. The next subtask is selected to be dumped. | | |
| After all subtasks have been dumped, the resources owned by the current task's immediate antecedents are displayed (Step 8). Should ABDUMP processing fail, the message described in Step 5 is constructed and sent to the programmer. | | |

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | |
|--|---|-----------------------|--------------------|-------|--------|-------|--------|-------|---------|-------|----------|-------|-----------|--|
| 8 Only the direct antecedents of the current task which are in the same job step are dumped. The preparations for calling ABDUMP, and the processing after ABDUMP has returned control are similar to that described for a subtask (see Step 7). The resources displayed are the same as for a subtask; the ID for an antecedent is 002. However, the TCBFS flag, indicating that a subtask has been dumped, is not set. If ABDUMP fails, processing continues as in Step 5. The antecedents are selected and processed until the job-step task is encountered; cleanup then begins (Step 9). | ABDUMP Phase | MATRIDMP | | | | | | | | | | | | |
| 9 The following cleanup processing is performed: | | DMPCLEAN | | | | | | | | | | | | |
| 1. The GETMAIN default flag (TCBABGM) is set to allow allocation from the SQA. | | | | | | | | | | | | | | |
| 2. A DEQ macro instruction is issued for the dump data set. | | | | | | | | | | | | | | |
| 3. The valid recursion flag (TCBABCUR) is set to 0. | | | | | | | | | | | | | | |
| 4. The Close Phase is entered. | | CLOPHASE | | | | | | | | | | | | |
| 10 | | SETPDMP | | | | | | | | | | | | |
| 11 IGC1101C is the recursion entry point for module IEAVTM01. From this point, based on the exact TCEABCUR flag setting, control passes to a point subsequent to the location at which the failure occurred. | | | | | | | | | | | | | | |
| | <table border="0"> <tr> <td><u>Recursion Flag</u></td> <td><u>Entry Point</u></td> </tr> <tr> <td>X'11'</td> <td>FIXLLS</td> </tr> <tr> <td>X'12'</td> <td>DMPMSG</td> </tr> <tr> <td>X'13'</td> <td>BYOPMSG</td> </tr> <tr> <td>X'14'</td> <td>AFTADWTP</td> </tr> <tr> <td>X'15'</td> <td>RECTIWTTP</td> </tr> </table> | <u>Recursion Flag</u> | <u>Entry Point</u> | X'11' | FIXLLS | X'12' | DMPMSG | X'13' | BYOPMSG | X'14' | AFTADWTP | X'15' | RECTIWTTP | |
| <u>Recursion Flag</u> | <u>Entry Point</u> | | | | | | | | | | | | | |
| X'11' | FIXLLS | | | | | | | | | | | | | |
| X'12' | DMPMSG | | | | | | | | | | | | | |
| X'13' | BYOPMSG | | | | | | | | | | | | | |
| X'14' | AFTADWTP | | | | | | | | | | | | | |
| X'15' | RECTIWTTP | | | | | | | | | | | | | |

Diagram 8.20 (Steps 1-9)
ABEND Close Phase

From Mainline ABEND (8.17) and the ABEND
ABDUMP Phase (8.19) to erase completed tasks
and close data sets




Diagram 8.20 (Steps 1-9) ABEND Close Phase (Module IEAVTM02)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 The TSLO subroutine is called to select lower-level tasks in the chain of terminating tasks. For all tasks that have completed execution, the Erase TCB subroutine of the End-of-Task (EOT) routine is called to erase the TCB. | Close Phase | GETLOTCB |
| 2 This processing is performed only for incomplete tasks. | | NOTCOMPL |
| 3 | | GTFON1 |
| 4 The selected task is set dispatchable so that closing of each data set can be performed under control of the task that issued the OPEN request. | | |
| 5 The ABEND SVRB is moved to the selected task's RB queue. The resume PSW is set to point to entry point ENTRY2 (see Step 7). Registers are moved from the TCB to the ABEND SVRB. | | |
| 6 Before exiting to the dispatcher, the STATUS SVC is issued to set the current task nondispatchable. A task switch is performed (by the Task Switch routine) to ensure that the new TCB pointer is set to 0 if it was equal to the old TCB pointer. The dispatcher causes the selected task to receive control at entry point ENTRY2. | | DISPAT |
| 7 The EOT Purge Timer subroutine is called to perform the necessary purges. TAXE purges apply only to TSO tasks. | | ENTRY2 |
| 8 Later close processing may require the use of asynchronous exits. | | |




Diagram 8.20 (Steps 10-19) ABEND Close Phase (Modules IEAVTM02 and IEAVTM04)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| 10 The STACTCB subroutine is invoked to a stack ABEND request if required. The OPEN/CLOSE and stacking flags (TCBFOINP and TCBSTACK) should be set so that CLOSE processing is not interrupted. A valid recursion flag (TCBABCUR = X'41') is set during CLOSE processing. (See <u>OS/V5 OPEN/CLOSE/EOV Logic</u> for information on the Close routine.) | Close Phase | TESTDEBS |
| 11 | | SRCHDEBS |
| 12 At this point, IEAVTM04 executes code generated by the IGGIFF02 macro instruction. This code checks for a GAM (graphics access method) DEB, zeros GAM information from UCBS (unit control blocks) associated with GAM DEBs, and issues a FREEMAIN macro instruction to free any TEEs associated with GAM DEBs. For additional information on the IGGIFF02 macro instruction, see <u>OS/V5 Graphics Access Method Logic</u> . | | FORCLOSE |
| 13 | | CLOSEMSG |
| 14 Both the ddname and the DEB address in the DCB must be in real storage. If the Validity Check routine finds the DCB address to be valid, the DCB address is referenced to cause a missing page interruption (page fault). (The system is enabled while referencing the DCB.) The DCB is then tested again to determine whether it has been brought into real storage. | | DCBLOOP |
| 15 If the DEB address in the DCB is equal to the DEB address, the ddname is obtained from the TIOT and moved into the message buffer. Otherwise, the ddname is obtained from the DCE. | | CHKDCB |
| 16 See <u>OS/V5 OPEN/CLOSE/EOV Logic</u> for information on the DEBCHK routine. | | DCELNAM |
| 17 | | FREEDB |
| 18 The following elements are moved into the message buffer: <ul style="list-style-type: none"> • JS or ST (job step or task failure). • DEB address (converted into printable characters). • Completion code from the SVRB (if not 0). The completion code is then zeroed out. • Message length (message text compressed by the Compact subroutine). | | MODDNAME |
| 19 Before issuing the WTO instruction, a valid recursion flag (TCBABCUR = X'42') is set and registers are saved in the recursion save area. After the message has been issued, the recursion flag is cleared and the message buffer is freed. | | AFTCLWTP |

Diagram 8.20 (Steps 20-26)
ABEND Close Phase




Diagram 8.20 (Steps 20-26) ABEND Close Phase (Modules IEAVTM02 and IEAVTM04)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|--|
| 20 If the current task does not require suspension, control passes to entry point ENTRY2 to process the next DEB on the TCDBEB queue. This processing (Steps 7-20) is performed until all DEBs on the current task queue have been processed, at which point the supervisor lock flag is tested (Step 21). | Close Phase | CLORESTR |
| 21 A valid recursion flag (TCBABCUR = X'22') is set during SLKM processing, and cleared upon return from SLKM. | | SPVLKCHK ENQPURG |
| 22 Because purge processing cannot be interrupted, any current ABEND request stacked. The ENQ Manual Purge routine is called to purge resources. (See "Section 3: Task Supervision" for information on the ENQ Manual Purge routine.) A valid recursion flag (TCBABCUR = X'21') is set to intercept the abnormal termination of EXCP when issued to release a shared DASD device, possibly resulting in an I/O error. | | ENQPURGE ENQPG |
| After ENQ processing has been completed, OPEN/CLOSE, stacking, and valid recursion flags are cleared. The RESETI subroutine is called to restart tasks. | | TESTTOP |
| 23 The PRGQ subroutine first dequeues all IQES (interruption queue elements) associated with the current task from the AEQJ (IQE asynchronous exit queue). The high-order byte in the last IQE is set to X'FF' to indicate the end of the queue. After all IQES have been dequeued, all SQES (supervisor queue elements) associated with the current task are dequeued from the AEQS (SQE asynchronous exit queue). The high-order byte in the last SQE is set to X'FF', and control is returned. | PRGQ | PRGQITST PRGQIDQ PRGQSTST PRGQEND |
| 24 If a TCAM task is present (CVTAQAVB) and it is the MCP (Message Control Program), the following processing occurs: | Close Phase | TCAMPOST |
| <ol style="list-style-type: none"> 1. An SVRB is obtained (using GETMAIN). 2. The SVRB is queued to the top of the RB queue. 3. The SVRB is formatted and ABEND's REABEND=0 save area is copied. 4. The resume PSW in the second RB is set to label TSOPOST. 5. Registers are saved in the recursion save area; the valid recursion flag is set (TCBABCUR=X'23'). 6. The input to the TCAM routine is set identical to that produced by the SLIB. 7. An XCTL instruction is issued to pass control to the TCAM routine IEDQOT01, which returns control to label TSOPOST if processing is successful. | | |

| NOTES | ROUTINE NAME | LABEL | | |
|--|---|---|--|-------------------------------|
| Should an error occur during IEDQOT01 processing, or if the MCP task is not present, ABEND tests if TCAM is active (CVTAQAVT). If so, ABEND saves registers in the recursion save area, sets the valid recursion flag (TCBABCUR=X'23'), and issues an SVC 102 instruction to cancel TCAM interpartition Post requests. | Close Phase | TCMACTV | | |
| If TCAM is neither present nor active, the valid recursion flag is cleared (TCBABCUR=0) before ABEND cancels TSO interpartition Post requests. | | TSOPOST | | |
| See OS/VS TCAM Logic for information on SVC 102. See OS/VS2 TSO Control Program Logic for information on the QTIP routine. | | | | |
| 25 If the current task is the top terminating task, close processing is complete and the Final Housekeeping Phase can be entered. Otherwise, close processing is re-entered to process the lower-level tasks that have not already been processed. | | TSONO | | |
| 26 IGC1401C is the recursion entry point for module IEAVTM04. From this point, based on the exact TCBABCUR flag setting, control passes to a point subsequent to the location at which the failure occurred. | | | | |
| <table border="0"> <tr> <td style="padding-right: 20px;"><u>Recursion Flag</u> X'41'</td> <td><u>Reentry Point</u> A search is first made to find the DEB. If found, the macro instruction is executed to close the data set. If the DEB is not found, a message buffer is obtained from subpocl 253, and the message is issued to the programmer.</td> </tr> </table> | <u>Recursion Flag</u> X'41' | <u>Reentry Point</u> A search is first made to find the DEB. If found, the macro instruction is executed to close the data set. If the DEB is not found, a message buffer is obtained from subpocl 253, and the message is issued to the programmer. | | CLOSFAIL NOEEB NODDNAME |
| <u>Recursion Flag</u> X'41' | <u>Reentry Point</u> A search is first made to find the DEB. If found, the macro instruction is executed to close the data set. If the DEB is not found, a message buffer is obtained from subpocl 253, and the message is issued to the programmer. | | | |
| X'42' | AFTCLWTP | | | |

Diagram 8.21 (Steps 1-7)
 ABEND Final Housekeeping Phase




Diagram 8.21 (Steps 1-7) ABEND Final Housekeeping Phase (Module IEAVTM02)

| NOTES | ROUTINE NAME | LABEL |
|---|----------------------------------|----------|
| <p>1 The lower-level tasks are purged first to eliminate conflicts arising as a result of shared resources.</p> | <p>Final House-keeping Phase</p> | TCBSELOP |
| <p>3 The REMOVEB subroutine is called to purge resources associated with the task's RB queue. The input to REMOVEB consists of the address of the RB that is queued to the ABEND SVRE if the selected task is the current task. Otherwise, the top RB on the ICB RB queue is provided as input. REMOVEB performs the following functions:</p> <ul style="list-style-type: none"> • Makes a serially reusable resource, which is controlled by the RE, available for other tasks. • Purges all resource requests not fulfilled at this time. • Purges control blocks and work areas associated with a module that the RB has requested and which has not been loaded. • Frees storage occupied by the RB, unless the RE is static (REDYN), or is the last RB queued to the current TCB. If the RB is static, the storage cannot be freed because it was not dynamically allocated to the task. If the RB is the last RB for the current task, the storage is needed when the interface to the End-of-Task (EOT) routine is established. <p>(See Chart 8-1 for detailed information on the REMOVEB subroutine.)</p> | | RBADDR0K |
| <p>4 The Release Loaded Programs subroutine purges the necessary loaded programs and control blocks.</p> | | |
| <p>5 The Release Storage subroutine frees the storage allocated to the selected task in its own subpool. In addition, storage in the LSQA and SQA is freed from subpool 253. All STA control blocks are freed from subpool 253.</p> | | SCBPURGE |
| <p>6</p> | | BYSCB |
| <p>7 Upon return from the Dequeue TCB subroutine, the TCBFC flag is set to indicate that the task has completed processing.</p> | | TCBERASE |

Diagram 8.21 (Steps 8-14)
ABEND Final Housekeeping Phase




Diagram 8.21 (Steps 8-14) ABEND Final Housekeeping Phase (Module IEAVTM02)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | |
|--|---|-----------------------|----------------------|-------|-------|-------|---------|-------|---------|--|
| 8 The Erase TCB subroutine dequeues the selected TCB and frees the storage occupied by the TCB. The next task is then selected and processed (Step 1). | Final House-keeping Phase | EOTERASE | | | | | | | | |
| 9 If the current task is a job-step task that is not the highest-level task, a test must be made to determine whether multiple job-step failures have occurred. | | | | | | | | | | |
| 10 ABEND places the completion code in register 15 and exits to the End-of-Task routine. EOT posts the originating task's FCB and/or schedules the originating task's ETXR routine. If neither action was specified when the task was created, EOT erases the current task. | | | | | | | | | | |
| 11 The Dequeue TCB subroutine removes the current task. | | TCBERASE | | | | | | | | |
| 12 The nondispatchability flag (TCBIJSND) was set earlier by ABEND when it was determined that a multiple job-step failure had occurred. At that time it was necessary to stack the higher-level job step until the lower-level job step had been terminated. A task switch is performed if necessary. | | | | | | | | | | |
| 13 If the ABEND SVRB points to the TCB, the Erase TCB subroutine purges the last RB and the TCB of the current task. EOT exits to the Dispatcher, which passes control to the originating task. The originating task then reenters ABEND processing at the point at which it was suspended. Otherwise, the RB queued to the ABEND SVRB is dequeued from the selected task's RB queue. If the RB is not an IRB or TIRB, but is a dynamic RE, FREEMAIN is called to free the RB previously queued to the ABEND SVRB. The next RB (RELINK is then tested. | | FINAL | | | | | | | | |
| 14 IGC1201C is the recursion entry point for module IEAVTM02. From this point, based on the exact TCBCUR flag setting, control passes to a point subsequent to the location at which the failure occurred. | | | | | | | | | | |
| | <table> <thead> <tr> <th><u>Recursion Flag</u></th> <th><u>Reentry Point</u></th> </tr> </thead> <tbody> <tr> <td>X'21'</td> <td>ENQPG</td> </tr> <tr> <td>X'22'</td> <td>ENQPURG</td> </tr> <tr> <td>X'23'</td> <td>TSOPOST</td> </tr> </tbody> </table> | <u>Recursion Flag</u> | <u>Reentry Point</u> | X'21' | ENQPG | X'22' | ENQPURG | X'23' | TSOPOST | |
| <u>Recursion Flag</u> | <u>Reentry Point</u> | | | | | | | | | |
| X'21' | ENQPG | | | | | | | | | |
| X'22' | ENQPURG | | | | | | | | | |
| X'23' | TSOPOST | | | | | | | | | |

Chart 8-1 (page 1 of 2). REMOVE RB Subroutine





Chart 8-1 (page 2 of 2). REMOVERB Subroutine



From the ABEND Initial Housekeeping Phase (8.16) to process tasks that failed while in must-complete status





Diagram 8.22 ABEND Must-Complete Phase (Module IEAVTM03)

| NOTES | ROUTINE NAME | LABEL |
|---|---------------------|---|
| <p>1 The CRITPURG subroutine calls the following routines to purge resources for the current task:</p> <ol style="list-style-type: none"> 1. Termination Interface (Diagram 5.57) -- purge paging activity. 2. Purge I/O -- purge I/O activity. 3. WTOR Purge -- purge WTOR requests. <p>Before calling SVCDUMP to take a system dump, a valid recursion flag (TCBABCUR = X'34') is set. If the SVCDUMP routine is unsuccessful (return code ≠ 0), a valid recursion flag is again set (TCBABCUR = X'35'), and a message buffer is allocated from subpool 253. After the message text has been built by the internal subroutine BLDMSG, a WTO instruction is issued indicating that the SVCDUMP routine failed to provide a dump. The buffer storage is then freed, recursion flags are cleared, and execution continues.</p> | CRITPURG | CRITDUMP CRITMSG CREAFWTO CRITEND |
| <p>2 The message buffer is obtained from subpool 253 by the RMBRANCH routine; the message text is built by the BLDMSG subroutine. A valid recursion flag (TCBABCUR = X'31') is set across WTO processing; it is cleared upon completion of processing.</p> | Must-Complete Phase | EYENQOPM |
| <p>3 Because the current task may have issued more than one ENQ request, it is necessary to isolate all resources allocated as a result of each separate request. However, since there can be only a single resource allocated on a RESERVE request, it is not necessary to try to group RESERVE requests. The MCQEL subroutine is called to locate must-complete QELs for the current task. After a must-complete QEL is located, the ENQ request ID is saved to identify the request. The MCQEL subroutine is invoked again to find additional must-complete QELs that have the same ENQ ID and for which a STATUS SVC instruction has been issued. The STATUS SVC instruction is issued to establish the must-complete environment; the QELSTAT flag is set in one of the QELs to indicate that all resources requested have been allocated and the must-complete environment has been established as a result of that request. If a message is issued to the programmer, a valid recursion flag (TCBABCUR = X'33') is set during WTO processing; it is cleared upon completion of processing. (See Chart 8.2 for detailed information on the MCQEL subroutine.)</p> | | ISOLAQEL SAVEID TESTSVC ERRMSG AFERRMSG |

| NOTES | ROUTINE NAME | LABEL |
|---|-------------------------------|---|
| <p>4 For each must-complete resource owned by the current task, the ENQMSG subroutine is called to flag the QEL as processed (QELABEND), and determine whether the resource is critical (using WTOR). The ENQMSG subroutine sets the valid recursion flag (TCBABCUR = X'36') for WTOR processing, and clears it upon completion of WTOR processing. If the resource is considered noncritical, the nondispatchability flags are turned off so that a later entry into the ENQ Manual Purge routine causes the resource to be released. A critical resource is flagged as permanently unavailable, and any tasks with outstanding requests for that resource are scheduled for abnormal termination using ABTERM. Any tasks requesting unconditional use of the resource are abnormally terminated by the ENQ Manual Purge routine. The must-complete environment can be eliminated only if all resources associated with the request that established the environment are released. Regardless of whether the resource is critical, the MCQEL subroutine is invoked to select the next must-complete QEL with the same ENQ ID. If a step resource is queued with the SMC = STEP option, the resource is automatically released and the associated job step is abnormally terminated. A STEP resource does not represent a threat to system integrity. A message is issued to the programmer to inform him that the resource was released. A valid recursion flag (TCBABCUR = X'32') is set during WTO processing and cleared upon return.</p> | ENQMSG Must-Complete Phase | ISSUEMSG ENQMCRIT RESETCM TSTRESRV TSTSTEP AFTMCWTP TESTDONE TERMTCB |
| <p>5 After all must-complete resources have been defined as critical or noncritical, the current task is examined to determine whether it still controls any must-complete resources. If yes, any other tasks (except ISO "out-of-core" users) queued to use the must-complete resource are scheduled for abnormal termination. The resource is flagged as unavailable and the Critical Error Phase is entered to set the current task's job step permanently nondispatchable.</p> | | |
| <p>6 The current task could still be operating in a must-complete state if the task issued its own STATUS SVC instruction.</p> | | |
| <p>8</p> | | MCSYSXIT |

Chart 8-2. MCQEL Subroutine





From ABEND to process a must-complete or critical system task




Diagram 8.23 (Steps 1-8) ABEND Critical Error Phase (Module IEAVTM03)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | |
|---|------------------------|------------------------------|-----------------------|---------|-----------|---------|-----------------|---------|------------|----------|---------|---------|--|---|
| <p>1 All tasks on the task priority queue are checked to determine whether they are in the same job step as the terminating task.</p> | Critical Error Phase | QUIJSPTR | | | | | | | | | | | | |
| <p>2 The following resources are purged for each task selected:</p> <ol style="list-style-type: none"> 1. Entries in the type-1 SVC message table (MSPURG subroutine). 2. Paging activity (Termination Interface routine). 3. Outstanding I/O activity (Purge I/O routine). 4. Asynchronous exit queues (PRGQ subroutine). 5. Outstanding WTOR requests (WTOR Purge routine). 6. Queued resources (ENQ/DEQ routine). <p>The valid recursion flag (TCBABCUR = X'E1') is set during the processing of the last five routines. Should the processing of any routine result in a recursion, ABEND is reentered at the following points:</p> <table border="0" data-bbox="1144 665 1585 779"> <tr> <td><u>Routine failing</u></td> <td><u>Reentry point</u></td> </tr> <tr> <td>Termination Interface</td> <td>QUIPGIO</td> </tr> <tr> <td>Purge I/O</td> <td>QUIPRGQ</td> </tr> <tr> <td>PRGQ subroutine</td> <td>QUIWTOR</td> </tr> <tr> <td>WTOR Purge</td> <td>QUIENQPG</td> </tr> <tr> <td>ENQ/DEQ</td> <td>QUISLKM</td> </tr> </table> | <u>Routine failing</u> | <u>Reentry point</u> | Termination Interface | QUIPGIO | Purge I/O | QUIPRGQ | PRGQ subroutine | QUIWTOR | WTOR Purge | QUIENQPG | ENQ/DEQ | QUISLKM | | <p>QUIPAGE</p> <p>QUIPGIO</p> <p>QUIPRGQ</p> <p>QUIWTOR</p> <p>QUIENQPG</p> |
| <u>Routine failing</u> | <u>Reentry point</u> | | | | | | | | | | | | | |
| Termination Interface | QUIPGIO | | | | | | | | | | | | | |
| Purge I/O | QUIPRGQ | | | | | | | | | | | | | |
| PRGQ subroutine | QUIWTOR | | | | | | | | | | | | | |
| WTOR Purge | QUIENQPG | | | | | | | | | | | | | |
| ENQ/DEQ | QUISLKM | | | | | | | | | | | | | |
| <p>3 A valid recursion flag (TCBABCUR = X'E1') is set during WTO processing. If a failure occurs, ABEND is reentered at QUITSCUR (Step 4).</p> | | QUISLKM | | | | | | | | | | | | |
| <p>4</p> | | QUITSCUR | | | | | | | | | | | | |
| <p>5 A valid recursion flag (TCBABCUR = X'E1') is set during HOOK processing. If a failure occurs, ABEND is reentered at QUINXTCB (Step 6).</p> | | QUIGTFON | | | | | | | | | | | | |
| <p>6 A valid recursion flag (TCBABCUR = X'E1') is set during HOOK processing. If a failure occurs, ABEND is reentered at QUIMSG (Step 7).</p> | | QUINXTCB | | | | | | | | | | | | |
| <p>7 The storage for the message buffer is allocated from subpool 253. Valid recursion flags (TCBABCUR = X'E1') are set during GETMAIN/FREEMAIN and WTO processing. After issuing the message, the buffer is freed. If a failure occurs, ABEND is reentered at QUIMSGF.</p> | | <p>QUIMSG</p> <p>QUIMSGF</p> | | | | | | | | | | | | |

Diagram 8.23 (Steps 9-16)
ABEND Critical Error Phase





Diagram 8.23 (Steps 9-16) ABEND Critical Error Phase (Module IEAVTM03)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | | | |
|--|----------------------------|----------------------------------|-------|----------|-------|----------|-------|----------|-------|---------|-------|----------|-------|----------|--|--|
| <p>9 If a task switch is necessary, it is performed by the Task Switch routine. Control then passes to the dispatcher to dispatch a new task.</p> | Critical Error Phase | QUIESOUT | | | | | | | | | | | | | | |
| <p>10 The SVRB cannot be purged because other routines might need to refer to it.</p> | | | | | | | | | | | | | | | | |
| <p>11 Processing for the job step associated with the current task is halted if the task is in most-complete status. It is not necessary to provide a dump because it was attempted in the Must-Complete Phase.</p> | | | | | | | | | | | | | | | | |
| <p>12 A valid recursion flag (TCBABCUR = X'E1') is set during SVCDUMP processing. If the dump failed, a message is constructed and sent to the programmer indicating the failure. A valid recursion flag (TCBABCUR=X'E1') is set during WTO processing. The message buffer is freed upon issuing the WTO. If SVCDUMP processing results in a recursion, ABEND is reentered at INVAFDMP. If WTO processing fails, ABEND is reentered at INVAFWTC.</p> | | INVVDUMP INVAFDMP INVAFWTO | | | | | | | | | | | | | | |
| <p>13</p> | | INVTSJST | | | | | | | | | | | | | | |
| <p>15 Before exiting to the dispatcher, a task switch is ensured. The dispatcher then effects the abnormal termination of the job step.</p> | | INVDISP | | | | | | | | | | | | | | |
| <p>16 IGC3301C is the recursion entry point for module IEAVTM03. From this point, based on the exact TCBABCUR flag setting, control passes to a point subsequent to the location at which the failure occurred.</p> | | | | | | | | | | | | | | | | |
| <table border="0"> <thead> <tr> <th data-bbox="1136 792 1297 813"><u>Recursion Flag</u></th> <th data-bbox="1318 792 1465 813"><u>Reentry Point</u></th> </tr> </thead> <tbody> <tr> <td data-bbox="1136 813 1213 834">X'31'</td> <td data-bbox="1318 813 1409 834">BYENQOPM</td> </tr> <tr> <td data-bbox="1136 834 1213 855">X'32'</td> <td data-bbox="1318 834 1409 855">APIMCWTP</td> </tr> <tr> <td data-bbox="1136 855 1213 876">X'33'</td> <td data-bbox="1318 855 1409 876">AFERRMSG</td> </tr> <tr> <td data-bbox="1136 876 1213 898">X'34'</td> <td data-bbox="1318 876 1398 898">CRITMSG</td> </tr> <tr> <td data-bbox="1136 898 1213 919">X'35'</td> <td data-bbox="1318 898 1409 919">CREAFWTO</td> </tr> <tr> <td data-bbox="1136 919 1213 940">X'36'</td> <td data-bbox="1318 919 1409 940">ENQMCRIT</td> </tr> </tbody> </table> | <u>Recursion Flag</u> | <u>Reentry Point</u> | X'31' | BYENQOPM | X'32' | APIMCWTP | X'33' | AFERRMSG | X'34' | CRITMSG | X'35' | CREAFWTO | X'36' | ENQMCRIT | | |
| <u>Recursion Flag</u> | <u>Reentry Point</u> | | | | | | | | | | | | | | | |
| X'31' | BYENQOPM | | | | | | | | | | | | | | | |
| X'32' | APIMCWTP | | | | | | | | | | | | | | | |
| X'33' | AFERRMSG | | | | | | | | | | | | | | | |
| X'34' | CRITMSG | | | | | | | | | | | | | | | |
| X'35' | CREAFWTO | | | | | | | | | | | | | | | |
| X'36' | ENQMCRIT | | | | | | | | | | | | | | | |

From the Initial Housekeeping Phase (8.16)
to process the recursion and reenter ABEND
if possible




• Diagram 8.24 ABEND Recursion Phase (Module IEAVTM00)

| NOTES | ROUTINE NAME | LABEL | | | | | | | | | | | | | | | | | | |
|---|----------------------------|--|-----------------------|-------|----------|--------|---------------|----------|----------|---------------|----------|----------|-------------------------|----------|----------|---------------|----------|----------|--|--|
| <p>2 If an error condition occurs during ABEND processing which leads to a new request for abnormal termination of the task already being terminated, ABEND is re-entered. This reentry (recursion) is scheduled so that ABEND can attempt to complete termination procedures. If ABEND anticipates this reentry, and has steps to deal with it, the recursion is considered valid (see Table of Valid ABEND Recursions). If the recursion is unexpected, it is considered invalid (the saved recursion code = 0); the Critical Error Phase is entered.</p> | Recursion Phase | | | | | | | | | | | | | | | | | | | |
| 3 | | INVRECUR | | | | | | | | | | | | | | | | | | |
| 8 No RBs are purged until the eleventh or subsequent recursion, then all SVRBs existing between the current ABEND SVRB and the previous ABEND SVRB are dequeued and their storage freed. This is done to minimize the amount of queue space required by ABEND. | | VALIDREC | | | | | | | | | | | | | | | | | | |
| 9 Asynchronous exits were allowed prior to the recursion and prevented because of the recursion. The TCEABCUR field is reset with the saved recursion code. | | NOPURGES | | | | | | | | | | | | | | | | | | |
| 10 Depending on the TCBABCUR flag setting, ABEND is initially reentered at the following recursion entry points: | | | | | | | | | | | | | | | | | | | | |
| <table border="1"> <thead> <tr> <th>TCBABCUR</th> <th>Module</th> <th>Recursion Entry Point</th> </tr> </thead> <tbody> <tr> <td>X'01'</td> <td>IEAVTM00</td> <td>MCTEST</td> </tr> <tr> <td>X'11' - X'15'</td> <td>IEAVTM01</td> <td>IGC1101C</td> </tr> <tr> <td>X'21' - X'25'</td> <td>IEAVTM02</td> <td>IGC1201C</td> </tr> <tr> <td>X'31' - X'36', X'E1'</td> <td>IEAVTM03</td> <td>IGC3301C</td> </tr> <tr> <td>X'41' - X'42'</td> <td>IEAVTM04</td> <td>IGC1401C</td> </tr> </tbody> </table> | TCBABCUR | Module | Recursion Entry Point | X'01' | IEAVTM00 | MCTEST | X'11' - X'15' | IEAVTM01 | IGC1101C | X'21' - X'25' | IEAVTM02 | IGC1201C | X'31' - X'36', X'E1' | IEAVTM03 | IGC3301C | X'41' - X'42' | IEAVTM04 | IGC1401C | | |
| TCBABCUR | Module | Recursion Entry Point | | | | | | | | | | | | | | | | | | |
| X'01' | IEAVTM00 | MCTEST | | | | | | | | | | | | | | | | | | |
| X'11' - X'15' | IEAVTM01 | IGC1101C | | | | | | | | | | | | | | | | | | |
| X'21' - X'25' | IEAVTM02 | IGC1201C | | | | | | | | | | | | | | | | | | |
| X'31' - X'36', X'E1' | IEAVTM03 | IGC3301C | | | | | | | | | | | | | | | | | | |
| X'41' - X'42' | IEAVTM04 | IGC1401C | | | | | | | | | | | | | | | | | | |
| Based on the exact TCEABCUR flag setting, control passes from this recursion entry point to a point subsequent to the location at which the failure occurred. | | | | | | | | | | | | | | | | | | | | |
| <u>TABLE OF VALID ABEND RECURSIONS</u> | | | | | | | | | | | | | | | | | | | | |
| TCBABCUR | Routine that failed | Processing that failed | | | | | | | | | | | | | | | | | | |
| X'01' | Initial Housekeeping Phase | WTO processing to inform the operator of the failure of the task while it owned the supervisor lock. | | | | | | | | | | | | | | | | | | |
| X'11' | Open Phase | OPEN processing for the dump data set. | | | | | | | | | | | | | | | | | | |
| X'12' | ABDUMP Phase | ABDUMP processing. | | | | | | | | | | | | | | | | | | |
| X'13' | Open Phase | WTO processing to inform the programmer of a failure during OPEN processing for the data set. | | | | | | | | | | | | | | | | | | |
| X'14' | ABDUMP Phase | WTO processing to inform the programmer of the failure to provide an abnormal termination dump. | | | | | | | | | | | | | | | | | | |

| NOTES | ROUTINE NAME | LABEL |
|---------------------------|--|-----------------|
| X'15' Mainline ABEND | WTP processing to inform the programmer of all entries in the type-1 SVC message table (MSGPHASE subroutine). | Recursion Phase |
| X'21' Close Phase | I/O error received in the release of a shared DASD device. | |
| X'22' Close Phase | WTO processing to inform the operator of the failure of the task while it owned the supervisor lock. | |
| X'23' Close Phase | TCAM processing. | |
| X'24' Close Phase | SVC Dump failed. | |
| X'25' Close Phase | WTO indicating SVC Dump Failure failed. | |
| X'31' Must-Complete Phase | WTO processing to inform the programmer that the task failed while in system or step must-complete status. | |
| X'32' Must-Complete Phase | WTO processing to inform the programmer that a must-complete resource was released since it was defined as a step resource instead of a system resource. | |
| X'33' Must-Complete Phase | WTO processing to inform the programmer that even though a task is in must-complete status, there are no more must-complete resources allocated to the task. | |
| X'34' Must-Complete Phase | SVCDUMP processing (CRITPURG subroutine). | |
| X'35' Must-Complete Phase | WTO processing to inform the programmer of the failure of a SVCDUMP to provide a dump. | |
| X'36' Must-Complete Phase | WTO/WTOR processing to determine whether a must-complete resource is critical (ENQMSG subroutine). | |
| X'41' Close Phase | CLOSE processing for user data sets. | |
| X'42' Close Phase | WTO processing to inform the programmer of the failure to close data sets. | |

| NOTES | ROUTINE NAME | LABEL |
|---|-------------------------|-------|
| <p>X'E1' Critical Error Phase</p> <p>Processing connected with one of the following routines failed:</p> <ul style="list-style-type: none"> • Termination Interface routine -- purge of paging activity. • Purge I/O routine -- purge of I/O. • PRGQ subroutine -- purge of asynchronous exit queues. • WTOR Purge routine -- purge of WTOR requests. • ENQ/DEQ routine -- purge of queued resources. • WTO routine -- attempting to inform the operator of a task failure while owning the supervisor lock. • WTO routine -- attempting to inform the programmer that a task was halted. • HOOK processing for GTF. | Recur- sion Phase | |

**Diagram 8.25
Overview of the SVC DUMP
and ABDUMP Routines**



From SVC SLIH (2,3) (after an SVC 51 has been issued by a SNAP or SDUMP macro) to build a dump dataset




Diagram 8.26 (Steps 1-6) SVCDUMP Routine (Module IEAVAD00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 Before referencing the parameter list, it is checked to determine whether it is in real storage. If it is not, to avoid paging errors, MODESET is called to enable the system. The parameter list is referenced to have it paged in; MODESET is called again to disable the system.</p> | SVCDUMP | DMPLRA |
| <p>1 RBOPSW contains the caller's key. Only key 0 callers can use SVCDUMP; all others must use ABDUMP.</p> | | DMPSNAPP |
| <p>2 CVTDMPLK, when set, means that SVCDUMP is in progress.</p> | | |
| <p>3 CVTSDTRC is set to indicate that SVCDUMP has deactivated the trace. CVTTRACE contains a branch instruction; to deactivate the trace, a NOP instruction is inserted. TCBDAR, when set, means that SVCDUMP is in progress for this TCB.</p> | | |
| <p>4 If Flag 2 indicates a console dump, CDNAME is checked. It must contain "IEE60110" to prove that the caller is the Console Dump routine.</p> | | DMPTLSQA |
| <p>5</p> | | DMFCKDC |
| <p>6 The dump data set is invalid under these conditions:</p> <ul style="list-style-type: none"> • It cannot be found. • It is not located on a tape device nor a supported direct access device (SVCDUMP does not support devices 2302, 2303, 2311, or 2321). • The device is offline . • The data set is not open. • The data set is full. | | DMPDCBLK |

Diagram 8.26 (Steps 7-12)
SVCDUMP Routine




Diagram 8.26 (Steps 7-12) SVCDUMP Routine (Module IEAVAD00)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------------------|
| <p>7 At least <u>one</u> of these conditions must specify the dump type:</p> <ul style="list-style-type: none"> • "Dump-all-storage" request (see the parameter list inset) • Storage list address is not 0, but it points to a list of addresses to be dumped • TCB is specified in the parameter list | SVCDUMP | EMPINIT EMPCKPL |
| <p>8 Once the STATUS routine has been entered to set tasks nondispatchable, any error exit must first reset tasks dispatchable for normal completion.</p> | | EMPSORT |
| <p>9</p> | | EMPSETHD |
| <p>10</p> | | EMPADINC |
| <p>11</p> | | EMPERET |
| <p>12 If CVTGTRCE=1, GTF has set the supervisor trace nondispatchable. In this case, CVTTRACE is not reset.</p> | | |

Diagram 8.27 (Steps 1-7)
 ABDUMP Mainline Processing




Diagram 8.27 (Steps 1-7) ABDUMP Mainline Processing (Module IEAVAD01)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| <p>1 If storage is allocated, a PIE, which points to a FICA, is built. The PICA accepts only protection program interruptions (code 4). INITX1 is specified as the ABDUMP exit routine; this routine gains control if an invalid missing page interruption (a page that is unsigned is referred to) occurs. The RBUPR flag in the RB is set to 1 to indicate that a PIE exists.</p> <p>4 The DCB is valid if the following values are specified:</p> <ul style="list-style-type: none"> • DCBOFOPN = 1 (DCB open). • DCBDSGSPS = 1 (physical sequential organization). • DCBRECFM = X'54' (variable blocked format with ASCII control characters). • DCBLRECL = 125 (logical record length). • DCBBLKSI = 882 or 1632 (block size). • DCBMACRF = X'0020' (data set open for BSAM Writes). <p>If an invalid missing page interruption occurs during the validity check of the DCE, the exit routine INITX1 is called to restore registers 14-2 from the PIE. For an invalid missing page interruption, or any other invalid DCB condition, all storage acquired is freed before passing control to the caller.</p> <p>5 Because processing is limited to tasks that do not have job-step tasks as their descendants, a test is made (while the system is disabled) to ensure that the current task does not have a subtask that is also a job-step task. If no such subtasks exist, asynchronous exits (TCBFX=1) and invalid missing page interruption processing (RBUPR=0) are prohibited. Processing continues with the allocation of storage for the dump.</p> <p>7 If ABEND is not the caller, and the user-requested trace data is displayed, tests are made to determine whether GTF is active in the system (CVTGTF), and whether "in-core" tracing (CVTFORM) has been specified. If so, tracing is suspended now if not done earlier. If ABEND is not the caller, an ENQ parameter list is built, and an exclusive ENQ macro instruction is issued for the data set.</p> | IEAVAD01 | DOENQ |

Diagram 8.27 (Steps 8-12)
ABDUMP Mainline Processing




Diagram 8.27 (Steps 8-12) ABDUMP Mainline Processing (Module IEAVAD01)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|------------------|
| <p>8 Under the following circumstances, the dump is considered to be that of the current task; further checking of the TCB is bypassed:</p> <ul style="list-style-type: none"> • User did not specify to dump another task. • User-specified dump is not of the current task, but the TCB address (ABDPTCBP) is set to 0 or to the address of the current task's TCB (ABDCTCB). <p>The address of the TCB for the task to be dumped (ABDTCE) is set to the address of the current task's TCB (ABDCTCB), and execution continues with the initialization of the supervisor trace table (Step 9). If the current task is not being dumped, a check is made to ensure that the task to be dumped is in the same job step as the task which requested the dump. Before checking the TCB address supplied by the user, all tasks in the job step except the current task are set nondispatchable. If the VALCHECK subroutine indicates a valid TCB, the ABDTCE field is set to the address of the user-supplied TCB (ABDPTCBP). Execution continues with Step 9. If the TCB address is invalid, a HOOK macro instruction is issued to restart GTF (if suspended earlier). The job step is set dispatchable (using STATUS), and the dump data set is dequeued if necessary. After freeing storage, return is made to the caller.</p> | IEAVAD01 | NOENQ |
| | | DUMPCUR |
| | | EXIT1 FREEPIE |
| <p>9 If a supervisor trace table dump has been requested, an attempt is made to acquire storage (from subpool 252) in which to move the table. If storage is allocated, the beginning (ABDFP) and ending (ABDLP) addresses of the buffer are saved in ABDAREA. The current trace table entry is found by adding the displacement from the beginning of the table to the initial address of the buffer. This address is placed in ABDCP1. The trace table is moved, and the current trace table entry is found as previously. This new address is stored in ABDCP. The addresses of the two entries are used later by the Formatting Trace Data routine (IEAVAD0C). The entries existing between ABDCP1 and ABDCP are ignored because they occurred during the time the trace table was being moved. If no trace is available, or there is insufficient storage, IEAVAD0C prints the message: "TRACE NOT AVAILABLE."</p> <p><u>Note:</u> The trace table dump is provided only in a SNAP dump.</p> | | VALIDTCB |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---|
| <p>11 The functional areas are given control in the order described in Diagram 8.25.</p> | IEAVAD01 | |
| <p>12 If a failure occurred before IEAVAD0C was invoked, ABDUMP Mainline must perform two checks:</p> <ul style="list-style-type: none"> • If GTF was suspended earlier (ABDGTFLG), it must be restarted by issuing the HOOK macro instruction. • Otherwise, if a trace table buffer was obtained (ABDCPFIX), it is freed. <p>If a failure occurred in IEAVAD0C processing, the return code indicates whether cleanup processing is required or was performed by IEAVAD0C.</p> <p>If the dump has been completed without error, the "END OF DUMP" message is printed and the contents of the blocking buffers are written out. The job step is set dispatchable, if necessary, and a DEQ macro instruction is issued if the ENQ macro instruction was issued earlier. The following storage areas are freed: blocking buffers, save areas, ABDAREA, and PIE/PICA storage.</p> <p><u>Note:</u> The buffers are printed by the OUTPUT (IEAVAD11) and OUTPUT5 (IEAVAD21) routines.</p> | | TRACELN EXIT2A EXIT1 FREEAREA FREEPIE |

Diagram 8.27 (Steps 13-23)
 ABDUMP Mainline Processing




Diagram 8.27 (Steps 13-23) ABDUMP Mainline Processing (Module IEAVAD01)

| NOTES | ROUTINE NAME | LABEL | NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|---|--------------|----------|
| Storage Allocation | | | I/O Initialization | | |
| 13 | IEAVAD01 | | 18 | IEAVAD01 | DONETRCE |
| 15 The ABDUMP parameter list is moved into the ABDUMP work area (ABDAREA) to enable the list to be examined without encountering missing page interruptions. The following fields are initialized: ABDTCB = address of TCB dumped ABDCTCB = address of current TCB ABDRCB = address of ABDUMP SVRE ABDPARMS = ABDUMP parameter list | | | 19 The dump can be printed (one line at a time) on a printer, or written (as a block of storage) on tape or a direct access device. If the device type field (DCBDEVT) contains X'48', the device is a printer. | | |
| 16 The save area is later used by the OUTPUT (IEAVAD11) subroutine. If the storage cannot be allocated, all storage obtained earlier must be freed. | | | 20 By pointing to a BR 14 instruction, print errors are ignored and the dump continues, with output unlocked. | | |
| 17 The exit routine INITX1 is replaced with the Mainexit routine. The RBUPR field is set to 1 to indicate that the Mainexit routine gains control when an invalid missing page interruption occurs. The Mainexit routine issues an SVC 13 instruction to pass control to ABEND (with a X'0C4' completion code) if an exit routine was not specified. If an exit routine to handle invalid missing page interruptions was specified (in field ABDUPRXT), this routine is given control. | | | 21 The GETMAIN macro instruction is issued for a minimum of 256 bytes or a maximum indicated by the DCBBIKSI field. | | |
| | | | 22 The output buffer pointers are initialized to the following values: ABEPTRS1 = initial buffer address ABDPTRS2 = next available buffer address ABDPTRS3 = end of buffer + 1 | | |
| | | | 23 The ABDAREA control fields are initialized to the following values: ABDPHY (record length) = 129 ABDCC (ASCII control character) = blank ABDLINE (print line) = blank ABDLCTR (line count) = 1 ABDPCTR (page count) = 1 | | SETRECLG |





Diagram 8.28
 ABDUMP —
 Formatting the Header and PSW

Diagram 8.28 ABDUMP -- Formatting the Header and PSW (Module IEAVAD02)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------|
| <p>1 If the GETMAIN request fails, control returns to ABDUMP Mainline processing with a return code of X'04'.</p> | IEAVAD02 | |
| <p>3 The TIME macro instruction is issued to obtain the correct time and date.</p> | | |
| <p>5 The page number (found in field PAGEMSG) is initialized to C'0001'.</p> | | |
| <p>7 If ABEND is the caller (APFABEND=0), the completion code is formatted and displayed. If the system completion code is not 0, it is used; otherwise the user code is displayed. No completion code is displayed if the dump is not an abnormal (ABEND) dump.</p> | | |
| <p>8 The APFPSW field, if set, indicates that the PSW, IIC (interruption length code), and interruption code are formatted and displayed from the RB of the task in control at the time of the SNAP or ABEND (APFABEND).</p> | | |
| <p>9 A return code is passed in register 15: X'00' - successful completion X'04' - insufficient storage for the dump, or a failure in an ABDUMP print routine</p> | | FREERET |
| <p>1 The following ABDUMP print routines are called:</p> <ul style="list-style-type: none"> • FORMAT (IEAVAD31) Unpacks and translates data in the print line, providing an indentation factor. Called to execute Steps 3, 7, and 8. • OUTPUT (IEAVAD11) Prints lines of the dump on an output device. Called to execute Steps 6, 7, and 8. | | |
| <p>Should either ABDUMP print routine fail (return code ≠ X'00'), control passes to cleanup processing (Step 9).</p> | | |
| <p><u>Note:</u> The appropriate label precedes each field. For example:</p> | | |
| <p>JOB jobname STEP stepname</p> | | |

Diagram 8.29
 ABDUMP—
 Formatting Control Blocks I



Output

The format of the VS2 dump is shown in the OS/VS2 Debugging Guide, GC28-0632.

Diagram 8.29 ABDUMP -- Formatting Control Blocks I (Module IEAVAD03)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------------------------|
| 1 A return code of X'04' is passed if storage is not available. | IEAVAD03 | |
| 2 The TCB is formatted and displayed in three sections: <ul style="list-style-type: none"> Start of the TCB to the start of the TCE register save area. TCB register save area -- this section is displayed only if the TCB to be displayed (ABDTCEB) is not the current TCB (ABDCTCB). End of the TCB register save area to the end of the TCB. | TCBOUT | |
| 4 The FINDRB subroutine is entered to find the previous RB on the task queue. The RB at the beginning of the queue, the oldest RB, is displayed first. The last RB placed on the task queue, the youngest, is displayed last. | | RBOUT |
| 5 The LLEs are displayed three to a line in the order in which they appear on the task queue. | | LLEOUT |
| 6 The FINDRB subroutine is invoked to locate CDEs associated with RBs. The CDEs are formatted and displayed in the same order as the RBs. After the RB queue has been exhausted, any remaining CDEs associated with LLEs are formatted and displayed. Upon completion, the extent lists associated with CDEs are formatted and displayed in the same order as the CDEs. | | CDEFOUT GETRB LLECDE |
| 7 The DEBs are formatted and displayed in the order in which they appear on the task queue. The DEB I/C AVT (appendage vector table) is displayed in a separate block if it does not appear in front of the DEB. Because the system is enabled for interruptions during formatting and display processing, an exit is established in the FORMET routine (IEAVAD71) to handle rising pages due to DEBs freed during I/O operations. Because the DEB pointer can be changed during I/C, a count is kept of the number of DEBs that have been displayed. The DEB queue is searched while the system is disabled. If the exit is taken, a message is printed stating that storage is invalid; the dump is not truncated. | | DEBOUT |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------|
| 8 The fixed portion of the TIOT is formatted and displayed first. The DD entries (beginning with the first byte after the fixed portion) are then formatted and displayed. This processing continues until the null entry is found. | IEAVAD03 | TIOTOUT |
| 9 A return code is passed in register 15: <ul style="list-style-type: none"> X'00' - successful completion. X'04' - insufficient storage for the dump, or a failure in an ABDUMP print routine. | | FREERET |
| 1 The following ABDUMP print routines are called: <ul style="list-style-type: none"> FORMAT (IEAVAD31) Unpacks and translates data in the print line, providing an indentation factor. Called to execute Steps 2, 4, 5, and 6. FORMAT22 (IEAVAD61) Unpacks and translates data in the print line. Called to execute Steps 4, 6, and 8. FORMET (IEAVAD71) Prints block of storage. Called to execute Step 7. OUTPUT (IEAVAD11) Prints lines of the dump on the output device. Called to execute Steps 2, 4, 5, 6, 7, and 8. <p>Should any of the ABDUMP print routines fail (return code ≠ X'00'), control passes to cleanup processing (Step 9).</p> <p><u>Note:</u> The appropriate label precedes each field.</p> | | |

Diagram 8.30
ABDUMP—
Formatting Control Blocks II




Diagram 8.30 ABDUMP -- Formatting Control Blocks II (Module IEAVAD05)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|------------------------------------|
| 1 A return code of X'04' is passed if storage is not available. | IEAVAD05 | |
| 2 The IQEs and SQEs are formatted and displayed in the same manner; the IQEs are processed first. After the IQE queue has been exhausted (the high-order byte in the last IQE contains an X'FF'), the loop is initialized for the SQE search. Under the following conditions, the IQE/SQE is formatted and displayed: <ul style="list-style-type: none">The purge flag (IQEPURGE/SQEPURGE) is on -- the element is not freed until it has been displayed.The TCB address associated with the element (IQETCB/SQETCBA) is identical to the TCB address of the task being displayed (ABETCB). If either of these conditions does not exist the IQE/SQE is ignored, and the search continues for the next IQE/SQE. <u>Note:</u> The search occurs in the disabled state with the system enabled. The formatting and displaying occurs with the system enabled. | | SQEOUT IQESQELP |
| 3 | | IQEDISLP |
| 4 If the current task is being dumped, all tasks in the job step (except the current task) are set ncdispatchable. This is done to ensure the reliability of the virtual storage supervision (VSS) control blocks. | | VMMOUT |
| 5 The virtual storage supervision control blocks are formatted and displayed in the order: SPQE, DQE, FQE. If the subpool is shared, the shared and owner SPQEs and their associated DQEs and FQEs are formatted and displayed if one of the following conditions exists: <ul style="list-style-type: none">The task being dumped is not a key 0 nor a TSO task.The owner SPQE is under a task within the job step of the task being dumped. | | NEXTSPQE FMSPQE OUTSLOOP |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|------------------------------|
| 6 | IEAVAD05 | DISPCHK |
| 7 The dummy PQE is first formatted and displayed. Then the PQE and the associated FBQE are processed. If the FBQE address is identical to the PQE, the end of the FBQE queue has been reached and the next PQE is searched. | | PQEOUT NEXTPQE GETFBQE |
| 8 A return code is passed in register 15: X'00' - successful completion. X'04' - insufficient storage for the dump, or a failure in an ABDUMP print routine. | | FREERET |
| 1 The following ABDUMP print routines are called: <ul style="list-style-type: none">FORMAT22 (IEAVAD61) Unpacks and translates data in the print line. Called to execute Step 5.FORMAT (IEAVAD31) Unpacks and translates data in the print line, providing an indentation factor. Called to execute Steps 2 and 7.OUTPUT (IEAVAD11) Prints line of the dump on an output device. Called to execute Steps 2, 5, and 7. Should any of the ABDUMP print routines fail (return code # '00'), control passes to cleanup processing (Step 8). <u>Note:</u> The appropriate label precedes each field. | | |

Diagram 8.31
ABDUMP—
Formatting QCBs




Diagram 8.31 ABDUMP -- Formatting QCBs (Module IEAVAD06)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---------|
| <p>1 A return code of X'04' is passed if storage is not available.</p> <p>2 If the current task is being dumped (ABDTCB), the job step is set nondispatchable.</p> <p>3 The QEL (queue element) is found by searching the major and minor QCB (queue control block) chains. Once the QEL has been found, it is tested for the following conditions:</p> <ul style="list-style-type: none"> The task that requested the QEL is in the same job step as the task being dumped (TCBJSTCA). The task is not a key 0 (TCBFLAG) nor a TSO task (TCBTSTSK), and the requesting task is the initiator of the job step (TCBOTC). <p>If these conditions exist, the control blocks associated with this QEL can be displayed and formatted. If they do not, the next QEL is selected.</p> <p>Note: The search of the QCB queue must be performed disabled. Displaying the control block occurs in enabled state.</p> | IEAVAD06 | MOREQEL |
| <p>4 Because it is possible to have more than one QEL belonging to a single job step associated with a major QCB, the ABDQCBMJ flag is checked to determine whether the major QCB was previously displayed. If this flag is off, the major QCB is formatted and displayed together with the heading if this is the first major QCB (ABDQCBHD). After the major QCB has been processed, the minor QCB associated with it is selected. When the last major QCB has been processed, ABDUMP enters cleanup.</p> | | DISPLAY |
| <p>5 If the minor QCB has not been displayed (ABDQCBMN = 0), it is formatted and displayed. The maximum length for a minor QCB name is 52 bytes; a name that exceeds this limit is truncated. After the minor QCB has been processed, all QELs associated with it are formatted and displayed. When the last minor QCB has been processed, ABDQCBMJ is set to 0 and the next major QCB is selected.</p> | | MOREQCB |
| | | FORMMIN |
| | | MOREMIN |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------|
| <p>6 All QELs associated with the minor QCB are formatted and displayed according to their position in the queue. When the last QEL has been processed, ABDQCBMN is set to 0 and the next minor QCB is selected.</p> | IEAVAD06 | MOREQEL |
| <p>7</p> | | COMEXIT |
| <p>8 A return code is passed in register 15:</p> <ul style="list-style-type: none"> X'00' - successful completion X'04' - insufficient storage for the dump, or a failure in an ABDUMP print routine. | | |
| <p>1 The following ABDUMP print routines are called:</p> <ul style="list-style-type: none"> FORMAT (IEAVAD31) Unpacks and translates data in the print line, providing an indentation factor. Called to execute Steps 4, 5, and 6. FORMAT01 (IEAVAD41) Unpacks and translates data in the print line, without providing an indentation factor. Called to execute Steps 4 and 5. OUTPUT (IEAVAD11) Prints lines of the dump on an output device. Called to execute Steps 4, 5, and 6. <p>Should any of the ABDUMP print routines fail (return code ≠ X'00'), control passes to cleanup processing (Step 7).</p> <p>Note: The appropriate label precedes each field.</p> | | |

Diagram 8.32
ABDUMP—
Displaying the Save Area

From ABDUMP Mainline processing
 (8.27, Step 11) to display the
 save area.




Diagram 8.32 ABDUMP -- Displaying the Save Area (Module IEAVAD07)

| NOTES | ROUTINE NAME | LABEL |
|--|----------------------------------|---------|
| 1 A return code of X'04' is passed if storage is not available. | IEAVAD07 | |
| 2 If the task has completed execution, there are no save areas to be displayed. The label for the trace is displayed however. | | |
| 3 If an invalid missing page interruption occurs, the display is terminated and the search continues for the next IRB. However, if the next RB on the queue (RBTBNTX) is the oldest, processing continues with Step 4. | TESTIRB NEXTRB | |
| 4 Each problem program save area, beginning with the first (TCBFSAB), is tested by the subroutine VALID. Under the following conditions, the save area is considered valid: <ul style="list-style-type: none"> The entire save area is addressable (this check is made by the Validity Check routine IEAOVI00). The save area's forward pointer (NEXTSAVE) is not equal to the back pointer (PREVSAVE). The back pointer is equal to the previous save area address. <p>If condition 1 is not fulfilled, the display is terminated. If condition 2 or 3 is not fulfilled, the save area is displayed (using SAPRINT2) without headings.</p> | FORTRC FORLOOP | |
| 5 After the most recent RB has been selected, it is tested to determine whether it is a PRB (REFTP = 0). If not, the next RB is selected and, when the end of the queue has been reached, exit processing is entered. Although a PRB exists, the save areas are not displayed under the following conditions: <ul style="list-style-type: none"> The dump is not of the current task (ABDCTCB). Save areas are not addressable. <p>Instead, return is made to the caller with a return code of X'00'.</p> | PRECODE RELOOP PRBLOOP | |
| | | BADBACK |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-------|
| 6 If entry to this processing is a result of task completion (Step 2) or a missing PRB (Step 5), a code of X'00' is returned to ABDUMP Mainline processing. The return code is also X'00' if processing has completed successfully. It is X'04' if there was insufficient storage for the dump, or a failure occurred in an ABDUMP print routine. | IEAVAD07 | AWAY |
| 1 The following ABDUMP print routines are called: <ul style="list-style-type: none"> FORMAT (IEAVAD31) Unpacks and translates data in the print line, providing an indentation factor. Called to execute Steps 3, 4, and 5. FORMAT01 (IEAVAD41) Unpacks and translates data in the print line, without providing an indentation factor. Called to execute Steps 3, 4, and 5. OUTPUT (IEAVAD11) Prints lines of the dump on an output device. Called to execute Steps 3, 4, and 5. <p>Should any of the ABDUMP print routines fail (return code ≠ X'00'), control passes to the cleanup processing (Step 6).</p> <p><u>Note:</u> The appropriate label precedes each field.</p> | | |

Diagram 8.33
ABDUMP Interface Routine




Diagram 8.33 ABDUMP Interface Routine (Module IEAVAD08)

| NOTES | ROUTINE NAME | LABEL | NOTES | ROUTINE NAME | LABEL |
|--|--------------|-------|---|--------------|----------|
| <p>1 A return code of X'04' is passed if storage is not available.</p> <p>2 The subcomponent parameter list is initialized because at least one formatting routine will get control. The parameter list is initialized to the following values:</p> <p>ADPLTCB = Address of TCB of task being dumped. ADPLTJID = Terminal job identifier (JSCBTJID), if there is a job-step control block. ADPLBUF = Address of print buffer. ADPLRNT = Address of PRINT routine (IEAVAD81). ADPLUPRX = Address of the exit routine ABUPRXT. The processing of either the TCAM or TSO system formatting routine may cause an invalid missing page interruption. If so, the system routine can avoid abnormal termination of the task, and suspension of the dump, by placing the address of an exit routine in ABUPRXT. If an invalid missing page interruption occurs, control returns to the system routine at the specified exit routine address. The exit routine restores registers 14-2 from the PIE and continues with exception handling. If an invalid missing page interruption does not occur, the system routine must set the exit routine address to 0. If an invalid missing page interruption occurs, and the exit routine address is 0, the task is abnormally terminated with a completion code of X'0C4'.</p> <p>ADPLRES2 = 4 words used by system formatting routines.</p> | IEAVAD08 | | <p>3 The TCAM Formatting routine gains control (using the internal subroutine INTRFACE) if a TCAM AVT (address vector table) exists, and if the TCB being displayed is the TCB for the TCAM Message Control Program. The subroutine INTRFACE is given the entry-point name and an error message ID. The error message ID is necessary in case the formatting routine cannot allocate storage for work and save areas. INTRFACE then loads the requested module, passes control to it, and deletes it upon completion of processing. If INTRFACE receives a return code other than 0, it prints an error message and returns control to the caller. Otherwise it returns directly to the caller.</p> <p>A description of the TCAM Formatting routine is available in <u>OS/VS TCAM Logic</u>.</p> <p>4 The TSO Formatting routine gains control if the following are true:</p> <ul style="list-style-type: none"> • The task being dumped is a TSO task (TCETSTSK = 1). • Time sharing is active (CVTISRDY = 1). • A JSCB exists (contents of register 5 ≠ 0). <p>The subroutine INTRFACE (see Step 3) provides the necessary linkage.</p> <p>A description of the TSO Formatting routine is available in <u>OS/VS2 TSO Control Program Logic</u>.</p> <p>5 A return code is passed in register 15:</p> <p>X'00' - successful completion. X'04' - insufficient storage for the dump.</p> | IEAVAD08 | INTRFACE |
| | | | | | FREERET |

Diagram 8.34
 ABDUMP—
 Displaying the Nucleus





Diagram 8.34 ABDUMP -- Displaying the Nucleus (Module IEAVAD0A)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------------------|
| 1 A return code of X'04' is passed if storage is not available. | IEAVAD0A | |
| 2 The nucleus is displayed in two sections if part of the nucleus is above the trace table. The trace table is often the last block in the nucleus. | | |
| 3 If the supervisor trace is active, the nucleus is first displayed up to the start of the trace table (TRACESRT). The end of the trace table is then found (TRACEND+32). If there is more nucleus to display, a continuation message is printed and the second part of the nucleus is displayed. | | |
| 4 If the current task is being dumped, the job step is set nondispatchable to prevent changes in the LSQA when the dump is being taken. If there is no SPQE (subpool queue element) for the LSQA, execution continues with Step 5. The length and address are found from the DQE and FORMET (IEAVAD71) is called to print the LSQA. If an invalid missing page interruption occurs during IEAVAD71 processing, a skip is made to the next page where the display continues. | | LSQA LSQALOOP |
| 5 If the SQA has not been displayed (ABDSQSDM = 0), it is processed in a manner similar to the LSQA. Invalid missing page interruptions are again expected when IEAVAD71 is called. | | SQA |
| 6 If the current task is being dumped, the job step is reset dispatchable. | | SVCMODS |
| 7 If the task being dumped is not the current task, processing begins with the RB chained to the TCE of the task being dumped. The SVRB following the ABDUMP SVRB is obtained; if ABEND called AEDUMP (APFABEND = 0), the ABEND SVRB is bypassed. | | |

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|---------|
| The FINDRB subroutine is called twice; the first time to scan the RB queue for SVREs and the second time to search for an SVRB with a name equal to the name found in the initial search. If FINDRB has been called to locate SVREs, the contents supervision routine IEAQCLSR is called to locate the CDE for the module on the link pack area queue. If the CDE is not found, IEAVVMSR is called to obtain the LPDE (link pack directory entry) for the SVC name. If the LPDE is found, the name of the module (found in LPDENAME) is returned to the caller along with the SVRB address. FINDRB is again called to search for an SVRB of a module with the same name as that in LPDENAME. The address of the two SVREs are compared, and, if equal, the module is displayed. If a match is not found, the module was displayed earlier when the previous SVRB was processed. After the display of the module has been completed, the search is renewed for a new SVRB. When all modules have been displayed, clean-up processing is entered. | IEAVAD0A | NEXTRB |
| The following types of SVREs are processed by the FINDRB subroutine: <ul style="list-style-type: none"> SVRE for a type 3-SVC or the first load of a type-4 SVC. SVRE for a non-first load of a type-4 paged SVC. SVRE for a non-first load of a fixed SVC. | | |
| 8 A return code is passed in register 15: <p>X'00' - successful completion X'04' - insufficient storage for the dump, or a failure in an ABDUMP print routine.</p> | | FREERET |
| 1 The following ABDUMP print routines are called: <ul style="list-style-type: none"> OUTPUT (IEAVAD11) Prints lines of the dump on an output device. Called to execute steps 1, 3, 4, 5, and 7. FORMET (IEAVAD71) Prints blocks of storage. Called to execute steps 3, 4, 5, and 7. <p>Should either ABDUMP print routine fail (return code ≠ 0), the job step is set dispatchable prior to passing control to cleanup processing (Step 8).</p> <p><u>Note:</u> The appropriate label precedes each field.</p> | | |

Diagram 8.35
 ABDUMP—
 Displaying Registers

From ABDUMP Mainline processing
 (8.27, Step 11) to display registers,
 storage, and active modules



The format of the VS2 dump is shown in the OS/VS2 Debugging Guide, GC28-0632.

Diagram 8.35 ABDUMP -- Displaying Registers (Module IEAVAD08)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|-----------------------------|
| <p>1 A return code of X'04' is passed if storage is not available.</p> <p>2 The register contents are displayed if requested (APFREGS = 1). If the task being dumped is the current task, the floating-point registers are displayed; they are stored in the current TCE during the formatting and displaying. The general registers are found in the ABDUMP SVRB (SNAP called AEDUMP) or the ABEND SVRB (ABEND called ABDUMP). If the current task is not being dumped, the floating-point and general registers are found in the TCB of the task being dumped.</p> <p>3 The snapshot list is displayed if supplied and requested by the user (APFSNAP = 1). If an invalid missing page interruption occurs while fetching an address or length from the list, an error message is displayed and execution continues with Step 3. The Validity Check routine (IEA0VL00) is called to verify each page containing data to be displayed. If a page is invalid, the list entry is ignored and the next entry is processed. Otherwise, the storage described by the snapshot list entry is displayed.</p> <p>4</p> <p>6 If the task has not completed execution, all modules associated with RBs on the active queue are displayed if the following conditions exist:</p> <ul style="list-style-type: none"> • The RB is a PRE (REFTP = 0). • A CDE exists (RBCDE1 ≠ 0). • The module is "in-core" (CDNIC = 0). <p>The RB queue is searched beginning with the oldest RB. After the RB queue has been exhausted, the load list is processed (Step 7). The internal subroutine DUMPMOD is passed the address of a CDE. After verifying that the module's queue is to be displayed, DUMPMOD locates extent lists for the module and calls FORMET (IEAVAD71) to print these extents.</p> | IEAVAD08 | |
| | | UPIT FAILURE VALIDLST |
| | | NEXTONE GOOD |
| | | PASSUPR |
| | | RELOOP1 |
| | | DUMPMOD EOIT |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---------|
| <p>7 For each LLE (load list element) on the active task queue, all associated modules are displayed if the following conditions exist:</p> <ul style="list-style-type: none"> • The module is "in-core" (CDNIC = 0). • The CDE is not queued to an RB; if it is, the RB must not be on the active queue of the task being dumped. <p>The internal subroutine DUMPMOD is again called to process the extents for the module.</p> <p>8 A return code is passed in register 15:</p> <p>X'00' - successful completion. X'04' - insufficient storage for the dump, or a failure in an ABDUMP print routine.</p> <p>1 The following ABDUMP print routines are called:</p> <ul style="list-style-type: none"> • FORMAT22 (IEAVAD61) Unpacks and translates data in the print line. Called to execute Steps 2, 6, and 7. • OUTPUT (IEAVAD11) Prints lines of the dump on an output device. Called to execute Steps 2, 3, 6, and 7. • FORMET (IEAVAD71) Prints blocks of storage. Called to execute Steps 3, 6, and 7. <p>Should any of the ABDUMP print routines fail (return code ≠ X'00'), control passes to cleanup processing (Step 8).</p> <p><u>Note:</u> The appropriate label precedes each field.</p> | IEAVAD08 | LLELOOP |
| | | FREERET |

Diagram 8.36
 ABDUMP—
 Formatting Trace Data




Diagram 8.36 ABDUMP -- Formatting Trace Data (Module IEAVADOC)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|---------|
| 1 A return code of X'04' is passed if storage is not available. | IEAVADOC | |
| 3 If ABDGTFLG is on, ABDUMP issued a HOOK macro instruction to suspend GTF. The suspension of the trace indicates there was a failure in GTF. After printing the error message, the return code is saved and control passes to cleanup processing (Step 7). | | OUTLINE |
| 4 Upon return from OUTPUT, the return code is saved and control passes to cleanup processing (Step 7). | | |
| 5 The trace table entries are formatted and displayed beginning with the oldest entry (the one following the new current entry ABDCP). All entries existing between the old current (AEDCP1) and the new current (ABDCP), are invalid because they occurred during the time the trace table was moved (IEAVAD01 execution). If GTF suspended the supervisor trace, a flag (SUSPEND) is set in the current trace entry. Before each entry is formatted, this flag is tested. If it is set, CUPUT is called to print a message indicating that there may be trace entries that are not displayed in the table. After all entries have been displayed, the trace table buffer is freed. | | CHKEND |
| <p><u>Note:</u> The trace table is provided only in a SNAP dump.</p> | | FREEBUF |
| 6 The interface with IGC0F05A is established using ABDSSPAR as the parameter list. On return from IGC0F05A, if the return code is not 0, a return code of X'10' is passed to ABDUMP Mainline processing. | | |
| 7 A return code is passed in register 15: X'00' - successful completion. X'04' - an ABDUMP print routine failed while executing. X'0C' - storage was not obtained for the register save area. ABDUMP Mainline processing must free the trace table buffer if it was obtained earlier. | | FREERET |
| <p>1 The following ABDUMP print routines are called:</p> <ul style="list-style-type: none"> • FORMAT (IEAVAD31) Unpacks and translates data in the print line, providing an indentation factor. Called to execute Step 5. • OUTPUT (IEAVAD11) Prints lines of the dump on an output device. Called to execute steps 3, 4, and 5. <p>Should either ABDUMP print routine fail (return code ≠ X'00'), control passes to cleanup processing (Step 7).</p> <p><u>Note:</u> The appropriate label precedes each field.</p> | | |

Diagram 8.37
 ABDUMP—
 Displaying Subpools

From ABDUMP Mainline processing
 (8.27, Step 11) to display allocated
 storage




Diagram 8.37 ABDUMP -- Displaying Subpools (Module IEAVAD0D)

| NOTES | ROUTINE NAME | LABEL |
|--|--|---|
| 1 A return code of X'04' is passed if storage is not available. | IEAVAD0D | |
| 2 The job step must be set nondispatchable to ensure that storage contents are accurate. If the current task is not being dumped, the job step is already nondispatchable. | | |
| 3 If the SPQE is not for subpool 252, the next SPQE is obtained. When the last SPQE has been searched (SPQEPTR = 0) and subpool 252 does not exist, execution continues with Step 5. | | SP252RT |
| 4 The LOCATE subroutine is called with the address of the first DQE for a subpool that is to be displayed. For each DQE on the queue, allocated segments are isolated one at a time. The CDESCAN subroutine is then called to process these segments by eliminating all space allocated for modules and displaying the remainder. | LOCATE LOCATE CDESCAN CDESCAN | MAKECK GOSCAN REPSKAN TRYPRINT |
| 5 Displaying is performed for all the subpools described by SPQEs on the task queue of the task being dumped under the following conditions: | IEAVAD0D | MAIN |
| <ul style="list-style-type: none"> The subpool is a user subpool (0-127). The task being dumped owns the subpool (SPSHARE = 0) The dumped task is not the owner and (1) has a key other than 0 (TCBFLAG # 0), and (2) is not a TSO task (TCBTSTSK # 1). The task is not the owner and either has a key of 0 or is a TSO task. The task owning the subpool is in the same job step (TCEJSTCA) as the dumped task. | | MAINLOOP NOTOWNER CKNXTSPQ |

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------------------|
| After a valid SPQE has been found, the DQE for this subpool is found and the LOCATE routine is called. The processing performed by the LOCATE and CDESCAN routines is explained in Step 4. | IEAVAD0D | GETDQE FROMSHAR |
| Upon successful return from the LOCATE routine, the next SPQE for a user subpool is processed. | | MAINLOOP |
| 6 | | EXITA |
| 7 A return code is passed in register 15: | | FREE |
| <ul style="list-style-type: none"> X'00' - successful completion X'04' - insufficient storage for the dump, or a failure in an ABDUMP print routine. | | |
| 1 The following ABDUMP print routines are called: | | |
| <ul style="list-style-type: none"> FORMET (IEAVAD71) Prints blocks of storage. Called to execute Steps 4 and 5. OUTPUT (IEAVAD11) Prints lines of the dump on an output device. Called to print any messages that might be needed. | | |
| Should either of the ABDUMP print routines fail (return code # X'00'), control passes to cleanup processing (Step 6). | | |
| Note: The appropriate label precedes each field. | | |

Diagram 8.38
 ABDUMP OUTPUT, OUTPUT5,
 and PRINT Routines




Diagram 8.38 ABDUMP OUTPUT, OUTPUT5, and PRINT Routines (Module IEAVAD11)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 1 The output record, starting from ABDLOG, is moved to the output buffer for a length of 125 bytes (a 4-byte record descriptor word and 121 bytes of data). The line count is increased by 1. If there is insufficient space (125 bytes) in the buffer for another record, preparations are made to write the contents of the buffer (Step 3). | OUTPUT | RECLOOP |
| 2 The maximum number of lines per page is 56. When this number has been reached, the page count is increased and a carriage control character is set to eject to a new page. | | PAGEFULL |
| 3 The SYNCH macro instruction is used to enter the internal subroutine WRITCHEK, which issues WRITE and CHECK macro instructions. The SYNCH macro instruction is used to ensure that the WRITCHEK subroutine is entered with the user protection key. | | BUFFULL |
| 4 | OUTPUT5 | |
| 5 Before disabling the exit routine, register 1 is loaded with the address of ABCAREA, which is located in the second word of the ESA. | PRINT | |
| This routine is called by the subsystem routines TCAM and GTF to provide the correct interface to the OUTPUT routine (IEAVAD11). Exits to handle invalid missing page interruptions are prohibited to prevent careless use of the field by the subsystem modules. | | |




Diagram 8.39 ABDUMP FORMAT and FORMAT01 Routines (Module IEAVAD31)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------------------|
| 1 The layout line (ABDLIN) contains the label of the field immediately followed by the value of the field. The indentation factor (the first byte of the layout line) determines how many spaces from the beginning of the print line (ABDLIN) a particular field starts. The print position for the first field of the print line is obtained by adding the indentation factor specified in the layout line to the beginning of the print line. The layout line pointer is then increased past the indentation factor. The address of the control block to be formatted is found in ABDBPTR. | FORMAT | OLDVAL |
| 2 If the end of the layout line has not been reached (the delimiter character X'FF' has not been encountered), the label is obtained and moved into the print line. If control is returned to the caller, a code of X'00' is passed. | | COMMON |
| 3 If the data to be formatted results in an invalid missing page interruption, the address of the exit routine to handle these interruptions (FORMATX) is placed in ABDAREA. Should an invalid missing page interruption occur, FORMATX is called to restore registers 14-2 from the PIE. Return is then made to the caller with a return code of X'08'. | FORMATX | FORMATX |
| 4 The data to be formatted is moved into a work area (ABDFMTWK) where it is unpacked and translated into EBCDIC characters. | FORMAT | NOUPR |
| 5 After the data has been moved, the layout and print line counters are increased for the next entry. The number of blanks between fields in the print line is assumed to be 3 unless specified otherwise by the user. | | EUMPLINE SPECSPAC |
| 6 In bypassing indentation processing, the first print position is assumed to be correct. | FORMAT01 | NEWVAL |

Diagram 8.40
 ABDUMP FORMAT20 and FORMAT22 Routines




Diagram 8.40 ABDUMP FORMAT20 and FORMAT22 Routines (Module IEAVAD51)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------------|
| 1 FORMAT20 provides an EBCDIC translation of a line (32 bytes) of virtual storage. The data area begins at the address specified in ABDSTAD. The data is rounded to a 32-byte boundary and extends for 32 bytes. The location counter (ABDBPTR) is the virtual address of the data being dumped. The value of the location counter is expanded to six hexadecimal characters, positioned at the beginning of the print line (ABDLIN). Following the location counter are eight fullwords that are unpacked into two groups of four words each. This is the data at the address specified by the location counter. | FORMAT20 | BASE1 |
| 2 If an invalid missing page interruption occurs, the FORM20X routine is entered to perform the following processing: <ul style="list-style-type: none"> • Restore registers 14-2 from the PIE. • Blank the print line (ABDLIN). • Return control to the caller with a return code of X'08'. | FORM20X | FORM20X |
| 3 After moving the data, invalid missing page interruptions are disabled. | FORMAT20 | NOUPR20 |
| 4 An asterisk precedes and follows the translated data. If the character is neither alphanumeric nor a blank, it is replaced by a character that translates into a period. All 32 characters are processed in this way. | | LOOP GOLOOP |
| 5 After translating the characters, FORMAT22 (IEAVAD61) is called with the layout line (register 4) set to the standard layout line for unpacking the location counter. | | |
| 6 | FORMAT22 | BASE2 |
| 7 If the layout line entry delimiter (X'FF') has been encountered, pointers are saved and control is returned to the caller. | | REPEAT EXIT |
| 8 The displacement is added to the print line to obtain the correct location in which to place the data. | | |
| 10 | | NOUPR22 |
| 11 After moving the data to the print line, the layout line counter is increased to the next entry and processing continues with Step 7. | | |

Diagram 8.41
ABDUMP FORMET Routine





Diagram 8.41 ABDUMP FORMET Routine (Module IEAVAD71)

| NOTES | ROUTINE NAME | LABEL | NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|--|----------------------|---------------------------------|
| 1 A return code of X'04' is passed to the caller. | FORMET | ENDID | 4 When a partial data line exists (less than 32 bytes), FORMAT20 is called to unpack the location counter address and translate the data line into EBCDIC. | FORMET | INCLINE FORMET09 FORMET10 |
| 2 The FORMET routine displays blocks of storage which are a multiple of fullwords. The starting address provided by the user (ABDSTAD) is rounded down to a fullword boundary; the number of bytes to be printed (ABDSIZE) is rounded up to a fullword boundary. The indentation factor and identical line counter (ABDIDENT) are set to 0. Because lines are printed on 32-byte boundaries, the starting address is rounded down to a multiple of 32 bytes. If an indentation factor is required, it is saved in ABDIND. The number of lines to be printed is then calculated. ABDINCPL contains the number of bytes in the last, incomplete line. | FORMET | FORMET01 | 5 If an invalid missing page interruption occurred during UPR FORMAT20 or FORMAT22 processing, several options are possible: | | |
| 3 The starting address is rounded down to a 32-byte boundary. FORMAT20 is called to unpack the location counter address into printable hexadecimal, and translate the 32 bytes of data into EBCDIC. If invalid missing page interruptions are expected (UPRFMET=1), and one is encountered during FORMAT20 processing, control passes to Step 5. | COMPLINE | TOVAD51 | <ul style="list-style-type: none"> • Control is immediately returned to the caller (Step 7). • The line that caused the invalid missing page interruption is skipped; the next valid defined page is found and processing continues from Step 3. If all lines have been printed, exit processing (Step 7) is entered. • A message is printed describing the invalid lines: LOCATIONS xxxxxx - yyyyyy NOT DEFINED Processing for the next valid defined page continues as described above. | SKIPONLY EXITBACK | FINISH |
| If an invalid missing page interruption has not occurred, FORMAT22 is invoked to unpack the data line. For the first complete line the indentation factor is calculated and the line is adjusted accordingly. Invalid missing page interruptions are processed as described above. | FORMET03 | | 6 If a message is requested, it also reads as follows: LOCATIONS xxxxxx - yyyyyy NOT DEFINED | | LASTUPR |
| If FORMAT22 processing did not result in an invalid missing page interruption, the OUTPUT routine is invoked to print the data line. Upon return from OUTPUT, tests are made to determine whether the next line to be printed is identical to the previously printed line. If yes, an identical line message is printed as follows: | FORMET04 | | 7 A return code of X'00' is provided for the caller. | | NORMEXIT |
| <p>LINE xxxxxx SAME AS ABOVE -- one identical line</p> <p>LINES xxxxxx - yyyyyy SAME AS ABOVE -- more than one identical line</p> <p>If the line is not identical, it is processed as described earlier.</p> <p>After all complete lines have been processed, any incomplete line is printed (Step 4).</p> | FORMET08 | | <p>1 The following ABDUMP print routines are called:</p> <ul style="list-style-type: none"> • FORMAT20 (IEAVAD51) Translates data in the print line. Called to execute Steps 3 and 4. • OUTPUT (IEAVAD11) Prints lines of the dump on an output device. Called to execute Steps 3 and 4; also Steps 5 and 6 when a message is requested. • FORMAT22 (IEAVAD61) Unpacks and translates data in the print line. Called to execute Steps 3 and 4; also Steps 5 and 6 when a message is requested. | | |

Diagram 8.42
Overview of the STA Services
and ASIR Routines





From SVC SLIH (2.3) (after an SVC 60 has been issued by the STAE macro) to create, cancel, or overlay a STA control block




Diagram 8.43 (Steps 1-3) STA Services Routine (Module IEAVSTA0)

| NOTES | ROUTINE NAME | LABEL |
|--|---------------------|-----------------|
| <p>1 If the user's exit routine issues a STAE macro instruction, TCBSTABE is set, indicating a STA recursion. If a recursion were allowed, it would destroy the integrity of the SCB queue.</p> | <p>STA Services</p> | <p>IGC00060</p> |
| <p>2 TCBSTABB is the SCB queue pointer. If it is 0, there are no SCBs.</p> | | |
| <p>3A SCBOWNRA contains the address of the RB under which the STAE macro instruction was issued. Only STAE SCBs can be canceled. There is no facility to cancel STAR or STAI SCBs.</p> | | <p>FINDSTAE</p> |
| <p>B An SCB is dequeued by setting the preceding SCB pointer (SCBCHAIN or TCBSTABB) with the value of the canceled SCB's SCBCHAIN pointer.</p> | | <p>QCANCEL</p> |

Diagram 8.43 (Step 4)
STA Services Routine





Diagram 8.43 (Step 4) STA Services Routine (Module IEAVSTA0)

| NOTES | ROUTINE NAME | LABEL |
|--|---------------------|--------------------------------|
| <p>4 A The parameter list is paged in (if it is not in real storage) to avoid disabled missing page interruptions. The PREFIX subroutine enables the system (using MODESET) before referring to the page and forcing a missing page interruption.</p> <p>B RBINTCOD contains the ATTACH SVC number if the ATTACH routine is the requester.</p> <p>C TCBTID must be greater than 199 to represent a critical system task.</p> <p>D The STAR SCB must be the first SCB on the queue.</p> | <p>STA Services</p> | <p>FIXPARMS</p> <p>PCREATE</p> |

Diagram 8.43 (Steps 5-6)
STA Services Routine

Processing



Output




Diagram 8.43 (Steps 5-6) STA Services Routine (Module IEAVSTA0)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| 5 Overlay processing utilizes existing SCB storage. | STA Services | QOVERLAY |
| 5A The QPOINT subroutine locates the last STAI SCB on an SCB queue, and the first non-STAI SCB on a queue. If there is no non-STAI SCB, QPOINT returns the address of the last STAI SCB in both output parameters. If there are no STAI SCBs, QPOINT returns the address of the first SCB in both output parameters. Otherwise, the address of the first STAE SCB or the address of the STAR SCB is returned in the second output. | | FINDSTAI |
| B | | QUESCB |
| 6 | | POVERLAY |

Diagram 8.44 (Steps 1-8)
ASIR Phase 1




Diagram 8.44 (Steps 1-8) ASIR Phase 1 (Module IEAVTMOB)

| NOTES | ROUTINE NAME | LAEEL |
|--|--------------|----------------------|
| 1 ASIR is entered via an XCTL macro instruction from ABEND. | PHASE1 | PREPHASE |
| 2 The PIE is freed to prevent SPIE exits for program interruptions in the processing to follow: ABEND should be invoked for program interruptions. | | PIETEST |
| 3 TCBSTCUR contains the ASIR recursion flag. The following represent valid ASIR recursions. <ul style="list-style-type: none"> • Failure during an attempt to purge I/O with the QUIESCE option. • Failure while attempting to initialize the STAE work area prior to exit or retry. • Failure while attempting to update the ICB restore chain when closing data sets. • Failure while attempting to update SDWA information in the event that all IOBs are dequeued from the IOB restore chain, or a failure during IOB processing. • Failure during the closing of data sets associated with an RP or RBs being purged. • Failure during the purge of enqueued resources prior to scheduling the STAR retry. • Failure during the purge of unexpired timer elements prior to scheduling the STAR retry. • TCBAEGM=1 means that storage can be obtained from the WQA if the LSQA cannot satisfy a GETMAIN request. | | TSTRECUR GETSAREA |
| 4 | | PHASE1 |
| 5 Neither the recursion flag or the "33E ABEND" flag are reset in TCBNSTAE. This information must be saved for retry. | | |
| 6 SCBROWNRA points to the RB of the STAE SCB, or the attaching task's TCB for STAI SCBs. | | |
| 7 If SCBASYN=1, the user has requested that asynchronous exits be allowed. ABEND sets TCBFX to 1 to prevent asynchronous exits; TCBFX is reset to 0. | | GOODSCB |
| 8 SCBFLGS1, set with SCBSTAR, indicates a STAR SCB; set with SCBNOIOP, it indicates that I/O processing should be bypassed; set with SCBHALT, it indicates that I/O should be halted. PURGEIO sets an I/O code in the ESA equivalent to the I/O codes in the parameter registers passed to the user's exit routine. (See the notes for Step 11.) For further information about the SVCPURGE routine, see <u>OS/VS I/O Supervisor Logic</u> . | | CALLPURG |

Diagram 8.44 (Steps 9-12)
ASIR Phase 1




Diagram 8.44 (Steps 9-12) ASIR Phase 1 (Module IEAVTMOB)

| NOTES | ROUTINE NAME | LABEL |
|---|--------------|----------|
| <p>9 • If the user is in supervisor mode, the RB address of the abnormally terminating program is entered into the SDWA. The problem program PSW field in this work area is zeroed.</p> <p>• If the user is in problem program mode, the name of the abnormally terminating program (or 0, if not found) is entered into the SDWA.</p> | PHASE1 | |
| <p>10</p> | | SAVEINFO |
| <p>11 I/O codes set in register 0 (taken from the ESA code set by PURGIO in Step 8):</p> <p>X'00' - Active I/O at time of ABEND was quiesced and can be restored.</p> <p>X'04' - Active I/O at time of ABEND was halted and can not be restored.</p> <p>X'08' - No active I/O at time of ABEND.</p> <p>X'0C' - No work area was obtained.</p> <p>X'10' - No I/O processing was performed.</p> | | SETPARMS |
| <p>12 The SYNCH routine gives control to the user exit routine using SYNCH (SVC 102). The user exit routine must branch on register 14 (which points to an SVC 3 instruction) to return control to ASIR for a retry, or to complete ABEND processing.</p> | SYNCH | |

Diagram 8.45
ASIR Phase 2




Diagram 8.45 ASIR Phase 2 (Module IEAVTMOB)

| NOTES | ROUTINE NAME | LABEL |
|---|-----------------|----------|
| 1 | PHASE2 | PHASE2 |
| 4 If the task abnormally terminated with a 33E condition code, a retry is not performed; control is returned to Phase 1. If control is routed to Phase 1, the work area is freed if one was obtained. The work area is retained if control is passing to Phase 3. | PHASE2 | CALLROUT |
| Testing for: | | |
| code X'00' | ROUTPROC | ROUTPROC |
| code X'04' | | PRG |
| code X'08' | | NOPRG |
| code X'0C' | | PRG |
| code X'10' | | QSTAIEND |
| TCBNPURG, when set, means that a valid nc-purge request was received. | | |

Diagram 8.46 (Steps 1-6)
ASIR Phase 3




Diagram 8.46 (Steps 1-6) ASIR Phase 3 (Modules IEAVTMOB and IEAVTMOB)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|----------|
| <p>1 The Phase 3 indicator is set as a debugging aid and to indicate that INITSDWA should reinitialize the work area.</p> | PHASE3 | |
| <p>2 INITSDWA branches to MODESET to enable the system. It performs processing similar to that done for Phase 1 (initialization). Differences are that the user parameter list is checked for validity (if it exists; and the user is not in supervisor state). If found to be invalid (it may have been modified by the exit routine) the SDWA is freed and an indicator is set meaning that the parameter list address is invalid and no retry is allowed. Otherwise, the address of the first IOE on the restore chain (or if no I/O is restorable) is placed into word 2. Word 26 of the work area is set to point to word 2 (0 if no I/O is restorable). The name and entry point of the abnormally terminating program are placed in the work area as in Phase 1. Before returning to mainline Phase 3, INITSDWA issues the MODESET SVC to disable the system.</p> | | REINIT |
| <p>3 IGC0C01C (the second load module of ASIR) is entered via an XCTL macro instruction. TCENPURG=1 means to retry without purging RBS; TCENPURG is set in Phase 2.</p> | | TSTPRG |
| <p>4 FINDRB selects the retry RB:</p> <ul style="list-style-type: none"> • For STAR, RB pointing to the TCB • For STAE, RB pointed to by SCBOWNRA • For STAI, PRB whose RBLINK field points to the most recent ASIR Phase 1 SVRB. If such a PRB does not exist, the newest PRB older than the oldest non-PRB on the RB queue is used. | | CALLFIND |
| <p>5 TCBDEB contains the address of the first DEB, or 0, if there are no DEBs.</p> | | CLOPHASE |
| <p>6 For Phase 3 processing, to ensure that correct register contents are passed to the retry routine across the SVC 3 Exit interface, PURGERB must consider the current ASIR SVRB as one of the RBS being purged.</p> | | REPURG |




Diagram 8.46 (Steps 7-14) ASIR Phase 3 (Module IEAVTMO0)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------------------------------|
| 9 See <u>OS/VS2 Job Management Logic</u> for further information about the WTOR Purge routine. | PHASE3 | WTORPRG STARPRG TIMERPRG |
| 11 The TCBABGM flag is turned off to allow allocation only from the LSQA. | | ASYNCHON |
| 12 In CLEANUP processing, if the retry is from a STAE exit routine, the STAE SCB is dequeued from the SCB chain and the SCB storage is freed. If the retry is from a STAI exit, the in-use bit is reset in the STAI SCB. If the retry is from the oldest STAI exit, the in-use bit is reset in any STAI SCBs on the SCB queue for which the in-use bit has been previously set and not already reset. If it is a STAR retry, STAI in-use bits are reset as above in addition to resetting the STAR SCB in-use bit. | | |
| 13 Messages to be canceled were stored by type-1 SVC routines. CVTQMSG points to a list of message entries. | | MSGLOOP |
| 14 The work area now contains the address of the first I/O block and the address of the IOB restore chain if there is an IOB restore chain in both cases. | | RETXIT |

Diagram 8.47
ASIR Phase 4





Diagram 8.47 ASIR Phase 4 (Module IEAVTM0C)

| NOTES | ROUTINE NAME | LABEL |
|--|--------------|--------------------|
| 1 The Phase 4 indicator is set as a debugging aid. | PHASE4 | PHASE4 |
| 2 Setting TCEFA causes the CLOSE routine to bypass its normal wait for an ECB to be posted. | | ALLCLOSE |
| 3 For STAR SCBs, <u>all</u> DCBs are closed, not just those within the bounds of the extent list. DCBs are closed for RBs between the ASIR SVRE and the retry RB. In <u>IOBPROC</u> the IOBDCB field of each IOB on the restore chain is compared to the address of the DCB that is to be closed. If a match is found, that IOB is dequeued from the restore chain so that a retry routine will not later attempt to restore the IOB for a DCB which has been closed. (The CLOSE routine manipulates other IOB chains for the DCB that is being closed.) Each time a match is found on the first IOB on the restore chain, the start address of the restore chain is updated. When a match is found on the only IOB remaining on the restore chain, the "no-I/O-restorable" indicator is set in the extended save area of ASIR's SVRB and the same field in the SDWA is updated (if an SDWA exists). (Information about the IOB restore chain is passed to the user retry routine via the work area or parameter registers.) | | BOUND |
| A IOBPROC enables the system to avoid missing page interruptions. | | CALLIOBP |
| B For further information about the CLOSE routine, see <u>OS/VS OPEN/CLOSE/EOV Logic</u> . | | CLOSEDCB DEBFRR |



SECTION 9

Glossary

| | |
|---|-----|
| WHAT VS2 TERMS AND ABBREVIATIONS MEAN..... | 665 |
| Reference Words used in the Entries..... | 665 |
| Acknowledgement to the American National Standards Institute..... | 665 |
| GLOSSARY..... | 666 |



This glossary defines VS2 terms and abbreviations as they are used in this manual. This glossary does not include all terms previously established by the IBM System/360 Operating System. If you do not find the term you are looking for in this glossary, refer to the index in this book or to the IBM Data Processing Glossary, GC20-1699.

REFERENCE WORDS USED IN THE ENTRIES

The following reference words are used in this glossary:

| <u>Reference Words</u> | <u>Meaning</u> |
|------------------------|--|
| Contrast with | Refers to an opposed or substantively different term. |
| Preferred term is | Indicates that a term is still in use but that a preferred term exists and is defined. |
| Less preferably called | Indicates a synonymous term is still in use but is less prevalent than the preferred term. |
| See | Refers to multiple-word terms that have the same last word. The other terms may or may not be related to the entry in which the reference appears. |
| See also | Refers to related terms that have a similar, but not synonymous, meaning. |

Synonymous with Lists equally acceptable terms.

ACKNOWLEDGMENT TO THE AMERICAN NATIONAL STANDARDS INSTITUTE

IBM is grateful to the American National Standards Institute (ANSI) for permission to reprint its definitions from the American National Standard Vocabulary for Information Processing (Copyright 1970 by American National Standards Institute, Incorporated), which was prepared by Subcommittee X3.5 on Terminology and Glossary of American National Standards Committee X3.

ANSI definitions are indicated in these ways:

- An asterisk preceding the first item number indicates that all definitions for that term are ANSI definitions. In this case, the asterisk appears like this:

term: * (1) Beginning of first definition...

- An asterisk between an item number and the beginning of a definition indicates that only the definition so marked is an ANSI definition. In this case, the asterisk appears like this:

term: (1) * Beginning of the ANSI definition...

GLOSSARY

ABDAREA: ABDUMP work area.

ABDPL: ABDUMP subcomponent parameter list.

ABDUMP: A dump taken during abnormal termination of a task. Also the name of a routine that produces the dump.

ABDUMP subcomponent parameter list (ABDPL): An area used for communication with the TCAM, TSO, and SWA dump-formatting routines.

ABDUMP work area (ABDAREA): A work area that contains pointers, buffers, flags, and counters used by the ABDUMP routines.

ABEND: Abnormal end of task. Also the abbreviated name of a routine that performs the abnormal ending of a task and that task's incomplete subtasks.

abnormal end of task: Termination of a task prior to normal completion because of an error condition. Abbreviated ABEND.

abnormal termination: Same as abnormal end of task.

active page: A page in real storage that can be addressed.

active page queue: One of four queues of pages that are in real storage that are currently assigned to tasks. Pages on these queues are eligible for placement on the available page queue. A separate active page queue is maintained for all active pages that have a particular configuration of the reference and change bits (0,0; 0,1; 1,0; 1,1). See also available page queue, hold page queue.

address translation: The process of changing the address of an item of data or an instruction from its virtual address to its real storage address. See also dynamic address translation.

alias: (1) * An alternate label. For example, a label and one or more aliases may be used to refer to the same data element or point in a computer program. (2) An alternate entry point established within a module during linkage editor processing; an alias name is available to the control program before the module is loaded. Contrast with embedded entry point.

allocate: To assign a resource for use in performing a specific task.

allocated queue element (AQE): A VSS control block containing the size of a block of allocated storage in subpool 233, 234, 243, 244, 253, or 254.

antecedent task: Synonymous with related higher-level task.

APF: Authorized program facility.

APG: Automatic priority group.

APGCE: Automatic priority group control element.

AQE: Allocated queue element.

ASIR: ABEND/STA Interface routine.

asynchronous: Without regular time relationship; unexpected or unpredictable with respect to the execution of a program's instructions. Contrast with synchronous.

asynchronous exit queue: A queue containing queue elements that represent requests for exit routines (including data management exit routines) and requests for asynchronous control program services that must be executed under a user TCB because a disabled routine may cause a page fault. Building the asynchronous exit queue is a scheduling phase performed by the Stage 2 Exit Effector.

attaching task: Synonymous with originating task.

authorized program facility (APF): A general term for supervisor coding that limits the use of critical functions and resources to authorized users. Testing for authorization is done by TESTAUTH, a type-1 SVC routine. TESTAUTH compares an authorization code, which the linkage editor assigns to every module, against a function code whenever a task attempts to use a restricted resource or function.

automatic priority group (APG): A group of tasks at a single priority level that are dispatched according to a special algorithm that attempts to provide optimum use of CPU and I/O resources by these tasks. See also dynamic dispatching.

automatic priority group control element (APGCE): A control element used to control the dispatching of tasks in an automatic priority group.

auxiliary storage: Data storage other than real storage (and including external page storage).

auxiliary storage allocation queue: In paging supervision, a queue on which a PCB is placed to await the assignment of an external storage slot so that the page can be paged out.

auxiliary storage management: A general name used for routines in the paging supervisor that control external page storage.

available frame count: A count of page frames that are ready for reassignment.

available page queue: A queue of the pages whose real storage is currently available for allocation to any task. See also active page queue, hold page queue.

basic control (BC) mode: A mode in which the features of a System/360 computing system and additional System/370 features, such as new machine instructions, are operational on a System/370 computing system. See also extended control (EC) mode.

BC mode: Basic control mode.

BDL table: A table of track addresses for a user-specified list of modules on the link library (SYS1.LINKLIB). The purpose of the table is to reduce the time required to find the listed modules on SYS1.LINKLIB. In VS2, the user can specify that this table is to be either paged or fixed; when the table is on fixed pages in lower real storage, it is called a fixed BDL table.

blocking: Combining two or more logical records into one physical record.

branch-entry fix-delay queue: In paging supervision, a queue on which fix requests (received through branch entries to the FIX/LOAD routine) are placed when they cannot be processed because the amount of fixable real storage has fallen below a specified minimum.

BSAM: Basic sequential access method.

CCW translation: Preferred term is channel program translation.

CDE: Contents directory entry.

change bit: A bit associated with a page in real storage; the change bit is turned on by hardware whenever the associated page in real storage is modified. In VS2, there is a change bit in each of two storage keys associated with each frame; if either bit is on, the entire page is considered to have been modified.

channel program queue: A queue is the nucleus containing channel programs used by the paging supervisor for paging operations.

channel program queue element (CPQE): A control element in the nucleus that contains a channel program used by the paging supervisor.

channel program translation: In a channel program, replacement by the software of virtual addresses with real addresses. Less preferably called CCW translation.

clock comparator feature: A System/370 CPU feature used to cause an external interruption when the time-of-day clock reaches or passes a specified value and the CPU is enabled for clock comparator interruptions. A value is placed in the clock comparator, and when the time-of-day clock reaches that value, the interruption occurs.

clock comparator queue: The queue of timer queue elements (TQEs) representing requests for REAL and WAIT timing. Each TQE contains an interval; the interval contained in the TQE at the head of this queue is placed in the clock comparator.

communications vector table (CVT): A major table in the system nucleus that contains addresses and other data needed and used by various supervisor routines.

contents directory: A group of queues that indicate the routines that are present in virtual storage. Includes the link pack area queue, job pack area queue, and time sharing link pack area queue.

contents directory entry (CDE): A control entry that represents a module in the job pack area. The entry describes the module and contains a pointer to its entry point. If an embedded entry point was established in the module by an IDENTIFY macro instruction, there are two CDEs for the module. One, the major CDE, contains the main entry-point address; the other, the minor CDE, contains the entry-point address for the embedded entry point.

control registers: A set of registers used for operating system control of relocation, priority interruption, program event recording, error recovery, and masking operations. Contrast with general-purpose registers.

CPQE: Channel program queue element.

CPU timer: A System/370 timing device used for TASK timing. It is a 64-bit decrementing binary counter. On the basis of a program request, a binary time interval is placed in the counter. A one is subtracted

from bit position 51 of the counter every microsecond. An external interruption occurs when the value placed in the CPU timer reaches or becomes less than zero if the CPU is enabled for CPU timer interruptions.

CPU timer queue: The queue of timer queue elements (TQEs) representing requests for TASK timing. Each TQE contains an interval, and the interval contained in the TQE at the head of this queue is placed in the CPU timer.

CVT: Communications vector table.

default device: A paging device from which a page slot is to be assigned for a page-out operation when a particular device has not been specified in the page-out request.

deferred allocation: A condition in which the allocation of pages for a region must be delayed because all needed pages are not immediately available.

delayed posting queue: In paging supervision, a queue on which a PCB is placed when a paging operation has been completed but the completion cannot be posted immediately because the system is handling a disabled page fault.

demand paging: Transfer of a page from external page storage to real storage at the time it is needed for execution.

dequeue: (1) To remove a program from a list of programs awaiting use of a system service or resource. (2) To remove a control block or data entry from a queue of control blocks or data entries. (3) Contrast with enqueue.

descendant task: Synonymous with related subtask.

descriptor queue element (DQE): A VSS control block that describes a storage block of 4K or more bytes within a subpool.

device number: A part of an external page address that refers to a particular paging device; together with a group number and a slot number, it identifies the location of a page in external page storage.

directed page-out: A page-out operation in which the page slot is to be assigned from a paging device specified in the page-out request (rather than from a default device).

disabled: Pertaining to a state of the CPU that prevents the occurrence of certain types of interruptions.

disabled code: A section of code that cannot be interrupted by specific types of interruptions.

disabled page fault: A page fault that occurs when I/O and external interruptions are disallowed by the CPU.

dispatch: To place into execution. See also task switching.

dispatching priority: A number assigned to each task, used to determine the order in which that task will use the CPU in relation to other tasks in the system. See also limit priority.

dormant state: A state in which the active pages of a job have been paged out.

DQE: Descriptor queue element.

DSS: Dynamic support system.

dump: * (1) To copy the contents of all or part of a storage, usually from an internal storage into an external storage. (2) A process as in (1). (3) The data resulting from the process as in (1).

dynamic address translation (DAT): (1) The process of changing a virtual storage address to a real storage address during execution of an instruction. See also address translation. (2) A hardware feature that performs the translation.

dynamic allocation: Assignment of system resources to a program at the time the program is executed rather than at the time it is loaded into storage.

dynamic area: The portion of virtual storage that is divided into regions that are assigned to job steps and system tasks. See also pageable dynamic area, non-pageable dynamic area. Contrast with non-dynamic area.

dynamic dispatching: A facility that assigns priorities to tasks within an automatic priority group to provide optimum use of CPU and I/O resources.

dynamic dump: A dump that is performed during the execution of a computer program.

dynamic support system (DSS): An interactive debugging facility that allows authorized maintenance personnel to monitor and analyze events and alter data. Information for DSS is included for planning purposes only.

ECB: Event control block.

EC mode: Extended control mode.

embedded entry point: An alternate entry point established within a module by means of the IDENTIFY macro instruction after a module has been loaded into virtual storage. Contrast with alias.

enabled: Pertaining to a state of the CPU that allows the occurrence of certain types of interruptions. Synonymous with interruptable.

enabled code: Code that can be interrupted by the CPU.

enabled page fault: A page fault that occurs when I/O and external interruptions are allowed by the CPU.

enqueue: (1) To add a program to a list of programs awaiting use of a system service or resource. (2) To add a control block or data entry to a queue of control blocks or data entries. (3) Contrast with dequeue.

event control block: A control block used to represent the status of an event.

extended control (EC) mode: A mode in which all the features of System/370 computing system, including dynamic address translation, are operational. See also basic control (BC) mode.

extent list (XTLST): A control element that shows the address and length of each module in virtual storage.

external page: A page located on external page storage.

external page address: An address that identifies the location of a page in a page data set. In VS2, the address consists of a relative device number, a relative group number, and a relative slot number.

external page storage: The portion of auxiliary storage that is used to contain pages.

external page table (XPT): An extension of a page table that identifies the location on external page storage of each page in that page table.

external page table entry (XPTE): An entry, in an external page table, that associates a virtual storage page with the actual page on an auxiliary storage device.

FBQE: Free block queue element.

fix ownership element (FOE): A control element that represents a page that has been fixed by the task to whose TCB the FOE is chained.

fixed: In OS/VS, not capable of being paged out. See also long-fixed, normal-fixed, short-fixed, and page fixing.

fixed BLDL table: A BLDL table that the user has specified to be fixed in the lower portion of real storage.

fixing: See page fixing.

fixed link pack area: An extension of the link pack area that occupies fixed pages in the lower portion of real storage. A routine in the fixed LPA is used in preference to a copy of the same routine in the pageable LPA. The routines in the fixed LPA are densely packed without regard for page boundaries.

fixed page: A page in real storage that is not to be paged out.

FLIH: First-level interruption handler.

FOE: Fix ownership element.

FQE: Free queue element.

frame: Same as page frame.

frame number: In VS2, the part of a real storage address needed to refer to a frame. See also page number.

frame table: Same as page frame table.

frame table entry (FTE): An entry in the page frame table that describes how a frame is being used.

free block queue element (FBQE): A VSS control block that describes 4K blocks of storage not yet assigned to a subpool.

free queue: In paging supervision, a queue on which a PCB is placed when a request for a paging service has been completely satisfied and this PCB is no longer needed. The PCBs on this queue are available for use in handling other requests for paging services.

free queue element (FQE): A VSS control block that describes the unallocated storage within the space defined by a descriptor queue element (DQE).

FTE: Frame table entry.

general-purpose registers: A set of registers available to any program running in a CPU. Contrast with control registers.

generalized trace facility (GTF): A tracing program that monitors and records system events. It may be turned on and off by the operator and manipulated by the termination routines.

GOVRFLEB: The primary VSS control block. It defines SQA and LSQA quickcell requirements and contains data needed for initial supervision of virtual storage.

group: See slot group.

group number: In VS2, a part of an external page address that refers to a slot group; together with a device number and a slot number, it identifies the location of a page in external page storage.

GTF: Generalized trace facility.

hold page queue: A queue to which pages in real storage are initially assigned through operations such as page-in or page reclamation. See also active page queue, available page queue.

INFOLIST: Type-1 SVC message table.

initial program loader (IPL): A program that loads the control sections of the control program into real storage.

initial program loading: A combined hardware/software operation that clears real storage and loads the control sections of the control program into real storage. The hardware portion of the operation starts a read operation from a designated input device; the IPL program then uses a bootstrap program to load itself into real storage. Abbreviated IPL.

initiating task: The job management task that controls the selection of a job and the preparation of the steps of the job for execution. Less preferably called initiator task.

interception: In paging supervision, the process of seizing a page frame that was being used for a non-V=R purpose and is needed to complete a requested V=R region. The PFTE (page frame table entry) for the frame was previously marked so that the frame would be seized when it was released from its non-V=R use. See also V=R intercepted page.

interregion posting: The process by which the POST routine indicates to a swapped-out TSO routine that an awaited event is complete. The POST routine passes control to TSO's TSIP (Time Sharing Interface Program) to swap in the user. Execution of the POST routine is then requested by the Region Control Task of TSO.

interruption queue element (IQE): A control element used by the Stage 2 and Stage 3 Exit Effectors to schedule the execution of an end-of-task exit routine (ETXR).

interruption request block (IRB): A control block that represents a routine that must be executed because of the occurrence of an asynchronous interruption or event.

interval: A predetermined time period.

interval read count: A count of the number of page-in operations that are requested during a specified interval. The count is calculated by the task disablement algorithm in paging supervision.

interval reclaim count: A count of the number of pages that, during a specified interval, have been reclaimed from the available page queue or have been reclaimed during preliminary page-out processing. The count is calculated by the task disablement algorithm in paging supervision.

interval swap-in count: A count of the number of page-in requests that were required by swap-in operations during a specified interval. The count is calculated by the task disablement algorithm in paging supervision.

invalid page: A page that cannot be directly addressed by the dynamic address translation feature of the CPU.

I/O active queue: In paging supervision, a queue on which a PCB is placed whenever a page-out or page-in operation has been started to satisfy a request represented by the PCB.

IPL: Initial program loader.

IRB: Interruption request block.

IQE: Interruption queue element.

JCT: Job control table.

JFCB: Job file control block.

job: A collection of related problem programs, identified in the input stream by a JOB statement followed by one or more execute (EXEC) and data definition (DD) statements.

job pack area (JPA): The two subpools (251 and 252) in a given region of virtual storage into which executable programs are loaded.

job pack area queue (JPAQ): A queue containing the contents directory entries (CDEs) for problem programs running in the job pack area subpools of a region.

job step: (1) * The execution of a computer program explicitly identified by a job control statement. A job may specify that several job steps be executed. (2) A unit

of work associated with one processing program or one cataloged procedure and related data. A job consists of one or more job steps.

job-step task: (1) A task that is initiated by an initiator/terminator in accordance with specifications in an execute (EXEC) statement. (2) A subtask of a job-step task whose job-step pointer points to itself.

limit priority: A priority specification associated with each task, representing the highest dispatching priority that the task can assign to itself or to any of its subtasks. See also dispatching priority.

link pack area (LPA): An area of virtual storage that contains selected reenterable and serially reusable routines that are loaded at NIP time and can be used concurrently or serially by all tasks in the system. In VS2, a link pack area can consist of a pageable LPA only, or of a pageable LPA and a fixed LPA. See also pageable link pack area and fixed link pack area.

link pack area directory: A directory that contains an entry (LPDE) for each entry point in all modules in the link pack area.

link pack area library (SYS1.LINKLIB): A partitioned data set that contains the modules specified to be in the link pack area.

link pack area queue: A queue that contains a contents directory entry (CDE) for each link pack area module currently in use, for each module in the link pack update area, and for each module in the fixed link pack area. In searching for a requested module, the system searches this queue before it searches the link pack area directory.

link pack update area: An area in virtual storage that contains modules that are additions to or replacements for link pack area modules for the current IPL.

LLE: Load list element.

load list: The chain of load list elements that represent the modules that have been loaded into a task's job pack area.

load list element (LLE): A control element created for each module loaded into a region's job pack area by the LOAD routine. The LLEs for each task in a job step are chained together to form the load list for that task. Each LLE points to a contents directory entry for the loaded module.

local system queue area (LSQA): One or more segments associated with each virtual

storage region that contains job-related system control blocks.

lock/unlock facility: A supervisor facility that controls the execution of instruction strings when a disabled page fault occurs.

long-fixed: Pertaining to a request to fix one or more pages for a relatively long time.

LPA: Link pack area.

LPDE: Link pack directory entry.

LSQA: local system queue area.

low threshold: In paging supervision, the minimum number of page frames that can be available before the system takes action to acquire additional unoccupied frames.

message buffer: A structured buffer area used for building and writing system messages.

migration: See page migration.

migration PCB: A PCB representing a page to be migrated.

migration queue: In paging supervision, a queue on which a PCB is placed whenever a page must be moved from a primary to a secondary paging device to make paging more efficient.

missing page interruption: See page fault.

must-complete status: See step must-complete status and system must-complete status.

NIP: Nucleus initialization program.

nondirected page-out: A page-out operation in which the page slot is to be assigned from a default device (rather than from a particular device specified in the page-out request).

nondynamic area: The area of virtual storage assigned to the resident portion of the control program (the nucleus and the link pack area). Contrast with dynamic area.

nonpageable dynamic area: An area of virtual storage whose virtual addresses are identical to real addresses; it is used for programs or parts of programs that are not to be paged during execution. Less preferably called V=R dynamic area.

nonpageable region: A subdivision of the nonpageable dynamic area that is allocated to a job step or system task that is not to be paged during execution. In a nonpage-

able region, each virtual address is identical to its real address. Less preferably called V=R region.

normal-fixed: Pertaining to a request to fix one or more pages for an average period of time.

nucleus initialization program (NIP): The program that initializes the resident control program. It allows the system operator to request last-minute changes to certain options specified during system generation. Abbreviated NIP.

originating task: The task that is attaching or did attach a particular subtask. Synonymous with attaching task.

overlay segment: A user-determined portion of a program that has been divided so that the portions can be consecutively loaded into virtual storage and executed. Contrast with segment.

overlay segment table (SEG TAB): A table used by the overlay supervisor to record the use of overlay segments. Contrast with segment table (SGT) used in dynamic address translation.

page: (1) A fixed-length block of instructions, data, or both, that can be transferred between real storage and external page storage. In VS2, a page consists of 4K bytes. (2) To transfer instructions, data, or both between real storage and external page storage.

page control block (PCB): A control block that indicates the status of a paging request, and is used to control the movement of a paging request among the various modules of the paging supervisor.

page data set: A data set in external page storage, in which pages are stored.

page fault: A program interruption that occurs when a page that is marked "not in real storage" is referred to by an active page. Synonymous with page translation exception.

page fixing: Marking a page as nonpageable so that it remains in real storage.

page frame: A block of real storage that can contain a page. Synonymous with frame.

page frame table (PFT): A table that contains an entry for each frame. Each frame table entry describes how the frame is being used.

page frame table entry (PFTE): A control element that reflects the status of a page frame.

page-in: The process of transferring a page from external page storage to real storage.

page I/O initiation queue: In paging supervision, a queue on which a PCB is placed to await the starting of an I/O operation required for the page-out or page-in request represented by the PCB.

page migration: The transfer of pages from a primary paging device to a secondary paging device to make more space available on the primary paging device.

page number: The part of a virtual storage address needed to refer to a page. See also frame number.

page-out: The process of transferring a page from real storage to external page storage.

page reclamation: The process of making addressable the contents of a page in real storage that has been marked invalid. Page reclamation can occur after a page fault or after a request to fix or load a page.

page table (PGT): A table that indicates whether a page is in real storage and correlates virtual addresses with real storage addresses.

page table entry (PTE): An element in the page table that represents a page in real storage.

page translation exception: A program interruption that occurs when a virtual address cannot be translated by the hardware because the invalid bit in the page table entry for that address is set. Synonymous with page fault, program interruption code 17. See also segment translation exception, translation specification exception.

page vector table (PVT): The central control block for the paging supervisor.

page wait: A condition in which the active request block for a task is placed in a wait state while a requested page is located in real storage or is brought into real storage.

pageable dynamic area: An area of virtual storage whose addresses are not necessarily identical to real addresses; it is used for programs that can be paged during execution. Less preferably called V=V dynamic area.

pageable region: A subdivision of the pageable dynamic area that is allocated to a job step or system task that can be paged during execution. Less preferably called V=V region.

paging: The process of transferring pages between real storage and external page storage.

paging device: A direct access storage device on which pages (and possibly other data) are stored.

paging device information table entry (PDITE): A control entry used by the paging supervisor to identify the characteristics and status of a paging device. There is one PDITE for each paging device.

paging device table entry (PDTE): A control entry used by the paging supervisor to locate specific pages on a paging device.

paging rate: The average number of page-ins and page-outs per unit of time.

paging supervisor: A part of the supervisor that allocates and releases real storage space (page frames) for pages, and initiates page-in and page-out operations.

partition queue element (PQE): A VSS control block that heads a chain of control blocks that describe unallocated storage space for an entire region, an LSQA, or the SQA.

PCB: Page control block.

PCI: Program-check interruption.

PDITE: Paging device information table entry.

PDTE: Paging device table entry.

PER: Program event recording.

PFT: Page frame table.

PFTE: Page frame table entry.

PICA: Program interruption control area.

PIE: Program interruption element.

PGT: Page table.

PQE: Partition queue element.

PRB: Program request block.

primary paging device: An auxiliary storage device that is used in preference to secondary paging devices for paging operations. Portions of a primary paging

device can be used for purposes other than paging operations.

priority: A dispatching priority and a limit priority for each task resides in the task's TCB. The dispatching priority determines the appropriate position of the TCB in the TCB queue; the limit priority is used by the CHAP routine to determine the maximum increase possible for the dispatching priority. See also dispatching priority and limit priority.

problem state: A state during which the CPU cannot execute input/output and other privileged instructions. Contrast with supervisor state.

program event recording (PER): A hardware feature used to assist in debugging programs by detecting program events.

program interruption code 16: Same as segment translation exception.

program interruption code 17: Same as page translation exception.

program interruption code 18: Same as translation specification exception.

program interruption control area (PICA): A control block used to control the executing of a user exit routine that was specified in a SPIE macro instruction.

program interruption element (PIE): A control element created when a SPIE macro instruction is used to specify that an exit routine is to process a particular type of program-check interruption.

program request block (PRB): A request block that represents a nonsupervisory module or routine that is to be executed on behalf of a task.

PTE: Page table entry.

purge: To remove program elements or control information from a system.

PVT: Page vector table.

QCB: Queue control block.

QCDBLK: Quickcell descriptor block.

QEL: Queue element.

queue control block (QCB): A control block that represents a set of resources (major QCB) or a single resource (minor QCB).

queue element (QEL): A queue element used to represent one request for a particular system resource. Queue elements are used

in handling the serial use of a system resource by different programs.

quickcell: A small unit of storage (ranging from 8 to 240 bytes) in the system queue area or a local system queue area that is allocated upon request for a short-lived control block. Allocation of a quickcell is faster than normal GETMAIN allocation, and use of quickcells reduces storage fragmentation.

quickcell area: A portion of the system queue area or a local system queue area that contains quickcells.

quickcell descriptor block (QCDBLK): A VSS control block that describes a quickcell area in the SQA or an LSQA.

quiescing: (1) The process of bringing a device, an activity, or a system to a halt by rejection of new requests for work. (2) The process of bringing a multiprogramming system to a halt by rejection of new jobs.

RB: Request block.

real address: The address of a location in real storage.

real storage: The storage of a System/370 computing system from which the central processing unit can directly obtain instructions and data, and to which it can directly return results.

real storage allocation queue: In paging supervision, a queue on which a PCB is placed whenever a page frame is needed to satisfy a page-in request but no frame is currently available.

REAL timing option: An option in the STIMER macro instruction. The option specifies that the requested time interval is to be decremented continuously, whether or not the task is executing. Contrast with TASK timing option. See also WAIT timing option.

recursion: Reentry into a routine as a result of a failure in the routine's processing. The routine is entered at a point subsequent to the point of failure.

recursive: Pertaining to a process in which each step makes use of the results of earlier steps.

reference bit: A bit associated with a page in real storage; the reference bit is turned on by hardware whenever the associated page in real storage is referred to (read or stored into). In VS2, there is a reference bit in each of two storage keys associated with each page frame.

region: See virtual storage region.

related higher-level task: On the subtask queue for a job step, any task that was attached at a higher level and is connected through the task chain to a particular task being discussed. Synonymous with ancestor task.

related PCB: A PCB whose request for a particular page can be associated with an already existing PCB that is accessing that same page.

related subtask: On the subtask queue for a job step, any task that was attached at a lower level and is connected through the task chain to a particular task being discussed. Synonymous with descendant task.

relocation feature: Preferred term is dynamic address translation.

relocation hardware: Preferred term is dynamic address translation.

reply queue element (RQE): A control element used to schedule asynchronous exit routines for data management.

request block (RB): A control block that represents a module or routine to be executed on behalf of a task. See also interruption request block, program request block, system interruption request block, supervisor request block, and task interruption request block.

reserve replenish queue: In paging supervision, a queue that is readied whenever a page must be freed to replace a page that was reserved for emergency SQA or LSQA use and has now been allocated to one of those areas. The queue may also be activated because the available page count was zero and the page replacement algorithm could not be invoked immediately.

root page control block (root PCB): A control block then is used to control the posting for a set of required operations on a defined group of pages when the posting cannot take place until all of the operations have been completed for all of the pages.

root PCB: Root page control block.

RQE: Reply queue element.

same-level tasks: Two or more subtasks that were attached by the same originating task.

scan table: The section of the PVT (page vector table) that contains the headers for the PCB queues.

SCB: STA control block.

SCT: Step control table.

SDWA: STA diagnostic work area.

second exit: A mechanism of alerting a routine that its request that a page be fixed and/or loaded has completed asynchronously.

secondary paging device: An auxiliary storage device that is not used for paging operations until the available space on primary paging devices falls below a specified minimum. Portions of a secondary paging device can be used for purposes other than paging operations.

segment: A continuous 64K area of virtual storage that is allocated to a job step or system task. Contrast with overlay segment.

segment table (SGT): A table used in dynamic address translation to control user access to virtual storage segments. Each entry indicates the length, location, and availability of a corresponding page table.

segment table entry (STE): An entry in the segment table that indicates the length, location, and availability of a corresponding page table.

segment translation exception: A program interruption that occurs when a virtual address cannot be translated by the hardware because the invalid bit in the segment table entry for that address is set. Synonymous with program interruption code 16. See also page translation exception, translation specification exception.

SGT: Segment table.

short-fixed: Pertaining to a request to fix one or more pages for a relatively short time.

SIOT: Step input/output table.

SIRB: System interruption request block.

SLIH: Second-level interruption handler.

slot: A continuous area on a paging device in which a page can be stored.

slot group: A set of slots on one or more tracks within a cylinder on a paging device.

slot number: A part of an external page address that refers to a slot; together with a device number and a group number, it identifies the location of a page in external page storage.

slot queue: A list of elements in the system nucleus that define the page slots available on one paging device. A slot queue is built for each paging device.

SMF: System management facilities.

snapshot dump: A selective dynamic dump performed at various points in a program.

SOD: Swap-out device work table.

space record: A record that separates pages in a page data set.

SPCA: Swap communications area.

SPCT: Swap control table.

SPQE: Subpool queue element.

SQA: System queue area.

SQE: Supervisor queue element.

STA control block (SCB): A control block that contains information to be used by the ASIR routine for scheduling a user's STA exit routine during abnormal termination of a task.

STA diagnostic work area (SDWA): A work area that contains information about an abnormally terminating task. The ASIR routine uses the SDWA to schedule user-written diagnostic and retry routines.

stack: A list so constructed and maintained that the list element available for retrieval is the one that was most recently stored in the list. (Also called a last-in, first-out (LIFO) list, or pushdown list.)

STAR: System Task ABEND Recovery routine.

STE: Segment table entry.

step must-complete status: The status established by the control program that signifies that a designated task is to be the only dispatchable task within a job step. (Note that the initiator is also made nondispatchable.)

subpool: All of the storage blocks allocated under a subpool number for a particular task.

subpool queue element (SPQE): A VSS control block that describes allocated areas of storage assigned to a subpool.

subsystem: A secondary or subordinate system, usually capable of operating independently of or asynchronously with a controlling system.

subtask: A task that is initiated (attached) and terminated (detached) by a higher-level task.

subtask queue for a job step: The chain of tasks that are associated with a particular job step, showing the order in which the tasks were initiated (attached). See also TCB queues.

supervisor call (SVC) instruction: An instruction that interrupts the program being executed and passes control to the supervisor so that it can perform a specific service indicated by the instruction.

supervisor initialization: A general term referring to the execution of the initial program loader and the nucleus initialization program in loading and preparing the control program for operation.

supervisor lock: An indicator used to prevent entry to disabled code while a disabled page fault is being resolved. The paging supervisor is not restricted by this lock.

supervisor queue element (SQE): A control element used to schedule an asynchronous supervisor service.

supervisor request block (SVRB): A request block that represents a type-2, type-3, or type-4 SVC routine that must be executed on behalf of a task.

supervisor state: A state during which the central processing unit can execute input/output and other privileged instructions. Contrast with problem state.

SVC fix delay queue: In paging supervision, a queue on which fix requests (received through SVC entries to the FIX/LOAD routine) are placed when they cannot be processed because the amount of fixable real storage has fallen below a specified minimum.

SVC routine: A control program routine that performs or begins a control program service specified by a supervisor call instruction.

SVC table (SVCTABLE): A table that describes all SVC routines included in the system at system generation.

SVRB: Supervisor request block.

SWA: System work area.

SWAB: System work area block.

SWAH: System work area header.

swap communications area (SPCA): A control block that contains information necessary to effect a swap-out operation and complete a swap-in operation.

swap control table (SPCT): A control block that defines and reflects the status of a swap-in or swap-out operation.

swap-out device work table (SOD): A 32-byte internal work area used by paging supervision routines during swap-out processing

swap queue: In paging supervision, a queue on which the Swap Interface routine places PCBs representing swap requests (SVC 115).

swapping: In VS2 with TSO, a paging technique that writes the active pages of a job to external page storage and reads pages of another job from external page storage into real storage.

synchronous: Occurring with a regular or predictable time relationship. Contrast with asynchronous.

system generation: The process of using an operating system to assemble and link together all of the parts that constitute another operating system.

system interruption request block (SIRB): A single request block in the system, used by the system error task to represent an error-handling routine.

system management facilities (SMF): An optional control program feature that provides the means for gathering and recording information that can be used to evaluate system usage.

system must-complete status: The status established by the control program that signifies that a designated task is to be the only dispatchable task in the system (except for permanent system tasks which remain dispatchable). (The permanent system tasks are the paging task, the recovery management support task, the system error task, the dynamic support system task, the communications task, and the master scheduler task.)

system nucleus: That portion of the supervisor that resides in fixed frames in the lowest portion of real storage.

system queue area (SQA): An area of virtual storage reserved for system-related control blocks.

system queue origin list: See GOVRFILB.

system resource: Any facility of the computing system that may be allocated to a task.

system work area (SWA): One or more segments in virtual storage used as a work area for system programs.

system work area block (SWAB): A VSS control block that represents a SWA segment.

system work area header (SWAH): A VSS control block that begins a chain of system work area control blocks.

target device: A general term for the device from which the page slot is to be assigned for a page-out operation.

task control block (TCB): The consolidation of control information related to a task.

task interruption request block (TIRB): A request block (one per task) that is used to represent a control program routine that must be performed asynchronously when synchronous execution is impossible.

task level: A term that describes the position of one or more same-level tasks on a subtask queue in relation to other tasks on the queue. For the task(s) at one level, the originating task and all tasks above that task are called higher-level tasks or antecedent tasks; all tasks below it are called lower-level tasks or descendant tasks.

task post queue: In paging supervision, a queue on which a PCB is placed whenever a page is reclaimed in the process of a page-out or is no longer needed during a page-in. The PCB is placed on the queue to await processing that will determine whether additional paging services must be performed.

task queue: A queue of all the task control blocks (TCBs) present in the system at any time, chained in order of dispatching priority. See also TCB queues.

task switching: Saving the program status and task context of a task, and establishing the program status and task context of another task to effect the exchange of control to the second task.

TASK timing option: An option in the STIMER macro instruction. The option specifies that the time interval is to be decremented only when the associated task is active. Contrast with REAL timing option. See also WAIT timing option.

TCB: Task control block.

TCB queues: The two TCB queues are the subtask queue for the job step and the task queue. These queues consist of the same TCBS. On the subtask queue, the TCBS are in the order in which they were created for the job step. The ABEND routine uses this queue to establish the order in which a job step's resources are freed. On the task queue, all TCBS are in order of dispatching priority. The dispatcher scans down this queue to determine the TCB for the highest priority ready task. See also subtask queue for a job step and task queue.

thrashing: A condition in which the system can do little useful work because of excessive paging.

time-of-day (TOD) clock: A System/370 CPU feature used to measure elapsed time in microseconds. It is a 64-bit incrementing binary counter. A one is added to bit position 51 every microsecond. Timer supervision uses the time-of-day clock to calculate the time of day and maintain the current date.

time slice control element (TSCE): A control element used to control the dispatching of tasks in a time slice group.

timer queue element (TQE): The control block used by timer supervision to record the information necessary to schedule and process a request for a timed interval.

timer units: A representation of a time interval request in which the least significant bit is the equivalent of 26.04166 microseconds.

TIRB: Task interruption request block.

TOD clock: Time-of-day clock.

top terminating task: A task that is being abnormally terminated and is the highest-level task in a set of subtasks that must be terminated. The full set of subtasks that must be terminated is called the chain of terminating tasks.

TQE: Timer queue element.

trace: (1) The record of a series of events. (2) To record a series of events as they occur.

trace table: One in a chain of tables containing a history of a task's environment during processing.

translation specification exception: A program interruption that occurs when a page table entry, segment table entry, or the control register pointing to the segment table contains information in an invalid format. Synonymous with program inter-

ruption code 18. See also page translation exception, segment translation exception.

TSCE: Time slice control element.

translation tables: Page tables and segment tables.

type-1 SVC message table: The table containing entries, supplied by a type-1 SVC routine, that indicates failures in the type-1 SVC routine.

validity map: A control block that defines the storage addresses that can be referred to by a non-key-0 program in a virtual storage region.

virtual address: An address that refers to virtual storage and must, therefore, be translated into a real storage address when it is used.

virtual block number: The virtual address (that is, the segment number and page number) associated with a page.

virtual equals real (V=R) storage: An area of virtual storage that has the same range of addresses as real storage and is used for a program or part of a program that cannot be paged during execution. Preferred term is nonpageable dynamic area.

virtual equals virtual (V=V) storage: An area of virtual storage used for a program or part of a program that can be paged during execution. Preferred term is pageable dynamic area.

virtual storage: Addressable space that appears to the user as real storage, from which instructions and data are mapped into real storage locations. The size of virtual storage is limited by the addressing scheme of the computing system and by the amount of auxiliary storage available, rather than by the actual number of real storage locations.

virtual storage region: A subdivision of the dynamic area that is allocated to a job step or system task.

virtual subarea list (VSL): A control block describing an area of virtual storage on which some paging supervisor operation is to be performed.

V=R dynamic area: Preferred term is non-pageable dynamic area.

V=R intercepted page: A page frame below the V=R line that is currently being used for a purpose other than as part of a V=R region and is now needed for allocation to a new V=R region. The page frame table entry (PFTE) for the frame is marked so that, when the frame is released from its current use, it will be assigned to the new V=R region rather than being added to the available page queue.

V=R line: The high address limit of the nonpageable dynamic area.

V=R region: Preferred term is nonpageable region.

VSL: Virtual subarea list.

VSS: Virtual storage supervision.

V=R root PCB queue: A queue of root PCBs awaiting deferred allocation.

V=V dynamic area: Preferred term is pageable dynamic area.

V=V region: Preferred term is pageable region.

WAIT timing option: An option of the STIMER macro instruction. The option specifies that the requested interval is to be decremented continuously, and that the associated task is to be placed in the wait condition until the interval is completed.

working set: The set of a user's pages that must be active in order to avoid excessive paging.

XPT: External page table.

XPTE: External page table entry.

XTLST: Extent list.

Index

Indexes to program logic manuals are consolidated in the publication OS/VS Master Index of Logic, GY28-0603. For additional information about any subject listed on the following pages, refer to other publications listed for that subject in the master index.

Index



Where more than one page reference is given, the major reference is first.

- ABBRANCH 412,720
- ABDAREA (ABDUMP work area)
 - definition of 666
 - format of 737
- ABDPL (ABDUMP component parameter list)
 - definition of 666
 - initialization of 624
 - format of 744
- ABDUMP -- Control Blocks I routine
 - diagram of 616
 - entry-point name of 729
 - module name for 724
- ABDUMP -- Control Blocks II formatting
 - diagram of 618
 - entry-point name of 729
 - module name for 725
- ABDUMP FORMAT routine
 - diagram of 636
 - entry-point name of 729
 - module name for 725
- ABDUMP FORMAT01 routine
 - diagram of 636
 - entry-point name of 729
 - module name for 725
- ABDUMP FORMAT20 routine
 - diagram of 638
 - entry-point name of 729
 - module name for 725
- ABDUMP FORMAT22 routine
 - diagram of 638
 - entry-point name of 729
 - module name for 725
- ABDUMP FORMET routine
 - diagram of 640
 - entry-point name of 729
 - module name for 725
- ABDUMP -- Header and PSW formatting
 - diagram of 614
 - entry-point name of 729
 - module name for 724
- ABDUMP Interface routine
 - diagram of 624
 - entry-point name of 729
 - module name for 725
- ABDUMP Mainline processing
 - diagram of 612
 - entry-point name of 729
 - module name for 725
- ABDUMP -- Nucleus displaying routine
 - diagram of 626
 - entry-point name of 729
 - module name for 724
- ABDUMP OUTPUT routine
 - diagram of 634
 - entry-point name of 729
 - module name for 725
- ABDUMP OUTPUT5 routine
 - diagram of 634
 - entry-point name of 729
 - module name for 725
- ABDUMP PRINT routine
 - diagram of 634
 - entry-point name of 729
 - module name for 725
- ABDUMP -- QCB formatting
 - diagram of 620
 - entry-point name of 729
 - module name for 725
- ABDUMP -- Register displaying
 - diagram of 628
 - entry-point name of 729
 - module name for 724
- ABDUMP routine
 - description of 523
 - overview of 603
 - synopsis of 710
- ABDUMP -- Save Area displaying
 - diagram of 622
 - entry-point name of 725
 - module name for 725
- ABDUMP subcomponent parameter list
 - definition of 666
 - initialization of 624
 - format of 745
- ABDUMP -- Subpool displaying
 - diagram of 632
 - entry-point name of 729
 - module name for 724
- ABDUMP -- Trace formatting
 - diagram of 630
 - entry-point name of 729
 - module name for 724
- ABDUMP work area
 - definition of 666
 - format of 737
- ABEND ABDUMP phase
 - diagram of 576
 - entry-point name of 729
 - module name for 721
- ABEND Close phase
 - diagram of 584
 - entry-point name of 729
 - module name for 721,726
- ABEND Critical Error phase
 - diagram of 596
 - entry-point name of 729
 - module name for 727
- ABEND Final Housekeeping phase
 - diagram of 586
 - entry-point name of 729
 - module name for 722
- ABEND Initial Housekeeping phase
 - diagram of 566
 - entry-point name of 729
 - module name for 720
- ABEND Initialization phase
 - diagram of 558
 - entry-point name of 729
 - module name for 726

ABEND-in-progress flag
 setting of 527
 ABEND Interface with ASIR
 diagram of 562
 entry-point name of 729
 module name for 728
 ABEND Mainline processing
 diagram of 572
 entry-point name of 729
 module name for 727
 ABEND Must-Complete phase
 diagram of 592
 entry-point name of 729
 module name for 726
 ABEND Open phase
 diagram of 574
 entry-point name of 729
 module name for 726
 ABEND recursion
 check for 562,566
 definition of 601
 invalid 592,600
 reentry points for 729
 ABEND request
 stacking of 566,572,576
 ABEND routine
 description of 522
 invocation of 558
 overview of 556
 recursions 600
 synopsis of 710
 ABEND/STA Interface Phase 1
 diagram of 650
 entry-point name of 729
 module name of 726
 ABEND/STA Interface Phase 2
 diagram of 654
 entry-point name of 729
 module name of 726
 ABEND/STA Interface Phase 3
 diagram of 656
 entry-point name of 729
 module name of 726
 ABEND/STA Interface Phase 4
 diagram of 660
 entry-point name of 729
 module name of 726
 ABEND/STA Interface routine
 description of 524
 overview of 642
 synopsis of 710
 Abnormal End Appendage routine
 description of 367
 diagram of 366
 entry-point name of 729
 module name of 722
 synopsis of 710
 abnormal termination (see termination)
 ABTERM Prologue routine
 diagram of 548
 entry-point name of 730
 module name for 725
 ABTERM routine
 overview of 522,546
 synopsis of 710
 active page 666
 active page queue 666
 address translation 3,666
 address translation exception 33
 addresses of control blocks 947
 AEQA, AEQJ, AEQS (see asynchronous exit queue)
 alias processing
 description of 666
 allocate queue 746
 allocated queue element (AQE)
 construction of 403
 format of 746
 normal release of 521
 allocating storage
 description of 397
 for control blocks 420
 for external pages 388,460,462
 for LSQA segments 434
 for quickcells 436
 for regions 440
 for SQA 401
 for SWA segments 454
 within LSQA 420
 within quickcells 438
 within regions 414
 within SQA 420
 allocation
 cancellation 240
 deferred 234
 fixed page 218
 long-fix 228
 reallocation 248
 SQA/LSQA page 228
 V=R region 234
 anchor work area 374
 APF (authorized program facility)
 definition of 16,666
 (see also TESTAUTH routine)
 APG (automatic priority group)
 definition of 16,666
 (see also dispatcher)
 APGC (automatic group control element)
 format of 745
 purpose of 666
 Appendages (PCI, CE, Abnormal End) routine
 description of 367
 diagram of 366
 entry-point name of 732,730,729
 module name of 723,722
 synopsis of 710
 AQE (allocated queue element)
 construction of 403
 format of 746
 normal release of 521
 ASIR (see ABEND/STA Interface routine)
 asynchronous exit queue
 construction of 72
 definition of 666
 purging of 584,596
 asynchronous exits
 scheduling of 600
 suppression of 600
 ATRB subroutine 566
 ATTACH routine
 description of 71
 diagram of 70,72,74
 entry-point name of 730
 module name of 722
 synopsis of 710
 authorized program facility 16

automatic priority group control element (APGCE)
 format of 745
 purpose of 666
 automatic priority grouping 16
 auxiliary storage
 assignment of pages 386
 auxiliary storage administration
 description of 388
 modules in 706
 routines in 706
 Auxiliary Storage Manager
 description of 203,389
 diagram of 388,390,392
 entry-point name of 730
 module name of 722
 synopsis of 710
 awaiting an event
 description of 86
 available page count (APC)
 decreasing of 253
 increasing of 251
 available page frame count 667
 available page queue 667
 available PFTE queue 667
 description of 203
 replenishing of 203
 availability of an enqueued resource 92

basic control (BC) mode 667
 BC (basic control) mode 667
 BLDL routine
 entry-point name of 730
 function when used by the subroutines of contents supervision 178
 module name of 725
 synopsis of 710
 BLDL table (see also fixed BLDI table) 667
 BLDMSG subroutine 592
 BOUNDTST subroutine 660
 branch delay queue 274
 branch entry page processing 217
 Build PCB routine
 description of 203,355
 diagram of 354
 entry-point name of 730
 module name of 722
 synopsis of 710

CALLPOST subroutine 258,274,282
 causing a program to wait for one or more events
 description of 86
 CCHH calculation of 342
 CDADVANS 720
 CDALLOC subroutine
 function of 720
 CDATTR field
 use of 747
 CDATTR2 field
 use of 747
 CDCONTROL
 use of 747
 CDDESTROY routine
 function of 133
 flowchart of 135

CDE (contents directory entry)
 abnormal release of 586
 construction of 188
 definition of 667
 dump of 616
 format of 747
 normal release of 544
 purpose of 747
 release of 521
 CDEPILOG subroutine
 function of 172
 CDESCAN subroutine 632
 CDEXIT routine
 description of 133
 entry-point name of 730
 flowchart 135
 use by EOT 530
 CDHKEEP
 flowchart of 135
 function of 133
 CDLLSRCH
 function of 169
 CDMOPUP subroutine
 function of 169
 CDPURGE routine
 entry-point name of 732
 CDSEARCH subroutine
 function of 169
 CDSETUP subroutine
 function of 174
 CDUSE field
 use of 747
 CDXLPT subroutine 616
 change bit 667
 Channel End Appendage routine
 description of 367
 diagram of 366
 entry-point name of 730
 module name of 722
 synopsis of 710
 channel end interruption (CE)
 definition of 750
 processing of 366
 channel program queue element (CPQE)
 format of 749
 purpose of 667,749
 channel program translation 667
 CHAP routine
 description of 77
 diagram of 76
 entry-point name of 730
 module name of 726
 synopsis of 710
 CIRB routine (see also Stage 1 Exit Effector)
 description of 125
 diagram of 124
 entry-point name of 732
 module name for 726
 synopsis of 714
 CKTHRESH routine
 module name of 720
 CLBRANCH 720
 CLEANUP subroutine 656
 clock comparator 667
 clock comparator queue 667
 closing data sets
 abnormal termination 580

forced closing 580
 normal termination 528,530
 CMPLOUT subroutine
 description of 331
 diagram of 330,332
 communication task WTOR purge routine 566
 communication vector table (CVT)
 definition of 667
 entry-point name of 754
 format of 754
 purpose of 754
 use of 754
 Completion codes issued by the supervisor 953
 contents directory
 definition of 667
 illustration of 14
 registers on entry and exit 909
 contents directory entry (CDE)
 abnormal release of 586
 construction of 170,172
 definition of 667
 dump of 616
 format of 747
 normal release of 544
 purpose of 747
 release of 544
 contents supervision
 description of 13,163,710
 control blocks cross-reference table 947
 control blocks referenced/set matrix 950
 control and relocation dictionary (CTRLD) record
 format of 752
 purpose of 752
 CPQE (channel program queue element)
 format of 749
 purpose of 749
 CPU timer 667
 Create Page Table routine
 description of 305
 diagram of 304
 entry-point name of 730
 module name of 723
 synopsis of 711
 critical system task
 check for 562,566
 definition of 563
 processing of 562,566
 CRITPURG subroutine 592
 CRNRLNTH routine
 module name of 720
 CSPCHK routine 418
 module name of 720
 current task
 dump of 723
 purging of 721
 CVT (communication vector table)
 definition of 667
 entry-point name of 754
 format of 754
 purpose of 754
 use of 754
 CVTDATE 754

 DAT (dynamic address translation) 3,668
 data areas 735

 data control block (DCB)
 validity of 606
 data extent block (DEB)
 abnormal release of 580
 dump of 616
 I/O AVT (appendage vector table) 616
 data set
 abnormal closing of 584
 normal closing of 528,530
 user exits, closing of 660
 date, dump of 614
 DCB (data control block)
 definition of 165
 format of 165
 DCB parameter for LINK, LOAD, or XCTL processing
 use of 165
 DEB (data extent block)
 abnormal release of 584
 dump of 616
 DECHPG subroutine 342
 deferring the request for an unavailable module 172,173
 Delay Post Queue Handler
 description of 285
 diagram of 284
 entry-point name of 730
 module name of 723
 synopsis of 711
 delayed post queue 274
 DELETE routine
 description of 187
 diagram of 186
 entry-point name of 730
 module name of 726
 synopsis of 711
 demand paging 668
 DEQ routine
 description of 97
 diagram of 96
 entry-point name of 730
 flowchart of 98
 module name of 728
 synopsis of 711
 DEQPFTE subroutine 244,248,252
 dequeue routine (see DEQ routine)
 descriptor queue element (DQE)
 definition of 668
 dump of 618
 format of 770
 purging of 521
 Destroy Page Table routine
 description of 307
 diagram of 306
 entry-point name of 730
 module name of 723
 synopsis of 711
 DETACH routine
 description of 81
 diagram of 80,82
 entry-point name of 730
 module name of 727
 synopsis of 711
 device
 fixed head 391
 moveable-head 391
 multiple-exposure 338
 single-exposure 338

directory
 of entry-point names 729
 of module names 719
 of SVCS 734
 disabled page fault 668
 dispatchability
 current task 151
 job step 151
 dispatcher
 description of 151
 diagram of 150
 entry-point name of 730
 module name of 725
 synopsis of 711
 dispatching priority
 changing with the CHAP macro 76
 description of 77
 use of 77
 DISPINIT routine
 module name of 721
 DLQSRCH subroutine 278
 dormant state 668
 DQE (descriptor queue element)
 definition of 668
 dump of 618
 format of 770
 purging of 521
 DSAB, dump of 523
 dummy PQE
 construction of 401
 dump of 618
 format of 401
 purging of 521
 dummy TQE 499
 dump
 ABDUMP routine 603
 ABEND dump 576
 definition of 668
 dynamic 668
 options 523
 SDUMP request 523
 SNAP request 576
 SVCDUMP 592,596,604
 user-specified 523
 dump data set
 allocation of 572
 closing of 580
 construction of a DCB for 574
 location of 574
 opening of 572,574
 DUMPMOD subroutine 628
 dynamic address translation (DAT) 3,668
 dynamic area
 definition of 8,668
 diagram of 8

 EC (extended control) mode
 definition of 669
 ECB (event control block)
 diagram of posting 88
 format of 771
 posting of
 by EOT 528
 purpose of 771
 enabled page fault (see page translation exception)
 enable/disable interruption 34

 ENQ routine
 description of 93
 diagram of 92
 entry-point name of 730
 flowchart of 98
 module name of 727
 synopsis of 711
 ENQ/DEQ Purge routine
 description of 730
 entry-point name of 725
 flowchart 98
 synopsis of 711
 ENQ Manual Purge routine
 invoked by ABEND 580
 invoked by EOT 528
 ENQMSG subroutine 592
 ENQPFTE subroutine 244,250
 Enqueue routine (see ENQ routine)
 ENTAB (entry table)
 format of 772
 purpose of 772
 entry point directory 729
 entry points
 directory of 729
 embedded, informing the supervisor of 188
 entry table (ENTAB)
 purpose of 772
 EOT (end-of-task) routines
 overview of 527
 synopsis of 711
 EOT (end-of-task) mainline processing
 diagram of 528,529
 entry-point name of 730
 module name of 721
 subroutines
 Dequeue IQE
 diagram of 528,529
 entry-point name of 730
 module name of 722
 Dequeue TCB
 diagram of 534,536
 entry-point name of 730
 module name of 722
 Erase TCB
 diagram of 532
 entry-point name of 730
 module name of 724
 Purge TAXEs
 diagram of 538
 entry-point name of 730
 module name of 722
 Purge Timer
 diagram of 540
 entry-point name of 730
 module name of 724
 Release Loaded Programs
 diagram of 542
 entry-point name of 730
 module name of 724
 Release Storage
 diagram of 544
 entry-point name of 730
 module name of 724
 ESA (extended save area)
 zeroed by STA Services routine 642
 ETCLOSE subroutine 528,530
 ETRX

effect when ATTACH is executed 70,72
 scheduled by EOT 528
 event control block (ECB)
 diagram of posting 88
 format of 771
 posting of
 by EOT 528
 event monitoring interruption 33
 event recording 33
 Exit Effector (see Stage 1 Exit Effector,
 Stage 2 Exit Effector, and Stage 3 Exit
 Effector)
 Exit routine
 description of 133
 diagram of 132
 entry-point name of 730
 flowchart of 135
 module name of 720
 synopsis of 711
 EXLNL 773
 exposure, device
 active 338,340
 inactive 338,340
 multiple 338,340
 single 338,340
 extended control (EC) mode
 definition of 669
 extent list
 construction of 170,172
 dump of 616
 format of 892
 normal release of 544
 purpose of 892
 External First-Level Interruption Handler
 description of 32
 diagram of 44
 entry-point name of 730
 synopsis of 711
 external interruptions 32
 external page address 669
 external page storage
 allocation of 404
 for batch processing TSO tasks 404
 external page storage management 203
 external page table (XPT) 669
 external page table entry (XPTE) 669
 format of 892
 purpose of 892
 external storage management 203
 page migration 386
 processing by the Auxiliary Storage
 Manager 388
 processing by the Migration routine 386
 EXTRACT routine
 description of 79
 diagram of 78
 entry-point name of 730
 module name of 730
 synopsis of 711

 Fast FIX routine
 description of 281
 diagram of 280
 entry-point name of 730
 module name of 723
 synopsis of 711
 FBQE (free block queue element)
 construction of 407
 definition of 407
 dump of 616
 format of 774
 purging of 523
 searching 424
 FBQSRCH routine 424
 module name of 721
 FBQSRCHA 424,721
 FCOM 731
 FELEMENT 731,721
 FILTER subroutine 324
 Find Page routine
 description of 289
 diagram of 288
 entry-point name of 730
 module name of 723
 synopsis of 712
 FINDRB subroutine (ABDUMP) 616,626
 FINDRB subroutine (ASIR) 658
 FINDSCB subroutine 650
 fix accounting 221
 fix count calculation of 235
 fix counter (PCOUNT) 258
 FIX delay queue 372
 Fix list
 abnormal release of 586
 normal release of 528
 Fix ownership element (FOE)
 description of 775
 purpose of 775
 FIX Purge routine
 description of 373
 diagram of 372
 entry-point name of 731
 module name of 723
 synopsis of 712
 FIX Quiesce routine
 description of 373
 diagram of 372
 entry-point name of 731
 module name of 723
 synopsis of 712
 FIX request 258
 FIX Restore routine
 description of 375
 diagram of 374,376
 entry-point name of 731
 module name of 723
 synopsis of 712
 FIXACCT subroutine 258
 FIXACT subroutine 218
 fixed 669
 fixed link pack area
 definition of 669
 fixed page 669
 fixing pages
 necessity for 259
 processing by the Page Service Interface
 FIX/LOAD routine 258
 FIX/LOAD Asynchronous Completion routine
 description of 283
 diagram of 282
 entry-point name of 731
 module name of 721
 synopsis of 712
 FIX/LOAD codes
 completion 271

return 271
 fix/load counter 258
 FIX/LOAD subroutine
 description of 259
 diagram of 258,260,262,264,266,268,270
 entry-point name of 731
 module name of 721
 synopsis of 259
 FIXQPURG subroutine 372
 FLISTADV 721
 FMAINB 721
 FMBRANCH 721
 FMCOMMON 721
 FMCOMM1 721
 FMSMFCRE routine
 entry-point name of 732
 FOE (fix ownership element)
 format of 775
 purpose of 775
 FOE Merge routine
 description of 287
 diagram of 286
 entry-point name of 731
 module name of 723
 synopsis of 712
 FOEDQ subroutine 286
 FOERMBR subroutine 286
 FORCLOSE subroutine 350
 FQE (free queue element)
 construction of 407
 definition of 407
 dump of 618
 format of 776
 purging of 521
 searching 426,482
 updating 428,484
 frame 669
 frame number 669
 frame table 669
 frame table entry 669
 free block queue element (FBQE)
 construction of 407
 definition of 669
 dump of 523
 format of 774
 purging of 721
 free queue 669
 free queue element (FQE)
 construction of 407
 definition of 669
 dump of 618
 format of 776
 purging of 721
 searching 426,482
 updating 428,484
 FREE subroutine
 description of 275
 diagram of 274,276,278
 entry-point name of 274
 module name of 274
 synopsis of 274
 Free V=R Pages subroutine 234
 FREEAUX 493
 freeing pages
 necessity for 275
 processing by the Page Service Interface
 FREE routine 274,276,278
 freeing regions
 V=R 238
 freeing storage (see releasing storage)
 FREELSQA 479
 FREEMAIN routines
 description of 409,712
 error processing 466
 interface with EOT 466
 macro instruction 397
 FREEPART 481
 FREESWA 491
 FRETRN1 468
 FTWORK 777
 FVARCHK 721

 GAM forced close macro 580
 GBLDAQE routine
 module name of 722
 GCOMM4 412
 GCOMM5 412
 Generalized Trace Facility (GTF)
 activation of 562,596
 processing module, interface with 630
 recovery procedures for 562,596
 suspension of 576,608
 GERROR routine 466
 module name of 722
 Get LSQA Segment routine 434,712
 GETAUX routine 460
 description of 460
 GETLSQA 434
 GETMAIN
 common routine 414,416
 error processing 466
 macro instruction 397
 parameter list 413
 routines 412,712
 GETMAINB 722
 GETPAGE 457
 GETPART 441
 GETROOT subroutine 258
 GETSWA 454,456
 getting storage (see allocating storage)
 GETTJB, use by EOT
 GFQEUPDT routine
 description of 428
 module name of 722
 GFRECORE routine
 description of 426
 module name of 722
 GLIST 722
 GLIST1 722
 glossary 666
 GMBRANCH 722
 GMBRETRY 722
 GMCOMMON 412,722
 GMCOMM1 722
 GMSMFCRE
 module name of 722
 GNOTSAT routine 464
 GNOTSATA 464,722
 GNOTSATB 464,722
 GNOTSATC 464,722
 GOVRFLB 785
 graphics EOT routine 528
 group number 670
 GSPQESPC routine
 description of 422

module name of 722
 GTF (generalized trace facility) 17
 activation of 562,596
 processing module, interface with 630
 recovery procedures for 562,596
 suspension of 576,608
 GTF Processing routine 630
 G4KSRCH routine
 diagram of 458
 module name of 722

 hold page queue 670

 ID, user dump of 614
 IEAHEAD
 meaning of 63
 IEAPGSA routine diagrams
 of 454,456,490,491
 IEAPLSQA routine
 diagrams of 434,478
 entry-point name of 723
 IEAPQCI routine
 entry-point name of 723
 IEAQRCE 724
 IEASCSAV 30,40
 IEATCBP
 meaning of 151
 IEATPC (timer data area) 880
 IEAVPRTO routine
 module name of 725
 IEAVVMSR
 description of 177
 diagram of 176
 IDENTIFY routine
 description of 189
 diagram of 188
 entry-point name of 731
 module name of 726
 synopsis of 712
 ILC (interruption length code)
 dump of 614
 INFOLIST (type-1 SVC message table)
 format of 786
 purpose of 786
 informing the supervisor of an embedded
 entry point 188
 INITSPCA subroutine 324
 INITSWA subroutine 650,654
 input/output block (IOB)
 set by STAR routine 160
 input/output interruption handling 29,38
 interpartition POST requests
 cancellation of 580
 interruption code 29
 interruption code 17
 definition of 673
 processing for 673
 interruption handling (see also I/O inter-
 rptions, SVC interruptions, program
 interruptions, external interruptions, and
 machine interruptions) 29
 interruption length code
 dump of 723
 interruption queue element (IQE)
 abnormal release of 566,580,596
 construction of 72
 dump of 618
 format of 788
 normal release of 529
 purging of 521
 purpose of 788
 interruption request block (IRB)
 construction of 521
 dump of 616
 format of 838
 normal release of 521
 purpose of 838
 interruption supervision
 description of 27
 registers upon entry and exit 895
 interruptions
 disabled 31
 enabled 31
 INTRFACE subroutine 624
 invalid page 370
 I/O active queue 370
 I/O error
 Error Recovery Program (ERP) 366
 nonpermanent 366
 permanent 366
 I/O (input/output)
 for dumps 608
 purging of 566,592,596,600
 I/O FLIH (see I/O First-Level Interruption
 Handler)
 I/O First-Level Interruption Handler
 description of 29
 diagram of 38
 entry-point of 731
 synopsis of 712
 I/O interruptions 29
 I/O switch (IORGSW)
 function of 39
 IOB (input/output block)
 set by STAR routine 160
 IOBPROC subroutine 660
 IORGSW 39
 IQE (interruption queue element)
 abnormal release of 566,580,596
 construction of 72
 dump of 723
 format of 788
 normal release of 528
 purging of 521
 purpose of 788
 IQE queue (asynchronous exit queue)
 abnormal release of 580,596
 construction of 72
 definition of 521
 normal release of IQEs 528
 IRB (interruption request block)
 construction of 124
 dump of 616
 format of 838
 normal release of 521
 purpose of 13,838

 job name, dump of 614
 job pack area queue (JPAQ)
 definition of 670
 dump of modules 628
 normal release of modules, CDEs, and
 extent list 544

- use of 165
- JOBNAME subroutine 364
- job step termination 592
- job-step task
 - abnormal termination of 566
 - definition of 671
- job-step timing
 - in dispatcher routine 150
 - in POST routine 88,90
 - in WAIT routine 86
- JPAQ (job pack area queue)
 - definition of 165,670
 - dump of modules 628
 - normal release of modules, CDEs, and extent lists 544
 - use of 165
- JSTCBSUB subroutine 218

- limit priority
 - description of 671
 - use of 76
- LINK macro instruction (see also LINK routine)
- link pack area (LPA) (see also fixed link pack area)
 - definition of 671
 - dump of 823
- link pack area directory
 - definition of 671
 - description of 166
- link pack area queue (LPAQ)
 - definition of 671
 - search of 166
- link pack directory entry (LPDE)
 - format of 790
 - purpose of 790
- LINK routine
 - description of 171
 - diagram of 170,172
 - entry-point name of 726
 - module name of 726
- LISTINIT subroutine 256
- LLECOUNT field
 - meaning of 165
- LLE (load list element)
 - construction of 165
 - dump of 616
 - format of 789
 - normal release of 528,542
 - purpose of 789
- load list
 - definition of 671
 - purging of 186
 - release of 542
- load list element (LLE)
 - construction of 165
 - dump of 823
 - format of 789
 - normal release of 528,542
 - purpose of 789
 - release of 542
- LOAD macro instruction (see also LOAD routine)
- LOAD request 358
- LOAD routine
 - description of 183
 - diagram of 182
- entry-point name of 182
- module name of 183
- synopsis of 712
- local system queue area (LSQA)
 - allocating 434
 - definition of 671
 - dump of 626
 - location of 402
 - normal release of 532,544
 - size of 402
 - use of 402
- IOCATTE subroutine 632
- long-fix count
 - calculation of 235
- long-fix counter (LPCOUNT) 258
- long-fix processing 222
- LPA (link pack area)
 - definition of 671
 - dump of 823
- IPA directory
 - definition of 671
- IPAQ
 - definition of 671
 - search of 166
- IPASET subroutine 324
- LPDE (link pack directory entry)
 - format of 790
 - purpose of 790
- IRA instruction 261
- LSQA (see local system queue area)

- Machine-Check Handler 29
- machine-check interruptions 29
- major CDE (see contents directory entry)
- master scheduler initiator/terminator routine
 - use in task creation 63
- MB (message buffer)
 - format of 792
 - purpose of 792
- MC instruction (see Monitor Call instruction)
- MCQEI subroutine 592
 - flowchart of 594
- message buffer (MB)
 - format of 792
 - purpose of 792
- messages
 - purging of 821
 - table of messages issued by the VS2 supervisor 954
- midnight TQE 499
- migration
 - initiation of 386
- Migration routine
 - description of 387
 - diagram of 386
 - entry-point name of 731
 - module name of 723
 - synopsis of 712
- minor CDE (see contents directory entry)
- minor QCB 834
- missing page exception (see page translation exception)
- missing page interruption (see page translation exception)
- missing page interruption processing 210

MODESET routine
 description of 159
 diagram of 158
 entry-point name of 731
 module name of 722
 synopsis of 712
 module
 normal release of 228,230
 module directory 719
 Monitor Call instruction 33
 Move/Build/Relate PCB -- subroutines for
 queuing and dequeuing PCBs
 description of 361
 diagram of 360
 entry-point name of 360
 module name of 361
 Move Page routine
 description of 243
 diagram of 242
 entry-point name of 731
 module name of 723
 synopsis of 712
 Move PCB routine
 description of 353
 diagram of 352
 entry-point name of 731
 module name of 722
 synopsis of 712
 MRELEASEA 728
 MRELEASE routine
 module name of 728
 MSGPHASE subroutine (ABEND)
 entry-point name of 729
 module name of 573
 processing of 572
 MSPURG subroutine 566,572
 multiple-exposure device 338
 multiple job-step failure 566
 must-complete resources 566
 must-complete status
 clearing of 592
 definition of 566
 job-step must-complete status 566
 meaning of TCB flags 529
 processing of tasks 592
 setting of 566
 system must-complete status 566
 MVESA subroutine 600

 NEXTVMA subroutine 258,274
 nondispatchability flags, TCB
 meaning of 867
 nondynamic area
 definition of 671
 description of 6
 nonpageable dynamic area
 definition of 671
 description of 6
 nonpageable region
 definition of 671
 NOPURGE subroutine 656
 note list
 format of 773
 purpose of 773
 nucleus
 dump of 626

 OLTEP task
 terminating 562
 operator communication queues 521
 OPSW
 saving of 30
 organization
 of real storage 8
 of supervisor program 701
 of virtual storage 6
 overlay request 190
 overlay segment table (SEGTAB)
 definition of 672
 format of 850
 overlay supervisor
 description of 191,712
 diagram of 190
 entry-point names for 731
 module names for 191
 types of processing 190

 page
 availability 241
 usability 243
 page administration
 description of 706
 modules in 706
 routines in 706
 page control block (PCB)
 format of 795
 initialization of 795
 processing of
 allocate queue 218
 purpose of 795
 page data set 672
 page device information table entry
 (PDITE)
 format of 799
 purpose of 799
 page device table entry (PDTE)
 format of 810
 purpose of 810
 page fault
 disabled processing 218
 program check processing 218
 page fixing 672
 page frame
 availability 235
 shortage of 244
 status 235
 page frame table 672
 page frame table entry (PFTE)
 availability bit 225
 format of 812
 purpose of 812
 Page Hook routine
 description of 371
 diagram of 370
 entry-point name of 731
 module name of 728
 synopsis of 713
 page-in 672
 page I/O initiation queue 672
 page I/O interruption processing 212
 Page I/O Post -- Page-out, Page-in, and
 Notification subroutines
 description of 293
 diagram of 292

entry-point name of 731
 module name of 723
 synopsis of 713
 Page I/O Post Processor
 description of 291
 diagram of 290
 entry-point name of 731
 module name of 723
 synopsis of 713
 Page I/O Supervisor
 description of 339
 diagram of 338,340
 entry-point name of 731
 module name of 723
 synopsis of 713
 Page I/O Supervisor -- Building and Queuing
 Channel Program subroutines
 description of 343
 diagram of 342,344,346
 entry-point name of 731
 module name of 723
 synopsis of 713
 page migration 672
 page number 672
 page-out 672
 page reclamation 672
 page replacement algorithm
 description of 202
 processing of 244
 page replacement algorithm table 202,245
 Page Replacement -- Allocation Scheduling
 and Root Exit Processing
 description of 249
 diagram of 248
 entry-point name of 731
 module name of 723
 synopsis of 713
 Page Replacement routine
 description of 245
 diagram of 244,246
 entry-point name of 731
 module name of 723
 synopsis of 713
 Page Service Interface routine
 description of 257
 diagram of 256
 entry-point name of 731
 module name of 727
 synopsis of 713
 page-supervisor-in-control flag 295
 Page SVC interruption processing 215
 page table (PGT) 814,672
 page table entry (PGTE or PTE) 672
 format of 814
 purpose of 814
 page table origin (PTO) 289
 page task
 activation of 361
 definition of 201
 priority of 201
 page translation
 definition of 672
 page translation exception 33,50,672
 invalid 608
 page vector table (PVT)
 definition of 672
 format of 820
 purpose of 820
 page wait 672
 pageable region
 definition of 673
 paged dynamic area
 definition of 672
 description of 6
 paging
 definition of 673
 paging activity
 abnormal release of 566,592,596,600
 normal release of 528
 paging change bit 667
 paging device 673
 paging error 364
 paging exception (see page translation
 exception)
 paging interface control
 description of 201
 modules in 706
 routines in 706
 paging rate 673
 paging reference bit 202
 paging supervision
 description of 199
 paging supervisor
 algorithms 201
 page replacement 202
 task disable 202
 entries from
 branch entry 201
 dispatcher 201
 IOS appendage 201
 program FLIH 201
 SVC FLIH 201
 function of 14
 organization of
 auxiliary storage administration 201
 interface control 201
 page administration 201
 real storage administration 201
 registers on entry and exit 895
 Paging Supervisor Appendages (Channel
 End, Abnormal End)
 description of 367
 diagram of 366
 entry-point name of 732,730,729
 module name of 367
 synopsis of 713
 Paging Supervisor Appendages -- subroutines
 for Freeing Resources and Handling Errors
 description of 369
 diagram of 368
 entry-point name of 368
 module name of 369
 synopsis of 713
 Paging Supervisor Error Recorder
 description of 365
 diagram of 364
 entry-point name of 732
 module name of 723
 synopsis of 713
 paging supervisor termination routine 370
 paging supervisor TQE 499
 parameter list (ENQ/DEQ routine)
 format of 92,96
 partition queue element (PQE)
 definition of 673
 dump of 823

format of 818
 purging of 821
 purpose of 818
 partitioned data set directory entry (PDS DE) used by contents supervision common subroutines 165
 PARRLSE subroutine 572,600
 PASSBACK subroutine 258,282
 PCB (page control block)
 format of 795
 purpose of 795
 PCB queue
 delayed post 210
 header, calculation of 352
 I/O active 210
 I/O initiation 210
 real storage allocation 210
 PCBROOT (root PCB)
 format of 797
 purpose of 797
 PDITE (page device information table entry)
 format of 799
 purpose of 799
 PDS directory entry
 (see also partitioned data set directory entry)
 used by contents supervision subroutines 167,192
 PDTE 810
 PDTESCAN subroutine 392
 PER (see program event recording)
 PFT 814
 PFTE 812
 address, calculation of 235
 removal of 252
 PFTE Dequeue routine
 description of 253
 diagram of 252
 entry-point name of 732
 module name of 723
 synopsis of 713
 PFTE Enqueue routine
 description of 251
 diagram of 250
 entry-point name of 732
 module name of 723
 synopsis of 713
 PFT-in-use queue
 location of 246
 PFT slot number 350
 PGT 814
 PGTE 814
 PICA (program interruption control area)
 construction of 608
 format of 815
 purpose of 815
 PIE (program interruption element)
 abnormal release of 566,580
 construction of 608
 dump of 823
 format of 816
 normal release of 528
 purpose of 816
 pointers to control blocks 947
 POST routine
 description of 89
 diagram of 88,90
 entry-point name of 732
 module name of 725
 synopsis of 713
 posting an event control block
 diagram of 88,90
 PQE (partition queue element)
 definition of 673
 dump of 823
 format of 818
 purging of 821
 PRB (program request block)
 definition of 673
 dump of 618
 format of 838
 normal release of 821
 purpose of 838
 PRBHOSKP subroutine 572
 PREFIX subroutine 648
 primary paging device 673
 PRGQ subroutine 580,596
 program
 abnormal release of 572,586,600
 normal release of 528
 organization diagrams 703
 program check interruptions 34,52,54
 Program-Check Interruption Extension
 description of 349
 diagram of 348
 entry-point name of 732
 module name of 723
 synopsis of 713
 program controlled interruption (PCI)
 definition of 367
 processing of 366
 program event recording 673
 Program Fetch Channel-End Appendage routine
 description of 197
 entry-point name of 732
 module name of 197
 synopsis of 713
 Program Fetch PCI Appendage routine
 description of 196
 entry-point name of 732
 module name of 721
 synopsis of 713
 Program Fetch routine
 description of 193
 diagram of 192,196
 entry-point name of 732
 module name of 197
 synopsis of 713
 Program Fetch work area
 description of 777
 format of 777
 initialization of 193
 purpose of 777
 Program First-Level Interruption Handler
 description of 32
 diagram of 46,48,50,52,54,56
 entry-point name of 732
 synopsis of 713

program interruption code 16 673
 program interruption code 17 673
 program interruption code 18 673
 program interruption control area (PICA)
 construction of 608
 format of 815
 purpose of 815
 program interruption element (PIE)
 abnormal release of 566,580
 construction of 84
 dump of 823
 format of 816
 normal release of 528
 purpose of 816
 program interruption handling 32
 program, purging of 821
 program request block (PRB)
 definition of 673
 dump of 616
 format of 838
 normal release of 821
 purpose of 13,838
 protection of storage 9
 PSW, dump of 823
 PTE (page table entry)
 format of 814
 purpose of 814
 PURGEIO subroutine 652
 PURGERB subroutine 654
 PURGEFIX subroutine 370
 purging (see also CDPURGE) 132
 Purging PCBs subroutine
 description of 379
 diagram of 378,380,382
 entry-point name of 378
 module name of 379
 synopsis of 379
 PVT (page vector table)
 format of 820
 purpose of 820
 PVTAPC (see available page count)

QCALLOC routine 438
 QCB (queue control block)
 construction of 92
 format of 834
 major
 dump of 620
 purging of 521
 minor
 dump of 620
 purging of 521
 normal release of 521
 QCB queues
 construction of 92
 illustration of 92
 normal removal of element from 521
 origin of 92
 QCBMAJ (major queue control block)
 format of 834
 purpose of 834
 QCBMIN (minor queue control block)
 format of 834
 purpose of 834
 QCBRANCH 728
 QCDBLK (quickcell descriptor block)
 description of 436

 format of 836
 purpose of 836
 QCDE (quickcell descriptor entry)
 description of 436
 format of 436
 QCFREE 728
 QEL (queue element)
 construction of 92
 dump of 620
 format of 837
 normal release of 521
 purging of 521
 purpose of 837
 QPOINT subroutine 644
 QSEARCH subroutine 338
 queue control block (QCB)
 construction of 92
 format of 834
 major
 dump of 620
 purging of 521
 minor
 dump of 620
 purging of 521
 normal release of 521
 queue element (QEL)
 construction of 92
 dump of 620
 format of 837
 normal release of 521
 purging of 521
 purpose of 837
 Queue Scanner (paging task)
 description of 363
 diagram of 362
 entry-point name of 732
 module name of 723
 synopsis of 714
 QUEUE Search subroutine (AQSEARCH) 228
 queued (delayed) request processing 211
 quickcell
 allocation of 438
 definition of 674
 use of 404
 quickcell descriptor block (QCDBLK)
 description of 836
 format of 836
 quickcell descriptor entry (QCDE)
 description of 436
 format of 436

RB (see request block)
 RB old PSW (RBOPSW)
 saving of 30
 real address 674
 real storage
 after initialization 8
 definition of 674
 eligible for nonpageable tasks 8
 organization of 8
 real storage administration
 description of 705
 modules in 705
 routines in 705
 real storage allocation queue 674
 Real Storage Allocation routine
 description of 203

- diagram of 218
 - entry-point name of 732
 - module name of 722
 - synopsis of 714
- real storage management 203
 - dynamic storage
 - eligible for paging 203
 - V=R allocation 203
 - non-dynamic storage
 - allocation for supervisor use 203
- Real Storage Reclamation subroutine
 - description of 225
 - diagram of 224,226
 - entry-point name of 224
 - module name of 225
 - synopsis of 225
- REAL timing 674
- Real to Virtual Address Translation routine
 - description of 351
 - diagram of 350
 - entry-point name of 350
 - module name of 351
 - synopsis of 351
- reclamation
 - fixed page 218
- recovery management 29
- RECRBPRG subroutine 600
- recursions 33,674
 - ABEND
 - definition of 666
 - entry points for 729
 - processing
 - for 562,566,576,580,596,600
 - validity 596,600
 - ASIR
 - processing for 650
 - valid 650
 - definition of 33
 - invalid 33
 - STA Services routine
 - processing for 644
 - valid 33
- reference bit 674
- Region reference-validity map 406
- Region Validation subroutine 234
- register
 - dump of contents 628
- registers upon entry or exit, tables of 895
- REGMAIN 412
- Relate PCB routine
 - description of 357
 - diagram of 356
 - entry-point name of 732
 - module name of 722
 - synopsis of 714
- Release -- subroutines for Searching PCBs and Freeing Real Storage
 - description of 303
 - diagram of 302
 - entry-point name of 732
 - module name of 303
 - synopsis of 714
- Release Queue Suppression routine
 - description of 359
 - diagram of 358
 - entry-point name of 732
- module name of 723
- synopsis of 714
- Release routine (Branch)
 - description of 299
 - diagram of 298,300
 - entry-point name of 732
 - module name of 723
 - synopsis of 299
- Release routine (Supervisor SVC Branch)
 - description of 297
 - diagram of 296
 - entry-point name of 732
 - module name of 723
 - synopsis of 297
- Release routine (User SVC)
 - description of 295
 - diagram of 294
 - entry-point name of 732
 - module name of 727
 - synopsis of 295
- releasing storage 294,468
 - description of 409,468
 - external pages 294,492
 - LSQA segments 478
 - quickcells 488
 - regions 409
 - SWA pages 491
 - SWA segments 490
- relocation address 348
- relocation list dictionary record
 - format of 752
 - use of 752
- REMOVERB subroutine 586
 - flowchart of 590
- replenishment
 - reserve queue 230
- REQLE subroutine 574
- request block (RB)
 - abnormal release of 588
 - definition of types 11
 - dump of 616
 - format of 838
 - (see IRB, PRB, SIRB, SVRB, TIRB)
 - normal release of 588
 - purging of 521
 - use of 13
- request management
 - page control block (PCB) 795
 - processing by the Queue Scanner routine 362
- request queue element (RQE)
 - definition of 674
 - format of 844
 - purpose of 844
 - queuing of 674
- requesting one or more resources via the ENQ macro instruction 92
- RESERVE macro instruction
 - used in DEQ routine 92
 - used in ENQ routine 96
- Reserve Replenish Queue Processor
 - description of 231
 - diagram of 230
 - entry-point name of 732
 - flowchart of 232
 - module name of 723
 - synopsis of 714
- reset must-complete function

description of 566
 RESETHI subroutine 574,576,580
 resource queues for ENQ/DEQ requests 97
 resources
 release of
 normal 528
 responsibility count (LLECOUNT)
 format of 165
 use of 165
 restarting tasks 574,576,580
 RET parameter
 effect during DEQ processing 97
 effect during ENQ processing 93
 RETABEND subroutine 650,654
 RETCALL subroutine 550
 RLD buffer
 description of 752
 RLD record
 format of 752
 RMBRANCH 413
 Root PCB (PCBROOT)
 format of 797
 purpose of 797
 routine synopsis 710
 ROOTFREE subroutine 258,282
 RQE (request queue element)
 definition of 674
 format of 844
 purpose of 844
 queuing of 674
 RQE queue (see asynchronous exit queue)

SAPRINT1 subroutine 622
 SAPRINT2 subroutine 622
 SAPRINT3 subroutine 622
 save area
 dump of 622
 purging of 821
 Scantree subroutine 277
 scan table entry
 calculation of 277,302
 SCANPFTQ subroutine 254
 SCANQ subroutine 242
 SCB (STAE control block)
 construction of 524
 format of 845
 purpose of 845
 release storage of 586
 SCHEDRT subroutine 586,600
 SCNTE 833
 SDUMP request 523
 SDWA (STA diagnostic work area)
 format of 846
 initialization of 650
 purpose of 846
 secondary paging device 675
 second exit
 deferring of 284
 SEGLD macro instruction
 linkage to the overlay supervisor 491
 SEGLD processor routine
 description of 190
 entry-point name of 732
 module name of 727
 segment
 allocation of 403
 definition of 675
 segment table (SGT) 852
 segment table entry (SGTE or STE)
 format of 852
 purpose of 852
 segment table origin register (STOR), use
 of 4
 segment translation exception 34,46,675
 SEGTAB
 (see overlay segment table)
 SEGWT macro instruction
 linkage to the overlay supervisor 491
 SELECT subroutine 566
 serializing the use of a resource 92
 set must-complete function
 description of
 for a job step 566
 for the system 566
 Set System Mask (SSM) instruction 34,48
 SETSPCT subroutine 324
 SGT (segment table) 852
 SGTE (segment table entry)
 format of 852
 purpose of 852
 shared direct access device feature (SDASD)
 with the ENQ/DEQ routine 16
 flowchart of 98
 single-exposure device 338
 SIRB (system interruption request block)
 format of 838
 purpose of 13,838
 SILKM subroutine 562,566,580,596
 slot 675
 slot group 675
 slot queue (SQ)
 format of 853
 purpose of 853
 SMF (system management facility) 16
 SMF 10-minute TQE 499
 SNAP request 523
 snapshot list, dump of 626,675
 SPCA (swap communications area)
 format of 854
 purpose of 854
 SPCT (swap control table)
 format of 858
 purpose of 858
 SPFRMAIN routine
 diagram of 470
 module name of 728
 SPIE routine
 description of 85
 diagram of 84
 entry-point name of 732
 module name of 726
 synopsis of 714
 SPQE (subpool queue element)
 construction of 407
 dump of 618
 format of 863
 normal release of 544
 SPREL 728
 SP253FR 728
 SQ (slot queue)
 format of 853
 purpose of 853
 SQA (system queue area)
 after initialization 401
 description of 401

- dump of 626
- normal release of 544
- size 401
- use of 401
- SQA/LSQA Allocation routine
 - description of 229
 - diagram of 228
 - entry-point name of 732
 - module name of 723
 - synopsis of 714
- SQA/LSQA reserve queue 202
- SQCTUPDT subroutine 342
- SQE (supervisor queue element)
 - abnormal release of 566,580,596
 - construction of 874
 - definition of 675
 - dump of 618
 - format of 864
 - purpose of 864
 - scheduling of 550
- SSM (Set System Mask) instruction 34,48
- STA control block
 - format of 845
 - processing of 644
 - purpose of 845
 - release storage of 586
- STA diagnostic work area (SDWA)
 - format of 846
 - initialization of 650
 - purpose of 846
- STA recursion
 - validity check by ABEND 562
- STA Services routine
 - diagram of 644
 - entry-point name of 732
 - module name of 726
 - overview of 642
 - synopsis of 714
- stacking ABEND requests 566,572,576
- STACTCB subroutine 566,572,576
- STAE macro instruction 524
- Stage 1 Exit Effector (CIRB)
 - description of 125
 - diagram of 124
 - entry-point name of 732
 - module name of 726
 - synopsis of 714
- Stage 2 Exit Effector
 - description of 127
 - diagram of 126
 - entry-point name of 732
 - module name of 725
 - synopsis of 714
- Stage 3 Exit Effector
 - description of 129
 - diagram of 128,130
 - entry-point name of 732
 - module name of 721
 - synopsis of 714
- STAI request 524
- STAR routine
 - (see System Task ABEND Recovery Exit routine of the system error task)
- STATUS macro instruction
 - description of 153
- STATUS routine
 - description of 153
 - diagram of 152.8
- entry-point name of 732
- module name of 724
- synopsis of 714
- STAX count
 - decremented by EOT 527
- STE (segment table entry)
 - format of 852
 - purpose of 852
- stealing page frames 202
- step name, dump of 614
- STIMER routine
 - description of 498
 - diagram of 504
 - entry-point name of 732
 - module name of 726
 - synopsis of 714
- STOR (segment table origin register), use of 4
- storage
 - abnormal release of 586
 - allocation of 395
 - normal release of 528
 - protection 9
- Storage queue origin list (GOVRFLB)
 - format of 785
 - purpose of 785
- subpool
 - definition of 676
 - dump of 632
 - normal release of 544
 - numbers and meaning 398
 - use of 397
- subpool queue element (SPQE)
 - construction of 422
 - dump of 618
 - format of 863
 - normal release of 544
 - purging of 521
- subtask
 - attaching a 70
 - detaching a 80
 - queuing a 92
- supervisor lock
 - definition of 562
 - ownership of 550,562,566,580,596
- supervisor queue element (SQE)
 - abnormal release of 566,580,596
 - construction of 422
 - definition of 676
 - dump of 618
 - format of 864
 - purpose of 864
- supervisor request block (SVRB)
 - construction of 42
 - dump of 616
 - format of 838
 - normal release of 521
 - purpose of 13,838
 - scheduling of 42
- supervisor trace
 - activation of 35,558,604
 - deactivation of 604
- supervisor trace table
 - definition of 35
 - dump of entries 604
 - initialization of 608
- SUSPEND subroutine 258
- SVC delay queue 274

SVC First-Level Interruption Handler
description of 30
diagram of 40
entry-point name of 732
synopsis of 715

SVC FLIH (see SVC First-Level Interruption Handler)

SVC interruption processing 30,214

SVC modules
dump of 626
search for 626

SVC table
format of 31
function of 31

SVC directory 734

SVCDUMP routine 523
control block used 603
diagram of 604
entry-point name of 732
module name of 724
overview of 603
synopsis of 714

SVC Second-Level Interruption Handler
description of 31
diagram of 42
entry-point name of 732
synopsis of 715

SVRB (supervisor request block)
construction of 31,42
dump of 616
format of 838
normal release of 521
purpose of 838

SWA (see system work area)

SWAB (see system work area block)
format of 865
purpose of 865

SWAH (see system work area header)
format of 866
purpose of 866

swap communications area (SPCA)
format of 854
purpose of 854

SWAP Control routine
description of 309
diagram of 308
entry-point name of 733
module name of 723
synopsis of 715

swap control table (SPCT)
format of 858
purpose of 858

Swap SVC Interface routine
description of 385
diagram of 384
entry-point name of 733
module name of 385
synopsis of 715

Swap-in Completion routines for Stages 1, 3, and 4 Completion
description of 315
diagram of 314,316
entry-point name of 733
module name of 723
synopsis of 715

Swap-in Completion subroutine
description of 319
diagram of 318,320,322
entry-point name of 733
module name of 723
synopsis of 715

swap-in processing 310

Swap-in Set-up subroutine
description of 311
diagram of 310
entry-point name of 733
module name of 311
synopsis of 311

Swap-out -- CMPLOUT subroutine
description of 331
diagram of 330,332
entry-point name of 733
module name of 331
synopsis of 311

Swap-out Completion routine
description of 329
diagram of 328
entry-point name of 733
module name of 728
synopsis of 715

Swap-out Control subroutine
description of 325
diagram of 324,326
entry-point name of 733
module name of 325
synopsis of 325

Swap-out -- External Address Assignment subroutines
description of 335
diagram of 334,336
entry-point name of 733
module name of 335
synopsis of 335

swapping 676

SYNCH routine
description of 181
diagram of 180
entry-point name of 726
module name of 726
synopsis of routines 710

system error task
entry-point name of 733
module name of 728
use of 160

system interruption request block (SIRB)
format of 838
purpose of 13,838

system management facility (SMF) 16

system queue area (SQA)
after initialization 401
description of 401
dump of 626
normal release of 544
size 401
use of 401

System Task ABEND Recovery (STAR) Exit Routine of the System error task
description of 161
diagram of 160
entry-point name of 733
module name of 728
synopsis of 160

system work area (SWA)
allocating pages in 456
allocating storage for 454

system work area block (SWAB)

- format of 865
- purpose of 865
- system work area header (SWAH)
 - format of 866
 - purpose of 866
- task control block (TCB)
 - abnormal release of 580,586
 - construction of 63
 - definition of 677
 - dump of 616
 - format of 867
 - new TCB address 532
 - normal release of 528,532
 - old TCB address 532
 - purging of 521
 - queuing of 63
 - validity of 608
- task disable algorithm
 - calculations used 202
 - description of 202
 - processing of 254
- Task Disablement Algorithm and Threshold
 - Checking routine
 - description of 255
 - diagram of 254
 - entry-point name of 733
 - module name of 255
 - synopsis of 715
- task interruption request block (TIRB)
 - construction of 550
 - deactivation of 558,566
 - definition of 677
 - dump of 616
 - format of 838
 - purpose of 13,838
- task I/O table
 - DD entries of 572
 - dump of 616
- task Post 290
- task post queue 677
- Task Post Queue Processor
 - description of 291
 - diagram of 290
 - entry-point name of 733
 - module name of 723
 - synopsis of 715
- task statistics table (TCT) 248
- task supervision
 - description of 61
 - registers upon entry and exit 895
- task switch
 - definition of 677
 - use of 148
- Task Switch routine
 - description of 149
 - diagram of 148
 - entry-point name of 733
 - module name of 725
 - synopsis of 715
- task timing 677
- task timing queue 677
- TAXE
 - abnormal release of 580
 - normal release of 528,538
- TCAM Formatting routine
 - interface with ABDUMP 624
- TCAM Interpartition POST request, cancellation of 580
- TCB (task control block)
 - abnormal release of 580,586
 - construction of 63
 - definition of 677
 - dump of 523,616
 - format of 867
 - new TCB address 532
 - normal release of 528,532
 - old TCB address 532
 - purpose of 867
 - queuing of 63
- TCT updating 432
- terminal attention exit element (TAXE)
 - abnormal release of 580
 - normal release of 528,538
- Termination Interface
 - description of 521
 - diagram of 370
 - entry-point name of 733
 - module name of 723
 - synopsis of 715
- termination supervision 519
 - abnormal 522
 - performing (ABEND) 522
 - scheduling (ABTERM) 522,548,550
 - dumping storage 523
 - ABDUMP 523
 - SVCDUMP 523
 - introduction 519
 - normal (EOT) 521
 - overview 526
 - registers on entry and exit 895
 - user exit routine (ASIR, STA) 524
 - visual table of contents 525
- terms 665
- TESTADDR 256
- TESTAUTH routine
 - description of 157
 - diagram of 156
 - entry-point name of 733
 - module name of 725
 - synopsis of 715
- thrashing 677
- time-of-day calculation 502
- time-of-day clock 677
- TIME routine
 - description of 497
 - diagram of 502
 - entry-point name of 733
 - module name of 726
 - synopsis of 715
- time sharing link pack area 167
- time sharing option 16
 - ATTACH routine with 70
 - CHAP routine with 76
 - DEQ routine with 96
 - interregion POST with 88
 - Stage 3 Exit Effector with 128
 - STATUS routine with 152
- time slice control element (TSCE)
 - pointers in 887
- time-slicing feature 17
 - ATTACH routine with 70
 - CHAP routine with 76
 - dispatcher with 150
 - termination of task 534

time stamp 614,58
timer data area (IEATPC) 880
TIMER Dequeue routine
 diagram of 516
 entry-point name of 733
 module name of 724
Timer Enqueue routine
 diagram of 514
 entry-point name of 733
 module name of 724
timer interruption handling 32
timer queue element (TQE)
 abnormal release of 580
 format of 884
 normal release of 528,540
 purpose of 884
timer requests
 cancellation of 540
Timer Second-Level Interruption Handler
 description of 498
 diagram of 508,510,512
 entry-point name of 733
 module name of 725
 synopsis of 715
timer supervision
 diagram of 501
 introduction to 495
 registers on entry and exit 895
TIRB (task interruption request block)
 construction of 124,550
 deactivation of 558,566
 definition of 677
 dump of 608
 format of 838
 purpose of 838
top terminating task
 definition of 677
 determination of 566
TPC (timer data area)
 format of 880
 purpose of 880
TQE (timer queue element)
 abnormal release of 580
 format of 884
 normal release of 528,540
 purpose of 884
Trace function 35,58,60
trace table 35,58,60
translation specification exception 33,677
translation
 of virtual addresses 3
 tables 3
TRDISP 728
TRES 728
TRIO 728
TRPI 728
TRSIO 728
TRSVC 728
TSCE (time slice control element)
 pointers in 887
TSLO subroutine 576,580,586
TSO
 devices specified 336
 external pages used 331
 special feature 16
TSO formatting routine
 interface with ABDUMP 624
TSO Interpartition POST request
 cancellation of 580
TSO task
 termination of 534,540
TSO TQE 499
TSOAUX 462
TTIMER routine
 description of 498
 diagram of 506
 entry-point name of 733
 module name of 726
 synopsis of 715
Type-1 Exit routine
 description of 147
 diagram of 146
 entry-point name of 733
 module name of 725
 synopsis of 715
type-1 SVC message table (INFOLIST)
 format of 786
 purging of entries 572,596,600
 purpose of 786
 WTP for entries 572
user exit routine
 retry of 654,656
 scheduling of 562,650
user ID
 dump of 614
use/responsibility count
 (see also CDUSE)
 meaning 165
V=R (see virtual equals real)
V=R allocation
 residence 235
V=R Allocation routine
 description of 235
 diagram of 234
 entry-point name of 733
 module name of 723
 synopsis of 716
V=R dynamic area 678
V=R Flush routine
 description of 241
 diagram of 240
 entry-point name of 733
 module name of 724
 synopsis of 716
V=R line
 definition of 678
V=R partition queue element (PQE)
 format of 401
 use of 401
V=R region 678
V=R Region Free routine
 description of 239
 diagram of 238
 entry-point name of 733
 module name of 724
 synopsis of 716
V=R Release routine
 description of 237
 diagram of 236
 entry-point name of 733
 module name of 724
 synopsis of 716

V=V (see virtual equals virtual)
 V=V dynamic area 678
 V=V region 678
 Validity Check routine
 description of 155
 diagram of 154
 entry-point name of 733
 module name of 725
 synopsis of 716
 VALRECUR subroutine 650
 VALTYMAP (validity map)
 format of 888
 purpose of 888
 virtual address
 definition of 678
 virtual equals real (V=R)
 dynamic area 678
 line 678
 pages
 allocation of 234
 releasing of 236
 region 678
 task 678
 virtual equals virtual (V=V)
 dynamic area 678
 region 678
 task 678
 virtual storage
 definition of 678
 nonpageable areas in 6
 organization of 6
 pageable areas in 6
 size of 397
 supervision of 395
 virtual storage region
 definition of 678
 virtual storage supervision
 description of 395
 functions of 397
 interruption handling for 397
 introduction to 395
 registers on entry and exit 927
 routines 397
 virtual subarea list (VSL)
 format of 890
 purpose of 890
 Visual table of contents
 contents supervision 168
 interruption supervision 37
 paging supervision 206
 task supervision 68
 termination 525
 timer supervision 500
 virtual storage supervision 411
 VSL (virtual subarea list)
 format of 890
 purpose of 890
 VSS (see virtual storage supervision)

 WAIT routine
 description of 87
 diagram of 86
 entry-point name of 733
 module name of 726
 synopsis of 716
 WAIT State codes issued by VS2
 supervisor 954
 working set 678

 XCTL routine
 description of 185
 diagram of 184
 entry-point name of 726
 module name of 726
 XPT (external page table)
 format of 891
 purpose of 891
 XPTE (external page table entry)
 format of 891
 purpose of 891
 XTLST (extent list)
 construction of 170,172
 dump of 616
 format of 892
 purging of 544
 purpose of 892





International Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, New York 10604
(U.S.A. only)

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
(International)

Your views about this publication may help improve its usefulness; this form will be sent to the author's department for appropriate action. Using this form to request system assistance or additional publications will delay response, however. For more direct handling of such requests, please contact your IBM representative or the IBM Branch Office serving your locality.

Please check or fill in the items below, adding explanations and other comments in the space provided.

How did you use this publication?

- As an introduction As a reference manual As a text (student) As a text (instructor)
- For another purpose (explain) _____

| | <i>Very Useful</i> | <i>Sometimes Useful</i> | <i>Unnecessary</i> | <i>Other</i> |
|-------------------------------|--------------------------|-----------------------------|--------------------------|--------------|
| General Organization | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | _____ |
| Overall Introduction | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | _____ |
| Section Introductions | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | _____ |
| Program Organization Diagrams | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | _____ |
| Routine Synopses | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | _____ |
| Data Area Maps | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | _____ |
| Registers on Entry and Exit | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | _____ |
| Control Blocks Matrix | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | _____ |

Do the method of operation diagrams and the notes contain:

DIAGRAMS

NOTES

- | | |
|--|--|
| <input type="checkbox"/> Too many details | <input type="checkbox"/> Too many details |
| <input type="checkbox"/> Not enough details | <input type="checkbox"/> Not enough details |
| <input type="checkbox"/> Right amount of details | <input type="checkbox"/> Right amount of details |

Check any of the following that you would omit from the method of operation diagrams:

- | | |
|--|---|
| <input type="checkbox"/> Subroutine boxes | <input type="checkbox"/> Data modification arrows |
| <input type="checkbox"/> Entry point labels | <input type="checkbox"/> Data movement arrows |
| <input type="checkbox"/> Data reference arrows | |

Other comments, criticisms, errors, etc. Please be specific where possible.

What is your occupation? _____

Number of latest Technical Newsletter (if any) concerning this publication: _____

Please include your name and address in the space below if you wish a reply.

Thank you for your cooperation. No postage stamp necessary if mailed in the U.S.A. (Elsewhere, an IBM office or representative will be happy to forward your comments.)

Cut or Fold Along Line

Your comments, please . . .

This manual is part of a library that serves as a reference source for systems analysts, programmers, and operators of IBM systems. Your comments on the other side of this form will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.


Cut or Fold Along Line

Fold

Fold

First Class
Permit 40
Armonk
New York

Business Reply Mail
No postage stamp necessary if mailed in the U.S.A.



Postage will be paid by:

International Business Machines Corporation
Department 636
Neighborhood Road
Kingston, New York 12401

Fold

Fold

OS/VS2 Supervisor Logic (Volume 1) Printed in U.S.A. SY27-7244-1



International Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, New York 10604
(U.S.A. only)

IBM World Trade Corporation
821 United Nations Plaza, New York, New York 10017
(International)