



# **IBM** Field Engineering Handbook

## **Restricted Distribution**

**This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.**

**System/360, Model 65**

**Restricted Distribution**

**This manual is intended for internal use only and may not be used by other than IBM personnel without IBM's written permission.**

**IBM<sup>®</sup> Field Engineering Handbook**  
**System/360, Model 65**

IBM CONFIDENTIAL

This document contains information of a proprietary nature. ALL INFORMATION CONTAINED HEREIN SHALL BE KEPT IN CONFIDENCE. None of this information shall be divulged to persons other than IBM employees authorized by the nature of their duties to receive such information or individuals or organizations who are authorized in writing by the Systems Development Division in accordance with existing policy regarding release of company information.

Major Revision (October, 1969)

This edition, Form Z25-0501-2, obsoletes Form Z25-0501-1.

Address comments to:

IBM Corporation, FE Technical Operations  
Neighborhood Rd., Kingston, New York


Maintenance Strategy Diagram . . . . .	5
IPL Flow Diagram . . . . .	6
Version Numbers . . . . .	7
Additive Card Codes . . . . .	8
CAS Microblock . . . . .	9
Toggle and Rotary Switch Lettering . . . . .	10
2065 Physical and Power Layout . . . . .	11
2065 Converter/Inverter . . . . .	12
2065 ALD Contents . . . . .	13
2065 Indicator - ALD References - Roller 1, 2, 3 . . . . .	16
2065 Indicators - Roller 1, 2, 3 . . . . .	17
2065 Indicators - Roller 4, 5, 6 . . . . .	18
2065 Indicator - ALD References - Roller 4, 5, 6 . . . . .	19
2065 Board Assignments . . . . .	20
2065 Adder and Register Card Locations . . . . .	22
2065 Status Triggers . . . . .	25
2065 Conditions at the End of I Fetch . . . . .	26
2065 Priority of Exceptional Conditions of I Fetch . . . . .	27
2065 Forced Address to ROSAR . . . . .	28
2065 Instruction Buffer Refill . . . . .	29
2065 Operand Prefetch . . . . .	30
2065 Branch Requests . . . . .	31
2065 Data Flow . . . . .	32
2065 System Data Flow . . . . .	33
2065 Logout Map . . . . .	34
2065 ROS Physical Layout . . . . .	35
2065 ROSAR and Driver Location Chart . . . . .	36
2065 ROS Sense Amplifier Outputs . . . . .	37
2065 ROS Sense Latch Outputs . . . . .	38
2065 ROS Data Flow . . . . .	39
2065 ROS Sense Amplifier Waveforms . . . . .	41
2065 ROS Timing Chart . . . . .	42
2065 Sync Points . . . . .	43
Storage Bus Terminators . . . . .	44
2065 BCU Interface . . . . .	45
ROS Test . . . . .	47
Fault Locating Tests . . . . .	49
Diagnose . . . . .	51B
MCW Formats . . . . .	51C
2065 Maintenance Approach . . . . .	52
2365 Data Flow . . . . .	55
Data Flow and Addressing, Basic Operational Memory . . . . .	56
2365 Storage Protect Data Flow. . . . .	57
2365 Physical Layout (S/N 30,000) . . . . .	58
2365 Physical Layout (S/N 40,000) . . . . .	59
2365 Power Supply Layout . . . . .	61
2365 Signal and Data Flow, Common-BOM-SP (S/N 30,000) . . . . .	63
2365 Signal and Data Flow, Common-BOM-SP (S/N 40,000) . . . . .	64
2365 ALD Contents . . . . .	65
2365 Storage Protect Word Format . . . . .	66
2365 BOM Locations . . . . .	67
2365 Failure Analysis Techniques . . . . .	68
2365 Storage Address Format . . . . .	69

CONTENTS (cont)

2365 Storage Protect Service Hints . . . . .	70
1052 Adapter Interface . . . . .	71
1052 Manual Test . . . . .	72
MP 65 and GPR Logout . . . . .	72A
MP Direct Control Signals . . . . .	72B
MP Multiplex Bus . . . . .	72C
Multiplex Connections . . . . .	72D
Priority Circuit (2365 Model 13) . . . . .	72E
Error Latches (2365 Model 13) . . . . .	72F
Address Counter (2365 Model 13) . . . . .	72G




IPL FLOW DIAGRAM



<u>2065 CPU</u>	<u>Hardware Version</u>	<u>CAS Version</u>
Basic Machine	000	000
Special Move Inst (7074) RPQ	001	001
LCS Attach and/or IH, J	004	---
Power Fail Logout - RPQ	010	010
Bank of America - RPQ	018	004
High Resolution Timer - RPQ	022	---
Edit, normalize and scale - RPQ	024	024
Shared Storage - RPQ	025	025
Non IBM Meter - RPQ	040	---
Remote OP Console (ROCP) - RPQ	047	---
Seven Bit Storage Protect - RPQ	048	---
Invalid Sign Decimal OP Supp.	---	050
Inverse Move - RPQ	051	051
7070/74 Emulator	074	074
7080 Emulator	080	080
7090 Emulator	090	090
Sense Indicator OPS - RPQ	091	091
1410 - 7010 Simul Assist	093	093
Special Inst (7080) - RPQ	---	180
High Resolution Timer (7090) - RPQ	A22	---
Shared Storage (7090) - RPQ	A25	A25
7080 Emulator Tape Parity - RPQ	A44	---
Power Fail Logout (7090) - RPQ	A91	A91
High Resolution Timer IH, J - RPQ	B22	---
Shared Storage IH, J - RPQ	B25	B25
2065/2930 Sync Pulse - RPQ	B36	---
Invalid Alpha (7074) - RPQ	B74	B74
High Resolution Timer (7080) RPQ	C22	---
Shared Storage (7074) - RPQ	C25	C25
High Resolution Timer (7074) - RPQ	D22	---
Shared Storage (7080) - RPQ	D25	D25
Shared Storage LCS - RPQ	E25	E25
Multiprocessor 2065	026	026
Multiprocessor 2065 (7074)	A76	---
Multiprocessor 2065 (7080)	A86	---
Multiprocessor 2065 (7090)	A96	---
Multiprocessor 2065 5-8 Storage	K69	---



## ADDITIVE CARD CODES



### ADDITIVE CARD CODES

1052 Adapter	ADA 2
7070/74 Emulator	CBS 5
7080 Emulator	CBS 6
7090 Emulator	CBS 7
2361 Attachment	LCSA
2870	CH 0
Selector Ch. 3	CH 3
Selector Ch. 4	CH 4
Selector Ch. 5	CH 5
Selector Ch. 6	CH 6
Additional Storage 3-4	M 34
Shared Processor Storage	SST
Indicators (Model J)	IND 4
Segmented Clock	SEGM
High Resolution Timer	HRT
Direct Control	DCT
Extended Direct Control	DCTE
Read Only Storage Extension	ROSE
Rounding	RND
List Processing	LP
Multi-system	MS
50 Cycle Oscillator	TIM
Dynamic Stg Relocation	DSR

Left Edge Char	Interpretation of Box Data												Right Edge Char	Meaning of Left Edge Character	
	1	2	3	4	5	6	7	8	9	10	11	12			
A		P	P	P	P	P	P	P	P	P	P	P		A	Parallel Adder Inputs
A		T	T	T	T	U	U	U	U	U	Q	Q		A	Parallel Adder Output Destination(s)
B		V	V	V										B	Serial Adder Inputs
B		P	→P	P	P	P	,	E	,	C	C	C		B	Serial Adder Output Destination(s)
D		N	N	N	N	N	M	M	M	M	M	M		D	Misc. Ingating Controls
D		→C	C	C	,	D	D			R	R	R		D	Misc. Ingating Controls
D		C	C	C	C	C	C	C	C	C	C	C		D	Misc. Ingating Controls
D		E	E	E	E	E	E		G	G	G	G		D	Misc. Ingating Controls
D		F	F	F	F	F	F	F	F	F	F			D	Misc. Ingating Controls
D		A	A	A	A	A								D	Misc. Ingating Controls
L		H	H	H	H	H	H	H	B	B	B	B		L	Local Store Control
S		L	L	L	L	L	L	L	L	L	L	L		S	Mark Setting and Storage Requests
C		F	F	F	F	F	F	F	F	F	F	F		C	Misc. Controls
C		G	G	G	G	G	G	G	G	G	G	G		C	Misc. Controls
C		E	E	E	E	E	E							C	Misc. Controls
C		D	D	D	D	D	D	D	D	D				C	Misc. Controls
R		J	J	J	J	J	J	J	J	J	J	J		R	Branching
R		K	K	K	K	K	J	J	J	J	J	J		R	Branching

Figure 1




Figure 2

Use of Figure 1







Figure 1 is to be used to determine the actual mnemonics from the box data (Figure 2 is an example referred to in the following).

The two lines of edge character A completely define the action of the parallel adder during this cycle, and the two lines of edge character B define the serial adder. In each case, the first line defines the adder inputs. The second lines list the registers to which the adder latch output is to be gated during the next ingating time. In addition, the first character on the second A line may indicate a left or right shift at the adder latch input. Also, on the right side of the second B line, the choice of AB or F registers as serial adder input may be indicated.

The letters shown in the print position columns of Figure 1 indicate the ROS word field from which the given mnemonic comes. The number of print positions containing the same letter in a given line indicates the maximum size mnemonic which can be used in that position.

# TOGGLE AND ROTARY SWITCH LETTERING


## Toggle Switch Contact Numbering




2-Position Double Pole Switch


3-Position Triple Pole Switch

## Rotary Deck Switch







Old Style  
Power Control



- 02 -  
DC Regulators  
New Style Power Control



2065 CONVERTER/INVERTER



**DANGER**

Use extreme caution when working on the converter-inverter. High voltages are present throughout the converter-inverter tub assembly, including the heat sinks that are floating and the SMS cards.



2065 ALD VOLUMES

	<u>Volume Number</u>
Basic CPU	1 to 21
CROS	5
7074 Emulator CAS	70
7074 Emulator ALD	71
7080 Emulator CAS	80
7080 Emulator ALD	81
7090 Emulator CAS	90
7090 Emulator ALD	91
LADS	1B
1052 Adapter	1A
CAS	12

2065 ALD PAGES

## PARALLEL ADDER (AP)

B side ingate	RB 701-731
D gate to PADDA	RT 701-713
Gate Control	RT 801-821
Half sum check	AP 747-793
Ingate parity	RB 755-761
L4, R4, Ø shift control	AP 701-721
PADDL Error Trigger	AP 801
PADD 4-67 I/O	AP 041-675
Parity adjust	RT 771-777
Sign, Carry, Spl.	AP 731-745
ST -- PADD	RT 715-717
ST/D- -PADD	RT 721-747
Zero Detect	AP 681-691

## SCAN CONTROLS

Add. seq. decode	KU 161-181
Maintenance Mode Stop Clk.	KU 251
MCW 0-7, Storage cntrl, 12 field diag.	KU 001-031
Retry	KS 321
Scan Controls	KU 271-591
Scan Control Decode (Mode Tgr.)	DR 201-211
Scan Counter (Zero decode)	KU 201-231
Scan-out Bus	KT 801-991
Scan Regs. & Ctrs.	KU 051-141
Scan words decode	KT 601-771

## SERIAL ADDER

A Bus Gate Control	RB 801-803
A Side Control	AR 301-421
A Side Ingating	RB 733-737
B Side Controls	AR 541-801
B Side Ingating	RB 741-745
Excess 6	RB 747-753
Half-Sum/Full Check	AS 091-095
Latch decoding	AS 111-135
SADDER	AR 001-101
Serial Adder	AS 001-081

See Data Flow on Page 32 for Logic Page Reference of Registers.

## 2065 ALD CONTENTS (Cont)

### MANUAL CONTROLS

Add. Keys	PK 031
Add. SW - ROSAR	RX 301-302
Data Keys	PK 001-021
Indicators (Rollers)	PL 011-061
Indicator Scan Bus	KT 001-571
IPL	KX 161-411
Manual Control PB's	KW 011
Manual Control SW's	PK 041
Meter Logic	KC-051

### INTERRUPTS

Channel Interrupts	KM 306-351
External (& time clk)	KM 221-251
Interrupt Controls	KM 121-191
Interrupt Priority (& Code to PSW)	KN 121-411
Specific & Except Condition	KM 421-861
Interrupt Resets	KM 281

### STATUS TRIGGERS

Status A - G	KS 021-141
Status H	AS 105

### MISCELLANEOUS CONTROLS

ABC	CW 011-051
Chan & UA	KC 011-151
Clock	KC 011-021
Clock Distrib	AS 201-MC391/RB 81
Clock for IC, Q-R, etc.	RQ 831
Clock Distrib for ROS & Parity	RY-011
Cond Code	RW 341-351
Direct Control	JA 121
Div Mult Select	RT 823
Edit	KZ 011-501
MPY RT BUS (S-SADD)	DP 011-012
Mult Decode & Sel	DP 031-071
PSW 0-33	RW 011-321
PSW 36-39	RW 361-381
S Reg Mpr Par Check	DP 091
ST Bytes 0-31	DP 021-022
ST-SIBB/STC	RT 751-757
STC	CS 011-061
OP Decoder	DN 001-101

### STORAGE CONTROLS

BCU Busy & CH 5 & 6 Prior	MC 321-331
CPU Req & Prior	MC 161-166
CPU Sequencers	MC 121-141
D 21-22 Decode	DR 061
D Requests	MC 061
D- -SAB	MA 291-293
Even/Odd & Inv Add. Dec	MC 461-467
Frame 1-4 Busy	MC 411-412
Gates to SAB	MC 062-065

HSS Misc. Triggers	MC 181-261
IC 21-22 Decode	CA 211
IC Requests	MC 066
I-Fetch Req. Inv. Add.	KD101-KD721
IC-SAB	MA 291-293
Invalid Addr. (Power on ?)	MC 436
LCS Misc. Triggers	MC 736 MX 891
LCS Start Addr.	MC 431-433
Mark Bus	MB 601
Prefix Select	MA 401-421
Mem Box Addr. Decode	MC 437-446
Priority Circuits Channels	MC 299-306
SAB	MA 001-275
Scan Requests	MC 068
SDBI	MB 001-561
SDBO	MB 701-721
SDBI Parity Bits	MB 635
SDBO -- T Reg.	RT 641-661
Stop Clk. ter & singl cyc	MC 271-291
Store Accept Reg.	MC 171-261
Store Add. Compare	MA 301-321
Storage Check	KC 071
Storage Protect Key Bus	MB 801-805

## ROS

Branch Decode	DS
ROS DR. Decode	DR
ROS SAL's drivers	ED-EF
ROSAR <sup>1</sup> Decoders	KK
ROSAR	RX
ROSAR	RY

## EMULATORS

Emulator CAS 90	QV
Emulator ALD 90	XV
Emulator ALD 80	QW
Emulator ALD 80	XW
Emulator ALD 74	QX
Emulator ALD 74	XZ

## PLUG LISTS

Cables	WA
Cards	ZA-ZE
Power	YA-YF



	Roller One							Roller Two							Roller Three																					
	P	0	1	2	3	4	5	6	7	P	0	1	2	3	4	5	6	7	P	0	1	2	3	4	5	6	7	P	0	1	2	3	4	5	6	7
1	KC121			KC111											KW 201		RG001			RG041		KT391			Features, G Reg,LCS Check Sum.											
2	RD 215	RD001		RD031			RD061		RD 215	RD 061	RD091			RD121		RD 151	RD 215	RD151		RD181		RD 211			RF 061	RF001	RF021	RF041			D Reg, F Reg.					
3	RS 305	RS001	RS021	RS041	RS061			RS 305	RS081	RS101	RS121		RS141		RS 315	RS161	RS181	RS201	RS221			RS 315	RS241	RS261	RS281		RS301			S Reg.0-31						
4	RX021		RX051		RX 061	RX 071	RX 081	RX 091	RX 101	RX 111	RX211			RX221		RX231			RX241		RX211			RX221		RX231		RX241			RDSAR, PREV A/B					
5	MT293					MT 295		MT295					SP 621	SP 521	SP 371	SP 331	SP 332	SP 341	SP 351	SP 361	SP 381	MT 281	SP 521	MT 255	MT267					Storage 1 Sum. Storage Protect						
6																																				
1	RH 051	RH011	RH021	RH031	RH041			KD 601	RH 071	RH081													Time Clock Features													
2	RE 181	AP 075	AP 155	AP 235	AP 315	AP 395	AP 475	AP 555	AP 635	AP 675	RH 051					DP 091	AP 791	AP781	AP771	AP761	AP 751	AP 801	DS431			AS095			Processor Checks							
3	RT 625	RT321	RT341	RT361	RT381			RT 625	RT401	RT421	RT441	RT461		RT 635	RT481	RT501	RT521	RT541			RT 635	RT561	RT581	RT601		RT621			T Reg.32-63							
4					RY021			RY 021	RY031	RY041			RY 031	RY 071	RY071	RY061			RY101			RY 101	RY111		RY081	RY091			ROSDR 0-35							
5	MT292					MT 294		MT294					SP 621	SP 521	SP 371	SP 331	SP 332	SP 341	SP 351	SP 361	SP 381	MT 283	SP 521	MT 254	MT266					Storage 2 Sum. Storage Protect						
6																																				
1	MC 066	MC 061	MC 068	MC181		MC 071	MC 701	MC756			KW051	KW061	KW 031	KW041	KW 021	KW 031	KW021	KW 081	KC 011	KU 311	KU 291	KU331			KU 371	KU031	KU311	KU 351	KU 331	KU 371	KU291	Storage Req. Man Crl. FLT Controls				
2	RQ 641	RQ001			RQ041				RQ 681	RQ081			RQ121			RQ 641	RQ161			RQ201			RQ 681	RQ241			RQ281			Q Reg.0-31						
3	RA 061	RA001		RA031		RA061			RA 141	RA081			RA111		RA141		RA 221	RA161			RA191		RA221			RA 301	RA241		RA271		RA301			A Reg.0-31		
4	RY141			DR191				DR191	DS401					DS 401	DS411					DS 421	DS421					RX 201	KU 471	ROSDR 36-68								
5	XV601		XV604			XV 603		XV608	XV612		XV616			XV541	XV521			XV525			XV525	XV529			XV533			7090 Emulator								
6	XV616	XV621		XV624			XV 624	XV628			XV632			XV641			XV201		XV 211	XV 529	XV 761	XV 771	XV 283	XV 282	XV 271	XV 281	XV 271	XV 281	XV 285	7090 Emulator						
	P	0	1	2	3	4	5	6	7	P	0	1	2	3	4	5	6	7	P	0	1	2	3	4	5	6	7	P	0	1	2	3	4	5	6	7

2065 Indicators

Note: Roller 1, Pos 5; Roller 2, Pos 5  
SP - (Ind on M2270)

1	SEGMENTED CLOCK														RELOCD								
	A	B	C	D	SEL	INH	REQ																
2	D REGISTER																						
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15					
3	S REGISTER																						
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15					
4	READ ONLY STORAGE ADDRESS REGISTER										ROS PREVIOUS												
	0	1	2	3	4	5	6	7	8	9	10	11	0	1	2	3	4	5					
5	STORAGE 1 OR 5 ADDRESS REGISTER							STORAGE 1 OR 5 ADDRESS REGISTER							FTH	ADR	CHK						
	P 1-7 6-12	1	2	3	4	5	6	7	P 8-14 13-19	8	9	10	11	12	13	14	15	16	17	18	19	FTH	ADR
6																							

1	G REGISTER							LCS CHECK SUMMARY									
	MAIN PREFIX	0	1	2	3	4	5	6	7	UNIT	1	2	3	4	SAR	MARK	SPF
2	D REGISTER										F REGISTER						
	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30
3	S REGISTER																
	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30
4	ADDRESS REGISTER A							ROS PREVIOUS ADDRESS REGISTER B									
	6	7	8	9	10	11	0	1	2	3	4	5	6	7	8	9	10
5	STORAGE PROTECT FRAME 1 - OR 3						STORAGE 1 OR 5 CHECKS										
	KEY OUT						DATA CHECKS										
6	KEY CHK						KEY MARK										
	P 0	1	2	3	4	5	6	CHK	CHK	0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63

Roller 1

1	H REGISTER							TIME CLOCK	TIME CLOCK	OFLO													
	P 0-7	0	1	2	3	4	5	6	7	STEP	1	2	MACH	CHK									
2	PA FULL SUM														H REG PTY								
	E REG PTY	4-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63	64-67													
3	T REGISTER																						
	P 32-39	32	33	34	35	36	37	38	39	P 40-47	40	41	42	43	44	45	46	47					
4	A AB, IC INGATES														B LS-T		LS-S		C ST, D, Q, G, PSW INGATES		D	F	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	FLT				
5	STORAGE 2 OR 6 ADDRESS REGISTER							STORAGE 2 OR 6 ADDRESS REGISTER							FTH	ADR	CHK						
	P 1-7 6-12	1	2	3	4	5	6	7	P 8-14 13-19	8	9	10	11	12	13	14	15	16	17	18	19	FTH	ADR
6																							

1	PA HALF SUM														ROS PTY		SADD						
	MPLR DECODE PTY	4-7	8-15	16-23	24-31	32-39	40-47	48-55	56-67	ERROR TGR	6-42	43-68	69-99	HALF SUM	FULL SUM								
2	T REGISTER																						
	P 48-55	48	49	50	51	52	53	54	55	P 56-63	56	57	58	59	60	61	62	63					
3	INGT & EOP				E E, R INGATES				F MISC CONTROL PART 2				G MISC CONTROL PART 1										
	A FIELD 18	SD 19	P 6-42	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	FLT B FIELD	FLT C FIELD	SG		
4	STORAGE PROTECT FRAME 1 - OR 3						STORAGE 2 OR 6 CHECKS																
	KEY OUT						DATA CHECKS																
5	KEY CHK						KEY MARK																
	P 0	1	2	3	4	5	6	CHK	CHK	0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63						
6																							

Roller 2

1	STORAGE REQ										NO	STOR	STOR	MANUAL CONTROLS									
	IC	D	FLT	SET KEY	INSERT KEY	3 CYCLE	STOR ADV	STOR CHK	STOR DATA	STOR CHK	RPT ADJUST	INSN INIT	PULSE MODE	ADJUST INIT	STOP	BLOCK	PULSE	PASS IRPT	BLOCK ADR	FORCE			
2	Q REGISTER																						
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15					
3	A REGISTER																						
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15					
4	H LS LAR CONTROL							L STOR REQ SET MARK							NA, AD NEXT ROS BASE ADDRESS								
	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53					
5																							
6																							

1	FLT CONTROLS																						
	INSN STEP	SINGLE CYCLE	CHK SUMM	INHIB CLOCK	REPEAT TEST	FLT TEST	ROS TEST	SCC	SYNC	DEFEAT NO REV	INVLG REV	RESTART	CNSL LOG	SOROS	DIAG LOAD	DIAG TIC	GAP						
2	Q REGISTER																						
	P 16-23	16	17	*18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31					
3	A REGISTER																						
	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31					
4	K Y BRANCH							J X OR Z BRANCH															
	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	PREV ADR	FLT MODE						
5																							
6																							

Roller 3







2065 BOARD ASSIGNMENTS

	A	B	C	D	E	
1	SAB	Back-up Reg Field T 0 - 15 32 - 47	16 - 31 48 - 67	16 - 31	32 - 47	Hinge
	SERIAL ADDER		PARALLEL ADDER			
2	SAD	SBB		4 - 15 64 - 67	48 - 63	
3	SAL F-G	16 - 23 48 - 55 (D8 - 15)	24 - 31 56 - 63 (D16 - 23)	18 - 23 8 - 15 IC Q-R REG	8 - 15  INCR E REG	
4	RSVD Em. 074 080 090	8 - 15 40 - 47 (D0 - 7)	0 - 7 32 - 39	0 - 7 IC 0 - 17	0 - 7 OP Decode	
	B Card Side					

	A	B	C	D	E	
1	Multi Proc 5 - 8 Indicators	Ext Dir Control	HRT	1052 X <sub>1</sub>	ADAPTER Y <sub>1</sub>	Hinge
2	RSVD Em 080 090	RSVD Em 080 090	PSW	VER 004 (IH, J) AND/OR MP 65	CLOCK + MANUAL CONTROLS	
3	MCW Counters	FLT Controls	STATUS AND CONTROLS			
			Except To Conditions	INTR	I/O OPS or TS I/O OPS	
4	IND for STO	Log Out and Indicator Controls	MAINTENANCE CONTROL			
			Log Roller 5 and 6	Out Roller 3 and 4	Bus Roller 1 and 2	
	E Card Side					



## 2065 ADDER AND REGISTER CARD LOCATIONS

## Gate B

Bits	Parallel Adder			A	S	Q	D	E	R	F	G	Bits
	Input	1/2 Sum	Latch									
0										A3L5		0
1				B1D3			D4E6	E4B3	D4G3		A3H6	1
2				&	C4C2		B4B5			A3K5		2
3									D4F3			3
4				B1E3			B4C4					4
5	D2K4		D2G4		C4C6				D4E4		A3G6	5
6		D2J4				D4C5		E4C3		A3H5		6
7				B1F3	C4D4		B4D3		D4D3			7
P0				&		D4H6		E4B4	D4H3	A3G5		P0
8									D3F2			8
9	D2E3		D2D4	B1E4	B4L4		B3E7	E3B7				9
10		D2C3				D3C3						10
11									D3G2			11
12				B1H3	B4K6		B3E4	E3B6				12
13	D2H3		D2D2	&					D3H2			13
14		D2F2				D3C4		E3C7				14
15				B1G4	B4K4		B3D4		D3K2			15
P1						D4H6	B3E4	E3D7	D3H7			P1
16							C3F2					16
17	D1H5		D1D6	C1C6	B3K6							17
18		D1F6		&		D4E7						18
19							C3H6					19
20				C1D6	B3J2							20
21	D1E5		D1D4				C3H5					21
22		D1C5				D4C6						22
23				C1E6			C3F2					23
P2				&	B3G2	D4H6	C3H5					P2
24					C3E4							24
25	D1K4		D1G4	C1F6		D3D3						25
26		D1J4			C3E6							26
27												27
28				C1G6								28
29	D1L5		D1M3	&	C3E4							29
30		D1M5				D3D4						30
31				C1H6	C3E2							31
P3						D4H6						P3

2065 ADDER AND REGISTER CARD LOCATIONS (Cont)

Gate B

Bits	Parallel Adder			B	T	Q	Bits
	Input	1/2 Sum	Latch				
32							32
33		E1B5			C4D2		33
34	E1C5		E1B3			D4D5	34
35				B1L3			35
36					C4D6		36
37	E1D4		E1G4				37
38		E1E4				D4C7	38
39					C4E3		39
P4	↓					D3E3	P 4
40				B1K3			40
41	E1J5		E1K4		B4K2		41
42		E1L5				D3C5	42
43							43
44					B4J6		44
45	E1F5		E1K6				45
46		E1H6		C1J3		D3C6	46
47					B4J4		47
P5	↓					D3E3	P 5
48							48
49	E2F3		E2K2		B3J6		49
50		E2H2				D4D6	50
51				C1B6			51
52	E2J3				B3H2		52
53		E2L3				D4D7	53
54			E2K4				54
55					B3F2		55
P6						D3E3	P 6
56				C1J6	C3D4		56
57	E2D4		E2G4			D3D5	57
58		E2E4			C3D6		58
59							59
60					C3D4		60
61	E2C3		E2B5			D3D6	61
62		E2B3		C1K6			62
63					C3D2		63
P7						D3E3	P 7



## 2065 ADDER AND REGISTER CARD LOCATIONS (Cont)

Local Store Registers							Gate A
Bits	0-3	4	5-9	10-14	15-19	20-24	
0	K4	F3	H2	G2	G2	G2	Board D4
1	J4	F3	D2	H2	F2	H2	
2	L3	F3	D2	E2	D2	E2	
3	C3	F3	H5	J5	J5	J5	
4	F3	F3	F5	H5	G5	H5	
5	E4	F3	F5	G5	F5	G5	
6	D4	F3	D5	E5	E5	E5	
7	C4	F3	B5	D5	C5	D5	
P0	B4	F3	B5	C5	B5	C5	Board E4
8	M4	G6	L2	M2	M2	M2	
9	L4	G6	J2	L2	K2	L2	
10	J4	G6	G2	H2	H2	H2	
11	K4	G6	J2	K2	J2	K2	
12	D5	G6	H5	J5	J5	J5	
13	H4	G6	E2	G2	F2	G2	
14	G5	G6	E2	F2	E2	F2	
15	E4	G6	E5	H5	F5	H5	
P1	D4	G6	E5	F5	E5	F5	Board E3
16	M5	H4	J3	K3	K3	K3	
17	L5	H4	F3	J3	G3	J3	
18	K5	H4	F3	G3	F3	G3	
19	J5	H4	L6	M6	M6	M6	
20	L4	H4	J6	L6	K6	L6	
21	E4	H4	J6	K6	J6	K6	
22	F5	H4	G6	H6	H6	H6	
23	E5	H4	E6	G6	F6	G6	
P2	D5	H4	E6	F6	F6	F6	Board D3
24	J3	F2	H2	G2	G2	G2	
25	J4	F2	D2	H2	E2	H2	
26	H4	F2	D2	E2	D2	E2	
27	K3	F2	H5	J5	J5	J5	
28	F3	F2	F5	H5	G5	H5	
29	E4	F2	F5	G5	F5	G5	
30	D4	F2	D5	E5	E5	E5	
31	C4	F2	B5	D5	C5	D5	
P3	B4	F2	B5	C5	B5	C5	

- A. Zero - Detect  
 SAL (0-7)  $\neq$  0  
 Edit Operations  
 PAL (7-63) or (32-63) = 0
  
- B. Overflow  
 SAL (0-7) = 0  
 Decimal - Overflow  
 PAL (31) = 1  
 Fixed Pt. Overflow  
 Left Shift - Overflow  
 B(32) = 1
  
- C. VFL Signs  
 SA (4-7) sign neg.  
 B (0) = 0 for sub. or compare 1 = add  
 Non - VFL, FP and S (0) = 1  
 SA (4-7) = positive during sub or compare  
 S (0) = 1 for add on FP  
 S (0) = 0 for sub or comp on FP
  
- D. F. P. Mult/Div  
 SAL (0) = 1  
 Q-to-LAR = 0
  
- E. Invalid Sign VFL  
 Edit Invalid Character
  
- F. VFL Destination Operands Sign  
 VFL SB (4-7) sign negative  
 A (0) = 1 on FP
  
- G. Miscellaneous Execution
  
- H. Carry - Control  
 Serial Adder Carry

## 2065 CONDITIONS AT THE END OF I FETCH

### RR FORMAT

Instruction in E Reg. (all instruction bits).	}	STC = 4
R1 Operand in A, B, & D Reg.		
R2 Operand in S, T.		
For Branch Instr.		
R1 Operand in S, T Reg.		
R2 Operand in A, B, & D Reg.		

### RX FORMAT

Instruction in E Reg. (first 16 bits of instruction).  
 R1 Operand in S, T.  
 Operand Address in D ( $C(B2) + C(X2) + D2$ ).  
 Storage Req. for Operand given on last I Fetch Cycle.

### RS, SI FORMAT

Instruction in E Reg. (first 16 bits of instruction).  
 R1 Operand (if applicable) in S, T.  
 Operand Address in D ( $C(B) + D$ ).  
 Storage Req. for Operand given on last I Fetch Cycle.

### SS FORMAT

Instruction in E Reg.  
 Destination Operand in S, T.  
 Destination Address in D Reg.

Logical Operand Address	=	$C(B1) + D1$
Divide Operand Address	=	$C(B1) + D1$
Dec. & Not Div. Operand Address	=	$(C(B1) + D1) + L1$

Storage Req. for Source Operand given on last I Fetch Cycle.

Source Address in IC = (IC in local store working reg.)

Logical + Mult + Div Address =  $C(B2) + D2$

Dec. ( $\overline{\text{Mult}} + \overline{\text{Div}}$ ) Address =  $C(B2) + D2 + L2$

Program Store Compare (ASC) Has Been Made.

## 2065 PRIORITY OF EXCEPTIONAL CONDITIONS OF I FETCH

Condition	Forced Adr. D Reg.	Forced Adr. ROSAR	CLD Page	Block
1. Timer	80	014	QT041	A1
2. CPU Store in Progress	N/A	02E	QU001	Q7
3. Machine Check Int.	48	00C	QU001	A1
4. Program Int.	40	00A	QU001	N1
5. Supervisor Call Int.	32	008	QU001	J1
6. External Int.	24	006	QU001	G1
7. I/O Int.	56	00E	QU001	Q1
8. Stop Key, Storage Adr Compare Stop, Insn Step	N/A	026	QY041	C2
9. Manual Control Wait	N/A	02A	QY051	Q7
10. Repeat Insn - Multiple and Single	N/A	028	QY051	G1
11. Program Store Compare	N/A	004	QT041	N8
12. Invalid Instruction Adr.	N/A	002	QT041	Q4
13. Q Buffer Filling	N/A	7 entries	QT041	


Q BUFFER FILLING ENTRIES

Format	End Op.	Cond.	Forced Adr. ROSAR	CLD Page	Block
a. RR	Normal	N/A	030	QT041	J6
RR	1 Cyc. Early	N/A	030	QT041	J6
b. RX	Normal	No Index	032	QT041	C2
RX	1 Cyc. Early	No Index	032	QT041	C2
c. RX	2 Cyc. Early	No Index	022	QT041	J4
d. RX	Normal	Index	03A	QT041	G2
RX	1 Cyc. Early	Index	03A	QT041	G2
e. RS, SI	Normal	No Shift	034	QT041	L2
RS, SI	1 Cyc. Early	No Shift	034	QT041	L2
f. RS, SI	2 Cyc. Early	No Shift	024	QT041	N3
g. RS, SI	All	Shift	020	QJ001	C1


## 2065 FORCED ADDRESS TO ROSAR

Function	Forced Address	CLD Page	Block
All Zeros Test	000		N8
All Ones Test	801	QY051	N9
External Interrupt	006	QU001	G1
Force Padder Full Sum (Scan)	6B7	QJ031	N2
Invalid Ins'n Address	002	QT041	Q4
IPL	007	QK021	L1
I/O Interrupt	00E	QU001	Q1
Machine Check Interrupt	00C	QU001	A1
Manual Control Stop	026	QY041	C2
Power On Reset	00B	QY041	N1
Program Interrupt	00A	QU001	N1
Program Store Compare	004	QT041	N8
Pulse Mode Reset	005	QY051	E1
Q Refill RX Format	030	QT041	J6
Q Refill RX Format	032	QT041	C2
Q Refill RX Format	022	QT041	J4
Q Refill RX Format	03A	QT041	G2
Q Refill RS-SI Format	034	QT041	L2
Q Refill RS-SI Format	024	QT041	N3
Refill Shift Instruction	020	QJ001	C1
Repeat Instruction	028	QY051	G1
ROSAR Test	9BB	QY021	G7
SAP Interrupt Delay	02E	QU001	Q7
SCAN - Logout	019	QY001	A2
SCAN - SCNT	6B0	QY011	Q2
SCAN - MCW4	009	QY031	A1
SCAN - MASK	011	QY031	E1
Specification	010	QT041	E9
Storage Ripple	800	QY051	L1
SVC Interrupt	008	QU001	J1
System Reset	003	QY041	Q3
Time Clock Step	014	QT041	A1
Wait Exception	02A	QY051	Q7
Wait	784	QY051	Q8
IPL-Wait For Release	70E	QK021	L3
I/O Instruction Wait For Release	4B4	QK021	C6
I/O Interrupt Wait For Release	946	QU001	Q3
Diagnose - Keys to MCW Address +8	5B0	QY001	QD
BCU Scoping Loop	9CF	QY021	J7
Ripples IC and PADDL	5C7	QY051	A9
Ripples IC and PADDL 40-63	500	QS101	A8
Ripples Serial Adder and F Reg	83A	QY041	C9
Ripples D Reg	4C4	QY051	Q2
Ripples E Reg 8-15	839	QY041	N2
Ones to PADDL 32-63	7B2	QY041	N9
Ones to PADDL, D Reg	891	QY041	L5
Ones to D and T Regs	88F	QY041	A1
Ones to E Reg 8-15	00B	QY041	N1
Zeros to A, B Regs and AB CTR	545	QS001	E4
Set CPU Marks	9BF	QY051	J5
Logout (All Indicators Should Light)	02D	QY001	J7
Read LS per E 12-15	200	QT001	C3
Read LS per E 11-15	7CE	QY051	N6


Function	Forced Address	CLD Page	Block
Write LS per E 11-15 Blank Cycle. No gates should be up and all errors on roller 2 position 2 should be able to be reset by the CHK RESET pushbutton.	7CF	QY051	L6
	5B2	QY041	L9




Function	ALD
Decoding of IC or D bits (21, 22)	DR061
Storage request logic	KD101, KD201
Format decoding	RR001
Branch decoding	RR181









Function	ALD
Branch request logic	KD101, KD201
Format decoding	RR181
Branch decoding	RR001
Decoding of IC(21,22)	DR061










Read Only Storage

2816 - 100 Bit Words  
 Sense Amps E1 and E2  
 Sense Latch E2 and E3

Note: ROS Physical Layout Details in ED Pages.

## 2065 ROSAR AND DRIVER LOCATION CHART



Drive Location Chart

Qtr Plane	Select	Card Col	Qtr Plane	Select	Card Col
0	0-10	M6	2	0-10	F6
0	11-21	L6	2	11-21	E6
1	0-10	J6	3	0-10	C6
1	11-21	H6	3	11-21	B6

Select	Pin Col	Pin Col	Pin
0, 11	D	J	4
1, 12	D	J	2
2, 13	D	J	5
3, 14	D	J	6
4, 15	D	J	7
5, 16	B	G	8
6, 17	B	G	7
7, 18	B	G	5
8, 19	B	G	2
9, 20	B	G	3
10, 21	B	G	4

If Selected Plane is on Card Side

If Selected Plane is on Pin Side


The output of the ROS is read by the sense amplifiers located in boards E1 and E2. Each bit of the 200-bit word is located as shown in Table below.

Bit	0	10	20	30	40	50	60	70	80	90
0u	E1B2G10	E1G2G10	E1B4G10	E1G4G10	E1B6G10	E1G6G10	E2B2G10	E2G2G10	E2B4G10	E2G4G10
0l	J10	J10	J10	J10	J10	J10	J10	J10	J10	J10
1u	J12	J12	J12	J12	J12	J12	J12	J12	J12	J12
1l	G12	G12	G12	G12	G12	G12	G12	G12	G12	G12
2u	E1C2G10	E1H2G10	E1C4G10	E1H4G10	E1C6G10	E1H6G10	E2C2G10	E2H2G10	E2C4G10	E2H4G10
2l	J10	J10	J10	J10	J10	J10	J10	J10	J10	J10
3u	J12	J12	J12	J12	J12	J12	J12	J12	J12	J12
3l	G12	G12	G12	G12	G12	G12	G12	G12	G12	G12
4u	E1D2G10	E1J2G10	E1D4G10	E1J4G10	E1D6G10	E1J6G10	E2D2G10	E2J2G10	E2D4G10	E2J4G10
4l	J10	J10	J10	J10	J10	J10	J10	J10	J10	J10
5u	J12	J12	J12	J12	J12	J12	J12	J12	J12	J12
5l	G12	G12	G12	G12	G12	G12	G12	G12	G12	G12
6u	E1E2G10	E1K2G10	E1E4G10	E1K4G10	E1E6G10	E1K6G10	E2E2G10	E2K2G10	E2E4G10	E2K4G10
6l	J10	J10	J10	J10	J10	J10	J10	J10	J10	J10
7u	J12	J12	J12	J12	J12	J12	J12	J12	J12	J12
7l	G12	G12	G12	G12	G12	G12	G12	G12	G12	G12
8u	E1F2G10	E1L2G10	E1F4G10	E1L4G10	E1F6G10	E1L6G10	E2F2G10	E2L2G10	E2F4G10	E2L4G10
8l	J10	J10	J10	J10	J10	J10	J10	J10	J10	J10
9u	J12	J12	J12	J12	J12	J12	J12	J12	J12	J12
9l	G12	G12	G12	G12	G12	G12	G12	G12	G12	G12


The 100-bit ROS control word is contained in the Sense latches located in boards E2 and E3. Each bit is located as shown in Table below.

Bit	0	10	20	30	40	50	60	70	80	90
0	E3E2J13	E3H2J13	E3D4J13	E3H4J13	E3E6J13	E3J6J13	E2B6J10	E3H6J11	E2C6J12	E2H6J09
1	J10	J12	J10	J12	J10	J12	J12	J09	J09	J10
2	J11	J10	J11	J10	J11	J10	J09	J12	J10	J12
3	J12	J11	J12	J11	J12	J11	J11	J10	J11	J13
4	J09	J09	J09	J09	J09	J09	J13	J13	J13	J11
5	E3F2J10	E3J2J10	E3E4J10	E3J4J10	E3F6J10	E3K6J10	E3F4J12	E2L6J13	E2E6J13	E2K6J11
6	J09	J09	J09	J09	J09	J09	J09	J11	J10	J12
7	J13	J12	J13	J12	J13	J12	J13	J12	J09	J13
8	J12	J13	J12	J13	J12	J13	J11	J10	J12	J09
9	J11	J11	J11	J11	J11	J11	J10	J09	J13	J10






To Selected Drive Line




Bit "X"  
Adr "YYY"  
Normal Output of  
1524 (C-13 Mod) "1" Bit



Bit "X"  
Adr "YYW"  
Normal Output of  
1524 (C-13 Mod) "0" Bit

2065 ROS TIMING CHART



\*If a ROS Parity error is detected in cycle 1, these steps will not be performed.

1. Main Storage Address Compare: ALD Page MA 311
 

Gate:	01A-A4N3B6	E.C. 705168 brings
	01B-D3N2D13	these Sync signals to
	01C-B3A5B12	B.N.C. connectors on
	01E-E2N2D11	the front of Gate C.
		B.N.C. to Scope Probe
		adapter is P/N 453199
  
2. ROS Address Compare
 

Gate:	01C-A3H5B10
Stop On ROS Compare:	Jumper 01C-A3H5B10 to 01E-E2M4D09
  
3. FLT SYNC Address = 150
  
4. I/O Operation Sync Points: ALD - DN 051
 

a.	Start I/O	01B-E4G7B03
b.	Test I/O	01B-E4G7D10
c.	Halt I/O	01B-E4G7B04
d.	Test Channel	01B-E4G6B03
  
5. Pulsing a Pushbutton at 16-ms Rate:
 

a.	Jumper	01A-C2D6D4 to 01E-E2F7B03
b.	Depress desired button	
  
6. Degate Indicators During Logout:
 

a.	Jumper 01E-B4K4B02 to Ground	
b.	Jumper 01E-B4K4D11 to Ground	
  
7. 2365 Main Storage Address Compare: C-B3L2J6

## STORAGE BUS TERMINATORS

### A. Terminating cards (P/N 5800549) in following locations on all 2065's:

#### 1. Models G, H, I, or IH

03C-C1L6  
03C-C1L7

#### 2. Model J

07C-C1L6  
07C-C1L7

### B. Terminating cards (P/N 5800549) in following locations on machines Without LCS Attachment:

#### 1. For 2065 Model G or H


	01A-A1A6	01A-A3A4
01	01A-A1A7	01A-A3A5
	01A-A1B5	01A-A3A6
	01A-A2A3	01A-A4A3
	01A-A2A4	01A-A4A4
	01A-A2A5	01A-A4A5
	01A-A2A6	01A-A4A6
	01A-A2A7	01A-A4A7
	01A-A2C3	01A-A4C3
	01A-A2C5	01B-E4N3
	01A-A3A2	01B-E4N7
	01A-A3A3	

#### 2. For 2065 Models I and IH

	05C-C1M2	05C-C2N2
	05C-C1N2	05C-C2M3
	05C-C1M3	05C-C2N3
	05C-C1N3	05C-C2M4
	05C-C1M4	05C-C2N4
	05C-C1N4	05C-C2M5
	05C-C1M5	05C-C2N5
	05C-C1N5	05C-C2M6
	05C-C1M6	05C-C2N6
	05C-C1N6	05C-C2M7
	05C-C1N7	05C-C2N7
	05C-C2M2	

#### 3. For 2065 Model J

	09C-C1M2	09C-C2N2
	09C-C1N2	09C-C2M3
	09C-C1M3	09C-C2N3
	09C-C1N3	09C-C2M4
	09C-C1M4	09C-C2N4
	09C-C1N4	09C-C2M5
	09C-C1M5	09C-C2N5
	09C-C1N5	09C-C2M6
	09C-C1M6	09C-C2N6
	09C-C1N6	09C-C2M7
	09C-C1N7	09C-C2N7
	09C-C2M2	



## Operating Procedure

1. Mount ROS test supplied with system on appropriate I/O unit (tape reel, hypertape cartridge, disc pack, etc.).
2. Set load unit switches to address of I/O unit.
3. Set Test Mode key to ROS position. Set CPU Check key to Disable position.
4. Press system reset.
5. Set ST reg to all 1's by setting all data keys to 1 and pressing Store key. Address keys may be at any value.
6. Press Load key.  
Test should stop with the following indications:
  - a. S reg=all 1's (roller 1 pos 3)
  - b. T reg=all 0's (roller 2 pos 3)
  - c. Pass tgr-on (roller 5 pos 2)
  - d. Unct tgr-on (roller 5 pos 2)
  - e. Erslt tgr-on (roller 5 pos 2)
  - f. Bfr 1 tgr-on (roller 5 pos 2)
7. Press Restart FLT I/O key.  
Test should stop with the same indications as above.
8. Press Load key.  
Test should stop with the following indications:
  - a. S reg=all D's (hex)
  - b. T reg=FFFF0000 (hex)
  - c. Fail tgr-on (roller 5 pos 2)
  - d. Condt tgr-on (roller 5 pos 2)
  - e. Unct tgr-on
  - f. Erslt tgr-off
  - g. Bfr 1 tgr-on

If the above stops with their appropriate indications are not observed, there is a hardcore ROS test hardware failure. Refer to maintenance manual 226-2039-1 and M8006 (LADS) for error analysis.

9. Press Restart FLT I/O key.  
There are no further stops until the successful completion of the tests or until an ROS bit error is detected.

## Successful completion:

- Test should stop with the following indications:
- a. S reg=all 1's
  - b. T reg=all 1's
  - c. Pass tgr-on
  - d. CPU test adr 0-3 on (roller 5 pos 2)
  - e. Lfthf tgr-on (roller 5 pos 2)
  - f. Unct tgr-on
  - g. Condt tgr-on
  - h. Erslt tgr-on

## ROS TEST (Cont)

Error stop:

Errors are displayed as follows:

- a. Plane—CPU test adr bits 0-3 (hex) - Roller 5, Pos 2\*
  - b. Word—bits 0-7 (hex) of S reg
  - c. Bit—bits 8-15 (decimal) of S reg
- } Roller 1, Pos 3\*\*

There is no Scopex documentation for failing ROS tests. Refer to ALD's and use oscilloscope to isolate failure. Once the failing address is known, the 'repeat ROS address' facility may be used for scoping in lieu of repeating the failing test.

Certain errors may require a failure pattern for an effective diagnostic approach. Record failing address and bit, and proceed to step 11 to develop this pattern.

10. To continuously repeat a failing test:
  - a. Depress Test Mode Repeat key.
  - b. Press Start key.To stop repeating, raise Repeat key.
11. To continue testing after an error stop, press Restart FLT I/O (Repeat key must be up). Testing will continue until successful completion or another error.

Example:

\*\* 3 E 25

\* 4

- Failing ROS Address equals 43E.
- Failing Bit equals Bit 25.
- If ERSLT light is on, Bit 25 was dropped.
- If ERSLT light is off, Bit 25 was picked.

Note: It is normal operation for the PROC CHK light to be on while ROS tests are running.



Operating Procedure

1. Mount FLT's supplied with system on appropriate I/O unit (tape reel, hypertape cartridge, disc pack, etc.).
2. Set Load Unit switches to address of I/O unit.
3. Set Test Mode switch to FLT position. Set CPU Check key to Disable position.
4. Press system reset.
5. Set ST reg to all 1's by setting all data keys to 1 and pressing Store key. Address keys may be at any value.
6. Press Load key.  
 Test should stop with the following indications:
  - a. S reg=all 1's (roller 1 pos 3)
  - b. T reg=all 0's (roller 2 pos 3)
  - c. Pass tgr-on (roller 5 pos 2)
  - d. Unct tgr-on (roller 5 pos 2)
  - e. Erslt tgr-on (roller 5 pos 2)
  - f. Bfr 1 tgr-on (roller 5 pos 2)
7. Press Restart FLT I/O key.  
 Test should stop with the same indication as above.
8. Press Load key.  
 Test should stop with the following indications:
  - a. S reg=all D's (hex)
  - b. T reg=FEFE0101 (hex)
  - c. Fail tgr-on (roller 5 pos 2)
  - d. Condt tgr-on (roller 5 pos 2)
  - e. Unct tgr-on
  - f. Erslt tgr-off
  - g. Bfr 1 tgr-on

If the above stops with their appropriate indications are not observed, there is a hardcore FLT hardware failure.  
 Refer to maintenance manual 226-2039-1 for error analysis. Also M8006(LADS).

9. Press Restart FLT I/O key.  
 There are no further stops until successful completion of the tests or until an error is detected.

- Successful completion:
- Test should stop with the following indications:
- a. S reg=all 1's
  - b. T reg=all 1's
  - c. Pass tgr-on
  - d. Unct tgr-on

Note: It is normal operation for the PROC CHK light to be on while FLT's are running.

## FAULT LOCATING TESTS (Cont)

Error stop:

Errors are displayed as follows:

- a. Fail tgr-on
  - b. Pass and intermittent tgr may be on if the failure is intermittent
  - c. Condt tgr-on
  - d. Unct tgr-on
  - e. The failing test number is displayed in S reg 0-15 (hex). The first digit is the segment in which the failing test is located. If the first digit is zero, it is a zero cycle test. Refer to SI-SO Scopex.
10. To continuously repeat a failing test:
- a. Depress Test Mode Repeat key.
  - b. Press Start key.  
To stop repeating, raise Repeat key.
11. To continue testing after an error stop, press Restart FLT I/O (Repeat key must be up). Testing will continue until successful completion or another error.
12. To search for a specific test:
- a. Follow FLT procedure up to and including step 8.
  - b. Enter the desired test number in 48-63 of data keys.
  - c. Enter the 1's complement of the desired test number in 32-47 of the data keys.
  - d. Press Store key.
  - e. Depress Test Mode Repeat key.
  - f. Press Restart FLT I/O key.  
The tape will be searched until the desired test is located; it will then be repeated continuously.

### Scope Setup

1. Repeat failing test (step 10 of FLT procedure).
2. Set ROS address keys to 150 (hex).
3. Sync scope on ROS address sync point at 01C-A3H1.
4. Place one probe on clock P2 01B-C1F7D10 (RB817AC4) or an equivalent point. Three clock pulses should be observed (except for segment B, which will have 2 clock pulses).
5. Use third probe to test the points called out in Scopex, starting with the first line of the test.

Note: Use ALD's in conjunction with Scopex when scoping through a failing test.

### Scopex Definitions

1. Zero-cycle Scopex (SI-SO), (Segment 0) 2065 Service Aids, Section 2, Item A5.

Column heading—"NUMB"

This is the test number that will be displayed in S reg 0-15 when a test fails.

Column heading—"V"

A two-character field defining the state a tgr should assume for a given test and the voltage level that should be observed at the specified pin. R=reset, S=set, 1=+ Level, 0= - Level.

Columns headed pin, net, and description are self explanatory.

2. Segment Scopex

Test number is shown as follows:

2 1A  
B 32E

First digit is segment number in hex. Last digits are test numbers within the segment in hex. Zeroes are not printed between the segment and test numbers.

G/F, G/FI

Shown adjacent to those points appearing in a sensitive path for the first time in any test. These points should be scoped first, after it has been determined that the output point (first line of test) is incorrect.

NOTE: If there are four or less G/F, G/FI points (including cards listed at the end of the test), replace the specified cards one at a time and rerun the entire test for each card. If the failure is not cleared or there are more than four G/F, G/FI points, use scope to isolate the failure.

Column heading--"V"


A two-character field defining the timing relationship and voltage level that should be observed if the point is not failing.

Voltage level:

1=+ level  
0=- level

A or \* = During or After  
B = During  
C = Before or During  
D = Before

Timing Relationship:



\*More than one card is involved in the feedback loop of a tgr. If this is a failing point, refer to ALD's to determine all of the cards to be changed.

∇ More than one card is involved in the feedback loop of a latch. If this is a failing point, refer to ALD's to determine all of the cards to be changed.

NOTE: The clock displayed above is a normal P2. Triggers that are set by a delayed clock (stat tgr's, 80EM character recognition tgr's, etc.) will have their timings displaced to the right by the amount of the delay. Refer to ALD.s to verify delayed clocks if timings are displaced.

## FAULT LOCATING TESTS (Cont)

The observed voltage level may be true at times other than specified by the timing information. For example: if Scopex calls out C1 for a particular point and a + DC is observed; this would be a correct indication because the voltage level is true at C time

Columns headed "PIN" and "NET" are self-explanatory.


Column headed-"REF."

This reference uniquely identifies each line of print.


Column headed-"FED BY"

This point is fed by all the references appearing in the 'FED BY' column.


If a line has no 'FED BY', it means that the path has become insensitive past this point and more than one input would have to change to affect the referenced output.



FLT MCW



ROS TEST MCW



### General

Analytical ability and troubleshooting proficiency are not easily taught or learned. Usually, experience is the best teacher in this area. Everyone has some method of troubleshooting. Some ideas are good; some are not. This section of the handbook may aid you in your own diagnostic approach to the Model 65. (Actually, many of the points given here apply to any unit or system.)

Some good general rules, when followed, will aid any troubleshooting approach:

1. Plan in advance - Ask yourself what you would do in the event of trouble in a given area. What would you try first? Is there a simple instruction loop or one-card program that can be used to exercise the failing area? Some mental exercises like this, especially in the areas most susceptible to failure, will pay off. Write down your approach and keep it handy.
2. Have a plan of attack - It can be implemented in a few moments after trouble occurs. Get in the habit of systematically eliminating as large an area as you can as a possible trouble source. Don't jump around and "shoot in the dark."
3. Don't limit yourself - Some people see a red-light machine check and jump right into ALD's. Look around first. There are over 1500 indicators on the system control panel. USE THEM! What instruction is in E-reg? Which register and adder gates are on? What is happening in core and channel at this time? Don't use a scope when the indicators can tell you as much.
4. Keep the diagnostic approach as simple as possible - Don't always use the first failing instruction you find to troubleshoot the problem. Why shoot a register gate trouble using a floating-point long multiply if you can get the trouble to show with an RR add? Don't write a complicated program loop if you can use FLT's.

### Gathering Facts

Before starting to look for the trouble, gather up all the facts about it that you can.

Some of the basic 2065 error indications are:

1. Red light (machine check).
2. Wrong results.
3. Hang (or loop).
4. Power drops.

Some typical causes of trouble in the 2065 are:

1. Failing card (either making poor contact, has gunky pin, is loose, or has a defective component).
2. Failing cable.
3. Loss of voltage (lost in such a manner that system power stays up) such as a loose crossover connector.
4. Shorts (cold flow?).
5. Opens.
6. Timing problem.
7. Wiring error (most likely due to EC error).
8. Programming error.
9. Operator error.

Some points to keep in mind while gathering information for troubleshooting are:

1. Does the problem involve a broad area of the machine, or is it localized? Is the system really dead or getting multiple errors? (It could be a missing clock pulse or voltage.)
2. Always suspect the last thing that was done to the system (EC, program change, equipment change, etc.).
3. Don't trust indicator lamps. Many CE's have been misled by burned out indicators.  
LAMP TEST!
4. Is power up on all units?

#### Finding The Trouble

1. There are five general ways to shoot troubles in the Model 65.
  - a. Ripple storage
  - b. ROS test
  - c. FLT'S (CPU troubles)
  - d. Diagnostics
  - e. "Brute force" (manual method)

If you have a red-light CPU error, run ROS and FLT first. For other errors, running FLT's first may still be the best way since it takes so little time to run them. Use your own judgment.


2. As you troubleshoot you will have your own "pilot" errors to contend with in addition to the original trouble. Some typical "pilot" errors at the system console are:
  - a. Rate switch in wrong position. (Ever try to load FLT's with the rate switch in single cycle?)
  - b. Specification error in the instruction you are trying to repeat or have in the data keys.
  - c. Assuming good parity in GPR's and FPR's.
  - d. The following sort of thing will happen to you at least once. Suppose you have just stored a small program in core that is supposed to loop on itself. You set IC to the beginning location, set Rate switch to Process, and activate Start. Instead of running your program, the machine does nothing. You left the wait bit on in the PSW. After clearing the wait bit and resetting the IC you again activate Start. Now instead of running your program the machine hangs up in a tight loop with the IC at 1 or 2. This time, your program has something wrong that caused an interrupt. The interrupt sequence stores the current PSW and pulls out a new PSW. Since you probably cleared core in the beginning, the new PSW is all zeros. This means that the machine will start executing instructions after the interrupt, starting at location zero (which also is cleared) and will cause a program interrupt (zero op code). It then goes hung up in a tight interrupt loop.
  - e. If you try to do any store class of instruction (any one that puts something in storage - e.g., ST, STH, CVD, RDD, most SS, and others), it will bomb out if the PSW key is not zero (unless you are lucky enough to get a match).



3. Try to isolate trouble by halving the amount of circuitry involved with each step. For example, if you start at a red-light indicator driver and scope backward through the ALD's a logic block at a time, you will reach the trouble (eventually). Rather, go back to some point in the middle that you know must be good or it will cause the indicated trouble. Scope it and go from there, forward or backward, but PLEASE, not a block at a time.
4. If you seem to be getting nowhere in troubleshooting a particular bug, go back and recheck that symptom you saw earlier (the one on which you have been basing all your efforts). It's easy to misread an indication.
5. If you're still having trouble, look at the indicators.
6. Do you have more than one trouble? (Not too likely, but it does happen.) Also, you may have only one trouble (one symptom) but several bad components. Perhaps a power surge or a short has wiped out more than one card of the same type and you've been swapping bad cards.



DATA FLOW AND ADDRESSING, BASIC OPERATIONAL MEMORY






Note 1: Of the 32 X or Y drivers, some combination of 16 is selected by the driver decode circuits. These 16 are ready to drive current through each one of the eight matrix switches. Because only one of eight matrix switch gates is selected, drive current goes through only one matrix switch.



Note 2: The unique combination of 16 drive lines selects one of 16 switch cores in the gated matrix switch. The selected switch core secondary connects to one of the 128 array core lines.

Output to Pre-amplifiers and Z Drivers for MDR 32-63.

(#2365 Serial 40,000 and Above)







2365 POWER SUPPLY LAYOUT

1 +6 TB Gate B	7 +6 Gate F
2 -3 Gate A, B, C, D, E	8 +18 Gate C-SP4
3 +3 Gate "C" Upper	9 +30 Gate C-SP4
4 +3 Gate "C" Lower	10 +6 Gate D
5 +3 Gate A, B, D, E	11 +6 Gate A
6 +6 Marginal	

Inner Regulator Tub

12 +6 Gate C Lower SP-4	15 +6 Gate C SP-4
13 -23 Inhibit to Gates B & E Z-Odd	16 -18 Gates A, B D, E
14 -23 Inhibit to Gates A & D Z Even	17 +25 Drive to Gates B & E XY Odd
	18 +25 Drive to Gates A & D XY Even

Outer Regulator Tub

ALD - YM Power Supply SN 30,000 - 2365


1 -3@40 Gate A, B	5 +18@10 Gate C
2 +3@40 Gate A, B	6 +30@5 Gate C
3 +3@40 Gate C	7 +6@40 Gate B
4 +6M@40 Gate C	8 +6@40 Gate A, C

Inner Regulator Tub


9 +6K@2.5 Sink Gate C	12 +6TC@2.5 Sink Gate C
10 -23@40 Odd Inhibit Gate B	13 -18@10 Gate A, B
11 -23@40 Even Inhibit Gate A	14 +30@12 Odd XY Drive Gate B
	15 +30@12 Even XY Drive Gate A

Outer Regulator Tub


SN 40,000 - 2365










Dly Line Clock	MC 000-006
X Driver Decode	MD 001-003
X Drivers	MD 004-007
Y Drivers Decode	MD 008-011
Y Drivers	MD 012-015
X Switch Sel. Gate Decode	MG 001-002
X Switch Selector Gates	MG 003-012
Y Switch Sel. Gate Decode	MG 013-015
Y Switch Selector Gates	MG 016-025
X Matrix Switches	MM 001-008
Y Matrix Switches	MM 009-018
Y Terminating Resistor	MM 019-027
X Terminating Resistor	MM 028-036
Matrix Switch Outputs	MN 100-130
Strobe Control	MR 001-002
Sense Amp. & Data Register	MR 003-062
Inhibit Drivers	MR 004-064
Inhibit Select Gating	MR 001 & 003
Strobe Control	MR 003-034
Data In Gating & Powering	MT 201-213
Data Out Gating	MT 214-239
Data Parity Checking	MT 243-246
Address Powering	MT 247-253
Mark Parity Checking and Latch	MT 254-255
Address Parity Checking	MT 256-257
Controls - Regen. Test & Set, Mark & CPU	MT 256-262
Mark Register	MT 263-264
Data Check Latches	MT 266-267
Dly Line Clock	MT 269-277
Clock Controls	MT 278
Address Check Latch	MT 291
Address Register	MT 292-295
SBO Mpx. Drivers	MX 001-071
SBI Mpx. Receivers	MX 101-171
Address Bus Receivers	MX 201-211
Mark Bus Receivers	MX 221
Indicator Driver Loads	MX 401
Power Supply	YA
Cables	MZ
SP - 4 Circuits	SP 121-802
Power Distribution	YM
Interface Logic	WS





## 2365 FAILURE ANALYSIS TECHNIQUES

The following items provide a checklist for investigating 2365 problems.

1. Check the 18.0v power supply (PS 16). It must be set for 19.0v for proper sense amp response.
2. Check the array temperature for  $95 \pm 2^{\circ}\text{F}$ . Use thermometer PN 5392366.

NOTE: Some intermittents have been caused by this temperature cycling. This may be checked by making five or six readings at 3-minute intervals.

3. Check all power supply voltages at the test jacks (see installation manual for compensated test jack voltages). If the trouble persists after one pass through this list, testing the voltages on the back-panel pins is recommended.
4. Run a two point shmoo plot. With the Z-voltage setting at nominal, raise the XY drive voltage to failure, and lower it to failure. Compare these failures with the previous shmoo plot.
5. Scope the X and Y drivers and gates. The proper waveshapes are shown in the 2365 maintenance manual.

Stop machine. Scope all driver outputs (X and Y) for down level. Maximum acceptable down level is less than 2vdc. MM-ALD reference pages may be used for scope points. If the down level of a driver output is +2v or greater, the driver card should be replaced. If the problem still exists, systematically remove the matrix switch cards one at a time. Check driver off level after each switch is removed. When level falls below 2v, that removed switch is defective. The 32 driver outputs can be observed on any matrix switch input.

6. Using the probe adapter tool and the 453 scope with a 220-ohm (approximate) buffer resistor (to slow down the preamplifier input and smooth out some of the noise), perform the following checks: (See Maintenance manual for setup).
  - a. Scope the suspected core signal. Compare it with other output signals.
  - b. Check the output signal for proper relationship to the strobe pulse.

NOTE: A late noise and a late strobe or an early noise and an early strobe can result in picked bits. Also, a late peaking core with a late strobe can result in dropping bits.

- c. Check for the following grouping of the strobe pulses:
    - (1) Group 1 to 2: about 10ns.
    - (2) Group 2 to 3: about 10ns to 15ns.
    - (3) Group 3 to 4: about 10ns to 15ns.
7. Check for the matrix switch bias current:
    - X bias to A2N6B2; then to A2L6B2.
    - Y bias to A1N6B2; then to A1L6B2.

NOTE: The slip-on connector has been found loose several times. A parallel-wire EC is in process.

8. With tweezers, gently pull the blue and white wire on the array at the suspected locations. The wire should come off if the weld is defective. Do not pull with the fingers; you may induce more failures than you find.




## 2365 STORAGE PROTECT SERVICE HINTS

### TO DISABLE S. P. -4

Ground the following pins:


SP	801C	B4	G2	B10	Regen Even
SP	802C	B4	H2	B10	Regen Odd
SP	601C	B4	H5	B10	SP Sel Even
SP	601C	B4	H5	D6	SP Sel Odd
SP	521C	B4	H4	B8	MH $\overline{\text{SAP}}$ Store
SP	521C	B4	H4	D2	M4 $\overline{\text{SAP}}$ Fetch
SP	631C	BM	M4	B3	+ Addr Par. Error



Adapter - Printer Keyboard Interface

2065 1052 Adapter → 1052 Interface





Layout desired characters in chart form as shown.  
 (In example "A" cycle will print W and "B" cycle will print M)

Then, from chart                      On Back Panel  
 If AB = 00 Jumper corresponding bus position to ground  
 If AB = 01 Jumper corresponding bus position to B Cycle  
 If AB = 10 Jumper corresponding bus position to A Cycle  
 If AB = 11 Leave Bus position open


Bus	A Cycl	B Cycl
0	1	1
1	0	1
2	1	0
3	0	1
4	0	0
5	1	1
6	1	0
7	0	0

"W"    "M"

Desired EBCDIC character and/or 1052 control function goes in this chart for layout purposes.

Log Word	Location	Bit		Logic
Log Word 1	Location 88	02	Prefix enabled	KW 201
		38	CPU No 2	
		39	Storage frame 2 addr. 262K	PK 111
Log Word 2	Location 90	03	Select sent	MC 711
		04	Inhibit osc.	KC 111
Log Word 4	Location A0	25	Program interrupt bit 16	KM 411
Log Word 8	Location C0	08	M.S. timer 1 latch	MC 725
		09	M.S. timer 2 latch	MC 725
		10	System hang	MC 725
		12	Multisystem mode	KW 201
		13	Partition mode	KW 201
		16	CPU No 1	
		17	Storage frame 1 enabled	
		18	Storage frame 1 addr. 1048K	PK 111
		19	Storage frame 1 addr. 524K	PK 111
		20	Storage frame 1 addr. 262K	PK 111
		21	Storage frame 2 enabled	
		22	Storage frame 2 addr. 1048K	PK 111
		23	Storage frame 2 addr. 524K	PK 111
		24	Storage frame 3 enabled	
		25	Storage frame 3 addr. 1048K	PK 111
		26	Storage frame 3 addr. 524K	PK 111
		27	Storage frame 3 addr. 262K	PK 111
		28	Storage frame 4 enabled	
		29	Storage frame 4 addr. 1048K	PK 1111
		30	Storage frame 4 addr. 524K	PK 111
		31	Storage frame 4 addr. 262K	PK 111

GPR LOGOUT FORMAT




Address	GPR
1F8	15
1F0	14
1F8	13
1E0	12
1D8	11
1D0	10
1C8	09
1C0	08
1B8	07
1B0	06
1A8	05
1A0	04
198	03
190	02
188	01
180	00


# MP DIRECT CONTROL SIGNALS

Sending CPU		Receiving CPU	
Action	I <sub>2</sub>	Action	Interrupt Code
External Reset (D09)	40	System Reset (B02)	None
External Start (D10)	80	Load a PSW from Location Zero (B03)	None
Log IO Interrupt (D11)	C0	Allow IO interrupts to occur if pending (B04)	None
System Call (D12)	10	External Interrupt if enabled to do so (B05)	10
(D13) Machine Check (Malfunction) (Alert)	None	External Interrupt if enabled to do so (B06)	20


SCOPE POINTS  
ON CARD LOCATION 01 E D2 N3  
SEE SPECIFIC SIGNAL FOR PIN NO.




# MULTIPLEX CONNECTIONS




MULTIPLEX CONNECTIONS, SBI 01(2365 MODEL 13)




MULTIPLEX CONNECTIONS, SBO 01 (2365 MODEL 13)




Note: The system available latch is on when system power is on, storage power is on, storage is in operate mode, and the enable/disable switch (on the system configuration control panel) is enabled.






Note:  
These drivers have +3 volts through isolation relay.



Carry to Next Position of Address Counter

Approximate Relative Timings (nanoseconds)









CUT ALONG DOTTED LINE

---

IBM Field Engineering Handbook, System/360 Model 65, Form Y25-0501-2

From \_\_\_\_\_ Office No. \_\_\_\_\_

Circle one of the comments and explain in the space provided:

Suggested Addition (page \_\_\_\_\_) Suggested Deletion (page \_\_\_\_\_) Error (page \_\_\_\_\_)

Explanation:

**Suggestions from IBM Employees giving specific solutions intended for award considerations should be submitted through the IBM Suggestion Plan.**

**BUSINESS REPLY MAIL**

**NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES**

**POSTAGE WILL BE PAID BY . . .**

**IBM Corporation  
Neighborhood Road  
Kingston, N.Y. 12401**

**Attn: FE Technical Operations, Department 020**

**FIRST CLASS**

**PERMIT NO. 116**

**KINGSTON, N.Y.**



Printed in U.S.A. Y25-0501-2

**IBM**<sup>®</sup>

**International Business Machines Corporation  
Field Engineering Division  
112 East Post Road, White Plains, N.Y. 10601**