

# MANUAL OF DIAGNOSTICS

## DIAGNOSTIC PROGRAM PROCEDURES

## HP 2100 MEMORY PROTECT TEST

HP Order No. 24222 (current version)



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostic HP 02100-90006

## HP 2100 MEMORY PROTECT TEST

This diagnostic test program confirms proper operation of Memory Protect for the Hewlett-Packard 2100 computer.

The program is designed for maximum testing speed. The operator may repeat each function test within the diagnostic as often as desired; or he may run the entire program, stopping at the end of each function test to evaluate the results.

## HARDWARE CONFIGURATION

The Memory Protect Test may be used only in the HP 2100 Computer. The diagnostic requires a teleprinter for I/O instruction testing and for reporting errors and messages to the operator.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

Memory Protect Test software requires an SIO Teleprinter Driver which should be configured prior to operation. All program options (suppress printout, suppress halts, etc.) are entered by the switch register, as shown in Table MP-1.

If any errors occur, the program types a message and halts with a MEMORY DATA error code displayed. Exceptions to this are trap cell halts  $1060xx_8$  (located in low memory  $2_8$  -  $77_8$ ) and a special halt  $107000_8$ . (Trap cell halts are irrecoverable and are beyond the scope of this diagnostic.) If the special halt occurs, press RUN and the error will be printed on the teleprinter.

The diagnostic checks the memory protect feature which interrupts a string of chained indirect jumps (after the second level). However, the memory protect feature will not interrupt a series of jump indirect instructions.

For example, this program:

LABEL JMP ABC,I
ABC DEF BCDE
BCDE JMP CDE,I
CDE DEF LABEL

loops endlessly without interrupting. The same holds true for the JSB instruction.

This diagnostic does not test the PRL feature of memory protect. This feature must be checked by some other method.

## PROGRAM ORGANIZATION

The diagnostic program consists of the routines described below:

BI/O Tests the ability to set and clear the flags and control bits, and the interrupt operation of the teleprinter. This section contains the PRESET test for the teleprinter.

MPIO Tests the memory protect I/O instructions, the A- and B-registers, the PRESET switches, memory protect interrupting but failing to protect memory, and indirect addressing through protected areas.

CIJI Tests the suppress interrupt function for two levels of chained indirect JMP and JSB instructions and then interrupts the sequence during the third level.

FR Tests memory protection turn-on and then indirectly jumps from below the fence to one instruction above the fence for all of memory above  $400_8$ . Tests for legal and illegal interrupts when executing violation and non-violation instructions on both side of the fence for all memory above  $400_8$ . At the same time the violation register is checked for all memory above  $400_8$ .

NVI Tests all non-violation instructions.

VI Tests all violation instructions including the halt instruction that is specially coded  $(107000_{\circ})$ .

## OPERATING INSTRUCTIONS

- a. Configure the SIO teleprinter driver and load the diagnostic program using the Basic Binary Loader.
- b. Load address  $000100_{8}$ .
- c. Set switch register bits 0-5 to the select code of the teleprinter I/O channel.
- d. Select desired options from Table MP-1 by setting the appropriate bits of the switch register.
- e. Press RUN.
- f. When the program advances to the PRESET test, a message is printed and the computer halts. The operator must press both PRESET switches, then press RUN. The program then advances to the second PRESET test. The program prints a message then loops until operator presses HALT, INTERNAL PRESET, and RUN. The loop is timed to last for about 15 seconds regardless of when the buttons are pushed, before proceeding to the next test.
- g. During execution of the function tests, the program again halts and prints self-explanatory messages on the teleprinter. Both of the PRESET tests are omitted if the automatic option (bit 15 of switch register set) is selected. After the program has advanced through all the tests, a message indicates completion of the diagnostic program. If the automatic option was selected, the completion message is omitted.

## MESSAGE ANALYSIS

All messages to the operator typed on the teleprinter are prefixed by an alpha-numeric code. An H prefix indicates an operating instruction while an E prefix indicates an error message.

All halts are coded and may be found in Table MP-2 opposite the appropriate MEMORY DATA value.

If errors occur in test FR, the teleprinter should be allowed to print many of the errors (the fence register increments). This will be helpful in diagnosing the error.

Table MP-1

Program	Options 0		Switch	Register	Settings
---------	-----------	--	--------	----------	----------

## SWITCH REGISTER

						0111	10	· LEOIC	, I DI						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit	S							Des	crip	tion	<u>15</u>				
0-5				Se1	Select code for the teleprinter I/O channel.										
6-1	0			Spa	Spares										
11				Set	on	to o	mit	erro	r hal	ts.					
12				wit mes the	Set on to run, then halt after each separate test within the diagnostic (with the appropriate messages typed on the teleprinter). This allows the operator to continue on to the next test or repeat the last test by setting bit 14.										
13								ess a diagr						tele	printer
14							•	le the							of ostic.
15				PRE and	SET hal	test t wi	s). th tl	Or,	set prop	off oriat	to te m	exec essa	ute ge o	all	ing both tests e tele-

Table MP-2
Diagnostic Messages

MEMORY DATA	ROUTINE	MESSAGE	COMMENTS
102001	BI/O	E1.CLF DID NOT CLEAR FLAG OR SFS CAUSED SKIP WITH FLAG CLEAR	Test the ability to clear the teleprinter flag and test the SFS instruction.
102002	BI/O	E2.SFC DID NOT SKIP WITH FLAG CLEAR	Test the ability of the SFC instruction.
102003	BI/O	E3.STF DID NOT SET FLAG, OR SFC CAUSED SKIP WITH FLAG SET	Test the ability to set the teleprinter flag and test the SFC instruction.
102004	BI/O	E4.SFS DID NOT SKIP WITH FLAG SET	Test the SFS instruction.
102005	BI/O	E5.DID NOT INTERRUPT	Test the teleprinter interrupt capability.
102006	BI/O	E6.THE RETURN ADDRESS IS NOT CORRECT	Test the return address that was placed in the teleprinter trap cell.
102007	BI/O	H7.PRESS INTERNAL AND EXTERNAL PRE- SET, THEN PRESS RUN	
102010	BI/O	E1Ø.EXTERNAL PRESET DID NOT SET THE FLAG	The test failed.
102011	BI/O	H11.END BI/O.	Select program options and press RUN.
102012	MPIO	E12.A AND B REGISTER TEST FAILED WHEN INSTRUCTION ****** WAS EXECUTED AT MEMORY LOCATION ********* FENCE REGISTER WAS SET TO ***********************************	Test if MP allows use of the A- and B Registers.

Table MP-2 (cont.)
Diagnostic Messages

MEMORY DATA	ROUTINE	MESSAGE	COMMENTS
(No halt)	MPIO	H13.PRESS HALT, THEN PRESS INTERNAL PRE- SET, THEN PRESS RUN IN LESS THAN 15 SECONDS	Test the ability for PRESET.
102014	MPIO	E14.INTERNAL PRESET DID NOT TURN OFF MEMORY PROTECT.	Test failed.
102016	MPIO	E16.ERROR: PHASE ONE OF INSTRUCTION FOLLOW-ING A JSB,I MP VIO-LATION WAS EXECUTED.	Test failed.
102017	MPIO	E17.NO MEMORY PROTECT INTERRUPT OCCURED DURING THE INDIRECT JUMP INTERRUPT GATE TEST	Proceed with test and consult schematic.
102020	MPIO	E2Ø.INDIRECT ADDRES- SING THROUGH PRO- TECTED AREA FAILED.	Test failed.
102021	MPIO	E21.I/O TRAP CELL INSTRUCTION ERROR	Test failed.
102022	MPIO	E22.NON I/O TRAP CELL INSTRUCTION ERROR	Test failed.
102024	MPIO	H24.END MPIO	Select program options and press RUN.
102025	CIJI	E25.NO INTERRUPT AFTER SECOND LEVEL OF JMP INDIRECT CHAIN	Test failed.
102026	CIJI	E26.INCORRECT RE- TURN ADDRESS FOR CHAINED INDIRECT JMP INTERRUPTS.	Test failed.

Table MP-2 (cont.)
Diagnostic Messages

MEMORY DATA	ROUTINE	MESSAGE	COMMENTS
102027	CIJI	E27.NO INTERRUPT AFTER THIRD LEVEL OF JSB INDIRECT CHAIN	Test failed.
102030	CIJI	E3Ø.INCORRECT RE- TURN ADDRESS FOR CHAINED INDIRECT JSB INTERRUPTS.	Test failed.
102031	CIJI	H31.END CIJI	Select program options and press RUN.
102032	FR	E32.ILLEGAL INTER- RUPT. FENCE REG- ISTER IS *******, VIOLATION REGIS- TER IS ****** AND INSTRUCTION IS *******	Allow many printouts of this message.
102033	FR	E33.NO INTERRUPT. FENCE REGISTER IS	Failure occurred in FR test. Repeat test.
102034	FR	E34.VIOLATION REG- ISTER INCORRECT. IS ***** AND SHOULD BE ******	Failure occurred in FR test. Repeat test.
102037	FR	H37.END FR	Select programs options and press RUN.
102040	NVI	E4Ø.INTERRUPT OCCUR- RED WHILE EXECUTING LEGAL INSTRUCTION xxxxxx. FENCE REG- ISTER IS xxxxxx AND VIOLATION REGISTER IS xxxxxx	Test failed.
102047	NVI	H47.END NVI.	Select program options and press RUN.

Table MP-2 (cont.)
Diagnostic Messages

MEMORY DATA	ROUTINE	MESSAGE	COMMENTS
102050	VI	E5Ø.NO MEMORY PRO- TECT INTERRUPT AFTER EXECUTING INSTRUCTION ******* AT LOCATION ******** AND FENCE AT **********	Test failed.
102051	VI	E51.NO MEMORY PRO- TECT INTERRUPT AFTER EXECUTING EAU INSTRUCTION ****** AT LOCATION ****** AND FENCE AT ******	Test failed.
102053	VI	H53.END VI	Select programs options and press RUN.
102060	MPIO	E6Ø.NO INTERRUPT OCCUR- RED WHEN MEMORY PRO- TECT WAS VIOLATED	
102061	MPIO	E61.PROTECTED MEMORY WAS VIOLATED AND THE MEMORY PROTECT INTER-RUPT OCCURRED AT THE SAME TIME.	
102062	MPIO	E62.NO MEMORY PROTECT INTERRUPT. STC OR OTA INSTRUCTIONS MAY HAVE FAILED OR MP OPTION MAY NOT BE INSTALLED	
102063	MPIO	E63.MEMORY PROTECT INTERRUPT LOCATION DOES NOT AGREE WITH VIOLATION REGISTER. LIA INSTRUCTION MAY HAVE FAILED.	
102064	MP	E64.MEMORY PROTECT LOCATION DOES NOT AGREE WITH VIOLATION REGISTER. LIB IN- STRUCTION MAY HAVE FAILED	

Table MP-2 (cont.)
Diagnostic Messages

MEMORY DATA	ROUTINE	MESSAGE	COMMENTS
102065	MPIO	E65.NO MEMORY PROTECT INTERRUPT. STC OR OTB INSTRUCTIONS MAY HAVE FAILED	
102070	INITIALIZATION	E7Ø.PLEASE DISABLE THE LOADER	Failure in Initialization Program. Corrective action.
102071	VI	E71.RESET DOUBLE STORE FAILED	
102077	END	H77.MEMORY PROTECT DIAGNOSTIC HAS BEEN COMPLETED	End of test. Press RUN to recycle the diagnostic.
1060 <i>xx</i>	any	(none)	Trap cell interrupt. M= memory address when interrupted, xx=the trap cell location.
107000	any	(none)	Press RUN for error print-out.

# **HP 2100 EXTENDED ARITHMETIC UNIT TEST**

HP Product No. HP 24214



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
02100-90007

## **HP 2100 EXTENDED ARITHMETIC UNIT TEST**

The program tests the 2100 EAU instruction set (i.e., DLD, DST, MPY, DIV, etc.) by running non-EAU subroutines and EAU instructions with the same arguments and comparing the actual results with the expected results.

## HARDWARE CONFIGURATION

This program runs on an HP 2100 computer with a minimum of 4K of core. A teleprinter can optionally be included to report diagnostic messages during execution of the program; 4K of core is required if a teletype is used.

## FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

Since the actual EAU results are compared with the expected results obtained by running the non-EAU routines, the diagnostic should be executed only after the following diagnostics have been successfully executed:

■ 2100 Memory Reference Instruction Test

■ 2100 Shift-Rotate Instruction Test

2100 TTY Test (if a teleprinter is used)

If a teleprinter is used, the SIO teleprinter driver is loaded and configured first. Then the diagnostic program is loaded and optionally configured by setting the switch register as shown in Table EAU-1. The configuration process loads the hardware switch register bit settings into an internal switch register, which is read by the diagnostic during execution (if hardware switch register bit 0 is set OFF).

To modify the program options during execution, set the switch register bit 0 ON and set the other program option bits according to Table EAU-1. With switch register bit 0 set ON, the diagnostic ignores the internal switch register and reads the hardware switch register to determine program control. The program can be reconfigured at any time by starting the program at location 111<sub>8</sub>\*, setting the switch register program option bits and pressing RUN. (See Operating Instructions, step h.)

To avoid reconfiguring the driver and diagnostic before subsequent uses, load the SIO System Dump program and use it to punch a paper tape copy of the configured driver and diagnostic.

To start a run of the diagnostic after configuration is complete or after a configured tape has been loaded, set the computer to the starting address, select program options by setting the switch register as listed in Table EAU-1 and press RUN.

If an error is detected, the program prints a message on the teleprinter and/or halts with a MEMORY DATA error code displayed, depending upon the switch register settings. (See Diagnostic Messages.)

If a trap cell halt occurs, the computer displays 1060xx (xx = the trap cell location). The cause of the halt must be determined by the user; after the error is corrected, the user restarts the program from location  $100_8$ .

## LIMITATIONS

This diagnostic is a unit diagnostic. No system interaction with Direct Memory Access (DMA), Memory Protect, or Memory Parity is checked. However, the DST instruction is tested in the 2100 Memory Protect Test.

<sup>\*</sup>The program can be configured starting at 2 only after loading and before the SIO System Dump is loaded or the program is run for the first time.

## PROGRAM ORGANIZATION

This diagnostic consists of ten sections; each tests one of the ten EAU instructions:

Test <u>Numbe</u> r	(octal)	Name	
1		DLD	(Double Load)
2		DST	(Double Store)
3		MPY	(Multiply)
4		DIV	(Divide)
5		ASR	(Arithmetic Long Shift Right)
6		ASL	(Arithmetic Long Shift Left)
7		LSR	(Logical Long Shift Right)
10		LSL	(Logical Long Shift Left)
11		RRR	(Rotate A and B Right)
12		RRL	(Rotate A and B Left)

The diagnostic executes the ten sections in sequence. One pass through the diagnostic is defined as 1500 loops through the ten sections. A loop is defined as execution of all ten sections with a new argument generated for each section (program option bit 6 set OFF for all ten instructions). If program option bit 6 is set ON at any time before or during any execution of the ten sections, the loop is not counted toward the 1500 which constitute a pass.

## MEMORY ALLOCATION

The arguments generated before each instruction test (as long as program option bit 6 is set OFF) are located in specific areas of core. (See Figure EAU-1.)

Before each EAU instruction test (except DLD) the A- and B-Registers are loaded with the contents of RNA and RNB respectively. For DLD, RNA and RNB are expected to be in the A- and B-Registers after the instruction is executed.

Bit 0 of the contents of RNE and RNO are set into the E and OV Register, respectively, before each EAU instruction. RNM holds the multiplier for the MPY instruction and the divisor for the DIV instruction.

The expected and actual results of each instruction test are also stored in memory in fixed locations. Figure EAU-1 shows where they are stored.

To check an instruction using specific arguments (supplied by the user), the argument storage locations can be set manually through the front panel. Once the arguments have been loaded into core, the diagnostic is run with program option bit 6 set ON. For shift/rotate tests, the shift value is set in SHFT (memory location  $117_{\rm g}$ ).

```
112 RNA A-Register contents
113 RNB
         B-Register contents
114
    RNE E-Register contents
                                                       working argu-
                                                       ments before
115
    RNM Multiplier/divisor
                                                       instruction
    RNO OV-Register contents
116
                                                       is executed
117
    SHFT shift count for shift/rotate instruction
120 · IL#
          # indirect addressing levels (0 = direct)
          expected A-Register result
121
    EA
                                          or expected double
122
    EB
          expected B-Register result
                                         store result
123
    EE
          expected E-Register result
124
    EO
          expected O-Register result
125
    AA
          actual A-Register result
126
    ΑB
          actual B-Register result
          actual E-Register
127
    AE.
130
    A0
          actual O-Register result
131
     SA
          actual double store results
132
     SB
```

Figure EAU-1. Fixed Core Locations For Arguments And Results

The E-Register (loaded with bit 0 of RNE before the EAU instruction is executed) is not expected to change after execution of the EAU instruction and an error condition occurs if it does not remain intact.

The OV-Register (overflow) is loaded with bit 0 of RNO before execution. The OV-Register is tested after instruction execution in the same way as the E-Register, with the expected results shown in Figure EAU-2.

```
DST
DLD
RRR
        should not change
RRL
LSR
LSL
ASR
        should always be 0
MPY
DIV
        Should be 0 unless a divide error occurred, then it should
        be 1
        should be 0 unless a significant bit was shifted out, then
ASL
        it should be 1.
```

Figure EAU-2. OV-Register Expected Results

## DIAGNOSTIC MESSAGES

Two kinds of messages, general and error, are typed on the system teleprinter. The general messages are typed only if program option bits 1 and 10 are set OFF. The general messages are:

Message	Description
EAU DIAGNOSTIC	An introductory message printed only at the beginning of the diagnostic.
EOT x	This message is printed before an "end-of-test" halt (program option bit 15 set ON). $x$ is the octal test number.
END OF PASS x	The "end-of-pass" message is printed at the end of a diagnostic cycle where x is the decimal pass count.

Error messages are printed if the hardware includes a teleprinter and only if both program option bits 1 and 11 are set OFF. All error messages are prefixed with "E-x," where x is the octal number of the test where the error occurred. The prefix is followed by the mnemonic instruction name. If the instruction test is in the shift/rotate group, the octal shift count follows; if the instruction was not shift/rotate, the indirect addressing counter, IL = x, is indicated, where x is the number of indirect addressing levels.

If the register or core results fail to match the expected results, the actual contents and the expected contents are printed. Only registers that failed are printed; all others are assumed correct. For all instruction tests except DLD and DST, the original contents before execution of the B-and A-Registers are listed as part of the error message, whether the registers failed during execution or not. The E- and OV-Registers are never listed unless they failed.

## For Example:

E-1 DLD IL=4 B,A = 052352 122516 SB 052352 066421 E=0 SB 1 OV=1 SB 0

Error in test 1. The instruction was DLD (indirect). The indirect addressing level was 4. The EAU hardware instruction returned B- and A-register values of 052352 122516 while B- and A-register values of 052352 066421 were expected. EAU instruction execution also returned E- register and OV-register equal to 0 and 1, respectively; the expected values were 1 and 0 respectively.

E-11 RRR 20 B,A WAS 000007 000003 B,A = 000003 000006 SB 000003 000007

Error in test 11. The instruction was RRR 20. The original B- and A-register arguments before execution of the EAU instruction were 000007 000003. The EAU hardware instruction returned B- and A-register values of 000003 000006, the expected values were 000003 000007. The expected E and OV-register values matched the actual E- and OV-register values, so they are not shown in the error message.

E-5 ASR 20 B,A WAS 154056 166602 OV=0 SB 1

Error in test 5. The instruction was ASR 20. The original arguments before execution were 154056 166602. The actual OV-register result was 0, but should be 1.

The abbreviations used in the above messages are:

Abbreviation	Meaning
A	A-Register
В	B-Register
Е	If at beginning, signifies error message; otherwise, E-Register.
OV	OV-Register (overflow indicator)
M	Core memory
SB	Should be
IL	Indirect addressing level

The B-Register contents is always listed before the A-Register contents.

Memory, B- and A-Register contents are listed as six octal digits. The octal shift field is two digits.

## **COMPUTER HALTS**

If bit 14 is set OFF, the computer halts when an error occurs with the actual register results loaded into the A,B,E and OV-Registers. (For a DST instruction, A,B contain the results actually double stored.) After an error halt, check the memory locations listed in Figure EAU-1 to find the working arguments and the expected results. In this way, instruction results can be checked without a teleprinter.

Other halts and their causes are listed below in Figure EAU-3.

Memory Data	Meaning
1020xx	Error halts (xx = test #)
102076	End of test halt. A- and B-registers contain test #.
102077	End of pass halt
1060xx	Unexpected trap cell halt $(xx = select code)$
107000	Start of configuration halt
107077	End of configuration halt

Figure EAU 3. Computer Halts

Table EAU-1

			Prog	ram	Optio	ons-	-Swi	tch F	Regis	ter	Sett	ings	; <del>-</del>		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit									ctic					1	1
0		se	Set ON to use the external hardware switch register settings. Set OFF to use the internal switch register settings.												
1			Set ON to indicate that no teleprinter is available. Set OFF to indicate that a teleprinter is being used.												
2-5	;	Sp	ares												
6		ni ne	ng o	f ea	supp ch i nts	nstr	ucti	on te	est.	Set	OF	F to	gen	erat	e
7		of	the	ins	supp truc ddre	tion	tes	ts.	Set	OFF	to	exec	ute	the	
8					repe s se			urrei	nt t∈	est w	ith	new	arg	umen	ts
9		Se	et ON	to	brea	k ou	t of	any	test	whi	ch :	find	s an	err	or.
10		Se	et ON	to	supp	ress	non	-erro	or me	essag	es.				
11		Se	et ON	to	supp	ress	err	or me	essag	ges.					
12					halt .TA =				at t	he e	end o	of a	pas	S.	
13					repe each			urrei	nt te	est w	ith	the	same	e	
14			et ON 1 err		supp	ress	hal	ting	the	prog	ram	upo	n fi	ndin	g
15		(N	1EMOR	Y DA	halt TA = e oc	102	076	and	A- a	ind E				t.	

## OPERATING INSTRUCTIONS

- a. If a configured version of the diagnostic tape is available, skip directly to step h.
- b. Use the Basic Binary Loader to load the SIO teleprinter driver (if a teleprinter is available) and configure that driver. Then use the Basic Binary Loader to load the diagnostic.
- c. Set a starting address of 2<sub>8</sub>.
- d. Press RUN. The computer halts with  $107000_{\rm g}$  displayed.
- e. Set the switch register for the desired program options according to Table EAU-1.
- f. Press RUN. The computer halts with 107077<sub>8</sub>. The internal switch register now contains the desired options.
- g. If desired, use the SIO System Dump program to punch a copy of the configured diagnostic. If not, skip to step i.
- h. Use the Basic Binary Loader to load the configured diagnostic tape.
- i. Set a starting address of 100<sub>8</sub>.
- j. If program options other than those set in the internal switch register are to be used, set switch register bit 0 ON, then select the desired program options by setting the switch register bits according to Table EAU-1.
- k. Press INTERNAL PRESET, EXTERNAL PRESET and RUN.
  - 1. If program option bits 1 and 10 are both set OFF, the diagnostic types a preamble message and starts the first test.
  - 2. To access a specific test, set program option bit 15 ON. The program halts at the end of each test with 102076<sub>8</sub> displayed in the DISPLAY REGISTER. The octal test number is in both the A- and B-registers. Press RUN to continue the next test. If necessary, set program option bits 11 and 14 ON to suppress error halts and error messages until the desired test is reached. When the test is reached, set program option bit 15 OFF, and set program option bit 8 ON. The test is looped with new arguments each time.

- 3. Normally, the program should be run with all program option bits set OFF. If an error is found, the program prints a message. If no error is found, the program cycles once every 41 sec. (approximately). If errors do occur, set the program option bits according to Table EAU-1.
- 1. To reconfigure the internal switch register, set starting address of  $111_8$  and perform steps d through g.

# APPENDIX A DIAGNOSTIC CONTROL

The following is a description of diagnostic control within the DLD, DST and ASR tests. Control for the MPY and DIV tests is similar to the DLD test. The ASR test is representative of all shift/rotate instruction tests.

#### DLD Test

DLD tests the "double load" instruction as follows:

- a. If program option bit 6 is set OFF, the program generates new arguments. If program option bit 6 is set ON, then previously generated arguments are used.
- b. The indirect addressing level counter is cleared.
- c. The expected results (obtained by the non-EAU routine) are computed for later comparison.
- d. The actual EAU instruction is modified to reflect the level of indirect addressing (level 0 is direct).
- e. The E- and OV-Registers are loaded with bit 0 of generated arguments RNE and RNO respectively.
- f. The A- and B-Registers are cleared.
- g. The DLD EAU instruction is executed and the expected results compared with the actual results.
- h. If no errors exist, the program continues with step i; if an error is found, DLD test performs the following:
  - 1. If program option bit 1 is set OFF (indicating that a teleprinter is available) and if program option bit 11 is set OFF (indicating that error messages are to be printed), then an error message is printed on the teleprinter. If either program option bit 1 or 11 is set ON, the error message is bypassed.

- 2. If the program option bit 14 is set ON, the program jumps to step 3. If program option bit 14 is set OFF, then the program halts. Press RUN to continue the program.
- 3. If program option bit 9 is set ON, the program jumps to step k. Otherwise, the program continues below.
- If program option bit 13 is set ON, the program loops back to step e.
   Otherwise, it continues below.
- j. If program option bit 7 is set ON, the indirect addressing tests are skipped. If program option bit 7 is set OFF, then the program increments the indirect addressing level counter. If the counter value is less than 5, the program loops back to step d. If the counter is equal to 5, then the program continues below.
- k. If bit 15 is set OFF the program jumps to step 1 below; otherwise, the following occurs:
  - 1. If option bits 1 and 10 are set OFF, the "EOT 1" message is printed. If either program option bit 1 or 10 is set ON, the message is bypassed.
  - 2. The program halts with  $102076_8$  in MEMORY DATA. The A- and B-Registers contain the test number (1). Press RUN to continue.
- 1. If program option bit 8 is set OFF, the program continues on to the next EAU instruction test. If program option bit 8 is set ON, the program loops back to step a.

## DST Test

DST tests the "double store" instruction as follows:

- a. If program option bit 6 is set OFF, new arguments are generated. If program option bit 6 is set ON, then previously generated arguments are used.
- b. The indirect addressing level counter is cleared.

- c. The EAU instruction is modified to reflect the level of indirect addressing (level 0 is direct).
- d. The expected results (obtained by the non-EAU routine) are computed and stored.
- e. The DST EAU instruction is executed and the expected results compared with the actual results.
- f. If no errors exist, the program jumps to step g. If errors are found, DST performs the following:
  - 1. If program option bits 1 and 11 are both set OFF, an error message is printed. If either bit 1 or 11 is set ON, the message is suppressed.
  - 2. If program option bit 14 is set OFF, the computer halts with 102002<sub>8</sub> in MEMORY DATA. The program continues when the operator presses RUN. If program option bit 14 is set ON, the program does not halt.
  - 3. If program option bit 9 is set ON, the program jumps to step i. If program option bit 9 is set OFF, then the program continues below.
- g. If program option bit 13 is set ON, then the program repeats the test using the same arguments (loops to step d). If program option bit 13 is set OFF, the program continues below.
- h. If program option bit 7 is set ON, the indirect addressing tests are skipped. If program option bit 7 is set OFF, the indirect addressing level counter is incremented. If the counter value is less than 5, the program loops back to step c.
- i. If program option bit 15 is set OFF, then the program jumps to step j; otherwise, the following occurs:
  - 1. If program option bits 1 and 10 are both set OFF, then "EOT 2" message is printed. If either program option bit 1 or 10 is set ON, the message is bypassed.
  - 2. The program halts with  $102076_8$  in MEMORY DATA. The A- and B-Registers contain the test number (2). Press RUN to continue.

j. If program option bit 8 is set OFF, the program continues on to the next instruction test. If program option bit 8 is set ON, the program loops back to step a.

## ASR Test

ASR tests the "arithmetic long shift right" instruction as follows:

- a. If program option bit 6 is set OFF, new arguments are generated.

  If program option bit 6 is set ON, then previously generated arguments are used.
- b. The shift counter is cleared if switch 6 was OFF.
- c. The non-EAU subroutine is executed to obtain the expected results.
- d. The actual EAU instruction is modified to reflect the shift level.
- e. The registers are initialized.
- f. The EAU instruction is executed and the expected results compared with the actual results.
- g. If no errors exist, the program jumps to step h.
  If an error is found, ASR performs the following:
  - 1. If program option bits 1 and 11 are both set OFF, then an error message is printed on the teleprinter. If either program option bit 1 or 11 is set ON, the message is bypassed.
  - 2. If program option bit 14 is set ON, the program jumps to step 3. If program option bit 14 is set OFF, the program halts with  $102005_8$  in MEMORY DATA.
    - The program continues when the operator presses RUN.
  - 3. If program option bit 9 is set ON, the program jumps to step j. Otherwise, it continues below.

- h. If program option bit 13 is set ON, the program loops back to step d. Otherwise, it continues below.
- i. If program option bit 6 was ON at the beginning of the instruction test, the program skips to step j. Otherwise, the program increments the shift counter and checks to see if the counter value is equal to 20. If it is less than 20, the program loops back to step c. Otherwise, it continues below.
- j. If program option bit 15 is set OFF, the program skips to step k; otherwise, the following occurs:
  - 1. If program option bits 1 and 10 are OFF, the "EOT 5" message is printed. Otherwise, the message is bypassed.
  - 2. The program halts with  $102076_8$  in MEMORY DATA. The A- and B-Registers contain the test number (5). Press RUN to continue.
- k. If program option bit 8 is set OFF, the program continues on to the next test. If program option bit 8 is set ON, the program loops back to step a.

# HP 2100 LOW MEMORY ADDRESS TEST AND HP 2100 HIGH MEMORY ADDRESS TEST

HP Product No. HP 24211 and HP Product No. HP 24212



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
02100-90008

## **HP 2100 MEMORY ADDRESS TESTS**

These two diagnostic programs, the HP 2100 Low Memory Address Test and the HP 2100 High Memory Address Test, check the memory address register of an HP 2100 computer and any user-specified area of core. The Low-Test occupies lower memory to test upper memory addresses, while the High-Test occupies upper memory to test lower memory addresses.

#### HARDWARE CONFIGURATION

These diagnostic programs are run on an HP 2100 computer only. A punched tape reader is the only peripheral device used, when possible, to load the selected program into core. Errors are reported by displays in the computer front panel registers.

When either program is run, the P.E. switch (S2) on the I/O buffer board should be set to HALT.

## FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

Either the Low- or the High- Memory Address Test may be run first, followed by the other. The Basic Binary Loader (if useable) places each program into core at the desired time; otherwise, either program may be loaded through the front panel.

When the Low-Test is used, operation is started at location  $0100_8$  to test any user-specified area in the range of addresses  $0144_8$  through the upper limit of memory. (The program resides in locations  $0100_8$  through  $0143_8$ .)

When the High-Test is used, operation is started at location  $3600_8$  to test any user-specified area below address  $3600_8$  (except address 0 and 1) or above  $3643_8$ . (The program resides in locations  $3600_8$  through  $3643_8$ .)

After the desired Memory Address Test has been loaded, the user specifies the first then the last address to be tested.

NOTE: Neither Memory Address Test program checks the limits of the first and last addresses specified. The user should take care to avoid destruction of the program or the Basic Binary Loader.

The program then runs continuously until an error is detected or the user changes control either to terminate the program or to change the area to be tested. The EXTEND button light changes state every 20 program cycles to show that the program is looping successfully.

To test each address in the area specified, the program begins by writing the address number into each location throughout the test area. Then it returns to the first address to start a continuous loop in which each address is tested by reading the content and checking for a difference between the address and the content. The loop runs through the last address then returns to the first address.

If a difference is detected, the program halts with MEMORY DATA 102077<sub>8</sub> in the computer DISPLAY REGISTER, the current address in the A-Register (press A to display) and the content of that address in the B-Register (press B to display). To resume the program, the user presses RUN again.

#### OPERATING INSTRUCTIONS

- a. Set the P.E. switch (S2) on the I/O buffer board to HALT.
- b. Use the Basic Binary Loader (BBL) to load the desired Memory Address Test. Or, if the BBL is not useable, load the program manually through the front panel\* from the listing on page MAT-4 or MAT-5.
- c. If the Low Memory Address Test was just loaded, set the starting address  $100_8$ ; otherwise, set the starting address  $3600_8$ .

<sup>\*</sup>The required steps are described in the SOFTWARE OPERATING PROCEDURES manual.

- d. Press INTERNAL and EXTERNAL PRESET then press RUN. The program halts with MEMORY DATA  $102000_8$  displayed.
- e. Press S, set the DISPLAY REGISTER to the first address to be tested, then press RUN. The program halts with MEMORY DATA  $102001_8$  displayed.
- f. Press S, set the DISPLAY REGISTER to the last address to be tested, then press RUN. The program runs until a difference is detected or the user changes control.
- g. The user may change control of the program either to terminate execution (press HALT) or to change the first and last addresses to be tested (set switch register\* bit 15 on). If bit 15 is set on, the program halts with MEMORY DATA  $102000_8$  displayed. Now perform steps e through g again.
- h. When this program is terminated, set the P.E. switch (S2) on the I/O buffer board to the desired position.

<sup>\*</sup>While a program is running, the HP 2100 computer S button is lit to indicate the switch register is controlled through the DISPLAY REGISTER. Thus, to set a switch register bit press that bit in the DISPLAY REGISTER.

#### PAGE 0002 #01 2100 LOW MEMORY APDRESS TEST

```
0001
                      ASMB, A, B, L, T, C
0003
      99199
                            ORG 100B
0004
      99199 992599
                     REGIN CLA, CLF
                                           RESET F REGISTER INDICATOR
0005
      00101 070142
                            STA CNT
0006
      00102 102000
                            HLT A
                                           HALT TO GET STARTING ADDRESS
9897
      99193 192591
                                           TNPUT AND
                            LIA 1
      99194 979149
0008
                            STA FWA
                                             SAVE STARTING ADDRESS
                                           HALT TO GET ENDING ADDRESS
0009
      00105 102001
                            HLT 1
                                           TNPUT AND
0010
      00106 106501
                            LIB 1
                                             SAVE ENDING ADDRESS
0011
      99197 974141
                            STB LWA
0012
      00110 060140
                     WRITE LDA FWA
      99111 179999
                                           IN EACH LOCATION IN THE RANGE.
0013
                     WRIT1 STA A.I
                            CPA I WA
0014
      00112 950141
                                             STORF IT'S ADDRESS
0015
      99113 P24116
                            JMP READ
0016
      00114 002004
                            TNA
      99115 924111
0017
                            JMP WRIT1
      00116 060140
                     READ
                            IDA FWA
                                           FROM EACH CORE LOCATION IN THE
0018
                                             RANGE, READ IT'S CONTENTS &
0019
      MM117 164MMM
                     READI IDB A.T
      20120 050001
0020
                            CPA R
                                                CHECK THAT IT IS THE SAME AS
      100500 15100
0021
                            RSS
                                                  TT'S ADDRESS
      30122 192077
                            HLT 77R
                                           ERROR: A=ADDRESS, B=BAD CONTENTS
0022
0023
      00123 050141
                            CPA IWA
0024
      30124 024127
                            JMP FNSH
0025
      00125 002004
                            TNA
0026
      MM126 M24117
                            JMP READ1
9927
      00127 060142
                     FNSH
                            I DA CNT
                                           STEP CHINTER
ØØ28
      00130 002004
                            TNA
0029
      00131 050143
                            CPA .20
                                             IF 24, RESET IT & CHANGE F
0030
      99132 992699
                            CLA, CMF
0031
      MM133 M7M142
                            STA CHT
9932
      00134 102501
                            IIA 1
0033
      00135 002020
                                           CHECK SWITCH 15
                            SSA
                                             SET - GET NEW ADDRESSES
0034
      MM136 M241MM
                            JMP REGIN
0035
      99137 924119
                            JMP WRITE
                                             CLEAR - DO ANOTHER LOOP
0036*
                                           FIRST WORD ADDRESS
0037
      00140 000000
                            NOP
                     FWA
003A
      99141 999999
                            NOP
                                           LAST WORD ADDRESS
                     IWA
9939
      00142 000000
                            NOP
                                           COUNTER
                      CNT
                      .24
0040
      99143 999924
                            DEC 20
0041
      aagaa
                            FRII A
                                           A REGISTER
                      Δ
0042
      99991
                      R
                            EUI
                                           B REGISTER
0043
                            END
  NO ERRORS*
```

#### PAGE 0002 #01 2100 HIGH MEMORY ADDRESS TEST

NO ERRORS+

```
0001
                     ASMB, A, B, L, T, C
0003
      03640
                            ORG 3600B
9994
      93699 992599
                     REGIM CLA, CLE
                                           RESET F REGISTER INDICATOR
0005
      93691 973642
                            STA CNT
9996
      93692 192999
                                           HALT TO GET STARTING ADDRESS
                            HLT A
0007
      03603 102501
                                           INPUT AND
                            LTA 1
      M36M4 M7364M
8000
                            STA FWA
                                             SAVE STARTING ADDRESS
0009
      03605 102901
                                           HALT TO GET FNDING ADDRESS
                            HLT 1
                            IIR 1
0010
      03606 106501
                                           INPUT AND
      03607 077641
0011
                            STB I WA
                                             SAVE ENDING ADDRESS
0012
      M361M M6364M
                     WRITE LDA EWA
                     WRIT1 STA A, T
                                           IN EACH LOCATION IN THE RANGE.
0013
      93611 179999
      Ø3612 Ø53641
                                             STORF IT'S ADDRESS
0014
                            CPA I WA
0015
      Ø3613 Ø27616
                            JMP READ
0016
      M3614 M02MM4
                            TNA
      93615 027511
0017
                            JMP WRIT1
0018
      M3616 M63640
                            IDA FWA
                                           FROM EACH CORE LOCATION IN THE
                     READ
      03617 164000
0019
                     READI IDB A,T
                                             RANGE, READ IT'S CONTENTS &
                                                CHECK THAT IT IS THE SAME AS
9929
      03620 050001
                            CPA B
0021
      33621 MA2441
                            PSS
                                                  TT'S ADDRESS
      03622 102077
0022
                            HLT 778
                                           FRROR: A=ADDRESS, B=BAD CONTENTS
0023
      03623 053641
                            CPA I WA
      03624 027627
0024
                            JMP FNSH
0025
      93625 992994
                            TNA
      Ø3626 Ø27617
0026
                            JMP READ1
      93627 963642
0027
                     FNSH
                            IDA CNT
                                           STEP COUNTER
0028
      03630 002004
                            TNA
0029
      03631 053643
                                             IF 20. RESFT IT & CHANGE E
                            CPA .2M
003A
      Ø3632 ØØ260Ø
                            CLA, CME
      23633 273642
0031
                            STA CNT
0032
      93634 192591
                            LIA 1
      03635 002020
0033
                            SSA
                                           CHECK SWITCH 15
                                             SET - GET NEW ADDRESSES
0034
      03636 027600
                            JMP REGIN
0035
      93637 927619
                            JMP WRITE
                                             CLEAR - DO ANOTHER LOOP
0036*
                                           FIRST WORD ADDRESS
0037
      03640 000000
                            NOP
                     FWA
                     IWA
0038
      93641 999999
                            NOP
                                           LAST WORD ADDRESS
0039
      03642 000000
                            NOP
                     CNT
                                           COUNTER
                     .50
9949
      03643 000024
                            DEC 20
      AAAAA
                                           A REGISTER
0041
                     Δ
                            FQU A
0042
      adad1
                     B
                            EQU 1
                                           A REGISTER
0043
                            END
```

# HP 2100 SHIFT-ROTATE INSTRUCTION TEST

HP Product No. HP 24210



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 02100-90017

# HP 2100 SHIFT-ROTATE INSTRUCTION TEST

This diagnostic program checks all the code combinations of the Shift-Rotate Instruction Group as defined in the Consolidated Coding Table. The secondary objective is checking instructions and conditions affecting the overflow register. Also included as a special case is a check of eight individual rotate instruction codes involving the E-register. These instructions are tested individually and not as part of any combination. The D/E (Disable/Enable) fields of these instructions are set to zero. (See Figure SFT-4, Consolidated Coding Table.)

# HARDWARE CONFIGURATION

The program runs on any core size HP 2100 computer and does not use a teleprinter.

# FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

This program should be run only after the Memory-Reference Instruction Test and the Alter-Skip Instruction Test as instructions in these groups are used to test the shift-rotate group. The program uses no shift-rotate instructions except for those being tested.

To run the program the user loads the program with the Basic Binary Loader, sets the Starting Address  $100_8$  and presses RUN. The program now tests all shift-rotate instructions, checking each valid instruction 14 times. First, seven different data patterns are checked in either the A- or B-register depending on the instruction, with the E-register clear, then the seven different data patterns are checked in either the A- or B-register depending on the instruction, with the E-register set.

After execution of each shift rotate instruction, the program checks the contents of the A- or B-register and the E-register and checks that the instruction did or did not skip as expected.

A detected failure results in a halt and an information display. MEMORY DATA contains the coded halt  $10200x_{g}$ . x is an octal digit with bit meanings as follows:

bit 0 = 1, A- or B-register error.

bit 1 = 1,E-register error.

bit 2 = 1, Instruction skipped or did not skip as expected.

The information should also be displayed after the error halt:

A-register--Actual A- or B-register result.

B-register--Expected A- or B-register result.

E-register--Actual E-register result.

After RUN is pressed, another halt occurs and this information should be displayed:

MEMORY DATA--Second display halt  $(102000_8)$  identification.

A-register--Octal code of failing shift-rotate instruction; bit 11 of the instruction identifies the register 0=A-register, 1=B-register.

B-register--Original data pattern in the A- or B-register.

E-register--Original contents of the E-register.

Following the second display halt, the program continues if switch register bit 0 is clear. If switch register bit 0 is set, the original values are restored in the E- and A- or B-registers, and another halt (102076<sub>8</sub>) occurs. The next instruction executed is the failing instruction. The result can be observed by single stepping.

The program now executes overflow register tests, a string of individual tests. Errors here result in a unique coded error halt. (See Table SFT-2). No provisions are available for repeating overflow register tests.

After all instructions have been tested, the program normally loops continuously until an error is detected. If switch register bit 15 is set, the computer halts with  $102077_8$  displayed in MEMORY DATA and a 32 bit pass count contained in the A- and B-registers, with the most significant bits in the B-register.

# Unexpected Changes In The A- Or B-Registers

If a change occurs in the B-register after executing a skip-rotate instruction involving the A-register or vice versa, the computer halts with  $103000_8$  displayed in MEMORY DATA if the A-register changed unexpectedly, or with  $103001_8$  displayed in MEMORY DATA if the B-register changed unexpectedly. The unexpected change is left in the register, and the other register contains the octal code of the shift-rotate instruction. Normally when the operator presses RUN, the program bypasses the other results usually checked. If switch register bit 0 is set, the computer halts with  $102076_8$  displayed in MEMORY DATA. The failing instruction is the next instruction executed. The results can be observed by single stepping.

A fixed non-symmetrical data pattern of  $043210_8$  is placed in the register (A- or B-) not expected to change before each skip-rotate instruction is executed.

# OPERATING INSTRUCTIONS

- a. Load the HP 2100 Shift-Rotate Instruction Test with the Basic Binary Loader.
- b. Set Starting Address  $100_8$ .
- c. Press RUN.

The program executes according to the switch register options selected.

Table 1
Switch Register Options

	owiten register options
Bit if Set	Meaning
0	Repeat a failing shift-rotate but halt 102076 <sub>8</sub>
	before its execution. (Does not apply to the
	overflow register tests.)
. 15	Halt 102077 <sub>8</sub> at the end of pass (diagnostic cycle). A pass count is contained in the B- and
	A-registers (most significant bits in B-register),

Table SFT-2

# —— Summary of Program Halts —

MEMORY DATA	Comments
10200X	Shift Rotate Instruction error halt.
102000	Display halt following error halt.
102076	Halt before repeating failing Shift-Rotate instruction.
102077	End of pass halt (A- and B-registers contain the number of passes completed after the halt).
102040	CLO-SOC combination failed.
102041	CLO-SOS combination failed.
102042	STO-SOS combination failed.
102043	STO-SOC combination failed.
102044	STO-SOS,C combination failed.
102045	SOS,C did not clear OV.
102050	A was 077777 and INA did not set OV.
102051	A was 177777 and INA set OV.
102052	Sum of 077777 & 077777 in A did not set OV.
102053	Sum of 100000 & 100000 in A did not set OV.
102054	Sum of 077777 & 100000 in A set OV.
102055	Sum of 177777 & 177777 in A set OV.
102056	Sum of 000000 & 000000 in A set OV.
102060	B was 077777 and INB did not set OV.
102061	B was 177777 and INB set OV.
102062	Sum of 077777 $\S$ 077777 in B did not set OV.
102063	Sum of 100000 $\mbox{\ensuremath{\mbox{\ensuremath{\$}}}}$ 100000 in B did not set OV.
102064	Sum of 077777 & 100000 in B set OV.
102065	Sum of 177777 & 177777 in B set OV.
102066	Sum of 000000 & 000000 in B set OV.
103000	Unexpected change in A-register.
103001	Unexpected change in B-register.

Figure SFT-1 Consolidated Coding Table

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				MEI	MORY I	REFER	ENCE	INSTR							
D/I D/I D/I D/I D/I D/I D/I D/I D/I D/I	AND XOR IOR JSB JMP ISZ AD* CP* LD* ST*	0 0 0 0 0 1 1	01 10 11 01 10 11 00 01 10	0 0 1 1 1 A/B A/B A/B A/B	Z/C Z/C Z/C Z/C Z/C Z/C Z/C Z/C Z/C				— Me	emory A	Addres	s			•
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Γ-ROT <i>A</i>							J. com			
0	SRG	Ō	00	A/B A/B A/B A/B A/B A/B A/B NOP	0 0 0 0 0 0 0 0	D/E D/E D/E D/E D/E D/E D/E D/E	*LS *RS R*L R*R *LR ER* EL* *LF	00 01 01 10 11 11	00 01 10 11 00 01 10 11	†¦CLE	D/E D/E D/E D/E D/E D/E D/E D/E 000	‡ SL*	*LS *RS R*L R*R *LR ER* EL* *LF	00 00 01 01 10 11 11	01 10 11 00 01 10
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				ALT	ER-SK	IP GRO	OUP IN	STRUC	CTION	S			,		
0	ASG	0	00	A/B A/B A/B	1 1 1	CL* CM* CC*	01 10 11	CLE CME CCE	01 10 11	SEZ	SS*	SL*	IN*	SZ*	RSS
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ND INI	PUT/O	UTPUT	INST	RUCT	IONS					
1 1	MAC IOG		00	A/B A/B A/B A/B A/B 1	0 1 1 1 1 1 1 1 1 1 1 1 1	H/C 0 1 0 0 H/C H/C H/C H/C 1 H/C H/C	HLT STF CLF SFS MI* LI* OT* STC CLC STO CLO SOC SOS	00 00 00 10 11 11 11 00 00	00 01 01 10 11 10 00 01 11 11 01 01 110	•	000 000 000 000 000	Sęlect	Code	001 001 001 001	

Notes: 1) \* = A or B. Use with bit 11 as  $\emptyset$  (A-Register) or 1 (B-Register).

2) D/I, A/B, Z/C, D/E, H/C coded: 0/1.

3) †CLE: Only this bit is required.

4)  $\ddagger SL^*$ : Only this bit and bit 11 (A/B as applicable) are required.

# **HP 2100 MEMORY REFERENCE INSTRUCTION TEST**

HP Product No. HP 24209



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics Diagnostic Program Procedure 02100-90018

# **HP 2100 MEMORY REFERENCE INSTRUCTION TEST**

The HP 2100 Memory Reference Instruction Test program confirms that all 14 memory reference instructions operate correctly. This program should be the first one run in an HP 2100 computer, followed by the HP 2100 Alter-Skip Instruction Test and the HP 2100 Shift-Rotate Instruction Test programs.

# HARDWARE CONFIGURATION

This program is run in any HP 2100 computer. No peripheral devices are used; errors and messages to the user are read from the program listing at the end of this text, according to the location at which a halt occurs.

#### PROGRAM ORGANIZATION

The program includes one pre-test routine and ten test modules.

The pre-test routine is a loop that confirms operation of four instructions and the switch register: LIA 1 (load the contents of the switch register into the A-register), HLT (halt), OTA 1 (output the contents of the A-register to the switch register), and JMP LPØ (jump back to the start of the routine).

After the pre-test routine, the main portion of the Memory Reference Instruction Test program is started. The ten test modules perform the following functions:

#### BASIC TESTS

Checks for proper operation of simple alter-skip instructions that are used later within this module and within other modules. After the simple alter-skip instructions, this module tests simple uses of each memory reference instruction.

#### MEMORY REFERENCES TO A & B

Checks operation of each memory reference instruction through the Aand B-registers.

#### E & OV REGISTER CHECKS

Checks the results in the extend and overflow registers after execution of ADA and ADB instructions.

#### INDIRECT ADDRESSING TESTS

Tests each memory reference instruction for one and two levels of indirect addressing.

#### INDIRECT ADDRESSING TO PAGE 1

Test each memory reference instruction for indirect addressing to page 1 from the base page (page 0).

NOTE: The base page (page 0) includes locations 0 through 1777  $_{\rm g}$ , and page 1 includes locations 2000  $_{\rm g}$  through 3777  $_{\rm g}$ .

#### INDIRECT ADDRESSING TO THE BASE PAGE (PAGE 0)

Tests each memory reference instruction for indirect addressing to the base page (page 0) from page 1.

#### REGISTER INTERACTION TESTS

Confirms that each memory reference instruction affects only the proper register(s). For example, an LDA instruction must not change the B, E, or OV (overflow) registers.

#### INDIRECT ADDRESSING VIA THE A & B REGISTERS

Tests each memory reference instruction for indirect addressing via the A- and B-registers.

#### ITERATIVE TESTS

Repeats each memory reference instruction in a loop 65K times to ensure it executes consistently. If an intermittent failure exists, this routine possibly will find it.

#### DATA PATTERN TESTS

Checks the load, store, and compare instructions throughout two pages (2K) of memory (less the last 100<sub>8</sub> locations). Then this routine checks the ADA, ADB, IOR, XOR, and AND instructions for execution with 10 pairs of arbitrary arguments.

Normally after each module has completed its tests, the program advances to the next module through an NOP (no operation) instruction. However, the user may consult the listing of this program (at the end of this text) and change any NOP instruction (through front panel access) to a HLT or a JMP instruction, if needed.

### ERROR ANALYSIS

If the program detects an error, it halts with 102000<sub>8</sub> displayed. To determine the error, press M to display the halt address, then consult the program listing, at the rear of this text.

In most cases, two steps are used to determine what specific failure occurred. First, read the comments in the program listing for that halt. Then use the INSTRUCTION STEP button to step through the program one-instruction-at-a-time from the instruction following the preceding halt. Carefully check the results of each instruction after each press of the INSTRUCTION STEP button. After the error has been analyzed, the program may be resumed by setting the next instruction address, pressing INTERNAL and EXTERNAL PRESET, then pressing RUN.

At the end of a complete cycle, the program tests bit 15 of the switch register. If that bit is set on, the program halts with 102077<sub>8</sub> displayed. If bit 15 is set off, the program restarts at the Basic Tests module.

A complete cycle of the program occurs in 30 to 40 seconds.

If the computer halts with 107077<sub>8</sub> in the DISPLAY REGISTER, the program has advanced to an unused location. (When the program is loaded, all unused locations are set to the special halt instruction 107077<sub>8</sub>.) Isolate the program module that caused the error by patching and by trial and error. For example, the NOP instruction at the end of a program module may be changed to an HLT or a JMP instruction.

NOTE: It may be necessary to reload the program first.

## OPERATING INSTRUCTIONS

a. Use the Basic Binary Loader to load the HP 2100 Memory Reference Instruction Test program.

NOTE: If the Basic Binary Loader does not appear to operate correctly, refer to the SOFTWARE OPERATING PROCEDURES manual.

- b. The pre-test routine (summarized in the Program Organization section of this text) can be used or skipped. To use it, skip to step f, otherwise proceed directly to step c.
- c. Start the main portion of the HP 2100 Memory Reference Instruction Test program:
  - 1. Set the starting address  $100_8$ .
  - 2. Clear the switch register.
  - 3. Press INTERNAL and EXTERNAL PRESET then press RUN.
- d. The program runs continuously until an error is detected or it is halted as described in step e.

- e. To halt the program at the end of a complete cycle (102077<sub>8</sub> is displayed), set switch register bit 15 on. (While the program is running the S button is lit, indicating that the switch register may be set through the DISPLAY REGISTER.) Or, to halt the program at any time, press HALT/CYCLE.
- f. To use the pre-test routine, consult the listing of the program at the rear of this text. The pre-test routine resides in memory locations 10<sub>8</sub> through 13<sub>8</sub>. Use the INSTRUCTION STEP button to step through this routine one-instruction-at-a-time. Carefully check the results of each instruction after each press of the INSTRUCTION STEP button. When finished, return to step c.

0001		ASMB, Aye, EyT
LPØ	999919	
START	000100	
X1	000453	
X2	000454	
X4	000503	
X5	000515	
RTN1	000522	
RTN2	000526	
P3	000531	
RTN3	000532	
P4 RTN4	000542 000543	
X20	000644	
X21	000654	
X22	000665	
X23	000675	
X24	000704	•
IR1	001301	
IR2	001303	
RAS	001307	
RA4	001320	
JMP2	001612	
.P3	001615	
.P4	001616	
M1	001625	
M2	001626	
.0	001627	
.1 EVEN1	001630 001631	
ODD1	001632	
K1	001633	
PMAX	001634	
BIT15	001635	
HLTØ	001636	
H7077	001637	
T1	001640	
ADDR1	001641	
ADDR3	001642	
ADDR4	001643	
JR1	001644	
JR2	001645	
JR3	001646	
JR4	001647	
A B	000000 000001	
ADDR2	001650	
ADDRY	001651	
ADDR7	001652	
IAI	001653	
IA2	001654	
IAB	001656	
IA4	001657	
IA5	001661	
IA6	001662	
IA7	001663	

IAB	001664
IA9	001665
IA10	001666
K7	001667
IR11	001670
IR12	001671
IR13	001672
IR14	001673
ADR13	001674
ADR14	001675
.P1	001676
.P2	001677
K10	001700
K11	001701
K12	001702
T2A	001703
JMP1A	001704
SR1A	001705
.ADR3	001706
FCA	001707 001710
LCA	001711
JSB7	001712
JMP5	001716
PG1	001777
P6	002062
P7	002065
P9	002066
P99	002223
X99	002224
RA11	002542
RA12	002545
P13	002551
X13	002552
P14	002566
X14	002567
LP1	002623
LP2	002632
LP3 LP4	002641 002650
LP5	002657
LP6	002667
LP7	002677
LP8	002707
LP9	002717
LP10	002726
LP11	002736
LP12	002746
LP13	002756
LP14	002766
LP15	002776
LP16	003006
LP17	003015
LP18	003024
LP19	003034
LP20	003052

#### PAGE 0003

```
LP21
        003070
LP22
        003106
LP23
        003124
LP24
        003142
LP25
        003160
LP26
        003176
LP27
        003214
Z 1
        003217
Z2
        003220
PT1
        003247
PT2
        003257
PT3
        003260
PT4
        003274
PT5
        003275
AIA
        003362
A2A
        003363
SUMA
        003364
IORA
        003365
XORA
        003366
ANDA
        003367
K10A
        003370
K11A
        003371
TIA
        003372
K12A
        003373
JMP5A
        003374
JSB7A
        003375
P7A
        003376
TBLA
        003377
TBL.1
        003400
TBL.2
        003406
TBL.3
        003414
TBL,4
        003422
TBL.5
        003430
TBL.6
        003436
TBL.7
        003444
TBL.8
        003452
TBL.9
        003460
TB.10
        003466
TBLE
        003474
        003475
T2
SR1
        003476
JMP1
        003500
** NO ERRORS*
```

#### PAGE 0004 #01 2100 MEMORY REFERENCE INSTRUCTION TEST

```
ASMB, A, B, L, T
0001
0003+
                         ORG 2
0004 00002
0005. THE FOLLOWING SOURCE LINES ARE SUPPRESSED
                       SUPPRESS SOURCE LISTING
0006*
         UNL
0007*
         REP 1982
                      PUT 107077 HALTS IN CORE
0008+
         OCT 107077
                         LOCATIONS 2 THRU 3677 (2K)
0012
                         LST
                                       RESUME SOURCE LISTING
0014+ THE FOLLOWING IS A SIMPLE LOOP WHICH CAN BE USED TO CHECK THE
0015+ SWITCH REGISTER, HLT INSTRUCTION, & JMP INSTRUCTION.
0016+
0017 00010
                          ORG 10B
                         LIA 1
                                        SWITCH REGISTER TO A REG.
0018 00010 102501 LP0
                                        T#102000, A#SW. REG. CONTENTS
0019 00011 102000
                         HLT 0
0020 00012 102601
                         OTA 1
                                        SW. REG. + A REG.
                          JMP LPØ
                                        DO AGAIN
0021 00013 024010
```

0023	00100			ORG	1008		0079*		254525			
0024+						-N.	0080 0081		Й61625 И51625	LDA CPA		
0026+	CHECK	SIMPLE	ALIENT	SVIP	INSTRUCTI	UNS	0082		002001	RSS	_	
	99199	002001	START	099			0083	_	102000	HLT		LDA M1/CPA M1 FAILED
0028		102000	SIANI	HLT	a	RSS FAILED	0084+		.02.550		·	
0029*	00.01	102000			•		0085	00152	061631	LDA	EVEN1	
	99192	002400		CLA			0086	00153	051631	CPA	EVEN1	
0031		002002		SZA			0087		002001	RSS		
0032	00104	102000		HLT	0	CLA/SZA FAILED	0088		102000	HLT	0	LDA EVENI/CPA EVENI FAILED
0033*							0089*					
		002400		CLA			0090		061632		0DD1	
		002003			, R53		0091	_	P51632	RSS	ODD1	
0036		002001		R55		CLAZETA DES EATLES	0093		002001 102000	HLT		LDA ODD1 /CPA ODD1 FAILED
0037 0038*	NULLU	102000		HLT	v	CLA/SZA, RSS FAILED	0094+	00101	102000	1121		EDA ODDI YOUR ODDI YAZEED
	00111	006400		CLB			0095	00162	002400	CLA		
		996992		SZB			0096		051625	CPA		
		102000		HLT	0	CLB/SZB FAILED	0097	_	102000	HLT		CLA/CPA M1 FAILED
0042+							0098+					
	00114	006400		CLB			0099	00165	061631	LDA	EVEN1	
0044		006003		SZB	, RSS		0100		Ø51632		ODD1	
0045	00116	002001		RSS			0101		102000	HLT	Ø	LDA EVEN1/CPA ODD1 FAILED
0046	00117	102000		HLT	0	CLB/SZB,RSS FAILED	0102+					
0047*							0103+					
	CHECK	CPA INS	STRUCTIO	) N				CHECK	STA INSTRUCTI	ON		
0049+		~~~		CLA			0105+	00170	002400	CLA		
		992499		CPA	a		0107		071640	STA		
0051 0052		051627 002001		RSS	• 6		0108		051640	CPA		
		102000		HLT	ø	CLA/CPA .Ø FAILED	0109		002001	RSS		
0054+	HOILO	102000			τ,		0110		102000	HLT		CLA/STA T1/CPA T1 FAILED
	00124	002400		CLA			0111+					
		051625		CPA	M1		0112	00175	003400	CCA		
0057	00126	102000		HLT	0	CLA/CPA M1 FAILED	0113		N71640	STA		
0058*							0114		Ø5164Ø	CPA	T1	
		003400		CCA			0115		002001	RSS		
		<b>051625</b>		CPA	-		0116		102000	HLT	P	CLA/STA T1/CPA T1 FAILED
		002001		RSS		CC+ (CD+ M4 E+T+ED	0117*		264634		FUENA	
0062	00132	102000		HLT	О	CCA/CPA M1 FAILED	0118		061631		EVEN1	
0063*		220424		CLA	TNA		0119 0120		071640 051640	STA		
0064 0065		002404 002003			, RSS		0121		002001	RSS		
0065 0066		102000		HLT		CLA, INA/SZA, RSS FAILED			102000	HLT		LDA EVEN1/STA T1/CPA T1 FAILED
0067*	96133	102000					0123+		102000		· ·	End Editional Livery II Lutter
0068	00136	002404		CLA	, INA		0124		<b>Й61632</b>	LDA	ODD1	
		051630		CPA	.1	•	0125	00210	971640	STA	T1	
0070	00140	002001		RSS	·		0126	00211	051640	CPA	T 1	
0071	00141	102000		HLT	0	CLA, INA/CPA .1 FAILED	0127	00212	002001	RSS		
0072+							0128		102000	HLT	Ø	LDA ODD1/STA T1/CPA T1 FAILED
	CHECK	LDA & C	CPA INST	RUC'	TIONS		0129*					
0074+					_		0130+		1.15 T. 6 T. 6 T. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.			
0075		061627		LDA					AND INSTRUCTI	UN		
0076		051627		CPA			0132+		003400			
0077		002001		RSS		LDA .0/CPA .0 FAILED			003400 011625	CCA		
0078	00145	102000		rit. I	U	TON SOVER SO LUTTER	W 1 3 4	MM512	011625	ANU	m1	

0135	00216	051625	CPA	M 1		0191*					
0136		002001	RSS			0192	00271	002400	CLA		
0137		102000	HLT	Ø	CCA/AND M1/CPA M1 FAILED	0193	00272	021625	XOR	M1	
0138*						0194	00273	051625	CPA	M1	
0139	00221	902400	CLA			0195	00274	002001	RSS		
0140		011625	AND	M 1		0196	00275	102000	HLT	0	CLA/XOR M1/CPA M1 FAILED
0141		002002	SZA	•		0197*					
		102000	HLT	Ø	CLA/AND M1/SZA FAILED	0198	00276	993499	CCA		
0143*						0199	00277	021625	XOR	M1	
		002400	CLA			0200	00300	002002	SZA		
0145		011627	AND	. 0		0201	00301	102000	HLT	Ø	CCA/XOR M1/SZA FAILED
0146		002002	SZA	•-		0202*					
0147		102000	HLT	Ø	CLA/AND .Ø/SZA FAILED	0203*	CHECK	CPB INSTR	UCTION		
0148*					••••••	0204+					
0149		003400	CCA			0205	00302	006400	CLB		
		011627	AND	. A		0206	00303	<b>955627</b>	CPB	. Ø	
0151		002002	SZA	••		0207	00304	002001	RSS	•	
0152		102000	HLT	a	CCA/AND .Ø/SZA FAILED	0208	00305	102000	HLT	0)	CLB/CPB .Ø FAILED
0153*		102.700	,	-	00M, MMD	0209*					•
		IOR INSTRU	CTTON			0210	00306	005400	CLB		
0155*		10% 1401%	C11014			0211		Ø55625	CPB	M1	
		002400	CLA			0212		102000	HLT		CLB/CPB M1 FAILED
0157		031627	IOR	ø		0213+		• • · · · ·		-	
0158		002002	SZA	• 0		0214		007400	ССВ		
0159		102000	HLT	a	CLA/IOR .Ø/SZA FAILED	0215		Ø55625	СРВ	M 1	
0160*		102000	ne i	₹)	CENTION . BY OZA FRICED	0216		002001	RSS	-	
0161		002400	CLA			0217		102000	HLT		CCB/CPB M1 FAILED
0162		031625	IOR	м 1		0218*	-				
0163		Ø51625	CPA			0219		006404	CLB	, INB	
0164		002001	RSS			0220		006003		RSS	
0165		102000	HLT	a	CLA/IOR M1/CPA M1 FAILED	0221		102000	HLT		CLB, INB/SZB, RSS FAILED
Ø166*		102000		<b>*</b> ,	CENTER HIT THEFE	0222*			_		
		003400	CCA			0223	00320	006404	CLB.	INB	
		Ø31625	IOR	м 1		0224		055630	CPB		
0169		и51625	CPA			0225		002301	RSS		
0170		002001	RSS	*		0226		102000	HLT	Ø	CLB, INR/CPB .1 FAILED
		102000	HLT	a	CCA/IOR M1/CPA M1 FAILED	Ø227*			-,		, , , , , , , , , , , , , , , , , , , ,
0172+		102000	1161	Ψ,	COMPLOR HITCH HI FRIEED			LDB & CPB	INSTRUC	TIONS	
		003400	CCA			0229*					
0174		031627	IOR	a				065627	LDB	.0	
0175		051625	CPA			0231		955627	CPB		
Ø176		002001	RSS	1		0232	00326	002001	RSS	-	
0177		102000	HLT	a	CCA/IOR .0/CPA M1 FAILED	0233		102000	HLT	ø	LDB .0/CPB .0 FAILED
0178*		102000	1161	•	CCANTOR SONCIA III TAILLE	0234+			_		_ • • • • •
		XOR INSTRU	CTTON					965625	LDB	M 1	
01/9*	CHECK	AUR INSTRU	CITON			0236		055625	CPB		
	00060	002400	CLA			0237		002001	RSS	-	
0182		Ø21627	XOR			0238		102000	HLT	Ø	LDB M1/CPB M1 FAILED
0183		002002	SZA		· •	0239+					
Ø184		102002	HLT		CLA/XOR .Ø/SZA FAILED	0240		Ø65631	LDB	FVEN1	
0185*		TRISAIR	nL1	v	CHALVOR PAIGED LATEED	0241		Ø55631		EVEN1	
0185* 0186		993499	CCA			0242		002001	RSS		
Ø187		003400		O.		0243		102000	HLT	ø	LDB EVEN1/CPB EVEN1 FAILED
-		021627	XOR			0244*					
0188		Ø51625	CPA	m 1		0245		Ø65632	LDB	ODD1	
0189 0190		002001 102000	RSS HLT	a	CCA/XOR .Ø/CPA M1 FAILED			a55632		0001	
0130	00210	102000	ጦ止፤	**	CONTACT SALES III LATEEN					•	

0247	00342	002001	RSS			0303*					
0248		102000	HLT		LDB ODD1/CPB ODD1 FAILED	0304	00415	Ø616 <b>31</b>	LDA	EVEN1	A = 052525
0249+						0305	00416	041631		EVEN1	A = 125252
		006400	CLB			0306	00417	051632		0001	
0251		055625	CPB	M1		0307		002001	RSS		
0252	00346	102000	HLT	Ø	CLB/CPB M1 FAILED	0308	00421	102000	HLT	Ø	LDA EVENI/ADA EVENI/CPA ODDI FAI
0253*						0309*		4-5 -NO-511-7-			
0254	00347	Ø65631	LDB	EVEN1			CHECK	ADB INSTRUCT	[UN		
0255	00350	055632		0001		0311*		205422	61.6		
0256		102000	HLT	0	LDB EVEN1/CPB ODD1 FAILED	0312		006400	CLB		
0257 <b>*</b>						0313 0314		и45625 и55625	ADB CPB		
		STB INSTRUCTI	ON			0315		002001	RSS	-	
0259*						0316		102000	HLT		CLB/ADR M1/CPB M1 FAILED
0260	-	006400	CLB	• 4		0317*	V) V) - Z	1 4/2 4/4/4/		٠,	
0261		075640	STB			0318	00427	007400	ссв		
0262		955640	RSS			0319		Ø45625	ADB		
0263 0264		002001 102000	HLT		CLB/STR T1/CPB T1 FAILED	0320		Ø55626	CPB		
Ø265*		102000	,,,,,,	U	CESTOTO TITOTE TE TALEET	0321	00432	002001	PSS		
0266		007400	ССВ			0322	00433	102000	HLT	Ø	CCB/ADB M1/CPB M2 FAILED
0267		075640	STB	T1		0323*					
0268		055640	CPB			0324		065632		ODD1	B=125252
0269		002001	RSS			0325		Ø45632		0DD1	B=052524
0270	00363	102000	HLT	Ø	CCB/STB T1/CPB T1 FAILED	0326		055633	CPB	-	
0271*						0327		002001	RSS		LDD CODE ( ADD CDD) (CDD MA FATLED
0272	00364	P65631	-	EVEN1		0328	0044N	102000	HLT	и	LDB ODD1/ ADB ODD1/CPB K1 FAILED
0273		075640	STB			0329*	20441	055571	100	EVENI	D=426252
0274		055640	CPB			0330 0331		и65631 и45631		EVEN1 EVEN1	B=125252 B=052525
0275		002001	RSS		IND EVENA COTO TA COD TA EATLED	0332		Ø55632	-	0001	0-432323
0276		102000	HLT	N	LDB EVEN1/STB T1/CPB T1 FAILED	0333		002001	RSS	_	
0277*		065630		0004		u334		102000	HLT		LDB EVEN1/ADB EVEN1/CPB ODD1 FAI
0278		065632	STB	0001		0335*	200	10000			
0279 0280		075640 055640	CPB	-			CHECK	JMP INSTRUCT	ION		
0281		002001	RSS			0337*					
0282		102000	HLT		LDB ODD1/STB ODD1/CPB T1 FAILED	Ø338	00446	024450	JMP	<b>*</b> +2	
0283*						0339	00447	102000	HLT	Ø	JMP FAILED
		ADA INSTRUCTI	0 N			0340*					
0285*							CHECK	JSB INSTRUCT	ION		
0286	00376	002400	CLA			0342*	00.450	000400	G. A		
0287		Ø41625	ADA			0343		002400	CLA		NOR LOCATION VO
0288		P51625	CPA	-		0344		070454	STA	*+2	NOP LOCATION X2
0289		002001	RSS		61 4 440 4 W4 46B4 W4 E4TIES	0345 0346		014454 102000 X1	HLT		JSB FAILED
0290		102000	HLT	Ø	CLA/ADA M1/CPA M1 FAILED	0347		102000 X5	NOP		JOB TAILED
0291+		003400				0348		969454	I DA		
		003400	CCA			0349		051641		ADDR1	ADDR1 = ADDRESS X1
0293		041625	ADA CPA			0350		002001	RSS		At with a manual of Manual
0294 0295		051626 002001	RSS			0351		102000	HLT		JSB FAILED - BAD RETURN ADDRESS
0295 0296		102000	HLT		CCA/ADA M1/CPA M2 FAILED	0352*					
0290		105000		-,	Comprise the February Compression		CHECK	TSZ INSTRUCT	I O N		
0298		061632	LDA	ODD1	A=125252	0354*					
0299		Ø41632		0001	A=052524	0355	00461	002400	CLA		
0300		Ø51633	CPA			Ø356		V71640	STA		T1=0
0301		002001	RSS			0357		035640	ISZ		
		102000	HLT	Ø	LDA ODD1/ADA ODD1/CPA K1 FAILED	0358	00464	002001	RSS		

0359	00465	102000		HLT	Ø	ISZ FAILED - UNEXPECTED SKIP
0360	00466	065640		LDB	T1	
0361	00467	Ø5563Ø		CPB	. 1	
0362	00470	002001		RSS	-	
0363	00471	102000		HLT	Ø	ISZ FAILED - T1 NOT 1
Ø364*						• •
0365	00472	003400		CCA		
0366	00473	071640		STA	T1	T1=177777
0367	00474	035640		ISZ	T1	
0368		102000		HLT		ISZ FAILED - DID NOT SKIP
0369	00476	961649		LDA		
0370	99477	002002		SZA		
0371		102000		HLT	а	ISZ FAILED - T1 NOT Ø
0372+						101 171111
0373	00501	002400		CLA		
0374		071640		STA	T1	T1=0
0375		002004	X 4	INA	•	1.4
0376		002003	** *	_	RSS	
0377	-	R24515		JMP		
0378		035640		ISZ		
0379		002001		RSS		
0380		102000		HLT	Ø	ISZ FAILED - UNEXPECTED SKIP
0381		Ø5164Ø		CPA		TOE TRICED - ONEATECTED ONLY
0382		024503		JMP	-	
0383		102000		HLT		ISZ FAILED - TI NOT INCREMENTED
0384		024503		JMP		102 TAIGES - II NOT INCREMENTED
0385*	50014	024000		3,,,,	^-	
0386	00515	000000	X5	NOP		MODULE LOOP
0000		,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	~ •	.,,,,,		HOOOLE FOOT

03	888	00516	061644		LDA	JR1	A +	JMP RTN1
03	89	99517	a65636			HLTØ		102000
03	190	_	024000		JMP	-		
	91		102000		HLT		JMP	A FAILED
	92*							
03	193	00522	<b>Ø61636</b>	RTN1	LDA	HL TØ	A +	102000
03	394		065645			JR2		JMP RTN2
03	95	00524	024001		JMP	В	_	
03	96	00525	102000		HLT	0	JMP	B FAILED
03	97*				-		-	
03	198	00526	002400	RTN2	CLA		A +	NOP
03	199	00527	065646		LDB	JR3	B ◆	JMP RTN3
04	100	00530	014000		JSB	A		
04	01	00531	102000	P3	HLT	Ø	JSB	A FAILED
04	102	00532	Ø51642	RTN3	CPA	ADDR3	ADDR	3 = LOCATION P3
04	103	00533	002001		RSS			
04	104	00534	102000		HLT	Ø	BAD	RETURN ADDRESS IN A
04	105+							
04	106	00535	061636		LDA	HLT0	A +	102000
04	107	ØØ536	065647		LDB	JR4		
04	0.8	00537	074002		STB	2	2 +	JMP RTN4
94	109	00540	006400		CLB		B ◆	NOP
	10		014001		JSB			
	111		102000	P4	HLT			B FAILED_
	112		055643	RTN4		ADDR4	ADDR	4 = LOCATION P4
_	113		002001		RSS	_		
_	114	<b>ดด545</b>	102000		HLT	Ø	BAD	RETURN ADDRESS IN B
	115±	225 46	061637			H7077	u707	7 = 107077
_	117		070002		STA	_		ORE HALT TO LOCATION 2
	118+	WW 347	417 414167		314	2	REGI	ORE HALT TO LOCATION 2
/	119	00550	065631		LDB	FVEN1		
	120		060001		LDA			
_	21		Ø51631		_	EVEN1		
	22		002001		RSS	_ · · · · · · · ·		
_	23		102000		HLT	P	LDA	B FAILED
	24*						•	- 1
04	25	00555	Ø61632		LDA	0001		
04	26	00556	064000		LDB	A		
04	27	00557	055632		CPB	ODD1		
04	28	00560	002001		RSS			
04	129	00561	102000		HLT	а	LDB	A FAILED
	30*							
	31		907499		CCB			
	32		002400		CLA	_		
	33		070001		STA	н		
	34		006002		SZB	_		
	35	<b>49566</b>	102000		HLT	И	STA	B FAILED
	36*	00FC-	007400		cc 4			
	13 <i>7</i> 138		003400		CCA			
-			006400		CLB			
	139 140		074000 002002		STB	•		
-	41		102000		HLT	a	QTR	A FAILED
_	42*	0 1 G 0 0 0	105000		- L	e e	310	N FAIGED
	43	00574	<b>й61631</b>		I DA	EVEN1		
54	3							

	0444	00575 06563	1	LDB	EVEN1		0500	00657	050001		CPA	В	
	0445	00576 05000	1	CPA	В		0501	00660	024644		JMP	X20	
	0446	00577 00200	1	RSS			0502	00661	102000		HLT	Ø	ISZ A FAILED - BAD CONTENTS IN A
	0447	00600 10200I	8	HLT		CPA B FAILED	0503	00662	024644		JMP	X20	
	0448	00601 05400	8	CPB			0504	,					
	0449	00602 00200		RSS			0505	00663	002400		CLA		
	0450	00603 10200	9	HLT	Ø	CPB A FAILED	0506	00664	006400		CLB		
	0451*						Ø5 <i>07</i>	00665	002004	X22	INA		A+A+1: NEXT EXPECTED B CONTENTS
	0452			LDB	M1		9508		002002		SZA		EXPECT ISZ TO CAUSE SKIP IF Ø
	0453	99695 99249		CLA			0509		Ø24675		JMP	X23	NO SKIP EXPECTED
		00606 03000:		IOR			0510		034001		ISZ	В	
		00607 05162		CPA			0511		102000		HLT	Ø	ISZ B FAILED - DID NOT SKIP
	0456			RSS			0512		006002		SZB		
	0457		8	HLT	0	IOR B FAILED	0513		102000		HLT	0	ISZ FAILED - B NOT Ø
	0458*						0514		024704		JMP		END OF LOOP
	0459			CCB			Ø515		034001	X23	ISZ	В	
		00613 00240		CLA			0516		002001		RSS		
	0461	00614 02000		XOR			0517		102000		HLT	Ø	ISZ B FAILED - UNEXPECTED SKIP
		00615 05162		CPA	M1		0518		054000		CPB	A	
	0463	00616 00200		RSS	_		0519		024665		JMP		
	0464	00617 102001	ð	HLT	0	XOR B FAILED	0520		102000		HLT	0	ISZ B FAILED - BAD CONTENTS IN B
	0465*						0521		P24665		JMP	X22	
	0466			CCB			Ø522±						
_	0467	00621 06163			EVEN1		0523		061631			EVEN1	
≦	0468	00622 01000		AND			0524		050000		CPA	A	
¥	0469	00623 05163			EVEN1		0525		002001		RSS		
ľ	0470	00624 00200		RSS	_		0526		102000		HLT	Ø	CPA A FAILED
_	0471	00625 10200	ð	HLT	6	AND B FAILED	05274						
,	0472+						0528		065632			ODD1	
		00626 06563			EVEN1		0529		054001		CPB	В	
		00627 00240		CLA			0530		002001		RSS		
		00630 04000		ADA			0531		102000		HLT	0	CPB B FAILED
		00631 05163			EVEN1		0532						
	0477			RSS	_	ADA B FATIED	0533		061632			ODD1	
		00633 10200	o .	HLT	v	ADA B FAILED	0534		060000		LDA		
	0479*		_		0004				050000		CPA	A	
		00634 06163			ODD1	· ·	0536		002001		RSS	_	
		00635 006400		CLB			0537		102000		HLT	0	LDA A/CPA A FAILED
		00636 044000		ADB	ODD1		Ø538*						
	0483	00637 05563			0001		0539		Ø65631			EVENI	
	0484	00640 00200		RSS HLT	4	ADB A FAILED	0540		064001		LDB		
	0485	00641 10200	o	nL I	W	AUD A FAILED	0541		054001		CPB	8	
	0486*	00642 00240	7	CLA			Ø542		002001		RSS	•	IND BARDS D FATLED
	Ø488			CLB			0544±		102000		HLT	И	LDB B/CPB B FAILED
	0489			INB		B+B+1: NEXT EXPECTED A CONTENTS			003400		CCA		
	0490	00645 00600		SZB		EXPECT ISZ TO CAUSE SKIP IF Ø	0546		070000		STA		
	0491	M0646 M2465			X21	NO SKIP EXPECTED	0547		Ø51625		CPA		
	-	00647 034001		ISZ		U.S. ENTERINE			002001		RSS	m.T.	
	0493	00650 10200		HLT		ISZ A FAILED - DID NOT SKIP	Ø549		102000		HLT	a	STA A FAILED
	0494			SZA		THE PROPERTY OF STREET	0550*		: 65 C C C C C C			**	JIM M FAILED
	0494			HLT		IST FAILED - A NOT 0	0550* 0551		065632		100	ODD1	
	0495 0496	MM653 M2466			x22	END OF LOOP	Ø551		000002			-	
	0490 0497	00654 03400		ISZ			0553		055632		STB	ODD1	
	0497 0498	00655 00200		RSS	-		Ø554		002001		RSS	0001	
	0490 0499			HLT	a	ISZ A FAILED - UNEXPECTED SKIP							OTD D SATIST
	0477	PRODUCT INCHM	.,		4 .	THE STREET - SUPULFAIRS OUT	6000	60/3/	102000		HLT	<b>V</b> 7	STR B FAILED

#### PAGE 0015 #01 MEMORY REFERENCES TO A & B REGISTERS

Ø556*					
Ø557	00740	Ø61631	1.04	EVEN1	
0558		040000	ADA		052525 + 052525 = 125252
					N25252 + N25252 - 152525
Ø559		Ø51632	_	ODD1	
0560		002001	RSS	_	
0561	00744	102000	HLT	(A	ADA A FAILED
0562+					
0563	-	Ø65632		0001	125252 + 125252 = 052524
0564		044001	ADB	В	
0565		055633	CPB	K1	
<b>0566</b>	00754	002001	RSS		
0567	00751	102000	HLT	0	ADB B FAILED
Ø568*					
0569	00752	003400	CCA		
0570	00753	030000	IOR	A	
0571	00754	Ø51625	CPA	M1	
0572	00755	002001	RSS	_	
0573	99756	102000	HLT	0	IOR A FAILED
0574+					
0575	00757	003400	CCA		
0576		010000	AND	Δ	
0577		051625	CPA		
0578		002001	RSS	•	
0579		102000	HLT	a	AND A FAILED
0580*	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	102000		•	A , A , A , A , A , A , A , A , A , A ,
0581	00764	003400	CCA		
0582	00765	020000	XOR	A	
0583	00766	002002	SZA		
0584		102000	HLT	Ø	XOR A FAILED
Ø585*			_		
0586	00770	000000	NOP	**** MODL	LE LOOP

#### PAGE 0016 #01 E AND DV REGISTER CHECKS

0588		000040	CLE		
0589	00772	002040	SEZ		
0590	00773	102000	HLT	Ø	CLE/SEZ FAILED
0591*					
0592	99774	000040	CLE		
0593		002041		RSS	
0594		002001	RSS	, • •	
0595		102000	HLT	Ø	CLE/SEZ, RSS/RSS FAILED
0596*	,,,	10,70		•	CCC/OCC/MOO/MOO / HIELD
0597	01000	002300	CCE		
				0.00	
0598 2500		002041		RSS	005 (05# D00 E4#) 50
<b>0599</b>	NINNZ	102000	HLT	и	CCE/SEZ, RSS FAILED
9699*					
0601		002300	CCE		
0602		002040	SEZ		
0603	01005	002001	RSS		
0604	01006	102900	HLT	Ø	CCE/SEZ/RSS FAILED
0605*					
0606	01007	103101	CLO		
0607	01010	102201	SOC		
0608	01011	102000	HLT	Ø	CLO/SOC FAILED
0609*					
061Ø	01012	103101	CLO		
<b>2611</b>		102301	808		
0612		002001	RSS		
0613		102000	HLT	а	CLO/SOS/RSS FAILED
0614*				•	020,000,000
0615	01016	102101	STO		
0616		102301	S08		
0617		102000	HLT	a	STO/SOS FAILED
0618*	BIBSN	INSAME	nL1	VI	STO/SOS PAILED
0619	21221	102101	670		
0620		102101	STO		
_		102201	SOC		
<b>0621</b>		992991	RSS	_	070 (000 (D00 E4+) FB
0622	W1W24	102000	HLT	V	STO/SOC/RSS FAILED
0623 <b>*</b>	<b></b>				
8624		102101	STO		
<b>7625</b>		103301	808		
0626	-	102000	HLT	P	STO/SOS C FAILED
0627		102201	SOC		
<b>0628</b>	01031	102000	HLT	Ø	SOS, C DID NOT CLEAR OV
ð629*					
0630*	CHECK	E & 0V	RESULTS FOR	R ADA INSTI	RUCTION
7631 <b>*</b>					
<b>8632</b>	01032	000040	CLE		
<b>2633</b>	01033	103101	CLO		
2634	01034	061634	LDA	PMAX	ADD 077777 + 000001
<b>7635</b>	01035	041630	ADA	. 1	
0636	01036	Ø51635	CPA	HIT15	
0637		002001	RSS	- · • -	
0638		102000	HLT	Ø	SUM NOT 100000
0639		002040	SEZ		20
7640		102000	HLT	æ	E NOT Ø
2641		102301	503	**	E 1101 B
0642		102000	HLT	a	OV NOT 1
0042 0643*	01044	THENNN	nu 1	ν,	04 401 7
UU4J#					

0644	01045	000040	CLE		0700×					
0645		103101	CLO		0701	Ø1131	000040	CLE		
0646		n61625	LDA M1	ADD 177777 + 177777	0702	01132	103101	CLO		
Ø647		041625	ADA M1		0703		061635		BIT15	ADD 100000 + 077777
0648		051626	CPA M2		0704		041634		PMAX	
Ø649		002001	RSS		0705	•	051625	CPA		
				CUM NOT 177776	0706		002001	RSS		
0650		102000	HLT Ø	SUM NOT 177776	0707		102000	HLT	•	PUM NOT 477777
0651		002041	SEZ,RSS	E 110 = 4	0708		002040		v)	SUM NOT 177777
0652		102000	HLT Ø	E NOT 1	0709		102000	SEZ		E NOT 0
0653		102201	SOC					HLT	И	E NOT Ø
0654	01057	102000	HLT Ø	OV NOT Ø	0710		102201	soc	_	ev
Ø655*			_		0711	и1143	102000	HLT	N	OV NOT @
0656		000040	CLE		Ø712*					
0657	01061	103101	CLO		0713		002300	CCE		E + 1
0658	01062	и61625	LDA M1	ADD 177777 + 000001	0714		102101	STO		0V + 1
Ø659	01063	041630	ADA .1		0715		061630	LDA		
0660	01064	002002	SZA		0716		041630	ADA	. 1	
0661	01065	102000	HLT 0	SUM NOT 000000	0717		002041	SEZ	RSS	
0662	01066	002041	SEZ,RSS		0718	01151	102000	HLT	Ø	E NOT 1
0663		102000	HLT Ø	E NOT 1	0719	01152	102301	SOS		
0664		102201	SOC		0720	Ø1153	102000	HLT	Ø	OV NOT 1
0665		102000	HLT 0	OV NOT Ø	0721*					
0666*		4 - 4			0722 <b>*</b>	CHECK	F & OV	RESULTS FOR	R ADB INSTA	RUCTION
0667	01072	000040	CLE		0723*					
0668		103101	CLO		0724	Ø1154	000040	CLE		
Ø669		002400	CLA		0725	01155	103101	CLO		
0670		Ø41627	ADA .Ø	ADD 000000 + 000000	0726	01156	006400	CLB		
0671		002002	SZA		0727	01157	045627	ADB	.0	ADD 000000 + 000000
Ø672		102000	HLT P	SUM NOT 000000	0728	01160	006002	SZB	•	
0673		002040	SEZ		0729	01161	102000	HLT	Ø	SUM NOT 000000
0674		102000	HLT Ø	E NOT Ø	0730	01162	002040	SEZ		
0675		102201	SOC		0731	01163	102000	HLT	Ø	E NOT Ø
Ø676		102000	HLT Ø	OV NOT Ø	0732	Ø1164	192291	soc		
Ø677*	01100	10000			0733	01165	102000	HLT	Ø	OV NOT Ø
0678	01104	000040	CLE		0734*					
0679		103101	CLO		0735	01166	000040	CLE		
0680		061634	LDA PMAX	ADD 077777 + 0777777	0736	01167	103101	CLO		
0681		041634	ADA PMAX		0737	01170	Ø65634		PMAX	ADD 077777 + 077777
Ø682		051626	CPA M2		0738		045634		PMAX	
0683		002001	RSS		0739		Ø55626	CPB		
Ø684		102000	HLT Ø	SUM NOT 177776	0740		002001	RSS	_	
Ø685		002040	SEZ	33	0741	-	102000	HLT	Ø	SUM NOT 177776
		102000	HLT Ø	E NOT 9	0742		002040	SEZ		
0686			503	E 1101 11	0743		102000	HLT	a	E NOT Ø
0687		102301		OV NOT 4	0744		102301	sos		
0688	01110	102000	HLT Ø	OV NOT 1	0745		102000	HLT	Ø	OV NOT 1
0689*	~		C1 E		0746*	1. [ 2.111	102.00	/: <b>:</b>	•	0, 40, 1
0690		000040	CLE		0747	01231	000040	CLE		
0691		103101	CLO	ADD 100000 . 100000	0748		103101	CLO		
0692		Ø61635	LDA BIT15	ADD 100000 + 100000	0749		a65634		PMAX	ADD 077777 + 000001
0693		Ø41635	ADA BIT15		0750		045630	ADB		5,,,,, + 555551
0694		002002	SZA	OUM NOT GAGGGG	0751		Ø55635		BIT15	
0695		102000	HLT Ø	SUM NOT 000000	0752		002001	RSS	WATEU	
0696		002041	SEZ,RSS	E NOT 4	0753		102000	HLT	Ø	SUM NOT 100000
0697		102000	HLT Ø	E NOT 1	0754		U02040	SEZ	•	CON HOT TOURS
0698		102301	SOS	OV NOT 4	0755		102000	HLT	а	F NOT Ø
0699	01130	102000	HLT A	OV NOT 1	J. 00	1			**	

HLT Ø OV NOT 1

NOP \*\*\*\* MODULE LOOP

0812 01275 102000

0814 01276 000000

0813+

0756	01212	102301	SOS	
0757	91213	102000	HLT A	OV NOT 1
0758*		•		•
0759	Ø1214	000040	CLE	
0760	01215	103101	CLO	
0761	01216		LDB M1	ADD 177777 + 177777
0762	01217	045625	ADB M1	1,,,,,,
0763	01220	Ø55626	CPB M2	
0764	01221	002001	RSS	
0765	01222	102000	HLT Ø	SUM NOT 177776
0766	01223	002041	SEZ.RSS	3011 1101 177770
0767	01224	102000	HLT Ø	E NOT 1
0768	01225	105501	SOC	2 1101 1
0769	01226	102000	HLT Ø	OV NOT Ø
0770+	WIEE.	100000	7.E1 V	00 1101 8
0771	01227	000040	CLE	
0772	01230	103101	CLO	
0773	01231	065625	LDB M1	ADD 177777 + 200001
0774		045630	ADB .1	ADD ITTTOTAL WINNI
0775		006002	SZR	
0776	Ø1234	102000	HLT 0	SUM NOT 000000
0777		002041	SEZ,RSS	SOM NOT SEMESTE
0778			HLT Ø	E NOT 4
0779	01237		SOC	F NOT 1
0779	01237	102201		01/ NOT 3
0781*	W174W	102000	HLT Ø	OV NOT Ø
0782	01241	202240	61.5	
0783	01242	аиаа40 103101	CLE	
0784			CLO	100 100000 · 100000
Ø785		Ø65635	LDB RIT15	ADD 100000 + 100000
0786	01244		ADB BIT15	
	01245	006002	SZB	OUM NOT 450450
0787 0788	Ø1246 Ø1247	102000 002041	HLT Ø	SUM NOT UMMUMU
0789	01250	102000	SEZ,RSS	E NOT 4
0790	Ø1251	102301	HLT Ø	E NOT 1
0790 0791			SOS	0V +107 ·
-	Ø1252	105000	HLT Ø	OV NOT 1
0792*	01057	000040	C   C	
0793		000040	CLE	
0794 0795	01254	103101	CLO	ADD 40-000 - 077777
0795 0796	01255		LDB RIT15	ADD 100000 + 077777
		645634	ADB PMAX	
0797		P55625	CPB M1	
0798	Ø126Ø		RSS	AUM 1105 475777
0799	01261	102000	HLT A	SUM NOT 177777
0800		an2a4b	SEZ	
0801	01263	102000	HLT W	E NOT Ø
0802	01264	102201	soc	
0803	M1265	102000	HLT A	OV NOT &
0804+		<b></b>		
0805		002300	CCF	E + 1
0806	01267	102101	STO	0V + 1
0807		065630	LDB .1	
<b>4808</b>	01271	045630	ADB .1	
0809	01272	au2a41	SEZ,RSS	
<b>0810</b>	01273	102000	HLT 0	E NOT 1
0811	01274	102301	505	

듓
Н
1
$\vdash$
$\sim$

Ø816*	CHECK JMP INDIRECT			0872 01350 102000	HLT Ø	LDB, I FAILED - 2 INDIRECT LEVELS
0817±				0873*		
0818	Ø1277 125653	JMP IA1,I	IA1 * DEF IR1	0874+ CHECK CPA INDIRECT		
Ø819	01300 102000	HLT 0	JMP, I FAILED - 1 INDIRECT LEVEL	0875*	LOA EVENA	EVENA - GEOEGE
Ø82Ø*				0876 01351 061631 0877 01352 151663	LDA EVENT	EVEN1 = 052525
0821	01301 125654 IR1	JMP IA2, I			CPA IA7,I	IA7 = DEF EVEN1
0822	01302 102000	HLT Ø	JMP, I FAILED - 2 INDIRECT LEVELS	0878 01353 002001 0879 01354 102000	RSS	CDA I SATUSD A INDIDECT USUS
Ø823*					HLT Ø	CPA, I FAILED - 1 INDIRECT LEVEL
	CHECK JSB INDIRECT			0880* 0881 01355 061631	I DA EVENI	
Ø825*					LDA EVENI	149 - DEE 147 1
0826	01303 002400 IR2	CLA		0882 01356 151664	CPA IA8,I	IA8 = DEF IA7,I
Ø827	01304 071307	STA RA3	RA3 + NOP	0883 01357 002001	RSS	COA T EATLED O THRIDECT LEVELS
0828	01305 115656	JSB IA3,I	IA3 = DEF RA3	0884 01360 102000	HLT 0	CPA, I FAILED - 2 INDIRECT LEVELS
0829	01306 102000	HLT Ø	JSB, I FAILED - 1 INDIRECT LEVEL	0885*		
0830	01307 000000 RA3	NOP		W886+ CHECK CPB INDIRECT		
0831	01310 0613 <b>07</b>	LDA RA3		0887*		CHENC - PART -
0832	01311 051650	CPA ADDR2	ADDR2 * DEF RA3+1	0888 01361 065631	LDB EVENI	EVEN1 = 052525
0833	01312 002001	RSS		<b>0889 01362</b> 155663	CPB IA7,I	IA7 = DEF EVEN1
0834	01313 102000	HLT 0	JSB,I FAILED - BAD RETURN ADDR.	0890 01363 002001	RSS	
Ø835*	,			0891 01364 102000	HLT Ø	CPB, I FAILED - 1 INDIRECT LEVEL
0836	01314 002400	CLA		0892*		
	01315 071320	STA RA4	RA4 + NOP	0893 01365 065631	LDB EVENS	
0838	01316 115657	JSB IA4,I		Ø894 Ø1366 155664	CPB IA8,I	IA8 = DEF IA7, I
	01317 102000	HLT Ø	JSB, I FAILED - 2 INDIRECT LEVELS	0895 01367 002001	RSS	
	01320 000000 RA4	NOP		0896   01370 102000	HLT 0	CPB, I FAILED - 2 INDIRECT LEVELS
0841	01321 061320	LDA RA4		0897∗		
0842	01322 051651	CPA ADDRY	ADDRY = DEF RA4-1	0898* CHECK STA INDIRECT		
0843	01323 002001	RSS		Ø899 <b>*</b>		
	01324 102000	HLT Ø	JSB,I FAILED - BAD RETURN ADDR.	0900 01371 003400	CCA	A + 177777
0845±				0901 01372 171665	STA IA9, I	IA9 = DEF T1
	CHECK LDA INDIRECT			0902 01373 051640	CPA T1	
0847*				0903 01374 002001	RSS	
	01325 002400	CLA		0904 01375 102000	HLT Ø	STA, I FAILED - 1 INDIRECT LEVEL
	01326 161661	LDA IA5,I	IA5 = DEF M1, M1 = 177777	0905*		
0850	01327 051625	CPA M1		0906 01376 002400	CLA	A + QQQQQQ
	01330 002001	RSS		0907 01377 171666	STA TA10, I	IA10 = DEF IA9,I
	01331 102000	HLT Ø	LDA, I FAILED - 1 INDIRECT LEVEL	0908 01400 051640	CPA T1	
Ø853*				0909 01401 002001	RSS	
	01332 002400	CLA		0910 01402 102000	HLT Ø	STA, I FAILED - 2 INDIRECT LEVELS
	01333 161662	LDA TAG, I	IA6 = DEF IA5,I	0911*		
	01334 051625	CPA M1		0912* CHECK STB INDIRECT		
	01335 002001			0913*		
		RSS				
		RSS HLT Ø	LDA, I FAILED - 2 INDIRECT LEVELS	0914 01403 007400	CCB	B + 177777
08504	01336 102000	HLT P	LDA, I FAILED - 2 INDIRECT LEVELS		CCB STB JA9,I	8 + 177777 IA9 = DEF T1
0859±	01336 102000		LDA, I FAILED - 2 INDIRECT LEVELS	0914 01403 007400		
0860*	01336 102000 CHECK LDB INDIRECT		LDA, I FAILED - 2 INDIRECT LEVELS	0914 01403 007400 0915 01404 175665	STB TA9,I	
0860± 0861±	01336 102000 CHECK LDB INDIRECT	HLT Ø	LDA, I FAILED - 2 INDIRECT LEVELS	0914 01403 007400 0915 01404 175665 0916 01405 055640	STB JA9,I CPB T1	
0860* 0861* 0862	01336 102000 CHECK LDB INDIRECT 01337 006400	HLT P		0914 014M3 007400 0915 014M4 175665 0916 014M5 055640 0917 014M6 002MM1	STB TA9, I CPB T1 RSS	IA9 = DEF T1
0860* 0861* 0862 0863	01336 102000 CHECK LDB INDIRECT 01337 006400 01340 165661	CLB LDB IA5,I	LDA,I FAILED = 2 INDIRECT LEVELS  IA5 = DEF M1, M1 = 177777	0914 014M3 007400 0915 014M4 175665 0916 014M5 055640 0917 014M6 0020M1 0918 01407 1020M0	STB TA9, I CPB T1 RSS	IA9 = DEF T1
0860* 0861* 0862 0863 0864	01336 102000 CHECK LDB INDIRECT 01337 006400 01340 165661 01341 055625	CLB LDB IA5,I CPB M1		0914 014M3 007400 0915 014M4 175665 0916 014M5 055640 0917 014M6 002MM1 0918 014M7 102MM 0919*	STB JA9,I CPB T1 RSS HLT Ø	IA9 = DEF T1  STB, I FAILED = 1 INDIRECT LEVEL
0860 ± 0861 ± 0862 0863 0864 0865	01336 102000 CCHECK LDB INDIRECT 01337 006400 01340 165661 01341 055625 01342 002001	CLB LDB IA5,I CPB M1 RSS	IA5 = DEF M1, M1 = 177777	0914 014M3 007400 0915 014M4 175665 0916 014M5 055640 0917 014M6 002MM1 0918 014M7 102MM0 0919* 0920 01410 006400	STB JA9,I CPB T1 RSS HLT 0	IA9 = DEF T1  ST8,I FAILED = 1 INDIRECT LEVEL  В + ФФФФФФ
0860 * 0861 * 0862 0863 0864 0865	01336 102000 CHECK LDB INDIRECT 01337 006400 01340 165661 01341 055625 01342 002001 01343 102000	CLB LDB IA5,I CPB M1		0914 014M3 007400 0915 014M4 175665 0916 014M5 055640 0917 014M6 002M1 0918 01407 102MM0 0919** 0920 01410 006400 0921 01411 175666	STB JA9,I CPB T1 RSS HLT 0 CLB STB TA10,I	IA9 = DEF T1  ST8,I FAILED = 1 INDIRECT LEVEL  В + ФФФФФФ
0860 * 0861 * 0862 0863 0864 0865 0866	01336 102000 CHECK LDB INDIRECT 01337 006400 01340 165661 01341 055625 01342 002001 01343 102000	CLB LDB IA5,I CPB M1 RSS HLT 0	IA5 = DEF M1, M1 = 177777	0914 014M3 007400 0915 014M4 175665 0916 014M5 055640 0917 014M6 0020M1 0918 01407 1020M0 0919+ 0920 01410 006400 0921 01411 175666 0922 01412 055640	STB JA9,I CPB T1 RSS HLT 0 CLB STB TA10,I CPB T1	IA9 = DEF T1  STB, I FAILED = 1 INDIRECT LEVEL  B + 000000 IA9 = DEF T1
0860 * 0861 * 0862 * 0863 * 0864 * 0865 * 0866 * 0867 * 0868	01336 102000 CHECK LDB INDIRECT 01337 006400 01340 165661 01341 055625 01342 002001 01343 102000	CLB LDB IA5,I CPB M1 RSS HLT 0	IA5 = DEF M1, M1 = 177777  LDB,I FAILED = 1 INDIRECT LEVEL	0914 014M3 007400 0915 014M4 175665 0916 014M5 055640 0917 014M6 0M2MM1 0918 01407 102MM 0919* 0920 01410 0M640M 0921 01411 175666 0922 01412 055640 0923 01413 002MM1	STB JA9,I CPB T1 RSS HLT Ø CLB STB TA10,I CPB T1 RSS	IA9 = DEF T1  ST8,I FAILED = 1 INDIRECT LEVEL  В + ФФФФФФ
0860 * 0861 * 0862 * 0863 * 0864 * 0865 * 0866 * 0866 * 0868 * 0869 * 08	01336 102000 CHECK LDB INDIRECT 01337 006400 01340 165661 01341 055625 01342 002001 01343 102000 01344 006400 01345 165662	CLB LDB IA5,I CPB M1 RSS HLT 0 CLB LDB IA6,I	IA5 = DEF M1, M1 = 177777	0914 014M3 007400 0915 014M4 175665 0916 014M5 055640 0917 014M6 002MM1 0918 01407 102MM0 0919* 0920 01410 006400 0921 01411 175666 0922 01413 005640 0923 01413 002MM1 0924 01414 102MM	STB JA9,I CPB T1 RSS HLT Ø CLB STB TA10,I CPB T1 RSS	IA9 = DEF T1  STB, I FAILED = 1 INDIRECT LEVEL  B + 000000 IA9 = DEF T1
0860 * 0861 * 0862	01336 102000 CHECK LDB INDIRECT 01337 006400 01340 165661 01341 055625 01342 002001 01343 102000	CLB LDB IA5,I CPB M1 RSS HLT 0	IA5 = DEF M1, M1 = 177777  LDB,I FAILED = 1 INDIRECT LEVEL	0914 014M3 007400 0915 014M4 175665 0916 014M6 055640 0917 014M6 002M01 0918 01407 102M00 0919* 0920 01410 006400 0921 01411 175666 0922 01412 055640 0923 01413 002M01 0924 01414 102M00	STB JA9,I CPB T1 RSS HLT Ø CLB STB TA10,I CPB T1 RSS	IA9 = DEF T1  STB, I FAILED = 1 INDIRECT LEVEL  B + 000000 IA9 = DEF T1

0981\*

0983\*

0982\* CHECK XOR INDIRECT

	0928	01415	961631	LDA	FVEN1	EVEN1 # 052525	0984	01465	003400	CCA		
	0929	01416	141663	ADA	IA7,I	IA7 = DEF EVEN1	0985		121663		IA7,I	IA7 # DEF EVEN1
	0930	Ø1417	051632	CPA	0001	EXPECT A = 125252	0986		051632		ODD1	•
	0931	01420	002001	RSS			0987		992991	RSS		
	0932	01421	102000	HLT	Ø	ADA, I FAILED - 1 INDIRECT LEVEL	0988		102000	HLT	Ø	XOR, I FAILED - 1 INDIRECT LEVEL
	0933*		•				0989*	•			•	Assistant and a second of the
		Ø1422	061631	LDA	EVEN1			01472	003400	CCA		
			141664		IA8.I	IA8 = DEF IA7, I	0991		121664		IA8,I	IA8 # DEF IA7.I
	0936	01424	Ø51632		ODD1		_		Ø51632		ODD1	2.10 · 30. 2.17 y 2
			002001	RSS	<b>-</b>		0993		002001	RSS	0001	
			102000	HLT	а	ADA, I FAILED - 2 INDIRECT LEVELS			102000	HLT	ø	XOR, I FAILED - 2 INDIRECT LEVELS
	0939+		•				0995*	,				NON'T THICE OF E INDINEST ELTES
		CHECK	ADB INDIRECT					CHECK	ISZ INDIRECT			
	0941+						0997*	C.,_C.,	102 INDIRECT			
	-	Ø1427	P65631	LDB	EVEN1	EVEN1 = 052525		01477	003400	CCA		
			145663		IA7,I	IA7 = DEF EVEN1	Ø999		071640	STA	T 4	T1 + 177777
			Ø556 <b>32</b>		0001	EXPECT H = 125252			135665		IA9.I	IA9 = DEF T1
			002001	RSS	1001	EXPECT H = 123232	1001		102000		- •	
			102000	HLT	a	ADB, I FAILED - 1 INDIRECT LEVEL			961649	HLT LDA		ISZ, I FAILED - 1 INDIRECT LEVEL
	0947+	1/1433	102000	T1 L	¥1	AUDIT FAILED & I INDIRECT LEVEL	1003				11	
		01434	065631	1.00	EVEN1		1003		002002 102000	SZA	•	TOT T CATION A THRESPORT LEAD
			145664			110 - DEE 117 1	1005+	CNCIN	102000	HLT	Ю	ISZ, I FAILED - 1 INDIRECT LEVEL
			P55632		IAB,I	IA8 = DEF IA7, I			007400			
		-			ODD1				003400	CCA		
-			002001	RSS	•	ADD T CATLED O INDIDECT LEVELS			071640	STA	_	T1 + 177777
MR		W144W	102000	HLT	r	ADB, I FAILED - 2 INDIRECT LEVELS	1008		135666		IA10,I	IA10 = DEF IA9, I
ñ	0953*	CHECK	AND THRIDEAT				1009		102000	HLT		13Z, I FAILED - 2 INDIRECT LEVELS
1		LHELN	AND INDIRECT				1010		P61640	LDA	11	
Η.	0955÷		007400						002002	SZA	_	TAT T FATIFO A TURTREST I SUELO
7			993499	CCA		TIT ACC CUENT		Ø1514	102000	HLT	И	ISZ, I FAILED - 2 INDIRECT LEVELS
	0957	-	111663		IA7,I	IA7 = DEF EVEN1	1013.					
			Ø51631		EVEN1		1014	01515	000000	NUP	**** MODI	ULE LUOP
	0959		002001	RSS		AND * -4*1 A *N-*0* 1-4-1						•
		01445	102000	HLT	N	AND, I FAILED - 1 INDIRECT LEVEL						
	0961+		203455									
			003400	CCA	•••	TAR - PEF FUENA						
			111664		IA8,I	IA8 = DEF EVEN1						
			M51631		FVEN1							
			002001	RSS	_	AND T CATAGO A THRIDER ACTOR						
		W1452	102000	HLT	И	AND, I FAILED - 2 INDIRECT LEVELS						
	0967+	CHECK	10- 14-F-									
		LHELK	TOR INDIRECT									
	0969*			<b>-</b>								
			002400	CLA		TAT DEF EVEN						
			131663	_	TA7,I	IA7 = DEF EVEN1						
			051631		EVEN1							
			002001	RSS								
		01457	102000	HLT	Ø	IOR, I FAILED - 1 INDIRECT LEVEL						
	0975*											
			002400	CLA								
	0977		131664		I 48, I	IA8 = DEF IA7,I						
	0978		051631		EVEN1							
	0979		992991	RSS								
	0980	Ø1464	102000	HLT	Ø	IOR, I FAILED - 2 INDIRECT LEVELS					-	

1016	01516	161676	I DA	.P1,I	.P1 = DEF TBL.1,	TRI . 1 = 015366	1072	01575	102000		HLT	Ø	AND, I FAILED
1017		051700		K10	K10 = 015366	.52(1 = 515555	1073*						
1018	01520		RSS		W10 - 510000		1074	01576	002400		CLA		
	01521		HLT		LDA, I FAILED		1075	01577	141677		ADA	.P2,I	.P2 = DEF TBL.2, TBL.2 = 051463
1020+		102110		••	confi ( nice		1076	01600	051701		CPA	K11	K11 = Ø51463
	01522	165677	LDB	.P2,I	.P2 = DEF TBL.2,	TBL 2 = 051463	1077	01601	002001		RSS		
	01523			K11	K11 = Ø51463	10242 - 001400	1078	01602	102000		HLT	Ø	ADA,I FAILED
1023		002001	RSS				1079*						
-	01525		HLT		LDB, I FAILED		1080	01603	006400		CLB		
1025+		INSAMO	1.6	• 1	Cooli Laire		1081	01604	145676		ADB	.P1,I	.P1 = DEF TBL.1, TBL.1 = 015366
	01526	961791	LDA	K11	K11 = 051463		1082	01605	055700		CPB	K10	K10 = 015366
1027		151677		.P2,I	.P2 = DEF TBL.2,	TRI 2 = 051463	1083	01606	002001		RSS		
	Ø153Ø		RSS		2 - 00. 100.27	10045 - 001400			102000		HLT	0	ADB, I FAILED
	01531		HLT		CPA, I FAILED		1085*						
1030*		INCHME	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	E.	CI A J I V A L C L D		1086	01610	125704		JMP	JMP1A,I	JMP TO JMP1(INDIRECT), THEN JMP2
	Ø1532	065700	LDB	K10	K10 = 015366				102000		HLT	Ø	JMP, I FAILED
1031	Ø1533			P1,I	.P1 = DEF TBL.1,	TRI 1 = 015366	1088*						
	Ø1534		RSS		.1 - 021 102.17	105.1 - 013300	1089	01612	002400	JMP2	CLA		
			HLT		CPB, I FAILED				171705			SR1A,I	SRIA = DEF SRI < SRI + NOP>
1035	01535	INZNNN	nL i	VI	Cro,1 FAILED				115705			SRIA, I	
		003400	CCA					-	102000	.P3	HLT		JSB,I FAILED
	01536			T2A,I	T2A = DEF T2				161705	P4		SR1A,I	
	Ø1537			T2A, I	12A - OLI 12				051706	• • •		.ADR3	ADR3 = DEF .P3
1038		151703	RSS	•					002001		RSS		•
	01541		HLT		STA, I/CPA, I FAILE	n			102000		HLT		JSB, I FAILED - BAD RETURN ADDRES
	и1542	INSUND	nL i	V)	STATITUTE TAILE	b .	1097*		100000		-	••	
1041		065671	1.00	EVENI	EVEN1 = 052525			01622	000000		NOP	**** MOD	DULE LOOP
	01543			EVEN1 T2A,I	EACHI - 025252				,				
	01544			T2A, I									
-	01545												
	01546		RSS HLT		STB, I/CPB, I FAILE	n	1100	01623	025777		JMP	PG1	GOTO END OF PAGE Ø
	01547	102000	nr.	v	SIB, I/CPO, I TAILE	b .			102000		HLT		JMP FAILED
1047*		227424											
	01550		CCA		T2A = DEF T2								
	01551			T2A,I	124 - DEF 12								
	01552			T2A,I	187 T FATLED - DT	n NOT SYTS	1103	01625	177777	M 1	DEC	-1	
	91553		HLT		ISZ, I FAILED - DI	U NOT SKIP			177776	M2	DEC		
1052	01554			T2A,I					000000	.0	DEC		
	Ø1555		SZA		ISZ, I FAILED - T2	NO- a			000001	i	DEC		
	Ø1556	INSNNA	HLT	И	132,1 FAILED - 12	MOI N	1107		Ø52525	FVEN1			ALL EVEN BITS 1'S
1055+		000400	e1 A						125252			125252	ALL ODD BITS 1'S
	Я1557		CLA		.P1 = DEF TBL.1,	TRI 1 = 015366			052524	K1		52524	
	01560			.P1,I		185.1 - 813300			077777	PMAX			
	91561			K10	K10 = 015366				100000			100000	
1059	01562		PSS		TOD I SATUED				102000	HLTA			
	01563	102000	HLT	и	IOR, I FAILED		1113		107077			107077	
1061*		003400	664							T1	NOP		TEMPORARY STORAGE
	01564		CCA		D4 - DEE TOL 4	TO: 1 - 015355				ADDR1		¥1	.e ·· sumut erenauk
1063		121676		.P1,I	.P1 = DEF TBL.1,	INF*1 - N12200	1116		000531	ADDR3			
	И1566			K12	K12 = 162411		1117		000542	ADDR4			
	и1567		RSS		VOD T FATLED		1118		M24522	JR1		RTN1	
	01570	INSNAA	HLT	N	XOR, I FAILED		1119		024526	JR2		RTN2	
1067			66.				1120		024532			RTN3	
	01571		CCA		D4 - DEE 701 4	TO: 4 - 045767	1121		W24543	JR4		RTN4	
	01572			.P1,I	.P1 = DEF TBL.1,	IDE *1 = N12300		00000		A	EQU		A REGISTER
	Ø1573			KIØ	K10 = Ø15366			00001		Ř	EQU		B REGISTER
1071	Ø1574	NNSNNI	PSS					U				•	O NEWAUTER

1124*						1173	azaaa	163371	LOA	K11A,I	K11 = DEF K11, K11 = Ø51463
1125		ADDR2	DEF	RA3-1		1174		053406		TBL.2	THL.2 = 051463
1126	01651 001317			RA4-1		1175		002001	RSS	. •	11/2 2 2 201400
1127	01652 003217	ADDR7				1176		102000	HLT		LDA, I FAILED
1128		IA1		IR1		1177*	WE FIELD	I 40 5 41 40 41	nr.i	•	CONVI LAICED
1129	01654 101655	IA2		++1,I		1177	00004	167770	1.00	V 4 0 4 T	K10A, = DEF K10, K10 = 015366
1130	01655 001303	145						167370		K10A, I	
1131		7 4 7		IR2		1179		957499		TBL.1	TBL.1 = 015366
				RA3		1180		002001	RSS		100 7 517150
1132		IA4		*+1,I		1181	N5NN1	102000	HLT	И	LDB, I FAILED
1133	01660 001320			RA4		1182*					-01 - 015755
1134			DEF	-		1183		063400		TBL.1	TBL.1 = 015366
1135		IA6		IA5,I		1184		153370		K10A,I	K10A * DEF K10, K10 * 015366
1136		IA7		EVEN1		1185		002001	RSS		
1137	01664 101663			IA7,I		1186		102000	HLT	Ø	CPA, I FAILED
1138		149	DEF			1187*					
1139		IA10		IA9,I		1188		067406		TBL.2	TBL.2 = 051463
1140	01667 034075	K7	DEC	14397		1189	02015	157371	CPB	K11A,I	K11A = DEF K11, K11 = 051463
1141*						1190	02016	002001	RSS		
1142	01670 002542	IR11	DEF	RA11		1191	02017	102000	HLT	a	CPB, I FAILED
1143	Ø1671 ØØ2545	IR12	DEF	RA12		1192+					
1144	01672 002552	IR13	DEF	x13		1193	02020	061631	LDA	EVEN1	
1145	01673 002567	<b>IR14</b>				1194		173372		T1A,I	T1A = DEF T1
1146	01674 002551	ADR13				1195		051640	CPA		
1147		ADR14				1196		002001	RSS		
1148*			0 21			1197		102000	HLT		STA, I/CPA FAILED
	01676 003400	.P1	DEE	TBL.1		1198+	021127	1 4) 5 114:4)		<b>V</b> .	OTAY TYCE A TAILED
	01677 003406	.P2		TBL.2		1199	42425	065632	I DB	0001	
	01700 015366			И15366				177372			714 - DEE 71
	01701 051463	K11				1200				T1A,I	TIA = DEF TI
	01702 162411	K12		951463		1201		055640	CPB		
1154	01703 003475	T2A		162411		1202		002001	RSS		0TD T.0DD FATIER
	01704 003500		DEF			1203	W2W31	102000	HLT	N	STB, I/CPB FAILED
		JMP1A				1204+					
1157	01705 003476	SRIA		SR1		1205		003400	CCA		
		.ADR3				1206		971649	STA		
1158	01707 002223	P99A		P99		1207		137372		T1A,I	TIA = DEF TI
	01710 000002		DEF		FIRST CORE ADDRESS	1208		102000	HLT		ISZ, I FAILED - DID NOT SKIP
	01711 003677	LCA	DEF	3677B	LAST CORE ADDRESS (2K)	1209		061640	l D A		
1161*						1210		<b>002002</b>	SZA		
	01712 000000	JSB7	NOP		SUBROUTINE FROM PAGE 1	1211	02040	102900	HLT	Ø	ISZ,I FAILED - T1 NOT Ø
	Ø1713 125715		JMP	*+2,I	RETURN TO PAGE 1	1212*					
	01714 102000		HLT	Ø	JMP,I FAILED	1213	02041	002400	CLA		
1165	91715 902066		DEF	P9		1214	<b>02042</b>	133371	IOR	K11A, I	K11A = DEF K11, K11 = 051463
1166	91716 125720	JMP5	JMP	*+2,I	GO BACK TO PAGE 1	1215	02043	Ø534Ø6	CPA	TBL.2	TBL.2 = 051463
1167	01717 102000		HLT	Ø	JMP	1216	02044	992991	RSS	-	•
1168	01720 002062		DEF	P6		1217		102000	HLT	Ø	IOR, I FAILED
						1218*			-		
						1219	02046	003400	CCA		
						1220		123373		K12A,I	K124 = DEF K12, K12 = 162411
1170	01777		ORG	1777B		1221		053400		TBL.1	William Control William Control
	01777 000000	PG1	NOP			1222		992991	PSS		
		. • .				1223		102000	HLT		XOR, I FAILED
						1224*	116036	1 4,5 8,6,6,	,.C.1	•	AUNTA TRILLIU
						1225	02053	003400	CCA		
											K10A = DEF K10, K10 = 015366
						1226		113370		KIDA,I	· · · · · · · · · · · · · · · · · · ·
						1227		953499		TBL.1	TBL.1 = 015366
						1228	NZNOO	002001	RSS		

1229	02057	102000		HLT	0	AND, I FAILED
1230*						
1231	02060	127374		JMP	JMP5A, I	JMP5A = DEF JMP5
1232	02061	102000		HLT	Ø	JMP, I FAILFD
1233*						
1234	02062	002400	P6	CLA		
1235	02063	971712		STA	JSB7	JSB7 + NOP
1236	92964	117375		JSB	JSB7A,I	JSB7A = DEF JSB7
1237	92965	102000	P7	HLT	Ø	JSB, I FAILED
1238	02066	961712	P9	LDA	JSB7	
1239	02067	Ø53376		CPA	P7A	P7A = DEF P7
1240	02070	002001		RSS		
1241	02071	102000		HLT	Ø	JSB, I FAILED - BAD RETURN ADDRES
1242*						
1243	02072	000000		NOP	**** MODI	JLE LOOP

1245*	THIS S	SECTION CHECKS	THAT	ALL OTHER	REGISTERS REMAIN UNCHANGED
1246*	WHEN A	MEMORY REFERE	NCE	INSTRUCTIO	ON IS EXECUTED.
1247+					
1248	02073	006400	CLB		
1249	02074	999949	CLE		
1250	<b>02075</b>	103101	CLO		
1251	02076	Ø61625	LDA	M1	M1 = 177777
1252	02077	006002	SZB		
1253	02100	102000	HLT	Ø	LDA - B CHANGED
1254	02101	002040	SEZ		
1255	02102	102000	HLT	0	LDA - E CHANGED
1256	02103	102201	SOC		
1257	02104	102000	HLT	0	LDA - OV CHANGED
1258	02105	051625	CPA	M1	
1259	02106	002001	RSS		
1260	02107	102000	HLT	P	CPA FAILED
1261	02110	006002	SZB		
1262	02111	102000	HLT	a	CPA - B CHANGED
1263		002040	SEZ		
1264	02113	102000	HLT	Ø	CPA - E CHANGED
1265	02114	102201	SOC		
1266		102000	HLT	Ø	CPA - OV CHANGED
1267*					
1268	02116	002400	CLA		
1269	_	000040	CLE		
1270	92129	103101	CLO		
1271		065631		EVEN1	EVEN1 = 052525
1272		002002	SZA		•
1273	02123	102000	HLT	Ø	LDB - A CHANGED
1274	02124	002040	SEZ		
1275	02125	102000	HLT	a	LDB - E CHANGED
1276	02126	102201	SOC		
1277	02127	102000	HLT	Ø	LDB - OV CHANGED
1278	02130	Ø55631	CPB	EVEN1	
1279	<b>02131</b>	002001	RSS		
1280	02132	102000	HLT	Ø	CPB FAILED
1281	02133	002002	SZA		
1282	02134	102000	HLT	a	CPB - A CHANGED
1283	Ø2135	002040	SEZ		
1284	02136	102000	HLT	Ø	CPB - E CHANGED
1285	02137	102201	SOC		
1286	02140	102400	HLT	а	CPB - OV CHANGED
1287+	_				
1288	Ø2141	<b>Й61632</b>	LDA	ODD1	ODD1 * 125252
1289	02142	007400	CCB		
1290	02143	002300	CCE		
1291	02144	102101	STO		
1292	Ø2145	971640	STA	T1	
1293	02146	002041	SEZ,		
1294	02147	102000	HLT		STA - E CHANGED
1295	02150	102301	808		
1296	02151	102000	HLT	Ø	STA - OV CHANGED
1297		P55625	CPB	M1	
1298	02153	002001	RSS		
1299	02154	102000	HLT	a	STA - B CHANGED
1300	02155	Ø51640	CPA	T1	

```
1357*
1301 02156 002001
                          RSS
                                                                   1358 02243 002400
1302 02157 102000
                         HLT Ø
                                        STA FAILED
                                                                                             CLA
1303*
                                                                    1359 02244 006400
                                                                                             CLB
                                                                    1360 02245 041625
1304 02160 065631
                         I DB EVENT
                                       EVEN1 = 052525
                                                                                             ADA M1
                                                                                                           < E. OV. A CHECKED ELSEWHERE>
1305 02161 002400
                         CLA
                                                                    1361 02246 006002
                                                                                             SZB
1306 02162 000040
                                                                    1362 02247 102000
                                                                                             HLT 0
                         CLE
                                                                                                           ADA - B CHANGED
                                                                   1363*
1307 02163 103101
                         CLO
                                                                   1364 02250 002400
1308 02164 075640
                          STB T1
                                                                                             CLA
1309 02165 002002
                                                                   1365 02251 006400
                         SZA
                                                                                             CLB
1310 02166 102000
                         HLT Ø
                                                                   1366 02252 045632
                                                                                             ADB ODD1
                                                                                                           < E, OV, B CHECKED ELSEWHERE>
                                       STB - CHANGED
1311 02167 002040
                         SEZ
                                                                   1367 02253 002002
                                                                                             SZA
                                                                   1368 02254 102000
1312 02170 102000
                          HLT Ø
                                        STB - E CHANGED
                                                                                             HLT 0
                                                                                                           ADB - A CHANGED
1313 02171 102201
                          SOC
                                                                   1369*
                                                                   1370 02255 002400
1314 02172 102400
                         HLT A
                                        STB - OV CHANGED
                                                                                             CLA
1315 02173 055640
                                                                   1371 02256 006400
                         CPB T1
                                                                                             CLB
                                                                   1372
                                                                         02257 103101
1316 02174 002001
                         RSS
                                                                                             CLO
1317 02175 102000
                         HLT Ø
                                       STB FAILED
                                                                   1373
                                                                        02260 000040
                                                                                             CLE
                                                                   1374
                                                                         02261 031631
                                                                                             IOR EVEN1
1318*
                                                                                                           EVEN1 = 052525
                                                                   1375
                                                                        02262 021632
1319 02176 103101
                                                                                             XOR ODD1
                                                                                                           ODD1 * 125252
                         CLO
                                                                   1376
                                                                        02263 011625
1320 02177 000040
                                                                                             AND M1
                                                                                                           M1 = 177777
                         CLE
                                                                   1377
                                                                         02264 006002
1321 02200 002400
                                                                                             SZB
                         CLA
1322 02201 006400
                                                                   1378
                                                                         02265 102000
                                                                                             HLT Ø
                                                                                                           IOR OR YOR OR AND . B CHANGED
                         CLB
1323
     02202 026204
                          JMP ++2
                                                                   1379
                                                                         02266 102201
                                                                                             SOC
1324
     02203 102000
                          HLT Ø
                                        JMP FAILED
                                                                   1380
                                                                         02267 102000
                                                                                             HLT 0
                                                                                                           IOR OR XOR OR AND - OV CHANGED
                                                                   1381
                                                                         02270 002040
1325
     02204 002002
                         SZA
                                                                                             SEZ
                                                                   1382
                                                                         02271 102000
                                                                                                           IOR OR XOR OR AND - E CHANGED
1326
     02205 102000
                          HLT 0
                                        JMP - A CHANGED
                                                                                             HLT Ø
                                                                   1383 02272 051625
                                                                                             CPA M1
1327
    02206 006002
                          SZB
                                                                   1384
                                                                         02273 002001
1328
     02207 102000
                         HLT Ø
                                        JMP - B CHANGED
                                                                                             RSS
1329
    92210 002040
                         SEZ
                                                                   1385
                                                                         02274 102000
                                                                                             HLT Ø
                                                                                                           IOR/XOR/AND - RESULT NOT 177777
1330 02211 102000
                          HLT A
                                        JMP - E CHANGED
                                                                   1386*
1331 02212 102201
                                                                   1387 02275 003400
                          SOC
                                                                                             CCA
                                                                   1388
                                                                         02276 071640
                                                                                             STA T1
1332 02213 102000
                          HLT A
                                        JMP - OV CHANGED
                                                                                                           T1 + 177777
                                                                   1389
1333*
                                                                         02277 002400
                                                                                             CLA
                                                                   1390
                                                                         02300 006400
1334 02214 002400
                         CLA
                                                                                             CLB
1335 02215 072224
                          STA X99
                                        X99 ← NOP
                                                                   1391
                                                                         02301 000040
                                                                                             CLE
1336 02216 003400
                                                                   1392
                                                                        02302 103101
                          CCA
                                                                                             CLO
1337 02217 007400
                                                                   1393
                                                                         02303 035640
                         CCB
                                                                                             ISZ T1
    02220 102101
1338
                                                                   1394
                                                                         02304 102000
                                                                                             HLT Ø
                          STO
                                                                                                           ISZ FAILED - DID NOT SKIP
1339 02221 002300
                                                                   1395
                                                                         02305 002002
                         CCF
                                                                                             SZA
1340
    02222 016224
                          JSB *+2
                                                                   1396
                                                                         02306 102000
                                                                                             HLT 0
                                                                                                           ISZ - A CHANGED
                                                                   1397
1341 02223 102000
                          HLT Ø
                                        JSB FAILED
                                                                         02307 006002
                                                                                             SZB
1342 02224 000000
                         NOP
                                                                   1398
                                                                         02310 102000
                                                                                             HLT 0
                                                                                                           ISZ - B CHANGED
1343 02225 002041
                          SEZ,RSS
                                                                   1399
                                                                         02311 002040
                                                                                             SEZ
1344 02226 102000
                          HLT A
                                        JSB . E CHANGED
                                                                   1400
                                                                         02312 102000
                                                                                             HLT Ø
                                                                                                           ISZ - E CHANGED
1345 02227 102301
                                                                   1401
                                                                         02313 102201
                          SOS
                                                                                             SOC
1346
     02230 102000
                          HLT Ø
                                        JSB . OV CHANGED
                                                                   1402
                                                                         02314 102000
                                                                                             HLT 0
                                                                                                           ISZ - OV CHANGED
1347 02231 051625
                                                                   1403+
                         CPA M1
                                                                   1404 02315 000000
                                                                                             NOP **** MODULE LOOP
1348 02232 002001
                         RSS
                          HLT Ø
1349 02233 102000
                                        JSB - A CHANGED
1350 02234 055625
                         CPB M1
1351 02235 002001
                          RSS
1352 02236 102000
                          HLT 0
                                        JSB - B CHANGED
1353 02237 062224
                         LDA X99
1354 02240 051707
                         CPA P99A
                                        P99A = DEF P99
1355 02241 002001
                         RSS
1356 02242 102000
                          HLT 0
                                        JSB - BAD RETURN ADDRESS
```

1406	22716	061661	LDA	7.45	IA5 = DEF M1, M1 = 177777	1462	02377	174000	e T D	A,I	
1407		861661 168888	LDA		143 - DET HI, HI + 1////	1463		061640	IDA		
-		051625	CPA					P51625	CPA		
1408				m I		1465		002001		-	
1409		002001	RSS	•	IDA A T BATIED				RSS		
1410		102000	HLT	И	LDA A, I FAILED	1466		102000	HLT	И	STB A, I FAILED
1411+						1467*		00100			
		Ø65663	LDB		IA7 = DEF EVEN1, EVEN1 = 052525	1468		061665		IA9	IA9 = DEF T1
1413		160001	LDA			1469		071640	STA		
1414		Ø51631		EVEN1		1470		150000		A,I	
1415	Ø2326	002001	RSS			1471		P02001	PSS		
1416	02327	102000	HLT	Ø	LDA B, I FAILED	1472		102000	HLT	P:	CPA A, I FAILED
1417+						1473	02411	<b>ต</b> 65665	LDB	I A 9	IA9 = DEF T1
1418	02330	065661	LDB	1 A 5	IA5 * DEF M1, M1 * 177777	1474	02412	075640	STB	T1	
1419	<b>02331</b>	164001	LDB	B,I		1475	02413	154001	CPB	B,I	
1420	02332	055625	CPB	M1		1476	Ø2414	002001	RSS		
1421		002001	RSS					102000	HLT	Ø	CPB B, I FAILED
1422		102000	HLT	а	LDB B, I FAILED	1478*					
1423+		1						061665	1 DA	IA9	IA9 * DEF T1
1424		Ø61663	LDA	147	IA7 # DEF EVEN1, EVEN1 # 852525	1480		P71640	STA		1.13 () [1.1
1425		164000	LDB		14, - 52, 21241, 21241 - 552525	1481		P65665		ÏA9	
1426		055631		EVEN1				150001		B, I	
1427		002001	RSS	CARMI		1483		002001	RSS		
			HLT	•	LDB A, I FAILED	1484		102000	HLT		CDA D T EATLED
1428		102000	n E i	v	COD RATECTO	1485					CPA B, T FAILED
1429+		225 422	CLB			1486		154000		A,I	
1430		006400			*4 4 6	1487		002001	RSS		0.0 4 . 515150
1431		075640	STB		T1 + 0		W2420	102000	HLT	v	CPB A, I FAILED
1432		Ø61665	LDA		IA9 = DEF T1	1488+					
1433		170000	STA			1489		M61663		IA7	IA7 - DEF EVEN1
1434		065640	LDB			1490		041631		FVEN1	EVEN1 = 052525
1435		055640	CPB	T1		1491		071640	STA		
1436		002001	RSS			1492		P61663	LDA		
1437		102000	HLT	Ø	STA A, I FAILED			140000	ADA	A,I	
1438*						1494		P51640	CPA	T 1	
1439	Ø2352	002400	CLA			1495	P2435	002001	RSS		
1440	02353	P71640	STA	T1	T1 + 0	1496	M2436	102000	HLT	Ø	ADA A, I FAILED
1441	02354	Ø65665	LDB	IA9	IA9 = DEF T1	1497*					
1442	02355	174001	STB	B,I		1498	02437	и65661	LDB	IA5	IA5 = DEF M1
1443	02356	061640	LDA	T1		1499	W244W	045625	ADB	M1	M1 = 177777
1444	02357	051640	CPA	T1		1500	02441	075640	STB	T1	
1445		002001	RSS			1501	P2442	Ø65661	LDB		
1446		102000	HLT	Ø	STB B, I FAILED	1502		144001	ADB		
1447+			- •		• •	1503		955640	СРВ		
1448		002400	CLA			1504		002001	RSS	• •	
1449		071640	STA	T1	T1 + 0			102000	HLT	Ø	ADB B, T FAILED
1450		003400	CCA	• •	A + 177777	1506*				•	ADD BY! TAILED
1451		P65665	LDB	TAG	IA9 = DEF T1 .	1507	A2447	UU2400	CLA		
1452		170001	STA		110	1508		Ø65661		TAR	TAE - NEE H1 H4 - 477777
-		065640	LDB					140001	I DB		IA5 = DEF M1, M1 = 177777
1453			CPB					Ø51625	ADA		
1454		055625		m 1					CPA		
1455		002001	RSS	•	CTA B T FATIEN			402001	RSS		.0. 0 - 5.1.50
1456		102000	HLT	и	STA B, I FAILED		V2454	102000	HLT	V	ADA B,I FAILED
1457*						1513+	00.55	006.400			
1458		006400	CLB					996499	CLB		
1459		N75640	STB	т1	T1 + 0				LDA		IA7 = DEF EVEN1, EVEN1 = 052525
		007400	CCB		B + 177777			144000	ADB		
1461	02376	Ø61665	LDA	149	IA9 = DEF T1	1517	02450	055631	CPB	EVEN1	

, 405	14435 PV1 1	NOTHECT ROOMEOUTHO	VIA R W WESTERN				-			
1518	02461 00200	1 RSS		1574	02537	961679		IDA	IR11	IR11 = DEF RA11
	02462 10200		ADB A, T FAILED			124000			A,I	
1520+	02402 10200			1576	02541	102000		HLT	a	JMP A, I FAILED
	Ø2463 Ø6166	1 LDA TAS	IA5 = DEF M1, M1 = 177777	1577*						
	02464 13000		·	1578		и65671	RA11		IR12	IR12 = DEF RA12
	M2465 M5162			1579	02543	124001		JMP	B,I	
1524	02466 00200	1 RSS		1580		102000		HLT	а	JMP B, I FAILED
1525	02467 10200	10 HLT 0	IOR A, I FAILED	1581*						
1526*						002400	RA12			
	02470 00240					072552			X13	X13 ← NOP
	02471 06566		IA7 = DEF EVEN1, EVEN1 = 052525	1584		061672			IR13	IR13 = DEF X13
	02472 13000			1585		114000	D 4 7		A,I	TOR A T EATLED
	02473 05163			1586 1587		102000		HLT NOP		JSB A, I FAILED
`1531	02474 00200		TOD G T EATLED	1588		051672	×13		IR13	
	02475 10200	10 HLT 0	IOR B, I FAILED	1589		002001		RSS		
1533*	02476 06166	1 LDA TAS	IA5 = DEF M1, M1 = 177777			102000		HLT		JSB A, I FAILED - A REG. CHANGED
	02477 11000		143 - 111 - 17777	1591		и65674			ADR13	ADR13 = DEF P13
	02500 05166			1592		Ø56552			x13	
1537				1593		002001		RSS		
1538	02502 10200		AND A, I FAILED	1594	Ø2561	102000		HLT	0.	JSB A, I FAILED - BAD RETURN ADDR
1539+				1595*						
	02503 06163	1 LDA EVEN1	EVEN1 = 052525	1596	02562	006400		CLB		
	02504 06566		IA5 = DEF M1, M1 = 177777	1597		976567			X14	X14 ← NOP
1542	02505 11000	AND R, I		1598		и656 <b>73</b>		_	IR14	IR14 * DEF X14
1543	02506 05163	CPA EVEN1		1599		114001			B,I	
1544	02507 00200	11 RSS		1600		102000		HLT		JSB B, I FAILED
1545	02510 10200	10 HLT 0	AND B,T FAILED			DODDOD	X14	NOP		
1546*				1602		P55673			JR14	
• .		INSTRUCTION BEFORE 1	TESTING XOR A, I	1603 1604		002001 102000		RSS HLT		JSB B, I FAILED . B REG. CHANGED
1548+		. 50 50504	0 . 450505	1605		065675		_	ADR14	ADR14 = DEF P14
1549			B • 052525	1606		Ø56567			X14	X0014 - 0E: 114
1550	02512 00700			1607		002001		RSS		
1551 1552				1608		102000		HLT		JSB B, I FAILED - BAD RETURN ADDR
1553			CMB FAILED	1609*				-		
	02516 00700		O.M. V. H.Z.L.D	1610		061633		LDA	K1	
	02517 0556			1611	02600	071640		STA	T1	T1 = K1 = 052524
1556	02520 002N			1612	02601	061665		LDA	IA9	IA9 = DEF T1
1557			CMB FAILED	1613		134700			A,I	
1558*				1614		002001		RSS		
1559	M2522 M656		IA5 = DEF M1, M1 = 177777			102000		HLT		ISZ A, I FAILED - IT SKIPPED
1560	02523 00700					065640		LDB		FUENA - 050505
1561	02524 0616			1617		055631			FVEN1	EVEN1 = 052525
	02525 1200			1618		002001 102000		RSS HLT		ISZ A, I FAILED - T1 NOT 052525
1563	02526 0500			1619 1620*		TRISAND		חבו	VI	102 MAI LATEED # 11 HOT #35255
1564	02527 00200		VOR A T EATLED			447440		ссв		
1565		NO HLT P	XOR A,I FAILED			07564U		STB		T1 = 177777
1566+		31 LDA EVEN1	EVEN1 = 052525			965665			IA9	IA9 = DEF M1, M1 = 177777
1567			IA5 = DEF M1, M1 = 177777			134001			B, I	
1568 1569		_	140 - 001 011 01 - 10000			102000		HLT		ISZ B, I FAILED - DID NOT SKIP
1570	02534 0516					061640		LDA		·
1571				1627		942445		SZA		
	02536 1020		XOR B, T FAILED	1628	02620	102000		HLT	И	ISZ B, I FAILED - TI NOT 0
1573*		_		1629*						

# PAGE 0037 #01 INDIRECT ADDRESSING VIA A & B REGISTERS PAGE 0038 #01 ITERATIVE TESTS

1630 02621 000000 NOP \*\*\*\* MODULE LOOP

1632*	THESE	TESTS T	RY TO I	IND	INTERMITT	ANT ERRORS
1633*						
1634+	LDA/CF	PA ITERA	TIVE TE	ESTS		
1635+			, ,			
1636	92622	006400		CLB		
1637		Ø61631	LP1		EVEN1	A=052525
1638		051631	L' 1	CPA	EVEN1	A-60E020
1639		002001		RSS	I. VLIVI	
1640	02626			HLT		LDA/CPA FAILED
		•				EDATORA FAILED
1641	92627			ISZ		
1642	N5030	Ø26623		JMP	LP1	
1643+						
1644	02631			CLB		
1645		061632	LP2		0001	A=125252
1646		051632		CPA	nDD1	
1647	<b>02634</b>			RSS		
1648	<b>02635</b>	102000		HLT	Ø	LDA/CPA FAILED
1649	Ø2636	034001		ISZ	В	
1650	02637	Ø26632		JMP	LP2	
1651*						
1652*	LDB/CF	B ITERA	TIVE T	STS		
1653*						
1654	02640	002400		CLA		
1655	02641	Ø65631	LP3	LDB	EVEN1	B=052525
1656	02642	055631		CPB	EVEN1	
1657	02643	002001		RSS		
1658	02644	102000		HLT	а	LDB/CPB FAILED
1659	02645	034000		ISZ	A	
1660	02646				LP3	
1661+				_		
1662	Ø2647	002400		CLA		
1663		065632	LP4		ODD1	B=125252
1664	Ø2651		- '	CPB		
1665		002001		RSS		
1666	Ø2653			HLT	Ø	LDB/CPB FAILED
1667	g2654			ISZ	A	2007078 771220
1668	02655				LP4	
1669+	e. E. U. J. J	020030		3111	L	
1670+	IDA/S	TA/CPA I	TERATT	/F TI	FRTS	
1671*	LUA/ S	17,014 1	ILMAIL	• • • •	2010	
1672	Ø2656	006400		CLB		
1673		M61631	LP5		EVEN1	A=052525
1674		971640	LFS	STA		A##JEJ25
1675	02661	051640		CPA		
1676	M2662			RSS	11	
-					a	I DA ZOTA ZODA EATLED
1677	M2663	102000		HLT		LDA/STA/CPA FAILED
1678	Ø2664			ISZ		
1679	NSOUD	и26657		JMP	l.P5	
1680+	20000	006400		CLD		
1681		006400		CLB	0004	1-105050
1682	02667		LP6		ODD1	A=125252
1683		071640		STA	T 1	
1684	Ø2671	051640		CPA	T 1	
1685	02672			RSS	_	
1686	92673	102000		HLT	(A	LDA/STA/CPA FAILED
1687	Ø2674	034001		ISZ	В	

	02675 026667		JMP	LP6					002001		RSS			
1689*							1745		102000		HLT	Ø	IOR	FAILED
	LDB/STR/CPR I	TERATI	VF T	ESTS			1746		034001		ISZ			
1691*							1747		026746		JMP	LP12		
1692	02676 002400		CLA				1748							
1693		LP7		EVEN1	B=052525		1749		006400		CLB			
1694	02700 075640		STB				1750		P61632	I.P13				
1695	02701 055640		CPB				1751		031631			FVEN1		
1696	02702 002001		RSS		1 DD 40 TD 46 DD 1	F 4 8 1 F 6	1752		Ø51625		CPA			
1697 1698	02703 102000		HLT		LDB/STB/CPB	PAILED	1753		002001		RSS			
1699	02704 034400 02705 026677		ISZ	A LP7			1754 1755		102000		HLT		IOR	FAILED
1700+	NE/NO NE00//		JMF	LF/			1756		034001 026756		ISZ			
	02706 002400		CLA				1757		W 20750		JMP	LP13		
1702	02707 065632	I DB		0001	B=125252		1758		006400		CLB			
1703	02710 075640	1.7 0	STB		B4123232		1759		061631	1011		EVENI		
1704	02711 055640		CPB				1760		031631	L ( ) 4		EVEN1		
1705	02712 002001		RSS				1761		Ø51631			EVEN1		
1706	02713 102000		HLT		LDB/STB/CPB	FATLED	1762		002001		RSS			
1707	02714 034000		ISZ		20070107010	AILLE	1763		102000		HLT		100	FAILED
	02715 026707		JMP				1764		034001		ISZ		10%	FAILED
1709+	V.E./ 10 G.E./ (/		J . , ,	2,0			1765		026766			LP14		
	AND ITERATIVE	TESTS					1766*		. 20,			L. 1-		
1711+		5					1767		006400		CLB			
	02716 006400		CLB				1768	02776	061632	LP15		0001		
1713	02717 061631	LP9	LDA	EVEN1			1769		031632			0001		
1714	02720 011632			ODD1			1770	азаиа	951632			ODD1		
1715	02721 002002		SZA				1771	03001	902001		RSS			
1716	02722 102000		HLT	P	AND FAILED		1772	03002	102000		HLT	Ø		
1717	02723 034001		ISZ	В			1773		034001		ISZ	В	IOR	FAILED
1718	M2724 M26717		JMP	LP9				03004	M26776		JMP	LP15		
1719+							1775*							
1720	M2725 MU64MM		CLB					XOR I	TERATIVE	TESTS				
1721	02726 061631						1777*							
1722	02727 011631			EVEN1			1778		006400		CLB			
1723	02730 051631			EVEN1			1779		Ø61631	LP16				
1724	02731 002001		RSS				1780		021631			EVEN1		
1725	02732 102000		HLT		AND FAILED		1781		an5u05		SZA			
1726	02733 034001		132				1782		102000		HLT		XOR	FAILED
1727	02734 026726		JMP	LP10			1783 1784		034001 027006		ISZ			
1728*	00775 006400		CL D				1785*	03013	N2/NNO		JMP	LP16		
1729 1730	02735 006400 02736 061632		CLB	0001			1786	03014	006400		CLB			
1731	02737 W11632	LFII		0001			1787		061632	1017		0004		
1732	02740 051632			0001			1788		021632			0001		
1733	02741 002001		RSS				1789		005005		SZA	0001		
1734	02742 102000		HLT		AND FAILED		1790		102000		HLT	Ø	VAD	FAILED
1735	02743 034001		ISZ		AND TAILED		1791		034001		ISZ		AUN	FAILED
1736	02744 026736			LP11			1792		027015			LP17		
1737*	7, 77 FE07 30		5	E-1 A A			1793±				J			
	IOR ITERATIVE	TESTS					1794	03023	006400		CLB			
1739*	TOU TICKUITIE	, 2010					1795			LP18		FVFN1		
	02745 006400		CLB				1796		M21632			ODD1		
1741	02746 061631	LP12		FVEN1			1797		051625		CPA			
1742	02747 031632			ODD1			1798		002001		RSS	-		
	02750 051625		CPA				1799		102000		HLT	Ø	XOR I	FAILED
													•	

1800	93931	034001		182	R		1856	03113	002001		RSS		
1801		027024			LP18		1857		102000		HLT		SUM NOT 052524
1802*	00002	DETER		•	2. 10		1858		002041			RSS	
	ADA T	TERATIVE	TESTS				1859	03116	102000		HLT		E NOT 1
1804*		16,101416	0.0				1860	03117	102301		505		
1805	03033	006400		CLB			1861	03120	102000		HLT	0	OV NOT 1
1806			LP19	CLE			1862	03121	034001		ISZ		
1807		103101		CLO			1863	03122	027106		JMP	LP22	
1808		061631			EVEN1		1864*						
1809		041632		ADA	0001	052525 + 125252 = 177777	1865*	ADB I	TERATIVE	TESTS			
1810		051625		CPA			1866*						
1811		002001		RSS			1867	03123	002400		CLA		
1812		102000		HLT	Ø	SUM NOT 177777	1868	03124	000040	LP23	CLE		E=0
1813		002040		SEZ			1869	и3125	103101		CLO		0∨≖0
1814		102000		HLT	Ø	E NOT Ø	1870	Ø3126	065631		LDB	EVEN1	
1815		102201		SOC			1871	03127	045632		ADB	0001	052525 + 125252 <b>*</b> 177777
1816		102000		HLT	Ø	OV NOT Ø	1872	Ø3130	055625		CPB	M1	
1817		034001		132	B		1873	03131	002001		RSS		
1818		027034		JMP	LP19		1874	P3132	102000		HLT	Ø	SUM NOT 177777
1819+							1875	из133	002040		SEZ		
1820	03051	006400		CLB			1876	03134	102000		HLT	ø	E NOT Ø
1821		102101	LP20	STO		0V=1	1877	03135	102201		SOC		
1822		002300		CCE		E=1	1878	03136	102000		HLT	Ø	OV NOT Ø
1823		P61632		LDA	0001		1879	03137	934999		ISZ	A	
1824		Ø41631			EVEN1	125252 + 052525 = 177777	1880	03140	027124		JMP	LP23	
1825		Ø51625		CPA	M1		1881 *						
1826		002001		RSS			1882	03141	002400		CLA		
1827		102000		HLT	Ø	SUM NOT 177777	1883	03142	002300	LP24	CCE		E#1
1828		002041		SEZ			1884	93143	102101		STO		0V=1
1829		102000		HLT		E NOT 1	1885	03144	Ø65632		LDB	ODD1	
1830		102301		SUS			1886	03145	045631		ADB	EVEN1	125252 + 052525 = 177777
1831		102000		HLT	0	OV NOT 1	1887	03146	Ø55625		CPB	M1	
1832		934991		ISZ	8		1888	03147	002001		RSS		
1833		027052			LP20		1889	03150	102000		HLT	Ø	SUM NOT 177777
1834*							1890	03151	002041		SEZ	,RSS	
1835	03067	006400		CLB			1891	Ø3152	102000		HLT	Ø	E NOT 1
1836		000040	LP21	CLE		E=0	1892	<b>Ø3153</b>	102301		SOS		
1837		103101		CLO		0V=1	1893	Ø3154	102000		HLT	Ø	OV NOT 1
1838		061631		LDA	EVEN1	Ø52525 + Ø52525 = 125252	1894	93155	034000		ISZ	A	
1839		041631			FVEN1		1895	03156	027142		JMP	LP24	
1840		051632		CPA	ODD1		1896*						
1841		002001		RSS			1897	03157	002400		CLA		
1842		102000		HLT	0	SUM NOT 125252	1898	93169	000040	LP25	CLE		E=0
1843		002040		SEZ			1899	03161	103101		CLO		0 / = 0
1844		102000		HLT	Ø	E NOT Ø	1900	и3162	Ø65631		LDB	EVEN1	
1845		102301		SOS			1901	и3163	045631		ADB	FVEN1	Ø52525 + Ø52525 * 125252
1846		102000		HLT	0	OV NOT 1	1902	Ø3164	Ø55632		CPB	ODD1	
1847		034001		ISZ			1903	Ø3165	002001		RSS		
1848		027070			LP21		1904	Ø3166	102000		HLT	Ø	SUM NOT 125252
1849*	., •						1905	03167	002040		SEZ		
1850	03105	006400		CLB			1906		102000		HLT		E NOT Ø
1851		000040	LP22	CLE		E=Ø	1907	03171	102301		508		
1852		103101		CLO		0V=0	1908	03172	102000		HLT	Ø	OV NOT 1
1853		061632		LDA	ODD1	125252 + 125252 = 052524	1909	Ø3173	034000		ISZ	A	
1854		Ø41632			ODD1		1910	Ø3174	N27160.		JMP	LP25	
1855		051633		CPA			1911*						
	.,												

				1064.	. 0.4.400.4		ar ca	25		- •
	03175 002400	CLA			LUA/LPA .	# ALL	UP CU	Rt =	1ST 2 PAGE	:8
	03176 000040 LP26		E=Ø	1965*						
	03177 103101	cro	0 <b>V = 0</b>		03246 069			LDB		1ST CORE ADDRESS = 000002
	03200 065632	LOB ODD1		1967	03247 161		PT1	LDA		
1916	03201 045632	ADB ODD1	125252 + 125252 <b>=</b> 052524	1968				CPA		
1917	03202 055633	CPB K1		1969	03251 002			RSS		
1918	03203 002001	RSS		1970	03252 102			HLT		LDA/CPA FAILED: B = ADDRESS
1919	03204 102000	HLT Ø	SUM NOT 052524	1971	03253 05	5711		CPB	LCA	LAST CORE ADDRESS # 003677
1920	03205 002041	SEZ.RSS		1972	03254 027	7257		JMP	PT2	
	03206 102000	HLT P	E NOT 1	1973	03255 000	6004		INB		NEXT CORE ADDRESS
	03207 102301	50 <b>S</b>		1974	03256 027	7247		JMP	PT1	CONTINUE
	03210 102000	HLT Ø	OV NOT 1	1975*						
	03211 034000	ISZ A				STB/CP	B - A	LL OF	CORE - 15	ST 2 PAGES
	03212 027176	JMP LP26		1977*	2-2,					
1926*	W3212 W2/1/0	JAP LP20		1978	03257 06	1710	PT2	L.D.A	FCA	1ST CORE ADDRESS = 000002
	JSB ITERATIVE TEST			1979	03260 16		PT3	LDB		101 COME ADDINESS 4 SPENSE
1928*	239 TICKALTAE LEST			1980	03261 15		. 13	CPB		
	#3043 gas too	<b>6</b> 1 D		1981	03262 003			RSS		
	03213 006400	CLB		1982						INDICOR EATLED A . ADDRESS
	03214 002400 LP27							HLT		LDR/CPR FAILED: A = ADDRESS
	03215 073220	STA Z2	Z2 + NOP	1983	03264 17			STB		
	03216 017220	JSB ++2	JSB FAILED - DID NOT JUMP	1984	03265 15			CPB		
	03217 102000 Z1	HLT Ø		1985	03266 003			RSS		
	<b>43220 440000 Z2</b>	NOP		1986	93267 192			HLT		STB/CPB FAILED: A = ADDRESS
	03221 063220	LDA Z2		1987	03270 05			CPA		LAST CORE ADDRESS = 003677
	03222 051652	CPA ADDR7	ADDR7 = ADDRESS Z1	1988	03271 027			JMP	PT4	
1937	<b>03223 002001</b>	RSS		1989	03272 002			INA		NEXT CORE ADDRESS
1938	03224 102000	HLT 0	JSB FAILED - BAD RETURN ADDRESS	1990	03273 027	7260		JMP	PT3	CONTINUE
1939	03225 034001	ISZ B		1991*						
1940	Ø3226 Ø27214	JMP LP27		1992*	ADA - ADI	B - 10	R 🕳 X	OR -	AND USING	TABLE VALUES
1941+				1993*						
1942*	ADA & ISZ ITERATIVE	TEST		1994	03274 067	7377	PT4	LDB	TBLA	FWA TABLE
1943*				1995	03275 077	7362	PT5	STB	AIA	ARG 1 ADDRESS
1944	03227 002400	CLA		1996	03276 000	6004		INB		
1945	03230 071640	STA T1		1997	03277 077	7363		STB	AZA	ARG 2 ADDRESS
	03231 041667	ADA K7	000000 + 034075 + 65K = 000000	1998	03300 000			INB		
1947	03232 035640	ISZ T1		1999	03301 077	7364		STB	SUMA	SUM ADDRESS
	03233 027231	JMP +-2		2000	03302 000			INB		
	03234 002002	SZA		2001	93393 977			STB	IORA	IOR RESULT ADDRESS
	03235 102000	HLT 0	ADA OR ISZ FAILED	2002	03304 000			INB		
1951+		_		2003	03305 07				XORA	XOR RESULT ADDRESS
	ADB & ISZ ITERATIVE	TEST		2004	03306 000			INB		
1953*		0 1		2005	03307 07				ANDA	AND RESULT ADDRESS
	03236 006400	CLB		2006	03310 16				A1A,I	
	03237 075640	STB T1		2007	03311 14				A2A,I	
	03240 045667	ADB K7	000000 + (64K) + 034075 = 000000	2008	03312 15				SUMA, I	
- •	03241 035640	ISZ T1	NEW NO 4 (04N) 4 8348/3 5 668666	2009	03313 003			RSS		
_	03242 027240	JMP *=2		2010	03314 103			HLT		ADA FAILED
	03243 006002	SZB			M3315 167				A1A,I	707 171220
	03244 102000	HLT Ø	ADD DO TOT EATLED	2012	03316 147				AZA, I	
1961+	DUCHA INSORA	W	ADB OR ISZ FAILED	2013	Ø3317 157				SUMA, I	
	93245 999999	NOD NOT	W. F. J. CO.D.					RSS	SUMMIT	
1 405	03245 000000	NOP **** MOD	ULE LUUP	2014	03320 003				•	ADD EATLED
				2015	03321 103			HLT		ADB FAILED
				2016	03322 163				A1A,I	
				2017	03323 133				A2A; I	
				2018	03324 153				IORA, I	
				2019	03325 00	2001		RSS		

2020	03326 1020	aaa	HLT	Ø	IOR FAILED	2072	03402	145127	0	CT 145127	SUM		
2021	03327 1633			A1A,I	10   11025	2073		137767		CT 137767		RESULT	
2022	03330 1233			AZA, I		2074		132627		CT 132627			
2023	03331 1533			XORA,I		2075		005140				RESULT	
2023	03332 0020		RSS			0076				CT 5140		RESULT	
			HLT		XOR FAILED	2076				CT 51463	ARG	1 - 2ND	PAIR
2025					AUR FAILED			031465		CT 31465			
2026	иззза 1633			A1A,I		2078		103150		CT 103150			
2027	03335 1133			A2A,I	AND FAILED	2079		071467		CT 71467			
2028	P3336 1533			ANDA, I		2080		060006		CT 60006			
2029	03337 0020		RSS			2081		011461		CT 11461			
2030	03340 1020		HLT		AND FAILED	2082				CT 161271		1 - 3TH	PAIR
2031	03341 0673			ANDA		2083		Ø25636		CT 25636	ARG	2	
2032	03342 0060		INB			2084	93416	007127	0	CT 7127	SUM		
2033	Ø3343 Ø574	474		TBLE		2085	03417	165677	n	CT 165677	IOR	RESULT	
2034	03344 0020	<b>301</b>	RSS		END OF TABLE	2086		144447	0	CT 144447	XOR	RESULT	
2035	03345 0272	275	JMP	PT5		2087	03421	021230	0	CT 21230	AND	RESULT	
2036*						2088	03422	105560	TBL.4 0	CT 105560	ARG	1 - 4TH	PAIR
2037	03346 0000	700	NOP	**** MOD	ULE LOOP	2089	03423	133410	0	CT 133410			
						2090		041170		CT 41170			
						2091		137570		CT 137570			
								936179		CT 3617Ø			
2039+	END OF DIA	AGNOSTIC C	YCLE			2093		101400		CT 101400			
2040+						2094				CT 141655		1 - 5TH	PATR
2041	03347 0024	400	CLA			2095		035334		CT 35334	A.1.0	1 0 0 111	
2042	03350 0020		SSA			2096		177211		CT 177211			
2043	-		HLT	a	CLA/SSA FAILED	2097		175775		CT 175775			
2044*	W0001 165			•		2098		174561		CT 174561			
2045	03352 0616	535	I DA	BIT15		2099		001214		CT 174561 CT 1214			
	03353 0020		SSA			2100				CT 175752	APC	1 - 6TH	DATO
2047	03354 0020		RSS			2101		137257				1 - 010	LATK
2048			HLT		LDA BIT15/SSA/RSS FAIL			135231		CT 137257 CT 135231			
2049*	M2222 IMSA	שואיא	nL 1	¥1	FOR 01110/334/838 FAIL	2103		177757					
2050	Ø3356 1025	501	LIA	4		2103				CT 177757			
2050	03357 0020		SSA					042505		CT 42505			
2052				77B	END OF PASS HALT	2106		135252		CT 135252		4 77	-470
	03361 0241		-	START	DO AGAIN	2107				CT 32047	ARG	1 - 7TH	PAIR
2000	N2201 N541	100	JMF	SIMIL	DO AGRIA			041163		CT 41163			
					•	2108		073232		CT 73232			
						2109		073167		CT 73167			
0.55	-7760 -000	202 444	NOD	ABCU	MENT DAINTED			P73124		CT 73124			
2055	03362 MMM		NOP	ARGU	MENT POINTER	2111		000043		CT 43			D
2056	03363 0000		NOP	ARGU	MENI PUINIER	2112			-	CT 66144		1 - 8TH	PAIR
2057	03364 0000		NOP	3UM	PUINIEK	2113		143106		CT 143196			
2058	03365 0000		NOP	108	RESULI PUINIER	2114		031252		CT 31252			
2059	03366 0000		NOP	XUR	MENT POINTER POINTER RESULT POINTER RESULT POINTER RESULT POINTER	2115		167146		CT 167146			
2060	03367 0000		NOP	AND	RESULT PUINTER	2116		125042		CT 125042			
2061	03370 0017			KIR		211/		042104		CT 42104			
2062	03371 0017			K11		2118				CT 122241	ARG	1 - 9TH	PAIR
2063	03372 0016		DEF			2119		045032		CT 45032			
2064				K12				167273		CT 167273			
2065	03374 0017					2121		167273		CT 167273			
2066	03375 0017							167273		CT 167273			
2067	03376 0020	965 P7A	DEF	P7				000000		CT Ø			
2068*						2124				CT 156336		1 - 107	H PAIR
2069				TBL.1	1ST TABLE ADDRESS			146755	0	CT 146755			
2070	03400 0153				ARG 1 - 1ST PAIR	2126		125313	O	CT 125313			
2071	03401 1275	541	OCT	127541	ARG 2	2127	Ø3471	156777	0	CT 156777			

# **HP 2100 ALTER-SKIP INSTRUCTION TEST**

HP Product No. HP 24208



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 02100-90019

# **HP 2100 ALTER-SKIP INSTRUCTION TEST**

This program checks all instruction code combinations of the Alter-Skip Instruction group as defined in the Consolidated Coding Table.

#### HARDWARE CONFIGURATION

The program runs on an HP 2100 computer with any memory core size and does not use a teleprinter.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

This program should be run only after the Memry Ref. Instruction Test (HP 24209) as instructions from the Memory Reference group are used to test the Alter-Skip group.

To start the program the user loads the program with the Basic Binary Loader, sets Starting Address  $100_{\rm Q}$ , and presses RUN.

The program begins by executing a string of basic tests that check the ability to clear, set, and test the E-Register. A basic test failure results in a unique MEMORY DATA halt. (See Table ALT-2.) This error should be corrected before proceeding further with testing. No provisions are available for repeating Basic Tests.

Next the program executes the extended tests that test the full set of alterskip instruction code combination using simple E-register instructions (CLE -- CCE -- CME -- SEZ and SEZ,RSS) and the memory reference instructions.

Each valid instruction combination is checked 18 times. First nine different data patterns are checked in the A- or B-register (depending on the instruction), with the E-register clear. Then the nine different data patterns are checked in the A- or B-register (depending on the instruction) with the E-register set.

After the execution of the instruction, the program checks the contents of the A- or B-, and the E-register and checks if the instruction did or did not skip as expected. A detected failure results in a halt and an information display. MEMORY DATA contains  $10200x_8$  where x is an octal digit with bit meanings as follows:

bit 0 = 1,A- or B-register error
bit 1 = 1,E-register error.
bit 2 = 1,Instruction skipped or did not skip as expected.

This information should also be displayed after the halt:

A-register -- Actual A- or B-register result.

B-register -- Expected A- or B-register result.

E-register -- Actual E-register result.

After RUN is pressed another halt occurs and this information should be displayed:

MEMORY DATA - Second display halt (102000<sub>8</sub>) identification

A-Register - Octal code of failing alter-skip instruction; bit 11

of the instruction identifies the register:

0 = A-register,

1 = B-register,

B-register - Original data pattern in the A- or B-register. E-register - Original contents of the E-register.

Following the second display halt, the program continues if switch register bit 0 is clear. If switch register bit 0 is set, the original values are restored in the E- and A- or B-registers, and another halt  $(102076_8)$  occurs. The next instruction executed is the failing instruction. The result can be observed by single stepping.

After all instructions have been tested, the program normally loops back and repeats the basic and extended tests until an error is detected. If switch register bit 15 is set, the program halts with 102077<sub>8</sub> displayed in MEMORY DATA. A 32 bit pass count is contained in the A- and B-registers, with the most significant bits in the B-register.

# Unexpected Changes In A- or B-Registers

If a change occurs in the B-register after executing an alter-skip instruction involving the A-register or vice versa, the computer halts with  $103000_8$  displayed in MEMORY DATA if the A-register changed unexpectedly, or with  $103001_8$  displayed in MEMORY DATA if the B-register changes unexpectedly. The unexpected change is left in the register, and the other register contains the octal code of the alter-skip instruction. When the operator presses RUN the program bypasses the other results normally checked. However, if switch rigister bit 0 is set, the computer halts with  $102076_8$  displayed in MEMORY DATA and the failing instruction is repeated.

A fixed non-symmetrical data pattern of  $043210_8$  is placed in the register (A- or B-) not expected to change before each alter-skip instruction is executed. (This procedure does not apply to the basic tests.)

# OPERATING INSTRUCTIONS

- a. Load the HP 2100 Alter-Skip Instruction Test with the Basic Binary Loader.
- b. Set Starting Address  $100_8$ .
- c. Press RUN.

The program executes according to the switch register options selected.

Table ALT-1

	- Switch Register Options
Switch If Set	Meaning
0	Repeat a failing alter-skip instruction but
	halt $102076_8$ before its execution. (Does
	not apply to the basic tests.)
15	Halt $102077_8$ at the end-of-pass (diagnostic
	cycle). A pass count is contained in the
	B- and A-registers (most significant bits in
	B-register).

# Table ALT-2.

# Summary Of Program Halts -

MEMORY DATA	Comments
10200 <i>x</i>	Alter-skip instruction error halt.
102000	Display halt following error halt.
102076	Halt before repeating failing Alter-Skip instruction.
102077	End-of-pass halt. The A- and B-registers contain the number of passes completed.
102040	RSS instruction failed.
102041	CLE SEZ sequence failed.
102042	CLE SEZ,RSS sequence failed.
102043	CCE SEZ,RSS sequence failed.
102044	CCE SEZ sequence failed.
102045	CLE CME SEZ,RSS sequence failed.
102046	CCE CME SEZ sequence failed.
103000	Unexpected change in A-register after executing an alter-skip instruction.
103001	Unexpected change in B-register after executing an alter-skip instruction.

Figure ALT-1 Consolidated Coding Table

15	14	13 1	.2	11	10	9	8	7	6	5	4	3	2	1	0
				ME	MORY I	REFER	ENCE	INSTR	UCTI	ONS			<u> </u>		
D/I	AND XOR IOR JSB JMP ISZ AD* CP* LD* ST*	001 010 011 001 010 011 100 101 110 111	A	0 0 0 1 1 1 1 A/B A/B	Z/C Z/C Z/C Z/C Z/C Z/C Z/C Z/C Z/C Z/C	4				emory A	Addres	SS			•
15	14	13 1	.2	11	10	9	8	7	6	5	4	3	2	1	0
					T-ROTA	TE G									
0	SRG	000	A A A A A	A/B A/B A/B A/B A/B A/B A/B	0 0 0 0 0 0 0	D/E D/E D/E D/E D/E D/E D/E	*LS *RS R*L R*R *LR ER* EL*	00 0: 0: 10 10 1:	00 01 10 11 00 01 10 11	†¦CLE	D/E D/E D/E D/E D/E D/E D/E 000	‡ SL*	*LS *RS R*L R*R *LR ER* EL*	00 01 01 10 11 11	00 01 10 11 00 01 10 11
15	14	13 1	2	11	10	9	8	7	6	5	4	3	2	1	0
				ALT	ER-SK	P GRO	OUP IN	STRUC	TION	is					
0	ASG	'000	A	/B /B /B	1 1 1	CL* CM* CC*	01 10 11	CLE CME CCE	01 10 11	SEZ	SS*	SL*	IN*	SZ*	RSS
15	14	13 1	2	11	10	9	8	7	6	5	4	3	2	1	0
					ND IN	O\TU	UTPUT	INST	RUCT	IONS					
1 1	MAC IOG	000	A A A	/B /B /B /B /B 0 1	0 1 1 1 1 1 1 1 1 1 1	H/C 0 1 0 H/C H/C H/C H/C H/C H/C 0 1 H/C	HLT STF CLF SFS MI* LI* OT* STC CLC STO CLO SOC SOS	00 00 00 10 10 11 11 11 00 00	00 01 01 10 11 00 01 10 11 11 01	•	000 000 000 000 000	- Select	Code	001 001 001 001	

Notes: 1) \* = A or B. Use with bit 11 as  $\emptyset$  (A-Register) or 1 (B-Register).

2) D/I, A/B, Z/C, D/E, H/C coded: 0/1.

3) †CLE: Only this bit is required.

4)  $\ddagger$  SL\*: Only this bit and bit 11 (A/B as applicable) are required.

# HP 2100 POWER FAIL DIAGNOSTIC

HP Product No. HP 24206



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 02100-90020

July 1971

# HP 2100 POWER FAIL DIAGNOSTIC

This program confirms proper operation of the power fail interrupt for the Hewlett-Packard 2100 computer.

#### HARDWARE CONFIGURATION

This program requires any core size HP 2100 computer (with at least 4K if a teleprinter is included), and optionally a teleprinter.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

If a teleprinter is to be used, the SIO Teleprinter driver is loaded and configured. Then the user loads the diagnostic program with the Basic Binary Loader, sets starting address  $100_8$ , selects the desired options to be used for the run of the diagnostic (see Table PF-1), presses INTERNAL and EXTERNAL PRESET, then RUN.

If a teleprinter is available, the program prints a header message, and, after execution of its first routine, goes into a waiting loop, which checks the location addresses in the unused portion of core. Next the user simulates a power failure and restoration of power. The program, upon restart, first confirms proper power fail interrupt (i.e., that the length of time between the power failure and computer shutdown exceeds 500 microseconds) then executes secondary tests to insure register recovery and protection of the contents of core memory from a power failure.

If an error is detected, the program reports the error on the teleprinter (if included) then halts with a coded MEMORY DATA display.

An unexpected interrupt causes irrecoverable halt with a  $1060xx_8$  MEMORY DATA display, where xx = the trap cell location. Analysis of this error is beyond the scope of this diagnostic.

#### PROGRAM ORGANIZATION

This program performs the series of routines described below:

- START begins by printing a preamble message (see Table PF-2,HØ), checks that the LOADER ENABLE is clear, and fills unused core with each location's address.
- BKGND The Background routine increments the right half (bits 0-7) of the switch register two or three times each second and verifies the contents of all unused core memory once each increment by comparing the contents with the core location addresses.
- PWRFL The Power Fail Interrupt routine calls RSTRT if power is being restored. If power is failing, this routine saves registers and estimates time before power is off.
- RSTRT The Restart routine is entered through PWRFL. It verifies proper operation of PWRFL and increments the cycle count. The last part of PWRFL and all the associated counters are rebuilt in case power-off occurred during a core-fetch.

#### MESSAGE ANALYSIS

An H prefix indicates an operating instruction or comment, and an E prefix indicates an error condition. The MEMORY DATA column indicates where coded halts occur. The last two octal digits in the coded halts correspond to the message number. The COMMENTS column notes the operator action to be performed, meaning of the messages, or probable area malfunctioning. The ROUTINE column specifies the program routine containing the message or halt.

#### OPERATING PROCEDURES

### To Configure The Diagnostic

- a. If the teleprinter is included, load the SIO Teleprinter driver with the Basic Binary Loader and configure the driver.
- b. Load the HP 2100 Power Fail Diagnostic tape with the Basic Binary Loader.

#### To Make Tape Of The Configured Diagnostic

- a. If a High Speed Tape Punch is available, load the SIO Tape Punch driver with the Basic Binary Loader and configure the driver.
- b. If a High Speed Tape Punch is not available, turn on the teleprinter tape punch.
- c. Load the SIO System Dump.
- d. Set Starting Address  $2_8$ .
- e. Set switch register bit 15.
- f. Press RUN.
- g. A configured HP 2100 Power Fail Diagnostic Tape is punched. The computer halts with 102077<sub>8</sub> displayed. To make additional copies of the configured HP 2100 Power Fail Diagnostic Tape, press RUN.

#### To Load And Execute The Diagnostic

NOTE: Eliminate step a if continuing from configuration.

a. Load the configured HP 2100 Power Fail Diagnostic Tape with the Basic Binary Loader.

- b. Set Starting Address 100<sub>g</sub>.
- c. Select the desired options from Table PF-1 by setting the appropriate bits of the switch register.
- d. Press INTERNAL PRESET.
- e. Press EXTERNAL PRESET.
- f. Press RUN.

If a teleprinter is available, the program prints a header message.

- g. BKGND executes, incrementing the right half (bits 0-7) of the switch register two or three times each second. The program is now ready to process a power fail interrupt.
- h. The user must cause a power failure. A suggested way is:
  - 1. Turn off the POWER switch.
  - 2. Remove the power cord from the electrical outlet.
  - 3. Decrease the line voltage below 100 Vac.
- i. Restore power.

NOTE: The user may test the EPRS line by holding down the EXTERNAL PRESET switch.

- j. If the halt mode or EPRS line is being tested:
  - 1. Set Starting Address 110<sub>8</sub>.
  - 2. Press RUN.
- k. RSTART verifies proper operation of the power fail option. The cycle count (cycle count=steps g-k) is incremented and the program returns to step g.

Table PF-1
Switch Register Options

15     14     13     12     11     10     9     8     7     6     5     4     3     2     1
---

#### Bits

- 0-7 Reserved to indicate program count.
- 8 Spare.
- 9 If the teleprinter is available, setting bit 9 causes the program to print out the number of power failures since the test started.
- 10 Spare.
- If set, all messages for the teleprinter will be suppressed.
- 12 Spare.
- 13 If set when program begins, the teleprinter driver is assumed to not have been loaded and the teleprinter will not be used during the program.
- 14 Set off to halt after each error.
- 15 Set on to halt the program.

Table PF-2 Diagnostic Messages

MEMORY DATA	ROUTINE	MESSAGE	COMMENTS
(no halt)	START	HØ HP 21ØØ POWER FAIL DIAGNOSTIC	Header message.
102001	START	E1 CLEAR LOADER ENABLE	This switch is on HP 2100 console.
102002	BKGND	E2 CHANGED CORE, ADDRESS = xxxxx CONTENTS = yyyyyy	Echocheck fail in unused core. Values are in octal and should be equal.
102003	RSTRT	E3 SHUTDOWN ROUTINE DID NOT COMPLETE. SHOULD COMPLETE *** MICRO-SECONDS, COMPLETED *** MICROSECONDS.	Primary power fail interrupt test failed. Values are in decimal.
(no halt)	BKGND	H4 THERE HAVE BEEN XXXX TESTS OF THE POWER FAIL CIRCUITRY	Dump of cycle count due to switch register bit 9. Value is in decimal.
102005	RSTRT	E5 POWER FAIL ROUTINE NOT ENTERED	No interrupt after last power fail.
102006	PWRFL	(none)	Power did not fail following a power fail interrupt or flag logic failed on restart.
102007	BKGND	E7 B-REGISTER NOT EQUAL TO COUNT, B = xxxxxx COUNT = xxxxxx	B-register should be equal to right half (bits 0-7) of switch register.
102010	RSTRT	E1Ø UNDEFINED SHUTDOWN ERROR	
102040	BKGND	(none)	Halt due to switch register bit 15.
1060xx	ANY	(none)	Trap cell halt. M-register = memory address when interrupted, xx = trap cell location.

# HP 2100 MEMORY PARITY CHECK TEST

HP Product No. 24198



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 02100-90021

#### HP 2100 MEMORY PARITY CHECK TEST

This diagnostic confirms proper operation of the Memory Parity Check circuitry for an HP 2100 computer. If an error exists, the program identifies the faulty function. Each error found should be corrected and retested before the next function is tested.

#### HARDWARE CONFIGURATION

This Memory Parity Check diagnostic requires any core size HP 2100 computer.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

The diagnostic is loaded and configured in two phases:

- a. Program configuration is done by switch register settings in Table MP-1.
- b. Options to be used for a normal run of the diagnostic are selected by setting the switch register as listed in Table MP-2, then pressing RUN. These settings become an internal switch register. If any option is changed during the run, the internal switch register may be overridden by setting switch register bit 0 or other appropriate bit(s) as listed in Table MP-2.

After the configuration procedures are complete, the SIO System Dump program may be used to make a permanent copy of the configured diagnostic.

If an error is detected, the program halts with a value displayed in MEMORY DATA. (See Table MP-3.) The cause of trap cell halt  $1060xx_8$ , located in low memory  $2_8$  -77<sub>8</sub>, should be determined before the diagnostic is restarted.

#### PROGRAM ORGANIZATION

The diagnostic consists of the series of routines described below:

CONF

CONF configures the diagnostic for the proper core memory size and select code (I/O channel) and sets the internal switch register for the options selected at configuration time.

**START** 

START sets trap cell halts in locations  $2_8$  -77 $_8$ . Before INIT starts, the program halts with  $102002_8$  displayed to allow the user to connect terminal E1 to E2 and E3 to E4 on the Memory Data Control Board.

INIT

INIT loads even parity data into special locations. Because
Memory Parity Check requires odd parity data, the incorrect even
parity data is used by the following test routines to check the
Memory Parity Check circuitry.

TESTA

TESTA confirms that bit 15 of the A-register is not set when the violation register is loaded after power turn-on at the end of INIT, and that a parity error can be detected. If a parity error is detected, TESTA halts, the front panel PARITY ERROR light goes on and 000001<sub>8</sub> is contained in the B-register. If a parity error is not detected, TESTA halts, the PARITY ERROR light remains off, and 102005<sub>8</sub> displayed. When the user presses INTERNAL PRESET after a parity error halt, the PARITY ERROR light on the front panel and the parity bit light on the Memory Data Control board go off. Then switch S2 on the I/O buffer board is set to its INTERRUPT mode and the user presses RUN to advance the diagnostic to the next test.

NOTE: From this point the program runs without operator intervention unless an error occurs.

TESTB checks the interrupt ability on detection of a parity error. TESTB must be error-free before the other tests can be made.

TESTC TESTC tests the ability of a CLF 5 instruction to inhibit parity error interrupts. A CLF 5 instruction is issued to turn off the interrupt circuitry, then an even parity word generated by INIT is accessed. An interrupt should not occur.

TESTD tests inhibition of parity error interrupts when protected or non-existent memory is accessed. TESTD attempts to read the contents of the highest location in core (detected by CONF), seen as all zeros (even parity) when the LOADER ENABLE lamp is off. It then attempts to read from non-existent core (if any). A parity error interrupt should not occur in either case.

TESTE tests inhibition of parity error interrupts during phase 3 of an STA instruction. An STA instruction is used to write an even parity value into memory. An interrupt should not occur. If an interrupt occurs, the diagnostic halts.

TESTH tests priority control by generating an I/O interrupt on the I/O channel selected during program configuration of the diagnostic. That interrupt is immediately followed by a parity error interrupt which inhibits the I/O interrupt. If the I/O interrupt occurs first or the I/O interrupt fails to follow the parity error interrupt (or if neither occurs), the diagnostic halts.

TESTI causes certain locations, previously set to even parity by INIT, to extensively exercise the parity tree. For each location TESTI performs the following tests:

- a. Is parity error detected?
- b. Does interrupt occur?
- c. Is the location's address strobed into the Memory Protect violation register?

The routine also checks to see that a read/write type instruction (LDB) does not restore good parity to a location containing a parity error and that a clear/write type instruction (STB) does restore good parity.

END END halts the diagnostic with  $102077_8$  displayed.

NOTE: This END routine has provisions for return of execution control to a suitable executive program, if present.

#### LIMITATIONS

This diagnostic does not analyze errors in the Memory Protect violation register. Such errors can occur because of bit failures in the violation register and/or loss of the strobe pulse from the Memory Parity Check circuitry. If the diagnostic halts with 102007<sub>8</sub> displayed (see Table MP-3), the 2100 Memory Protect Test (HP 24222) program should be executed. The error is identified as either the Memory Parity Check or the Memory Protect circuits.

If the program enters an uncontrollable loop caused by the absence of either the IAK or the ENF functions, it cannot report an error.

#### MESSAGE ANALYSIS

All halts display a MEMORY DATA value. If data is to be read, that data is displayed in the A-register and, when needed, the B-register. Refer to Table MP-3.

#### OPERATING INSTRUCTIONS

NOTE: At least one standard I/O board must be installed in an I/O slot, Switch Sl on the I/O Control W/DMA board must be set to the ARS position, and Switch S2 on the I/O Buffer board must be set to the interrupt position.

#### To Configure The Diagnostic

- a. Store all zeros in memory location  $5_{g}$ .
- b. Load the HP 2100 Memory Parity Check Test with the Basic Binary Loader.
- c. Set Starting Address  $2_{g}$ .
- d. Specify the program configuration by setting the switch register as listed in Table MP-1, then press RUN. If the settings are correct, the computer halts with  $107074_8$  displayed.
- e. Select the internal switch register options by setting the switch register as listed in Table MP-2, then press RUN. The computer halts with  $107077_{\rm Q}$  displayed in MEMORY DATA.

NOTE: The external switch register is always selected if switch register bit 0 is set.

#### To Make A Tape Of The Configured Diagnostic

- a. If a High Speed Tape Punch is available, load the SIO Tape Punch driver with the Basic Binary Loader and configure the driver.
- b. If a High Speed Tape Punch is not available, load the SIO Teleprinter driver with the Basic Binary Loader and configure the driver.
- c. Load SIO System Dump.
- d. Set Starting Address  $2_8$ .

- e. Set switch register bit 15.
- f. Press RUN.
- g. A configured HP 2100 Memory Parity Check Test tape is punched. The computer halts with  $102077_8$  displayed. To make additional copies of the configured Memory Parity Check Test Tape, press RUN.

# To Load And Execute The Diagnostic

NOTE: Eliminate step a if continuing from step e, To Configure The Diagnostic.

- a. Load the configured Memory Parity Check Test tape with the Basic Binary Loader after storing all zeros in location  $5_{\rm g}$ .
- b. Set Starting Address  $100_8$ .
- c. Press INTERNAL and EXTERNAL PRESET.
- d. Press RUN. The diagnostic executes according to the options selected.
- e. Before INIT starts, the diagnostic halts with 102002<sub>8</sub> displayed. If the parity bit light on the Memory Data Control board is on, a circuit error exists and must be fixed, then the diagnostic is restarted.

If the light is off:

- 1. Turn off the computer power.
- 2. Connect El to E2 and E3 to E4 on the Memory Data Control board with clip leads.
- Turn on computer power.
- 4. Set Starting Address 110<sub>8</sub>.
- 5. Clear the switch register.
- 6. Press INTERNAL and EXTERNAL PRESET.
- 7. Press RUN.

- f. The computer halts at the end of INIT with  $102003_8$  displayed in MEMORY DATA.
  - 1. Turn off computer power.
  - 2. Remove clip leads installed in step e2, To Load And Execute The Diagnostic.
  - 3. Set switch S2 on the I/O buffer board to the HALT position.
  - 4. Turn on computer power.
  - 5. Set Starting Address 111<sub>8</sub>.
  - 6. Clear the switch register.
  - 7. Press INTERNAL and EXTERNAL PRESET.
  - 8. Press RUN.
- g. TESTA halts if the board is working properly. At that time the front panel PARITY ERROR and the Memory Data Control board parity bit lights should be on. Press INTERNAL PRESET and check that the PARITY ERROR light and the parity bit light turn off. (If either light does not function as described, check the parity error detect circuitry, then restart the diagnostic.) Then display the B-register, it should contain 000001<sub>8</sub>.
- h. To select options other than those in the internal switch register, set switch register bit 0. Select the desired options by setting the switch register as listed in Table MP-2.
- i. Set switch S2 on the I/O buffer board to INTERRUPT.
- j. Press EXTERNAL PRESET.
- k. Press RUN.
- 1. After all tests are completed, the computer halts with 102077<sub>8</sub> displayed. To run the diagnostic again, select desired options and perform steps d through k of the procedure "To Load And Execute The Diagnostic."

Table MP-1

Program Configuration--Switch Register Settings

Switch Register

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits

0-5 Set to select code of the standard interface board.

6 Set if Memory Protect is not available.

7-15 Spares.

Table MP-2

Options--Switch Register Settings Switch Register 15 14 13 12 11 10 8 5 3 Bits 0 Set to override the internal switch register and to change an option. 1-11 Spares. 12 Set to halt at the end of a complete diagnostic cycle. 13 Set so that after a complete diagnostic cycle, tests requiring operator intervention in future cycles of the diagnostic are eliminated. (Tests eliminated are INIT and TESTA.) 14-15 Spares.

Table MP-3
Diagnostic Messages

MEMORY DATA	<u>Test</u>	Message
102002	INIT	Perform step e, of the procedure "To Load And Execute The Diagnostic."
102003	INIT	Perform step f, of the procedure "To Load And Execute The Diagnostic."
102004	TESTA	Parity error interrupt indicator (bit 15) not reset by power turn-on.
102005	TESTA	Computer failed to halt on parity error.
102006	TESTB	Parity error did not cause interrupt at address shown in A-register. Interrupt function not working, or parity tree is faulty.
102007	TESTB	Parity error memory address is incorrect. Expected address is in A-register, actual in B-register.  Perform Memory Protect Test to determine if source of error is in Memory Protect or Parity Error circuitry.
102010	TESTC	CLF 5 did not inhibit parity error interrupt.
102011	TESTD	A parity error interrupt caused by accessing protected memory.
102020	TESTE	A parity error interrupt caused during phase 3 of an STA instruction.
102027	TESTD	A parity error interrupt caused by accessing non-existent memory.
102040	TESTH	Parity error failed to take priority over I/O interrupt.

# Table MP-3 (cont.)

MEMORY DATA	<u>Test</u>	<u>Message</u>
102041	TESTH	Neither parity error nor I/O interrupt received in priority test.
102042	TESTH	No I/O interrupt received in priority test.
102043	TESTI	Parity error interrupt indicator (bit 15) not set on parity error.
102044	TESTI	Parity error did not cause interrupt at address shown in A-register. Interrupt function not working or parity tree is faulty.
102045	TESTI	Parity error memory address is incorrect. Expected address is in A-register, actual in B-register.  Perform 2100 Memory Protect Test to determine if source of error is in Memory Protect or Parity Error circuitry.
102046	TESTI	Parity error at address shown in A-register restored to good parity by an STB instruction.
102047	TESTI	Parity error at address shown in A-register not restored to good parity by a STB instruction.
102077	END	Diagnostic has been completed.
1060xx	any	Trap cell interrupt. M-register = memory address when interrupts, $xx$ = the trap cell location.
107070	CONF	LOADER was enabled; verify LOADER ENABLE lamp is off and press RUN.
107072	CONF	Program configuration error halt. Set correct bits in switch register (see Table MP-1) and press RUN.

Table MP-3 (cont.)

MEMORY DATA	<u>Test</u>	<u>Message</u>
107074	CONF	Select the internal switch register for desired options by setting the switch register as listed
		in Table MP-2 then press RUN.
107077	CONF	Configuration steps completed. Use SIO System  Dump or: Set Starting Address 100 <sub>8</sub> , press INTERNAL
		and EXTERNAL PRESET then RUN.

# HP 2100 LOW MEMORY PATTERN TEST AND HP 2100 HIGH MEMORY PATTERN TEST

HP Order No. 24193

and

HP Order No. 24194



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 02100-90023

# **HP 2100 MEMORY PATTERN TESTS**

These two diagnostic programs, the HP 2100 High Memory Pattern Test and the HP 2100 Low Memory Pattern Test, check core memory of an HP 2100 computer for failures. The High Memory Pattern Test occupies upper memory to test lower memory locations, and the Low Memory Test occupies lower memory to test upper memory locations.

#### HARDWARE CONFIGURATION

These diagnostic programs are run on an HP 2100 computer, with 2K or larger memory size. No peripheral devices are used; errors and messages to the user are reported by MEMORY DATA error code displays.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

Either the High Memory Pattern Test or the Low Memory Pattern Test may be run first, by using the Basic Binary Loader to place the desired program into core.

When the Low Memory Pattern Test is used, operation starts at location  $2_8$  to test any area of memory from location  $621_8$  through the upper limit of memory. The upper limit may include the area occupied by the Basic Binary Loader (the last  $100_8$  locations), if the LOADER ENABLE button is lit when the test sequences are started.

NOTE: The Basic Binary Loader is destroyed if the Low Memory
Pattern Test checks that area. After the tests are
complete, the user must restore the Basic Binary Loader
by performing the steps given in the Software Operating
Procedures manual.

When the High Memory Pattern Test is used, operation starts at location  $2000_8$  to test any area of memory from location  $2_8$  through  $1777_8$ .

NOTE: If the High Memory Pattern Test area includes location  $4_8$ ,  $5_8$ , or  $6_8$  the instruction stored in that location by the START routine is destroyed. If power failure or parity error causes an interrupt to that location during the tests, the content at that moment is executed as an instruction, which produces unpredictable results.

After the desired Memory Pattern Test has been loaded, the user selects program options before starting the program. See Table MPT-1. One selection directs the program to test either a standard area or a user-determined area of memory. If the standard area is selected, the program assumes the computer has 8K of memory and tests locations  $621_8$  through  $17677_8$  for the Low Memory Test or locations  $2_8$  through  $1777_8$  for the High Memory Pattern Test. The user may change the test area selection at any time.

If an error is detected, the program halts with a MEMORY DATA error code displayed and, when necessary, with data in the A- and B-registers. After an error halt, the user consults Table MPT-2 to learn the cause and location of the error and the corrective action.

Data displayed for each error may be saved in an area of memory set aside for a "table of errors," if that program option is selected. Three consecutive locations are used for each error, to save the failing address, the correct pattern, and the erroneous pattern. Data for a failing address is saved in the table of errors only once, regardless of when an error for that address is found.

The table of errors begins at location  $621_8$  for the Low Memory Pattern Test or  $2575_8$  for the High Memory Pattern Test, and may continue through  $3677_8$ . As the Low Memory Pattern Test makes entries in its table of errors, it shifts its first tested address up from  $621_8$  to prevent destruction of the table of errors; the High Memory Pattern Test does not shift its first address because its table of errors is not within the tested area.

If the number of error entries needed in the table of errors exceeds the bounds available, the program halts with 102006<sub>8</sub> displayed. If the user suspects this limitation is about to occur, he may halt the program to display the next available address in the table and the number of errors already saved. The table of errors may be reset to 0 at any time. See Table MPT-1.

If a power fail interrupt occurs during the Low Memory Pattern Test, the computer halts with 103004<sub>8</sub> displayed. The cause of a power failure must be determined and corrected before the program is run or restarted.

#### Parity Errors

Because the computer includes Memory Protect and Memory Parity Check features, switch S2 on the I/O Buffer board should be set to INTERRUPT. Thus, a parity error causes an interrupt to a parity error subroutine within the Memory Pattern Test.

If the parity error is within the area occupied by the program, the program halts with the error address in the A-register (press A to display the error address), and the contents of that address in the B-register (press B to display the contents). To correct the error, the user may either consult a listing of the program, load the correct instruction into the B-register, and press RUN; or he may reload the program (through the Basic Binary Loader), set the correct starting address, and press RUN. The program again attempts to execute the instruction. If the error repeats, the location is faulty and must be repaired before the program can be run.

If the parity error is within the area to be tested by the Memory Pattern Test, it is not reported by the parity error subroutine; it is reported as a pattern test failure by the main program.

If Memory Protect is not available, the program must be run with program option bit 11 set on and the I/O Buffer board switch S2 set to HALT. If a parity error is detected, the program halts with the PARITY ERROR lamp on. The user should attempt to correct the error by reloading the program

(through the Basic Binary Loader) setting the correct starting address, and pressing RUN. If the error repeats, the location is faulty and must be repaired before the program can be run.

NOTE: When the Parity Check board switch S2 is set to HALT, no distinction between the area occupied by the program and the area to be tested is made; any parity error causes a halt.

If Memory Protect and Memory Parity Check are both not available, a memory failure in the area occupied by the program may affect either data or program instructions; the results are unpredictable.

#### PROGRAM ORGANIZATION

The High and Low Memory Pattern Tests perform the series of routines described below:

**START** 

This routine interprets the program options set by the user into the switch register (see Table MPT-1) and sets up the initial values for the program variables.

#### TEST 1 (Word Checkerboard Test)

This routine writes, then tests, word checkerboard patterns throughout the specified area of memory to be tested. The first word checkerboard pattern is a series of words with all 16 bits set to 0 (or to 1) alternated with a series of words with all 16 bits set to 1 (or to 0), throughout the test area as shown on the next page.

The First Word Checkerboard Pattern

Then each location is tested by the following steps:

- a. The contents of the location are read and checked for errors. If an error is found, the appropriate report is made and the remaining test steps are skipped.
- b. The contents are complemented and that complement is written back into the location.
- c. The new contents are read and checked for errors.
- d. The content is re-complemented and written back into the location.

After all locations have been tested, the routine writes the alternate word checkerboard pattern throughout the test area then tests each location again.

```
Locations:
                1 1
                       1
                          1 1
                                   1
                                                  First address tested.
    (Continues through next address ending
    with 37_{8}.)
           1 1 1 1
    0 0 0 0 0 0
                            0 0
    (Continues through next address ending
    with 37_8.)
           0 0 0 0
0 0 0
                 1 1
                                1
    (Repeats the above cycles throughout
     remainder of the test area.)
                                                  Last address tested.
```

The Alternate Word Checkerboard Pattern


The write/test sequence is performed a total of 32 times, 16 times for the first checkerboard pattern and 16 times for the alternate checkerboard pattern.

#### TEST 2 (Bit 0 Checkerboard Test)

This routine writes, then tests, bit 0 checkerboard patterns throughout the specified area to be tested. The first bit 0 checkerboard pattern is a series of words with all 16 bits set to 0 alternated with a series of words with bits 15 through 1 set to 0 and bit 0 set to 1, throughout the test area, as shown on the next page.

The First Bit O Checkerboard Pattern

Then each location is tested by the same steps described for Test 1. After all locations have been tested, the routine writes the alternate of the first bit 0 checkerboard pattern throughout the test area then tests each location again.



The Alternate Bit O Checkerboard Pattern


After the first bit 0 checkerboard pattern and its alternate have been written and tested, the single bit set to 1 is shifted one bit position to the left to create the second bit 0 checkerboard pattern. Thus, the second bit 0 checkerboard pattern is a series of words with 16 bits set to 0 alternated with a series of words with bits 15 through 2 set to 0, bit 1 set to 1, and bit 0 set to 0. Then the second bit 0 checkerboard pattern and its alternate are written and tested as described above.

The write/test sequence is performed a total of 32 times, to test each of 16 bit 0 checkerboard patterns and their alternates.

#### TEST 3 (Bit 1 Checkerboard Test)

This routine writes, then tests, bit 1 checkerboard patterns throughout the specified area to be tested, similarly to the manner of Test 2. The first bit 1 checkerboard pattern is a

series of words with all 16 bits set to 1 alternated with a series of words with bits 15 through 1 set to 1 and bit 0 set to 0, throughout the test area.



The First Bit 1 Checkerboard Pattern

Then each location is tested by the same steps described for Test 1. After all locations have been tested, the routine writes the alternate of the first bit 1 checkerboard pattern throughout the test area then tests each location again.

The Alternate Bit 1 Checkerboard Pattern

After the first bit 1 checkerboard pattern and its alternate have been written and tested, the single bit set to 0 is shifted one position to the left to create the second bit 1 checkerboard pattern. Thus, the second bit 1 checkerboard pattern is a series of words with all 16 bits set to 1 alternated with a series of words with bits 15 through 2 set to 1, bit 1 set to 0, and bit 0 set to 1. Then the second bit 1 checkerboard pattern and its alternate are written and tested as described above.

The write/test sequence is performed a total of 32 times, to test each of 16 bit 1 checkerboard patterns and their alternates.

#### OPERATING INSTRUCTIONS

- a. Use the Basic Binary Loader to load the desired Memory Pattern Test.
- b. Set the starting address  $2_8$  if the Low Memory Pattern Test was loaded in step a, otherwise set the starting address  $2000_8$ .
- c. If the User-Determined Area program option is to be used (see Table MPT-1), set only switch register bit 15 on, then perform steps d through h. Otherwise, skip directly to step g.
- d. Press RUN. The program halts with  $102001_8$  displayed.
- e. Set the switch register to the address of the first location to be tested, then press RUN. Do not set a value less than that contained in the Aregister. The program halts with 102002<sub>8</sub> displayed.
- f. Set the switch register to the address of the last location to be tested, then press RUN. The program halts with  $102004_8$  displayed.
- g. Select the program options to be used by setting the switch register as listed in Table MPT-1.
- h. If the Low Memory Pattern Test is to include the Basic Binary Loader area (the last  $100_8$  locations in memory), press to light the LOADER ENABLE button.
- i. Press RUN to start the diagnostic according to the program options selected in step g.
- j. The boundaries of the area tested may be changed at any time. To do so, set switch register bit 15 on, then set bit 5 on. The program halts with 102001<sub>8</sub> displayed. Restart the diagnostic by performing steps e through i.

#### MESSAGE ANALYSIS

All halts display a value from MEMORY DATA. Refer to Table MPT-2 to analyze the halt conditions, then press RUN to resume the diagnostic program.

Table MPT-1

Program Options--Switch Register Settings

	15	14	13	12	11	10	9	-8	7	6	5	4	3	2	1	0	
Bit								<u> </u>	unct	ion							•
0		р	atte	rn i	n Te	y ti est 2 or 13	or										
1		S	et o	n to	sto	re d	ata	for e	each	erro	or in	the	tal	ole	of e	rro	rs.
2		S	pare	•													
3		t		tart	of	et t the											to
4		S	et o	n to	sup	pres	s er	ror h	nalts	· .							
5		t		tart	of	aril the											)
6		A o	-reg	iste rors	r co and	t up ontai l the ready	ns t B-r	he ne egist	ext a	ıvai 1	able	add	lres	s in	the	tal	
7	1	S	et o	n to	hal	t at	the	end	of t	he p	rogr	am.					
8-10		S	pare	s.													
11		S	et o	n if	Men	nory	Prot	ect i	is no	ot av	aila	ble.					
12		T		3.	If b	p Te oit 1						-				-	1 ·
13						p Te											
14						p Te bit											n
15	ſ	c	Set o											. 4			

# Table MPT-2 Diagnostic Halts

MEMORY DATA	Routine	Meaning
102001	START	Set switch register to the address of the first location to be tested, then press RUN. Do not set a value less than that contained in the Aregister (press A to display).
102002	START	Set the switch register to the address of the last location to be tested, then press RUN.
102003	START	The last location address specified is smaller than the first location address specified. Set the switch register to the correct first loca- tion address and press RUN.
102004	START	Select program options from Table MPT-1 and press RUN.
102005	any	Table of errors display. The A-register (press A) contains the next available address in the table of errors and the B-register (press B) contains the number of errors (octal) already saved.
102006	any	The table of errors is full.
102007	any	A parity error has been detected in the area of memory occupied by the diagnostic program. The A-register (press A) contains the error address and the B-register (press B) contains the content of that address. Load the B-register with the correct content, reset the program options in the switch register, and press RUN. Or, if the correct content cannot be determined, reload and restart the program.
102010	TEST 1 or TEST 2 or	First pattern read error. The A-register contains the pattern written into core, and
6 1 5 7 5 5 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6	TEST 3	the B-register contains the pattern read from a given location. Press RUN to display the location address from the A-register.
102011	TEST 1 or TEST 2 or TEST 3	First pattern read error address display. The A-register (press A) contains the address of the faulty location. Press RUN to resume the diagnostic program.

Table MPT-2. Diagnostic Halts (cont.)

MEMORY DATA	Routine	Meaning
102020	TEST 1 or TEST 2 or TEST 3	Alternate pattern read error. The A-register contains the pattern written into core, and the B-register contains the pattern read from a given location. Press RUN to display the location address from the A-register.
102021	TEST 1 or TEST 2 or TEST 3	Alternate pattern read error address display. The A-register (press A) contains the address of the faulty location. Press RUN to resume the diagnostic program.
102030	TEST 1 or TEST 2 or TEST 3	Complement pattern read error. The A-register contains the complement pattern written into core after a successful first or alternate pattern read test, and the B-register contains the pattern read from the same location. Press RUN to display the location address from the A-register.
102031	TEST 1 or TEST 2 or TEST 3	Complement pattern read error address display. The A-register (press A) contains the address of the faulty location. Press RUN to resume the diagnostic program.
102077	any	Diagnostic program is complete. To restart, select program options from Table MPT-1 and press RUN.
103004	any	Power Fail Interrupt.

# **HP 2100 INTERRUPT TEST**

HP Product No. HP 24215



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 02100-90025

#### **HP 2100 INTERRUPT TEST**

This diagnostic program tests the 2100 interrupt priority structure, the interrupt capability of any of the I/O slots, and the Central Interrupt Register.

#### HARDWARE CONFIGURATION

This diagnostic requires any core size 2100 computer (a minimum of 4K memory if a teleprinter is included), I/O interface cards, and optionally, a teleprinter and priority jumper cards.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

The switch register is used to select options and control the program.

Errors and program messages are indicated by teleprinter messages, by program halts, or both. When appropriate, after a program halt, information about program errors is contained in the A- and B-Registers (see Table INT-2).

The select codes of the I/O slots to be tested are user-defined. They are entered by the teleprinter or the switch register.

#### PROGRAM ORGANIZATION

Initially four tests are run to check the ability to clear, set, and test the interrupt system.

Then the program decides whether or not to accept new slot parameters, i.e., the select codes of all I/O slots to be tested. A halt or message for new slot parameters occurs if the slot parameter buffer is empty (after loading the program) and/or if switch register bit 15 is set. See "OPERATING INSTRUCTIONS, NOTE" and the procedure, "To Load And Execute The Diagnostic."

Next the program checks that no interrupt occurs if the flags and control flip-flops of each given select code are set, but the interrupt system is off. An unexpected interrupt results in a halt with 1030xx displayed; (xx) is the select code of the bad slot. The user should not continue if this happens.

Each select code in the slot buffer is then checked individually to see that each slot interrupts, that a second interrupt does not occur, and that no unexpected interrupts occur. The contents of the central interrupt register are also checked following the interrupt unless switch register bit 13 is set.

The failure of a slot to interrupt results in a halt with  $102005_8$  displayed. Incorrect contents in the central interrupt register results in a halt with  $102006_8$  displayed. A double interrupt results in an irrecoverable halt with  $102007_8$  displayed. An unexpected interrupt results in a halt with 1060xx displayed; the user should not continue if this happens.

Then all select codes in the slot buffer are tested as a group. All given flag and control flip-flops are set and the interrupt system is turned on. The interrupts should occur in the order expected: lowest select code first, next lowest second, etc. If an expected interrupt does not occur, the computer halts with  $102010_8$  displayed. An unexpected interrupt results in an irrecoverable halt with  $102011_8$  displayed.

Following the last interrupt, an end-of-pass message is printed (unless switch register bit 14 or 10 are set) and an end-of-pass halt occurs (unless switch register bit 9 is set). A pass is one diagnostic cycle since the last input of slot parameters. The program then loops back and repeats all tests.

#### OPERATING INSTRUCTIONS

NOTE: All I/O slots to be tested must be specified by the user and contain an interface card with control and flag logic capable of generating interrupts. Empty I/O slots between the highest and lowest priority interrupt and capable interface cards must be filled with priority jumper cards. If switch register bit 14 is clear, input of I/O slot select codes is by teleprinter. If switch register bit 14 is set, input of I/O slot select codes is via the switch register.

## To Configure The Diagnostic

- a. Load the SIO teleprinter driver (if available) with the Basic Binary Loader and configure the driver.
- b. Load the HP 2100 Computer Interrupt Test with the Basic Binary Loader.

#### To Make A Tape Of The Configured Diagnostic

NOTE: This procedure may also be used after completing the procedure, "To Load and Execute The Diagnostic" and one pass of the diagnostic.

- a. If a High Speed Tape Punch is available, load the SIO Tape Punch driver with the Basic Binary Loader and configure the driver.
- b. If a High Speed Tape Punch is not available, turn on the teleprinter tape punch.
- c. Load the SIO System Dump.
- d. Set Starting Address  $2_8$ .
- e. Set switch register bit 15.
- f. Press RUN.
- g. A configured HP 2100 Interrupt Test tape is punched. The computer halts with  $102077_8$  displayed in MEMORY DATA. To make additional copies of the configured HP 2100 Interrupt Test Tape, press RUN.

#### To Load And Execute The Diagnostic

NOTE: Eliminate step a if continuing from step b, To Configure The Diagnostic.

- a. Load the configured HP 2100 Interrupt Test with the Basic Binary Loader.
- b. Set the switch register to the desired options. (See Table INT-1.)
- c. Set Starting Address 100<sub>g</sub>.

- d. Press RUN. The computer either halts with 107000<sub>8</sub> displayed in MEMORY DATA, or the teleprinter types a "?". The user must now enter the select codes of all I/O slots to be tested.
- e. If a  $107000_8$  halt is received, enter the select codes via the switch register as follows:
  - 1. Enter each select code by setting the value in switch register bits 5-0 and press RUN. An accepted input is indicated by a halt with  $107001_g$  displayed.
  - 2. Each select code must be in the range of  $10_8$ - $77_8$  and does not have to be in sequence.
    - NOTE: If a select code entered is less than 10 (but not 00) or is duplicated, the computer halts with 107000 displayed in MEMORY DATA. The user must re-enter all select codes.
  - 3. Terminate the input by entering a select code 00 in switch register bits 5-0. Successful input is indicated by a halt and 107077<sub>8</sub> displayed in MEMORY DATA.
  - 4. Press RUN to continue the program.
- f. If a "?" was typed, enter the select codes via the teleprinter as follows:
  - 1. Type, in any order, the select codes of all I/O slots to be tested, terminating each line by CARRIAGE RETURN, LINEFEED.
  - 2. Each select code entry must be in the range  $10_8$ - $77_8$  and up to 72 characters can be input on one line. CARRIAGE RETURN, LINEFEED, commas, and spaces are ignored in scanning.

NOTE: If a select code entered is less than 10 (but not 00) or is duplicated, the teleprinter responds with "INP?".

The user must re-enter all select codes.

3. Terminate input by typing a select code of 00.

Table INT-1

	Switch Register Settings
Switch	
341001	
15	Enter new slot parameters.
14	If set, indicates that a teleprinter is not
	being used. If not set, indicates use of a
	teleprinter.
13	Suppress testing of central interrupt register.
12	Suppress error messages.
11	Suppress error halts.
10	Suppress end-of-pass message.
9	Suppress end-of-pass halt.
8-6	Spares.
5-0	Select code of slots to be tested (entry field).

# Table INT-2 Halts and Messages

NOTE: If a program halt occurs and data is assoicated, the data is contained in the A and/or B-registers. If a message is printed (see Table INT-1 bits 10,12), and data is associated, the data is included in the message.

MEMORY DATA	Message	Comments
	2130 INTP. TEST	Introductory message.
	?	Enter select codes by teleprinter.
	INP?	Error in teleprinter input - Re-enter all select codes, press RUN.
107000		Enter first select code by switch register; or error occurred - Re-enter all select codes, press RUN.
107001		Enter next select code by switch register. Press RUN.
107077		All select codes in buffer; press RUN to continue.
102001	E-1 CLF Ø - SFC Ø	
102002	E-2 CLF Ø - SFS Ø	Emmon = conit alogn get on
102003	E-3 STF Ø - SFC Ø	<pre>Error = can't clear, set, or test interrupt system</pre>
102004	E-4 STF Ø - SFS Ø	
1030xx		Unexpected interrupt occurred on slot xx with the interrupt system off. Do not continue further.
102005	E-5 NI SC = $xx$	Error: No interrupt on select code xx (in A-register after halt).
102006	E-6 CIR = xxxxxx SB = yyyyyy	Error: Central interrupt register contents are xxxxxx, - (in A-Register after halt) should be yyyyyy (in B-Register after halt).

Table INT-2. Halts And Messages (cont.)

MEMORY DATA	Message	Comments
102007	E-7 DI SC = xx	Irrecoverable error: A double interrupt occurred on slot with select code xx (in A-register after halt).
1060 <i>xx</i>		Error: An unexpected interrupt occurred on slot xx. Do not continue further.
102010	E-1Ø NI SC = xx	Error: No interrupt on slot with select code xx (in A-register after halt).
102011	E-11 UI SC = xx SByy	Irrecoverable error: Unexpected interrupt with select code xx (in A-Register after halt). Expected an interrupt with select code yy (in B-register after halt).
102007		End of pass halt. (Octal pass count in A- and B-Registers after halt with the least significant bits in the A-Register.)
	EOP x	End of pass message. $x = decimal$ pass count.

# HP 2610A/2614A LINE PRINTER DIAGNOSTIC

HP Order No. 24275



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics HP 02100-90130

## HP 2610A/2614A LINE PRINTER DIAGNOSTIC

The HP 2610A/2614A Line-printer Diagnostic program verifies proper operation of the HP 2610 Low-speed Printer or the HP 2614 High-speed Printer. The diagnostic contains eight individual tests. The tests can be run in serial combinations or singly. Using the switch register, the operator selects test options and other program options, such as test-section looping, teletype-message suppressing, and error-halt suppressing.

#### HARDWARE REQUIREMENTS

This diagnostic program is used in the HP 2100, HP 2114, HP 2115, and HP 2116 Computers. An optional test feature may be run if direct memory access (DMA) hardware is available. In addition to the HP 2610 or HP 2614 Line Printers, the 12845A line-printer interface is required. The teletype is used for error messages and operator communication. Program loading is done through a paper-tape reader, which can be a photoreader or the paper-tape reader of the teletype.

#### SOFTWARE REQUIREMENTS

This diagnostic is an absolute binary program. It is loaded using the basic binary loader (BBL). Before execution, the program must be configured. (See the configuration section test under "Test Sections".) The SIO teletype driver is used for the teletype.

#### TEST SECTIONS

The test sections are described as follows:

o Configuration Section

This section configures the diagnostic program to the available hardware. The operator enters configuration parameters through the teletype in response to requests from the diagnostic.

o Initialization and Control Section

After the interrupt system is initialized and the program header message is printed, the main control section is entered. The main control section executes tests according to the program options set by the operator.

o Test 1: Basic I/O Test

Tests select-code decoding logic, flag control and sensing logic, and interrupt and interrupt control logic.

o Test 2: Preset and Status Test

Verifies the interface response to the PRESET computer function; verifies MASTER CLEAR by the line printer START, STOP and POWER ON switches. Whenever MASTER CLEAR is not operating properly, a line of m's will be printed after the message "next line must be blank".

o Test 3: Character Set Test

Prints one line of each printing character. Verifies that codes 0 through  $40_8$  produce blank output on the line printer.

#### o Test 4: Ripple Print Test

Prints lines of all the printing characters, shifting the character set by one character each time a line is printed.

#### o Test 5: Triangular Print Test

Prints 132 lines in a triangular pattern. The first line contains 132 characters; each successive line contains one less character. If the test is successful, unused printing positions contain blanks.

#### o Test 6: Vertical-format Control Test

Vertical-format control functions are divided into two groups. The first group consists of the line-counter functions. The second group consists of the eight functions provided by the Vertical Format Control Unit (VFU).

Line-counter functions tested are suppress space, single space, double space, triple space, space 18 lines, and space 45 lines.

VFU testing is defined by test option bit 9. If bit 9 is set, the complete test, producing 18 pages of printout, verifies all holes on each VFU tape channel. If bit 9 is clear, the short test lists only one punch on each channel. See Table 1 for a list of the VFU control codes.

Each format control test includes a line specifying the format control function to follow; the automatic-spacing test; and a completion message giving the elapsed time of the printing and spacing operations combined.

Table 1. Vertical-format Control Codes

# Octal Code

#### Command

# Line Counter Functions

00	Suppress space
01	Single space
02	Double space
•	•
•	•
•	•
77	Space 63 lines

## VFU Control Functions

100	VFU Channel 1	Top of form
101	VFU Channel 2	Bottom of form
102	VFU Channel 3	Single space with form step over
103	VFU Channel 4	Double space with form step over
104	VFU Channel 5	Triple space with form step over
105	VFU Channel 6	Next 1/2 page with line 4 or 34
106	VFU Channel 7	Next 1/4 page with line 4, 19, 34, or 49
107	VFU Channel 8	Next 1/6 page with line 4, 14, 24, 34, 44, or 54

#### o Test 7: DMA Operation Test

This test is executed only if the operator answers YES to the question

#### H3 DMA? YES OR NO

output during the test configuration. (See instructions h and i in Operating Procedures.) If the operator answers NO and later selects Test 7, the message

#### NO DMA IN SYSTEM

is printed on the TTY. The print pattern produced is identical to that produced by test 3. The line-printer buffer is filled through the DMA hardware. Only the relationship of the service request logic of the line printer interface to the corresponding timing is tested.

NOTE: This test presumes the DMA hardware is working correctly.

#### o Test 8: Manual Printing Test

In this test the operator specifies three parameters for the print operation: the number of lines, the character(s), and the vertical-format control code to be used. (See Table 1 for vertical-format control codes.) The number of lines must be between 1 and 999. Printing starts at "top of form" and the spacing executes after printing. The result is that the position of the first printed line does not necessarily correspond to the format control code.

#### OPERATING PROCEDURES

- a. Confirm that the interface card is properly installed and the line printer is properly connected.
- b. Turn on the line printer (POWER ON/START). If the configured diagnostic tape is available, go to step k; if the configured diagnostic tape is not available, go to step c.

- c. Load and configure the SIO teleprinter driver; then load the diagnostic program from paper tape using the BBL.
- d. Load the program counter (P register) with the address 110<sub>8</sub>. Press RUN. The following configuration dialogue occurs:

HI TYPE SELECT CODE (OCTAL)

e. Key in the I/O select code of the line-printer interface, followed by a carriage return and line feed. The teletype prints the following message:

**H2 TYPE TIME CONSTANT** 

f. Input 252 for HP 2100, 248 for HP 2114 or 2115, and 311 for HP 2116; then input a carriage return and line feed. The teletype prints:

H3 DMA? YES OR NO

g. Type YES if DMA present or NO, if DMA not present, followed by a carriage return and line feed. The teletype prints:

H4 CHARACTER SET? TYPE 64 OR 96

h. Input the size of the line-printer character set, 64 or 96, followed by a carriage return and line feed. The 96-character set has lowercase alphamerics plus additional special symbols. The teletype then prints:

H5 ENTER SWITCH REGISTER OPTIONS, PRESS RUN

i. Select the desired program options (see Table 2) by setting the appropriate bits in the switch register. Setting the appropriate bits establishes default-program option switch settings. These settings are in effect (stored in the internal switch register) when the configured program is started at step k. Press RUN. The teletype prints:

H6 DIAGNOSTIC CONFIGURED

- j. The CPU halts with 107077<sub>8</sub> in the MEMORY DATA register. If desired, punch a copy of the configured diagnostic program by using the SIO System Dump program. The SIO Paper Tape Punch Driver must be loaded and configured before the System Dump program is loaded. Otherwise, go to step 1.
- k. Use the BBL to load the configured diagnostic program. Set the Program Counter (P register) to  $100_{\circ}$ .
- 1. Press PRESET INTERNAL and PRESET EXTERNAL (or simply PRESET if computer is not HP 2100). At this point the default program options in the internal switch register (see step i) may be overriden by setting switch register bit 0. Set switch register bit 0 off if default options are desired.
- m. Press RUN. The diagnostic executes according to the options selected. For the complete diagnostic to run without operator intervention, the following options must be in effect:
  - o Tests 2 and 8 are not selected (switches 2 and 8 are clear).
  - o Error halts are suppressed (switch 14 is set).
  - o Diagnostic does not halt at end of each test section (switch 15 is clear).

NOTE: If error halts are not suppressed, press RUN to continue the test after each halt. Only the error message producing the first halt is valid. Succeeding error messages must be interpreted with caution.

After completion of each test, the following message is typed:

#### TEST COMPLETED

Following a complete cycle of the diagnostic program, the program halts with  $102077_8$  in the MEMORY DATA register.

n. To restart the test from the beginning, select new test options and press RUN. The program may be reconfigured at any time by starting CPU from address  $110_{\,\mathrm{g}}$ .

Table 2. Program Options: Switch Register Settings

Bit Function

- O Set to override the internal switch register and read program options from hardware switch register.
- 1 Set to execute the Basic I/O test.
- 2 Set to execute the Preset and Status Test.
- 3 Set to execute the Character Set Test.
- 4 Set to execute the Ripple Print Test.
- 5 Set to execute the Triangular Printing Test.
- 6 Set to execute the Vertical Format Control Test.
- 7 Set to execute the DMA Operation Test.
- 8 Set to execute the Manual Printing Test.
- 9 Set to execute the long form of the Vertical-format Control Test.
- 10 Set to suppress nonerror messages.
- 11 Set to suppress all messages.
- 12 Set to halt the diagnostic at the end of a complete test cycle.
- 13 Set to loop on current test.
- 14 Set to suppress error halts.
- 15 Set to halt at the end of each test.

# DIAGNOSTIC MESSAGES

Messages from the teletype are classed in two categories:

- 1. Control dialogue with test operator always preceded by the letter H.
- 2. Line printer error (test failure), always preceded by the letter E.

See Table 3 for the list of the messages that may be output on the teletype during the course of the test.

Table 3. Diagnostic Messages

Memory Data Setting	Program Segment	Message	Comments
No halt	Conf	H1 TYPE SELECT CODE (OCTAL)	Select code of line printer interface
No halt	Conf	H2 TYPE TIME CONSTANT	252 for 2100, 248 for 2114/2115, 311 for 2116
No halt	Conf	H3 DMA? YES OR NO	DMA available?
No halt	Conf	H4 CHARACTER SET? TYPE 64 OR 96	Character set specification
102076	Conf	H5 ENTER SWITCH REGISTER OPTIONS, PRESS RUN	Enter through switch register
102077	Conf	H6 DIAGNOSTIC CONFIGURED	Ready to execute
102001	T1	E1 CLF OR SFS FAILED	Test ability of clear flag and test SFS
102002	T1	E2 SFC FAILED - FLAG CLEAR	Test ability of SFC instruction
102003	T1	E3 STF OR SFC FAILED	Test ability to set flag and test SFC instruction
102004	T1	E4 SFS FAILED - FLAG SET	Test SFS instruction

Table 3 (cont). Diagnostic Messages

Memory Data	Program		
Setting	Segment	Message	Comments
102005	T1	E5 FAILED TO INTERRUPT	Test interrupt logic
102006	T1	E6 RETURN ADDRESS INCORRECT	Wrong return address after interrupt
102007	T1	E7 FLAG BUFFER FAILED TO RESET	Check interrupt acknowl- edge logic
102010	Any	E10 PRINT TIME OUT	Line printer time out
102011	Any	Ell BUFFER LOAD TIME OUT	Line printer time out
102070	Т2	H7 PRESS PRESET AND RUN	
102071	Т2	H8 PRESS POWER ON (LP) PRESS RUN	
102072	Т2	H9 PRESS START (LP) PRESS RUN	
102012	Т2	E12 FLAG NOT SET AFTER PRESET	POPIO malfunction
102013	Т2	E13 CONTROL SET AFTER PRESET	CRS malfunction
102014	Т2	E14 STATUS ERROR - READY	Line printer interface malfunction
102015	Т2	E15 STATUS ERROR - NOT READY	Line printer interface malfunction
102016	T1	E16 SKIP ON NON-SKIP I/O INSTRUCTION	Check skip logic
102017	T1	E17 CLC FAILED	Check clear control logic
No halt	Т8	H12 TYPE # OF LINES	1 ≤ # ≤ 999
No halt	Т8	H13 TYPE CHARACTER CODE (OCTAL)	
No halt	Т8	H14 TYPE FORMAT CONTROL CODE (OCTAL)	
102020	Т7	E20 DMA TIME OUT	Check DMA logic

# SOFTWARE MANUAL CHANGES

## HP 2610A/2614A LINE PRINTER DIAGNOSTIC

(02100-90130) Dated June 1972

Updates to this publication as well as changes to the Manual Change Sheet itself are listed below.

#### October 1972

In this test the operator specifies four parameters: the number of lines, the character, the vertical format control code to be used an the time delay inserted between the initiation of the printing of each line.  Insert the following line before the last line on the page:	Change Number	Page	Instructions
lines, the character, the vertical format control code to be used an the time delay inserted between the initiation of the printing of each line.  2 10 Insert the following line before the last line on the page:	1	5	Revise the text under Test 8, Manual Printing Test, to add an optional time delay:
			•
No halt T8 H15 TYPE TIME DELAY (MSE	2	10	Insert the following line before the last line on the page:
			No halt T8 H15 TYPE TIME DELAY (MSEC)

# **HP 2100 TAPE PUNCH TEST**

Order No. HP 24190



11000 Wolfe Road Cupertino, California 95014

## **HP 2100 TAPE PUNCH TEST**

This diagnostic confirms proper operation of the HP 2753 High Speed Tape Punch with the 12597A-03 Interface Kit and the HP 2100 computer with 2K or larger memory by performing a complete functional check. The program also allows the user to generate tapes containing "worst case" data patterns and special characters to aid in hardware analysis.

#### HARDWARE CONFIGURATION

This diagnostic program requires a 2100 computer, a teleprinter, a 2753 High-Speed Tape Punch, and optionally an HP 2737, HP 2748, or an HP 2758 High Speed Tape Reader.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

To run the diagnostic, the operator selects the appropriate switch options from Table TP-1 and presses RUN.

If an error is detected, the program prints a message on the teleprinter. All messages and their meanings are listed in Table TP-2.

If a trap cell halt occurs,  $1020xx_8$  is displayed. (xx is the trap cell location.) The cause of a trap cell halt must be determined by the user; after the error is corrected, the diagnostic program is restarted.

After the functional test is complete, the computer halts. The punch may now be used to generate a standard test tape from data in memory. This test tape is then read to check for proper operation of the tape punch.

A special test tape, consisting of a single character continuously punched may also be prepared, to diagnose specific malfunctions.

#### PROGRAM ORGANIZATION

ABLEX

Sets the I/O instructions to the Select Code for the High Speed Tape Punch.

FUNCTIONAL TEST

Checks the ability of the PRESET to initialize properly, then checks the punch and interrupt capabilities. The routine initializes a punch operation, forcing an immediate interrupt, and analyzes the response. A completion message is typed. Forty leader characters are punched to feed out the character (377) punched in the forced interrupt. The computer then halts with 102001<sub>8</sub> displayed to allow user analysis.

OPTION ANALYSIS

Allows the operator to use the switch register (Table TP-1) either at the start or end of the program to select these options: punching and/or reading the character stored in switches 8-15 of the switch register, running the punch test under Interrupt Control, and specifying the character to be punched or read.

SELECTED OPERATION

Performs the punching and reading for both special character and standard tapes. A special character tape contains a continuous punching of character set into switch register bits 8-15. A standard data tape contains data in seventeen foot sequences separated by a fifteen leader character gap called a resync point. This resync point provides a convenient starting point for tape testing. Also, when an extremely bad tape is encountered and no identifiable tape data pattern can be established (5 consecutive data errors), the tape forward spaces to a resync point before continuing the data test. The seventeen foot

area of tape is composed of eight groups of data each containing eight data blocks. The data blocks contain different numbers of characters as listed below:

<u>Block</u>	Characters
1	40
2	20
3	50
4	2
5	99
6	10
7	30
8	5

The data pattern of the data blocks is modified by the program using this character table:

The actual data starts with the character 377<sub>8</sub> (Ch. A1). 377 is modified by the addition of the first table character, 001<sub>8</sub>. This character (Ch. A2) is punched, complemented, and its complement is punched. Character A2 is then modified by the next table entry, 200<sub>8</sub>. This character (Ch. A3) is punched, complemented, and the complement is punched. This process is repeated until

the last character table entry,  $020_8$ , is used. Then the table is referenced back to the character  $001_8$  and modification continues until character  $A_n$ . This entire process takes up seventeen feet of tape and is repeated after each resync point.

Example of initial data sequence:

Character		
1	377	
2	000	(377 +1)
3	377	Complement
4	200	(000 + 200)
5	177	Complement
6	202	(200 + 002)
7	175	Complement
8	302	(202 + 100)
9	075	Complement
10	071	Complement

#### LIMITATIONS

The program does not test for low tape status while punching with switch seven set ON.

After a roll of tape has been punched the program detects the low tape status and prints the message TAPE LOW. Using a small roll of tape enables the user to test the low tape status sooner.

#### OPERATING INSTRUCTIONS

- a. Set the teleprinter and high-speed tape punch ON.
- b. Load the SIO Teleprinter driver using the Basic Binary Loader or the Basic Binary Disc Loader, then configure that driver.

- c. If a high speed tape reader is to be used to check the punched test tape, load the SIO Tape Reader driver using the BBL or BBDL, then configure that driver.
- d. Load the HP 2100 Tape Punch Test using the BBL or the BBDL.
- e. Set a starting address  $2_8$ .
- f. Set the Tape Punch select code (I/O address) in bits 5-0 of the switch register.
- g. Press RUN. The diagnostic halts with 102000 in MEMORY DATA when the configuration is complete.
- h. If desired, use the SIO System Dump program to punch a copy of the configured teleprinter driver (and the tape reader driver if loaded) along with the configured diagnostic tape.
- i. Set the starting address 100<sub>8</sub>.
- j. Press EXTERNAL PRESET and RUN to execute the functional test section.
- k. At the completion of the functional test, the teleprinter types
  "FUNCTIONAL TEST COMPLETED" and the computer halts with 102001 in MEMORY
  DATA.

To punch a standard test tape and use it to test the punch unit, proceed as follows:

- 1. Set switch register bit 0 ON.
- m. Press RUN. The tape punch punches out a standard test tape with six inches of leader and trailer. When sufficient tape has been punched, set switch register bit 7 on. Punching terminates at the next resync point.
- n. Tear off the tape from the tape punch, rewind it and place it in the tape reader device.
- o. Set switch register bit 0 OFF.
- p. Press RUN. The test tape is read into the computer and checked. Errors are printed on the teleprinter.
- q. When END OF TAPE or other termination conditions occur, the computer halts with 102001 in MEMORY DATA. Execute steps 1 through q for retesting.

To punch and check a special tape, containing only one puched character, perform the following steps:

- r. Set switch register bit 2 ON.
- s. Set the octal code of the character to be punched in switch register bits 15-8.
- t. Press RUN. The special character test tape is punched with six inches of leader and trailer. To terminate the punching operation, set switch register bit 6 ON.
- u. Tear off the tape from the tape punch device, rewind it and place it in the tape reader device.
- v. Set switch register bit 2 OFF.
- w. Press RUN. The tape is read by the computer and checked. Errors are reported as in the standard test tape except that no character number is reported.

To reconfigure the diagnostic, restart the program at address  $2_8$ .

To start the functional tests, start the computer at address  $100_{\rm g}$ .

To execute at the option analysis section, start the program at address  $110_8$ .

#### Table TP-1

#### Program Options -- SWITCH REGISTER Settings

#### 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

## Bits Function 0 If set ON, punch a standard or special data tape (according to bit 2) with or without interrupt control (according to bit 1). If set OFF, read either the standard test tape or the special test tape (according to bit 2) from the High Speed Tape reader or the Teleprinter Tape Reader.\* Reading is not performed under interrupt control. 1 If set ON, punching operations are run under interrupt control. The operating procedure for the program is not changed. If set OFF, punching operations are run under noninterrupt control. 2 If set ON, punch the character stored in bits 8 through 15 (bit 0 ON), or read the character stored in bits 8 through 15 (bit 0 OFF). If set OFF, tape being punched or read is the standard test tape. Changing the content of the switches during program operation has no effect on the data pattern as the switches are only modified upon program start or TERMINATE. 3 Set ON to momentarily interrupt the test at any time without affecting the test or data sequence. Set OFF to continue the test. 4 Set ON to interrupt the test before processing the 15 leader characters (during either a punch or a read) that comprise a resync gap on the tape. Set OFF to continue the test. If an option change is desired, set the terminate switch (bit 6) ON before setting bit 4 OFF. Make the changes, then set bit 6

OFF to continue.

<sup>\*</sup> The tape is read in four character blocks and then checked. Thus the character is error may not be the one under the read head during error printouts.

Table TP-1 (cont). Program Options--SWITCH REGISTER Settings

<u>Bits</u>	<u>Function</u>
5	Set ON to interrupt a read operation if an error is found during data tape analysis.
	Set OFF to continue reading, but set ON immediately thereafter to continue "error interrupt."
	If the tape is removed for inspection during an error pause, reload the tape carefully to insure that no data character is re-read or skipped.*
6	Set ON to terminate the current operation in an orderly manner. When termination occurs, a "TERMINATE" message is typed and the program halts with 102001 displayed. Make option changes at this time (if desired) as the program restarts at the option analysis section when RUN is pressed.
	Set OFF to continue testing at the option analysis section of the program.
7	Set ON to terminate punching or reading at the resync gap. The switch may be set at any time during the operation; the program terminates as described.
8-15	Set bits 8-15 to the special character to be punched in or read from the special test data tape (bit 2 set $ON$ ).

<sup>\*</sup> The tape is read in four character blocks and then checked. Thus the character in error may not be the one under the read head during error printouts.

# Table TP-2 Diagnostic Messages

Messages	<u>Meaning</u>	<u>Action</u>
CLF ERROR	The Punch Flag flip- flop is set but the CLF instruction did not clear it.	
EMBEDDED LEADER -TERMINATE-	Three consecutive leader characters read in a data block.	Space tape to next resync point. Press RUN.
FLAG CLEAR ON PRESET	The Punch Flag flip-flop is not set.	Set STARTING ADDRESS 100 <sub>8</sub> . Press EXTERNAL PRESET. Reset the options in the switch register. Press RUN.
FUNCTIONAL TEST COMP	Functional Test completed.	Check teleprinter messages for equipment status.
		a. To rerun the Functional routine: Set STARTING ADDRESS 100g.  Press EXTERNAL PRESET.  Reset the options in the switch register.  Press RUN.
		b. To continue the run of the program, set the desired switch options (see Table TP-1) and press RUN.
G xxxxxxxx B xxxxxxxx xx xx	Character error.	G xxxxxxxx is a good data pattern where:
		xxxxxxxx is a good character.
		B xxxxxxxx xx xx is a bad data pattern
		where:  xxxxxxxx is a bad character.  xx is the character of the data block that is an error.  xx is the number of characters in the data block.

Table TP-2. (cont). Diagnostic Messages

Messages	Meaning	Action
INTERRUPT ON PRESET	Erroneous interrupt in Functional Test.	Set STARTING ADDRESS 100 <sub>8</sub> . Press EXTERNAL PRESET. Press RUN.
LONG LEADER	More than fifteen leader characters at a resync point.	Check tape for correct data resequencing. Press RUN.
NO INTERRUPT FLAG SET	An interrupt situation forced by the program did not occur.*	Terminate the diagnostic program.
RESYNC ERROR- 5 CONSECUTIVE ERRORS	Five consecutive errors are detected.	Space tape to next resync point. Restart routine.
SHORT LEADER -TERMINATE-	Fifteen leader characters have not been read at a resync point.	Backspace tape in the leader area and press RUN.
STF ERROR	The Punch Flag flip- flop is clear but the STF instruction did not set it. Program halts.	
SYSTEM CLF Ø ERROR	The system flag flip-flop is set but the CLF flag instruction did not clear it.	Check other error messages for possible failure association.
TAPE LOW	Tape supply is low.	Install a new tape supply.
-TERMINATE-	Diagnostic program is terminated, switch six is ON, bad data characters, embedded leader, "End-of-Tape" or "Tape Low."	Change any desired options or check the tape for positioning at the resync leader. Press RUN.

<sup>\*</sup>At the time of the forced interrupt, the STF 0, STF (punch), CLF 0, CLF (punch), SFC 0, SFC (punch) and SFS (punch) commands have been tested. OTA and STC can be checked by looking for character of value 377 on the punch tape.

# HP 2892A CARD READER DIAGNOSTIC

HP Order No. 24267



11000 Wolfe Road Cupertino, California 95014

# Introduction

This diagnostic confirms proper operation of the HP 2892A Card Reader and the HP 12924A Interface in HP 2114, 2115, 2116, or 2100A Computers. Designed for ease of testing, the program allows the user to select a set of tests and execute them in order or to repeat a specific test for extensive testing of card-reader functions.

#### HARDWARE CONFIGURATION

The diagnostic can be run on the HP 2114, 2115, 2116, or 2100A Computers with or without DMA. The computer must have a minimum memory size of 4K. If the diagnostic is run on any computer other than the HP 2100A, a system console device must be used to configure it. If the diagnostic is run on an HP 2100A Computer without an I/O console device, it is configured by default to operate only according to the conditions described in "Program Organization."

#### PROGRAM ORGANIZATION

#### Scope

The program tests basic card-reader functions first and, on the basis of results from these tests, proceeds to test the more complex functions. The operator should correct errors discovered during early stages of operation before continuing with the more complex tests.

Priority logic (PRH and PRL) is not tested during execution of this diagnostic. However, during testing of the interface board, trap-cell halts can occur if an interrupt occurs on a select code other than the card-reader select code. For proper testing of the select-code decoding logic, the card-reader select code should *not* be a multiple of  $10_8$ ,  $20_8$ ,  $30_8$ ...).

#### **Running Modes**

Card readers use a hardware data buffer and a hardware status word. Table 1 shows the relationship between one character of data from a column in a data card and the corresponding bits in the card reader data buffer. Table 2 lists the status bits of the card reader and their meanings as used by the diagnostic program.

# HP 2892A Card Reader Diagnostic

Table 1. Data Word Format

Data Buffer Bit	Card Data Row
0	9
1	8
2	7
3	6
4	5
5	4
6	3
7	2
8	1
9	0
10	11
11	12

**Table 2. Status Word Format** 

Bit	Meaning
0	Card reader (CR) in test, not ready, or busy mode
1	Trouble during read. Pick, light current, card motion, or timing error
2	Card reader off line
3	Lost data
4	Not used
5	Hopper empty or stacker full
6	Stacker full
7	END-OF-FILE switch on and hopper empty
8	Pick flip-flop set
9	Error (L/D)
10	Reserved
11	Motion check/pick check
12	No read-in-progress
15	End-of-process

WITH CONSOLE DEVICE. The program can be operated with or without a teleprinter (I/O console device). If a teleprinter is used, the operator must first load and configure the SIO teleprinter driver (or the equivalent driver for the I/O console device used instead of a teleprinter). Then the operator loads the HP 2892A Card Reader Diagnostic tape and configures the diagnostic in two steps. First he enters the desired program options into the switch register; the program diagnostic configuration section loads these selected options into the internal software register. Next the operator answers the series of questions output by the program (detailed in "Operating Instructions"). Once the questions are correctly answered, the program halts. If desired, the operator can load and execute the SIO System Dump to obtain a paper-tape copy of the configured SIO driver and configured diagnostic program.

WITHOUT CONSOLE DEVICE. The operator has two options for diagnostic operation:

Option 1: Option 1 allows the operator to use the diagnostic with the default configuration. He loads the diagnostic program into memory and sets a starting address of  $100_8$ , thus bypassing the configuration section.

To run the diagnostic in the default mode the operator must operate with

- An HP 2100A Computer without DMA
- A card-reader select code of 13<sub>8</sub>
- A blank special data test card
- The external hardware switch register only

NOTE: Since the configuration section is bypassed, no software switch register is created.

Option 2: To change the default configuration to run on a computer with a timing cycle different from that of the HP 2100A. (Delay constants for the HP 2100A, 2114, 2115, and 2116 Computers are shown in Table 3.)

**Table 3. Computer Timing Constants** 

Computer Type	Delay Constant
2100A	-252
2114	-248
2115	-248
2116	-311

Option 2 enables the user to run the diagnostic without an I/O console but to change the default configuration (for example, to run on a computer with a cycle timing different than that of the HP 2100A).

Table 4 describes the values which must be loaded into specific locations in the diagnostic to modify the default configuration. The left column shows the labels of program locations. The right column describes what values can be inserted into the location to configure the diagnostic.

#### HP 2892A Card Reader Diagnostic

Consult a source listing of the diagnostic (the program is written in assembly language) for the exact address of the locations specified in Table 4 and change the values of the locations according to the desired configuration by using the computer switch register and front-panel buttons. For information on modifying memory locations through the computer front panel, consult Software Operating Procedures HP 2114 Front Panel Procedures (5951-1372), HP 2115/2116 Front Panel Procedures (5951-1370), or HP 2100A Front Panel Procedures (5951-1371).

**Table 4. Program Configuration Locations** 

Program Label	Action	
ISWR	Set ISWR – 0 to select program options from the internal software switch register.	
	Set ISWR – 1 to select program options from the external hardware switch register.	
TCNT	Set TCNT equal to one of the constants specified in Table 4, depending upon the computer being used.	
CRILA to CRILE	The addresses of all instructions referring to the card-reader select code are between CRILA and CRILE. Change the six least-significant bits (5 to 0) of each of the words specified to the card-reader octal select code.	
DMAF	Set DMAF = 0 if DMA is not available.	
	Set DMAF = 1 if DMA is available.	
SPDBA	SPDBA points to the special test card data buffer. Load the special data images desired, starting at the address located in SPDBA.	

# **Error and Information Messages**

During execution the diagnostic prints error and information messages on the teleprinter (see Appendix A for error and information messages). The diagnostic halts (to allow operator response) after it prints an information message shown in Appendix A.

If program option bit 10 is set, the diagnostic suppresses all nonerror messages except those marked with an asterisk (in Appendix A). However, setting bit 10 does not suppress the halt associated with a nonerror message.

If program option bit 14 is cleared, the diagnostic halts after printing an error message, displaying 102075<sub>8</sub> in the MEMORY DATA register and the octal step number in the A register.

If program option bit 15 is set, the diagnostic executes the current step, displays  $102076_8$  in the MEMORY DATA register, the octal step number in the A register, prints the octal step number on the teletype, and halts. The operator presses RUN to resume running the diagnostic at that step.

#### HP 2892A Card Reader Diagnostic

If a teleprinter is not available, the operator must rely on the coded halts displayed in the MEMORY DATA register and the octal step numbers displayed in the A register. By consulting the appropriate step number (prefixed by E or H) in Appendix A, the operator can determine the correct response to the halt.

#### TEST SECTIONS

The program is divided into nine sections. Each section is comprised of one or more uniquely numbered steps. Each step performs one or more functions or tests. Sections 1 through 9 are selected by setting program option bits 1 through 9, respectively. The user can halt after each step by setting program option bit 15 or loop through a step or group of steps by setting program option bit 13. Some of the sections below require specially modified cards for complete testing, although the user can run the diagnostic in a shortened testing mode requiring a standard test deck and little operator intervention.

## **Configuration Section**

The configuration section configures the program for the particular hardware devices being used, loads the program option switch-register settings into the internal software switch register and stores the special test card data for use by section 6. If the operator chooses not to execute the configurations section, the diagnostic configures itself for an HP 2100A Computer without DMA, card-reader select code 13<sub>8</sub>, and a blank special data test card for section 6. Program options are specified through the external hardware switch register only; no software switch register is created in default configuration.

#### Initialization Section

The initialization section sets trap-cell halts in all unused locations. The halts are  $1060xx_8$  where  $xx_8$  is the trap-cell location. Finally, the section prints the introductory header message at the start of diagnostic execution (if program option bits 10 and 11 are clear). The operator must set program option bit 11 if no teleprinter is used; otherwise, the program will loop continuously waiting to output a message.

#### **Control Section**

The control section monitors the program options set in the switch register and selects the corresponding sections for execution. After the program executes the initialization section, the control section scans the switch register and executes the sections selected. If program option bit 12 is clear, the control section scans the switch register again after one cycle of execution through the selected sections. If program option bit 12 is set, the program halts with 102077<sub>8</sub> in MEMORY DATA at the end of one cycle through the selected sections after printing the message DIAGNOSTIC COMPLETED. The user may execute another cycle through the selected sections by pressing RUN or restart the program at any time by setting a starting address of 2000<sub>8</sub> and pressing RUN. The control section scans the switch register and executes the selected sections.

# Basic I/O (BI/O) Section

The basic I/O (BI/O) is selected by setting program option bit 1. It tests the select code decoding logic, flag control and sensing logic, and the interrupt and interrupt control logic. Any errors discovered are reported by one of the error messages numbered from E2 through E14 in Appendix A.

# Status Indicator (STEST) Section

The status indicator test (STEST) is selected by setting program option bit 2. This test checks the RESET switch functions, manual front-panel button functions and the status indicator bit functions. Specially modified cards, required for the test, are loaded into the card-reader hopper in the order listed below.

- 1. A card cut in half, and the two halves taped together to form a double-thick "half-card" to check the card motion circuitry (see Figure 1). This card is placed in the card-reader stacker. Two unmodified cards, used with this special card, are placed in the hopper.
- 2. A card with a ¼-inch-square notch cut from the leading edge of the card checks the light current error circuits (see Figure 2).
- 3. Two cards taped together from approximately column 40 to column 80 to check the pick mechanism (see Figure 3).

During execution of STEST, halts 102016<sub>8</sub> through 102071<sub>8</sub> (in the computer MEMORY DATA register) occur to allow the operator to prepare for the next test segment. If a teleprinter is available and program option bits 10 and 11 are clear, a message is printed on the teleprinter along with the halt. The user should refer to Table 3 for the meaning of the halt and follow the appropriate instructions.

NOTE: The user can avoid the special cards test in this section by setting program option bits 15 and 1. The other tests in the section are still executed.




Figure 1. Torn Card in Stacker




Figure 2. Notched Card in Hopper




Figure 3. Joined Cards in Hopper

# Functional (FTEST) Section

The functional test (FTEST), selected by setting bit 3, tests much of the card-reader interface control and status logic (except priority logic PRH and PRL) without requiring any operator intervention. Several of the tests performed in the STEST section are repeated so that card reader and interface functions can be tested without special cards or operator intervention. Error messages and halts (specified in Appendix A) indicate the function of the tests and the possible error conditions which may occur during the tests.

# Standard Data (STDT) Section

The standard data test (STDT), selected by setting program option bit 4, tests the data paths in the card reader and interface. The user loads a special test deck, provided with the diagnostic, which is punched in a "worst-case" pattern. The program reads the data from the card reader and compares it to the expected data stored as part of the program. The program outputs the data read and expected if the two do not agree (if a teletype is used and if program option bit 11 is clear). If no teletype is used and program option bit 14 is clear, the program halts with  $102075_8$  in the computer MEMORY DATA register with the appropriate octal message number displayed in the A register. Consult Appendix A for the meaning of the halt. This test section terminates after the program reads 50 cards or if the operator clears program option bit 4 before the 50 cards are read. If the operator sets bit 13 (loop on last step), the program ignores the card count and reads and compares card-reader data continuously until the operator clears program option bit 4.

To ensure that the program executes the data compare test (step 133) when the loop option (program option bit 13) is set, the operator sets program option bit 15 before executing the standard data section (see Table 4). The program halts at the end of each step with 102076<sub>8</sub> in the computer MEMORY DATA register and the octal step number in the A register. When the program halts with 133<sub>8</sub> displayed in the A register, the operator sets program option bit 13 (bit 15 is clear) and presses RUN. The program then reads and compares continuously.

# Read Rate (RRT) Section

The read-rate test (RRT), selected by setting program option bit 5, does not terminate if bit 5 is clear during section execution. The section reads 50 cards at the maximum rate, then determines the maximum rate and prints it on the teleprinter. The test is terminated when the program reads 50 cards. This section requires a teleprinter to report the calculated reading rate.

## Special Data (SPDT) Section

The special data test (SPDT), selected by setting program option bit 6 and terminated by clearing bit 6, performs the same function as the standard data section, except that the data read is compared with the special data card entered during program configuration. If no special data was input during configuration (or if the program is running under default configuration), the program compares the data read to a zero (all blank) card.

# Flag Count (FCT) Section

The flag-count test (FCT) is selected by setting program option bit 7 and terminated by clearing bit 7. It reads cards and counts the number of flags from each card. If the card does not generate 80 flags, the teleprinter indicates the number of flags that were detected. When the test is terminated, that is, either when all the cards in the hopper are read or bit 7 is clear, the teleprinter prints the total number of cards read and the number of cards with missing flags.

# Time Pick Rate (TPR) Section

When the timed pick rate test (TPR) is selected (by setting program option bit 8), the section requests the operator to type in a pick rate from 1 to 600 cards per minute. After the operator types in the pick rate (followed by a carriage return), the section outputs a pick command at the specified rate. The diagnostic does not check status either before or after a pick command; this section can be used under any card-reader malfunction conditions. The card-reader flag is cleared each time a pick command is given.

This test requires a teleprinter device.

# **List Option Section**

Selecting the list option test (by setting program option bit 9) enables the user to list the standard test data (stored in the program) and special test data (defined during program configuration) as well as read and list any cards desired from the reader. When control enters this section, a message is printed requesting the operator to specify the list mode. The operator responds by typing an A for ASCII list or a B for binary list followed by a carriage return. After the response, the section asks for the list type. The user responds by typing ST (list the standard test card data), SP (list the special test card data defined during configuration), or RL (read the cards and list them) followed by a carriage return.

After the second user response, the section lists the standard or special test data or reads and lists the cards in the reader. If the operator responds with B, the test lists 12 bits per card column (80 columns per card) on a line, one column per line (12 row on the left). If the operator specifies mode A, the Hollerith punch codes produced by an IBM 029 Keypunch are converted to their corresponding ASCII characters. The five exceptions to the keypunch key and ASCII character correspondance are as follows:

ASCII Symbol	029 Key	Hollerith Punches	
[	Cent mark $(\phi)$	12-8-2	
\	0-8-2	0-8-2	
]	Not mark (□)	11-8-7	
<b>↑</b>	Vertical bar ( )	12-8-7	
<b>←</b>	Underscore ()	0-8-5	

Hollerith punches regarded as invalid by the program are interpreted as a question mark (?). The section terminates and control returns to the control section after the standard test card data or the special test card data is listed. The section continues to read and list cards (if that option was choosen) until program option bit 9 is cleared.

# **Operating Procedures**

# SWITCH REGISTER SETTINGS

Switch register settings for program options are summarized in Table 5.

Table 5. Switch Register Settings

Bit	Meaning
0	Set to select program option control from the external hardware switch register.  Clear to select program option control from the internal software switch register.
1	Set to execute the Basic I/O (BI/O) Section.
2	Set to execute the Status Indicator (STEST) Section.
3	Set to execute the Functional (FTEST) Section.
4	Set to execute the Standard Data (STDT) Section.
5	Set to execute the Read Rate (RRT) Section.
6	Set to execute the Special Data (SPDT) Section.
7	Set to execute the Flag Count (FCT) Section.
8	Set to execute the Timed Pick Rate (TPR) Section.
9	Set to execute the List Section.
10	Set to suppress nonerror messages (except for those messages identified by an asterisk in Appendix A).
11	Set to suppress printing of all error messages.
12	Set to halt execution after one cycle through the program and print DIAGNOSTIC COMPLETE message. Clear to execute multiple cycles of the program without halting after each cycle.
13	Set to loop the currently executing program step.
14	Set to suppress error halts.
15	Set to halt at the end of the currently executing step.

#### OPERATING INSTRUCTIONS

If a tape copy of the *configured HP* 2892A Card Reader Diagnostic is available, skip to step g below. To configure the diagnostic program, start at step a.

- a. Use the Basic Binary Loader (BBL) to load the SIO teleprinter driver, then configure the driver.
- b. Use the BBL to load the unconfigured diagnostic tape. To run the diagnostic in default configuration, skip to step f. To configure the diagnostic without using the teleprinter, perform the steps outlined in Table 5 and continue with step f. Otherwise, if a teleprinter is available, continue with step c.
- c. Set a starting address of  $2_8$ .
- d. Set the switch register to the desired options according to Table 5. (If the operator sets bit 0, the program ignores the internal switch register during execution and reads options from the external switch register only).
- e. Press the PRESET button(s), then press RUN. The program prints the internal switch register settings in binary form and outputs the series of questions shown below. Type the answer to each question on the teleprinter keyboard, followed by pressing the return and linefeed keys after each answer. If the operator response is invalid, the program types INVALID INPUT. Retype the entry.

# Message Response

1.	ENTER COMPUTER TIMING CONSTANT. 3 DIGITS.	Type the appropriate positive constant from Table 3 for the computer being used. Do not type the minus signs.
2.	CR SELECT CODE?	Type the card reader octal select code.
3.	DMA AVAILABLE?	Type YES or NO.
4.	ENTER SPECIAL TEST CARD?	Type YES if a special data test card will be used in Section 6. Otherwise, type NO.

If the operator responds NO to question 4, the special data test (section 6) uses a blank (all zero) card with an 80-column range. The program prints no further messages except the CONFIGURATION COMPLETE message. If the operator responds YES to question 4, the program asks the following questions:

5. ENTER WITH READER?

To enter the special data through the card reader, type YES. To enter the special data through the switch register, type NO.

If the operator types YES to question 5, the program prints

LOAD CARD. START CR. PRESS RUN.

and halts with  $107001_8$  in the MEMORY DATA register. Place the special data card in the reader and start the reader. Press RUN. The program reads the card.

# HP 2892A Card Reader Diagnostic

If the operator types NO to question 5, the program prints

#### CLEAR SWITCH REGISTER.

Clear all switch-register bits, then set bits 0 through 11 to the desired column bit pattern. Set bit 15, then clear it. One column of data enters into the program each time switch 15 is set and cleared (toggled). If switch 14 is set when bit 15 is toggled, the program terminates data entry and sets the remaining undefined columns to the bit pattern in switches 0 through 11. Data entry is also terminated after column 80 has been defined.

After the operator enters the special data (either through the card reader or the switch register), the program types

6. LIST SPECIAL DATA?

Type YES to list the special data; otherwise, type NO.

If the operator responds YES to question 6, the program asks

#### ASCII OR BINARY LIST?

Respond with either ASCII or BINARY, as desired. The program prints the special data. In ASCII mode, invalid character codes are printed as a question mark (?); otherwise, the ASCII character responding to the code is printed. The program prints

#### CONFIGURATION COMPLETE

and halts with  $107077_8$  in the MEMORY DATA register.

- f. Use the SIO System Dump program to punch a copy of the configured test tape (and the configured SIO teleprinter driver if it was loaded). If a tape copy is not desired, skip to step h.
- g. Use the BBL to load the configured diagnostic tape.
- h. Set a starting address of 100<sub>8</sub>.
- i. If test options other than those specified during configuration are desired, set the external switch register according to Table 5.
- j. Press the PRESET button(s), then press RUN. The diagnostic executes according to the program options selected.
  - 1. To skip the "special cards" test in the STEST section, set program option bits 15 and 1 after the computer halts with 102057<sub>8</sub> displayed.
  - 2. To terminate error printing during message output in the STDT and SPDT sections, set program option bits 13 and 1. Message output stops immediately and the section halts with 102067<sub>8</sub> displayed in the MEMORY DATA register. When the operator presses RUN, the diagnostic starts execution at the beginning of the section.

# APPENDIX A Diagnostic Error Messages

Message Number <sup>1</sup>	Memory Data	Program Segment	Comment
	102000	INIL	I/O buss not zero. Check interface board IOBI outputs.
H1		INIL	Header message.
E2		BI/O	No skip on SFS or SFC. Check select code decode and skip logic.
E3		BI/O	Skips on SFS and SFC. Check skip logic.
E4		BI/O	CLF failed, no skip on flag clear after CLF. Check CLF logic.
<b>E</b> 5		BI/O	STF failed, no skip on flag set after STF. Check STF logic.
E6		BI/O	Flag set with STF with select code other than the reader's. Check select code decode logic.
E7		BI/O	Does not interrupt. Check control, flag buffer, and IRQ logic.
E10		BI/O	Card reader interrupts with interrupt system off. Check IEN logic.
E11		BI/O	Two interrupts on one flag. Check interrupt acknowledge logic.
E12		BI/O	Interrupts after CLC 0. Control or CRS malfunction.
E13		BI/O	Interrupts after CLC. Control or CLC malfunction.
E14		BI/O	STC CR, C does not clear card reader flag.
H15		BI/O	Basic I/O tests completed.
H16	102016	STEST	Press EXTERNAL PRESET, then press RUN.

<sup>&</sup>lt;sup>1</sup>Messages in this appendix identified with an asterisk (\*) are not suppressed when program option bit 10 is set. The prefix E indicates the message is an error message. An H prefix signifies a general information message.

Message Number	Memory Data	Program Segment	Comment
E17		STEST	Preset did not set card reader flag. POPIO malfunction.
E20		STEST	Preset did not clear card reader control. CPU malfunction.
E21		STEST	No EOP (bit 15) status.
H22	102022	STEST	Turn READER POWER off. Press RUN. (This is a not ready status test).
E23		STEST	Card reader in OFF LINE mode or busy or not ready; possible off line logic malfunction.
E24		STEST	Ready status indicated. Ready logic malfunction.
H25	102025	STEST	Turn READER POWER on. (Note that the EOF indicator lamp is off.) Press RUN.
E26		STEST	Card reader in OFF LINE mode or off line logic malfunction.
E27		STEST	Ready status indicated.
E30		STEST	STC does not set pick pending status. Check pick logic.
Н31	102031	STEST	Set ON LINE/OFF LINE switch to OFF LINE. Press RUN.
E32		STEST	OFF LINE mode status indicated.
E33		STEST	OFF LINE mode does not clear pick pending status.
E34		STEST	EOP is not set when card reader is set to OFF LINE mode with pick pending. Check logic associated with 32A pin 3.
H35	102035	STEST	Set reader to ON LINE mode. Place one card in input hopper. Start reader (press). Observe that status indicators are off and that the reader motor starts. Press RUN.
E36	<del></del> ,	STEST	Status should be correct. Erroneous status conditions should be corrected before continuing.
Н37*		STEST	Extend stacker arm to limit and observe HOPPER/STACKER indicator on reader. If card reader does not stop, press STOP on card reader. Card reader must be not ready before the program continues.
E40		STEST	No stacker full status. Check bit 6 logic.

Message Number	Memory Data	Program Segment	Comment
H41	102041	STEST	Card reader must be not ready to begin next test.
E42		STEST	CLC card reader does not clear pick status.
H43	102043	STEST	Start card reader. Press RUN.
E44		STEST	Card reader not ready. The card reader must be ready to start next test.
E46		STEST	No hopper empty status. Check bit 5 logic.
H47	102047	STEST	Press EOF switch on card reader. Note that the EOF indicator lamp turns on. Press the EOF switch again and note that EOF indicator lamp turns off. Press the EOF switch again and press RUN.
E50		STEST	No EOF and hopper empty status. Check EOF and bit 7 logic.
E52		STEST	PRESET does not clear EOF. Check control reset logic.
H53	102053	STEST	Place short card in reader and start reader. Set ON LINE switch. Press RUN.
E54		STEST	No error (LIGHT/DARK) or trouble status. Check error (LIGHT/DARK) logic.
E55		STEST	No error status (LIGHT/DARK). Check bit 9 logic.
E56		STEST	No trouble status with error (LIGHT/DARK) status. Check bit 1 logic.
H57	102057	STEST	Place a deck consisting of two normal cards, a notched card, and a double card (in that order) in the reader. Start card reader. Press RUN.
H60	102060	STEST	Observe that MOTION CHECK indicator light is on. Start card reader. Press RUN.
E61		STEST	No MOTION CHECK/PICK CHECK or trouble status. Check card motion logic.
E62		STEST	No MOTION CHECK/PICK CHECK status. Check bit 11 logic.
E63		STEST	No trouble status with MOTION CHECK/PICK CHECK status. Check bit 1 logic.
H64	102064	STEST	Observe that READ CHECK indicator light is on. Start card reader. Press RUN.

Message Number	Memory Data	Program Segment	Comment
E65		STEST	No error (LIGHT/DARK) status. Check error (LIGHT/DARK) logic.
E66		STEST	No error (LIGHT/DARK) status. Check bit 10 logic.
E67		STEST	No trouble status with error (LIGHT/DARK) status. Check bit 1 logic.
E70		STEST	No EOP after 875.0 milliseconds with pick failure. Check interface pick failure timer and EOP logic.
H71	102071	STEST	Observe that PICK CHECK indicator light is on. Remove double card, press RUN.
E72		STEST	No pick failure or trouble status. Check pick failure logic.
E73		STEST	No MOTION CHECK/PICK CHECK (pick fail = card motion = track jam) status with trouble status. Check bit 11 logic.
E74		STEST	No trouble status with MOTION CHECK/PICK CHECK status. Check bit 1 logic.
E75		STEST	Interface pick failure timer period is less than 675.0 milliseconds.
E76		STEST	Interface pick failure timer period is greater than 875.0 milliseconds.
E77		STEST	Setting EOP does not clear pick pending status.
E100		STEST	Indications are that no pick failure occurred.
H101		STEST	Status indicators test completed.
E103		FTEST	Card reader in OFF LINE mode or off line status malfunction.
H104	102004	FTEST	Ready status indicated. Card reader ready or off line status malfunction. Correct condition. Press RUN.
E105		FTEST	No pick pending status indicated after an STC card reader.
E106		FTEST	EOP not clear after an STC card reader.
E107		FTEST	Pick status not clear after a CLC 0. Check CRS and pick FF logic.
E110		FTEST	Pick status not clear after a CLC card reader.

Message Number	Memory Data	Program Segment	Comment
E111		FTEST	No EOP status after a CLC 0.
H112	102012	FTEST	Load cards and start card reader. Press RUN.
H113	102013	FTEST	Not ready status indicated. Card reader must be ready to start next test.
E115		FTEST	Flag not set when EOP set.
E116		FTEST	EOP interrupt occurred more than 100 milliseconds after pick command.
E117		FTEST	READ-IN-PROCESS set when card reader is not ready.
E120		FTEST	LIA clears flag with DATA-IN-REGISTER set. Check logic associated with 33A pin 12.
E121		FTEST	Time from eightieth data interrupt to EOP interrupt was less than 3.0 milliseconds.
E122		FTEST	Time from eightieth data interrupt to EOP interrupt was greater than 4.0 milliseconds.
E123		FTEST	No EOP after 500.0 milliseconds when reading with DMA.
E124		FTEST	STC sets pick status when READ-IN-PROCESS is set.
E125		FTEST	Data flag not serviced by DMA. EOP clear when interrupt occurs when reading with DMA.
H126		STDT	Standard data tests completed.
H127		SPDT	Special data tests completed.
E130		STDT, SPDT FTEST, FCT	Eighty data interrupts were not detected before the EOP interrupt.
E131		STDT, SPDT FTEST, FCT	DMA did not service 80 data flags before the EOP interrupt.
E132		STDT, SPDT	Data flag not serviced by DMA. EOP not set when interrupt occurs when reading with DMA.
E133		STDT, SPDT	Column data not as expected. Prints column number, expected data, and actual data.
H134		TPR	Timed pick rate segment completed.
H135		FCT	Flag count segment completed.

Message Number	Memory Data	Program Segment	Comment			
H136*	<del></del>	LIST	List mode request; respond with A for ASCII or B for binary list.			
H137*		RRT	Read rate in cards per minute is output.			
E140		STEST	STC CR sets pick status when card reader is in OFF LINE mode.			
H141*		FCT	The number of cards read and the number of cards verroneous flag count are printed.			
H142*		TPR	Type in the pick rate in cards per minute. Pick rates from 1 to 600 cards per minute are allowed.			
E143		$\operatorname{ALL}$	No EOP or EOP interrupt within 900.0 milliseconds after a pick command.			
E144		ALL	No EOP interrupt within 900.0 milliseconds after a pick command and an EOP status true.			
H145	102045	ALL	Card reader not ready or in OFF LINE mode. Correct condition. Press RUN.			
H146	102046	ALL	Pick failure. Correct condition. Press RUN.			
H147*		LIST	List type request. Respond with ST to list standard test card image, SP to list special test card image, or RL to read and list cards.			
H150	102050	STDT	Load standard data test deck. Start card reader and press RUN.			
H151		RRT	Read rate test completed.			
H152	102052	SPDT	Load special data test deck. Start card reader and press RUN.			
E153		FTEST	No READ-IN-PROGRESS not status. Check bit 12 logic.			
E154		FTEST	No EOP within 900.0 milliseconds after pick command			
E155	<b></b>	FTEST	No READ-IN-PROGRESS not status after EOP interrupt. Check that setting EOP clears pick FF.			
E156		FTEST	READ-IN-PROGRESS not status true after pick command.			
E157		FTEST	Status bit 12 clear after a CLC 0. Check to ensure if CRS clear READ-IN-PROGRESS FF.			

Message Number	Memory Data	Program Segment	Comment
E160		FTEST	Second interrupt occurs when flag is left set. Confirm that flag delays further setting of flag buffer.
E161		FTEST	Pick FF not clear after first data interrupt. Confirm that index mark clears pick FF.
E162		FTEST	Flag not cleared by LIA after a data interrupt. Check logic associated with 15B pin 10.
E163		FTEST	Flag cleared by LIA after data flag has been serviced. Confirm that DATA-IN-REGISTER is cleared by LIA.
E164		FTEST	No lost data error when a data flag is not serviced by an LIA. Check that DIR and DS set lost data FF.
E165		FTEST	CLC 0 did not clear lost data status. Check logic associated with 32B pin 6.
E166		FTEST	Eighty data interrupts were not detected before the EOP interrupt.
E167		FTEST	No lost data error. EOP and DATA-IN-REGISTER did not set lost data status.
E170		FTEST	STC does not clear timing lost data status. Check logic associated with 53D pin 9.
E171		FTEST	No lost data error when an OTA is given and DATA-IN-REGISTER set. Check logic associated with 23A pin 2.
E172		FTEST	No lost data error with index mark and status mode. Check logic associated with U11 pin 12.
E173		STDT, SPDT, FTEST, FCT	Lost data error when reading with DMA.
E174		STEST	EOP not clear after STC CR.
ALL E's	102075	ALL	This halt occurs after each error message is printed unless switch 14 is set.
H176	102076		Switch 15 set. Halt at end of test. Number of last test is printed.
H177	102077	END	Diagnostic completed. Program can be restarted (skipping INIL segment) by pressing RUN.
H200		FTEST	Functional tests completed.
E201		STDT, SPDT, FTEST, FCT	Lost data error when reading under interrupt control.

Message Number	Memory Data	Program Segment	Comment
	1060xx		Trap-cell interrupt on select code $xx$ .
	107000	CFIG	Configuration segment cannot be restarted. Reload program to reconfigure.
	107001	CFIG	Load card with special data format. Start reader and press RUN.
	107077	CFIG	Configuration complete. Start program by pressing RUN.

# **HP 2100A TAPE READER TEST**

Order No. HP 24189



11000 Wolfe Road Cupertino, California 95015

# HP 2100A TAPE READER TEST

The Tape Reader Test program confirms proper operation of a punched tape reader (HP 2748 or HP 2758) and interface kit (HP 12597A-002) with an HP 2100A computer. If any operational errors are found, the program may be used to isolate the problem.

# HARDWARE REQUIREMENTS

This diagnostic program is used in the 2100A computer. A teleprinter must be used to report errors and messages to the user and to punch test tapes.

# FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

The SIO teleprinter driver is loaded and configured first. The diagnostic program is loaded, configured, then started. It first performs a Functional Test in which the basic functions of the tape reader are checked:

- Initialization of the interface board by the computer EXTERNAL PRESET button.
- Proper command responses by the interface board and the computer I/O control circuits.
- Operation of the interrupt control circuits.

After the Functional Test is complete, the program halts to allow switch register settings to select program options (see Table TRT-2) for the start of the Operational Test. First, a standard test data tape is punched on the teleprinter, then read to test the tape reader and the interface board for data transfer. If any errors are found, the Operational Test may be used to punch then read a special test data tape to isolate any transfer problem. If a trap cell halt occurs, the computer halts with 1020xx (xx = trap cell location) in MEMORY DATA Register. The cause is determined by the user; after the error is corrected, the diagnostic is restarted.


# TEST DATA TAPES

The contents of the standard test data tape are defined in the diagnostic program. Those contents are three identical 55 character data records (separated by at least 15 blank feed-frames) that present the most difficult data patterns for both continuous and start-stop reading of tapes. The 55 character data records are described below and in Table TRT-1.

The contents of the special test data tape are determined by the user, according to errors reported when the diagnostic program reads the standard test data tape. This tape contains one character punched repetitively until a desired length of tape is reached. Several special test data tapes (each for a different character) may be punched then read to check reader operation.

# Standard Test Data Records


Each of the three 55 character data records in the standard test data tape contains bits 7 through 0 of 55 words punched into tape channels (punch levels) as follows:



Thus, the octal value  $125_8$  is set into bits 7 through 0 as:

0 1 0 1 0 1 0 1	1										
		0	1	İ	0	1	0	!	1	0	1

and punched as a tape character:



Or, the octal value  $377_8$  is set into bits 7 through 0 as:

		_				$\neg \neg$			
1	1	!	1	1	1	1	1	1	1
1		- :				i			

and punched as a tape character:



Each of the 55 characters in the three standard test data records is identified either as a "single character" (SC) or a "character" (FC = first character, xx = character number, LC = last character) within one of four "test blocks" (TBx = test block number x). (See Table TRT-1.)

# Standard Test Data Additional Tests

When the standard test data tape is read, the tests listed below are made if program option bit 1 (in the switch register) is set off. The tests are bypassed by setting program option bit 1 on. (When the special test data tape is read, these tests should be bypassed; they are not useful then.)

1. Between the following characters (see Table TRT-1) the program stops then restarts the reader:

1	and	2	12	and	13	40	and	41
2	and	3	13	and	14	45	and	46
3	and	4	33	and	34	46	and	47
4	and	5	34	and	35	49	and	50
						52	and	53

These tests check the reader's control circuits.

2. Between the following characters the program inserts one of four delay times:

47	and	48	51	and	52
48	and	49	53	and	54
50	and	51	54	and	55

The four delay times are:

- 1. During the first, fifth, ninth, etc. reading of a 55 character record, 0.5 milliseconds.
- 2. During the second, sixth, tenth, etc. reading, 0.75 milliseconds.
- 3. During the third, seventh, eleventh, etc. reading 1.00 milliseconds.
- 4. During the fourth, eighth, twelfth, etc, reading, 1.25 milliseconds.

The delay is between the flag signal and the drive signal, to check the reader's response time.

# Special Test Data

The special test data, determined by the user, consists only of continuous repetition of any character on the punched tape. The same assignments of octal digits to tape channels are used. The user specifies any character in switch register bits 15 through 8 when he selects the program options to punch then read the special data test tape. (See Table TRT-2.)

# Error Reports

If an error is detected during the Functional Test, the program prints a message on the teleprinter then continues. After all functional checks have been made, the Functional Test prints its completion message. All Functional Test messages and their meanings are listed in Table TRT-3.

If an error is detected during the Operational Test while reading the standard test data tape, the program prints a two-line message:

- G vvvvvvv
- B vvvvvvvv ww xx yyyy zzzzzzzzz Where:
  - G vvvvvvvv = the correct character that should have been transmitted,
  - B vvvvvvvv = the incorrect character transmitted by the reader,
  - ww = the character number (see Table TRT-1) within the field of 55 characters,
  - xx = the identity of the character (see Table TRT-1);

FC = first character of a test block,

 $\emptyset 3 = (\text{for example}) \text{ character } #3 \text{ of a test block,}$ 

LC = last character of a test block,

SC = a single character (not part of a test block),

yyyy = the flag-to-drive delay time in milliseconds
(see Standard Test Data Additional Tests),

NOTE: This field is not printed if there is no delay.

zzzzzzzzz = the type of error:

BIT ERROR = one or more bits have been missed, but the sequence of reading is correct.

NOTE: After three "BIT ERROR" messages are printed followed by a "RESYNC" message, the program skips the tape through the next field of blank feed-frames to start reading a new record.

REREAD CH = the character transmitted is identical to the last one transmitted. This causes the program to print "RESYNC" then skip through the next field of blank feedframes to start reading a new record.

MISSED CH = the character just read is out of proper sequence. This causes the program to print "RESYNC" then skip through the next field of blank feed-frames to start reading a new record.

If an error is detected while reading a special test data tape, the program prints a short two-line message:

- G vvvvvvv
- B vvvvvvv

Where:

- B vvvvvvvv the incorrect character transmitted by the reader.

# OPERATING INSTRUCTIONS

- a. If the tape reader to be tested is in good operating condition and this program is only to confirm that condition, skip to step c and use that reader to load the program. Otherwise, the teleprinter tape reader mechanism should be used to load the program, beginning with step b.
- b. Check the type of loader program by displaying the contents of location  $0x7701_8$  (x = 0 for a 4K memory, 1 for an 8K memory, 3 for 16K, etc). If the contents are  $063770_8$ , the Basic Binary Loader (BBL) is in core; if the contents are  $002401_8$ , the Basic Binary Disc Loader (BBDL) is in core. Accordingly, in one of the following sets of locations change bits 5 0

(but no other bits) to the select code of the teleprinter rather than the punched tape reader):

DDD1

BBT			BRDL	
Loca	tion	Content	Location	Content
0 <i>x</i> 7	763	1067 <i>cc</i>	0x7744	1037 <i>cc</i>
0 <i>x</i> 7	764	1023 <i>cc</i>	0 <i>x</i> 7745	1023 <i>cc</i>
0 <i>x</i> 7	766	1025 <i>cc</i>	0 <i>x</i> 7747	1074 <i>cc</i>


(cc = select code of teleprinter or punched tape reader.)

- c. Place the SIO teleprinter driver tape in the tape reader device to be used (see steps a and b) and ready that reader.
- d. Use the Basic Binary Loader or the Basic Binary Disc Loader to load the driver, then configure that driver.
- e. Place the HP 2100A Tape Reader Test tape in the tape reader device to be used (see steps a and b) and ready that reader.
- f. Load the tape using the Basic Binary Loader or Basic Binary Disc Loader.
- g. Set the starting address  $2_8$ .

DDT


- h. Set the tape reader select code (I/O address) in bits 5-0 of the switch register.
- i. Press RUN. The diagnostic halts with  $102000_8$  in MEMORY DATA when the configuration is complete. Use the SIO System Dump program to punch copies of the configured driver and test, if wanted.
- j. Load any binary punched tape in the reader, press EXTERNAL PRESET, then RUN to execute the functional test section. Upon completion, the program types out "FUNCTIONAL TEST COMPLETE" and halts with 102001<sub>8</sub> in MEMORY DATA. From this point on, the Operational Test executes according to program options selected by the user through switch register settings listed in Table TRT-2.

- k. If a standard test data tape has not yet been punched, set switch register (program option) bit 0 only on then perform steps 1 through p. Otherwise, skip to step q.
- 1. Perform the following steps to punch a length of blank (feed-frames only) tape on the teleprinter:
  - 1. Turn off the tape punch unit (on an HP 2752, press the OFF button; on an HP 2754, set the MODE switch to K).
  - 2. Set the teleprinter to LOCAL.
  - 3. Turn on the tape punch unit (on an HP 2752, press the ON button; on an HP 2754, set the MODE switch to T).
  - 4. Punch at least three inches of blank tape. (On an HP 2752, press the HERE IS key as many times as needed; on an HP 2754, press and hold four keys in this order: SHIFT, CTRL, @, and REPT as long as needed.)
  - 5. Turn off the tape punch unit (as in step 1-1).
  - 6. Set the teleprinter to LINE.
- m. Turn on the teleprinter tape punch unit (as in step 1-3).
- n. Press RUN. The program punches the standard test data tape then halts.
- o. Perform step 1 again, to punch a length of trailer tape, then proceed to step p.
- p. Form the standard test data tape into a loop:
  - Overlap the ends of the tape by at least five blank feed-frames, carefully to align the holes, then cut through the overlap diagonally:
    Cut through both



2. Butt splice the diagonal cut ends with clear mending tape on one side only:

Butt splice on



- q. Place the looped standard test data tape into the tape reader to be tested then ready that reader. Be sure the tape is properly positioned (the feed holes are nearest the reader panel and the printed arrow points from left-to-right).
- r. Set all switch register bits off.
- s. Press RUN. The program reads the standard test data tape continuously with stop-start and flag-to-drive delay tests.
- t. After allowing the tape loop to be read at least twice, set switch register bit 1 on to switch the program to the "No-stop Read" mode. Tape reading continues but without the stop-start and delay tests.
- u. When wanted, terminate the standard test data tape reading by setting switch register bit 4 on. The program prints "-TERMINATE-" on the teleprinter then halts.

If no errors were reported during steps t and u, the tape reader has been throughly tested and the program may be considered complete.

If errors were reported, one or more special test data tapes may now be prepared then read to test any particular character. Proceed to step  $\nu$ .

- v. To punch a special test data tape, set all switch register bits off then set bits 0 and 2 on and set bits 15 through 8 for the desired character (see Table TRT-2).
- w. Perform step 1, then proceed to step x.
- x. Press RUN. The program types "TAPE LENGTH?". Type in the desired loop length number (between 10 and 99 inches) followed by pressing the return and linefeed buttons. The program types "TURN ON TTY PUNCH. PRESS RUN" and halts with 102002, in MEMORY DATA.

- y. Press RUN. The computer punches the desired length of the tape plus leader and trailer and then halts. Turn off tape punch (HP 2752) or set MODE switch to K (HP 2754).
- z. Form the special test data tape into a loop:
  - 1. The special test data tape must not have any blank feed-frames, so overlap the ends of the tape by at least five data frames. Carefully align the punched holes, then cut through the overlap diagonally, as shown in step p-1.
  - 2. Butt splice the diagonal cut ends with clear mending tape on one side only, as shown in step p-2.
- aa. Place the looped special test data tape into the tape reader to be tested then ready that reader. Be sure the tape is properly positioned (the feed holes are nearest the reader panel and the printed arrow points from left-to-right).
- bb. Set switch register bits 1 and 2 on. (Switch 0 off.)
- cc. Press RUN. The program reads the special test data tape continuously until terminated by setting switch register bit 4 on.
  - NOTE: Errors may be reported when the area of tape where the splice is located is read. This cannot be avoided, either because the splicing tape picks up dust or the splice may not quite exactly align the holes. Ignore such error reports. If many error messages are being printed, avoid all error messages by setting program bit 6 on. This will enable an oscilloscope to be used to monitor the tape reader and interface board circuits.
- dd. When wanted, terminate the special test data tape reading by setting switch register bit 4 on. The program prints "-TERMINATE-" on the teleprinter then halts.

Now the program may be directed to read the standard test data tape again or to punch then read another special test data tape.

- ee. To read the standard test data tape again, perform steps q through u.
- ff. To punch then read another special test data tape, perform steps v through dd.

# Additional Operating Instructions

- a. During reading of the standard test data tape, if errors are being reported, switch register bit 5 may be set on. The program pauses in a waiting loop after the next RESYNC message is printed. This pause allows any changes to be made (such as placing another standard test data tape into the reader), after which the program may be resumed by setting that bit 5 off.
- b. If a pause is needed when reading a special test data tape, switch register bit 3 may be set on. The program enters a waiting loop; the program can be resumed by setting that bit off.
- c. The program can be set to perform an additional test of interrupt control during reading of either the standard or special test data tape. Set switch register bit 7 on, then start the reading.

If the interface board fails this interrupt control test, the program loops with  $177777_{\rm g}$  in the B-Register.

Table TRT-1

Character Number	Identity	Octal value	Character Number	Identity	Octal value
1	SC	377	29	16 (TB2)	102
2	SC	201	30	17 ''	044
3	SC	125	31	18 ''	030
4	SC	252	32	LC ''	231
5	FC (TB1)	333	33	SC	044
6	Ø2 ''	155	34	SC	102
7	ø3 ''	066	35	FC (TB3)	201
8	Ø4 ''	033	36	Ø2 ''	377
9	ø5 ''	204	37	Ø3 ''	252
10	Ø6 ''	037	38	ø4 ''	125
11	ø7 ''	340	39	ø5 ''	250
12	LC ''	377	40	LC ''	377
13	SC	127	41	FC (TB4)	000
14	FC (TB2)	201	42	Ø2 ''	347
15	ø2 ''	102	43	Ø3 ''	122
16	Ø3 ''	145	44	ø4 ''	255
17	ø4 ''	132	45	LC ''	211
18	ø5 ''	347	46	SC	152
19	ø6 ''	030	47	SC	235
20	Ø7 ''	377	48	SC	052
21	Ø8 ''	132	49	SC	367
22	Ø9 ''	245	50	SC	010
23	1Ø ''	030	51	SC	167
24	11 "	102	52	SC	030
25	12 ''	044	53	SC	245
26	13 ''	030	54	SC	044

NOTE: Each 55 character record is separated from another by at least 15 blank feed-frames.

Table TRT-2

Program	Options		SWITCH	REGISTER	Settings
---------	---------	--	--------	----------	----------

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

<u>Bit</u>	<u>Function</u>
0	PUNCH OR READ. Set on to punch, set off to read.
1	READ MODE. Set off to read with stop-start and delay tests, set on to read in the No-stop mode. Can be changed during the run.
2	TEST DATA. Set off to use standard data, set on to use special data as set into bits 15 through 8.
3	PAUSE.* Set off when the Operational Test is started. Can be set on while reading to pause the program momentarily. Set off to resume the program.
4	TERMINATE*. Set off when the Operational Test is started. To terminate the test, set this bit on. See "Operating Instructions" for full details.
5	PAUSE AFTER NEXT RESYNC. Set off when the Operational Test is started. Can be set on while readin the standard test data tape, to pause the program after the next "RESYNC" message is printed.
6	BYPASS ERROR MESSAGES. Set off when the Operationa Test is started. Can be set on at any time to by- pass all error messages. See "Operating Instructio for full details.
7	TEST INTERRUPT CONTROL. Set on to include the additional test of interrupt control, as described in "Additional Operating Instructions;" set off to bypass the additional test.
8 - 15	SPECIAL DATA CHARACTER. Set before starting to punch or read a special test data tape, to specify the character to be used. Each bit set on is punched, bits 15 through 8 correspond to punch levels 8 through 1, respectively.

tape functions, but only after every fourth data record when reading

the standard test data tape.

# Table TRT-3 DIAGNOSTIC MESSAGES - FUNCTIONAL TEST

# Message

# Comments

BIT ERROR

A character read is in error (one or more bits dropped, for example), but the sequence of reading is correct. Three consecutive BIT ERROR messages are typed out if two or more characters are skipped.

FUNCTIONAL TEST COMPLETE

The functional test of the interface card is completed.

INTERRUPT ON PRESET (CONTROL)

An interrupt occurred in the preliminary steps of the functional test on the interface card. If there were no error type-outs prior to this, the control FF on the interface card was not reset when the EXTERNAL PRESET switch was pressed at the beginning of the test.

INVALID INPUT

An integer between 10 and 99 was not typed in after the tape length request. The tape length message is repeated.

MISSED CH

The character just read is out of place so it is assumed that at least one character was skipped. This is generally caused by feedhole phototransistor sensitivity or improper setting of pinch roller tension. Following this type-out, a RESYNC message is typed, the program automatically positions the test tape to the next group of leader characters, and the testing is restarted.

# Table TRT-3 (cont.)

# Message

#### Comments

NO NORMAL INTERRUPT

An interrupt signal was not received from the interface card within 30 milliseconds after the drive signal was sent to the tape reader. If there were no error typeouts prior to this, the circuits in the tape reader which supply the flag signal to the interface card or the interrupt logic on the interface card are suspected.

READER CLF ERROR (CLF OR SFC)

The flag FF on the interface card did not respond to a clear flag (CLF) instruction, or the skip on flag clear (SFC) instruction used in testing the flag FF did not function properly on the interface card.

READER FLAG OFF - PRESET

The flag FF (reader flag) on the interface card did not set when the EXTERNAL PRESET switch was pressed.

READER STF ERROR (STF OR SFS)

The flag FF on the interface card did not respond to a set flag (STF) instruction, or the skip on flag set (SFS) instruction used in testing the flag FF did not function properly on the interface card.

REREAD CH

The character read is identical to the last character read, so it is assumed to be a reread of that character. This is generally caused by tape reader noise. Following this type-out, a RESYNC message is typed, the program automatically positions the test tape to the next group of leader characters, and the testing is restarted.

# Table TRT-3 (cont.)

# Message

# Comments

RESYNC

Character sequence errors or three consecutive bit errors have been detected. The program automatically positions the test tape to the next group of leader characters, and the testing is restarted.

TAPE LENGTH?

When punching the special test tape, the program requests the length desired. The length must be in integer inches between 10 and 99.

-TERMINATE-

Switch 4 of the computer switch register is placed in the on position and the test is terminated. The test can be continued if the computer RUN switch is pressed.

TURN ON TTY PUNCH. PRESS RUN.

Occurs before the punching of the special test tape on the Teleprinter Punch. The computer halts with 102002 in MEMORY DATA.

# HP 2100 TTY TEST

HP Product No. 24201



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 5951-1365

#### HP 2100 TTY TEST

This diagnostic program confirms proper operation of Buffered Teleprinter Interface Cards in Interface Kits, as listed below:

Int	terface Card	Inter	rface Kit
НР	02116-6168	НР	12531B
НР	12531-6001	НР	12531B
НР	12531-60022	НР	12531C

NOTE: This program does not test the HP 12531A Serial Teleprinter Interface Kit nor its HP 02116-6007 Interface Card.

#### HARDWARE CONFIGURATION

This program is used in any HP 2100 computer. No peripheral device other than the teleprinter is required, and no driver program is required.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

Before using the program, the user must check that the interface card to be tested is installed in an unbroken priority string. That is, each I/O slot of higher-priority has either another interface card or a priority jumper card installed. This is necessary because the program tests the interface card for receipt of priority.

Only the diagnostic program need be loaded for testing. No driver program is required. After the program is loaded, it is configured to the select code of the interface card to be tested. Then the tests are run as described in the following paragraphs. After the tests are complete, the program may be configured again, without reloading, to the select code of another teleprinter interface card, if more than one is installed in the computer.

To start a run of the program, the user sets the starting address, clears the switch register, presses INTERNAL and EXTERNAL PRESET, then presses RUN. The program begins by entering a loop in which it waits for the user to set the switch register to select a program option, as listed in Table TTY-1.

The Basic Test routine must be used first, to determine the ability of the interface card and the teleprinter to print error reports. After the errors, af any, found by that routine have been corrected, the Punch And Read routine may be used. Any errors found by the Punch And Read routine will be printed on the teleprinter. Or, the Print And Keyboard routine may be used next, to test communications to and from the user.

Each of the routines repeats continuously (unless an error is found) until the user clears the switch register. Then the program returns to the loop to await selection of another program option.

If a trap cell halt occurs, an unexpected interrupt from another device has occurred. The computer halts with  $1060xx_8$  displayed. (xx = the select code of the device that interrupted.) The cause of the trap cell halt must be determined by the user before the program is restarted.

#### PROGRAM LIMITATIONS

The Direct Memory Access (DMA) portion of the interface card is not tested by this program.

Four types of priority string errors can exist on the interface card:

- 1. Does the card receive priority? Tested by this program.
- 2. Can the card be denied priority? To make this test, extract an unused higher-priority card then run this test program.

  An EØ7 error should occur. (See Table TTY-2.)
- 3. Does the card deliver priority? Test this only by running a test program for a lower priority interface card to some other device.

4. Can the card deny priority? Not tested by this program.

The preset portion of the interface card is not tested by this program.

#### PROGRAM ORGANIZATION

The HP 2100 TTY Test program consists of the following routines:

INITIALIZE

Inserts the select code of the buffered teleprinter interface card into all I/O instructions in the program. This routine also sets a trap cell halt instruction into all unused select code memory locations.

BASIC TEST

Performs 15  $(17_8)$  tests of the flag, control, and interrupt circuits and, for any error found, stores a number corresponding to the test made in an error buffer. At the end of the tests, the routine attempts to print a report of the error numbers on the teleprinter. If the interface card is unable to operate properly, or if the program option (bit 1) to halt at the beginning of the error buffer is selected, the routine halts with  $102055_8$  displayed. The user then examines the 15  $(17_8)$  locations of the error buffer plus the 16th location for the address at which error E17 occurred. The 17th error buffer location contains  $177777_8$  to signal the end of the error buffer. Table TTY-2 lists the error messages, the error buffer contents, and their meanings.

PUNCH AND READ

Tests the teleprinter's tape punch and tape reader mechanisms. Because the teleprinter may be used to punch tapes in binary or octal codes as well as ASCII codes, the routine begins by punching all combinations of the eight bits that are data output to the teleprinter. After a leader, the eight-bit combinations, and a trailer have been punched, the routine is used to read the tape back to see that the tape inputs match the outputs. Differences are reported as they are found.

PRINT AND KEYBOARD

Tests the printer and keyboard mechanisms of the teleprinter. All 64 ASCII characters of the keyboard are printed twice, then the routine requests the operator to type any of those characters on the keyboard at a slow rate. Each character typed by the user is "read" by the routine then printed back to the user for visual checking.

#### ERROR ANALYSIS

As previously described, all errors detected by the Basic Test routine are analyzed by referring to Table TTY-2. Any errors found by the Punch And Read routine are reported by a message "OUTPUT = xxxxxxxx INPUT = yyyyyyyy" (where xxxxxxxx is the eight-bit combination output to the punch, and yyyyyyyy is the eight-bit combination input from the punched tape). Any errors that occur in the Print And Keyboard routine must be detected by the user as the keyboard is used.

#### OPERATING INSTRUCTIONS

- 1. Confirm that the teleprinter interface card(s) to be tested are installed in an unbroken priority string and that the teleprinter is properly connected. If any changes need to be made, be sure to turn off computer power.
- 2. Turn on the teleprinter: On an HP 2752, set the LINE-OFF-LOCAL switch to LINE and press the tape punch mechanism's OFF button. On an HP 2754, set the ON LINE-OFF-LOCAL switch to ON LINE and set the MODE switch to KT.
- 3. Use the Basic Binary Loader to load the HP 2100 TTY Test program.
- 4. Set the starting address  $100_8$ .
- 5. Set the switch register to the teleprinter select code.
- 6. Press INTERNAL and EXTERNAL PRESET then press RUN. The program runs briefly, the teleprinter cycles briefly, then the program halts with MEMORY DATA  $102001_8$  in the DISPLAY REGISTER.

- 7. Clear the switch register (press S then press CLEAR DISPLAY).
- 8. Press RUN.
- 9. The program is now running in a loop, waiting for selection of a program option. (See Table TTY-1.) While the program is running, the S button is lit to indicate that the switch register is controllable through the DISPLAY REGISTER.
- 10. Select the Basic Test routine by setting program option bit 3 on.

  If the routine halts with 102055<sub>8</sub> in the DISPLAY REGISTER, an attempt to print a report of errors failed. Determine the error(s) by pressing INCREMENT M 17 times. The first 15 presses display, in the DISPLAY REGISTER, either the number of the test that found the error or 0 to signal that the test did not find an error. (See Table TTY-2.) The 16th press displays 0 if the 15th press displayed 0 or the address at which the illegal interrupt (E17) occurred. The 17th press displays 177777<sub>8</sub> which signals the end of the error buffer. Now press RUN.
- 11. To terminate the Basic Test routine, set program option bit 3 off.
- 12. Select the Punch And Read routine by setting program option bit 4 on.

  The routine prints a message then halts with MEMORY DATA 102002<sub>8</sub> in the

  DISPLAY REGISTER. If the teleprinter in use is an HP 2752, press its tape
  punch mechanism ON button; otherwise go directly to step 13.

NOTE: Be sure the tape punch mechanism has at least 10 feet of blank tape in its supply.

- 13. Press RUN. The routine punches a tape; during punching it prints some characters. Those characters may be checked later against the characters that are printed when this tape is read back by the routine. (See step 17.)
- 14. When the routine halts with MEMORY DATA 102003<sub>8</sub> in the DISPLAY REGISTER, remove the tape from the tape punch mechanism and place it in the tape reader mechanism.
- 15. If the teleprinter in use is an HP 2752, press its tape punch mechanism OFF button; otherwise go directly to step 16.
- 16. Ready the tape reader mechanism then press the computer RUN button.

- 17. As the routine reads the tape, it prints reports of errors found and/or the same characters printed during the punch phase. Then it prints its end message; during that message set program option bit 4 off to terminate the routine.
- Select the Print And Keyboard routine by setting program option bit 5 on. The routine prints a message then prints two sets of the 64 characters it allows the user to type. Then it prints the request "USE KEYBOARD SLOWLY (5 CHS./SEC.)"
- Type any of the characters printed by the routine in any combination, but 19. do not type as fast as normal. The routine receives each character then prints the character. Continue this step as long as desired, and check that each character printed is the one typed.
- 20. To terminate the Print And Keyboard routine, set program option bit 5 off.
- To terminate the program, clear the switch register then set bit 0 on. 21. The program halts at the starting address with MEMORY DATA  $102000_{\circ}$  in the DISPLAY REGISTER. Now the program may be used again for another teleprinter; return to step 5.

Table TTY-1 Program Options -- Switch Register Settings 12 11 10 8 3 2 1 Function

#### 14 13 0 15 Bit 0 Set on to terminate the program and halt at the starting address. 1 Set on to halt at the beginning of the error buffer without attempting to print the error report(s). occurs whether or not errors were found. Set on to suppress program information messages. 2 Set on to use the Basic Test routine. 3 4 Set on to use the Punch and Read routine. 5 Set on to use the Print And Keyboard routine. 6-15 Spares.

Table TTY-2

	■ Error Messages an	d Error Buffer Contents
Message*	Error Buffer Content(octal)	Test Failure Indicated
EØ1	1	SFC xx true after CLC Ø,C
E <b>Ø</b> 2	2	SFS xx false after CLC Ø,C
EØ3	3	SFC xx false after CLF xx
E <b>Ø</b> 4	4	SFS xx true after CLF xx
E <b>Ø</b> 5	5	SFC xx false after CLF xx and STC xx
EØ6	6	SFS $xx$ true after CLF $xx$ and STC $xx$
EØ7	7	No interrupt after STC xx, STF xx, STF Ø
E1Ø	10	SFC xx true after interrupt
E11	11	SFS xx false after interrupt
E12	12	Data clock on TTY card too fast
E13	13	Data clock on TTY card too slow
E14	14	Data buffer error
E15	15	Clock Enable flip-flop set
E16	16	Clock Enable flip-flop not set
E17	17	Illegal interrupt from TTY
PROGRAM ADDRESS = aaaaaa	aaaaaa	Follows error E17 report, aaaaaa = program address where the illegal interrupt occurred.

NOTE: xx = select code of the teleprinter card being tested.

<sup>\*</sup>Printed only if program option bit 1 is off or the attempt to print messages succeeds.

# **HP 2100A TIME BASE GENERATOR TEST**

HP Product No. HP 24213



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 12539-90005

#### **HP 2100A TIME BASE GENERATOR TEST**

This diagnostic program confirms proper operation of the HP 12539 Time Base Generator (TBG) interface cards.

#### HARDWARE CONFIGURATION

The diagnostic program requires a 2100A computer with at least 2K of core (or 4K if a teleprinter is included), a HP 12539 Time Base Generator interface card, and optionally a teleprinter.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

This program is controlled by program options set into an *internal switch register* at configuration time, or by overriding that internal switch register during a run of the program. During any program run, the computer's S button is lit to indicate that the DISPLAY REGISTER is functioning as a switch register. If the DISPLAY REGISTER bit 0 is on, the *internal switch register* is overridden and the other bits are interpreted for program options, as listed in Table GEN-1.

This diagnostic performs the following tests:

#### Tests 1 through 4

Check the ability to clear, set, and test the interrupt system:

Test 1 checks the CLF  $\emptyset$ , SFC  $\emptyset$  combination.

Test 2 checks the CLF  $\emptyset$ , SFS  $\emptyset$  combination.

Test 3 checks the STF  $\emptyset$ , SFC  $\emptyset$  combination.

Test 4 checks the STF  $\emptyset$ , SFS  $\emptyset$  combination.

Checks the absence of an interrupt when the TBG flag flip-flop is set, the TBG control flip-flop set, and the interrupt system is off. A failure here results in an irrecoverable halt  $102005_8$ .

#### Test 6 through 11

Check the ability to clear, set, and test the TBG flag:

Test 6 checks the CLF TBG, SFC TBG combination.

Test 7 checks the CLF TBG, SFS TBG combination.

Test 10 checks the STF TBG, SFC TBG combination.

Test 11 checks the STF TBG, SFS TBG combination.

#### Test 12

The select code screen test sets the flag of every select code (10 through 77) except the TBG select code and checks that the TBG flag is not set in the process.

#### Test 13

Checks the ability of the TBG to interrupt by setting the flag and control flip-flops and turning on the interrupt system. The interrupt in Test 13 should not occur before a string of instructions affecting priority are executed.

#### Test 14

Checks that the interrupt occurred where expected.

#### Test 15

Checks that the contents of the Central Interrupt Register is the TBG select code.

#### Test 16

Checks that another interrupt does not occur when the interrupt system is turned back on. A failure here results in an irrecoverable halt  $102016_8$ .

Checks that the TBG flag is still set following the interrupt.

#### Test 20

Checks that, with the TBG control and flag flip-flops set and the interrupt system on, there is no interrupt following a CLC TBG instruction.

A CLC TBG instruction should reset the TBG control flip-flop.

#### Test 21

Indirectly checks that a CLC  $\emptyset$  instruction resets the TBG control flip-flop.

#### Test 25

Checks that EXTERNAL PRESET switch on the 2100A sets the TBG flag (POPIO signal line).

NOTE: Test 25 requires a response from the operator and has an initializing halt. It is bypassed if switch 2 is set.

#### Test 30

Checks that a STC TBG instruction resets the error flip-flop.

#### Test 31

This is the 1 ms relative timing test.

#### Test 32

Checks that the error flip-flop is still reset following the interrupt in Test 31.

#### Test 33

Checks that the TBG flag flip-flop is still set following the interrupt in Test 31.

Checks that, with the TBG control and flag flip-flops left unchanged from Test 31, another interrupt does not occur when the interrupt system is turned back on. The set flag flip-flop should inhibit the resetting of the flag buffer flip-flop. This test waits a minimum of 1.2 ms for the unexpected interrupt.

#### TEST 35

Checks that the error flip-flop is not set.

NOTE: With the TBG control and flag flip-flops left on from Test 31, at least 1.2 ms have elapsed since the interrupt in Test 31.

#### Test 36

Checks that a STC TBG instruction now resets a set error flip-flop.

#### Test 37

Indirectly checks that the OTB TBG instruction resets the TBG control flip-flop. This should prevent an interrupt if the TBG flag, TBG control flip-flop, and the interrupt system were on.

#### Test 40

This is the 0.1 ms relative timing test and is bypassed if switch 4 is set.

#### Test 42

This is the 10 ms relative timing test.

#### Test 43

This is the 100 ms relative timing test.

#### Test 44

This is the 1 sec relative timing test.

This is the 10 sec relative timing test and is run only if switch 8 is set and switch 4 is reset.

#### Test 46

This is the 100 sec relative timing test and is run only if switch 7 is set and switch 4 is reset.

#### Test 47

This is the 1000 sec relative timing test and is run only if switch 6 is set and switch 4 is reset.

#### Relative Timing Tests

The relative timing tests check that an interrupt occurs in the 2100A within 1% of the time obtained by counting while waiting for the interrupt. An interrupt is assumed not to occur if it does take place within an interval 20% greater than the expected interval. If an interrupt does occur, but the actual count is not within 1% of the expected count, the error indications give the actual and expected count. The expected counts, tolerances, and count representations are:

TEST	INTERVAL	EXPECTED COUNT	1% TOLERANCE IN COUNTS	EACH COUNT REPRESENTS
31	1 ms	255	5*	3.92 us
40	0.1  ms	25	1*	3.92 us
42	10 ms	2551	25	3.92 us
43	100 ms	25510	255	3.92 us
44	1 sec	1000	10	1 ms
45	10 sec	10000	100	1 ms
46	100 sec	10000	100	10 ms
47	1000 sec	10000	100	100 ms

\*NOTE: The first pulse which the decade dividers sees could come anytime from 0 to 0.01 ms after the control flip-flop sets.

This represents an error of 10% on the 0.1 ms interval and 1% on the 1 ms interval. Thus, the test tolerance for Test 31 is 2% or 5 counts and Test 40 is timed between 2 interrupts.

#### LIMITATIONS

The program does not check the SRQ signal to the DMA or the priority lines PRH and PRL. PRH and PRL may be tested with the 2100A Interrupt Test, HP 24215.

#### MESSAGE ANALYSIS

Error and program messages are indicated by printed messages on the teleprinter and/or by coded computer halts. (See Table GEN-2.) All teleprinter message data is in octal except for the end-of-pass count and the actual and expected counts in the error messages for the relative timing tests.

Program messages occur only if switches 1 and 10 are reset and include an introductory message, a message to the operator before test 25, and an end of pass message.

Error messages are printed only if switch 1 and 11 are reset.

#### OPERATING INSTRUCTIONS

NOTE: The program can be run with the optional jumper on the interface card in the W2 position. This reduces the time required to check the four upper decade dividers. If jumper W2 on the interface card is used, set switch 4 to indicate to the program that the jumper is in that position. At the completion of testing, the W2 jumper must be removed if the card is to function properly.

#### To Configure the Diagnostic

- a. Optionally load the SIO Teleprinter driver with the Basic Binary Loader and configure the driver.
- b. Load the 2100A Time Base Generator Test Tape with the Basic Binary Loader.

- c. Set Starting Address 2<sub>8</sub> or 111<sub>8</sub>.
- d. Press RUN. The computer halts and  $107000_8$  is displayed in MEMORY DATA.
- e. Set the switch register to the Time Base Generator Select Code.
- f. Press RUN.
  - 1. If the computer halts with  $107000_8$  displayed in MEMORY DATA, the select code was not in the range  $10_8$ -77 $_8$ . Go to step e.
  - 2. If the computer halts with 107001<sub>8</sub> displayed in MEMORY DATA, enter the contents of the internal switch register into the external switch register and press RUN.
  - 3. When the computer halts with 107077<sub>8</sub> displayed, configuration is complete. To start the program, press RUN and go to step c of the procedure, To Load And Execute The Diagnostic.

NOTE: The program can be configured from location lll, at any time. It can be configured from location 2, only after loading and before the diagnostic has been run since running destroys the link in location 2,.

#### To Make A Tape Of The Configured Diagnostic

- a. If a High Speed Tape Punch is available, load the SIO Tape Punch driver with the Basic Binary Loader and configure the driver.
- b. If a High Speed Tape Punch is not available, turn on the teleprinter tape punch.
- c. Load the SIO System Dump.
- d. Set Starting Address 28.
- e. Set switch register bit 15.
- f. Press RUN.
- g. A configured 2100A Time Base Generator Test tape is punched. The computer halts with 102077<sub>8</sub> displayed in MEMORY DATA. To make additional copies of the configured 2100A Time Base Generator Test Tape, press RUN.

#### To Load And Execute The Diagnostic

- a. Load the configured 2100A Time Base Generator Test Tape with the Basic Binary Loader.
- b. Set Starting Address 100<sub>8</sub>.
- c. If program options other than those set into the internal switch register during the procedure *To Configure The Diagnostic* are to be used, perform these steps:
  - 1. Press S.
  - 2. Set the program option bits of the DISPLAY REGISTER according to Table GEN-1.
- d. Press RUN.

NOTE: To access and loop on a specific test, set switch register bit 15. The computer halts and 102076 is displayed in MEMORY DATA at the end of each test, with the test number contained in the A-register. Once the desired test is reached, reset switch register bit 15 and set bit 13. The program now loops on this test until bit 13 is reset. If necessary, set switch register bits 14 and 11 to suppress all error indications until the desired test is reached.

This information does not apply to tests 14, 15, 16, 17, 32, 33, 34, and 35. (See Table GEN-1, Note under Switch 13.)

Table GEN-1
Program Options--Switch Register Settings -

SWITCH	MEANING IF SET
15	HALT 102076 <sub>8</sub> AT END OF TEST (test number contained in A-register after halt.)
14	SUPPRESS ERROR HALTS
13	REPEAT LAST TEST
	NOTE: Tests 13, 14, 15, 16 and 17 all loop back to Test 13 if switch 13 is set. Tests 31, 32, 33, 34, and 35 all loop back to Test 31 if switch 13 is set.
12	HALT 102077 AT END OF PASS (pass count contained in the A- and B-registers after halt.)
11	SUPPRESS ERROR MESSAGES
10	SUPPRESS NON-ERROR MESSAGES
9	
8	INCLUDE 10 SECOND RELATIVE TIMING TEST
7	INCLUDE 100 SECOND RELATIVE TIMING TEST
6	INCLUDE 1000 SECOND RELATIVE TIMING TEST
5	
4	INDICATES OPTIONAL JUMPER IS IN W2 POSITION
3	
2	SKIP TEST 25 (requires operator response)
1	INDICATES THAT NO TELETYPE IS AVAILABLE
0	OVERRIDE THE INTERNAL SWITCH REGISTER

# Table GEN 2

Diagnostic Messages

NOTE: If a program halt occurs (see Table GEN-1 bit 14), and data is associated, the data is contained in the A- and/or B-registers. If a message is printed (see Table GEN-1 bits 10 and 11), any data associated is included in the message.

MEMORY DATA	Message	Comment
·	2100A TBG DIAGNOSTIC	Header message.
102000	PRESS EXT. PRESET, PRESS RUN	Initializing halt for Test 25.  To skip Test 25 for subsequent passes, set switch register bit 2. (See Table GEN-1.)
102001	E-1 CLF Ø − SFC Ø	Cannot clear, set, or test interrupt system.
102002	E-2 CLF Ø - SFS Ø	(Same as 102001)
102003	E-3 STF Ø - SFC Ø	(Same as 102001)
102004	E-4 STF Ø - SFS Ø	(Same as 102001)
102005	E-5 INTP.! IEN?	Irrecoverable halt - program interrupted with TBG flag and control flip-flops set but with interrupt system off. Check IEN signal line.
102006	E-6 CLF x - SFC x	Cannot clear, set, or test  TBG flag. $x = TBG$ select code.
102007	E-7 CLF x - SFS x	(Same as 102006)
102010	E-10 STF x - SFC x	(Same as 102006)
102011	E-11 STF x - SFS x	(Same as 102006)
102012	E-12 FLG x set by STF y	Select code screening test: x = TBG select code. y (in A-register at halt) = select code causing the TBG flag to set.

MEMORY DATA	Message	Comment
102013	E-13 NO INTP.	Did not interrupt with TBG flag set, TBG control flip-flop set, and interrupt system on.
102014	E-14 INTP. ADDR. = x SHOULD BE y	Interrupted at wrong time:  x (in A-Register at halt) = actual return address left in interrupt subroutine; y (in B- Register at halt) = expected return address. Possibly a priority-affecting instruc- tion did not hold off the interrupt.
102015	E-15 CENT. INTP. REG. $= x$	<pre>x (in A-Register at halt) = contents of central interrupt register.</pre>
102016	E-16 INTP.! IAK?	Irrecoverable halt - interrupted after interrupt system was turned back on. Check IAK signal line.
102017	E-17 FLAG NOT SET	TBG flag reset following interrupt.
102020	E-20 INTP'D FOLLOWING CLC x	<pre>CLC x instruction did not re- set control flip-flop. x = TBG select code.</pre>
102021	E-21 INTP'D FOLLOWING	CLC Ø instruction did not reset TBG control flip-flop. Check CRS signal line.
102025	E-25 FLAG SET! POPIO?	EXTERNAL PRESET did not set TBG flag. Check POPIO signal line.

MEMORY DATA	Message	Comment
102030	E-3Ø STATUS NOT Ø, IS x	STC TBG instruction did not reset error flip-flop or input lines
	( w1 )	other than bit 4 not 0. $x$ (in A-Register at halt) = actual status (input line contents); $\emptyset$ (in B-Register at halt) = expected status.
102031	E-31 $\left\{\begin{array}{c} W1\\W2\\\end{array}\right\}$ 1 MS TEST $\left\{\begin{array}{c} NO \text{ INTP}\\x/y\end{array}\right\}$	<pre>1 ms relative timing test error (Test 31). x (in A-Register at halt) = actual count; y (in B- Register at halt) = expected count. (One or the other of the items in brackets { }, but not both, are printed.) At the halt, if the E-Register = 0, there was no interrupt; if the E-Register = 1, there was an interrupt.</pre>
102032	E-32 STATUS AFTER 1ST INTP. NOT Ø IS x	Error flip-flop should not be set immediately after the interrupt in Test 31. x (in A-Register at halt) = actual status (input line contents); Ø (in B-Register at halt) = expected status.
102033	E-33 FLAG NOT SET	TBG flag not set following interrupt in Test 31.
102034	E-34 2ND 1 MS INTP.	Another interrupt occurred following the interrupt in Test 31.  Possibly, the TBG flag buffer flipflop was not inhibited.

MEMORY DATA	Message	Comment
102035	E-35 STATUS NOT 20, IS x	Error flip-flop (bit 4) not set and/or other input lines not 0. $x$ (in A-Register at halt) = actual status (input line contents); $2\emptyset_8$ (in B-Register at halt) = expected status.
102036	E-36 STATUS NOT Ø, IS x	A set error flip-flop not reset by a STC TBG instruction and/or other input lines not 0. x (in A-Register at halt) = actual status (input line contents); ex- pected status in B-Register at halt.
102037	E-37 INTP. FOLLOWING OTB x	OTB TBG instruction did not reset TBG control flip-flop.  x = TBG select code.
102040	E-40 W1 0.1 MS TEST NO INTP. $x/y$	Halts 102040 through 102047 and messages E-40 through E-47 are
102042	E-42 $\left\{ \begin{array}{c} W1 \\ W2 \end{array} \right\}$ 10 MS TEST $\left\{ \begin{array}{c} NO \text{ INTP.} \\ x/y \end{array} \right\}$	Relative Timing Test errors:  x (in A-Register at halt) =
102043	E-43 $\left\{ \begin{array}{c} W1 \\ W2 \end{array} \right\}$ 100 MS TEST (NO INTP.)	actual count; y (in B-Register at halt) = expected count. At
102044	$\left\{\begin{array}{c} \text{E-44} \\ \text{W2} \\ \end{array}\right\}$ 1 SEC TEST $\left\{\begin{array}{c} \text{NO INTP.} \\ x/y \\ \end{array}\right\}$	the halt, if E-Register = 0, there was no interrupt; if E-
102045		interrupt. (One or the other
102046	E-46 W1 100 SEC TEST NO INTP $x/y$	of the items in brackets { }, but not both, are printed.)
102047	E-47 W1 1000 SEC TEST NO INTERPRETARING INTERPRETARING $x/y$	P }

MEMORY DATA	Message	Comment
102076		End of test halt. A-Register contains the test number.
102077		End of pass halt. The pass count is contained in the A- and B-Register with the B-Register containing the most significant bits.
1060xx		Unexpected trap cell halt.  xx = select code.
107000		Start of configuration halt.  Enter select code of TBG  NOTE: Also occurs if entered select code is not in range 10 8-77 8.
107001		Configuration halt. Enter contents of internal switch register.
107077		End of configuration halt.  To start the program press RUN.

# HP 2100 GENERAL PURPOSE REGISTER TEST

HP Product No. 24196

```
This diagnostic program is used to test the inter-
face board(s) in any of the following interface
kits:
HP 12554
             16 Bit Duplex Register (Positive Logic)
HP 12554-01 16 Bit Duplex Register (Negative Logic)
HP 12566 Microcircuit Interface (Ground-true output)
HP 12566-01 Microcircuit Interface (Ground-true output,
             party-line)
HP 12566-02 Microcircuit Interface (Positive-true)
HP 12597
             8-Bit Duplex Register (Positive Logic)
HP 12597-01 8-Bit Duplex Register (Negative Logic)
HP 12597-02 Punched Tape Reader Interface
HP 12597-03 Tape Punch Interface
HP 12602
             Optical Mark Reader Interface
HP 12875
             Processor Interconnect Kit
```



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 12554-90026

### HP 2100 GENERAL PURPOSE REGISTER TEST

The HP 2100 General Purpose Register Test checks operation of several types of interface boards as listed on the title page of this text.

#### HARDWARE CONFIGURATION

This program is run on an HP 2100 computer with 4K or more memory. A teleprinter should be used to report errors and messages to the user.

Each interface board tested by this program has circuit jumpers installed in positions described in the Operating and Service Manual for that particular board. The normal installation of the jumpers may have to be changed temporarily while this diagnostic program is run, then returned to normal after the program is complete. Refer to Appendix A of this text for the jumper positions allowed for the board to be tested.

#### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

The teleprinter SIO driver, if used, is loaded and configured first. Then the diagnostic program is loaded and configured in three phases:

- 1. Hardware configuration is specified by setting the switch register as listed in Table GR-1, then pressing RUN.
- 2. Data bits are selected for testing by setting switch register bits corresponding to those bits on, then pressing RUN.
- 3. Program options for a normal run of the program are selected by setting the switch register as listed in Table GR-2, then pressing RUN. These settings become an internal switch register. If any program option set in the internal switch register is to be changed during a run of the program, the internal switch register may be overridden by setting front panel switch register bit 0 on, then setting other bits as listed in Table GR-2.

After the diagnostic program is configured, a permanent copy of the program (and the teleprinter SIO driver, if included) can be made to eliminate the configuration steps for subsequent uses of the program. To do so, load and run the SIO System Dump program before the diagnostic program.

If the diagnostic program detects an error, it prints an error message on the teleprinter and/or halts with a MEMORY DATA value displayed. (Exceptions to this are trap cell halts 1060xx, in locations  $2_8-77_8$  and halts  $102017_8$  and  $102020_8$ , none of which print a message. See Table GR-3. The cause of any special halt should be determined by the user before the diagnostic program is run or restarted.) If a teleprinter is not available, the MEMORY DATA display is checked against Table GR-3 to determine the error or message. If data associated with the halt is to be read, that data is displayed from the A- and/or B-Register. All program halt displays and their meanings are summarized in Table GR-3.

#### PROGRAM ORGANIZATION

This program consists of the following routines:

INITIALIZE

This routine sets trap cell halts into all locations within the range  $2_8$  through  $77_8$  not used by this diagnostic program, and prints the start-of-diagnostic message on the teleprinter (if available). If an unexpected interrupt to a trap cell location occurs, the computer halts with 1060xx displayed (xx = the trap cell location). The user should determine the cause of the trap cell halt before the program is run or restarted.

BI/O

The basic I/O routine checks all flag instructions and the ability to enable and disable interrupts. BI/O also tests the ability to interrupt by forcing an interrupt, checking the return address for correct location, and checking the interrupt acknowledge. Next, BI/O checks the control reset

BI/O (cont.)

instructions. Finally, BI/O performs the PRESET test, if that program option is selected. Before the PRESET test starts, the program halts with 102007<sub>8</sub> displayed to allow the user to press INTERNAL and EXTERNAL PRESET, then press RUN. The PRESET test checks for flag set, interrupts disabled, control bit cleared, and output buffer register cleared.

DB

The data buffer test checks the input and output buffers by comparing inputs and outputs for all possible combinations of the data bits specified in the second phase of program configuration. Those bits not specified for testing are masked off and are not included in this test.

NOTE: If an error occurs during this test, either one of two methods may be used to trouble-shoot the error. See "Error Analysis."

END

This routine prints the end-of-diagnostic message on the teleprinter (if available) and restarts the program if it is to run again. (See Table GR-2 bit 12.)

NOTE: This END routine has provisions for return to a suitable executive program if present.

#### Limitations

This diagnostic program has several limitations that apply to any of the interface boards:

- It does not check the gating functions of jumpers W9 through W12 in the HP 12554-60023 and HP 12554-60024 boards or jumpers W6 through W8 in the HP 12566-6001 and HP 12566-6002 boards.
- It does not check the Device Command flip-flop reset signal carried, when CLC or CRS signals occur, by jumper W13 in the HP 12554-60023 and HP 12554-60024 boards or jumper W9 in the HP 12566-6001 and HP 12566-6002 boards.

- The DMA portion of an interface board is not tested.
- Four possible priority string errors can exist in an interface board.

  Each is tested for a board as follows:
  - 1. Does the board receive priority? Tested by running this diagnostic program.
  - 2. Can the board be denied priority? To make this test, the user must extract an unused higher-priority board then run this program and expect a halt with 102005<sub>8</sub> displayed. (See Table GR-3.)
  - 3. Does the board deliver priority? This can be tested only by running a diagnostic program for a lower priority board to some other device.
  - 4. Can the board deny priority? Not tested by this program.

#### OPERATING INSTRUCTIONS

- A.) The test connector on the interface board to be tested. (See Appendix A.) The test connector should be a 24-pin connector that mates with board's 48-pin edge, to short all output pins to the adjacent input pins. If the board is for an HP 12566, HP 12566-01, HP 12566-02, or HP 12875 kit, the test connector must also have pin 22 connected to pin 23.
- b. Install the board in an input/output slot; every slot of higher-priority must contain either an interface board or a priority jumper board. The teleprinter (if used) and any other input/output devices must be properly installed and their driver programs loaded and configured before this General Purpose Register Test is loaded and run.
- c. If a configured copy of the diagnostic program is available, skip directly to step h.
- d. Use the Basic Binary Loader to load the SIO teleprinter driver, then configure that driver.
- e. Use the Basic Binary Loader again, to load the HP 2100 General Purpose Register Test (unconfigured).

- f. Set the starting address  $2_8$ , then configure the program in three phases:
  - 1. To specify the hardware configuration, set the switch register as listed in Table GR-1, then press RUN. If the settings are correct, the program halts with  $102075_{g}$  displayed.
  - To specify the bits to be tested (for example, all 16 bits for a 16-Bit duplex register), set the corresponding bits in the switch register on, then press RUN. The program halts with 102076<sub>8</sub> displayed.
  - 3. To select program options in the internal switch register, set the switch register as listed in Table GR-2, then press RUN. The program halts with  $107077_g$  displayed.
- g. If a permanent copy of the configured program (and the SIO teleprinter driver) is wanted, use the SIO System Dump program to punch a configured HP 2100 General Purpose Register Test tape. If not, skip directly to step i.
- h. Use the Basic Binary Loader to load the configured HP 2100 General Purpose Register Test tape.
- i. Set the starting address  $100_8$ .
- j. If program options other than those set in the internal switch register (step f, phase 3) are to be used, set switch register bit 0 on, then set other switch register bits for the desired program options, as listed in Table GR-2.
- k. Press INTERNAL and EXTERNAL PRESET and press RUN. The program begins execution according to the program options selected.
- If the PRESET test within the BI/O routine is to be performed, the program prints a message and/or halts with 102007<sub>8</sub> displayed. Press INTERNAL and EXTERNAL PRESET, then press RUN.
- m. After all tests have been run, the program prints a message on the teleprinter (if available) to report that it has finished. Then, if program option bit 12 is set on (see Table GR-2), the program halts with 102077<sub>8</sub> displayed.

#### **ERROR ANALYSIS**

All program messages printed on the teleprinter are prefixed by an alphanumeric code. An H prefix indicates an operating instruction, and an E prefix indicates an error message.

All program halts display a MEMORY DATA value. Refer to Table GR-3 to analyze the halt conditions, then press RUN to resume the program.

If a trap cell halt occurs in the teleprinter channel, change the program options to suppress all teleprinter messages (see Table GR-2, bits 0 and 11), then restart the program at the starting address  $100_{8}$ .

If an error halt occurs during the Data Buffer test (DB), choose either of two methods to trouble-shoot the error:

- a. Repeat the last test pattern continuously by changing the program option. (See Table GR-2, bits 0 and 13.)
- b. Use a trouble-shooting routine included in the diagnostic program. Set the starting address  $1000_8$ , set any desired data bit pattern into the switch register, then press RUN. The trouble-shooting routine then continuously repeats that data bit pattern output and input for signal tracing on an oscilloscope.

Table GR-1 Hardware Configuration--Switch Register Settings

1:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit								Fun	ction	<u>n</u>						
0-5 Set to the select code of the interface board to be tested.																
0-5	Se	et to	o th	e se	1ect	cod	e of	the	inte	erfac	e bo	pard	to l	oe te	este	1.
0-5 6		et to pare		e se	lect	cod	e of	the	inte	erfac	e bo	oard	to l	oe te	este	1.
-	Sp	are	•					the s <u>no</u>				oard	to l	oe te	este	i.

Table GR-2 Program Options--Switch Register Settings

	Program OptionsSwitch Register Settings ————————————————————————————————————								
	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
<u>Bit</u>	<u>Function</u>								
0	May be set on at any time after configuration to override the internal switch register for the current run of the program. This bit must be used to change any program option selected in the internal switch register.								
1-5	Spares.								
6	Set on to continuously repeat the last data bit pattern output in the Data Buffer test (DB).								
7	Spare.								
8	Set on to omit the Data Buffer Test (DB), or to exit from DB during a run.								
9	Set on to suppress start and stop messages.								
10	Set on to omit the PRESET test (within BI/O).								
11	Set on to suppress all teleprinter messages.								
12	Set on to halt the program at the end of a complete cycle.								
13	Set on to recycle the current test instead of advancing to the next test.								
14	Set on to suppress error halts.								
15	Set on to halt at the end of each separate test within the program (with the appropriate message on the teleprinter). The user decides whether to set bit 13 to repeat the last test performed.								

Table GR-3
Diagnostic Messages

MEMORY DATA	Test	<u>Message</u>	Comments
102001	BI/O	E1. CLF DID NOT CLEAR FLAG OR SFS CAUSED SKIP WITH FLAG CLEAR	Test the ability to clear the flag and test the SFS instruction.
102002	BI/O	E2. CLF DID NOT CLEAR FLAG OR SFC CAUSED NO SKIP WITH FLAG CLEAR	Test the ability of the SFC instruction.
102003	BI/O	E3. STF DID NOT SET FLAG, OR SFC CAUSED SKIP WITH FLAG SET	Test the ability to set the flag and test the SFC instruction.
102004	BI/O	E4. STF DID NOT SET FLAG OR SFS CAUSED NO SKIP WITH FLAG SET	Test the SFS instruction.
102005	BI/O	E5. DID NOT INTERRUPT	Test the interrupt capability.
102006	BI/O	E6. THE RETURN ADDRESS IS NOT CORRECT	The return address that resulted from the interrupt is incorrect.
102007	BI/O	H7. PRESS PRESET, THEN PRESS RUN	Press INTERNAL and EXTERNAL PRESET.
(no halt)	INIT	H8. START GENERAL PUR- POSE REGISTER DIAGNOSTIC	Message suppressed if bit 9 set.
102010	BI/O	E1Ø. PRESET DID NOT SET THE FLAG	EXTERNAL PRESET failed.
102011	BI/O	H11. END BI/O	Select program options (see Table GR-2) and press RUN.
102012	DB	H12. END DATA BUFFER TEST	Select program options (see Table GR-2) and press RUN.
102013	BI/O	E13. PRESET DID NOT SET FLAG AND DID NOT DIS- ABLE INTERRUPTS	INTERNAL and EXTERNAL PRESET failed.

Table GR-3. Diagnostic Messages (cont.)

MEMORY DATA	Test	Message	Comments
102014	BI/O	E14. INTERRUPT ACKNOWLEDGE DID NOT WORK. TEST ABORTED	Remaining tests of BI/O are skipped.
102015	BI/O	E15. CLC Ø DID NOT CLEAR CONTROL	CLC Ø instruction did not reset control flip-flop.
102016	BI/O	E16. PRESET DID NOT CLEAR CONTROL	EXTERNAL PRESET failed.
102017	BI/O	(none)	CLF Ø did not disable interrupts or SFS Ø caused a bad skip.
102020	BI/O	(none)	CLF Ø did not disable interrupts or SFC Ø did not skip.
102021	BI/O	E21. STF Ø DID NOT EN- ABLE INTS OR SFC Ø CAUSED BAD SKIP	STF Ø did not enable interrupts or SFC Ø caused a bad skip.
102022	BI/O	E22. STF Ø DID NOT EN- ABLE INTS OR SFS Ø DID NOT SKIP	STF Ø did not enable interrupts or SFS Ø did not skip.
102023	DB	E23. OUTPUT = xxxxxx. INPUT = xxxxxx	Data received from input buffer does not equal data sent to output buffer. A-register contains output data, B-register contains input data.
102027	BI/O	E27. PRESET DID NOT DIS- ABLE INTERRUPTS	INTERNAL PRESET failed.
102041	DB	E41. NO DEVICE COMMAND OR DEVICE FLAG DOES NOT SET FLAG	Test Device Command and ability of Device Flag to set flag.
102044	BI/O	E44. PRESET DID NOT RESET OUTPUT DATA BITS TO ZERO	POPIO (B) should clear output data register when EXTERNAL PRESET is pressed.

Table GR-3. Diagnostic Messages (cont.)

MEMORY DATA	Test	Message	Comments
102045	BI/O	E45. CLC ON CHANNEL DID NOT CLEAR CONTROL	Test ability of CLC on selected channel to clear the control flipflop.
102046	BI/O	E46. INTERRUPTED AFTER CLF Ø	CLF Ø should prevent interrupts. Check IEN signal.
102074	CONF.	(none)	Configuration error halt. Set correct bits in switch register (see Table GR-1) and press RUN.
102075	CONF.	(none)	Set switch register to specify data bits to be tested.
102076	CONF.	(none)	Set internal switch register for desired program options (see Table GR-2).
102077	END	H77. DIAGNOSTIC HAS BEEN COMPLETED	End of diagnostic. To repeat, set program options (see Table GR-2) and press RUN.
1060 <i>xx</i>	any	(none)	Trap cell interrupt.  M = memory address when interrupted, xx = the trap cell location.
107077	CONF	(none)	Configuration complete. Use SIO System Dump or set starting address 100, press INTERNAL and EXTERNAL PRESET and press RUN.

# APPENDIX A DIAGNOSTIC PROGRAM REQUIRED JUMPER INSTALLATIONS

Each of the interface boards that may be tested by the General Purpose Register Diagnostic program must have, during a run of the program, an allowed combination of circuit jumper positions installed. The combinations allowed are listed below, according to the type of interface board to be tested:

#### HP 12554 16-Bit Duplex Register (Positive Logic)

Any one of six different combinations is allowed:

Positions under Combination Number

Jumper Number

	1	2	3	4	5	6
W4	В	В	A/B	A	A	A/B
W5	В	A	A/B	A	В	A/B
W6	A/B	A	С	A/B	A	С
W7	A	A	A	В	В	В

NOTE:

Jumpers not listed may be installed in any position described in the Operating and Service Manual for this board.

#### HP 12554-01 16-Bit Duplex Register (Negative Logic)

Any one of six different combinations is allowed:

Positions under Combination Number

Jumper Number

	1	2	3	4	5	6
W4	A/B	A	A/B	A/B	В	A/B
W5	A	A	A/B	В	A	A/B
W6	В	A	С	В	Α	С
W7	В	В	В	A	A	A

NOTE:

Jumpers not listed may be installed in any position described in the Operating and Service Manual for this board.

#### APPENDIX A (cont.)

#### HP 12566 Microcircuit Interface (Ground-true output)

(Same as HP 12566-02)

#### HP 12566-01 Microcircuit Interface (Ground-true output, party-line)

(Same as HP 12566-02)

#### HP 12566-02 Microcircuit Interface (Positive-true)

Any one of six different combinations is allowed:

Jumper Number

	1	2	3	4	5	6
W1	В	A	A	A	В	В
W2	A	В	С	С	С	С
W3	A	В	В	В	A	A
W4	В	В	A	В	A	В

NOTE:

Jumpers not listed may be installed in any position described in the Operating and Service Manual for these boards.

#### HP 12597 8-Bit Duplex Register (Positive Logic)

Only one combination is allowed:

W1	A	W7	connected
W2	A	W8	removed
W3	connected	W9	removed
W4	connected	W10	removed
W5	connected	W11	removed
W6	connected	W12	removed

## APPENDIX A (cont.)

## HP 12597-01 8-Bit Duplex Register (Negative Logic)

Only one combination is allowed:

W1	A	W	7	removed
W2	A	W8	3	removed
W3	connected	WS	)	removed
W4	connected	WI	10	connected
W5	removed	W)	11	connected
W6	removed	W1	12	connected

## HP 12597-02 Punched Tape Reader Interface

(Same as HP 12597.)

## HP 12597-03 Tape Punch Interface

(Same as HP 12597.)

## HP 12602 Optical Mark Reader Interface

Only one combination is allowed:

W1	connected	W8	connected
W2	connected	W9	connected, then removed*
W3	connected	W10	connected
W4	В	W11	connected
W5	В	W12	connected
W6	В	W13	A
W7	A	W14	В
		I	

## HP 12875 Processor Interconnect Kit

(Same as HP 12566-01.)

<sup>\*</sup>Jumper W9 in the HP 12602 board is connected only during a run of the diagnostic. When the board is returned to normal use, W9 must be removed.

# **HP 2100 DMA DIAGNOSTIC**

HP Product No. HP 24195



11000 Wolfe Road Cupertino, California 95014

Manual of Diagnostics
Diagnostic Program Procedure
HP 12578-90014

## **HP 2100 DMA DIAGNOSTIC**

The test program for the Direct Memory Access option can be used in two modes. In the Long Test Mode, all functions of the DMA are tested, and any functions specific to the select code under test are tested. The Short Test Mode tests only the functions of the select code being tested. All select codes can be tested by installing the proper register card in the I/O slot for the select code to be tested and changing a diagnostic program option.

## HARDWARE CONFIGURATION

This diagnostic test program runs on any HP 2100 computer with at least 4K of memory. To test the DMA thoroughly, a Micro-Circuit Register must be used. Although the test program can run with only a teleprinter, certain restrictions are imposed. (See Program Limitations.) A special edge connector is required for the Micro-Circuit Register.

The Micro-Circuit Register, HP 12566, must have the following jumper configuration:

W1-B W2-A W3-A W4-B W5 through W8 - IN W9-A

The special edge connector must be wired as follows:

A-1	K-9	U-17
B-2	L-10	V - 18
C-3	M-11	W-19
D-4	N-12	X-20
E-5	P-13	Y-21
F-6	R-14	AA-22-23
H-7	S-15	BB-24
J-8	T-16	

Connector HP 1251-0332 can be used, with pin 22 shorted to pin 23.

### FUNCTIONAL AND OPERATIONAL CHARACTERISTICS

When a teleprinter is used, the SIO teleprinter driver is loaded and configured before the diagnostic program. Then the diagnostic program is loaded and configured.

A permanent copy of the configured program (and the SIO teleprinter driver, if included) eliminates repeating the configuration steps for subsequent uses of the diagnostic. To make a copy, load the SIO System Dump program and run it before running the diagnostic program.

The Long Test Mode, selected by setting program option bit 7 off, should be done for at least one select code to check all DMA functions; using the Micro-Circuit Register the Long Test Mode requires over three minutes of run time. After operation of the DMA functions is confirmed, the remaining select codes can be checked by the Short Test Mode. In the Short Test Mode functions specific to the select code being tested are checked (SRQ lines to each DMA channel and select code lines generated by each DMA channel).

If an error is detected during operation, the program prints a message on the teleprinter, then halts with a MEMORY DATA value in the DISPLAY REGISTER. (Exceptions to this are trap cell halts  $1060xx_8$  located in low memory  $2_8-77_8$  and halts for which a printed message is not appropriate or necessary.) The cause of any of these halts should be determined by the user before the program is run or restarted.

To repeat any test, set program option bit 13 on after an error halt then press RUN.

To reconfigure after running the program, use the re-start address  $111_8$  instead of the starting address  $2_8$ .

### PROGRAM LIMITATIONS

When the Micro-Circuit Register is not available, the teleprinter interface board can be used; however, 8-bit data transfers are made rather than 16-bit transfers, checking only the eight low-order bits. If the register board is used without the teleprinter, the diagnostic test program tests all sixteen

bits; but errors must be interpreted from MEMORY DATA and the contents of the A-and B-Registers, according to Table DMA-3, after an error halt.

The Short Test Mode, consiting of tests T.17 and T.20, tests only the functions of the select code being tested, so the Long Test Mode should be used on at least one select code.

This diagnostic program does not check the maximum data rate specification of the DMA.

Since each channel is tested individually, no testing of simultaneous operation is done.

## PROGRAM ORGANIZATION

This diagnostic program performs the following routines.

CONFIG	Inputs and stores hardware information supplied by the oper-
	ator through the switch register during configuration time.
	Also stores selected program options in an internal switch
	register.

- INIT Sets trap cell halts in locations  $2_8-77_8$  and prints the start-of-diagnostic message on the teleprinter.
- T.1 Tests the DMA flag instructions.
- T.2 Tests the ability to enable and disable the interrupt system.
- Tests the DMA interrupt capability by forcing an interrupt, checking the return address for the correct location, and checking the interrupt acknowledge
- T.4. Tests the control reset instructions.

- T.5 If program option bit 9 is set off, tests the PRESET functions.

  Before the PRESET test starts, the program halts with 1020278 in the DISPLAY REGISTER, to allow the user to press INTERNAL and EXTERNAL PRESET.
- Tests DMA interrupt priority. Checks priority of DMA channel 1 (DMA1) over DMA channel 2 (DMA2) and over the I/O select code under test (which contains MCR or teleprinter interface card). Checks ability of DMA PH5 signal to inhibit I/O interrupts. Checks DMA 2 priority over I/O select code under test.
- T.7 Tests the ability to set and read the word count registers for all numbers up to the maximum word count (65,535).
- T.10 Tests the word count increment function (rollover) by setting the word count registers to minus one and forcing a data transfer which should cause the DMA to interrupt.
- T.11 Tests the direct memory address registers by making DMA output transfers from every available location in memory.
- T.12 Tests the ability of the DMA to set an interface control flip-flop when bit 15 of the DMA program control word has bet set to a one.
- T.13 Tests the ability of the DMA to clear an interface control flip-flop when bit 13 of the DMA program control word has been set to a one.
- T.14 Tests the ability of DMA generated signal to clear interface flag after transfer.

T.15 Tests the DMA output capability with all possible 16-bit data patterns and their complements if MCR is used, or with all possible 8-bit patterns and their complements if TTY interface is used.

T.16 Tests the DMA input capability with the same data patterns used in T.15

NOTE: The Long Test Mode (program option bit 7 set off) performs all tests, the Short Test Mode (bit 7 set on) performs only tests T.17 and T.21.

T.17 Used in the Short Test Mode, this routine uses subroutines in T.15 to output one word through each DMA channel.

T.21 Tests the DMA for illegal response to incorrect select codes.

END If program option bit 12 is set on, END prints the end-of-diagnostic message on the teleprinter and halts, or if bit 12 is set off, END restarts the program.

NOTE: This END routine has provisions for return of execution control to a suitable executive program, if present.

### OPERATING INSTRUCTIONS

NOTE: This procedure presumes the use of a Micro-Circuit Register. The register card must have jumpers wired as described under HARD-WARE CONFIGURATION and must be connected through an edge connector, also described in that section. If the register card is not used, install the teleprinter interface card in the slot to be tested; limitations described will apply.

- a. Install the register card in the I/O slot to be tested. If the Long Test Mode is to be used, make sure that all I/O slots of Higher priority have either an interface card or a priority jumper installed.
- b. If the test program is being run for the first time and a teleprinter is available, use the Basic Binary Loader (BBL) to load the teleprinter driver then configure the driver. Then use BBL again to load this diagnostic program. If a configured HP 2100 DMA Diagnostic tape is available, skip the following configuration procedure (steps c through f); load the configured tape using BBL, and start at step g.

NOTE: A teleprinter driver is required for SIO System
Dump.

- c. Set the starting address  $2_{\rm R}$  then press INTERNAL and EXTERNAL PRESET.
- d. Set the switch register for program configuration as listed in Table DMA-1 then press RUN. The program halts with MEMORY DATA 107076 $_8$  in the DISPLAY REGISTER.
- e. Set the switch register for desired program options as listed in Table DMA-2 then press RUN. The program halts with MEMORY DATA 107077 $_8$  in the DISPLAY REGISTER.
- f. To punch a configured HP 2100 DMA Diagnostic tape, use SIO System Dump, then continue with the procedure. If a configured tape is not required, skip this step.
- g. Set the starting address  $100_8$ .
- h. If program options other than those set into the internal switch register by step e are to be used, set program option bit 0 on, then set the other program option bits as listed in Table DMA-2.
- i. Press INTERNAL and EXTERNAL PRESET then press RUN. The program executes according to the program options selected. If program option bit 6 is set on, the program halts with 103013<sub>8</sub> in the DISPLAY REGISTER. Set bits 5-0 of the switch register to the select code to be tested then press RUN.

- j. If the PRESET test (T.5) is to be performed, the program halts with  $102027_{\ \ 8}$  in the DISPLAY REGISTER. Press INTERNAL and EXTERNAL PRESET then press RUN.
- k. Upon completion of all tests, the program prints a message and/or halts with 102077<sub>8</sub> in the DISPLAY REGISTER. Turn computer POWER OFF, move the register card to the next select code to be tested, then turn POWER ON again. (If the teleprinter card has been moved, reload and reconfigure its SIO driver.) Begin test on new select code at step g. Repeat steps g through k until all select codes have been tested.

## ERROR ANALYSIS

All halts display a MEMORY DATA value in the DISPLAY REGISTER. Refer to Table DMA-3 to analyze the halt conditions, then press RUN to continue the diagnostic program.

If a trap cell halt occurs on the teleprinter select code, change the program option to suppress all teleprinter messages (see Table DMA-2), then restart at location  $100_{\rm Q}$ .

Table DMA-1

	Hardware ConfigurationSwitch Register Settings
<u>Bits</u>	Function
0-5	Set to the Register Card (or teleprinter select code interface).
6	Set on if teleprinter is not available.
7-15	Spares.

Table DMA-2

	Program Options Switch Register Settings
Bits	<u>Function</u>
0	Set on to override the internal switch register, to change a program option. This bit has no effect when set on in the internal switch register.
1-5	Spares.
6	Set on to halt at the beginning of the program, to allow entry of a new select code.
7	Set on to use the Short Test Mode, otherwise the Long Test Mode is to be used.
8	Set on if a teleprinter interface card is to be used to test the select code, otherwise the program assumes a Micro-Circuit Register card is to be used.
9	Set on to omit the PRESET test (T.5).
10	Set on to suppress non-error messages.
11	Set on to suppress all messages.
12	Set on to halt the program after a complete cycle.
13	Set on to loop on the current test instead of advancing to the next test.
14	Set on to suppress error halts.
15	Spare.

TABLE DMA-3 Diagnostic Messages

MEMORY DATA	Test	Message*	Comments
(no halt)	INIT.	HØ. START DMA DIAGNOSTIC	Initial Message.
102001	T.1	E1. CLF6 OR SFS6 ERR	DMA1Test the ability to clear the flag and test the SFS instruction.
102002	T.1	E2. CLF6 OR SFC6 ERR	DMA1Test the ability to clear the flag and test the SFC instruction.
102003	T.1	E3. STF6 OR SFC6 ERR	DMA1Test the ability to set the flag and test the SFC instruction.
102004	T.1	E4. STF6 OR SFS6 ERR	DMA1Test the ability to set the flag and test the SFS instruction.
102005	T.1	E5. CLF7 or SFS7 ERR	DMA2Test the ability to clear the flag and test the SFS instruction.
102006	T.1	E6. CLF7 OR SFC7 ERR	DMA2 Test the ability to clear the flag and test the SFC instruction.
102007	T.1	E7. STF7 OR SFC7 ERR	DMA2Test the ability to set the flag and test the SFC instruction.
102010	T.1	E1Ø. STF7 OR SFS7 ERR	DMA2Test the ability to set the flag and test the SFS instruction.
102011	T.2	(none)	CLF Ø did not disable interrupts or SFS Ø caused a bad skip.
102012	T.2	(none)	CLF Ø did not disable interrupts or SFCØ did not skip.
102013	T.2	E13. STFØ OR SFCØ ERR	STF Ø did not enable interrupts or SFC Ø caused bad skip.

<sup>\*&</sup>quot;H" Message is informational "E" Message indicates an error.

MEMORY DATA	Test	Message	Comments
102014	T.2	E14. STFØ OR SFSØ ERR	STF $\emptyset$ did not enable interrupts or SFS $\emptyset$ did not skip.
102015	Т.3	E15. NO D1 INT	Test the interrupt capability of DMA1.
102016	T.13	E16. NO D2 INT	Test the interrupt capability of DMA2.
102017	T.3	E17. D1 RTN ADDR ERR	DMA1The return address that resulted from the interrupt is incorrect.
102020	T.3	E2Ø. D2 RTN ADDR ERR	DMA2The return address that resulted from the interrupt is incorrect.
102021	T.3	E21. D1 IAK ERR	DMAlInterrupt acknowledge failed.
102022	T.3	E22. D2 IAK ERR	DMA2Interrupt acknowledge failed.
102023	T.4	E23. D1 CLCØ ERR	DMA1CLC $\emptyset$ instruction failed to reset the control flip-flop.
102024	T.4	E24. CLC6 ERR	DMA1Test ability of CLC 6 instruction to clear the control flip-flop.
102025	T.4	E25. D2 CLCØ ERR	DMA2CLC Ø instruction failed to reset the control flip-flop.
102026	T.4	E26. CLC7 ERR	DMA2Test ability of CLC 7 instruction to clear the control flip-flop.
102027	T.5	(None)	Press INTERNAL and EXTERNAL PRESET switches, then press RUN.
102031	T.5	(None)	EXTERNAL PRESET failed to set DMA1 flag.

MEMORY DATA	Test	Message	Comments
102032	T.5	(None)	EXTERNAL PRESET failed to set DMA2 flag.
102035	T.6	E35. D1-D2 PRIORITY ERR	DMA1 failed to take priority over DMA2.
102036	T.6	E36. D2-IO PRIORITY ERR	DMA2 failed to take priority over I/O select code being tested.
102037	T.6	E37. D1-IO PRIORITY ERR	DMA1 failed to take priority over I/O select code being tested.
102040	T.7	E4Ø. WC1 IS xxxxxx, SHOULD BE xxxxxx	Word count readback from DMA1 is different from output word. A-Register (press A) contains output word, B-Register (press B) contains input word.
102041	T.7	E41. WC2 IS xxxxxx, SHOULD BE xxxxxx	Word count readback from DMA2 is different from output word. A-Register (press A) contains output word, B-Register (press B) contains input word.
102042	T.10	E42. NO D1 INT	With interrupt system enabled, DMA1 failed to interrupt after word transfer.
103043	T.10	E43. NO D2 INT	With interrupt system enabled, DMA2 failed to interrupt after word transfer.
102044	T.10	E44. WC1 IS xxxxxx, SHOULD BE ZERO	DMA1 word count register was not zero when interrupt occurred. B-Register (press B) contains word count.
102045	T.10	E45. D1 INT LOC IS	DMA1 interrupted from wrong location after transfer. A-Register (press A) contains correct location, B-Register (press B) contains incorrect location.

MEMORY DATA	Test	Message	Comments
102046	T.10	E46. WC2 IS xxxxxx, SHOULD BE ZERO	DMA2 word count register was not zero when interrupt occurred. B-Register (press B) contains word count.
102047	T.10	E47. D2 INT LOC IS  **********  ***********************	DMA2 interrupted from wrong location after transfer. A-Register (press A) contains correct location, B-Register (press B) contains incorrect location.
102050	T.11, T.15-T.1	E5Ø. D1 FLG CLR 7	DMA1 flag was not set after output transfer. A-Register (press A) contains program return address.
102051	Т.11	E51. D1 OUT=xxxxxx, IN= xxxxxx, ADDR=xxxxxx	DMA1 made a bad output transfer, or is not transferring data from every memory location. A-Register (press A) contains expected output, B-Register (press B) contains read-in from MCR. Then, if a TTY is not used, press RUN.
102052	T.11	(None)	Non-TTY halt for E51 output address. A-Register (press A) contains address.
102053	T.11 T.15-T.1	E53. D2 FLG CLR 7	DMA2 flag was not set after output transfer. A-Register (press A) contains program return address.
102054	T.11	E54. D2 OUT=xxxxxx, IN= xxxxxx, ADDR=xxxxxx	DMA2 made a bad output transfer, or is not transferring data from every memory location.  A-Register (press A) contains expected output, B-Register (press B) contains read-in from MCR. Then, if a TTY is not used, press RUN.
102055	T.11	(None)	Non-TTY halt for E54 output address. A-Register (press A) contains address.

MEMORY DATA	Test	Message	Comments
102056	T.12	E56. D1 CTL WRD ERR	DMA1 Bit 15 of Control Word = 1, but DMA did not set interface control flip- flop after transfer.
102057	T.12	E57. D1 CTL WRD ERR	DMA1 Bit 15 of Control Word = Ø, but DMA set interface control flip- flop after transfer.
102060	T.12	E6Ø. D2 CTL WRD ERR	DMA2 Bit 15 of Control Word = 1, but DMA did not set interface control flip-flop after transfer.
102061	T.12	E61. D2 CTL WRD ERR	DMA2 Bit 15 of Control Word = Ø, but DMA set interface control flip- flop after transfer.
102062	T.13	E62. D1 CTL WRD ERR	DMA1 Bit 13 of Control Word = 1, but DMA did clear interface con- trol flip-flop after transfer.
102063	T.13	E63. D1 CTL WRD ERR	DMA1 Bit 13 of Control Word = Ø, but DMA cleared interface control flip- flop after transfer.
102064	T.13	E64. D2 CTL WRD ERR	DMA2 Bit 13 of Control Word = 1, but DMA did not clear interface control flip-flop after transfer.
102065	T.13	E65. D2 CTL WRD ERR	DMA2 Bit 13 of Control Word = Ø, but DMA cleared interface control flip- flop after transfer.
102067	T.15	E67. D1 OUT. GOOD=xxxxxx, BAD=xxxxxxx	DMA1 made a bad output transfer. A-Register (press A) contains expected output, B- Register (press B) contains read-in from MCR.

MEMORY DATA	Test	Message	Comments
102071	T.15, T.17	E71. D2 OUT. GOOD=xxxxxx, BAD=xxxxxx	DMA2 made a bad output transfer. A-Register (press A) contains expected output, B-Register (press B) contains read-in from MCR.
102073	T.16, BAD=xx	E73. D1 IN. GOOD=xxxxxx	DMA1 made a bad input transfer. A-Register (press A) contains expected input, B-Register (press B) contains actual input.
102074	T.14	E74. D1I/O FLG SET	DMA1 I/O Flag should be cleared by DMA after a transfer
102077	END	H77. END DIAGNOSTIC	End of diagnostic. To repeat on same I/O select code set program options and press RUN.
103000	T.3	E1ØØ. D1 IAK ERR	IAK should only clear DMA1 flag buffer, not flag.
103003	T.3	E103. DR IAK ERR	IAK should only clear DMA2 flag buffer, not flag.
103005	T.6	E1Ø5. PH5 ERR	PHS signal did not inhibit I/O interrupts.
103012	T.14	E112. D2I/O FLG SET	DMA2 I/O Flag should be cleared by DMA after a transfer.
103013	INIT.	(None)	Enter new select code to be tested into switch register bits 5-0 and press RUN.
103014	INIT.	(None)	Set program option bits in the switch register (Table DMA-2) and press RUN.
103015	T.16	E115. D2 IN. GOOD=xxxxxx, BAD=xxxxxx	DMA2 made a bad input trans- fer. A-Register (press A) contains expected input, B- Register (press B) contains actual input.

MEMORY DATA	Test	Message	Comments
103016	T.2	E116. D1 CLFØ ERR	DMA1 interrupted with interrupt system disabled.
103017	T.2	E117. D2 CLFØ ERR	DMA2 interrupted with interrupt system disable.
103020	T.7	(None)	A-Register (press A) contains data resulting from LIA $\emptyset$ . Should be zero.
103021	T.21	E121. D1 SC ERR	STF 1 set the DMA1 flag flip-flop.
103022	T.21	E122. D1 SC ERR	STF 16 set the DMA1 flag flip-flop.
103023	T.21	E123. D2 SC ERR	STF 1 set the DMA2 flag flip-flop.
103024	T.21	E124. D2 SC ERR	STF 17 set the DMA2 flag flip-flop.
103025	T.21	E125. D1 SC ERR	OTA 1 set the DMA1 word count register.
103026	T.21	E126. D1 SC ERR	OTA 12 set the DMA1 word count register.
103027	T.21	E127. D2 SC ERR	OTA 1 set the DMA2 word count register.
103030	T.21	E13Ø. D2 SC ERR	OTA 13 set the DMA2 word count register.
103031	T.7	E131. D1 CRS ERR	CRS did not clear DMA1 register card control flip-flop.
103032	T.7	E132. D2 CRS ERR	CRS did not clear DMA2 register card control flip-flop.
103033	T.14	E133. STF6 ERR	STR6 failed to turn off DMA1.
103034	T.14	E134. STF7 ERR	STF7 failed to turn off DMA2.

MEMORY DATA	Test	Message	Comments
103035	T.6 E135. NO	I/O INT	No interrupt on I/O select code. Check PRL7 signal.
1060 <i>xx</i>	A11	(None)	Trap cell interrupt. M = memory address when interrupted, xx = trap cell location.
107074	CONFIG	(None)	Press LOADER ENABLE button to turn it off then press RUN.
107075	CONFIG & INT	(None)	The select code (switch register bits 5-0) is invalid. (Valid codes are $10/8-77/8$ .) Set the correct select code then press RUN.
107076	CONFIG	(None)	Set internal switch register for desired program options (see Table DMA-2) then press RUN.
107077	CONFIG	(None)	Configuration complete. Use SIO System Dump or set the starting address $100_8$ , select desired program options, press INTERNAL and EXTERNAL PRESET then press RUN.



# **DIAGNOSTIC PROGRAM PROCEDURES**

7970/13183

**MAGNETIC TAPE DIAGNOSTIC** 

(NINE-TRACK 1600 CPI PHASE-ENCODED FORMAT)

Diagnostic Part Number 13031

Note

This manual should be retained with and considered part of the Hewlett-Packard Manual of Diagnostics.

PRINTED: APR 1972

# **CONTENTS**

Para	graph	Page	Paragraph	Page
1.	Introduction	1	9. Message Analysis	
3.	Hardware Requirements	1	19. Program Organization	8
<b>5</b> .	Operating Procedures	1	20. Main Diagnostic	
7	Test Descriptions	3	26 Operator Service Routines	5

# **TABLES**

Table		T	itle							Pa	ge
1.	Main Diagnostic Swi	tch	C	ont	rol	Se	ttir	ıgs			2
2.	Switch Settings and Service Routines						-				2
3.	Test Descriptions .								•		4
4.	Program Halts										7

# 7970/13183 MAGNETIC TAPE DIAGNOSTIC (NINE-TRACK 1600 CPI PHASE-ENCODED FORMAT)

### 1. INTRODUCTION.

2. This diagnostic program tests the combined performance of the HP 7970E Digital Magnetic Tape Unit and its corresponding HP 13183A Interface Kit. All tests are modular and most can be put into a test loop to check out individual functions of the tape unit and interface combination. The program can be used to test all parameters and characteristics of the tape unit by using the interface circuitry.

### 3. HARDWARE REQUIREMENTS.

4. This diagnostic program can be initialized for any HP 2100 Series (2100, 2114, 2115, or 2116) Computer and HP 7970E Digital Magnetic Tape Unit (12-1/2, 25, 37-1/2, or 45 ips) interfaced with an HP 13183A Interface Kit. The diagnostic is compatible with the HP system software. A teleprinter is also required to run the diagnostic. The teleprinter uses the standard SIO driver program.

### 5. OPERATING PROCEDURES.

6. The following procedure is to be used when running the main diagnostic tests.

### Note

All addresses and register indications are in octal notation.

- a. Load the teleprinter SIO driver using the basic binary loader.
  - b. Load address 000002.
- c. Load the I/O select code of the teleprinter in the switch register.
  - d. Press PRESET and RUN.
- e. Load the 13031 Diagnostic Tape using the basic binary loader.
  - f. Load address 000100.
- g. Set switch register switches 0 thru 4 with the I/O select code of the mag tape 1 printed-circuit assembly.
- h. Press PRESET and RUN. Computer should halt with a T-register indication of 102000.

- i. Set the switch register with the computer type and tape drive speed as follows:
  - (1) Set switches 14 and 15 for the type of computer.

COMPUTER	SW 15	SW 14
2116	Clear	Clear
2100	Clear	Set
2114/2115	Set	Clear

(2) Set switches 0 thru 3 for the tape drive speed.

SPEED	SW 3	SW 2	SW 1	SW 0
12.5 ips	Clear	Clear	Clear	Set
25 ips	Clear	Clear	Set	Clear
37.5 ips	Clear	Set	Clear	Clear
45 ips	Set	Clear	Clear	Clear

- j. Press PRESET and RUN. Computer should halt with a T-register indication of 102001.
- k. Select the desired options controlled by the switch register; refer to table 1.
- l. Press PRESET and RUN. The program is now entered automatically and can still be altered by using the switch control settings in table 1. Also, the initialization section is now released; the program must be reloaded if any of the initialization parameters are to be changed.

### Note

On the first pass of the diagnostic program after the program was loaded and initialized, the program automatically off-lines all tape units on the controller. Every pass thereafter, the rewind off-line test is optional, depending on whether switch 9 is set or clear.

m. To enter the operator service routines, halt the main diagnostic and enter the appropriate starting address (500 or 1100). Table 2 lists detailed information for switch settings and running the operator service routines.

Table 1. Main Diagnostic Switch Control Settings

SWITCH	STATE	FUNCTION			
0 thru 3	Clear	Auto select option (Note 1).			
0	Set	Select Unit 0.			
1	Set	Select Unit 1.			
2	Set	Select Unit 2. (Note 2)			
3	Set	Select Unit 3.			
4	Set	Inhibits extended data test.			
5		Not used.			
6	Set	Execute write enable test.			
7	Set	Inhibits rewind and load point sense tests (Note 5).			
8	Clear	Executes DMA write/read tests (Note 4).			
9	Set	Executes rewind off-line test.			
10		Not used.			
11	Set	Overrides all error halts.			
12	Set	Halts and prints diagnostic cycles complete.			
13	Set	Loops on the last test completed and inhibits error message.			
14	Set	Halts the diagnostic program on errors and prints error message.			
15	Set	Halts after current test.			

### NOTES:

- 1. When errors occur while in the auto-select mode and multiunit operation, the diagnostic program will indicate which unit caused the errors.
- 2. If more than one of the select control switches (0 thru 3) are set, only the first one (starting with 0) is used to select the unit.
- 3. Optional tests are controlled by switches 4 thru 9.
- 4. Switch 8 is used for systems without the DMA option.
- 5. Switch 7 set inhibits tests 16 thru 22.

Table 2. Switch Settings and Functions for Operator Service Routines

SWITCH	STATE	FUNCTION				
	DMA TRANSFER TEST (STARTING ADDRESS = 000500)					
0 thru 7 15						
	COMMAND EXERCISE TEST (STARTING ADDRESS = 001100)					
0	Set	Write command is issued (WCC) (Note 4).				
1	Set	Write file marks (WFM).				
2	Set	Read Record command is issued (RRF).				
3	Set	Forward Space Record command is issued (FSR).				
4	Set	Forward Space File command is issued (FSF).				

Table 2. Switch Settings and Functions for Operator Service Routines (Continued)

SWITCH	STATE	FUNCTION				
	COMMAND EXERCISE TEST (STARTING ADDRESS = 001100) (Continued)					
5	Set	Clear command is issued (CLR).				
6	Set	Gap command is issued (GAP).				
7	Set	Backspace Record command is issued (BSR).				
8	Set	Backspace File command is issued (BSF).				
9	Set	Rewind command is issued (REW).				
10	Set	Rewind Off-Line command is issued (RWO).				
11	Set	Clear command is issued (CLR).				
12	Set	Allows approximately a 10 ms time period after the command is issued before issuing the next command.				
13	Set	Same as switch 12 except the time period is 15 ms.				
14	Set	Same as switch 12 except the time period is 30 ms.				
15	Set	Terminates the operation except when switch 0 is set. (If switch 0 is set, program must be restarted from address 001100.)				

### NOTES:

- 1. Any of the first six commands (0 thru 5) may be combined with any of the last six commands (6 thru 11), or any of the commands may be used alone.
- 2. If more than one control switch is set in either of the groups, only the first switch command will be issued, starting with switch 0 in the first group and switch 6 in the second.
- 3. If no switches are set when computer is in a run mode, program will become uncontrollable.
- 4. If the operation becomes uncontrollable from the switch register, the routine may be stopped by halting the computer and pressing PRESET. Operation may be restarted by loading address 001100.
- 5. Switches 0 and 9 set and all other switches clear causes the tape unit to write an ID burst, rewind, write an ID burst, rewind......(loop continues until switch 15 is set).

### 7. TEST DESCRIPTIONS.

8. Table 3 lists the individual tests that make up the complete diagnostic and a short description of each of the tests.

### 9. MESSAGE ANALYSIS.

10. Except for initialization halts, all halts cause a printout on the teleprinter. Normal program halts are listed in table 4. When an error is detected, the diagnostic program causes a message to be printed in the following format:

4 TEST # 16 STATUS WAS RW, AND IT SHOULD BE CB, TB, RW,

The first digit in the first line is the program cycle number or the number of times the diagnostic has been repeated. This is followed by the test number (table 2). The second line contains the test status. The third line contains what the status should have been during the test, if any. The following status mnemonics may appear in the second and third lines.

- OF: The selected tape unit is off-line or in load.
- DE: A data error was detected during data transfer.
- FP: File protect, no write ring on the tape spool.
- CR: The issued command was rejected.
- TM: Data timing error.
- ET: End-of-tape marker was sensed.
- LP: Load point marker was sensed.
- FM: A file mark was read.
- CB: Controller busy.
- TB: The selected tape unit was busy.
- RW: The selected tape unit was rewinding.
- OB: The last record read contained an odd byte.
- SE: Single track error was detected during data transfer.

Table 3. Test Descriptions

TEST NUMBER	DESCRIPTION
	UNIT SELECT AND OFF-LINE STATUS
1	Unit select 0 logic test. Unit 0 is selected and status is taken to assure that only unit 0 select status bits are set.
2	Rewind Off-Line command is given to unit 0. The status is taken to assure that the unit is off-line and that off-line status is present.
3	Unit select 1 logic test. Unit 1 is selected and the status is taken to assure that only unit 1 select lines are set.
4	Off-line status is taken for unit 1 similar to test number 2.
5	Unit select 2 logic test. A select command to unit 2 is issued and status is taken to assure that the select lines for unit 2 only have been set.
6	The off-line status for unit 2 is tested similar to test number 2.
7	Unit select 3 logic. A select command is issued to unit 3 and status is taken to assure that only unit 3 select lines are set.
8	The off-line status for unit 3 is tested similar to test number 2.
	CONTROLLER I/O CHANNEL TESTS
9	The Clear command is issued to the controller and a delay period is waited before the clear status is checked.
10	The data channel flag is set by the computer, and then tested to assure that the flag has been set.
11	The data channel flag is cleared by the computer, and then tested to assure that the flag has been cleared.
12	The command channel flag is set by the computer, and then tested to assure that the flag has been set.
13	The command channel flag is cleared by the computer, and then tested to assure that the flag has been cleared.
14	An interrupt condition is set up for the data channel to test the flag, control, and interrupt logic for that channel.
15	A valid interrupt condition is set for the command channel to test the flag, control, and interrupt logic of that channel.
	REWIND LOAD POINT TESTS (NOTE 1)
16	A Rewind command is issued to the controller and status is taken to assure that the controller returns a rewind and tape unit busy status.

Table 3. Test Descriptions (Continued)

TEST NUMBER	DESCRIPTION					
	REWIND LOAD POINT TESTS (NOTE 1) (Continued)					
17	At the end of rewind (test 16), the status is taken to assure that the load point has been sensed.					
18	The reject status is tested at load point by issuing a Backspace Record command.  Status is then taken to assure that the reject bit has been set.					
19	The minimum rewind reset time is tested by issuing a Rewind command at load point.  A delay period is waited before taking status and checking the controller busy bit.					
20	The maximum rewind reset time is tested by waiting another short delay period after test 19 to assure that the controller busy status has been cleared.					
21	The generation of a valid identification burst is tested by writing a two-byte record of all "1's" from load point. The tape is then rewound to load point and a Read command is given to read the two-byte record. The record is then compared to assure that only the two bytes that were written were read back.					
22	The Backspace Record command is tested by backspacing the two-byte record previously written in test 21. Status is then taken to assure that only the record was backspaced.					
	INITIAL WRITE/READ TESTS					
23	A 32-byte record of all "0's" is written with all "1's" in the parity channel. The status is taken to assure that there were no data or single track errors.					
24	The 32-byte record previously written in test 23 is read back to check for data errors.					
25	A 200-byte record simultaing 1600 flux-reversal-per-inch data is written and checked for data errors.					
26	The 200-byte record previously written in test 25 is read back and checked for errors.					
	STATUS AND TIMING TESTS					
27	The select reject status is tested by issuing a Select command to the controller while the controller and tape drive are backspacing a record.					
28	The motion reject status is checked by issuing a backspace record to the controller while the controller and tape drive are reading a record forward.					
29	The data timing error status is forced and checked by not transferring data from the controller to the computer during the read operation in test 28.					
30	The odd byte status is tested during a read of the last single record file which was generated for the record and file spacing test. A normal read is started, and after the first word has been transferred to the computer, a delay time period is started. At the end of the delay period, a dynamic status is taken on the controller to check for the odd byte status during the second byte period of the next word.					

Table 3. Test Descriptions (Continued)

TEST NUMBER	DESCRIPTION					
	STATUS AND TIMING TESTS (Continued)					
31	The status is taken to check for a data error status which was forced during test 30.					
32	Two file marks are backspaced over and status is taken. The status is analyzed to see that the file mark bit has been set.					
	RECORD AND FILE SPACING TESTS					
33	The backspace file test is done during test 32.					
34	The forward space file operation is checked by forward spacing over the first file mark and taking status to be sure that the file mark has been sensed. Then the first record of that file is read to verify that the record is in the particular file that was spaced into.					
35	The record that was just read is backspaced and status is taken to assure that just that record had been backspaced.					
36	The record previously backspaced in test 35 is forward spaced over. Then the file mark at the end of that record is forward spaced over and status is taken to verify that the file mark was detected and that the record was forward spaced.					
37	The clear time during a backspace operation is tested by starting a backspace on a record previously written. A Clear command is issued and a delay time period started. After the delay period has been completed, the status is taken to check that the controller is still busy. Then, after another short delay, the status is taken again to ensure that the busy bit has been cleared by this time.					
38	The 3-inch gap is tested by starting to write a gap and file mark and starting a delay time period. After the first delay period has been timed, status is taken to see that the controller is still busy with the Gap command. After the second short delay period, status is again taken to verify that the controller is not busy and that the file mark has been written.					
39	The interrecord gap is tested by writing two, two-byte records, then backspacing over these records. The records are then read, and the flag from the first record starts a delay period. After the delay period, the flag is checked again to see that it has not been set by the second record.					
40	The interrecord gap creep time test is tested similar to test 39, except that the second record is rewritten ten times to verify that the rewrites do not cause the gap to creep back and thus shorten the interrecord gap.					
	DATA TRANSFER TESTS					
41 thru 61	These tests are write/read operations that transfer a single track rotating bit pattern using DMA. Varying lengths of records (seven) starting with 16 bytes and ending with 1024 bytes are transferred. The record is written and checked for errors and then is reread twice to assure that there are no data errors and that no single-track errors have been caused by the tape drive (other than normal tape errors). Tests 41, 44, 47, 50, 53, 56, and 59 are write tests; the others are read tests.					

Table 3. Test Descriptions (Continued)

TEST NUMBER	DESCRIPTION		
DATA TRANSFER TESTS (Continued)			
62 thru 82	These are the same write/read tests as 41 thru 61 except the data is in a channel saw-tooth pattern, DMA transfer only. Tests 62, 65, 68, 71, 74, 77, and 80 are write tests; the others are read tests.		
83 thru 103	These are the same write/read tests as 41 thru 61 except the pattern is a track saw-tooth. Tests 83, 86, 89, 92, 95, 98, and 101 are write tests; the others are read tests.		
104 thru 124	These are the same write/read tests as 41 thru 61 except a random data pattern is transferred. Tests 104, 107, 110, 113, 116, 119, and 122 are write tests; the others are read tests.		
200 (Note 2)	The write-enable ring is removed by the operator, after which a Write command is given to the controller. The status is taken and checked for the presence of the file protect and command reject bits.		

Table 4. Program Halts

2. This test is enabled or inhibited by the switch register.

T-REGISTER INDICATION	HALT
102000	Initialization halt number 1.
102001	Initialization halt number 2.
102010	Rewind/off-line halt.
102011	Select halt, selected tape unit not on-line.
102055	Error halt.
102056	File protect test halt.
102076	Normal halt after current test.
102077	Normal halt after complete program cycle.

11. Errors detected during write operations provide one of the following two messages preceding the cycle and test number:

#### REWRITE REQUIRED or nn REWRITE

REWRITE REQUIRED indicates that the record was written and a data error was detected during a read-after-write operation, and the record then was backspaced and rewritten with no data errors. The printout nn REWRITE indicates that a normal rewrite was attempted and data errors occurred a second time. The tape was then backspaced, gapped, and rewritten, all "nn" times. For example, the printout 10 REWRITES occurs during write operations only, and indicates that read after write parity errors, caused by faulty write-read circuits, were detected. Ten rewrites of the record had been attempted without success and the program halted with a T-register indication of 102055 (computer switch 11 was not set).

12. When the auto select mode is being used, all the error messages are preceded by the unit number as follows:

UNIT NO. Ø 4 TEST # 18 STATUS WAS LP, AND IT SHOULD BE CR, LP,

13. Errors detected during read operations provide additional information with the error messages previously described above. Line 4 provides the word number of the word in error and the record length in words. Lines 5 and 6 provide the word that was in error followed by the good word or the word that should have been in the record.

5 TEST # 24 STATUS WAS DE, OB, AND IT SHOULD BE CLEAR WORD # 5 OF A 16 WORD RECORD WORD IN ERROR IS 1000 0000 0000 0001 AND IT SHOULD BE 0000 0000 0000 0000 14. Also, in a read operation if a single track error has been detected and corrected by the tape unit, the following message appears before the test number:

### SINGLE TRACK ERROR DETECTED

15. After the first eight tests are completed and during the first cycle of the diagnostic program, the following mesage is printed:

### PUT TAPE UNIT(S) ON LINE

This message is also printed each time the rewind off-line test option is select with switch 9.

16. The message

SELT'D T.U. OFF LINE

indicates that the tape unit selected was off-line or, in the case of auto select, all the tape units were off-line or busy.

17. The message

E.O.T. n CYCLES

indicates that an end-of-tape marker was detected during the nth cycle of the diagnostic program. The tape was rewound to load point, and the program continued running.

18. The message

CMND REJTD 6 TEST # n

indicates that during test number "n" a command was issued to the controller and was rejected because the controller was still busy with the previous operation. This is also an indication that test number "n-1" may be in error.

### 19. PROGRAM ORGANIZATION.

- 20. MAIN DIAGNOSTIC.
- 21. The program is first initialized for the I/O configuration of the system being tested. The program then runs the series of tests that constitute the main diagnostic. All tests in the program sequence have ascending stop numbers. The program can be run in two modes, auto-select and switch-register control (manual).
- 22. Unless an error is detected, the program makes one complete diagnostic test, then recycles. However, if an error is detected, an error message is printed out along with the associated test number. The program then continues with the rest of the test unless the error would cause a sequence error in the complete diagnostic test. In this case, the program is restarted automatically.
- 23. After a complete sequence of tests, the diagnostic program will recycle and continue until the program is

halted by switch-register control or by pressing the computer HALT pushbutton. When halted under switch register control, the program will print out the number of diagnostic cycles completed. If the diagnostic detects an end-of-tape condition, the program will automatically rewind the tape and restart the diagnostic at the load point.

- 24. The program can also be halted after an error has been detected and recorded. Most tests can be halted when finished and the test (or short sequence of tests) inserted into a loop through the use of another control switch. (Some tests cannot be looped due to program restrictions.) When the program is stopped after a current test, either by error halt or switch control, the test number is displayed in the B-register, with the A-register containing controller and tape unit status.
- 25. Selection of tape units can be done by switch-register settings or by an auto-select mode. In auto-select, although any number of tape units up to four may be on-line, the program will begin with unit 0 and select the first one found to be on-line. If all units are off-line or busy, the program will try the select sequence twice before printing out SELT'D T.U. OFF-LINE. In the switch-register control mode, only the unit specified will be selected.
- 26. OPERATOR SERVICE ROUTINES.
- 27. Two separate operator service routines of the diagnostic allow the operator to perform certain checkout procedures and unit operations. The two routines are the DMA transfer test (DMATR) and the command exercise test (CE).
- 28. DMA TRANSFER TEST. The DMATR test has a starting address of 500 and is used as an extended method for checking the DMA transfer mode of the interface. Switches 0 through 7 determine the bit pattern of the bytes to be written.
- 29. The program writes a 2048-byte record, then backspaces and reads the record twice. Each time, the switch register byte is compared with each byte read into the core buffer. If data errors occur, the program halts with 102055 in the T-register and the word in error in the A-register. No status is taken during the write or read operation.
- 30. Setting switch 15 brings the program to a normal halt with the T-register indicating 102076. Leaving switch 15 cleared allows the program to continue transferring records until an end-of-tape condition is detected, at which time the tape automatically rewinds.
- 31. COMMAND EXERCISE TEST. The CE test starts at address 1100 and outputs individual commands to the controller and tape unit. Any of the first six commands in table 2 can be combined with any of the last six, or with any single command. The routine has the option of using the flags for termination of operations or as a timer. In the timer operations, three fixed time periods are available. These are approximately 10 milliseconds, 15 milliseconds, and 30 milliseconds. Normal termination of operations in this routine is achieved by setting switch 15.



13183-90002 PRINTED IN U.S.A.



# UPDATING SUPPLEMENT FOR DIAGNOSTIC PROGRAM PROCEDURES

22 JANUARY 1973

### MANUAL IDENTIFICATION

Manual Part Number: 13183-90002

Manual Printed:

**April** 1972

### SUPPLEMENT DESCRIPTION

The purpose of this supplement is to adapt the manual to revised diagnostics and to correct manual errors. Enter the new information (or the change number, if more convenient) into the appropriate places in the manual identified at left.

REVISION	CHANGES
В	1 thru 5
С	1 thru 9
	В

Changes 1 thru 5 dated 17 July 1972.

Changes 6 thru 9 dated 15 Sept. 1972.

### **CHANGE**

### DESCRIPTION

` 1

Page 2, table 1.

a. Change the entry for switch 10:

STATE, SET; FUNCTION, INHIBITS ERROR MESSAGES.

2

Page 2, table 2. Add the following:

DATA TRANSFER TEST (STARTING ADDRESS = 001000 <sub>8</sub> )				
SWITCH	STATE	FUNCTION		
0-7		Defines the tape byte that is written, depending on the state of the switch; set = 1, reset = 0.		
8*	Set	Fixed length record of 2 bytes.		
9*	Set	Fixed length record of 4 bytes.		
10*	Set	Fixed length record of 8 bytes.		
11*	Set	Fixed length record of 16 bytes.		
13*	Set	Fixed length record of 32 bytes.		
14*	Set	Fixed length record of 64 bytes.		
8-14	Cleared	Infinite length record.		
15	Set	Terminates infinite length record normally then halts and halts after current fixed length record.		

<sup>\*</sup>Any combinations of switches 8-14 may be set resulting in different lengths than stated above. The length is determined by the sum of the BCD weights (SW 8 = 1, SW 9 = 2, SW 10 = 4,...SW 14 = 32) multiplied by 2.

3

Page 3, paragraph 10. Change the mnemonic entries as follows:

TM to TE; FM to TM

4

Page 5, table 3.

- a. Change the description of test no. 21 as follows: The generation of a valid ID burst is tested by writing a tape mark from load point. The tape is then rewound to load point and a Forward Space File command is given to space over the tape mark. The status is checked to assure that only the file mark status is present.
- b. Change the description for test no. 22 as follows: The Backspace Record command is tested by backspacing the tape mark previously written in test 21. Status is then taken to assure that only the tape mark was backspaced.

## DESCRIPTION **CHANGE** 5 Page 6, table 3. Change the first sentence of the description for test no. 39 as follows: The interrecord gap is tested by writing two, two-byte records and a file mark, then backspacing over these records. Page 2, table 1. Add the following note for switch 9: Unavoidable on first cycle, unless tape 6 drive is off-line. 7 Page 3, paragraph 10. Insert the following as the second-to-last sentence: The expected status may or may not differ from actual status, depending on test. Page 7, paragraph 11. Insert the following after the third sentence: When starting the 8 diagnostic from location 100, or restarting it from location 2000, REWRITE REQUIRED will frequently be printed. The message should be ignored at least once; it is caused by old data on the tape. 9 Page 8, paragraph 30. Insert the following after the first sentence: The diagnostic program can be restarted if all register contents are preserved.

