

Honeywell



Honeywell

Honeywell Information Systems

In the U.S.A.: 200 Smith Street, MS 486, Waltham, Massachusetts 02154
In Canada: 2025 Sheppard Avenue East, Willowdale, Ontario M2J 1W5
In Australia: 124 Walker Street, North Sydney, N.S.W. 2060
In Mexico: Avenida Nuevo Leon 250, Mexico 11. D.F.

LEVEL 6 PROGRAMMERS' POCKET GUIDE

**PROGRAMMERS'
POCKET GUIDE**

SERIES 60 (LEVEL 6)

SUBJECT

Level 6 Programmers' Reference Information for Models
23, 33, 43, 47, 53, and 57

SPECIAL INSTRUCTIONS

This manual supersedes Revision 0, dated March 1979.
A list of new and changed information can be found in
the Preface.

ORDER NUMBER

CD06, Rev. 1

August 1979

Honeywell

CONTENTS

PREFACE

This guide is based on material extracted from the *Level 6 Minicomputer Systems Handbook*, Order No. CC71. Refer to CC71 for explanations of arguments, definitions, etc., contained in this guide. For further information, please contact your Honeywell Marketing Representative or Honeywell Field Service Department.

New and changed information since the last revision of the manual is as follows:

- o Inclusion of Commercial Branch Instructions, Section 4.
- o Double operand instructions H2 values 0-4, Section 5.
- o Commercial Instructions, Section 5.
- o Addition of Commercial Decimal Shift Formats, Section 6.
- o Corrections to M4 Register Table, bottom of page 10-1.

The information presented in this Pocket Guide covers the complete set of Level 6 instructions. Details specific to a given Level 6 model may be found in the Systems Handbook.

Section 1. Instruction Types.	1-1
Generic (GE)	1-1
Branch on Indicators (BI)	1-1
Branch on Registers (BR)	1-1
Shift Short (SHS) and Shift Long (SHL).	1-1
Short Value Immediate (SI)	1-1
Input/Output (I/O)	1-1
Single Operand (SO)	1-2
Double Operand (DO)	1-2
Section 2. Basic Instructions.	2-1
Section 3. Scientific Instructions (Alphabetical)	3-1
Section 4. Commercial Instructions (Alphabetical)	4-1
Section 5. Instructions (Numerical).	5-1
Generic (GE)	5-1
Commercial Branches.	5-1
Branch on Indicators (BI)	5-1
Scientific Branches	5-1
Branch on Registers (BR)	5-2
Short Value Immediate (SI)	5-2
Input/Output (I/O)	5-2
Single Operand (SO)	5-2
Double Operand (DO)	5-2
Scientific	5-2
Commercial	5-3
Section 6. Shift Instructions.	6-1
SOL r00#	6-1
SAL r02#	6-1
SOR r04#	6-1
SAR r06#	6-1
DOL r08#	6-1
DAL r0A#	6-1
DOR r0C#	6-1
DAR r0E#	6-1
SCR r01#	6-2
SCL r05#	6-2
DCL r03#	6-2
DCR r07#	6-2

CONTENTS (CONT)


DLS (DSH)	6-2
DRS (DSH)	6-2
Section 7. Address Syllable	7-1
Address Syllable Definitions.	7-1
Commercial Address Syllable	7-1
Non-Commercial Instructions	7-2
Section 8. Hardware Dedicated Memory	8-1
Section 9. Trap Vector and Interrupt	
Vector Linkage	9-1
Section 10. Registers	10-1
Section 11. ASCII-Hexadecimal/Hexadecimal-	
Decimal Conversion Tables.	11-1

SECTION 1


INSTRUCTION TYPES

Type/Source Format


Memory Format




f – Function.




d – Displacement, calculated by the assembler as follows:
 If "<branchloc" is coded, d = 0 and the next word(s) contain a pointer to branchloc
 If "branchloc" is coded, d = 1 and the next word contains the displacement (DSP) to branchloc. If ">branchloc" is coded, d = -64 through +63, which is the displacement to branchloc; ">branchloc" must not tag this instruction or the next word.



d – See "Branch on Indicators," above.




t – Type and direction of shift. Requires bits 8 – 11 for SHS and bits 8 – 10 for SHL.
 s – Shift distance. Requires bits 12 – 15 for SHS and bits 11 – 15 for SHL. (If s = 0, the shift distance is obtained from R1.)



v – Value between -128 and +127.

Input/Output (I/O)
See Systems Handbook, CC71


Single Operand (SO)
[label] op as[,maskword]



as—See "Address Syllable."

maskword — Used only in SAVE, RSTR, and (optionally) bit instructions. If maskword is all zeros, the mask is obtained from R1.

Double Operand (DO)
[label] op r#,as[,maskword]



as—See "Address Syllable."

maskword — Used only in SRM instruction. If maskword is all zeros, the mask is obtained from R1.

DSP 16-bit displacement (–32,768 through +32,767)
op Operation code
r# Register number
[] Optional

SECTION 2

BASIC INSTRUCTIONS

Mnemonic	Type	Description	Operation
ADD	DO	Add to R Reg	$R\# \leftarrow R\# + [EA]$ I(ov), I(c) affected
ADV	SI	Add Value to R Reg	$R\# \leftarrow R\# + V$ I(ov), I(c) affected
ACQ	GE	Acquire Stack Space	See Note
AID	SO	Add Double Word Integer	$R6, R7, \leftarrow R6, R7 + [EA]$ I(ov), I(c) affected
AND	DO	AND With R Reg	$R\# \leftarrow R\# \wedge [EA]$
ANH	DO	AND Halfword With R Reg	$R\# \leftarrow R\# \wedge [EA]$ sign extended
ASD	GE	Activate Segment Descriptor	See Note
B	BI	Branch	$P \leftarrow EA$
BAG	BI	Br Alg Greater Than	If $I(g) \oplus I(u) = 1$, then $P \leftarrow EA$
BAGE	BI	Br Alg Greater Than or Equal	If $I(l) \oplus I(u) = 0$, then $P \leftarrow EA$
BAL	BI	Br Alg Less Than	If $I(l) \oplus I(u) = 1$, then $P \leftarrow EA$
BALE	BI	Br Alg Less Than or Equal	If $I(g) \oplus I(u) = 0$, then $P \leftarrow EA$
BBF	BI	Br on Bit Test Indicator False	If $I(b) = 0$, then $P \leftarrow EA$
BBT	BI	Br on Bit Test Indicator True	If $I(b) = 1$, then $P \leftarrow EA$
BCF	BI	Br on Carry False	If $I(c) = 0$, then $P \leftarrow EA$
BCT	BI	Br on Carry True	If $I(c) = 1$, then $P \leftarrow EA$
BDEC	BR	Br After Decrementing R Reg	$R\# \leftarrow R\# + FFFF$; if $R\# \neq FFFF$, then $P \leftarrow EA$
BE	BI	Br Equal	If $I(l) \vee I(g) = 0$, then $P \leftarrow EA$
BEVN	BR	Br if R Reg Even	If $R\#(15) = 0$, then $P \leftarrow EA$
BEZ	BR	Br if R Reg Equal to Zero	If $R\# = 0$, then $P \leftarrow EA$
BG	BI	Br Greater Than	If $I(g) = 1$, then $P \leftarrow EA$
BGE	BI	Br Greater Than or Equal	If $I(l) = 0$, then $P \leftarrow EA$
BGEZ	BR	Br if R Reg Greater Than or Equal to Zero	If $R\#(0) = 0$, then $P \leftarrow EA$
BGZ	BR	Br if R Reg Greater Than Zero	If $R\#(1:15) \neq 0$ and $R\#(0) = 0$, then $P \leftarrow EA$
BINC	BR	Br After Incrementing R Reg	$R\# \leftarrow R\# + 0001$; If $R\# \neq 0$, then $P \leftarrow EA$
BIOF	BI	Br on I/O Indicator False	If $I(i) = 0$, then $P \leftarrow EA$
BIOT	BI	Br on I/O Indicator True	If $I(i) = 1$, then $P \leftarrow EA$
BL	BI	Br Less Than	If $I(l) = 1$, then $P \leftarrow EA$
BLE	BI	Br Less Than or Equal	If $I(g) = 0$, then $P \leftarrow EA$
BLEZ	BR	Br if R Reg Less Than or Equal to Zero	If $R\#(0) = 1$ or $P\# = 0$, then $P \leftarrow EA$
BLZ	BR	BR if R Reg Less Than Zero	If $R\#(0) = 1$, then $P \leftarrow EA$

NOTE: Refer to Systems Handbook, CC71

Mnemonic	Type	Description	Operation
BNE	BI	Br Not Equal	If $I(i) \vee I(g) = 1$, then $P \leftarrow EA$
BNEZ	BR	Br if R Reg Not Equal to Zero	If $R\# \neq 0$, then $P \leftarrow EA$
BNOV	BI	Br on Not Overflow	If $I(ov) = 0$, then $P \leftarrow EA$
BODD	BR	Br if R Reg Odd	If $R\#(15) = 1$, then $P \leftarrow EA$
BOV	BI	Br on Overflow	If $I(ov) = 1$, then $P \leftarrow EA$
BRK	GE	Breakpoint	Generate trap via Trap Vector #2.
BSE	BI	Br Signs Equal	If $I(u) = 0$, then $P \leftarrow EA$
BSU	BI	Br Signs Unlike	If $I(u) = 1$, then $P \leftarrow EA$
CAD	SO	Carry Add	$[EA] \leftarrow [EA] + I(c)$ $I(ov), I(c)$ affected
CL	SO	Clear Memory	$[EA] \leftarrow 0000$
CLH	SO	Clear Memory Halfword	$[EA] \leftarrow 00$
CMB	DO	Compare B Reg	$B\# :: [EA]$ $I(g), I(i)$ affected $I(u)$ affected but undefined
CMH	DO	Compare R Reg With Halfword	$R\# :: [EA]$ sign extended $I(g), I(i), I(u)$ affected
CMN	SO	Compare With Null	$[EA] ::$ Null Address $I(g), I(i)$ affected $I(u)$ affected but undefined
CMR	DO	Compare R Reg	$R\# :: [EA]$ $I(g), I(i), I(u)$ affected
CMV	SI	Compare R Reg With Value	$R\# :: V$ sign extended $I(g), I(i), I(u)$ affected
CMZ	SO	Compare With Zero	$[EA] :: 0000$ $I(g), I(i), I(u)$ affected
CNFG	GE	Configure	See Note
CPL	SO	Complement	$[EA] \leftarrow [EA] \oplus FFFF$
DAL	SHL	Dbl Shift Arith Left	See Note
DAR	SHL	Dbl Shift Arith Right	See Note
DCL	SHS	Dbl Shift Closed Left	See Note
DCR	SHS	Dbl Shift Closed Right	See Note
DEC	SO	Decrement	$[EA] \leftarrow [EA] + FFFF$; $I(b) \leftarrow [EA](0)$ $I(ov), I(c), I(b)$ affected
DIV	DO	Divide R Reg	$R\# \leftarrow R\# / [EA]$ except if $r\# = R7$, then $R7 \leftarrow R6, R7 / [EA]$ and $R6 \leftarrow$ remainder $I(ov), I(c)$ affected
DOL	SHL	Dbl Shift Open Left	See "Shift Instructions"
DOR	SHL	Dbl Shift Open Right	See "Shift Instructions"
DOA	GE	Dequeue by Address	See Note
DQH	GE	Dequeue from Head	See Note
ENT	SO	Enter	$P \leftarrow EA; S(p) \leftarrow 0$
HLT	GE	Halt	See Note
INC	SO	Increment	$I(b) \leftarrow [EA](0)$; $[EA] \leftarrow [EA] + 0001$ $I(ov), I(c), I(b)$ affected
IO	I/O	Input/Output (Word)	See Note
IOH	I/O	Input/Output Halfword	See Note
IOLD	I/O	Input/Output Load	See Note
JMP	SO	Jump	$P \leftarrow EA$
LAB	DO	Load EA Into B Reg	$B\# \leftarrow EA$

NOTE: Refer to Systems Handbook, CC71

Mnemonic	Type	Description	Operation
LB	SO	Load Bit	$I(b) \leftarrow [EA] i$ (if indexed) $I(b) \leftarrow \vee [EA] m$ (if masked) $I(b)$ affected
LBC	SO	Load Bit and Complement	$I(b) \leftarrow [EA] i$; $[EA] i \leftarrow [EA] i$ (if indexed)
LBF	SO	Load Bit and Set False	$I(b) \leftarrow \vee [EA] m$; $[EA] m \leftarrow [EA] m$ (if masked) $I(b)$ affected
LBS	SO	Load Bit and Swap	$I(b) \leftarrow [EA] i$ (if indexed) $[EA] i \leftarrow 0$ $I(b) \leftarrow \vee [EA] m$; $[EA] m \leftarrow 0$ $I(b)$ affected
LBT	SO	Load Bit and Set True	$I(b) \leftrightarrow [EA] i$ (if indexed) $Temp \leftarrow I(b)$; $I(b) \leftarrow \vee [EA] m$; $[EA] m \leftarrow Temp$ $i(b)$ affected
LDB	DO	Load B Reg	$I(b) \leftarrow [EA] i$; $[EA] i \leftarrow 1$
LDH	DO	Load Halfword Into R Reg	$I(b) \leftarrow \vee [EA] m$; $[EA] m \leftarrow 1$ (if masked) $B\# \leftarrow [EA]$ $R\# \leftarrow [EA]$ sign extended
LDI	SO	Load Doubleword Integer	$R6, R7 \leftarrow [EA]$
LDR	DO	Load R Reg	$R\# \leftarrow [EA]$
LDT	GE	Load T Register	$T \leftarrow B\#$
LDV	SI	Load Value Into R Reg	$R\# \leftarrow V$ sign extended
LEV	SO	Level Change	See Note
LLH	DO	Load Logical Halfword	$R\#(8:15) \leftarrow [EA]$; $R\#(0:7) \leftarrow 00$
LNJ	DO	Load B Reg and Jump	$B\# \leftarrow NSIA; P \leftarrow EA$
LRDB	GE	Load Remote Descriptor Base Register	$RDBR \leftarrow B3$
MCL	GE	Monitor Call Via Trap	Generate trap via Trap Vector #1
MLV	SI	Multiply R Reg by Value	$R\# \leftarrow R\# * V$ except if $r\# = 7$, then $R6, R7 \leftarrow R7 * V$ $I(ov)$ affected
MMM	GE	Memory to Memory Move	See Note
MTM	DO	Modify Test M Reg	See Note
MUL	DO	Multiply R Reg	$R\# \leftarrow R\# * [EA]$ except if $r\# = R7$, then $R6, R7 \leftarrow R7 * [EA]$ $I(ov)$ affected
NEG	SO	Negate	$[EA] \leftarrow 0000 [EA]$ $I(ov), I(c)$ affected
NOP	BI	No Operation	None
OR	DO	OR With R Reg	$R\# \leftarrow R\# \vee [EA]$
ORH	DO	OR Halfword With R Reg	$R\# \leftarrow R\# \vee [EA]$ sign extended
QOH	GE	Queue on Head	See Note
QOT	GE	Queue on Tail	See Note
RLQ	GE	Relinquish Stack Space	See Note
RSTR	SO	Restore Context	See Note

NOTE: Refer to Systems Handbook, CC71

Mnemonic	Type	Description	Operation		
RTCF	GE	Real Time Clock Off	See Note	I(b)	"Bit test" indicator bit of I register
RTCN	GE	Real Time Clock On	See Note	I(c)	"Carry" indicator bit of I register
RTT	GE	Return From Trap	See Note	I(g)	"Greater than" indicator bit of I register
SAL	SHS	Sgl Shift Arith Left	See "Shift Instructions"	I(i)	"Input/output" indicator bit of I register
SAR	SHS	Sgl Shift Arith Right	See "Shift Instructions"	I(l)	"Less than" indicator bit of I register
SAVE	SO	Save Context	See Note	I(ov)	"Overflow" indicator bit of I register
SCL	SHS	Sgl Shift Closed Left	See "Shift Instructions"	I(u)	"Unlike signs" indicator bit of I register
SCR	SHS	Sgl Shift Closed Right	See "Shift Instructions"	m	Value of mask operand
SDI	SO	Store Doubleword Integer	[EA] ← R6, R7	\bar{m}	Complement of mask operand value
SID	SO	Subtract Doubleword Integer	R6, R7 ← R6, R7 + [EA] + 1; I(ov), I(c) affected	M#	Specified M register
SOL	SHS	Sgl Shift Open Left	See "Shift Instructions"	NSIA	Next sequential instruction address
SOR	SHS	Sgl Shift Open Right	See "Shift Instructions"	P	Program counter (P register)
SRDB	GE	Store Remote Descriptor Base Register	B3 ← RDBR	r#	Register number
SRM	DO	Store Reg Masked	[EA] ← (R#^m)∨ ((EA)∧ \bar{m})	R#	Specified R register
STB	DO	Store B Reg	[EA] ← B#	R#(0)	Bit 0 of specified R register
STH	DO	Store Halfword From R Reg	[EA] ← R#(8:15)	R#(15)	Bit 15 of specified R register
STM	DO	Store M Reg	[EA](8:15) ← M1 [EA](0:7) ← FF If r# ≠ M1, generate trap via Trap Vector #5 (Model 33 only)	R#(0:7)	Bits 0 through 7 of specified R register
STR	DO	Store R Reg	[EA] ← R#	R#(1:15)	Bits 1 through 15 of specified R register
STS	SO	Store S Reg	[EA] ← S	R#(8:15)	Bits 8 through 15 of specified R register
STT	GE	Store T Reg	B ← T	S	S register
SUB	DO	Subtract From R Reg	R# ← R# ← [EA] I(ov), I(c) affected	S(p)	"Privilege state" bits of S register
SWB	DO	Swap B Reg	B# ↔ [EA]	Temp	Temporary storage location for a single bit; the value stored in this temporary storage location
SWR	DO	Swap R Reg	R# ↔ [EA]	T	Stack address register
VLD	GE	Validate	See Note	V	Value in bits 8 through 15 of this instruction
WDTF	GE	Watchdog Timer Off	See Note	⊕	Exclusive OR
WDTN	GE	Watchdog Timer On	See Note	∨	Inclusive OR
XOH	DO	Exclusive OR Halfword With R Reg	R# ← R# ⊕ [EA] sign extended	∧	Logical AND
XOR	DO	Exclusive OR With R Reg	R# ← R# ⊕ [EA]	/	Division operator
				*	Multiplication operator
				;	Separator for nonsimultaneous operations
				::	Is compared with
				←	Is replaced by
				↔	Is exchanged with
B#		Value store specified B register			
EA		Effective address			
[EA]		Value of operand (bit, halfword, word, doubleword) pointed to by the effective address			
[EA](0)		Value of bit 0 of operand pointed to by the effective address			
[EA](0:7)		Value of bits 0 through 7 of operand pointed to by the effective address			
[EA](8:15)		Value of bits 8 through 15 of operand pointed to by the effective address			
[EA] i		Value of single bit obtained through an indexed address			
[EA] \bar{i}		Complement value of single bit obtained through an indexed address			
[EA] m		Value of each masked bit in the word pointed to be the effective address			
[EA] \bar{m}		Complement value of each masked bit in the word pointed to by the effective address			
V[EA] m		Single bit value obtained by an inclusive OR operation on the logical product of (1) the designated mask and (2) the word pointed to be the effective address			

NOTE: Refer to Systems Handbook, CC71

SECTION 3
SCIENTIFIC INSTRUCTIONS
(ALPHABETICAL)

Mnemonic	Type	Description	Operation
SAD	DO	Scientific Add	$[SA\#] \leftarrow [SA\#] + [EA]$
SBE	BI	Branch if Equal	If $[SI(L) \vee SI(G)] = 0$, then $[P] \leftarrow EA$
SBEU	BI	Branch on Exponent Underflow	If $[SI(EUF)] = 1$, then $[P] \leftarrow EA$
SBEZ	BR	Branch on SA = 0	If $[SA\#(f)] = 0$, then $[P] \leftarrow EA$
SBG	BI	Branch on Greater Than	If $[SI(G)] = 1$, then $[P] \leftarrow EA$
SBGE	BI	Branch on Greater Than or Equal to	If $[SI(L)] = 0$, then $[P] \leftarrow EA$
SBGEZ	BR	Branch on SA > 0	If $[SA\#(s)] = 0$, or if $[SA\#(f)] = 0$, then $[P] \leftarrow EA$
SBGZ	BR	Branch on SA > 0	If $[SA\#(f)] \neq 0$ and $[SA\#(s)] = 0$, then $[P] \leftarrow EA$
SBL	BI	Branch on Less Than	If $[SI(L)] = 1$, then $[P] \leftarrow EA$
SBLE	BI	Branch on Less Than or Equal to	If $[SI(G)] = 0$, then $[P] \leftarrow EA$
SBLEZ	BR	Branch on SA < 0	If $[SA\#(f)] = 0$ or if $[SA\#(s)] = 1$, then $[P] \leftarrow EA$
SBLZ	BR	Branch on SA < 0	If $[SA\#(s)] = 1$ and $[SA\#(f)] \neq 0$ then $[P] \leftarrow EA$
SBNE	BI	Branch on Not Equal	If $[SI(L) \vee SI(G)] = 1$, then $[P] \leftarrow EA$
SBNEU	BI	Branch on No Exponent Underflow	If $[SI(EUF)] = 0$, then $[P] \leftarrow EA$
SBNEZ	BR	Branch on SA \neq 0	If $[SA\#(f)] \neq 0$, then $[P] \leftarrow EA$
SBNPE	BI	Branch on No Precision Error	If $[SI(PE)] = 0$, then $[P] \leftarrow EA$
SBNSE	BI	Branch on No Significance Error	If $[SI(SE)] = 0$, then $[P] \leftarrow EA$
SBPE	BI	Branch on Precision Error	If $[SI(PE)] = 1$, then $[P] \leftarrow EA$
SBSE	BI	Branch on Significance Error	If $[SI(SE)] = 1$, then $[P] \leftarrow EA$
SCM	DO	Scientific Compare	$SI(G), SI(L) \leftarrow [SA\#] :: [EA]$
SCZD	SO	Scientific Compare to Zero - 2 words	$SI(G), SI(L) \leftarrow [EA] :: Zero$
SCZQ	SO	Scientific Compare to Zero - 4 words	$SI(G), SI(L) \leftarrow [EA] :: Zero$
SDV	DO	Scientific Divide	$[SA\#] \leftarrow [SA\#] / [EA]$
SLD	DO	Scientific Load	$[SA\#] \leftarrow [EA]$
SML	DO	Scientific Multiply	$[SA\#] \leftarrow [SA\#] * [EA]$
SNGD	SO	Scientific Negate - 2 words	$[EA(s)] \leftarrow [EA(s)]$

Mnemonic	Type	Description	Operation
SNGQ	SO	Scientific Negate	[EA (s)] ← [EA (s)]
SSB	SO	Scientific Subtract	[SA#] ← [SA#] - [EA]
SST	DO	Scientific Store	[EA] ← [SA#]
SSW	DO	Scientific Swap	[SA#] ↔ [EA]

where f = Fraction (mantissa) excluding sign
SA = Scientific Accumulator

NOTE:
These instructions are software simulated except on Models 43, 47, 53, and 57 with the SIP option.

SECTION 4 COMMERCIAL INSTRUCTIONS (ALPHABETICAL)

Mnemonic ¹	Type	Description	Operation
ACM	A	Alphanumeric Compare	[DD1] :: [DD2] → CI(G,L)
ALR	A	Alphanumeric Move	[DD1] → [DD2]
AME	E	Alphanumeric Move and Edit	[DD1] edited → [DD2]; [DD3] specifies Micro-ops
CBD	N	Convert Binary to Decimal	[DD1] converted → [DD2]
CBE	B	Branch if Equal	If CI (G and L) = 0, then [P] ← EA
CBG	B	Branch if Greater	If CI (G) = 1, then [P] ← EA
CBGE	B	Branch if Greater Than or Equal	If CI (L) = 0, then [P] ← EA
CBL	B	Branch if Less	If CI (L) = 1, then [P] ← EA
CBLE	B	Branch if Less Than or Equal	If CI (G) = 0, then [P] ← EA
CBNE	B	Branch if Not Equal	If CI (G or L) = 1, then [P] ← EA
CBNOV	B	Branch if No Overflow	If CI (OV) = 0, then [P] ← EA
CBNSF	B	Branch if No Sign Fault	If CI (SF) = 0, then [P] ← EA
CBNTR	B	Branch on No Truncation	If CI (TR) = 0, then [P] ← EA
CBOV	B	Branch on Overflow	If CI (OV) = 1, then [P] ← EA
CBSF	B	Branch on Sign Fault	If CI (SF) = 1, then [P] ← EA
CBTR	B	Branch on Truncation	If CI (TR) = 1, then [P] ← EA
CDB	N	Convert Decimal to Binary	[DD1] converted → [DD2]
CSNCB	B	Synchronize and Branch	Prevents CP from going to next instruction until previous commercial instruction is completed; then performs unconditional branch
CSYNC	B	Synchronize	Prevents CP from going to next instruction until previous commercial instruction is completed
DAD	N	Decimal Add	[DD2] + [DD1] → [DD2]
DCM	N	Decimal Compare	[DD1] :: [DD2] → IND
DDV	N	Decimal Divide	[DD2]/[DD1] → [DD3]; R → [DD2]
DLS	E	Decimal Left Shift	Shift [DD1] left "d" positions ²
DMC	N	Decimal Move and Convert	[DD1] converted → [DD2]
DME	E	Decimal Move and Edit	[DD1] Edited → [DD2]; [DD3] specifies Micro-ops
DML	N	Decimal Multiply	[DD2] * [DD1] → [DD2]
DRS	E	Decimal Right Shift	Shift [DD1] right "d" positions ²

Mnemonic ¹	Type	Description	Operation
DSB	N	Decimal Subtract	[DD2] - [DD1] → [DD2]
DSH	N	Decimal Shift	Shift [DD1] left "d" positions Shift [DD1] right "d" positions
MAT	A	Alphanumeric Move and Translate	[DD1] translate → [DD2]; [DD3] specifies 256-byte Translate Table
SRCH ²	A	Alphanumeric Search	[DD3] is searched using [DD1] and [DD2] for some purposes
VRFY ³	A	Alphanumeric Verify	[DD3] is verified using [DD1] and [DD2] for some purposes

where:

- DD1, 2 and 3 = Data Description 1, 2, or 3
- N = Numeric Type
- A = Alphanumeric Type
- E = Edit Type
- B = Branch Type

¹ These instructions are software simulated except on Models 47 and 57.

² DLS and DRS are software instructions that generate the DSH code and the appropriate value of the shift control word. Refer to footnote 1 on page 5-2, and to the *Level 6 Assembler Manual*, Order No. CB07, for a complete description.

³ Requires Model 47 or Model 57.

SECTION 5

INSTRUCTIONS (NUMERICAL)

H1	H2	H3	H4	Mnemonic	H1	H2	H3	H4	Mnemonic
Generic (GE)					Branch on Indicators (BI)				
0	0	0	0	HLT	0	2	0+x	—	BL
0	0	0	1	MCL	0	2	8+x	—	BGE
0	0	0	2	BRK	0	3	0+x	—	BG
0	0	0	3	RTT	0	3	8+x	—	BLE
0	0	0	4	RTCN	0	4	0+x	—	BOV
0	0	0	5	RTCF	0	4	8+x	—	BNOV
0	0	0	6	WDTN	0	5	0+x	—	BBT
0	0	0	7	WDTF	0	5	8+x	—	BBF
0	0	0	8	MMM	0	6	0+x	—	BCT
0	0	0	A	ASD	0	6	8+x	—	BCF
0	0	0	B	VLD	0	7	0+x	—	BIOT
0	0	0	C	LRDB	0	7	8+x	—	BIOF
0	0	0	D	SRDB	0	8	0+x	—	BAL
0	0	1	0	LDT*	0	8	8+x	—	BAGE
0	0	1	0	STT*	0	9	0+x	—	BE
0	0	1	0	ACQ*	0	9	8+x	—	BNE
0	0	1	0	RLQ*	0	A	0+x	—	BAG
0	0	1	1	CNFG	0	A	8+x	—	BALE
0	0	6	0	DQA	0	B	0+x	—	BSU
0	0	6	1	QOT	0	B	8+x	—	BSE
0	0	6	2	DOH	0	F	0+x	—	NOP
0	0	6	3	QOH	0	F	8+x	—	B
*Function determined by second word of instruction. See Systems Handbook, CC71					Scientific Branches				
Commercial Branches					0+r	4	0+x	—	SBLZ
1	3	0+x	—	CBOV	4	4	0+x	—	SBL
1	3	8+x	—	CBNOV	5	4	0+x	—	SBPE
2	3	0+x	—	CBTR	6	4	0+x	—	SBSE
2	3	8+x	—	CBNTR	7	4	0+x	—	SBEU
3	3	0+x	—	CBSF	0+r	4	8+x	—	SBGEZ
3	3	8+x	—	CBNSF	4	4	8+x	—	SBGE
4	3	0+x	—	CSYNC	5	4	8+x	—	SBNPE
4	3	8+x	—	CSNCB	6	4	8+x	—	SBNSE
5	3	0+x	—	CBNE	7	4	8+x	—	SBNEU
5	3	8+x	—	CBE	0+r	5	0+x	—	SBEZ
6	3	0+x	—	CBG	4	5	0+x	—	SBE
6	3	8+x	—	CBLE	0+r	5	8+x	—	SBNEZ
7	3	0+x	—	CBL	4	5	8+x	—	SBNE
7	3	8+x	—	CBGE	0+r	6	0+x	—	SBGZ
					4	6	0+x	—	SBG
					0+r	6	8+x	—	SBLEZ
					4	6	8+x	—	SBLE

H1	H2	H3	H4	Mnemonic
Branch on Registers (BR)				
0+r	7	0+x	-	BDEC
0+r	7	8+x	-	BINC
0+r	8	0+x	-	BLZ
0+r	8	8+x	-	BGEZ
0+r	9	0+x	-	BEZ
0+r	9	8+x	-	BNEZ
0+r	A	0+x	-	BGZ
0+r	A	8+x	-	BLEZ
0+r	B	0+x	-	BEVN
0+r	B	8+x	-	BODD

Short Value Immediate (SI)

0+r	C	-	-	LDV
0+r	D	-	-	CMV
0+r	E	-	-	ADV
0+r	F	-	-	MLV

Input/Output (I/O)

8	0	0+x	-	IO
8	1	0+x	-	IOH
8	1	8+x	-	IOLD

Single Operand (SO)

8	2	0+x	-	NEG
8	2	8+x	-	LB
8	3	8+x	-	JMP
8	4	0+x	-	AID
8	4	8+x	-	SID
8	6	0+x	-	CPL
8	7	0+x	-	CL
8	7	8+x	-	CLH
8	8	0+x	-	LBF
8	8	8+x	-	DEC
8	9	0+x	-	LBT
8	9	8+x	-	CMZ
8	A	0+x	-	LBS
8	A	8+x	-	INC
8	B	0+x	-	LBC
8	B	8+x	-	ENT
8	C	0+x	-	STS
8	C	8+x	-	LDI
8	D	0+x	-	SDI
8	D	8+x	-	CMN
8	E	0+x	-	LEV
8	E	8+x	-	CAD
8	F	0+x	-	SAVE
8	F	8+x	-	RSTR

H1	H2	H3	H4	Mnemonic
Double Operand (DO)				
8+r	0	0+x	-	MTM
8+r	0	8+x	-	LDH
8+r	1	8+x	-	CMH
8+r	2	0+x	-	SUB
8+r	2	8+x	-	LLH
8+r	3	0+x	-	DIV
8+r	3	8+x	-	LNJ
8+r	4	0+x	-	OR
8+r	4	8+x	-	ORH
8+r	5	0+x	-	AND
8+r	5	8+x	-	ANH
8+r	6	0+x	-	XOR
8+r	6	8+x	-	XOH
8+r	7	0+x	-	STM
8+r	7	8+x	-	STH
8+r	8	0+x	-	LDR
8+r	9	0+x	-	CMR
8+r	A	0+x	-	ADD
8+r	A	8+x	-	SRM
8+r	B	0+x	-	MUL
8+r	B	8+x	-	LAB
8+r	C	8+x	-	LDB
8+r	D	8+x	-	CMB
8+r	E	0+x	-	SWR
8+r	E	8+x	-	SWB
8+r	F	0+x	-	STR
8+r	F	8+x	-	STB

Scientific

C	8	8+x	-	SCZD
C+r	8	8+x	-	SCM
8+r	8	8+x	-	SLD
C	9	8+x	-	SNGD
C+r	9	8+x	-	SSB
8+r	9	8+x	-	SAD
C	C	0+x	-	SCZQ
C+r	C	0+x	-	SDV
8+r	C	0+x	-	SML
C	D	0+x	-	SNGQ
C+r	D	0+x	-	SSW
8+r	D	0+x	-	SST

H1	H2	H3	H4	Mnemonic	
Commercial					
0	0	2	0	-	VERFY
0	0	2	1	-	ALR
0	0	2	2	-	ACM
0	0	2	3	-	MAT
0	0	2	4	-	AME
0	0	2	5	-	DMC
0	0	2	6	-	DME
0	0	2	7	-	CBD
0	0	2	8	-	SRCH
0	0	2	9	-	DML
0	0	2	A	-	CDB
0	0	2	B	-	DDV
0	0	2	C	-	DAD
0	0	2	D	-	DSB
0	0	2	E	-	DSH ¹
0	0	2	F	-	DCM

where:









r = Register number contained in bits 1 through 3 or 2 through 3

x = Value of bits 9 through 11

¹ For the DSH instruction, shift control direction is specified by the internal shift control word 2 (SCW2) bit 0. If SCW2 bit 0 = 0, shift is left; if = 1, shift is right. For the instruction format in which direction is specified, refer to the *Level 6 Assembler Manual*, Order No. CB07. Two additional software instructions are available: DLS (Decimal Left Shift) and DRS (Decimal Right Shift) and are also discussed in the same manual. When these instructions are used, the internal code of the DSH instruction (002E) is generated along with the appropriate value in the SCW2.




SECTION 6

SHIFT INSTRUCTIONS



SECTION 7



ADDRESS SYLLABLE



SHIFT INSTRUCTIONS

- l(c) c bit of 1 reg. contains most recent bit discarded
- l(ov) ov bit of 1 reg. set if sign changed, else cleared
- r R1 thru R7, or, R3, R5 or R7
- # shift distance 1-15 or 1-31, 0 is special case


Commercial Shift Instructions



Address Syllable Definitions

- Bk B register number 1, 2, or 3
- Bn B register number n
- DSP 16-bit displacement (-32,768 through +32,767) that follows the word containing the address syllable – for P+DSP and *(P+DSP), DSP is added to the address of the word containing DSP
- IMA Immediate address
- IMO Immediate operand
- IV Interrupt vector
- P Location of word containing displacement
- Rn R register number n
- * Indirect operator
- † Increment symbol; incrementation occurs after the effective address is obtained but before execution of the instruction
- ‡ Decrement symbol; decrementation occurs before the effective address is obtained


Commercial Address Syllable



- m – Address modifier
- @ – Direct/indirect address indicator (when m = 0 through 4); otherwise, secondary address modifier
- n – Register number (when 1 through 7)

	n = 0		n = 1-7		
	@ = 0	@ = 1	@ = 0	@ = 1	
0	–	P+DSP	Bn+DSP	*[Bn+DSP]	
1	–	P+DSP+R1	Bn+DSP+R1	*[Bn+DSP]+R1	
2	Use Remote Data Descriptors	P+DSP+R2	Bn+DSP+R2	*[Bn+DSP]+R2	
3		P+DSP+R3	Bn+DSP+R3	*[Bn+DSP]+R3	
4		*[P+DSP]	Bn+DSP+R4	*[Bn+DSP]+R4	
5		RFU	Bn+DSP+R5	*[Bn+DSP]+R5	
6		RFU	Bn+DSP+R6	*[Bn+DSP]+R6	
7		–	IMO	Bn+DSP+R7	*[Bn+DSP]+R7

Non-Commercial Instructions



- m – Address modifier
- @ – Direct/indirect address indicator (when m = 0 through 4)
Otherwise, secondary address modifier
- n – Register number (when 1 through 7)

In the table below, the underlined items indicate the nature of the address obtained by the corresponding values of the address syllable. Indented below each item is the format of the related source language.

m	n = 0		n = 1 – 7			
	@ = 0	@ = 1	@ = 0	@ = 1		
0	<u>IMA</u> <label	* <u>IMA</u> * <label	<u>Bn</u> \$Bn	* <u>Bn</u> * \$Bn		
1	<u>IMA+R1</u> <label.\$R1	* <u>IMA+R1</u> * <label.\$R1	<u>Bn+R1</u> \$Bn.\$R1	* <u>Bn+R1</u> * \$Bn.\$R1		
2	<u>IMA+R2</u> <label.\$R2	* <u>IMA+R2</u> * <label.\$R2	<u>Bn+R2</u> \$Bn.\$R2	* <u>Bn+R2</u> * \$Bn.\$R2		
3	<u>IMA+R3</u> <label.\$R3	* <u>IMA+R3</u> * <label.\$R3	<u>Bn+R3</u> \$Bn.\$R3	* <u>Bn+R3</u> * \$Bn.\$R3		
4	<u>P+DSP</u> label	* <u>(P+DSP)</u> *label	<u>Bn+DSP</u> \$Bn.value	* <u>(Bn+DSP)</u> \$Bn.value		
5	reserved	reserved	<u>Register</u> =\$Bn or =\$Rn	n=1,2,3	n=4	n=5,6,7
				<u>Bn+R1</u> \$Bk.\$R1	r	B[n-4]+R11 \$Bk.+\$R1
6	reserved	reserved	<u>iBn "Push"</u> -\$Bn	<u>Bn+R2</u> \$Bk.\$R2	s	B[n-4]+R21 \$Bk.+\$R2
7	<u>IMO</u> =value or =label	IV+DSP	<u>Bn+R3</u> +\$Bn	<u>Bn+R3</u> \$Bk.\$R3	r	B[n-4]+R31 \$Bk.+\$R3
					v	
					e	
					d	

SECTION 8

HARDWARE-DEDICATED MEMORY


SAF Memory Location	Hardware Nomenclature	LAF Memory Location**	Contents
0000	RHU/RSU	0000	Entry to Power Failure Restart Routine
000A	NATSAP3		Next available
000C	NATSAP2		TSA pointers
000E	NATSAP1		
0010	NATSAP0	0010	
	RHU		
0014	RTCI	0014	RTC Initial Value
0015	RTCC	0015	RTC Current Value
0016	RTCL	0016	RTC Level
0017	WDT	0017	WDT Current Value
	RHU		
001F	MERC	001F	Memory Error Count
0020	0 15	0020	
0021	16 31	0021	
0022	32 IAF 47	0022	Interrupt Level Activity Flags
0023	48 63	0023	
	RHU		Associated Event
0052	TV #6	0024	RFU
	.		
	.		
0061	TV #31	0042	SIP QLT FAULT
0062	TV #30	0044	CIP QLT FAULT
0063	TV #29	0046	Commercial Overflow*
0064	TV #28	0048	Commercial Truncation*
0065	TV #27	004A	Commercial Illegal Character
0066	TV #26	004C	Commercial Illegal Specification
0067	TV #25	004E	Commercial Divide by Zero
0068	TV #24	0050	Memory or Megabus Error seen by SIP or CIP
0069	TV #23	0052	Unavailable Resource referenced by SIP or CIP
006A	TV #22	0054	Scientific Precision Error*
006B	TV #21	0056	Scientific Significance Error*
006C	TV #20	0058	Scientific Program Error
006D	TV #19	005A	Scientific Exponent Underflow*
006E	TV #18	005C	RFU
006F	TV #17	005E	Uncorrectable Memory or Megabus Error
0070	TV #16	0060	Program Error
0071	TV #15	0062	Unavailable Resource
0072	TV #14	0064	Protection Violation
0073	TV #13	0066	Privilege Violation
0074	TV #12	0068	Remote, remote data descriptor
0075	TV #11	006A	RFU
0076	TV #10	006C	Stack Overflow
0077	TV #9	006E	Stack Underflow
0078	TV #8	0070	Scientific Exponent Overflow
0079	TV #7	0072	Scientific Divide by Zero
007A	TV #6	0074	Integer Register Overflow*
007B	TV #5	0076	Unimplemented Instruction
007C	TV #4	0078	RSU
007D	TV #3	007A	Uninstalled Scientific Instruction
007E	TV #2	007C	Trace*/Breakpoint Trap
007F	TV #1	007E	Monitor Call Trap
0080	IV #0	0080	Interrupt Vector, Level 0
0081	IV #1	0082	Interrupt Vector, Level 1
	.		
	.		
	.		
008E	IV #62	00FC	Interrupt Vector, Level 62
00BF	IV #63	00FE	Interrupt Vector, Level 63
00C0-00FF	RHU	NONE	

*Maskable Trap Conditions

**All LAF addresses and vectors are contained in two memory words.

SECTION 9

TRAP VECTOR AND INTERRUPT VECTOR LINKAGE




*I' Format



Trap# = 40_{16} - TV#

I = Copy of I Register

**Z Format



REG - 'A' word validity

1 = A word is invalid

0 = A word is valid

BI -

bit/byte index field

For bit instruction, BI = 4 low-order bits of index register

For byte instruction, BI = X000 where X is the low-order

bit of the index register


R -

Ring Number

IS -

Instruction Size

***A Format - address associated with Trap, see Systems Handbook, CC71



SECTION 10

REGISTERS

	Name	Format																														
Address Registers	Data Registers (R1 – 7)	0 15																														
	Base Registers (B1 – B7)	0 15(SAF) or 19(LAF)																														
	Program Counter (P)	0 15(SAF) or 19(LAF)																														
	Stack Address Register (T)	0 15(SAF) or 19(LAF)																														
	Remote Descriptor Base Register (RDBR)	0 15(SAF) or 19(LAF)																														
	CPU Mode Register (M1)	<table border="1" style="border-collapse: collapse; margin: auto;"> <tr> <td style="width: 5px; text-align: center;">0</td> <td style="width: 5px; text-align: center;">1</td> <td style="width: 50px;"></td> <td style="width: 5px; text-align: center;">7</td> </tr> <tr> <td style="text-align: center;">j</td> <td></td> <td style="text-align: center;">t#</td> <td></td> </tr> </table>	0	1		7	j		t#																							
	0	1		7																												
j		t#																														
	j – Trace trap enable for jumps and branches 0 = trace trap disabled; 1 = enabled t# – Overflow trap enable controls for registers R1 – R7, respectively 0 = trap disabled; 1 = enabled																															
Commercial Trap Enable Register (M3)	<table border="1" style="border-collapse: collapse; margin: auto;"> <tr> <td style="width: 5px; text-align: center;">0</td> <td style="width: 5px; text-align: center;">1</td> <td style="width: 5px; text-align: center;">2</td> <td style="width: 50px;"></td> <td style="width: 5px; text-align: center;">7</td> </tr> <tr> <td style="text-align: center;">ov</td> <td style="text-align: center;">TR</td> <td></td> <td style="text-align: center;">RFU</td> <td></td> </tr> </table> <p style="margin-left: 20px;"> ov – Overflow Trap Enable TR – Truncation Trap Enable </p>	0	1	2		7	ov	TR		RFU																						
0	1	2		7																												
ov	TR		RFU																													
SIP Operating Mode Register (M4)	<table border="1" style="border-collapse: collapse; margin: auto;"> <tr> <td style="width: 5px; text-align: center;">0</td> <td style="width: 5px; text-align: center;">1</td> <td style="width: 5px; text-align: center;">2</td> <td style="width: 5px; text-align: center;">3</td> <td style="width: 5px; text-align: center;">4</td> <td style="width: 5px; text-align: center;">5</td> <td style="width: 5px; text-align: center;">6</td> <td style="width: 5px; text-align: center;">7</td> </tr> <tr> <td style="text-align: center;">R/T</td> <td style="text-align: center;">RFU</td> <td style="text-align: center;">SA #1</td> <td style="text-align: center;">SA #2</td> <td style="text-align: center;">SA #3</td> <td></td> <td></td> <td></td> </tr> </table> <p style="margin-left: 20px;"> R/T – Round/Truncate Mode 0 = Truncate; 1 = Round SA# – Scientific accumulator number </p> <table border="0" style="margin-left: 20px; margin-top: 10px;"> <thead> <tr> <th style="width: 10%;"></th> <th style="width: 15%; text-align: center;">Memory data length (words)</th> <th style="width: 15%; text-align: center;">Accumulator data length (words)</th> </tr> </thead> <tbody> <tr> <td>00</td> <td style="text-align: center;">2</td> <td style="text-align: center;">2</td> </tr> <tr> <td>01</td> <td style="text-align: center;">2</td> <td style="text-align: center;">4</td> </tr> <tr> <td>10</td> <td style="text-align: center;">4</td> <td style="text-align: center;">2</td> </tr> <tr> <td>11</td> <td style="text-align: center;">4</td> <td style="text-align: center;">4</td> </tr> </tbody> </table>	0	1	2	3	4	5	6	7	R/T	RFU	SA #1	SA #2	SA #3					Memory data length (words)	Accumulator data length (words)	00	2	2	01	2	4	10	4	2	11	4	4
0	1	2	3	4	5	6	7																									
R/T	RFU	SA #1	SA #2	SA #3																												
	Memory data length (words)	Accumulator data length (words)																														
00	2	2																														
01	2	4																														
10	4	2																														
11	4	4																														

SIP Trap Enable
Register M5

0	1	2	3	4	7
EUM	RFU	SEM	PEM	RFU	

EUM — Exponent Underflow Trap Enable
SEM — Significance Error Trap Enable
PEM — Precision Error Trap Enable

System Status/Security
Register (S)

0	1	2	3	5	6	9	10	15
Q	R	0	0	0	id#	level		

R — Ring Number (privilege state)
IX = privilege rings; OX = user rings
id# — Processor identity (channel number)
level — Interrupt priority level — 0 (high)
through 63 (low)
Q — QLT Fault

CPU Indicator Register (I)

0	1	2	3	4	5	6	7
ov	0	c	b	i	g	l	u

ov — "Overflow" indicator
c — "Carry" indicator
b — "Bit test" indicator
i — "Input/output" indicator
g — "Greater than" indicator
l — "Less than" indicator
u — "Unlike signs" indicator

Commercial Indicator
Register
(CI)

0	1	2	3	4	5	6	7
ov	TR	SF	RFU	G	L	RFU	

ov — Overflow occurred during decimal instruction
TR — Alphanumeric result is truncated
SF — Sign fault (negative operand is stored in
unsigned field)
G — Greater than
L — Less than

SIP Indicator Register
(SI)

0	1	2	3	4	5	6	7
EU	RFU	SE	PE	RFU	SG	SL	RFU

EU — Exponent underflow
SE — Significance error
PE — Precision error
SG — Greater than
SL — Less than

SECTION 11

ASCII — HEXADECIMAL HEXADECIMAL — DECIMAL CONVERSION TABLES

ASCII — HEXADECIMAL

ASCII character = 2 hexadecimal digits (8 bits): H1 H2

H1 \ H2	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	P	'	p
1	SOH	DC1		1	A	Q	a	q
2	STX	DC2	"	2	B	R	b	r
3	ETX	DC3	#	3	C	S	c	s
4	EOT	DC4	\$	4	D	T	d	t
5	ENQ	NAK	%	5	E	U	e	u
6	ACK	SYN	&	6	F	V	f	v
7	BEL	ETB	'	7	G	W	g	w
8	BS	CAN	(8	H	X	h	x
9	HT	EM)	9	I	Y	i	y
A	LF	SUB	*	:	J	Z	j	z
B	VT	ESC	+	;	K	[k	
C	FF	FS	,	<	L	\	l	
D	CR	GS	-	=	M]	m	
E	SO	RS	.	>	N	^	n	~
F	SI	US	/	?	O	_	o	DEL

HEXADECIMAL — DECIMAL

Word							
Byte				Byte			
H1	Decimal	H2	Decimal	H3	Decimal	H4	Decimal
0	0	0	0	0	0	0	0
1	4096	1	256	1	16	1	1
2	8192	2	512	2	32	2	2
3	12288	3	768	3	48	3	3
4	16384	4	1024	4	64	4	4
5	20480	5	1280	5	80	5	5
6	24576	6	1536	6	96	6	6
7	28672	7	1792	7	112	7	7
8	32768	8	2048	8	128	8	8
9	36864	9	2304	9	144	9	9
A	40960	A	2560	A	160	A	10
B	45056	B	2816	B	176	B	11
C	49152	C	3072	C	192	C	12
D	53248	D	3328	D	208	D	13
E	57344	E	3584	E	224	E	14
F	61440	F	3840	F	240	F	15