

TEXT LISTING

068-000423-03

PROGRAM

MICRONOVA LOGIC TEST

TEXT TAPE

097-000423-03

ABSTRACT

THE MICRONOVA LOGIC TEST IS A MAINTENANCE PROGRAM DESIGNED TO TEST THE MICRONOVA CENTRAL PROCESSING UNIT. IT IS A FUNCTIONAL TEST OF THE LOGIC USED TO IMPLEMENT THE MICRONOVA INSTRUCTION SET.

COPYRIGHT © DATA GENERAL CORPORATION, 1976, 1977, 1978, 1979
ALL RIGHTS RESERVED. PRINTED IN U.S.A.

ONLY FOR OPERATION AND MAINTENANCE PURPOSES
ON DATA GENERAL CORPORATION MANUFACTURED
EQUIPMENT.

THE AFFIXATION OF A COPYRIGHT NOTICE ON THIS
DIAGNOSTIC MATERIAL IS NOT INTENDED BY ITSELF
TO RENDER THE DISTRIBUTION OF THIS DIAGNOSTIC
MATERIAL A PUBLICATION.

NOTICE

DATA GENERAL CORPORATION (DGC) HAS PREPARED
THIS DIAGNOSTIC MATERIAL FOR USE BY DGC
PERSONNEL AND CUSTOMERS AS A GUIDE TO THE
PROPER MAINTENANCE OF DGC EQUIPMENT AND
SOFTWARE. THE DIAGNOSTIC MATERIALS CONTAINED
HEREIN ARE THE PROPERTY OF DGC AND SHALL
NEITHER BE REPRODUCED IN WHOLE OR IN PART WITHOUT
DGC'S PRIOR WRITTEN APPROVAL NOR BE IMPLIED TO
GRANT ANY LICENSE TO MAKE, USE, OR SELL EQUIPMENT
OR SOFTWARE MANUFACTURED IN ACCORDANCE HEREWITH.

```

0001 .MAIN
01 AUS ASSEMBLER REV 02.05 11:26:16 10/03/79
02 *****
03 *****
04 *****
05 *****
06 *****
07 *****
08 *****
09 *****
10 *****
11 *****
12 *****
13 *****
14 *****
15 *****
16 *****
17 *****
18 *****
19 *****
20 *****
21 *****
22 *****
23 *****
24 *****
25 *****
26 *****
27 *****
28 *****
29 *****
30 *****
31 *****
32 *****
33 *****
34 *****
35 *****
36 *****
37 *****
38 *****
39 *****
40 *****
41 *****
42 *****
43 *****
44 *****
45 *****
46 *****

*****
NAME: MNLGCT.TX PART NUMBER: 097-000423
DESCRIPTION: MICRO NOVA LOGIC TEST
REVISION HISTORY:
REV. DATE
00 12/03/76
01 06/24/77
02 12/08/78
03 10/03/79
UPDATE DIRT BLOCK

DATA GENERAL CORPORATION, 1976,1977,1978,1979
ALL RIGHTS RESERVED
FOR MAINTENANCE PURPOSES ONLY

THE AFFIXATION OF A COPYRIGHT NOTICE ON THIS
DIAGNOSTIC MATERIAL IS NOT INTENDED BY ITSELF
TO HINDER THE DISTRIBUTION OF THIS DIAGNOSTIC
MATERIAL A PUBLICATION.

NOTICE

DATA GENERAL CORPORATION (DGC) HAS PREPARED
THIS DIAGNOSTIC MATERIAL FOR USE BY DGC PER-
SONNEL AND CUSTOMERS AS A GUIDE TO THE PROPER
MAINTENANCE OF DGC EQUIPMENT AND SOFTWARE.
THE PROPERTY OF DGC AND SHALL NEITHER BE RE-
PRODUCED IN WHOLE OR IN PART WITHOUT DGC'S
PRIOR WRITTEN APPROVAL NOR BE IMPLIED TO GRANT
ANY LICENSE TO MAKE, USE, OR SELL EQUIPMENT OR
SOFTWARE MANUFACTURED IN ACCORDANCE HERewith.
*****

```

```

10002 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46

PROGRAM NAME
MNLGCT.SR

REVISION HISTORY
REV. DATE
00 12/03/76
01 06/24/77
02 12/08/78
03 10/03/79

MACHINE REQUIREMENTS (MINIMUM)
MICRO NOVA PROCESSOR
4K READ/WRITE MEMORY
CONSOLE DEVICE
DISKETTE DRIVE OR PAPER TAPE READER

TEST REQUIREMENTS (MAXIMUM)
602 MICRONOVA PROCESSOR (MAXIMUM
CONFIGURATION)
4K USER RAM & 47(OCTAL) WORDS MAPPED RAM.
CONSOLE DEVICE
DISKETTE DRIVE

SUMMARY
THE MICRO-NOVA LOGIC TEST IS A MAINTENANCE
PROGRAM DESIGNED TO TEST THE MICRO NOVA
CENTRAL PROCESSING UNIT. IT IS A FUNCTIONAL
TEST OF THE LOGIC USED TO IMPLEMENT THE
MICRO NOVA INSTRUCTION SET. INCLUDED ALSO
IS A MINIMUM LEVEL TEST OF THE CPU
I/O INSTRUCTIONS, TELETYPE I/O, AND
PROGRAM INTERRUPT.

RESTRICTIONS
IF A MICRO NOVA 602 IS UNDER TEST
AND THERE IS NOT ENOUGH MAPPED
MEMORY (47 OCTAL LOCATIONS) TO TEST
TRAP INSTRUCTIONS, THOSE INSTRUCTIONS
WILL NOT BE TESTED WITHOUT OPERATOR
INTERVENTION (SEE PARA 11.6.6).

```

```

10003 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
PROGRAM DESCRIPTION/THEORY OF OPERATION.
THIS PROGRAM IS A COLLECTION OF SMALL
TESTS. EACH TEST IN SEQUENCE BASED
ON PREVIOUS TESTS WORKING AND
DESIGNED TO TEST AS SMALL AN
ADDITIONAL PIECE OF THE LOGIC AS
POSSIBLE. AFTER THE ENTIRE INSTRUCTION
SET HAS BEEN VERIFIED SPECIALLY DESIGNED
TESTS ARE PERFORMED TO CHECK
IDIOSYNCRACIES OF THE MICRO NOVA PROCESSOR.

OPERATING MODES/SWITCH SETTINGS.
TO TEST MAXIMUM CONFIGURATION OF
A 602, PINS 1,2, AND 12 WOULD BE
SELECTED WITH AMPLE RAM IN MAPPED
MEMORY.

OPERATING PROCEDURE/OPERATOR INPUT
VERIFY THAT THE MICRO NOVA WILL PERFORM
ALL CONSOLE FUNCTIONS. (I.E. EXAMINE/
EXAMINE NEXT, DEPOSIT/DEPOSIT NEXT,
EXAMINE/DEPOSIT AC'S.)
LOAD THE TEST PROGRAM VIA THE BINARY
LOADER OR DIAGNOSTIC OPERATING SYSTEM.
NORMAL STARTING ADDRESS IS 200.
OPTIONAL STARTING ADDRESSES ARE:
170 START WITHOUT CAT/KITTEN
171 MUST HAVE BEEN PREVIOUSLY LOADED.)
IF NOT AN AUTO-START FROM DIAGNOSTIC
OPERATING SYSTEM THE MACHINE SHOULD
HALT AT LOCATION 503. THIS VERIFIES
CPU CAN HALT IF THERE IS AN
ERROR. PROCEED BY TYPING A "PI".
PROCESSOR SHOULD CONTINUE TO RUN
WITHOUT HALTING.

PROGRAM OUTPUT/ERROR DESCRIPTION.
MICRO NOVA 601 CPU OUTPUTS 60
"RUBOUTS" THEN PRINTS "PASS" FOR
THE INITIAL RUN. THE TEST SHOULD
CONTINUE TO LOOP WITH THE OUTPUTS
AT A SLOWER RATE.
MICRO NOVA 602 CPU OUTPUTS, DEPEND
ON WHICH CONFIGURATION IS BEING TESTED.
THE OUTPUT FOR INITIAL RUN CONSISTS
OF A SINGLE "RUBOUT" PLUS ONE OR
MORE OF THE FOLLOWING MAP CONFIGURATION FLAGS:
"A" - INDICATES THAT A 602 IS UNDER TEST
"B" - THERE IS NO MAPPED RAM INSTALLED
"C" - THERE IS NOT ENOUGH MAPPED RAM
"1" - PIN 1 IS SELECTED AND
"2" - THOSE INSTRUCTIONS TEST OK.
"12" - PIN 12 HAS AN EXTERNAL
REAL TIME CLOCK APPLIED.
THE PRINTOUT OF "PASS" NOW OCCURS AND
60 "RUBOUTS" ENSUE FOLLOWED BY THE OUTPUT
OF THE MAP CONFIGURATION FLAGS.
IF CAT/KITTEN IS RUNNING WITH THE
PROGRAM AN "S", INDICATING START, WILL
BE OUTPUTTED AFTER THE INITIAL PASS
IS COMPLETE. PERIODICALLY A "P" WILL BE
OUTPUTTED INDICATING THAT THE CAT/KITTEN
TEST IS PASSING.
NOTE: MAP AND I/O INTERRUPT TESTING IS
NOT PERFORMED WHILE CAT/KITTEN IS RUNNING.
DETECTED ERRORS WILL CAUSE THE
PROGRAM TO DU A PROCESSOR HALT.

10004 .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
PROGRAM OUTPUT/ERROR DESCRIPTION.
MICRO NOVA 601 CPU OUTPUTS 60
"RUBOUTS" THEN PRINTS "PASS" FOR
THE INITIAL RUN. THE TEST SHOULD
CONTINUE TO LOOP WITH THE OUTPUTS
AT A SLOWER RATE.
MICRO NOVA 602 CPU OUTPUTS, DEPEND
ON WHICH CONFIGURATION IS BEING TESTED.
THE OUTPUT FOR INITIAL RUN CONSISTS
OF A SINGLE "RUBOUT" PLUS ONE OR
MORE OF THE FOLLOWING MAP CONFIGURATION FLAGS:
"A" - INDICATES THAT A 602 IS UNDER TEST
"B" - THERE IS NO MAPPED RAM INSTALLED
"C" - THERE IS NOT ENOUGH MAPPED RAM
"1" - PIN 1 IS SELECTED AND
"2" - THOSE INSTRUCTIONS TEST OK.
"12" - PIN 12 HAS AN EXTERNAL
REAL TIME CLOCK APPLIED.
THE PRINTOUT OF "PASS" NOW OCCURS AND
60 "RUBOUTS" ENSUE FOLLOWED BY THE OUTPUT
OF THE MAP CONFIGURATION FLAGS.
IF CAT/KITTEN IS RUNNING WITH THE
PROGRAM AN "S", INDICATING START, WILL
BE OUTPUTTED AFTER THE INITIAL PASS
IS COMPLETE. PERIODICALLY A "P" WILL BE
OUTPUTTED INDICATING THAT THE CAT/KITTEN
TEST IS PASSING.
NOTE: MAP AND I/O INTERRUPT TESTING IS
NOT PERFORMED WHILE CAT/KITTEN IS RUNNING.
DETECTED ERRORS WILL CAUSE THE
PROGRAM TO DU A PROCESSOR HALT.

```

```

10005      .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
      DEBAG HELP
      RECORD THE STATE OF THE PROCESSOR AND
      REGISTERS AT THE TIME THE HALT OCCURS.
      CONSULT THE LISTING AT THE ADDRESS OF
      THE ERROR HALT FOR PROBABLE CAUSES
      OF THE FAILURE.
      CONSTRUCT A LOOP THAT WILL REPEAT THE
      FAILURE AND SCOPE AS REQUIRED.
      THE SUBTEST COUNTER
      AT LOCATION TSM7M SHOULD BE EXAMINED
      FOR POSSIBLE PROGRAM FLOW ERRORS.
      MACROS USED IN THIS PROGRAM WITH
      THEIR FUNCTION ARE:
      CHANGE - JSR TO CHNG IF NOT FIRST PASS.
      ADD0 - BIT ADD OPERATION
      LOAD1 - LOAD ACCUMULATOR COMBINATIONS
      SWPT5 - SWAP FUNCTION
      STST - MOVE TO AND FROM STACK
      PSPT - PUSH AND POP ACCUMULATORS
      IOTS1 - DIA AC,CPU & DIB AC,CPU
      IOTS2 - FALSE DEVICE CODES
      SUBROUTINES USED IN THIS PROGRAM WITH
      THEIR FUNCTIONS ARE:
      CHNG - MODIFY SOURCE AND DESTINATION OF
      ENTER AND CYCLE - SUBTEST ITERATION
      MPLD - LOADS SPECIFIED INSTRUCTIONS INTO
      MAPPED RAM
      SEQUENCE OF TESTING AND PROGRAM FLOW.
      BASIC ARITHMETIC AND LOGIC INSTRUCTIONS
      ARE BUILT UPON TO FULLY TEST SKIPS,
      SHIFTS, CARRY, AND NO LOADS.
      THE ORDER OF TESTING IS ADC, COM,
      MOV, ADD, AND, INC, NEG, SUB.
      BASIC MEMORY REFERENCE INSTRUCTIONS ARE
      TESTED THEN BUILT UPON TO INCLUDE
      VARIOUS INDEX AND INDIRECTS.
      THE ORDER OF TESTING IS LOA, STA,
      ISZ, DSZ, JMP, AND JSR INSTRUCTIONS.
      VARIOUS INDEX, INDIRECT, AUTO INC/DEC,
      AND INDIRECT AND AUTO INC/DEC CHAINS.
      STACK OPERATIONS ARE THEN TESTED.
      MOVE TO AND FROM STACK AND FRAME
      POINTERS, POP AND PUSH ACCUMULATORS,
      SAVE, RETURN, STACK OVERFLOW.
      11.6.5
      11.6.6
      11.6.7
      11.6.8
      11.6.9
      11.6.10
      11.6.11
      11.6.12
      11.6.13
      10006      .MAIN
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
      REAL TIME CLOCK IS TESTED AND
      IT IS DETERMINED HERE IF A 602
      PROCESSOR IS UNDER TEST. IF A 601
      IS BEING TESTED THEN THE "TRPSM" IS
      CLEARED.
      THE "TRPSM" IS EXAMINED FOR A 0 OR 1
      TO ALLOW EXECUTION OF TRAP INSTRUCTIONS.
      NOTE: WHEN PIN 2 OF A 602 IS NOT SELECTED
      AND THERE IS NOT ENOUGH MAPPED RAM
      TO TEST TRAPS (OUTPUT "B") A LOOP SHOULD
      BE CONSTRUCTED AND THESE TESTS SHOULD
      BE RUN SEPARATELY.
      CONSTANT MULTIPLY/DIVIDE ARE FOLLOWED
      BY 100 ITERATIONS OF RANDOM TESTS.
      FIRST PASS THROUGH LOGIC TESTS IS
      ACKNOWLEDGED AND THE PREM MACRO
      IS CALL TO SIZE MEMORY, SET UP
      POINTERS TO I/O MODULE & CAT/KITTEN,
      CHECK MODE OF OPERATION & SET PROPER
      STATUS BITS.
      KATSW IS NOW EXAMINED TO DETERMINE
      IF I/O AND MAP TESTS ARE OMITTED TO
      ALLOW CAT/KITTEN TO RUN PROPERLY.
      IF THE ENTIRE PROGRAM HAS COMPLETED
      ONE PASS AND KATSW IS LOADED THEN
      THE LOGIC TESTS WILL BE REPEATED WHILE
      CAT/KITTEN IS RUNNING.
      CPU AND I/O INSTRUCTIONS ARE NOW
      TESTED. CPU SKIPS, NIO, READS, INTA,
      MSKO, INTEN, DEVICE CODES, MNRST.
      TIO IS SIZED FOR AND, IF THERE,
      THE INTERRUPT HANDLER FUNCTIONS
      TESTED ARE MSKO, INTEN, INTA, INTDS.
      MAIN PROGRAM IS NOW COMPLETED.
      THE POS?T MACRO IS CONSULTED.
      TO DETERMINE IF SIXTY PASSES HAVE
      BEEN ACCOMPLISHED. IF NOT THEN THE
      PROGRAM IS RESTARTED. IF SUFFICIENT
      PASSES HAVE BEEN COMPLETED THEN DEPENDING
      ON THE TRPSM A SPECIAL SKIP TEST
      AND THE PRINT OUT OF "PASS" IS
      EXECUTED NOW OR AFTER MAP INSTRUCTION
      ARE TESTED.
      IF 602 IS DISCOVERED WITH MAXIMUM
      CONFIGURATION THEN MAP INSTRUCTIONS
      TESTED ARE MAP CHANGE PENDING (MAP 1)
      WITH LOA, STA, JMP, & JSR.
      BREAKPOINT (MAP 0), RESET (MAP 2), SKIP
      ON DEVICE CODE 01, INTERRUPTS, MAP TRAP,
      ECLIPSE VECTOR (DIB 0,CPU), REAL
      TIME CLOCK, AND MNRST IN MAP.
      REFER TO PARAGRAPH 10.2 FOR THE
      APPROPRIATE OUTPUTS OF THESE TESTS.

```

```

10007 *MAIN
01 ;11.6.14
02 ?
03 ?
04 ?
05 ;11.6.15
06 ?
07 ?
08 ?
09 ?
10 ;12.
11 IF THE PROGRAM WAS LOADED FROM
12 ;12.1
13 ?
14 ?
15 ?
16 ?
17 ?
18 ;12.2
19 ?
20 ?
21 ?
22 ?
23 ?
24 ?
25 ?
26 ?
27 ;13.
28 ;13.1
29 ?
30 ?
31 ;13.2
32 ?
33 ?

```

10008 *MAIN
**000000 TOTAL ERRORS, 000000 FIRST PASS ERRORS

```

A CARRIAGE RETURN AND "PASS" IS
NOW PRINTED TO THE CONSOLE. VARIOUS
WAIT LOOPS IN THE TIO AND XORT'S
ARE PERFORMED.
DTOS IS NOW MONITORED TO DETERMINE IF
CAT/KITTEN SHOULD BE STARTED, OR IF
SUFFICIENT PASSES HAVE BEEN COMPLETED
TO SATISFY ITS REQUIREMENT.

SPECIAL NOTES/SPECIAL FEATURES.
IF THE PROGRAM WAS LOADED FROM
DTOS WITH CAT/KITTEN IT WILL
RUN IT IN THE BACKGROUND AFTER
ONE PASS OF USING THE TTY
INTERRUPTS. THE PROGRAM WILL RUN
MUCH SLOWER ALLOWING THE CAT/KITTEN
AMPLE TIME TO COMPLETE A PASS.
AFTER THE INITIAL PASS THROUGH THE
LOGIC TESTS THE SOURCE AND DESTINATION
OF SOME ALC AND TRAP INSTRUCTIONS
ARE CONTINUOUSLY INCREMENTED TO TEST
ALL COMBINATIONS. THEREFORE SOME CODE
MAY NOT MATCH THE LISTING. CONSULT
THE MICRONOVA INSTRUCTION REFERENCE CARD FOR
PROPER INTERPRETATION OF THESE INSTRUCTIONS.

RUNTIME
THE APPROXIMATE RUNTIME FOR THE FIRST
TWO PASSES WITH 601 CPU = 1 MIN 40 SEC,
602 CPU = 1 MIN 10 SEC.
THE APPROXIMATE TIME FOR COMPLETION OF THE
FIRST CAT/KITTEN PASS WITH 601 CPU = 3 MIN
50 SEC, 602 CPU = 3 MIN 20 SEC.

```