

DIGITAL EQUIPMENT CORPORATION TRAINING


DECIMAL TO BINARY CONVERSION

CONVERT 27_{10} TO BINARY

$$\begin{array}{r} 2 \overline{) 27} \\ 2 \overline{) 13} \\ 2 \overline{) 6} \\ 2 \overline{) 3} \\ 2 \overline{) 1} \end{array} =$$

QUOTIENT REMAINDER

13
6
3
1
0




$$27_{10} = 11011_2$$

digital

BINARY TO DECIMAL CONVERSION

2^0	■
2^1	■
2^2	■
2^3	■
2^4	■
2^5	■
2^6	■
2^7	■
2^8	■
2^9	■
2^{10}	■
2^{11}	■

1
2
4
8
16
32
64
128
256
512
1024
2048



X	2^0	■	
X	2^1	■	
X	2^2	■	
X	2^3	■	
X	2^4	■	16
X	2^5	■	0
X	2^6	■	0
X	2^7	■	0
X	2^8	■	256
X	2^9	■	512
X	2^{10}	■	0
X	2^{11}	■	2048

2048

SOLUTION 2842₁₀

BINARY TO OCTAL CONVERSION

BINARY OCTAL

000	≡	0
001	≡	1
010	≡	2
011	≡	3
100	≡	4
101	≡	5
110	≡	6
111	≡	7

001 010 011 100
 1 2 3 4

100 101 110 111
 4 5 6 7

10 111 100 110₂
 2 7 4 6₈


DECIMAL TO OCTAL CONVERSION

CONVERT 1908_{10} TO OCTAL

$$\begin{array}{r} 8 \overline{) 1908} \\ 8 \overline{) 238} \\ 8 \overline{) 29} \\ 8 \overline{) 3} \end{array}$$


QUOTIENT REMAINDER

238
29
3
0



$$1908_{10} = 3564_8$$

0000
7777|0001




NEGATIVE VALUES

POSITIVE VALUES


4001|3777
4000

ARITHMETIC SECTION





PROCESS




DECISION



CONNECTOR



TERMINATOR



ANNOTATOR


**FLOWCHART
SYMBOLS**



**PRE-DEFINED
PROCESS**




DOCUMENT



PAPER TAPE




KEYBOARD



**MAGNETIC
TAPE**


**FLOWCHART
SYMBOLS**



Bit	0	1	2	3	4	5	6	7	8	9	10	11
	I	I	I	J	CLA	SMA	SZA	SNL	0	OSR	HLT	0
						SPA	SNA	SZL	I			

GROUP 2 OPERATE BIT ASSIGNMENTS

digital



digital

ADDRESS —	0200	0201	0202	0203	0204	0205	0206	0207
CONTENT —	7300	1210	1620	3222	4233	7402	XXXX	XXXX
ADDRESS —	0210	0211	0212	0213	0214	0215	0216	0217
CONTENT —	1234	3235	7402	XXXX	XXXX	XXXX	XXXX	XXXX
ADDRESS —	0220	0221	0222	0223	0224	0225	0226	0227
CONTENT —	0211	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX
ADDRESS —	0230	0231	0232	0233	0234	0235	0236	0237
CONTENT —	XXXX	XXXX	XXXX	3456	5633	XXXX	XXXX	XXXX

MEMORY ADDRESSING



Bit	0	1	2	3	4	5	6	7	8	9	10	11
	1	1	1	0	CLA	CLL	CMA	CML	RAR	RAL	0	IAC
									RTR	RTL	1	

GROUP I OPERATE BIT ASSIGNMENT

Bit

0

1

2

3

4

5

6


7

8

9

10

11




OP CODE

DEFER

PAGE

RELATIVE ADDRESS

MRI FORMAT




COMPUTER MEMORY SECTION

PDP 8/e

HARDWARE FAMILIARIZATION
AND
INTERFACING

TRAINING HANDOUTS



Major Register

EN0
EN1
EN2

AC, MA
PC, MB
LOAD

LEFT
RIGHT
TWICE

DATA T
DATA F

AC → BUS
MA → BUS
SR → BUS

PDP-8E
DATA FLOW

H

PDP 8/e Major State Flow Diagram

MRI Direct • MRI Indirect.

JMP Indirect

MRI Indirect

JMP Indirect

MRI Indirect

MRI Direct


FETCH

DEFER


EXECUTE

JMP
IOT
OPR

HO-1



PDP 8/e
MRI INSTRUCTION CODING
FLOW DIAGRAM




U. S. GOVERNMENT PRINTING OFFICE: 1968 O - 350-000

U. S. GOVERNMENT PRINTING OFFICE: 1968 O - 350-000


Power Up Sequence

Program
log. 1 to
2.5V Min

Hold
up
clock



20MHz





AT 450 n. sec SOURCE = L,
AT 500 n. sec RETURN = L
IN ORDER TO DISABLE MEMORY
READ CURRENT. ALSO AT 500
n. sec TP2 = H TO PRODUCE
A LOAD FOR TS2.

AT 450 n. sec INTO THE TIMING
CYCLE, SOURCE = L AND AT 500
n. sec RETURN = L TO DISABLE
MEMORY READ CURRENT.

11/2 1/2
between
450 and
500 n. sec
cores to
drain

AT 550 n. sec INTO THE
TIMING CYCLE, TS2 = H, AND
TS3 = L.

AT 700 n. sec INTO THE TIMING
CYCLE, TP2 = H TO PRODUCE A
LOAD FOR TS2.

AT 650 n. sec INTO THE
TIMING CYCLE, WRITE = H IN
PREPARATION FOR A MEMORY
WRITE.

AT 750 n. sec INTO THE TIMING
CYCLE, TS2 = H AND TS3 = L.

AT 750 n. sec INTO THE
TIMING CYCLE, SOURCE,
RETURN, AND INHIBIT = H
TO PROPAGATE MEMORY WRITE
CURRENT AND INHIBIT CURRENT.

AT 850 n. sec INTO THE CYCLE
WRITE = H IN PREPARATION FOR A
MEMORY WRITE.

AT 850 n. sec INTO THE
TIMING CYCLE, TP3 = H TO
PRODUCE A LOAD FOR TS3.

AT 950 n. sec INTO THE TIMING
CYCLE, SOURCE, RETURN, AND
INHIBIT = H TO PROPAGATE
MEMORY WRITE CURRENT AND
INHIBIT CURRENT.



AT 900 n. sec INTO THE
TIMING CYCLE, TS3 = H AND
TS4 = L.

AT 1050 n. sec INTO THE TIMING
CYCLE, TP3 = H TO PRODUCE A
LOAD FOR TS3.

AT 1100 n. sec INTO THE
TIMING CYCLE, SOURCE, AND
INHIBIT = L. AT 1150 n. sec
INTO THE TIMING CYCLE,
RETURN, AND WRITE = L. THIS
IS DONE TO DISABLE MEMORY
WRITE AND INHIBIT CURRENTS.

AT 1100 n. sec INTO THE TIMING
CYCLE, TS3 = H AND TS4 = L.


AT 1300 n. sec INTO THE TIMING
CYCLE, SOURCE, AND INHIBIT = L.
AT 1350 n. sec INTO THE TIMING
CYCLE, RETURN, AND WRITE = L.
THIS IS DONE TO DISABLE MEMORY
WRITE AND INHIBIT CURRENTS.




- Y. L. G. SHEET ERECTOR FS. 6 -

- Y. L. G. SHEET ERECTOR

MI Long Point 2






*
 NOTE: ALL TIME PULSES ARE 100 n. sec. IN DURATION
 ALL MARKED TIMES ARE IN n. sec.

Slow
 Cycle

EXAMPLE OF X READ LINE LAYOUT



DESIGNATES
768 CORES

MEMORY DESCRIPTIONS




 FIG. 1 ILLUSTRATES HOW EACH INDIVIDUAL CORE IS WIRED. IN ORDER TO SELECT A CORE, X+Y CURRENT MUST BE IN AIDING DIRECTIONS. THIS IS KNOWN AS COINCIDENT CURRENT.




 FIG. 2 ILLUSTRATES HOW ONE X LINE PASSES THROUGH 768 CORES (64 EACH PLANE). THE SAME IS TRUE FOR THE Y LINES.

MEMORY ADDRESS SELECTION




FIG. 1

THIS OCTAL DIGIT, WHICH IS COMPRISED OF MA 0---2, WILL SELECT A READ OR WRITE LINE IN THE UPPER LEFT HAND QUADRANT.

THIS OCTAL DIGIT, WHICH IS COMPRISED OF MA 3---5, WILL SELECT A READ OR WRITE LINE IN THE UPPER RIGHT HAND QUADRANT.

THIS OCTAL DIGIT, WHICH IS COMPRISED OF MA 6---8, WILL SELECT A READ OR WRITE LINE IN THE LOWER LEFT HAND QUADRANT.

THIS OCTAL DIGIT, WHICH IS COMPRISED OF MA 9---11, WILL SELECT A READ OR WRITE LINE IN THE LOWER RIGHT HAND QUADRANT.

FIG. 2




FIG. 2 ILLUSTRATES THE UPPER LEFT HAND QUADRANT OF PRINT 3. EACH 8251 HAS 8 OUTPUT LINES; 4 FOR READ AND 4 FOR WRITE FUNCTIONS. ONE READ OR WRITE LINE (DEPENDING ON THE FUNCTION) MUST BE SELECTED IN ORDER TO SELECT THE DESIRED ADDRESS. THIS IS DONE BY THE COMBINATION OF THE MA BITS (THE OUTPUT LINES WIRED AS SHOWN IN HANDOUT). THE ABOVE INFORMATION IS APPLICABLE TO THE OTHER 3 QUADRANTS OF PRINT 3.

PDP 8/e

Adder Logic Truth Tables

EN 0	EN1	EN 2	Result
L	L	L	PC
L	L	H	MD
L	H	L	MQ
L	H	H	MA
H	X	X	Arithmetic Zero

DATA T	DATA F	Result
L	L	Compliment
L	H	TRUE
H	L	Zeroes
* H	H	Ones

* (CPU logic can not
produce this condition.)

RIGHT	LEFT	TWICE	Result
L	L	L	PAGE
L	L	H	AND
L	H	L	RIGHT 2
L	H	H	RIGHT 1
H	L	L	LEFT 2
H	L	H	LEFT 1
H	H	L	SWAP
H	H	H	NO SHIFT

KEY FUNCTION SIGNALS

IND 1	IND 2	Result
L	L	AC → BUS
L	H	BUS → BUS
H	L	MQ → BUS
H	H	STATUS → BUS

KEY LA


(A)	KEY CONTROL	H	Qualification for MA LOAD
(B)	MS DISABLE	L	Disables MAJOR STATES and IR
(C)	MD DIR. IN.	L	NO use for KEY LA
(D)	BK DATA CONTROL	L	NO use for KEY LA
(E)	SR----BUS	H	Enables SR to the DATA BUS

KEY EXAM.

(A)	KEY CONTROL	L	Allows one timing cycle only
(B)	MS DISABLE	L	Disables MAJOR STATES and IR
(C)	MD DIR, IN.	L	Enables MEM → MD LINES
(D)	BK DATA CONTROL	L	Enables MD → MB
(E)	SR----BUS	L	Disables SR → BUS

KEY DEP


(A)	KEY CONTROL	L	— Allows one timing cycle only
(B)	MS DISABLE	L	Disables MAJOR STATES and IR
(C)	MD DIR. IN.	H	Disables MEM → MD LINES
(D)	BK DATA CONTROL	H	Disables MD → MB
(D)	SR----BUS	H	Enables SR → BUS



+ AND		
LO	LO	LO
LO	HI	LO
HI	LO	LO
HI	HI	HI




- AND		
LO	LO	LO
LO	HI	HI
HI	LO	HI
HI	HI	HI




+ OR		
LO	LO	LO
LO	HI	HI
HI	LO	HI
HI	HI	HI




- OR		
LO	LO	LO
LO	HI	LO
HI	LO	LO
HI	HI	HI




+ NAND / - NOR		
LO	LO	HI
LO	HI	HI
HI	LO	HI
HI	HI	LO





- NAND / + NOR		
LO	LO	HI
LO	HI	LO
HI	LO	LO
HI	HI	LO




XOR		
LO	LO	LO
LO	HI	HI
HI	LO	HI
HI	HI	LO




+/- INV		
LO	HI	LO
HI	LO	HI




D - TYPE





D - TYPE
REDEFINED



J-K




R-S




Component Side --- Side # 1
 Connector Side --- Side # 2

Exclude Pin Letters G, I, O & Q


PDP 8/e Indicator Logic



PDP 8/e
KE FUNCTIONS



BUS LOGIC CONCEPT
AND
724 POWER SUPPLY REQUIREMENT




THE 1.5K RESISTOR AND THE
 DIODE ARE LOCATED ON THE
 M 8320 (or the M 832) BUS
 LOADS CARD.

H724 POWER SUPPLY

	+15 V	+5 V	-15 V	+8 V
OUTPUT VOLTAGE	+15 V	+5 V	-15 V	+8 V
CURRENT OUTPUT	1 A	20 A	8 A	2 A
CURRENT USED	.8 A	6 A	4.5 A	1.25 A
UNUSED CURRENT	.2 A	14 A	3.5 A	

INTERNAL I/O
DEVICE COL. SELECTION
(632X)



INTERNAL I/O

EXAMPLE INSTRUCTION SET

<u>INSTRUCTION</u>	<u>FUNCTION</u>
6321-----	CHECK FLAG AND SKIP IF =(1)
6322-----	SKIP ONCE IF FLAG "A" = 1, SKIP ONCE IF FLAG "B" = 1, SKIP TWICE IF FLAG "A" AND FLAG "B" ARE = 1.
6324-----	TRANSFER AC TO DEVICE (AC IS "ORED" WITH DATA BUS)
6325-----	TRANSFER AC TO DEVICE, 0---AC (AC IS NOT "ORED" WITH DATA BUS)
6326-----	TRANSFER DATA FROM DEVICE TO AC.
6327-----	TRANSFER DATA TO THE PC.

Table 3-8
 PROGRAMMED I/O TRANSFER CONTROL Signals,
 Major Register Gating


Type of Transfer	C0 C1 C2	AC → BUS L	DATA T/F	EN0, 1, 2	AC LOAD L	PC LOAD L
OUTPUT, AC UNCHANGED	HI HI HI	LO	LO/HI	HI	LO	HI
OUTPUT, AC CLEARED	LO HI HI	LO	HI/LO	HI	LO	HI
INPUT, AC ORed with INPUT DATA	HI LO HI	LO	LO/HI	HI	LO	HI
JAM INPUT	LO LO HI	HI	LO/HI	HI	LO	HI
INPUT, DATA ADDED TO PC	LO HI LO	HI	LO/HI	LO	HI	LO
INPUT DATA TO PC	LO LO LO	HI	LO/HI	HI	HI	LO

I/O SIGNAL TRUTH TABLE

C0	C1	C2	RESULT
L	L	L	DATA → PC
L	L	H	DATA → AC
L	H	L	PC+DATA → PC
L	H	H	AC → DATA, 0 → AC
H	L	L	DATA → PC
H	L	H	AC V DATA → AC
H	H	L	PC+DATA → PC
H	H	H	AC V DATA → AC

GATING FOR SKIP AND INT. REQ.

FIG. 1




THE PURPOSE OF THIS GATING IS TO ALLOW SENSING OF SKIP CONDITIONS AND ACKNOWLEDGING INTERRUPT REQUESTS FROM THE DEVICE.

I/O OUTPUT TRANSFER GATING


C0 C1 C2
H H H = AC V DATA ---- AC

FIG. 2



THE PURPOSE OF THIS GATING IS TO ALLOW THE TRANSFER OF THE AC TO A REGISTER IN THE DEVICE.


FIG. 3



THIS GATING HAS THE SAME FUNCTION AS THAT OF FIG.#2 PLUS THE DATA FROM THE DEVICE REGISTER CAN BE TRANSFERED TO THE AC.

$$\text{DATA} \rightarrow \text{AC} = \text{C0=L, C1=L, C2=H.}$$


FIG. 4



THIS GATING PROVIDES THE SAME FUNCTIONS AS THOSE OF FIG. 2 and 3 PLUS THE TRANSFERING OF DATA \rightarrow PC.
 $\text{DATA} \rightarrow \text{PC} = \text{C0=L, C1=L, C2=L}$

AC → DATA, 0 → AC


FIG. 5




THIS GATING PROVIDES THE
SAME FUNCTIONS AS THOSE OF

FIG. 2, 3, and 4 PLUS THE
0 → AC AFTER THE AC HAS
BEEN TRANSFERED TO THE
DATA BUS. (0 → AC @ BUS STROBE
AC → DATA, 0 → AC
C0=L, C1=H, C2=H


GATING FOR P DATA----PC





given: 6423
device Selection Code
IOP 9-4
10-2
11-1

As long as the IOP pulses are




DATA 11 DATA 10

BIOP1, BIOP2, BIOP4

PDP 8/e

POSITIVE I/O INTERFACE

BLOCK DIAGRAM



* NOTE:

THE PURPOSE OF THIS LOGIC IS TO CHECK THE IOP REGISTER FOR IOP PULSES TO BE PRODUCED. IF THERE ARE NO IOP PULSES TO BE GENERATED THIS LOGIC WILL DISABLE THE IOP TIMING LOGIC...

62

INTERRUPT SEQUENCE DESCRIPTION

SHEET 1

1. BEFORE THE CPU IS ABLE TO ACKNOWLEDGE ANY INTERRUPT REQUESTS FROM DEVICES, THE INTERRUPT SYSTEM MUST BE ENABLED. THE FOLLOWING IS A PROCEDURE IN ORDER TO ENABLE THE INTERRUPT SYSTEM.
 - a) AN ION INSTRUCTION, 6001, MUST BE PERFORMED. THIS INSTRUCTION WILL "TURN ON" THE INTERRUPT SYSTEM ONLY HALF WAY.
 - b) ANY INSTRUCTION THAT FOLLOWS THE 6001 WILL FULLY ENABLE THE INTERRUPT SYSTEM.

2. WHEN THE INTERRUPT SYSTEM HAS BEEN ENABLED, THE CPU IS CAPABLE OF ACKNOWLEDGING INTERRUPT REQUESTS. THE FOLLOWING IS A GENERAL DESCRIPTION OF ACKNOWLEDGING AN INTERRUPT REQUEST:
 - a) THE CPU WILL ACKNOWLEDGE AN INTERRUPT REQUEST AT TP3 TIME OF ANY MAJOR STATE PROVIDING THAT FETCH IS THE NEXT MAJOR STATE TO OCCUR. BY ACKNOWLEDGING THE INTERRUPT REQUEST THE NORMAL OCCURENCES OF TS4 ARE DISABLED. INSTEAD OF ~~PERFORMING PC---MA~~ (OR PC + 1----MA FOR A SKIP CONDITION) 0's ARE FORCED TO THE MA. THEREFORE; THE NEXT ABSOLUTE ADDRESS TO BE REFERENCED IS 0000. ALONG WITH FORCING THE CPU TO GO TO ADDRESS 0000, THE IR IS FORCED TO DECODE A JMS INSTUCTION.

INTERRUPT SEQUENCE DESCRIPTION

SHEET # 2

NOW THE CPU IS FORCED TO PERFORM A JMS INSTRUCTION AT ADDRESS 0000. SINCE THE CPU'S IR IS FORCED TO DECODE A JMS AND ABSOLUTE ADDRESS 0000 WAS FORCED TO THE MA, THE CPU CAN ELIMINATE THE NEED FOR A FETCH CYCLE. THE CONTROLLING LOGIC FOR CHANGING MAJOR STATES IS FORCED TO PRODUCE THE CONDITIONS THAT WILL ALLOW THE MAJOR STATE OF EXECUTE TO OCCUR NEXT. THE VALUE OF THE PC (WHICH IS THE NEXT INSTRUCTION'S ADDRESS FOR THE MAIN PROGRAM) WILL BE STORED IN ADDRESS 0000. ADDRESS 0000 IS NOW THE ENTRANCE POINT FOR RETURNING TO THE MAIN PROGRAM. THE FIRST INSTRUCTION OF THE SUBROUTINE WILL BE PERFORMED AT ADDRESS 0001. AT THIS POINT AN INTERROGATION ROUTINE IS EXECUTED (SEE HANDOUT #). AS THE JMS IS EXECUTED, THE INT. SYS. IS AUTOMATICALLY SHUT OFF.

3. UPON THE COMPLETION OF THE INTERROGATION AND THE SERVICE ROUTINES, PROCEDURES FOR RETURNING TO THE MAIN PROGRAM ARE AS FOLLOWS:

a) BECAUSE THE INTERRUPT SYSTEM WAS DISABLED DURING THE JMS, WHICH ALLOWED THE INTERRUPT BEING PROCESSED NOT TO BE INTERRUPTED BY ANOTHER INTERRUPT, THE INTERRUPT SYSTEM SHOULD BE ENABLED TO ACKNOWLEDGE ANY LOWER PRIORITY INTERRUPTS BEFORE RETURNING TO THE MAIN PROGRAM. THIS IS ACCOMPLISHED BY PERFORMING AN ION

INTERRUPT SEQUENCE DESCRIPTION

SHEET 3


INSTRUCTION AT THE NEXT TO THE LAST ADDRESS OF THE
SERVICE ROUTINE PROGRAM. THE ION INSTRUCTION IS
THEN FOLLOWED BY THE JMP INDIRECT TO ADDRESS 0000.
IF ANY LOWER PRIORITY INTERRUPTS ARE PRESENT AT THIS
TIME, THEY WILL BE ACKNOWLEDGED (ACCORDING TO PRIORITY)
AND THE ORIGINAL CONTENTS OF ADDRESS 0000, WHICH HOLDS
THE PC OF THE FIRST INTERRUPT WILL NOT BE CHANGED..

PS-3


PS-3 SHEET DESCRIPTION PS-3

PS-3

INTERRUPT SEQUENCE FLOW DIAGRAM



INTERRUPT SEQUENCE FLOW DIAGRAM



W. L. W. SHEET REVISION 10.1.6

W. L. W. SHEET REVISION 10.1.6

34

INTERROGATION ROUTINE

EXAMPLE PROGRAM

See Page 3-12 & 3, 2, 4, 5, 6

0000/ PC (XXXX)
0001/ DCA 3050
0002/ GTF 6004
0003/ DCA 3051
0004/ JMP I 5405
0005/ 7000

take instructions & save

7000/ 6XXX
7001/ SKP 7410
7002/ JMP 5250
7003/ 6XXX
7004/ SKP 7410
7005/ JMP 5300
7006/ 6XXX
7007/ SKP 7410
7010/ JMP 5350

check flags

← first address of a routine in line.

DESCRIPTION OF
BASIC INTERROGATION ROUTINE

THE ABOVE PROGRAM IS AN EXAMPLE OF A BASIC INTERROGATION ROUTINE. IN ADDRESS 0000 THE PC (WHICH IS THE ADDRESS OF THE NEXT INSTRUCTION FOR THE MAIN PROGRAM) IS STORED FROM THE FORCED JMS OF THE INTERRUPT SYSTEM. THE DCA 3050 LOCATED IN ADDRESS 0001 IS USED TO STORE THE AC VALUE IN CASE THE DEVICE CAUSING THE INTERRUPT TRANSFERS INFORMATION TO THE AC. THE CONTENTS OF ADDRESS 0002, A GTF, IS USED TO BRING THE VALUE OF THE LINK INTO THE AC. THE GTF IS FOLLOWED BY A DCA 3051 , IN LOCATION 0003, SO THAT THE VALUE OF THE LINK MAY BE STORED IN MEMORY. THE JMP I LOCATED IN ADDRESS 0004 IS USED TO EXIT PAGE "0". THE REASON FOR EXITING PAGE"0" IS THAT IT IS USED FOR AUTO INDEX PURPOSES AS WELL AS DIRECT ACCESS FROM ALL PAGES.

THE JMP I TAKES THE PROGRAM TO ADDRESS 7000 WHERE THE INTERROGATION ROUTINE BEGINS. THE FIRST PART OF THE PROGRAM WAS WRITTEN FOR "HOUSE CLEANING" PURPOSES. THE INSTRUCTION LOCATED IN ADDRESS 7000, LISTED AS 6XXX, WILL CHECK INTERRUPT FLAG OF THE FIRST DEVICE (PRIORITY 0) FOR A SKIP CONDITION. IF THAT DEVICE'S INTERRUPT FLAG WAS SET, A SKIP CONDITION WOULD RESULT CAUSING THE PROGRAM TO REFERENCE ADDRESS 7002 INSTEAD OF 7001. THE INSTRUCTION AT ADDRESS 7002, AJMP 5250, WILL ENTER THE SERVICE ROUTINE FOR DEVICE PRIORITY 0.

EXAMPLE PROGRAM

IF DEVICE 0'S INTERRUPT FLAG WAS NOT SET, THE PROGRAM WOULD REFERENCE ADDRESS 7001. AN UNCONDITIONAL SKIP, 7410, LOCATED AT ADDRESS 7001 WILL CAUSE THE PROGRAM TO SKIP OVER THE JMP 5250. THUS THE ENTRANCE POINT FOR THE SERVICE ROUTINE OF DEVICE 0 IS SKIPPED OVER.

THE SAME SEQUENCE OF CHECKING THE INTERRUPT FLAGS APPLIES TO THE OTHER TWO DEVICES.

THE NEXT PORTION OF THE EXAMPLE PROGRAM DEMONSTRATES HOW TO ENTER THE MAIN PROGRAM AND ALSO ENABLE THE INTERRUPT SYSTEM. THIS PORTION OF THE PROGRAM WILL BE EXECUTED AFTER THE MAIN PORTION OF THE SERVICE ROUTINE HAS BEEN COMPLETED.

(AS AN EXAMPLE, DEVICE PRIORITY 1 WILL BE USED)

7124/	CLA	7200
7125/	TAD	1051
7126/	RTF	6005
7127/	CLA	7200
7130/	TAD	1050
7131/	ION	6001
7132/	JMP	5400

AT LOCATION 7124, A CLA CLEARS THE AC IN PREPARATION FOR RESTORING THE VALUES THAT WERE STORED IN MEMORY BY THE "HOUSE CLEANING" PORTION OF THE PROGRAM. THE TAD INSTRUCTION, 1051, LOCATED AT ADDRESS 7125 WILL BRING THE ORIGINAL CONDITION OF THE LINK, PRIOR TO THE INTERRUPT, INTO THE AC. FOLLOWING THE TAD INSTRUCTION IS A RTF INSTRUCTION. THIS INSTRUCTION WILL RETURN THE ORIGINAL CONTENTS OF THE LINK, WHICH IS NOW IN THE AC, BACK INTO THE LINK. THE NEXT LOCATION, 7127, HOLDS A CLA INSTRUCTION. THIS WILL BE USED TO CLEAR THE AC IN PREPARATION FOR RESTORING THE ORIGINAL AC, PRIOR TO THE INTERRUPT. AFTER THE AC HAS BEEN CLEARED BY THE CLA, THE TAD INSTRUCTION, 1050, AT ADDRESS 7130 WILL BRING THE ORIGINAL CONTENTS OF THE AC, PRIOR TO THE INTERRUPT, BACK INTO THE AC. THE 6001 INSTRUCTION, ION, WILL PARTIALLY ENABLE THE INTERRUPT SYSTEM. THE LAST INSTRUCTION, 5400, WILL FULLY ENABLE THE INTERRUPT SYSTEM AND ALLOW THE PROGRAM TO RETURN TO ADDRESS 0000. FROM THIS POINT THE PROGRAM CAN ENTER THE MAIN PROGRAM OR ACKNOWLEDGE ANY LOWER PRIORITY INTERRUPTS THAT MAY BE PRESENT.

13101 PA. 3

Y. E. M. Speed Processor PA. 5

STATE FUNCTIONS

OF

3 CYCLE BREAK

WORD COUNT

CURRENT ADDRESS

BREAK

THE PURPOSE OF THIS STATE IS TO INCREMENT A MEMORY WORD LOCATED AT A KNOWN MEMORY ADDRESS. THIS KNOWN MEMORY ADDRESS IS SPECIFIED BY THE 3 CYCLE DEVICE. THE MEMORY WORD LOCATED AT THIS ADDRESS IS THE 2'S COMPLEMENTED VALUE OF THE NUMBER TRANSFERS TO BE PERFORMED. IF THE MEMORY WORD IS INCREMENTED TO 0000, WORD COUNT OVERFLOW IS SENT TO THE DEVICE TO INHIBIT ANY MORE BREAK REQ.

THE PURPOSE OF THIS STATE IS TO SPECIFY AN ADDRESS AT WHICH THE TRANSFER TAKES PLACE.

THIS FUNCTION CAN BE DONE 2 WAYS. 1) A KNOWN VALUE, LOCATED AT THE INCREMENTED VALUE OF THE MEMORY ADDRESS OF THE WORD COUNT STATE WILL BE INCREMENTED EACH TIME THIS STATE IS REFERENCED. THIS INCREMENTED VALUE IS USED FOR THE MA


OF THE BREAK STATE, THUS ALLOWING SEQUENTIAL DATA TRANSFERS FROM MEMORY. 2) THE KNOWN VALUE NEED NOT BE INCREMENTED ALLOWING DATA TRANSFERS AT A CONSTANT ADDRESS.

HOWEVER; THIS METHOD REQUIRES A BACKGROUND PROGRAM.

THE PURPOSE OF THIS STATE IS TO PERFORM THE TRANSFERS. THERE ARE 4 FUNCTIONS WHICH MAY BE ACCOMPLISHED.

1) DATA MAY BE TRANSFERED FROM THE DEVICE TO THE CPU. 2) DATA FROM THE CPU MAY BE TRANSFERED TO THE DEVICE. 3) DATA FROM THE DEVICE MAY BE ADDED WITH A MEMORY WORD FROM THE CPU. 4) A MEMORY WORD OF THE CPU MAY BE INCREMENTED.

ALL 4 FUNCTIONS ARE PERFORMED AT A MEMORY ADDRESS SPECIFIED BY THE CURRENT ADDRESS STATE.




*
SIGNALS FROM
Pos. I/O Bus

BREAK SIGNALS

EXTENDED MEMORY CONTROL

BLOCK DIAGRAM



INSTRUCTION FIELD AND DATA FIELD
REGISTERS

THE FOLLOWING INFORMATION DESCRIBES THE RELATIONSHIP BETWEEN THE CPU MAJOR STATES AND EXTENDED MEMORY FUNCTIONS.

KEY FUNCTIONS: ALTHOUGH THE CPU IS IN NO MAJOR STATE, EXTENDED MEMORY MUST STILL CONTROL WHAT FIELD WILL BE REFERENCED DURING KEY FUNCTIONS. BECAUSE OF THIS, THE PROGRAMMER HAS A CHOICE OF ANY FIELD (LIMITED, OF COURSE, TO THE AMOUNT OF CORE ON THE SYSTEM) TO MANUALLY DEPOSIT OR EXAMINE DATA. THE CONTENTS OF THE IF REGISTER DETERMINES WHICH FIELD WILL BE REFERENCED DURING KEY FUNCTIONS.

FETCH: THE CONTENTS OF THE IF REGISTER WILL DETERMINE WHAT FIELD WILL BE REFERENCED TO OBTAIN INSTRUCTIONS. THIS CONDITION IS TRUE FOR ANY FETCH MAJOR STATE.

DEFER: THE CONTENTS OF THE IF REGISTER WILL DETERMINE FROM WHAT FIELD THE POINTER ADDRESS WILL BE OBTAINED. * HOWEVER; AT TP4 TIME OF DEFER EITHER THE IF OR THE DF REGISTER CAN BE THE REGISTER THAT WILL SPECIFY THE FIELD

* AT TP4 TIME OF EACH MAJOR STATE EXT. MEM.

CONT. LOGIC DECIDES

IF THE IF OR DF WILL SPECIFY THE NEXT FIELD TO REFERENCE.

INSTRUCTION FIELD AND DATA FIELDREGISTER

DEFER----- TO BE REFERENCED FOR THE EXECUTE MAJOR
(cont.) STATE. THIS IS DEPENDENT UPON WHAT TYPE
OF INSTRUCTION IS BEING PERFORMED.

IF AN AND, TAD, ISZ, OR DCA IS
BEING PERFORMED, THE CONTENTS OF THE DF
REGISTER WILL DETERMINE WHICH FIELD WILL
BE REFERENCED TO OBTAIN DATA FOR THE
EXECUTE MAJOR STATE. IF THE CONTENTS OF
THE DF \neq IF THE PROGRAMMER NOT ONLY HAS
THE CAPABILITY OF OBTAINING DATA FROM
ANY MEMORY PAGE; HE ALSO HAS THE
CAPABILITY OF REFERENCING A DIFFERENT
MEMORY FIELD IN ORDER TO OBTAIN DATA.
ON THE OTHER HAND; IF THE DF = IF, A
NORMAL INDIRECT IS PERFORMED IN THE SAME
FIELD THE INSTRUCTION AND THE POINTER WERE
OBTAINED.

IF A JMS OR JMP IS BEING PERFORMED,
THE DF REGISTER WILL NOT SPECIFY THE
FIELD TO BE REFERENCED IN EXECUTE; THE
IF REGISTER WILL. THE REASON FOR THIS IS
THAT A JMP NEVER ENTERS THE EXECUTE STATE.
IF THE DF REGISTER COULD SPECIFY WHICH
FIELD TO REFERENCE DURING THE NEXT MAJOR

V. L. S. Sheet Protector Es. 3

V. L. S. Sheet Protector Es. 3

INSTRUCTION FIELD AND DATA FIELDREGISTERS

DEFER ----- STATE, WHICH WOULD BE FETCH, THE NEXT
(cont.) INSTRUCTION WOULD BE OBTAINED FROM THE
FIELD SPECIFIED BY THE DF REGISTER. THIS
WOULD DEFEAT THE PURPOSE OF THE DF
REGISTER AS IT IS USED ONLY TO OBTAIN
DATA; NOT INSTRUCTIONS.

BECAUSE THE JMP INDIRECT CANNOT USE
THE DF REGISTER TO SPECIFY A FIELD TO
REFERENCE FOR THE EXECUTE MAJOR STATE,
THE JMS INSTRUCTION IS FORCED TO DO THE
SAME. IF THE JMS INSTRUCTION COULD USE
THE DF REGISTER TO SPECIFY WHICH FIELD TO
REFERENCE FOR THE EXECUTE MAJOR STATE,
THE PC WOULD BE STORED IN THAT PARTICULAR
FIELD. HOWEVER; UPON RETURNING FROM THE
SUBROUTINE, WHICH REQUIRES THE USE OF A
JMP INDIRECT TO THE ADDRESS WHERE THE PC IS
LOCATED, THE FIELD WHERE THE PC IS STORED
COULD NOT BE REFERENCED. WHY? A JMP
INDIRECT CANNOT REFERENCE A FIELD SPECIFIED
BY THE DF REGISTER.

EXECUTE ----- THE EXECUTE MAJOR STATE CAN REDERENCE
A FIELD SPECIFIED BY THE IF OR DF.
(SEE ABOVE INFORMATION OF DEFER FOR EXPLAN-
ATION)

A full set of diagnostic tapes should
come with the 8E, if not, complain to
your dealer.

Get some chip clips.

DIGITAL EQUIPMENT CORPORATION


TRAINING DEPARTMENT

PDP-8E HANDOUTS


July 2, 1971


TABLE OF CONTENTS

<u>Name</u>	<u>Page</u>
Block Diagram	1
Manual Keys Flow Diagram	2
Major State Disble Analogy	3
Timing Graph	4
Memory Address Decoder	5
Sense/Inhibit Circuits	6
Interrupt Flow Diagram (Sheet 1)	7
" " " (Sheet 2)	8
Interrupt Timing	9
MRI Control Signal Chart	10 - 12
Mechanization Table (MRI)	13 - 16
" " (JMP)	17 - 18
" " (OPR 1)	19 - 20
" " (OPR 2)	21 - 22
" " (OPR 3)	23



PDP - 8E MANUAL KEYS FLOW DIAGRAM





MAJOR STATE DISABLE ANALOGY

SLOW CYCLE AUTO

SLOW CYCLE MEM


FAST CYCLE AUTO

FAST CYCLE MEM

	Set Return Set Source		Set Return Set Source
TP1	Set Strobe	TP1	Set Strobe
Clear TS1 Set TS2		Clear TS1 Set TS2	
	Clear Source, Strobe		Clear Source & Strobe
	Clear Return		Clear Return
		TP2	
		Clear TS2 Set TS3	
TP2			Set Write
Clear TS2 Set TS3			
			Set Inhibit, Source Return
		TP3	
	Set Write	Clear TS3 Set TS4	
	Set Inhibit, Source, Return		
TP3			
Clear TS3 Set TS4			Clear Source
		TP4	Clear Inhibit, Return Write
		Clear TS4 Set TS1	
	Clear Source		
TP4	Clear Inhibit, Return Write		
Clear TS4 Set TS1			

MEMORY ADDRESS DECODER

WHEN READING, USE OUT ACTIVE PINS 4,5,6,7
 WHEN WRITING, USE OUT ACTIVE PINS C,1,2,3



MA			MA INPUT	OUT ACTIVE PINS
0	1	2		
0	0	0	L	L
0	0	1	L	L
0	1	0	L	H
0	1	1	L	H

D	B	A
L	L	L
L	L	H
L	H	L
L	H	H

4	0
5	1
6	2
7	3


READ WRITE
 READ WRITE

MA			MA INPUT	OUT ACTIVE PINS
0	1	2		
1	0	0	L	L
1	0	1	L	L
1	1	0	L	H
1	1	1	L	H

D	B	A
L	L	L
L	L	H
L	H	L
L	H	H

4	0
5	1
6	2
7	3

READ WRITE
 READ WRITE






G104
SENSE/INHIBIT


G619
STACK
BOARD

G104
SENSE/INHIBIT

PDP-8E SENSE/INHIBIT
CIRCUIT
BIT φφ SHOWN.

INTERRUPT ENABLE AND INTERRUPT SERVICED






EXECUTE INST IN Address 0001

CPU WILL SERVICE THE INTERRUPT ACCORDING TO PROGRAM.

AT END OF SUBROUTINE CPU MUST EXECUTE ION TO AGAIN ENABLE INTERRUPT SYSTEM AND JMP I 0000 TO MAIN PROGRAM.

INTERRUPT TIMING



FUNCTION	ENO	EN1	EN2	DATA T	DATA F	CARRY IN	MD DIR	RIGHT	LEFT	TWICE	PAGE Z	TIME
MA+1 → PC	L	H	H	H	L	L	L	H	H	H	L	TS1
AC → DATA MD → MB MD 0-2 → IR	L	L	H	H	L	H	L	H	H	H	L	TS2
↓	H	H	H	H	L	H	L	H	H	H	L	TS3
MD 5-11 → CPMA (0) (1) ┌──────────┴──────────┐ 0 → MA 0-4 MA → MA 0-4	H	H	H	H	L	H	L	L	L	L	MD4L L ----- MD4L H	TS4

FUNCTION	ENO	EN1	EN2	DATA T	DATA F	CARRY IN	MD DIR	RIGHT	LEFT	TWICE	PAGE Z	TIME
AND,TAD,ISZ, DCA,JMS PC	H	H	H	H	L	H	L	H	H	H	L	TS1
AND,TAD	L	L	H	H	L	H	L	H	H	H	L	TS2
ISZ	L	L	H	H	L	L	L	H	H	H	L	TS2
DCA	H	H	H	L	H	H	L	H	H	H	L	TS2
JMS	L	L	L	H	L	H	L	H	H	H	L	TS2
AND	H	H	H	H	L	H	H	L	L	H	L	TS3
TAD	L	L	H	L	H	H	H	H	H	H	L	TS3
ISZ	H	H	H	H	L	H	H	H	H	H	L	TS3
DCA	H	H	H	H	L	H	H	H	H	H	L	TS3
JMS	L	H	H	H	L	L	H	H	H	H	L	TS3
AND,TAD,ISZ, DCA,JMS	L	L	L	H	L	H	H	H	H	H	L	TS4

FUNCTION	ENO	EN1	EN2	DATA T	DATA F	CARRY IN	MD DIR	RIGHT	LEFT	TWICE	PAGE Z	TIME
↓	H	X	X	H	L	H	L	H	H	H	L	TS1
MD + 1 → MB	L	L	H	H	L	L	L	H	H	H	L	TS2
JMP MD → PC	L	L	H	H	L	H	L	H	H	H	L	TS3
JMP	H	X	X	H	L	H	AUTO INDEX H	H	H	H	L	
MD → CPMA	L	L	H	H	L	H	L	H	H	H	L	TS4
JMP PC → CPMA	L	L	L	H	L	H	AUTO INDEX H	H	H	H	L	

FETCH FOR AND, TAD, ISZ, DCA, JMS INSTRUCTIONS

Function	Source Req'd	Route Req'd	Dest'n Req'd	Enabling Levels & Boolean Expression	Source Page & Cord	Dest'n Page & Cord	Time	Major State
MA+1→PC	CPMA	+1	PC	ENOL, EN1H, EN2H = TS1 (BF + KC)	11H7	6C8	TS1	FETCH
				CARRY IN L = TS1 (BF + KC)	11H1	9		
O→SKIP				PC LOAD = TP1 (BF + KC)	10J5	6B2	TP1	
SA→MD	SA			O→SKIP = EF · TP1	10H1	9J1	TS2	
				TIME STROBE = (STROBE · FIELD · WRITE) DELAYED	5B8	5E1-8		
			MD LINES	MD DIR L = 100NS INTO TS1, O→MD DIR	14C7	5E1-8		
AC→DATA	AC			AC→BUS L = BF · TS2	11J3	6C6	TP2	
MD→MB	MD LINES			ENOL, EN1L, EN2H = (DCA · E · TS2) · BTS2 · (MS DIS + BRK DATA CONT)	11H5	6C8		
			MB	MB LOAD = BTP2	10H2	6C2		
MDO-2→IR			IR	LOAD IR = TP2 · F	12E5	12E5		
							TS3	
							TP3	
MD 5-11→CPMA	MD5-11	FOR PAGING		RIGHT L, LEFT L, TWICE L = (BTS4 · F SET · BF · FE + FD)	10J5	6F8	TS4	
MD 4(0) O→CPMA 0-4	0			PAGE Z H ₂ (MD4(0) · (BTS4 · FSET · BF · FE + FD))	10J5	6F8	TP4	
MD4(1) CPMA 0-4 →CPMA 0-4	CPMA 0-4			PAGE Z L = MD4(1) · (BTS4 · FSET · BF · FE + FD)	10J5	6F8		
			CPMA	CPMA LOAD = TP4 · MALC	12H4	6F3		
MD 3(0) I→E			EXECUTE	CPMA LOAD (F · OPR + IOT · MD3(0) · JMP) = E L	12B7	12B4		
MD 3(1) I→D			DEFER	CPMA LOAD (F · OPR+IOT·MD3(1)) = D L	12B7	12B4		

Every thing that can possibly happen in Fetch

PDP-8E MECHANIZATION TABLE

DEFER FOR AND, TAD, ISZ, DCA, JMS INSTRUCTIONS

Function	Source Req'd	Route Req'd	Dest'n Req'd	Enabling Levels & Boolean Expression	Source Page & Cord	Dest'n Page & Cord	Time	Major Instruction State
							TS1	DEFER
							TP1	
SA→MD	SA			TIME STROBE = (STROBE · FIELD · WRITE) DELAYED	5B8	5E1-8	TS2	
			MD LINES	MD DIR L = 100NS INTO TS1, 0→MD DIR	14C7	5E1-8		
MD+1→MB	MD			ENOL, EN1L, EN2H = (DCA · E · TS2) · BTS2 · (MS DIS + BRK DATA CONT)	11H 5	6C8		
		+1		CARRY IN L = BD · BTS2	11H1	9		
			MB	MB LOAD = BTP2	10H2	6C2	TP2	
AUTO INDEX MB→MD MD DIR H	MB			MD DIR H = TP2 (D · AUTO INDEX)	14C7	6C3		
AUTO INDEX MEM→MD MD DIR L	MEM			MD DIR L = TP2 (D · AUTO INDEX)	14C7	5E8		
							TS3	
							TP3	
MD→CPMA	MD			ENOL, EN1L, EN2H = BTS4 · (D · JMP)	11H5	6C8	TS4	
			CPMA	CPMA LOAD = TP4 · MALC	10H4	6F3	TP4	
1→E			EXECUTE	CPMA LOAD · (D · JMP) = E L	12B7	12B4		

Everything that can
possibly happen in
Defer cycle.

PDP-8E MECHANIZATION TABLE

EXECUTE FOR AND, TAD, ISZ, JMS INSTRUCTIONS

Function	Source Req'd	Route Req'd	Dest'n Req'd	Enabling Levels & Boolean Expression	Source Page & Cord	Dest'n Page & Cord	Time	Major Instruction State
							TS1	ALL
							TP1	
SA → MD	SA			TIME STROBE = (STROBE · FIELD · WRITE)	5B8	5E1-8	TS2	ALL
			MD LINES	MD DIR L = 100 NS INTO TSI, 0 → MD DIR	14C7	5E1-8		AND
MD → MB	MD			ENOL, EN1L, EN2H = (DCA · E · TS2) BTS2 · (MS DIS + BRK DATA CONT)	11H5	6C8		TAD
MD+1 → MB	MD			ENOL, EN1L, EN2H = (DCA · E · TS2) BTS2 · (MS DIS + BRK DATA CONT)	11H5	6C8		ISZ
		+1		CARRY IN = ISZ · E · TS2	11H2	9		
AC → DATA	AC			AC → BUS = DCA · E · TS2	11J3	6C6		DCA
DATA → MB		BUS ENABLE		DATA L, DATA F H = DCA · E · TS2	11J7	6D6		
PC → MB	PC			ENOL, EN1L, EN2L = JMS · E · TS2	11H6	6C8		JMS
			MB	MB LOAD = BTP2	10H2	6C2	TP2	ALL
MB → MD	MD DIRH			MD DIR H = F + (D · AUTO INDEX)	14C7	6C3		ALL
CARRY OUT → OVERFLOW				BTP3 · CARRY OUT = OVERFLOW	10D7	10H3		
AC ^ MB → AC	AC ^ MB			LEFT L, RIGHT L, TWICE H = AND · E · TS3	10H6	6F8	TS3	AND
AC + MD → AC	AC			AC → BUS = TAD · E · TS3	11J3	6C6		TAD
		BUS ENABLE		DATA T L, DATA F H = TAD · E · TS3	11J7	6D6		
	MD			ENO L, EN1L, EN2H = TAD · E · TS3	11H5	6C8		
0 → AC	0			ENO H, EN1H, EN2H	11J5	6C8		DCA
MA+1 → PC	MA			ENO L, EN1H, EN2H = JMS · E · TS3	11F6	6C8		JMS
		+1		CARRY IN = (JMS · E · TS3) MA DIS · ROM ADDRESS	11H2	9		
CARRY OUT LINK → LINK			LINK	CARRY OUT · OP1 · OPE+IOT · TAD · E · BTP3 · LINK(1) = LINK(0) CARRY OUT · OP1 · OPE+IOT · TAD · E · BTP3 · LINK(0) = LINK(1)	11E-J7	11J7	TP3	TAD
OVERFLOW → SKIP				OVERFLOW · (ISZ · E · TS3) · BTP3 = 1 → SKIP	10H3	9J1		ISZ
			AC	AC LOAD = BTP3 (AND · E + TAD · E + DCA · E + OPR · F)	10H3	6B2		AND TAD
			PC	PC LOAD = JMS · E · BTP3	10J4	6B2		DCA
								JMS

#15

Everything that can possibly happen in execute

SKIP PC→CPMA	PC			ENOL, EN1L, EN2L = (TS4 · F SET · MS DIS) · (FE+FD)	11F6	6C8	TS4		ALL
SKIP PC+1→ CPMA	PC			ENOL, EN1L, EN2L = (TS4 · F SET · MS DIS) · (FE+FD)	11F6	6C8			
		+1		CARRY IN = SKIP (1) · (TS4 · F SET MS DIS)	11H1	9			
			CPMA	TP4 · MALC = CPMA LOAD	10H4	6F3			TP4
1→F			FETCH	(F+D+FE SET + F D SET) = F SET F SET · CPMA LOAD = FL	12B4	12B4			

PDP-8E MECHANIZATION TABLE
FETCH FOR JMP AND JMPI INSTRUCTIONS

Function	Source Req'd	Route Req'd	Dest'n Req'd	Enabling Levels & Boolean Expression	Source Page & Cord	Dest'n Page & Cord	Time	Major State	Instruction
MA+1→PC	CPMA			ENOL, EN1H, EN2H = TS1 (BF + KC)	11H7	6C8	TS1	FETCH	ALL
				CARRY IN L = TS1 (BF + KC)	11H1	9			
				PC LOAD = TP1 (BF + KC)	10J5	6B2	TP1		
O→SKIP				O→SKIP = BF · TP1	10H1	9J1			
SA→MD	SA			TIME STROBE = (STROBE · FIELD · WRITE) DELAYED	5B8	5E1-8	TS2		
				MD LINES	MD DIR L = 100NS INTO TS1, O→MD DIR	14C7	5E1-8		
AC→DATA	AC			AC→BUS L = BF · TS2	11J3	6C6			
MD→MB	MD LINES			ENOL, EN1L, EN2H = (DCA·E·TS2)·BTS2·(MS DIS + BRK DATA CONT)	11H5	6C8			
				MB	MB load = BTP2	10H2	6C2		
MDO-2→IR			IR	LOAD IR = TP2·F	12E5	12E5			
MD5-11→FC	MD5-11	PAGE		LEFT L, RIGHT L, TWICE L = BTS3 · JMP·BF	10H6	13J2	TS3		
				PAGE Z H = MD4(0)·(BTS3·JMP·BF)	10H6	6E8			
				PAGE Z L = MD4(1)·(BTS3·JMP·BF)	10H6	6E8			
MD 4(0) O→PCO-4	0								
MD 4(1) MAO-4→PCO-4	CPMA O-4								
			PC	PC LOAD = BTP3 · JMP	10H5	6B2	TP3		
MD 3(0) PC→MA	PC			ENOL, EN1L, EN2L = (TS4·F SET·MS DIS)·(FE + FD)	11H6	6C8	TS4		JMP DIRECT
MD 3(1) MD 5-11→MA	MD5-11	PAGE		RIGHT L, LEFT L, TWICE L = (BTS4·F SET·BF·FE + FD)	10J5	13J2			JMP IN-DIRECT
MD 4(0) O→CPMA O-4	0			PAGE ZH = MD 4(0)·(BTS4·F SET·BF·FE + FD)	10J5	6F8			
MD 4(1) CPMA O-4→CPMA O-4	CPMA O-4			PAGE Z L = MD4(1)·(BTS4·F SET·BF·FE + FD)	10J5	6F8			
MD 3(0) 1→F			CPMA	CPMA LOAD = TP4 · MALC	10H4	6F3	TP4		ALL
MD 3(1) 1→D			FETCH	CPMA LOAD (F·OPR + IOT·MD 3(0)·JMP = FL	12B7	12B4			JMP DIRECT
			D EFER	CPMA LOAD (F·OPR+IOT·MD 3(1) = DL	12B7	12B4			JMP IN-DIRECT

PDP-8E MECHANIZATION TABLE
DEFER FOR JMP I INSTRUCTION

Function	Source Req'd	Route Req'd	Dest'n Req'd	Enabling Levels & Boolean Expression	Source Page & Code	Destination Page & Code	Time	Major State
							TS1	DEFER
							TP1	
SA→MD	SA			TIME STROBE = (STROBE·FIELD·WRITE) DELAYED	5B8	5E 1-8	TS2	
			MD LINES	MD DIR L = 100NS INTO TS1, 0→MD DIR	14C7	5E 1-8		
MD+1→MB	MD			ENOL, EN1L, EN2H = (DCA·E·TS2)·BTS2· (MS DIS + BRK DATA CONT)	11H5	6C8		
		+1		CARRY IN = BD·BTS2	11H1	9		
			MB	MB LOAD = BTP2	10H2	6C2	TP2	
AUTO INDEX MB→MD MD DIR H	MB			MB DIR H = TP2 (D · AUTO INDEX)	14C7	6C3		
AUTO INDEX MEM→MD MD DIR L	MEM			MD DIR L = TP2 (D · AUTO INDEX)	14C7	5E8		
MD→PC	MD			ENOL, EN1L, EN2H = JMP · BTS3 · BD	11F4	6C8	TS3	
			PC	PC LOAD = BTP3 · JMP	10H5	6B2	TP3	
PC→CPMA	PC			ENOL, EN1L, EN2L = (TS4 · F SET · MS DIS) · (FE + FD)	10H6	6C8	TS4	
			CPMA	CPMA LOAD = TP4 · W _{ALC}	10H4	6F3	TP4	
1→F			FETCH	JMP · D · CPMA LOAD = FL	12B7	12B4		

PDP-8E MECHANIZATION TABLE
 FETCH FOR OPERATE GROUP ONE INSTRUCTIONS

Function	Source Req'd	Route Req'd	Dest'n Req'd	Enabling Levels & Boolean Expression	Source Page & Cord	Dest'n Page & Cord	Time	Major Instruction State	
MA+1→PC	CPMA			ENOL, EN1H, EN2H = TS1 (BF + KC)	11H7	6C8	TS1	FETCH ALL	
		+1		CARRY IN L = TS1 (BF + KC)	11H1	9			
			PC	PC LOAD = TP1 (BF + KC)	10J5	6B2	TP1		
0→SKIP				0→SKIP = BF · TP1	10H1	10J1			
SA→MD	SA			TIME STROBE = (STROBE·FIELD·WRITE) DELAYED	5B8	5E 1-8	TS2		
			MD LINES	MD DIR L = 100NS INTO TS1, 0→MD DIR	14C7	5E 1-8			
AC→DATA	AC			AC→BUS L = BF · TS2	11J3	6C6			
MD→MB	MD LINES			ENOL, EN1L, EN2H = (DCA·E·TS2)· BTS2·(MS DIS + BK DATA CONT)	11H5	6C8			
			MB	MB LOAD = BTP2	10H2	6C2	TP2		
MD0-2→IR			IR	LOAD IR = TP2 · F	12E5	12 E5			
MD4(0) AC→DATA	AC			AC→BUS = (BTS3·OPR·F·MD4(0)·(OPE·TS3· MD7(1)·AC→BUS INH	11J3	6C6	TS3		NOP
MD5(1) 0→LINK	0			LINK DATA INPUT L = (MD5(1)·OP1)· (OP1·MD7(0))·CARRY OUT	10D-J7	10H7			CLL
MD6(1) DATA→AC	DATA			DATA T L, DATA F L = (OPR+IOT·C2L + C1L+COH·BTS3)·(OP1·TS3·MD6(1))	10H7	6D6			CMA
MD7(1) LINK → LINK	0→LINK 1→LINK			LINK DATA INPUT L = (MD 7 (1) · OP1) · (MD5 (0) · OP1 · LINK (1) · CARRY OUT)	10D-J7	10H7			CML
				LINK DATA INPUT H = (MD 7 (1) · OP1) · (MD5 (0) · OP1 · LINK (0) · CARRY OUT)					
MD 11(1) CARRY IN		+1		CARRY IN = OP1·TS3·MD 11(1)	11H1	9		IAC	
CARRY OUT LINK→LINK	0→LINK 1→LINK			LINK DATA INPUT L = (OP1·MD7(0)·(OP1 ·MD5(0))·LINK(1)·CARRY OUT	10D-J7	10H7			
				LINK DATA INPUT H = (OP1·MD7(0)·OP1· MD5(0)·LINK(0)·CARRY OUT)	10D-J7	10H7			
MD10(0)· MD8(1)· MD9(0) RAR		RIGHT 1		LEFTH, RIGHT L, TWICE H = MD8(1)· OP1·TS3	10H7	6F8		RAR	
MD10(0)· MD8(0)· MD9(1) RAL		LEFT 1		LEFT L, RIGHT H, TWICE H = MD9(1)· OP1·TS3	10H7	6F8		RAL	

MD 10(1)• MD 8(1)• MD 9(0) RTR		RIGHT 2		LEFT H, RIGHT L, TWICE L = (MD10(1)• OP1•TS3)•(MD 8(0)•OP1•TS3)	10H7	6F8			RTR
MD 10(1)• MD 8(0)• MD 9(1) RTL		LEFT 2		LEFT L, RIGHT H, TWICE L = (MD10(1)• OP1•RS3)•(MD9(1)•OP1•TS3)	10H7	6F8			RTL
MD 10(1)• MD 8(0)• MD 9(0) ByTE SWAP ACO-5→ AC6-11 AC6-11→ ACO-5		SWAP		LEFT H, RIGHT H, TWICE L = (MD10(1)• OP1•TS3)	10H7	6F8			ByTE SWAP
DATA→AC			AC	AC LOAD = BTP3•(OPR•F)	10H3	6B2	TP3		ALL
			LINK	LINK CLOCK = BTP3•OP1	10H8	10H8			
PC→CPMA	PC			ENO L, EN1L, EN2L = (TS4•F SET• MS DIS)•(FE + FD)	11H6	6C8	TS4		
			CPMA	CPMA LOAD = TP4•M ALC	10H4	6F3	TP4		
1→F			FETCH	OPR + IOT•F•CPMA LOAD = F L	12B7	12B4			

PDP-8E MECHANIZATION TABLE
 FETCH FOR OPERATE GROUP TWO INSTRUCTIONS

Function	Source Req'd	Route Req'd	Dest'n Req'd	Enabling Levels & Boolean Expression	Source Page & Code	Dest'n Page & Code	Time	Major State	Instruction
MA+1→PC	CPMA			ENOL, EN1H, EN2H = TS1 (BF + KC)	11H7	6C8	TS1	FETCH	ALL
		+1		CARRY IN L = TS1 (BF + KC)	11H1	9			
			PC	PC LOAD = TP1 (BF + KC)	10J5	6B2	TP1		
0→SKIP	0			0→SKIP = BF · TP1	10H1	10J5			
SA→MD	SA			TIME STROBE = (STROBE · FIELD · WRITE) DELAYED	5B8	5E 1-8	TS2		
			MD LINES	MD DIR L = 100 NS INTO TS1, 0→MD DIR	14C7	5E 1-8			
AC→DATA	AC			AC→BUS = BF · TS2	11J3	6C6			
MD→MB	MD LINES			ENOL, EN1L, EN2H = (DCA · E · TS2) · BTS2 · (MS DIS + BRK DATA CONT)	11H5	6C8			
			MB	MB LOAD = BTP2	10H2	6C2	TP2		
			IR	LOAD IR = TP2 · F	12E5	12E5			
MD0-2→IR									
MD 4(0) AC→DATA	AC			AC→BUS = (MD 7(1) · OPE · TS3) · (BTS3 · MD4(0) · OPR · F) · AC→BUS INH	11H3	606	TS3		NOP
MD5(1) · ACO(1) 1→SKIP	1			SKIP DATA IN L = OP2 · TS3 · MD5(1) · ACO(1) · MD 8(0)	10H2	10J2			SMA
MD 6(1) · AC = (∅) 1→SKIP	1			SKIP DATA IN L = OP2 · TS3 · MD 6(1) · AC = 0 · MD 8(0)	10H2	10J2			SZA
MD 7(1) · L = 1 1→SKIP	1			SKIP DATA IN L = OP2 · TS3 · MD 7(1) · LINK(1) · MD 8(0)	10H2	10J2			SNL
MD 8(1) SKIP→ SKIP	0			SKIP DATA IN H = [OP2 · TS3 · MD 8(1) · (MD6(1) · AC=0) + (MD5(1) · AC 0(1) + (LINK(1) · MD 7(1))]	10H2	10J2			SPA SNA SZL SKP
	1			SKIP DATA IN L = OP2 · TS3 · MD 8(1) · (MD 6(1) · AC = 0 + MD 5(1) · ACO(1) + LINK(1) · MD 7(1))	10H2	10J2			
MD 9(1) SR→DATA	SR			SR→BUS = IRO · IR1 · IR2 · MD3(1) · MD 9(1) · MD 11(0) · USER MODE · TS3	2 D7	2B 3-5			OSR
MD 10(1) 0→RUN	0			RUN DATA IN L = MDO(1) · MD1(1) · MD 2(1) · MD 3(1) · MD 10(1) · MD 11(0) · USER MODE · F	14B6	14D6			HLT
DATA→AC	DATA			DATA T L, DATA F H = (OPR + IOT) · BTS3 · (C2L + C1L + COH)	11H8	6D6			ALL


			AC	AC LOAD = OPR·F·BTP3	10H3	6B2	TP3	ALL
			SKIP	CLOCK SKIP = BTP3	10J2	10J2		ALL
SKIP 10→MA	PC			ENOL, EN1L, EN2L=(TS4·F SET·MS DIS)· (FE+FD)	11H6	6C8	TS4	
SKIP PC+1→MA	PC			ENOL, EN1L, EN2L,=(TS4·F SET·MS DIS)· (FE+FD)	11H6	6C8		
		+1		CARRY IN=SKIP(1)·TS4·F SET·MS DIS)	11H1	9		
			CPMA	CPMA LOAD = TP4·MALC	10H4	6F3	TP4	
1→F			FETCH	OPR+IOT·F·CPMA LOAD = FL	12B7	12B4		

PDP-8E MECHANIZATION TABLE
 FETCH FOR OPERATE GROUP THREE INSTRUCTIONS EXCLUDING EAE

Function	Source Req'd	Route Req'd	Dest'n Req'd	Enabling Levels & Boolean Expression	Source Page & Code	Dest'n Page & Code	Time	Major State	Instruction
MA+1→PC	CPMA			ENOL, EN1H, EN2H = TS1(BF+KC)	11H7	6C8	TS1	FETCH	ALL
		+1		CARRY IN L = TS1(BF+KC)	11H1	9			
			PC	PC LOAD = TP1(BF+KC)	10J5	6B2	TP1		
O→SKIP	0			O→SKIP = BF·TP1	10H1	10J5			
SA→MD	SA			TIME STROBE=(STROBE·FIELD·WRITE) DELAYED	5B8	5E1-8	TS2		
			MD LINES	MD DIR L = 100NS INTO TS1, O→MD DIR	14C7	5E1-8			
AC→DATA	AC			AC→BUS L = BF·TS2	11J3	6C6			
MD→MB	MD LINES			ENOL, EN1L, EN2H = (DCA·E·TS2)·BTS2· (MS DIS+BK DATA CONT)	11H5	6C8			
			MB	MB LOAD = BTP2	10H2	6C2	TP2		
MD0-2→ IR			IR	LOAD IR = TP2·F	12E5	12E5			
				AC→BUS=(BTS3·OPR·F·MD4(0)·(OPE·TS3· MD7(1)·AC→BUS INH	11J3	6C6	TS3		NOP
MD 4(0)· MD 7(0) AC→DATA	AC			MQ→BUS=OPE·TS3·MD5(1)·MQ→BUS INH	11J4	6C6			MQA
MD 5(1) MQ→DATA	MQ			SHL+Ld ENA=BTS3·OPR·F·MD 4(0)	11H3	6B5			SQL
MD 7(1)· MD 4(0) AC→MQ	AC			SHL+Ld ENA = BTS3·MD4(1)·OPR·F	11H3	6B5			CLA, SQL
MD 7(1)· MD 4(1) O→MQ	0			DATA T, L, DATA F H = OPR+IOT·BTS3· (C2L+C1L+COH)	11H8	6D6			ALL
DATA→AC	DATA			AD LOAD = OPR·F·BTP3	10H3	6B2	TP3		
			AC	MQ LOAD = BTP3·MD 7(1)·OPE	10H4	6E2			SQL
PC→CPMA	PC			ENOL, EN1L, EN2L = (TS4·F SET· MS DIS)·(FE+FD)	11H6	6C8	TS4		ALL
			CPMA	CPMA LOAD = TP4·MALC	10H4	6F3	TP4		
1→F			FETCH	OPR+IOT·F·CPMA LOAD=FL	12B7	12B4			

12-24-71
 PWR SUPPLY & REGULATING
 Latest PV Supply

* INDICATES WHERE COMPONENTS MOUNTED UNDER BOARD ARE CONNECTED



H740 P.C. BOARD FOR 11/05 - 8/M P.S.

J2-6
 +5V, 1A OUTPUT

J2-3
 +5V, 17A OUTPUT

D12
 1N753A
 5.6V

OUTPUT IS
 9V IN MAT.
 N-LOCK
 MOUNTED
 UNDER PC

J2-2
 +5V, 1A OUTPUT

C15
 100µF
 25V

ALL RESISTORS
 ARE 1% UNLESS
 OTHERWISE
 MARKED.
 1% RESISTORS
 ARE MOUNTED
 UNDER BOARD

C.T. WAIS
 9/5/71

REVIS
 CORRECTED 11/13/71