

1  
2  
3

.REM !

IDENTIFICATION

PRODUCT CODE: AC-E926B-MC  
PRODUCT NAME: CXADBB0 AD-11K MODULE  
PRODUCT DATE: SEPTEMBER 1978  
MAINTAINER: DEC/X11 SUPPORT GROUP

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITALS COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1976,1978 DIGITAL EQUIPMENT CORPORATION

1.0 ABSTRACT

ADB IS AN IOMOD THAT EXERCISES THE AD1K ANOLOG MODULE. THIS MODULE REQUIRES ONLY AN ANOLOG GROUND ON CHANNEL ZERO IN ORDER TO BE RUN, HOWEVER, WITH SPECIAL SETUP, MORE OPTIONS CAN BE CHOSEN. ONE OPTION IS THE USE OF THE KW1K (DUAL REAL TIME CLOCK) DEVICE. THIS OPTION ALLOWS EXERCISING THE AD1K ASSYNCRONUS WITH THE PDP-11 CPU, THAT IS, AD1K CONVERSIONS WILL BE STARTED AT RANDOM TIMES TO ALLOW FOR MAXIMUM BUS NOISE DURING THE CONVERSION. IF THIS OPTION IS SELECTED, YOU MUST DESELECT THE MODULE KWD FROM A DEC/X11 RUN. WITH NORMAL OPERATION, RMS NOISE AND PEAK NOISE ARE SAMPLED ON CHANNEL ZERO AND COMPARED AGAINST A LIMIT. WITH THE SECOND OPERATION OPTION, MORE CHANNELS MAY BE SPECIFIED TO RUN THE NOISE TESTS ON. THE THIRD OPTION ALLOWS FOR SAMPLING OF ONE TO ALL THE CHANNELS OF THE AD1K. A CHECK IS MADE TO SEE THAT THE INPUT VOLTAGE REMAINS STABLE WITHIN AN ALLOWED TOLERANCE. LOCATIONS WITHING THIS MODULE TO CHANGE ANY LIMIT, OR TO FORCE TYPEOUT OF ANY VALUE.

2.0 REQUIREMENTS

HARDWARE: ONE AD1K  
ONE WRAPAROUND MODULE (OPTIONAL)  
ONE KW1K (OPTIONAL)

STORAGE:: ADB REQUIRES:  
1. DECIMAL WORDS: 881  
2. OCTAL WORDS: 1561  
3. OCTAL BYTES: 3342

3.0 PASS DEFINITION

ONE PASS OF THE ADB MODULE CONSISTS OF GENERATING 8244(DECIMAL) INTERRUPTS (CONVERSIONS).

4.0 EXECUTION TIME

ONE PASS OF THE ADB MODULE RUNNING ALONG TAKES APPROXIMATELY ONE MINUTE.

5.0 CONFIGURATION REQUIREMENTS

DEFAULT PARAMETERS:

DEVADR: 170400, VECTOR: 340, BR1: 6

DEVCNT: 1, SR1: 0

REQUIRED PARAMETERS:

NONE IF SR1=1

IF SR1 BITS 1 2=1 THEN SEE OPERATION OPTIONS

6.0 DEVICE/OPTION SETUP

SR1=000 AN ANOLOG GROUND MUST BE PAT ON CH. 0.

SR1 BIT0=1 THE KW11K OPTION MUST BE CONNECTED  
TO THE AD11K OPTION.

SR1 BIT1=1 ALL CHANNELS SPECIFIED MUST HAVE  
AN ANOLOG GROUND.

7.0 MODULE OPERATION

1. (START) BIT EXERCISE CSR
2. SET TEST CHANNEL TO ZERO
3. (RESTR) PREFORM RMS NOISE CHECK ON SPECIFIED CHANNEL.  
(ADRMS1)  
WE FIRST USE SAR TO FIND THE DAC VALUE THAT PRODUCES A 16/84  
SPLIT FOR THE LEFT BOUNDARY OF NOISE. THEN WE USE SAR TO  
FIND THE DAC VALUE THAT PRODUCES A 84/16 SPLIT FOR THE RIGHT  
VALUE. WE THEN SUBTRACT THE TWO DAC VALUES AND WE HAVE A  
VALUE FOR THE 68% AREA OF NOISE (RMS). IT IS THEN COMARED  
AGAINST THE ALLOWED LIMIT TO SEE IF EXCESSIVE NOISE IS ON THE  
CHANNEL.
4. (ADPK1) PREFORM PEAK NOISE CHECK ON SPECIFIED CHANNEL.  
9. (ADPK1) THIS IS A PEAK NOISE TEST.  
WE FIRST USE SAR TO FIND THE DAC VALUE THAT PRODUCES A .6%  
SPLIT FOR THE LEFT BOUNDARY OF NOISE. THEN WE USE SAR TO  
FIND THE DAC VALUE THAT PRODUCES A .6% SPLIT FOR THE RIGHT  
BOUNDARY. WE THEN SUBTRACT THE TWO DAC VALUES AND WE HAVE A

ADBB DEC/X11 SYSTEM EXERCISER MODULE MACY11 30A(1052) 12-OCT-78 16:16 PAGE 5  
XADBB0.P11 12-OCT-78 11:43

SEQ 0004

VALUE OF 98% AREA OF NOISE (PEAK). IT IS THEN COMPARED  
AGAINST THE ALLOWED LIMIT TO SEE IF EXCESSIVE NOISE IS ON THE

CHANNEL.

5. IF MULTIPLE CHANNELS ARE SELECTED FOR NOISE TESTING TEST NEXT CHANNEL, IF SINGULAR RETEST CHAN. 0.
6. IF MULTI-CHANNEL SAMPLING IS SELECTED, TAKE SAMPLES ON EACH CHANNEL SPECIFIED, AND COMPARE THE AVERAGE OF THE SAMPLES AGAINST THE OLD AVERAGE FOR THE CHANNEL. IF THE DIFFERENCE IS GREATER THAN THE TOLERANCE, REPORT THE DATA ON THAT CHANNEL.
7. REPORT END PASS.
8. (SAR) SAR IS A SUCCESSIVE APPROXIMATION ROUTINE. IT IS USED TO FIND A DAC VALUE THAT PRODUCES A DESIRED SPLIT. IT DOES THIS BY TRYING A DAC VALUE AND TAKING 512 CONVERSIONS ON THE A/D. IF THE AMOUNT OF THE SAMPLES IS LOWER THEN SPECIFIED IT INCREASES THE DAC VALUE, IF THE AMOUNT OF SAMPLES IS HIGHER THEN SPECIFIED, IT DECREASES THE DAC VALUE. IF THE END DAC VALUE IS EITHER 000 OR 377 WE HAVE A "WARPAROUND" ERROR. THIS OCCURS WHEN WE ARE UNABLE TO ADJUST THE DAC TO PRODUCE A DESIRED SPLIT, AND INDICATES EXCESSIVE NOISE ON A CHANNEL.
9. (RANDY) THIS IS A RANDOM NUMBER GENERATOR. IF THE KW11K CLOCK OPTION IS SELECTED WE GET THE NUMBER THAT WE PUT INTO THE CLOCK PRESET REGISTER FROM THIS ROUTINE.

8.0 OPERATIONS OPTIONS

1. VALID SR1 VALUES

SR1 BIT	ENABLE/DISABLE	FUNCTION
0	0	INHIBIT USE OF CLOCK OPTION.
0	1	ENABLE USE OF CLOCK OPTION. NOTE: IF ENABLED, YOU MUST DESELECT KWDA FROM DEC/X11 RUN.
1	0	INHIBIT SAMPLING OTHER CHANNELS FOR STABLE INPUT.
1	1	ENABLE SAMPLING CHANNEL ZERO THROUGH CHANNEL SPECIFIED BY CLSTCH (164) FOR STABLE INPUT (+-) TOLERANCE SPECIFIED BY OFFALL (170)
2	0	USE CHANNEL ZERO ONLY FOR NOISE TESTING.
2	1	USE CHANNEL ZERO THROUGH THE CHANNEL SPECIFIED IN NLSTCH (166) FOR NOISE TESTING.

2. THE FOLLOWING ARE LOCATIONS WITHIN THIS MODULE THAT ENABLE THE USER TO CHANGE LIMITS AND SPECIFY CHANNELS.

LOCATION	APC	FUNCTION
ARMLIM	216	SPECIFIES MAXIMUM LIMIT FOR RMS NOISE. MAY BE CHANGED TO ZERO TO FORCE TIMEOUT OF RMS NOISE ON A CHANNEL RUNNING IN A SYSTEM ENVIRONMENT.
APKLM	220	SPECIFIES MAXIMUM LIMIT FOR PEAK NOISE. MAY BE CHANGED TO ZERO TO FORCE TIMEOUT OF PEAK NOISE ON A CHANNEL RUNNING IN A SYSTEM ENVIRONMENT.
CLSTCH	164	IF SR1 BIT1=1, USED TO SPECIFY END CHANNEL FOR SAMPLING STABLE INPUT.
OFFALL	170	IF SR1 BIT1=1, USED TO SPECIFY TOLERANCE OF STABLE CHANNEL. PRESET BY MODULE TO "00002".
NLSTCH	166	IF SR1 BIT2=1, USED TO SPECIFY END CHANNEL FOR NOISE TESTING.

9.0 NON-STANDARD PRINTOUTS

1. IF A CHANNEL HAS EXCESSIVE RMS NOISE, IT REPORTS IT IN AN ERROR CALL AND A MSGN CALL:  
(EXAMPLE)  
ON CH. 00 A/D RMS NOISE=0.52 LSB (LIMIT=.25LSB)
2. IF A CHANNEL HAS EXCESSIVE PEAK NOISE, IT REPORTS IT IN AN ERROR CALL AND A MSGN CALL:  
(EXAMPLE)  
ON CH. 00 A/D PEAK NOISE=2.57LSB(LIMIT=2.00LSB)
3. IF THERE IS AN EXCESSIVE AMOUNT OF NOISE SO THAT THE DAC CANNOT BE ADJUSTED, IT REPORTS IT IN AN ERROR CALL AND A MSGN CALL:  
(EXAMPLE)  
PEAK WRAPAROUND ERROR ON CHAN. 00
4. IF A CHANNEL IS FOUND TO BE UNSTABLE IN STABLE INPUT SAMPLING, IT REPORTS IT IN A MSGN CALL:  
(EXAMPLE)  
ON CHAN 14 OLD AVERAGE=4066 NEW AVERAGE=4000

```
1
; TITLE ADDR DEC/K11 SYSTEM EXERCISER MODULE
; DORCOM VERSION 6 23-MAV-78
; LIST BIN
*****
000000-
000000- 042100 041102 040
000005- 000
000006- 170400
000010- 000340
000012- 100
000013- 200
000014- 000001
000016- 000000
000020- 000000
000022- 000000
000024- 000000
*****
000026- 140000
000030- 000300
000032- 000204
000034- 000000
000036- 000001
000040- 000000
000042- 000000
000044- 000000
000046- 000000
000050- 000000
000052- 000000
000054- 000000
000056- 000000
000060- 000000
000062- 000000
000064- 000000
000066- 000000
000070- 000000
000072- 000000
000074- 000000
000076- 000000
000100- 000000
00102- 000000
00104- 000000
00106- 000000
00110- 000000
00112- 001130
00114- 000000
00116- 000000
00120- 000000
*****
RECT:
MODNAM: ASCII (ADBB / ;MODULE NAME
XFLAG: BYTE OPEN ;USED TO KEEP TRACK OF WBUFF USAGE
ADDR: 170400+0 ;1ST DEVICE ADDR
VECTOR: 340+0 ;1ST DEVICE VECTOR.
BR1: BYTE PRTY6+0 ;1ST BR LEVEL
BR2: BYTE PRTY4+0 ;2ND BR LEVEL
DVID1: 1 ;DEVICE INDICATOR 1.
SR1: OPEN ;SWITCH REGISTER 1
SR2: OPEN ;SWITCH REGISTER 2
SR3: OPEN ;SWITCH REGISTER 3
SR4: OPEN ;SWITCH REGISTER 4
*****
STAT: 140000 ;STATUS WORD
INIT: START ;MODULE START ADDR
SPOINT: MODSP ;MODULE STACK POINTER.
PASCNT: 0 ;PASS COUNTED
ICOUNT: 0 ;# OF ITERATIONS PER PASS=1
ICOUNT: 0 ;LOC TO COUNT ITERATIONS
SOPCNT: 0 ;LOC TO SAVE TOTAL SOFT ERRORS
HRDCNT: 0 ;LOC TO SAVE TOTAL HARD ERRORS
SOPPAS: 0 ;LOC TO SAVE SOFT ERRORS PER PASS
HROPAS: 0 ;LOC TO SAVE HARD ERRORS PER PASS
SYSCNT: 0 ;# OF SYS ERRORS ACCUMULATED
RANDOM: 0 ;HOLDS RANDOM # WHEN RAND MACRO IS CALLED
CONFIG: 0 ;RESERVED FOR MONITOR USE
RES1: 0 ;RESERVED FOR MONITOR USE
RES2: 0 ;RESERVED FOR MONITOR USE
SVR0: OPEN ;LOC TO SAVE R0
SVR1: OPEN ;LOC TO SAVE R1
SVR2: OPEN ;LOC TO SAVE R2
SVR3: OPEN ;LOC TO SAVE R3
SVR4: OPEN ;LOC TO SAVE R4
SVR5: OPEN ;LOC TO SAVE R5
SVR6: OPEN ;LOC TO SAVE R6
CSRA: OPEN ;ADDR OF CURRENT CSR
SBDR: 0 ;ADDR OF GOOD DATA, OR
ACSR: OPEN ;CONTENTS OF CSR
WASADR: 0 ;ADDR OF BAD DATA, OR
ASADR: OPEN ;STATUS REG CONTENTS.
ERRTY: 0 ;TYPE OF ERROR
ASB: OPEN ;EXPECTED DATA
AWAS: OPEN ;ACTUAL DATA
RSTRT: RSTRT ;RSTART ADDRESS AFTER END OF PASS
WDRM: 0 ;WORDS TO MEMORY PER ITERATION
WDRM: 0 ;WORDS FROM MEMORY PER ITERATION
INTR: OPEN ;# OF INTERRUPTS PER ITERATION
```

```
000122- 000103
000224-
*****
331
333 000224- 000000
334 000226- 000000
335 000230- 000002
*****
; *OPTIONAL USPR SUPPLIED IN
CLSTCH: .WORD 0 ;USER SUPPLIED LAST SAMPLED CH
NLSTCH: .WORD 0 ;USER SUPPLIED LAST NOISE CH
OFFALL: .WORD 2 ;USER SUPPLIED TOLERANCE FOR SAMPLE
*****
; *REGISTER AND VECTOR ADDRESS
ADSR: .WORD 170400 ;A/D CSR ADDRFS
DAC: .WORD 170402 ;DAC (WRITE ONLY) AND BUFFER REG (READ ONLY)
; *THE FOLLOWING ARE KW1K ADDRESSES IF A KW1K EXISTS.
ASR: .WORD 170404 ;CLOCK A CSR.
ABR: .WORD 170406 ;CLOCK A PRESET BUFFER.
*****
; *FLAGS, COUNTERS AND OTHER REGISTERS
WHO: .WORD 0 ;0=RMS NOISE, 1=PEAK NOISE
INTPLG: .WORD 0 ;USED IN LOGIC TEST TO INDICATE AN A/D INTR.
FREQ: .WORD 0 ;USED TO HOLD CURRENT DAC VALUE.
EDG: .WORD 0 ;HOLD CURRENT EDG VALUE.
TMP: .WORD 0 ;TEMP WORKING AREA.
ARMX: .WORD 0 ;USED TO HOLD RMS NOISE VALUE.
ARMLIM: .WORD 50. ;RMS NOISE LIMIT
APK: .WORD 0 ;USED TO HOLD A/D PEAK NOISE VALUE.
APKLM: .WORD 200. ;A/D PEAK NOISE LIMIT.
NCCN: .WORD 0 ;CURRENT NOISE CHAN.
CCH: .WORD 0 ;CURRENT SAMPLE CHAN.
PASSCNT: .WORD 0 ;PASS CNT.
NUMBA1: .WORD 0
NUMBA2: .WORD 0
NUMBA3: .WORD 0
*****
371 000300- 012767 020064 177612 START: MOV #8244, INTR ;8244 INTERRUPTS/ITERATION
372 000300- 012767 000190 177600 MOV #64, WDT ;64 WORDS TO MEM/ITERATION
373 000314- 012767 000100 177574 MOV #64, WDFR ;64 WORDS FROM /ITERATION
374 000322- 016700 177460 MOV ADDR, R0 ;GET BASE ADDR OF A/D.
375 000326- 010067 177700 MOV R0, ASR ;FIX A/D CSR ADDR.
376 000332- 062700 000092 ADD #2, R0 ;BUFFER REG=CSR+2.
377 000336- 010067 177672 MOV R0, ADR ;FIX BUFFER REG ADDR.
378 000342- 062700 000002 ADD #2, R0 ;CLOCK CSR=BUFFER REG+2.
379 000346- 010067 177664 MOV R0, ASR ;FIX CLOCK CSR ADDR.
380 000352- 062700 000092 ADD #2, R0 ;PRESET ADDR=CSR+2.
381 000356- 010067 177656 MOV R0, ABR ;FIX CLOCK PRESET REG ADDR.
382 000362- 005067 177676 CLR NCCR ;CLEAR 1ST CHAN. FOR NOISE.
383
```

```

384 ;*****
385 ;CONVERT ARMLIN TO ASCII AND
386 ;STORE AT DECIM
387 000366 104421 000000 000256 BTOD$,BEGIN,ARMLIN,DECIM
388 000374 002570
389 ;*****
390
391
392 000376 116767 002170 002375 MOVB DECIM+2,P7 ;NOW WE WILL PUT IT
393 000404 116767 002163 002371 MOVB DECIM+3,P7+2 ;INTO THE ASCII
394 000412 116767 002156 002364 MOVB DECIM+4,P7+3 ;MESSAGE THAT WE TYPE OUT.
395 ;*****
396 ;CONVERT APKLIN TO ASCII AND
397 ;STORE AT DECIM
398 000420 104421 000000 000262 BTOD$,BEGIN,APKLIN,DECIM
399 000426 002570
400 ;*****
401 ;NOW WE WILL PUT IT
402 000430 116767 002136 002355 MOVB DECIM+2,P8 ;INTO THE ASCII MESSAGE
403 000436 116767 002131 002351 MOVB DECIM+3,P8+2 ;THAT WE TYPE OUT.
404 000444 116767 002124 002344 MOVB DECIM+4,P8+3
405
406
407 ;*
408 ;*LOGIC TEST #1
409 ;*IN THIS TEST WE WILL SEE IF THE A/D RESPONDS TO ITS
410 ;*ADDR. IF NOT, A DEC/X11 "SYS ERROR..." WILL OCCUR
411 ;*
412
413 000452 005777 177554 LOG1: TST @ADSR ;ADDRESS THE A/D
414
415 ;*
416 ;*LOGIC TEST #2
417 ;*IN THIS TEST WE WILL SEE IF THE CLOCK RESPONDS TO ITS ADDR, ONLY
418 ;*IF THE CLOCK OPTION IS SELECTED BY SR1.
419 ;*
420 000456 104407 000000 000000 LOG2: BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR....
421 000462 104407 000000 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
422 000466 032767 000001 177322 BIT #BIT0,SR1 ;IS CLOCK OPTION SELECTED?
423 000474 001402 000000 000000 BRQ LOG3 ;RR IF NOT TO NEXT TEST.
424
425 000476 005777 177534 TST @ASR ;CLOCK WAS SELECTED, WILL IT RESPOND?
426
427 ;*
428 ;*LOGIC TEST #3
429 ;*IN THIS TEST WE WILL SEE IF THE A/D WILL INTERRUPT.
430 ;*
431 000502 005067 177536 LOG3: CLR INTPLG ;CLEAR A/D DID INTR. FLAG.
432 000506 012777 000600 177274 MOV #1,@VECTOR ;SET UP VECTOR ADDR.
433 000514 012777 000101 177510 MOV #10,@ADSR ;START A CONVERSION, SHOULD INTERRUPT.
434 ; BEFORE BREAK TIME IS OVER.
435
436
437 000522 104407 000000 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR....
438 000526 104407 000000 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
439

```

```

440 000532 005767 177506 TST INTPLG ;DID THE A/D INTERRUPT?
441 000536 001027 000000 000000 BNE LOG4 ;IF SO, NEXT TEST
442 000540 016767 177466 177332 MOV @ADR,CSRA ;SET ADDR OF A/D CSR FOR ERROR TYPEOUT.
443 000546 017767 177460 177326 MOV @ADSR,ACSR ;RECORD CONTENTS OF CSR.
444 000554 005077 177452 CLR @ADSR ;STOP A/D
445 000560 012767 000011 177320 MOV #11,ERRTVP ;MISSING INTERRUPT
446 ;*****
447 000566 104405 000000 000000 HRDRS,BEGIN,NULL ;A/D FAILED TO INTERRUPT
448 ;*****
449 000574 104410 000000 000000 ENDS,BEGIN
450
451 ;*A/D SHOULD INTR. TO HERE.
452 000600 005077 177426 1S: CLR @ADSR ;STOP A/D.
453 000604 005777 177424 TST @ADSR ;CLEAR CSR BIT07.
454 000610 005267 177430 INC INTPLG ;INDICATE THAT IT DID INTR.
455 000614 000002 RTI ;EXIT INTR.
456
457 ;*
458 ;*LOGIC TEST #4
459 ;*THIS TEST WILL ONLY BE DONE IF THE CLOCK OPTION IS SELECTED
460 ;*IN THIS TEST WE WILL SEE IF THE OVERFLOW OF CLOCK 1 WILL
461 ;*TRIGGER A CONVERSION IN THE A/D
462 ;*
463
464 000616 032767 000001 177172 LOG4: BIT #BIT0,SR1 ;IS THE CLOCK OPTION SELECTED?
465 000624 001451 000000 000000 BRQ LOG5 ;IF NOT, GOTO NEXT TEST.
466
467 000626 012777 177777 177404 MOV #177777,@ABR ;PRESET CLOCK FOR ALL ONES.
468 000634 012777 000040 177370 MOV #BIT5,@ADSR ;SET OVERFLOW ENABLE IN A/D.
469 000642 012777 000011 177366 MOV #11,@ASR ;START CLOCK, INTR GO.
470 000650 005000 000000 000000 CLR R0 ;SET FOR DELAY LOOP.
471
472 000652 104407 000000 000000 1S: BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR.
473 000656 104407 000000 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
474 000662 105777 177350 TSTR @ASR ;IS THE CLOCK OVERFLOW SET?
475 000666 100402 000000 000000 BMI 2S ;YES-EXIT LOOP.
476 000670 105200 000000 000000 INCR R0 ;NO, IS DELAY EXCEEDED?
477 000674 001367 000000 000000 BNE 1S ;NO-CONTINUE DELAY.
478
479 000674 017767 177336 177202 2S: MOV @ASR,ASTAT ;RECORD CONTENTS OF CLOCK CSR.
480 000702 005077 177330 CLR @ASR ;CLEAR THE CLOCK.
481
482
483 000706 105777 177320 TSTR @ADSR ;IS DONE FLAG SET?
484 000712 100416 000000 000000 BMI LOG5 ;IF YES NEXT TEST.
485
486 000714 016767 177312 177156 MOV @ADR,CSRA ;IF NOT ERROR
487 000722 017767 177304 177152 MOV @ADSR,ACSR ;RECORD A/D CSR ADDR.
488 000730 012767 000046 177150 MOV #46,ERRTVP ;RECORD CONTENTS OF A/D CSR.
489 ;CLOCK FAILED TO TRIGGER A/D
490 000736 104405 000000 000000 HRDRS,BEGIN,NULL ;CLOCK OVERFLOW FAILED TO TRIGGER A/D CONVERSION
491 ;*****
492 ;FOR THIS ERROR YOU MIGHT CHECK
493 ;TO SEE IF A OVERFLOW IS WIRED TO
494 ;A/D INPUT.
495

```

```

496                                     ;DROP THIS MODULE - FATAL ERROR.
497 000744* 104410 000000*           ENDS,BEGIN           ;CAN'T CONTINUE IF OVERFLOW DOESN'T TRIGGER THE CONVERSI
498
499
500
501 ;*
502 ;*LOGIC TEST #5
503 ;*IN THIS TEST WE WILL SAMPLE ALL CHANNELS SELECTED
504 ;*FOR TEST AND STORE AWAY THEIR RESULTS.
505
506 000750* 104407 000000*           LOG5:
507 000754* 05497 000000*           BREAKS,BEGIN           ;TEMPORARY RETURN TO MONITOR....
508 000764* 005077 177242*           BREAKS,BEGIN           ;THEN CONTINUE AT NEXT INSTRUCTION.
509 000770* 005067 177272*           TST @ADDR           ;FALSE READ OF A/D BUFFER.
510 000774* 012777 001122* 177006*   CLR @ADDR           ;CLEAR A/D'S CSR
511                                     CLR CCH           ;START ON CH. 0.
512                                     MOV #45,@VECTOR     ;SET UP INTR. VECTOR.
513
514 001002* 012700 177770*           1S:  MOV #-8,R0           ;SET TO DO 8 CONVERSIONS.
515 001006* 005001 177252 177234*   CLR R1           ;R1 WILL CONTAIN SUM OF CONVERSIONS.
516 001010* 016767 177252 177234*   MOV CCH, TMP       ;GET CH. NUMBER.
517 001014* 004367 177230*           SWAB TMP           ;PUT IN CORRECT CSR POSITION.
518 001022* 052767 000101 177222*   BIS #BIT6BIT0,TMP ;ADD INTR. ENABLE AND GO.
519 001030* 016777 177216 177174*   MOV TMP,@ADDR     ;START A/D.
520 001042* 067701 177166*           2S:  EXITS,BEGIN           ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
521
522                                     ADD @ADDR,R1        ;SUM THIS RESULT.
523                                     ;NOTE INTR SERVICE WILL
524                                     ;BEING USE HERE AFTER A PTRQ
525                                     BMI 2S             ;DONE 8 CONVERSIONS?
526                                     ;NO - DO ANOTHER ONE.
527
528 001052* 006201 177770*           ASR R1           ;NOW WE MUST
529 001054* 006201 177770*           ASR R1           ;CALCULATE THE AVFRAGF
530 001056* 006201 177770*           ASR R1           ;OF THE SAMPLES THAT
531 001060* 005501 177200*           ADC R1           ;WE JUST TOOK.
532 001064* 016702 177200*           JSB PC,SAR        ;GET UP CH. NUMBER.
533 001066* 006302 177200*           ASL R2           ;USE IT AS AN OFFSET.
534 001070* 010162 003112*           MOV R1,RECSAM(2) ;STORE THIS AVERAGE.
535
536 001074* 005267 177166*           INC CCH           ;UPDATE CH. NUMBER.
537 001100* 026767 177162 177120*   CMP CCH,NLSTCH    ;DONE ALL NOISE CHANNELS?
538 001106* 003735 177152 177106*   BLE IS           ;NO-DO NEXT ONE.
539 001110* 026767 177152 177106*   CMP CCH, CLSTCH   ;DONE ALL STABLE CHS?
540 001116* 000483 177152 177106*   BLE IS           ;NO-DO NEXT ONE.
541                                     BR RESTRT         ;YES-GOTO NOISE TESTS.
542
543
544                                     ;*A/D INTERRUPTS TO HERE
545
546 001122*
547                                     4S:
548 001122* 000004 000000* 001042*   PTRQS,BEGIN,3S    ; QUEUE UP TO CONTINUE AT 3S AND RTI
549
550
551 001130* 005077 177076*           RESTRT: CLR @ADDR           ;CLEAR A/D'S CSR.
552 001134* 005067 177130*           CLR PASSCNT

```

```

552 001140* 016700 176644*           1S:  MOV VECTOR,R0           ;SET VECTOR AND PSW
553 001144* 012720 002066*           MOV #WAIT,(R0)+    ;LOAD INTR. ADDR. INTO VECTOR ADDR.
554 001150* 116710 176636*           MOV#B1,(R0)        ;LOAD PRIORITY
555
556                                     ;CALCULATE A/D RMS NOISE USING WRAPAROUND DAC.
557
558 001154* 012700 000657 177064*   AD RMS1: MOV #431,R0           ;R0 = 84.13% OF 512 CONVERSIONS
559 001158* 016767 177000*           MOV NCCH,TMP       ;GET THE CHAN #
560 001162* 009367 177000*           SWAB TMP           ;PUT IN PROPER CSR POSITION.
561 001172* 052767 000100 177052*   BIS #100,TMP       ;ADD INTR. ENABLE.
562 001200* 016701 177060*           MOV NCCH,R1        ;PICK UP CH. NUMBER.
563 001204* 006301 177060*           ASL R1           ;FORM AN OFFSET.
564 001206* 016167 177022* 177034*   MOV RECSAM(1),EDGE ;GET EDGE VALUE FOR THIS CH.
565 001214* 005267 177022*           INC WHO           ;INDICATE RMS NOISE TEST.
566 001220* 016777 177026 177004*   MOV TMP,@ADDR     ;CH.#0, AND INTERRUPT ENABLE
567 001226* 016701 177022*           DAC,R1           ;R1 = ADDRESS OF SAR DAC
568 001232* 004767 000512*           JSR PC,SAR        ;GET DAC VALUE THAT PRODUCES 16/84 SPLIT
569 001236* 016705 177004*           MOV #R5,R5        ;SAVE LEFT BOUNDARY
570 001242* 012700 000121*           MOV #81,R0        ;R0 = 15.87% OF 512 CONVERSIONS
571 001246* 004767 000502*           JSR PC,SAR        ;GET DAC VALUE THAT PRODUCES 84/16 SPLIT
572 001252* 016705 176770*           SUB #R5,R5        ;R5 = BREADTH OF NOISE # 68% AREA
573 001256* 010567 176772*           MOV #R5,ARXLM     ;SAVE FOR DAC NOISE CALCULATIONS
574 001262* 020567 176770*           CMP R5,ARXLM     ;< OR = RMS LIMIT?
575 001266* 004767 001202*           BLE ADPK1        ;IF WITHIN LIMIT THEN CONTINUE AT AD RMS2
576 001270* 004767 001202*           JSR PC,ERCOM     ;GET ERROR PARAMETERS
577                                     ;ERROR PARAMETERS LOADED BY "ERCOM"
578 001274* 012767 000031 176604*   MOV #31,ERRTYP     ;A/D NOISE ERROR
579                                     ;*****
580 001302* 104405 000000* 000000*   HDRRS,BEGIN,NULL ;RMS NOISE ERROR-SEE NEXT TYPEOUT
581                                     ;*****
582 001310* 104403 000000* 002576*   MSGNS,BEGIN,MSG1 ;ASCII MESSAGE CALL WITH COMMON HEADER
583
584                                     ;CALCULATE A/D PEAK NOISE USING WRAPAROUND DAC.
585
586 001316* 012700 000775 176722*   ADPK1: MOV #509,R0           ;FOR EAK OF 2 1/2 SIGMA
587 001322* 016767 176736*           MOV NCCH,TMP       ;GET CHAN. NUMBER.
588 001330* 009367 176716*           SWAB TMP           ;PUT IN CORRECT CSR POSITION.
589 001334* 052767 000100 176710*   BIS #100,TMP       ;ADD INTR. ENABLE
590 001342* 005067 176774 176656*   CLR WHO           ;INDICATE PEAK NOISE TEST.
591 001346* 016777 176700*           MOV TMP,@ADDR     ;CH.AND INTERRUPT ENABLE, AND CH
592 001354* 016701 176854*           MOV DAC,R1        ;R1 = ADDRESS OF SAR DAC
593 001360* 004767 000370*           JSR PC,SAR        ;GET DAC VALUE THAT GIVES .6% LOW COUNT
594 001364* 016705 176856*           MOV #3,R0        ;R5 = LEFT BOUNDARY
595 001370* 012700 000003*           JSR PC,SAR        ;CHANGE SPLIT FOR RIGHT BOUNDARY
596 001374* 004767 000354*           SUB #R5,R5        ;GET DAC VALUE THAT GIVES .6% HIGH COUNT
597 001400* 166705 176842*           MOV #R5,APKX     ;R5 = A/D PEAK TO PEAK NOISE
598 001404* 010567 176650*           CMP R5,APKX     ;SAVE FOR DAC NOISE CALCULATIONS
599 001410* 020567 176646*           BLE BRANCH        ;< OR = A/D PEAK NOISE LIMIT?
600 001414* 003413 001054*           BRANCH           ;BRANCH IF NO ERROR
601 001416* 004767 001054*           JSR PC,ERCOM     ;GET ERROR PARAMETERS
602                                     ;ERROR PARAMETERS LOADED BY "ERCOM"
603 001422* 012767 000031 176456*   MOV #31,ERRTYP     ;A/D NOISE ERROR
604                                     ;*****
605 001430* 104405 000000* 000000*   HDRRS,BEGIN,NULL ;PEAK NOISE ERROR-SEE NEXT TYPE OUT
606
607

```

```

XADBB0.P11 12-OCT-78 11:43
608 ;*****
609 001436 104403 000000 002616 MSGNS,BEGIN,MSG5 ;ASCII MESSAGE CALL WITH COMMON HEADER
610
611 001444 ENDP:
612 001444 005267 176620 INC PASSCNT ;UPDATE PASS COUNT.
613 001450 032767 000004 176340 BIT #BIT2,SRI ;DOING MULTIPLE NOISE CHANNELS?
614 001456 001012 BNE 2S ;YES - GET THE NEXT ONE
615 001460 026727 176604 000001 1S: CMP PASSCNT,#1 ;DONE ENOUGH PASSES?
616 001470 032767 000001 176320 BEO 3S ;NO - DO NPASS.
617 001476 001013 BIT #BIT0,SRI ;ARE WE CONNECTED TO THE KWILK OPTION?
618 BNE 3S ;IF SO THR 1 MIN IS UP ON ONE PASS.
619
620 001500 000167 177450 JMP AD RMS1 ;NO DO AGAIN.
621
622 001504 005267 176554 2S: INC NCCH ;POINT TO NEXT CH.
623 001510 026767 176550 176510 CMP NCCH,NLSTCH ;EXCEED LAST NOISE CH?
624 001516 011760 BLS 1S ;NO-TEST THIS CH.
625 001520 005067 176540 CLR NCCH ;YES - START AGAIN ON CH. 0.
626 001524 000755 BR 1S ;GO TEST CH 0.
627
628 001526 032767 000002 176262 3S: BIT #BIT1,SRI ;ARE WE DOING VOLTAGE SAMPLING?
629 001534 001503 BEQ ENDP ;NO - END PASS.
630 001536 005067 176524 CLR CCH ;YES - START WITH CH 0.
631
632 001542 026767 176520 176454 4S: CMP CCH,CLSTCH ;DONE ALL CHANNELS?
633 001550 003075 BGT ENDP ;YES - REPORT END PASS.
634 001552 005003 CLR R3 ;R3 WILL HOLD SAMPLE.
635 001554 012700 MOV #R,R0 ;SET TO TAKE 8 SAMPLES
636 001558 012777 001510 176222 MOV #65,VECTOR ;SET VECTOR FOR INTERRUPT
637 001566 016701 176474 MOV CCH,R1 ;GET CH. NUMBER
638 001572 000301 SWAP R1 ;FIX RIGHT POSITION IN CSR.
639 001580 052767 000191 BIT #101,R1 ;ADD INTO ENABLE AND GO.
640 001584 016701 176426 BLS #R,ADSR ;START A
641 001604 104400 000000 6S: EXIT$,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
642
643 001610 000004 000000 001616 ;-----
644 ;TROS,BEGIN,7S ; QUEUE UP TO CONTINUE AT 7S AND RTI
645 ;-----
646
647 001616 067703 176412 7S: ADD @ADDR,R3 ;ADD THIS SAMPLE TO TOTAL
648 001622 005300 DEC R0 ;ALL DONE ALL SAMPLES?
649 001624 001365 BNE 5S ;NO - DO NEXT ONE.
650
651 001626 006203 ASR R3 ;YES NOW WE
652 001630 009203 ASR R3 ;MUST DIVIDE BY
653 001632 006203 ASR R3 ;8 TO GET THE
654 001634 005503 ADC R3 ;SAMPLE AVERAGE.
655 001636 016700 MOV CCH,R0 ;NOW GET CH. NUMBER
656 001642 006300 R0,R0 ;FOR AN OFFSET
657 001644 010301 MOV R3,R1 ;SAVE NEW SAMPLE VALUE.
658 001646 166003 SUB RECSAM(0),R3 ;GET THE DIFFERENCE BETWEEN
659 ;AND THE ONE WE JUST GOT
660 001652 100001 BPL 8S ;IF POSITIVE WE'RE OK
661 001654 005403 NEG R3 ;OTHERWISE MAKE IT POSITIVE.
662 001656 020367 176346 8S: CMP R3,OFFALL ;IS IT WITHIN TOLERANCE?
663 001662 003424 BLE 10S ;YES DO NEXT CH

```

```

XADBB0.P11 12-OCT-78 11:43
664 ;*****
665 ;CONVERT CCH TO ASCII AND
666 ;STORE AT CHANN
667 001664 104420 000000 000266 OTOAS,BEGIN,CCH,CHANN
668 001672 003332
669
670 ;*****
671 MOV RECSAM(0),NUMRA2 ;CONVERT NUMRA2 TO ASCII AND
672 001674 016067 003112 176372 ;STORE AT OLDS
673
674 ;*****
675 OTOAS,BEGIN,NUMRA2,OLDS
676 001702 104420 000000 000274 ;CONVERT NUMRA3 TO ASCII AND
677 001710 003312 ;STORE AT NEWS
678
679 ;*****
680 OTOAS,BEGIN,NUMRA3,NEWS
681 001712 104420 000000 000276 ;CONVERT NUMRA3 TO ASCII AND
682 001720 003322 ;STORE AT NEWS
683
684 ;*****
685 MOV R1,RECSAM(R0) ;PUT NEW INTO OLD.
686
687 001722 010160 003112
688 001726 104403 000000 002654 MSGNS,BEGIN,MSG12 ;ASCII MESSAGE CALL WITH COMMON HEADER
689
690 001734 005267 176326 10S: INC CCH ;LOOK AT NEXT CHAN.
691 001740 000167 177576 JMP 4S ;GO TEST IT
692
693 ENDP:
694 001744 000000 ENDITS,BEGIN ;SIGNAL END OF ITERATION.
695 001744 000000 ;MONITOR SHALL TEST END OF PASS
696 001750 000167 177154 JMP RESTRT
697
698 ;USING SUCCESSIVE APPROXIMATION AND WRAPAROUND DAC DEFINED IN R1.
699
700 SAR: MOV #200,R2 ;R2 = MSB OF DAC
701 001760 005011 CLR (R1) ;GET RID OF "ONES"
702 001762 005067 CLR FRED ;START WITH ZPRO DAC
703 001766 000267 176254 ADD R2,FRED ;TRY THIS BIT
704 001772 016711 176250 BIT: MOV FRED,(R1) ;LOAD DAC.
705 001776 005003 CLR R3 ;INIT HIGH COUNT
706 002000 012704 001000 CONV: MOV #512,R4 ;R4 = # OF SAMPLES IN A BURST
707
708 002004 032767 000001 176004 BIT #BIT0,SRI ;IS CLOCK SELECTED?
709 002012 001004 BNE 1S ;YES GOTO HANDLER.
710
711 002014 052777 000001 176210 BIS #BIT0,@ADSR ;NO - SET GO BIT IN A/D.
712 002022 000420 BR 2S ;GOTO 2S
713
714 1S: JSR PC,RANDY ;GET A RANDOM NUMBER.
715 002030 005077 176202 CLR @ASR ;MAKE SURE THE CLOCK'S CSR IS CLEAR.
716 002034 052767 177770 000426 BIS #177770,RNA ;MAKE SURE OF HIGH NUMBER.
717 002042 016777 176170 MOV RNA,RABR ;SET CLOCK PRESET REG.
718 002050 052777 000046 BIS #BIT5,@ADSR ;SET OVERFLOW ENABLE.

```



```

832 002524 104421 000000 000272  ;STORE AT DECTM
833 002532 002570
834 ;*****
835 ;*****
836 MOVB DECIH*2,VALUE ;MOVE CONVERTED VALUES TO ASCII BUFFER
837 MOVB DECIH*3,VALUE+2 ;FOR TYPEDOUT OF ERROR
838 MOVB DECIH*4,VALUE+3 ;ON RETURN
839 ;*****
840 ;*****
841 ;CONVERT NCCH TO ASCII AND
842 002556 104420 000000 000264  ;STORE AT CHANN
843 002564 003332
844 ;*****
845 002566 000207
846 RTS PC ;EXIT TO CALLER.
847 002570 000003
848
849
850
851 MSG1: P2 ;ON CHAN
852 002600 003336 ; (CHAN NUMBER 2 DIGITS)
853 002602 002714 ; & A/D
854 002604 002753 ; RMS
855 002606 002767 ; NOISE =
856 VALUE ; (CONVERTED BELOW) X.XX LSB (LIMIT =
857 002610 003065 ; 0.50 LSB) "THIS VALUE WILL CHANGE IF OPERATOR CHANGES
858 002614 177777 ; MESSAGE TERMINATOR.
859
860 MSG5: P2 ;ON CHAN
861 002620 003336 ; (CHAN NUMBER 2 DIGITS)
862 002622 002714 ; & A/D
863 002624 002761 ; PEAK =
864 002626 003065 ; NOISE =
865 002630 003065 ; (CONVERTED VALUE) X.XX LSB (LIMIT =
866 002632 003013 ; 2.00 LSB) "THIS VALUE WILL CHANGE IF OPERATOR CHANGES
867 002634 177777 ; MESSAGE TERMINATOR
868
869 MSG11: P1 ; & A/D
870 002640 002761 ; PEAK
871 002642 003043 ; WRAPAROUND
872 002644 003336 ; ERROR
873 002646 002722 ; ON CHAN
874 002650 003336 ; (CHAN NUMBER 2 DIGITS)
875 002652 177777 ; MESSAGE TERMINATOR
876
877 MSG12: P1 ; & A/D
878 002656 003057 ; ERROR
879 002660 002722 ; ON CHAN
880 002662 002736 ; (CHAN NUMBER 2 DIGITS)
881 002664 002736 ; OLD VALUE =
882 002666 003314 ; A/D READING 4 DIGITS
883 002670 003025 ; NEW VALUE =
884 002674 177777 ; "NEW A/D READING 4 DIGITS
885 ; MESSAGE TERMINATOR.
886
887 002676 002714 MSG13: P1 ; & A/D

```

```

888 002700 002753 P4 ; RMS
889 002702 003043 P13 ; WRAPAROUND
890 002704 003057 P15 ; ERROR
891 002706 002722 P2 ; ON CHAN
892 002710 003336 CHANN+4 ; (CHAN NUMBER 2 DIGITS)
893 002712 177777 -1 ; MESSAGE TERMINATOR.
894
895 002714 040445 042057 000040 P1: .ASCIZ "A/D "
896 002716 042016 044103 P2: .ASCIZ "ON CHAN "
897 002730 047101 000040 P3: .ASCIZ "; OLD VALUE = "
898 002734 020073 046117 020104
899 002742 040526 052514 020105
900 002750 020075 000
901 002753 122 051515 000040 P4: .ASCIZ "RMS "
902 002760 000
903 002761 120 040505 020113 P5: .ASCIZ "PEAK "
904 002766 000
905 002767 116 044517 042523 P6: .ASCIZ "NOISE = "
906 002774 036440 000040
907 003000 000
908 003001 000 032456 020060 P7: .ASCIZ "0.50 LSB"
909 003006 051514 024502 000
910 003013 062 030056 020060 P8: .ASCIZ "2.00 LSB"
911 003020 051514 024502 000
912
913 003025 040 042516 020127 P9: .ASCIZ "NEW VALUE = "
914 003032 040526 052514 020105
915 003040 020075 000
916 003043 122 040522 040520 P13: .ASCIZ "WRAPAROUND "
917 003050 047522 047125 020104
918 003056 000
919 003071 000 051122 051117 P15: .ASCIZ "ERROR"
920 003074 000
921
922 003065 130 054056 020130 VALUE: .ASCIZ "X.XX LSB (LIMIT = "
923 003072 051514 020102 046050
924 003106 046511 052111 036440
925
926 .BYTE
927
928
929 003112 000100 RECSAM: .BLKW 64. ;USED TO STORE A/D RESULTS ON UP TO 64. CHANS.
930
931 003312 000003
932 003320 000000
933 003322 000003
934 003330 000000
935 003340 000003
936 003340 000000
937 000001
OLD: .BLKW 3 ;USED FOR STORE OF ASCII OF OLD SAMPLE VALUE.
NEWS: .BLKW 3 ;USED FOR STORE OF ASCII NEW SAMPLE VALUE.
CHANN: .BLKW 3 ;USED FOR STORAGE OF ASCII OF CHAN. NUMBER.
.END

```



