

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

.REM *

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DCMFA-B-D
PRODUCT NAME: COMBINED MS-11 (MOS PARITY) AND MF11-LP,MA11-P (CORE)
PARITY MEMORY TESTS (SUPERSEDES DCMS-A-D)
DATE CREATED: MAY 11, 1973
MAINTAINER: DIAGNOSTIC GROUP
AUTHOR: JIM KAPADIA

MAIN DEC CHANGE NOTICE
MAY BE REQUIRED FOR
PROGRAM TO OPERATE

31
32
33
34 1.0 ABSTRACT
35
36 THIS PROGRAM LOCATES THE PARITY MEMORY REGISTERS FOR BOTH THE
37 CORE AND MOS PARITY MEMORIES AND PREFORMS A CHECK OF THE BITS IN EACH.
38 IT THEN CREATES A MAP SHOWING THE MEMORY CONTROLLED BY EACH PARITY
39 REGISTER. THE PARITY REGISTERS AND THE MEMORY ARE THEN TESTED USING
40 THE INFORMATION IN THE MAP.
41
42 2.0 REQUIREMENTS
43
44 2.1 EQUIPMENT
45
46 PDP-11 WITH MF11-LP OR MA11-P PARITY MEMORY (CORE), MS-11 (MOS) PARITY MEMORY
47
48 2.2 STORAGE
49
50 THE PROGRAM REQUIRES 4K OF MEMORY.
51 3.0 LOADING PROCEDURE
52
53 LOAD PROGRAM INTO MEMORY USING ABS LOADER.
54
55 4.0 STARTING PROCEDURE
56
57 4.1 STARTING ADDRESSES
58
59 200= NORMAL (WORST CASE) TESTING
60 210= ROUTINE TO RESTORE THE LOADER
61 220= ROUTINE TO SCAN FOR BAD PARITY
62 230= RESTART OF NORMAL TESTING= USES PREVIOUS MAP OF PARITY MEMORY
63
64 4.2.1 PROGRAM AND/OR OPERATOR ACTION
65
66 LOAD STARTING ADDRESS.
67 SET DESIRED SWITCH REGISTER SETTINGS (SEE 5.1- ALL DOWN FOR WORST CASE).
68 PRESS START.
69 IF SA 200 OR RESTART ADDRESS 230 IS USED, THE BELL WILL RING AT THE
70 COMPLETION OF EACH PASS AND END PASS= XXX WILL BE TYPED (WHERE XXX
71 IS THE NUMBER OF PASSES COMPLETED SINCE THE PROGRAM WAS LAST STARTED).
72 IF SA 210 OR SA 220 IS USED, THE PROGRAM WILL HALT WHEN DONE.
73

74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120

5.0 OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS

SW 15=1 OR UP -- HALT ON ERROR
SW 14=1 OR UP -- SCOPE LOOP
SW 13=1 OR UP -- INHIBIT PRINTOUT
SW 11=1 OR UP -- INHIBIT ITERATIONS
SW 10=1 OR UP -- HALT AFTER LOCATING BAD PARITY BEFORE CORRECTING IT
(USED IN PARITY SCAN ROUTINE ONLY)
SW 09=1 OR UP -- HALT AFTER THE PARITY MEMORY MAP HAS BEEN PRINTED
(ALLOWS MANUAL CHANGES TO FORCE TESTING OF MEMORY
THAT WAS NOT LOCATED)
SW 08=1 OR UP -- HALT AT END OF PASS (IF HALTED ELSEWHERE, THE
PROGRAM MAY BE RELOCATED TO BANK 1, BAD PARITY MAY
EXIST IN MEMORY, AND/OR WRITE WRONG PARITY MAY
BE SET)

5.2 SUBROUTINE ABSTRACTS

5.2.1 BEGIN SA 200, RESTART 230

5.2.2 SCOPE

THIS SUBROUTINE CALL IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS BEING ENTERED. IF A SCOPE LOOP IS REQUESTED, IT WILL JUMP TO THE START OF THE SUBTEST THAT THE SCOPE LOOP IS REQUESTED FOR. IF SCOPE LOOP IS NOT REQUESTED, THERE WILL BE 64 ITERATIONS OF THAT SUBTEST BEFORE THE NEXT SUBTEST IS ENTERED (EXCEPT IN THOSE ROUTINES WHERE IMAX IS CHANGED). SWITCH 11 ON A ONE INHIBITS ITERATION OF SUBTESTS.

5.2.3 ERROR HANDLERS (ERRST,ERRP,ERR)

THESE ROUTINES ARE CALLED VIA EMTS TO PRINT OUT ERROR INFORMATION. (SEE 6.0 FOR DESCRIPTION OF ERROR INFORMATION)

5.2.4 PSCAN (SCAN MEMORY FOR BAD PARITY)

THIS ROUTINE READS ALL LOCATIONS IN MEMORY AND PRINTS OUT THE PHYSICAL ADDRESSES (18 BITS) OF THOSE LOCATIONS CONTAINING BAD PARITY. IT IS UTILIZED WITHIN THE PROGRAM WHILE EXERCISING MEMORY IF A PARITY ERROR OCCURS UNEXPECTEDLY, AND MAY ALSO BE CALLED USING STARTING ADDRESS 220.

121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169

5.2.5 \$TYPE (ASCII MESSAGE TIMEOUT ROUTINE)

THIS IS THE STANDARD TIMEOUT ROUTINE, ALLOWING PATCHING TO UTILIZE OUTPUT DEVICES OTHER THAN THE ASR 33. \$NULL CONTAINS THE VALUE TO BE USED AS A FILLER CHARACTER, AND \$FILLS CONTAINS A NUMBER INDICATING THE NUMBER OF FILLER CHARACTERS REQUIRED. TPS AND TPB CONTAIN THE STATUS AND BUFFER REGISTER ADDRESSES OF THE OUTPUT DEVICE.

5.2.6 TRAPCATCHER

THIS IS A SERIES OF INSTRUCTIONS STARTING AT LOCATION 0 DESIGNED TO DETECT AND ISOLATE UNEXPECTED TRAPS AND INTERRUPTS TO THE TRAP AND INTERRUPT VECTOR AREA OF MEMORY.

EACH VECTOR ENTRANCE ADDRESS IS LOADED WITH THE ADDRESS OF THE NEXT LOCATION. THE NEXT LOCATION IS LOADED WITH A HALT (000000). THUS AN ILLEGAL TRAP OR INTERRUPT WILL CAUSE A HALT AT THE TRAP LOCATION PLUS TWO.

IF A HALT OCCURS IN THE TRAP OR INTERRUPT AREA, EXAMINE REGISTER SIX. IT WILL CONTAIN THE CURRENT STACK ADDRESS. THE CONTENTS OF THE CURRENT STACK ADDRESS IS THE VALUE OF THE LOCATION COUNTER WHEN THE TRAP OR INTERRUPT OCCURRED.

5.3 PROGRAM AND/OR OPERATOR ACTION

5.3.1 ALTERING THE PARITY MEMORY MAP

IF THE MAP TYPED AT RUN TIME DOES NOT AGREE WITH THE HARDWARE PRESENT THE MAP CAN MANUALLY BE CHANGED TO ALLOW TESTING OF PARITY MEMORY THAT THE MAPPER DID NOT FIND. SETTING SWITCH 9 TO A 1 WILL CAUSE THE PROGRAM TO HALT AFTER THE MAP IS TYPED. AFTER THE HALT, MODIFY THE MAP AS DESIRED (SEE THE DESCRIPTION IN THE LISTING- THE MAP BEGINS AT LOCATION 600). THEN PRESS CONTINUE. THE NEW MAP WILL BE PRINTED, AND IF SW9 IS STILL SET THE PROCESS WILL BE REPEATED. IF SW9 IS NOT SET, THE PROGRAM WILL TEST PARITY MEMORY USING THE NEW MAP.

5.3.2 STOPPING THE PROGRAM

BECAUSE THE PROGRAM RELOCATES ITSELF TO BANK 1 WHILE TESTING BANK 0, A SWITCH IS PROVIDED TO HALT THE PROGRAM AT THE END OF A PASS. SETTING THIS SWITCH (SW8) WILL CAUSE THE PROGRAM TO HALT IN BANK 0 AT THE END OF THE CURRENT PASS (AFTER OUTPUTTING THE END OF PASS MESSAGE).

170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223

6.0 ERRORS

6.1 ERROR PRINTOUTS

THERE ARE THREE TYPES OF ERROR MESSAGES USING COMBINATIONS OF THE FOLLOWING ERROR TYPE ROUTINES.

PC=ZZZZZZ PC OF FAILING ERROR CALL. REFER TO THIS ADDRESS IN THE LISTING FOR AN EXPLANATION OF THE ERROR.

ICNT=YYYYYY CURRENT ITERATION COUNT OF FAILING TEST.
MPR=XXXXXX ADDRESS OF PARITY REGISTER UNDER TEST.
MPR DATA=VVVVVV CONTENTS OF PARITY REGISTER UNDER TEST.
TEST LOC=XXXXXX MEMORY LOCATION UNDER TEST
S/B: XXXXXX CONTENTS OF MEMORY LOCATION SHOULD BE.
WAS: XXXXXX CONTENTS OF MEMORY LOCATION WAS.

6.2 DETERMINING ADDRESS OF TEST LOCATION WHEN KT11 IS PRESENT

IN MOST OF THE SUBTESTS, IF A KT11 IS PRESENT IT IS USED. IN ALL CASES IN THIS PROGRAM, WHEN THE KT11 IS ON, KERNEL PAGE 0 IS USED TO REFERENCE BANK 0 AND KERNEL PAGE 7 IS USED TO REFERENCE THE EXTERNAL BANK. IN MOST CASES, KERNEL PAGE 1 IS USED TO REFERENCE THE MEMORY CURRENTLY UNDER TEST. SINCE THE USE OF THE MEMORY MANAGEMENT OPTION IS SIMILAR THROUGHOUT THE PROGRAM, IT IS EASY TO DETERMINE THE ACTUAL (PHYSICAL) MEMORY ADDRESS BEING TESTED.

TO CALCULATE A PHYSICAL ADDRESS, ADD THE STARTING ADDRESS OF THE BANK BEING TESTED TO THE OFFSET WHICH GIVES THE ADDRESS WITHIN THE BANK. SINCE IN THIS PROGRAM ALL RELOCATED MEMORY TESTING IS DONE THRU KERNEL PAGE 1, KERNEL PAGE ADDRESS REGISTER 1 (ADDRESS 772342) WILL ALWAYS CONTAIN THE STARTING ADDRESS OF THE BANK. ACTUALLY, KERNEL PAGE ADDRESS REGISTER 1 (KPAR1) CONTAINS JUST THE TOP 12 BITS OF THE BANK STARTING ADDRESS. ADDING TWO ZEROES (OCTAL) TO THE RIGHT OF THIS VALUE WILL GIVE YOU THE FULL 18 BIT ADDRESS OF THE BANK. THE VIRTUAL ADDRESS USED TO REFERENCE THIS BANK UNDER TEST WILL ALWAYS START WITH 001 (BINARY, TOP 3 OF 16 BITS). THIS REFERENCES PAGE 1. THE LOWER 13 BITS GIVE THE ADDRESS WITHIN THE BANK- ADD THEM TO THE STARTING ADDRESS OF THE BANK TO GET THE FULL 18 BIT PHYSICAL ADDRESS.

FOR EXAMPLE, AN ERROR COMMENT MAY SAY "R1 CONTAINS THE ADDRESS OF THE TEST LOCATION (VIRTUAL THRU KERNEL PAGE 1 IF KT11 PRESENT)." R1 MIGHT CONTAIN 32000, AND KERNEL PAGE ADDRESS REGISTER 1 (LOCATION 772342) MIGHT CONTAIN 2400. FIRST GET THE STARTING ADDRESS OF THE BANK BY ADDING 2 ZEROES TO THE RIGHT OF THE NUMBER IN KPAR1. THUS THE VALUE 2400 INDICATES THAT THE BANK STARTS AT 240000. SECOND, CALCULATE THE OFFSET WITHIN THE BANK. THE VIRTUAL ADDRESS 32000 BREAKS DOWN INTO 1 (TOP 3 BITS) WHICH REFERENCES KPAR1, AND 12000 (LOWER 13 BITS) WHICH IS THE OFFSET. ADD THE OFFSET (12000) TO THE BANK

DCMFA,B MACY11.624 18-JUN-73 15:38 PAGE 6
DCMFAB

224
225

ADDRESS (240000) TO GET THE ACTUAL PHYSICAL ADDRESS BEING TESTED
(252000).

226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264

6.3 ERROR RECOVERY

IN GENERAL, TEST FAILURES WILL PRINTOUT AN ERROR MESSAGE AND CONTINUE. IF THE HALT ON ERROR SWITCH IS SET, HITTING CONTINUE WILL RECOVER. IF THE PROGRAM HANGS UP IN A LOOP, THE ERROR IS LIKELY TO BE A SIGNAL WHICH WAS NEVER RECEIVED. IF A HALT OCCURS IN THE TRAP AND VECTOR AREA THE PROGRAM MUST BE RESTARTED. IF THE PROGRAM HALTS IN THE MAIN FLOW, CONSULT THE LISTING IF NO MESSAGE IS TYPED OUT.

6.4 ERRORS WHILE TESTING BANK ZERO (ERROR PC VALUES ABOVE 20000)

TEST20 AND TEST21 CHECK BANK 0 IF IT HAS PARITY MEMORY. TO DO THIS, THE CODE IS RELOCATED TO AND EXECUTED FROM BANK 1. THE ERROR PRINTOUTS WILL THUS GIVE THE PC IN BANK 1 OF THE ERROR CALL. SINCE ALL LOCATIONS HAVE BEEN MOVED UP 20000, SUBTRACT 20000 FROM THE ERROR PC TO GET THE ADDRESS IN THE LISTING WHICH CORRESPONDS TO THE PRINTOUT.

7.0 RESTRICTIONS

7.1 STARTING PROCEDURE

PROGRAM MUST BE LOADED INTO LOWER 4K OF MEMORY.

7.2 OPERATING RESTRICTION- AVOID USING THE "HALT" SWITCH

IF THE PROGRAM IS HALTED AT A RANDOM POINT DURING EXECUTION, SEVERAL PROBLEMS MAY ARISE. THE PROGRAM MAY BE RELOCATED TO BANK 1 AT THE TIME IT IS STOPPED, IN WHICH CASE NONE OF THE STANDARD STARTING ADDRESSES WILL WORK. WRITE WRONG PARITY MAY BE SET, IN WHICH CASE YOU MAY ENTER BAD PARITY WHILE PATCHING. AND MEMORY MAY CONTAIN BAD PARITY SINCE YOU MAY BE IN THE MIDDLE OF A TEST WHICH UTILIZES WRITE WRONG PARITY. IT IS THEREFORE STRONGLY RECOMMENDED THAT YOU HALT THE PROGRAM VIA THE "HALT AT END OF PASS" SWITCH (SW8) OR THE "HALT ON ERROR" SWITCH (SW15) RATHER THAN VIA THE HALT/ENABLE SWITCH.

265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310

8.0 MISCELLANEOUS

8.1 EXECUTION TIME

EXECUTION TIME DEPENDS ON THE AMOUNT OF PARITY MEMORY UNDER TEST.
IT TAKES ABOUT 1 MINUTE TO TEST 24K OF PARITY MEMORY (1 PASS).

8.2 STACK POINTERS

THE KERNEL STACK POINTER IS INITIALIZED TO 510.

9.0 PROGRAM DESCRIPTION

THIS PROGRAM FIRST LOCATES MA11 & MF11 CORE PARITY AND MS-11 MOS PARITY CONTROL
REGISTERS BY ADDRESSING EACH POSSIBLE REGISTER ADDRESS AND CHECKING THOSE WHICH
DO NOT TIME OUT. ON DETECTING THE PRESENCE OF A PARITY REGISTER
THE PROGRAM CHECKS IF IT IS A CORE PARITY OR A MOS PARITY REGISTER
AND ACCORDINGLY STORES THIS INFORMATION IN AN INDICATOR(INDC0-INDC15)
THE ADDRESSES OF THE REGISTERS ARE RECORDED
AND OUTPUT TO THE CONSOLE DEVICE, AND THEN THE REGISTERS ARE
CHECKED TO SEE THAT THE CORRECT BITS ARE R/W. RESET IS USED TO TEST
THE EFFECT OF INIT. PARITY MEMORY IS THEN LOCATED BY SETTING WRITE
WRONG PARITY IN ALL REGISTERS AND WRITING AND READING THE FIRST 4
ADDRESSES IN EACH 4K. EACH TIME A PARITY REGISTER RECORDS A PARITY
ERROR, THE MAP IS ALTERED TO INDICATE THAT THAT REGISTER
CONTROLS THE MEMORY BEING ADDRESSED. THE FINAL MAP IS PRINTED AND
THEN THE PARITY CONTROL LOGIC IS CHECKED USING THE PARITY MEMORY
FOUND. SEVERAL PATTERNS ARE WRITTEN INTO EACH PARITY MEMORY
LOCATION TO SEE THAT NO PARITY ERRORS ARE CREATED, FINALLY, EACH
BYTE OF PARITY MEMORY IS WRITTEN WITH BOTH GOOD AND BAD PARITY TO
SHOW THAT THE PARITY BITS CAN BE TOGGLED AND SENSED.
SINCE THIS IS A COMBINED DIAGNOSTIC, AS FAR AS POSSIBLE
COMMON TESTS ARE USED FOR BOTH CORE AND MOS. ONLY WHERE THE
MOS CONTROLLER DEFERS FUNCTIONALLY FROM THE CORE, THE
INDICATOR IS CHECKED FOR MOS OR CORE AND THE MEMORY
IN QUESTION IS TESTED ACCORDINGLY.
A DETAILED EXPLANATION OF THE MAP IS GIVEN IN THE LISTING
(PAGE 9-12).
THE DISPLAY REGISTER CONTAINS THE NUMBER OF THE TEST
BEING EXECUTED.

*


```

311                                ;MEMORY PARITY TEST
312                                ;MAINDEC-11-DCMFA-B
313                                ;COPYRIGHT 1972,1973, DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
314                                ;AUTHOR: JIM KAPADIA
315
316
317
318
319                                ;SWITCH REGISTER SWITCH OPTIONS (SWITCH SET TO A 1)
320                                ;SR15 = HALT ON ERROR
321                                ;SR14 = SCOPE
322                                ;SR13 = INHIBIT PRINTOUT
323                                ;SR11 = INHIBIT ITERATIONS
324                                ;SR10 = HALT AFTER LOCATING BAD PARITY BEFORE CORRECTING IT
325                                ;SR09 = HALT AFTER TYPING PARITY MEMORY MAP (ALLOWS MANUAL
326                                ;      CHANGES TO BE MADE TO THE MAP TO FORCE TESTING OF
327                                ;      MEMORY THAT WAS NOT LOCATED)
328                                ;SR08 = HALT AT END OF PASS (IF HALTED ELSEWHERE, THE PROGRAM
329                                ;      MAY BE RELOCATED TO BANK1, WRITE WRONG PARITY MAY BE SET,
330                                ;      AND/OR BAD PARITY MAY EXIST IN THE PARITY MEMORY).
331
332
333
334
335                                ;SYMBOL DEFINITIONS
336                                000001      BIT0=1
337                                000002      BIT1=2
338                                000004      BIT2=4
339                                000010      BIT3=10
340                                000020      BIT4=20
341                                000040      BIT5=40
342                                000100      BIT6=100
343                                000200      BIT7=200
344                                000400      BIT8=400
345                                001000      BIT9=1000
346                                002000      BIT10=2000
347                                004000      BIT11=4000
348                                010000      BIT12=10000
349                                020000      BIT13=20000
350                                040000      BIT14=40000
351                                100000      BIT15=100000
352                                000001      AE=1
353                                000004      WWP=4
354                                077400      ADS=77400
355                                100000      PERR=100000
356                                177570      SR=177570
357                                177570      DISPLY=SR
358                                177776      PS=177776
359                                000007      PC=7
360                                000006      SP=6
361                                177570      DISPLAY=177570
362                                000240      NOP=240
363                                000000      OPEN=0
364                                000510      STKPT=510

```

```

365                                000000      R0=R0
366                                000001      R1=R1
367                                000002      R2=R2
368                                000003      R3=R3
369                                000004      R4=R4
370                                000005      R5=R5
371                                000006      R6=R6
372                                000114      PARVEC=114
373                                177572      SRO=177572

```

;ACTION ENABLE
;WRITE WRONG PARITY
;ADDRESS OF ERROR
;PARITY ERROR BIT
;PROCESSOR REGISTER DEFINITIONS

```

374
375
376
377
378                                ;MACRO DEFINITIONS
379
380
381
382
383
384                                ;TRAPCATCHER (.+2,HALT) LOADED INTO LOCATIONS 000=576
385
386                                ;LOAD EMT VECTOR
387                                000030      EMT=30
388                                000030      015404      EMTINT
389                                000032      000340      340
390
391                                ;LOAD STARTING ADDRESS AREA
392                                000200      A=200
393                                000200      000167      001222      JMP START
394                                000210      A=210
395                                000210      000167      013556      JMP RSTLDR
396                                000220      A=220
397                                000220      000167      001122      JMP SCAN
398                                000230      A=230
399                                000230      000167      001032      JMP RSTART
400
401                                000510      A=510
402
403
404
405
406                                ;GENERAL DATA AREA
407                                000510      000000      TSTX: 0
408                                000512      000000      FTITLE: 0
409                                000514      000000      TEMPX: 0
410                                000516      000000      ADDRPT: 0
411                                000520      000000      BITPT: 0
412                                000522      000000      TRFLG: 0
413                                000524      000000      TYFLG: 0
414                                000526      000000      TYCOR: 0
415                                000530      000000      HIADR: 0
416                                000532      000000      TSTLOC: 0
417
418                                000534      000000      SHDBE: 0

```

;GO TO START OF PROGRAM
;GO RESTORE THE LOADERS
;SCAN FOR BAD PARITY
;RESTART WITHOUT RETYPING MAP INFORMATION
;TITLE PRINTED = 1
;MAPPING- ADDRESS POINTER
;MAPPING- BIT POINTER INDICATING BANK
;MAPPING- TRANSITION FLAG
;MAPPING- TYPED FLAG
;MAPPING- K CORE ACCUMULATOR
;USED TO CHECK WHEN DONE TESTING A BANK
;LOADED WITH ADDRESS OF LOCATION UNDER
;TEST IN SOME SUBTESTS
;VALUE EXPECTED

```

419 000536 000000 WAS: 0 ;ACTUAL VALUE FOUND
420 000540 000000 TRDATA: 0
421 000542 000000 MPR0: 0
422 000544 000000 PASCNT: 0 ;PASS COUNT
423 000546 000000 TBANK: 0
424 000550 000000 MENUT: 0
425 000552 000000 NOKT: 0 ;SET TO INDICATE NO K111 PRESENT
426 000554 000000 HIWORD: 0
427 000556 000000 LOWFLG: 0
428 000560 000000 ODDFLG: 0 ;IF SET INDICATES TESTING HIGH BYTE
429 ;OF MEMORY LOCATION
430 000562 000000 TEMPI: 0
431 000564 000000 MTYFG: 0 ;SET TO INDICATE MAP OF PARITY MEMORY
432 ;ALREADY TYPED
433 000566 000000 RELOC: 0
434
435
436 ;MEMORY PARITY CONTROL REGISTER ADDRESSES
437 ;THE LEAST SIGNIFICANT BIT IN THE DEVICE ADDRESS IS SET TO A ONE(1)
438 ;IF THE CONTROL IS FOUND NOT TO BE PRESENT, THE MEMORY PRESENT UNDER
439 ;CONTROL OF EACH CONTROLLER IS REPRESENTED BY 2 OCTAL WORDS, EACH BIT
440 ;REPRESENTS A 4K BLOCK, I.E. BIT0= 0-4K, BIT1= 4-8K, BIT15= 60-64K.
441 ;THE LOW BYTE OF THE LAST WORD FOR EACH REGISTER INDICATES THE OFFSET (0,2,4,OR 6)
442 ;FOR THE FIRST ADDRESS THAT ACTUALLY CORRESPONDED TO THE REGISTER. THE HIGH BYTE GETS
443 ;SET TO 1 TO INDICATE THAT A MEMORY ADDRESS HAS BEEN FOUND FOR THAT REGISTER.
444 ;FOR EXAMPLE, SAY THAT MPRO AND MPR1 EXIST, CONTROLLING INTERLEAVED MEMORY
445 ;FROM 0 TO 16K, AND THAT MPRO CONTROLS THE ADDRESSES ENDING IN 0 AND 4.
446 ;THE MAP WOULD THEN LOOK AS FOLLOWS:
447 ; MPR0: 172100 ;BIT 0 IS CLEAR SINCE REGISTER IS PRESENT
448 ; 17 ;REGISTER CONTROLS 1ST 16K (=4 BANKS)
449 ; 0
450 ; 400 ;LOW BYTE SHOWS THAT FIRST ADDRESS
451 ; ;ENDS IN 0 (OCTAL)
452 ; ;HIGH BYTE CONTAINS A 1 TO INDICATE
453 ; ;THAT AN ADDRESS WAS FOUND
454 ; MPR1: 172102 ;BIT 0 IS CLEAR SINCE REGISTER IS PRESENT
455 ; 17 ;REGISTER CONTROLS 1ST 16K
456 ; 0
457 ; 402 ;LOW BYTE INDICATES THAT THE FIRST
458 ; ;MEMORY ADDRESS ENDS IN 2 (OCTAL)
459 ; ;HIGH BYTE CONTAINS A 1 TO INDICATE
460 ; ;THAT AN ADDRESS WAS FOUND
461 ;THE REST OF THE MAP WOULD APPEAR AS IN THE LISTING
462
463
464 000570 172101 MPR0: 172100+1 ;PARITY STATUS REGISTERS
465 000572 000000 0 ;0-64K PARITY MEM UNDER THIS CONTROL
466 000574 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
467 000576 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
468 000600 172103 MPR1: 172102+1 ;0-64K PARITY MEM UNDER THIS CONTROL
469 000602 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
470 000604 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
471 000606 000000 0
472 000610 172105 MPR2: 172104+1

```

```

473 000612 000000 0 ;0-64K PARITY MEM UNDER THIS CONTROL
474 000614 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
475 000616 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
476 000620 172107 MPR3: 172106+1 ;0-64K PARITY MEM UNDER THIS CONTROL
477 000622 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
478 000624 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
479 000626 000000 0
480 000630 172111 MPR4: 172110+1 ;0-64K PARITY MEM UNDER THIS CONTROL
481 000632 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
482 000634 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
483 000636 000000 0
484 000640 172113 MPR5: 172112+1 ;0-64K PARITY MEM UNDER THIS CONTROL
485 000642 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
486 000644 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
487 000646 000000 0
488 000650 172115 MPR6: 172114+1 ;0-64K PARITY MEM UNDER THIS CONTROL
489 000652 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
490 000654 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
491 000656 000000 0
492 000660 172117 MPR7: 172116+1 ;0-64K PARITY MEM UNDER THIS CONTROL
493 000662 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
494 000664 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
495 000666 000000 0
496 000670 172121 MPR8: 172120+1 ;0-64K PARITY MEM UNDER THIS CONTROL
497 000672 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
498 000674 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
499 000676 000000 0
500 000700 172123 MPR9: 172122+1 ;0-64K PARITY MEM UNDER THIS CONTROL
501 000702 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
502 000704 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
503 000706 000000 0
504 000710 172125 MPR10: 172124+1 ;0-64K PARITY MEM UNDER THIS CONTROL
505 000712 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
506 000714 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
507 000716 000000 0
508 000720 172127 MPR11: 172126+1 ;0-64K PARITY MEM UNDER THIS CONTROL
509 000722 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
510 000724 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
511 000726 000000 0
512 000730 172131 MPR12: 172130+1 ;0-64K PARITY MEM UNDER THIS CONTROL
513 000732 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
514 000734 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
515 000736 000000 0
516 000740 172133 MPR13: 172132+1 ;0-64K PARITY MEM UNDER THIS CONTROL
517 000742 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
518 000744 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
519 000746 000000 0
520 000750 172135 MPR14: 172134+1 ;0-64K PARITY MEM UNDER THIS CONTROL
521 000752 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
522 000754 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
523 000756 000000 0
524 000760 172137 MPR15: 172136+1 ;0-64K PARITY MEM UNDER THIS CONTROL
525 000762 000000 0 ;64-124K PARITY MEM UNDER THIS CONTROL
526 000764 000000 0

```

```

527 000766 000000 0 ;ADDRESS RESPONSE THIS CONTROL (0,2,4,6)
528
529 000770 000000 TREG: 0 ;PARITY REGISTER UNDER TEST
530
531
532
533 ;INDICATORS FOR CORE OR MOS PARITY REGISTER:
534 ;EACH INDICATOR REFERS TO A PARTICULAR PARITY REGISTER. IF IT IS
535 ;A CORE PARITY REGISTER THEN A '1' IS STORED IN THE INDICATOR.
536 ;IF IT IS A MOS PARITY REGISTER THEN '-1' GETS STORED.
537 ;EX* IF MPRO (172100) IS FOR CORE AND MPR1 (172102) IS FOR MOS
538 ;THEN THE INDICATOR MAP WILL LOOK AS FOLLOWING:
539 ;INDC0: 000001
540 ;INDC1: 177777
541
542 000772 000000 INDC0: 0 ;CORE-MOS PARITY INDICATOR FOR MPR
543 000774 000000 INDC1: 0 ;CORE-MOS PARITY INDICATOR FOR MPR1
544 000776 000000 INDC2: 0 ;CORE-MOS PARITY INDICATOR FOR MPR2
545 001000 000000 INDC3: 0 ;CORE-MOS PARITY INDICATOR FOR MPR3
546 001002 000000 INDC4: 0 ;FOR MPR4
547 001004 000000 INDC5: 0 ;FOR MPR5
548 001006 000000 INDC6: 0 ;FOR MPR6
549 001010 000000 INDC7: 0 ;FOR MPR7
550 001012 000000 INDC8: 0 ;FOR MPR8
551 001014 000000 INDC9: 0 ;FOR MPR9
552 001016 000000 INDC10: 0 ;FOR MPR10
553 001020 000000 INDC11: 0 ;FOR MPR11
554 001022 000000 INDC12: 0 ;FOR MPR12
555 001024 000000 INDC13: 0 ;FOR MPR13
556 001026 000000 INDC14: 0 ;FOR MPR14
557 001030 000000 INDC15: 0 ;FOR MPR15
558 001032 000000 RESRVD: 0
559
560 ;BIT POSITIONS WHICH ARE RESERVED
561 ;FOR FUTURE USE IN PARITY REGISTERS
562 001034 070032 RESVC: 70032 ;CORE PARITY
563 001036 077772 RESVM: 77772 ;MOS PARITY
564
565
566 ;PARITY PATTERNS
567 PARPAT: 125325 ;EVEN, ODD BYTES
568 001040 125325 152652 ;ODD, EVEN
569 001042 152652 052452 ;EVEN, ODD
570 001044 052452 025125 ;ODD, EVEN
571 001046 025125 102070 ;EVEN, EVEN
572 001050 102070 072527 ;ODD, ODD
573 001052 072527 177777 ;EVEN, EVEN
574 001054 177777 107030 ;ODD, ODD
575 001056 107030 152525 ;ODD, EVEN
576 001060 152525 0 ;EXTRA PATTERN AREA
577 001062 000000 0 ;TERMINATOR, DO NOT USE THIS LOC
578 001064 000000 0
579
580

```

```

581 ;THIS IS A MAP OF THE TOTAL MEMORY PRESENT IN THE SYSTEM.
582 001066 000000 MEMLI: 0 ;0-64K MEM PRESENT IN 4K CONTIGUOUS BLOCKS
583 001070 000000 MEMHI: 0 ;64-124 MEM PRESENT IN 4K CONTIGUOUS BLOCKS
584
585 ;THIS IS A MAP OF THE TOTAL PARITY MEMORY PRESENT IN THE SYSTEM.
586 001072 000000 PHEML: 0 ;0-64K PARITY MEMORY PRESENT
587 ;(IN 4K CONTIGUOUS BLOCKS)
588 001074 000000 PHEMH: 0 ;64-124K PARITY MEMORY PRESENT
589 ;(IN 4K CONTIGUOUS BLOCKS)
590 001076 000000 PHEMX: 0 ;TEMP TO HOLD CONTENTS OF EITHER
591 ;LOW OR HIGH MAP
592
593
594
595 ;ROUTINE TO TYPE ASCII MESSAGES, MESSAGE MUST TERMINATE WITH A 0 BYTE.
596 ;THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
597 ;NOTE1: #NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
598 ;NOTE2: #FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
599
600 ;#1100
601 001100 177564 TPS: 177564 ;PRINTER STATUS REGISTER ADDRESS
602 001102 177566 TPB: 177566 ;PRINTER BUFFER REGISTER ADDRESS
603 001104 000 #NULL: .BYTE 0 ;CONTAINS NULL CHARACTER FOR FILLS
604 001105 002 #FILLS: .BYTE 2 ;CONTAINS # OF FILLER CHARACTERS REQUIRED
605 001106 000 #TPFLG: .BYTE 0 ;"TERMINAL AVAILABLE" FLAG (0=YES)
606 001107 000 ;RESERVED
607
608 001110 105767 177772 #TYPE: TSTB #TPFLG ;IS THERE A TERMINAL?
609 001114 001401 BEQ 68 ;BR IF YES
610 001116 000000 HALT ;HALT HERE IF NO TERMINAL
611 001120 010046 68: MOV R0, -(SP) ;SAVE R0
612 001122 017600 000002 MOV #2(SP), R0 ;GET ADDRESS OF ASCII STRING
613 001126 112046 18: MOVB (R0)+, -(SP) ;PUSH CHARACTER TO BE TYPED ONTO STACK
614 001130 001005 BNE 28 ;BR IF IT ISN'T THE TERMINATOR
615 001132 005726 TST (SP)+ ;IF TERMINATOR POP IT OFF THE STACK
616 001134 012600 MOV (SP)+, R0 ;RESTORE R0
617 001136 062716 000002 78: ADD #2, (SP) ;ADJUST RETURN PC
618 001142 000002 RTI ;RETURN
619 001144 004767 000026 28: JSR PC, 58 ;GO TYPE THIS CHARACTER
620 001150 122726 000012 38: CMPE #12, (SP)+ ;CHECK IF THE CHARACTER TYPED
621 ;WAS A LINE FEED
622 001154 001364 BNE 18 ;GO GET NEXT CHARACTER IF NOT LINE FEED
623 001156 016746 177722 MOV #NULL, -(SP) ;GET # OF FILLER CHARACTERS NEEDED
624 ;AND THE NULL CHARACTER
625 001162 105366 000001 48: DECB 1(SP) ;DOES A NULL NEED TO BE TYPED?
626 001166 002770 BLT 38 ;BR IF NO--GO POP THE NULL OF THE STACK
627 001170 004767 000002 JSR PC, 58 ;GO TYPE A NULL
628 001174 000772 BR 48 ;LOOP
629 001176 105777 177676 58: TSTB #TPS ;WAIT UNTIL PRINTER IS READY
630 001202 100375 BPL 58
631 001204 116677 000002 177670 MOVB 2(SP), #TPB ;LOAD CHARACTER TO BE
632 ;TYPED INTO DATA REGISTER
633 001212 000207 RTS PC
634

```

```

635
636
637 ;GENERAL DATA AREA
638
639 001214 000000 SCNFLG: 0 ;SCNFLG GETS SET IF USING
640 ;SCAN ROUTINE (SA=220)
641 001216 000000 KSTART: 0
642 001220 000000 ADRTYP: 0
643 001222 177600 PDRTAB: 177600
644 001224 172200 172200
645 001226 172300 PDREND: 172300
646 001230 172300 KPDR0: 172300 ;KERNEL PAGE DESCRIPTOR REGISTER ADDRESSES
647 001232 172302 KPDR1: 172302
648 001234 172304 KPDR2: 172304
649 001236 172316 KPDR7: 172316
650 001240 172340 KPAR0: 172340 ;KERNEL PAGE ADDRESS REGISTER ADDRESSES
651 001242 172342 KPAR1: 172342
652 001244 172344 KPAR2: 172344
653 001246 172356 KPAR7: 172356
654 001250 000000 SP5AV: 0 ;REGISTER SAVE LOCATIONS
655 001252 000000 R05AV: 0
656 001254 000000 R15AV: 0
657 001256 000000 R25AV: 0
658 001260 000000 R35AV: 0
659 001262 000000 R45AV: 0
660 001264 000000 R55AV: 0
661
662
663
664
665 ;ROUTINE TO RESTART WITHOUT RETYPING MAP AFTER TEST HAS BEEN RUNNING
666 001266 012706 000510 RSTART: MOV #STKPT,SP ;SET UP STACK POINTER
667 001272 012767 000001 177264 MOV #1,MYFG ;SET FLAG TO INDICATE MAP HAS BEEN TYPED
668 001300 005067 177240 CLR PASCNT ;INITIALIZE PASS COUNT
669 001304 012737 015304 000024 MOV #PWRDN,##24
670 001312 012737 000340 000026 MOV #340,##26
671 001320 005067 177164 CLR TSTX
672 001324 005037 177776 CLR #P5 ;CLEAR PROCESSOR STATUS REGISTER
673 001330 012737 000006 000004 MOV #6,##4
674 001336 005037 000006 CLR #6
675 001342 000167 000416 JMP BEGIN
676
677
678
679
680 ;ROUTINE TO SCAN ALL MEMORY FOR BAD PARITY AND TYPE 18 BIT ADDRESSES OF BAD
681 ;LOCATIONS
682 001346 012706 000510 SCAN: MOV #STKPT,SP ;SETUP STACK POINTER
683 001352 005767 177134 TST FTITLE ;IF TITLE HAS BEEN PRINTED, REGISTERS
684 ;HAVE ALREADY BEEN LOCATED- GO
685 ;AND LOCATE IF NOT ALREADY DONE
686 001356 001006 BNE SCANB ;BRANCH, REGISTERS HAVE ALREADY BEEN LOCATED
687 001360 005267 177630 INC SCNFLG ;INCREMENT SCNFLG
688 001364 000167 000120 JMP START1 ;GO TO LOCATE THE REGISTERS

```

```

689 001370 005067 177620 SCAN: CLR SCNFLG ;RETURN HERE AFTER LOCATING THE REGISTERS
690 001374 004767 007760 SCANB: JSR PC,MAPMEM ;SETUP MEMORY MAP
691 001400 004767 012462 JSR PC,PSCAN ;SCAN FOR BAD PARITY
692 001404 104000 TYPE ;TYPE MESSAGE "BAD PARITY SCAN COMPLETE"
693 001406 017055 PSMJG
694 001410 005767 177136 TST NOKT
695 001414 001002 BNE .+6
696 001416 005037 177572 CLR #SRO ;TURN OFF K11 IF PRESENT
697 001422 000000 HALT ;END OF PARITY SCAN
698 001424 000750 BR SCAN
699
700
701
702
703 ;NORMAL STARTUP
704 001426 012706 000510 START: MOV #STKPT,SP ;SET UP STACK POINTER
705 001432 005067 177126 CLR MYFG ;CLEAR FLAG WHICH INDICATES MAP TYPED
706 001436 005067 177102 CLR PASCNT ;INITIALIZE PASS COUNT
707 001442 012737 015304 000024 MOV #PWRDN,##24 ;SETUP POWER FAIL RETURN
708 001450 012737 000340 000026 MOV #340,##26
709 001456 005067 177026 CLR TSTX
710 001462 005767 177024 ;: TST FTITLE ;IS TITLE PRINTED YET?
711 001466 001010 BNE START1 ;YES, SKIP OVER
712 001470 004767 012160 JSR PC,SAVLDR ;COPY LOADER TO LOWER 4K
713 001474 005267 177012 INC FTITLE ;SET FLAG
714 001500 104000 TYPE ;TYPE TITLE "MEMORY PARITY TEST
715 001502 016622 MTIME ;MAINDEC=11-DCMFA"
716 001504 104000 TYPE
717 001506 017110 HLDMSV ;TYPE "LOADERS SAVED IN BANK 0.
718 ;TO RESTORE LOADERS, USE SA 210"
719
720
721
722
723 ;SEARCH FOR PARITY REGISTERS PRESENT AND TYPE ADDRESSES OF THOSE FOUND
724 ;FAILURE TO LOCATE A REGISTER INDICATES THAT THE ADDRESS TIMED OUT OR THAT
725 ;BITS 5-7 IN THE REGISTER DID NOT SET
726 001510 104000 START: TYPE ;TYPE "MEMORY PARITY REGISTERS PRESENT ARE!"
727 001512 016372 HMPRS
728 001514 005067 177022 CLR MPROK ;CLEAR MPR FLAG
729 001520 012702 000570 MOV #MPRO,R2 ;SET UP POINTERS
730 001524 012703 000772 MOV #INDCO,R3 ;POINTER TO CORE-MOS
731 001530 012737 001670 000004 MOV #GMPRB,##4 ;SET UP TIMEOUT TRAP RETURN
732 001536 005037 000006 CLR #6
733 001542 042712 000001 GMPRA: BIC #1,(2) ;CLEAR FLAG BIT IN TABLE
734 001546 005062 000002 CLR 2(R2) ;INITIALIZE LOCATIONS IN THE TABLE
735 001552 005062 000004 CLR 4(R2)
736 001556 005062 000006 CLR 6(R2)
737 001562 005772 000000 TST #2 ;DOES THIS MPR EXIST? (IF NO, TIMES OUT)
738 001566 005772 000340 000000 BIS #340,0(2) ;YES- IS IT AN MF11-LP OR MA11-P CORE PARITY REG
739 001574 032772 000340 000000 BIT #340,0(2)
740 001602 001414 BEQ 18 ;NO, IS IT A MOS-11 PARITY REGISTER? BRANCH
741 001604 011267 176704 MOV (2),TEMPX ;YES- PRINT REGISTER ADDRESS
742 001610 004567 013154 JSR R5,OACNV ;(GET ASCII)

```

```

743 001614 000514          TEMPX
744 001616 017202          MPRCOR
745 001620 000006          6
746 001622 104000          TYPE                ;(TYPE ADDRESS)
747 001624 017202          MPRCOR
748 001626 012713 000001  MOV    #1,(R3)        ;SET INDICATOR FOR CORE PARITY
749 001632 000413          BR      28
750 001634 011267 176654 181  MOV    (2),TEMPX      ;IT IS A MOS REGISTER, PRINT ADDRESS
751 001640 004567 013124  JSR    R5,OACNV       ;(GET ASCII)
752 001644 000514          TEMPX
753 001646 017243          MPRMOS
754 001650 000006          6
755 001652 104000          TYPE                ;(TYPE ADDRESS)
756 001654 017243          MPRMOS
757 001656 012713 177777  MOV    #*1,(R3)       ;SET INDICATOR FOR MOS PARITY
758 001662 005267 176654 281  INC    MPROK          ;SET MPR REGISTER PRESENT FLAG
759 001666 000403          BR      GMPRC
760 001670 022626          GMPRB: CMP   (SP)+,(SP)+ ;SKIP NEXT
761 001672 052712 000001  BIS    #1,R2          ;RESTORE STACK POINTER
762 001676 062702 000010  GMPRC: ADD   #10,R2     ;SET FLAG INDICATING REGISTER NOT PRESENT
763 001702 005723          TST    (R3)+         ;UPDATE POINTER
764 001704 020227 000770  CMP    R2,*TREG       ;DONE YET?
765 001710 002714          BLT    GMPRA         ;NO, LOOP
766 001712 012737 000006 000004  MOV    #6,*#4        ;YES, RESTORE TRAPCATCHER
767 001720 005767 177270  TST    SCNFLAG       ;ARE YOU IN THE ROUTINE TO SCAN
768                                ;MEMORY FOR BAD PARITY-(SCAN)
769 001724 001402          BEQ    GMPHD         ;NO,BRANCH TO CARRY ON NORMALLY
770 001726 000167 177436  JMP    SCANA         ;YES, GO BACK TO THE MEMORY
771                                ;SCAN ROUTINE
772 001732 005767 176604  GMPRD: TST   MPROK     ;ANY PARITY REGISTERS PRESENT?
773 001736 001012          BNE    BEGIN        ;YES- GO TEST CONTROLS PRESENT
774 001740 104000          NOREG: TYPE        ;NO- TYPE "NO PARITY REGISTER FOUND"
775 001742 016555          MTR
776 001744 005737 000042  TST    @*42         ;LOADED BY MONITOR?
777 001750 001402          BEQ    +6           ;NO, BRANCH
778 001752 000167 007322  JMP    LOGICAL       ;YES- EXIT, NO REGISTERS PRESENT
779 001756 000000          HALT
780 001760 000167 177442  JMP    START        ;IF CONTINUED, TRY AGAIN
781
782 001764 012767 002010 014034 BEGIN: MOV   #TEST1+2,RETURN ;SETUP SCOPE RETURN
783 001772 012767 000100 014022  MOV   #100,IMAX     ;MAXIMUM ITERATION COUNT
784 002000 012737 000006 000004  MOV   #6,*#4        ;RESTORE TRAPCATCHER IN TIMEOUT VECTOR
785
786
787
788
789                                ;*****
790                                ;SHOW THAT BITS 0,2,5-11, AND 15 OF EACH CORE PARITY REGISTER
791                                ;CAN BE SET AND CLEARED. BITS 0,2,15 OF EACH MOS PARITY REGISTER
792                                ;PRESENT CAN BE SET AND CLEARED
793                                ;*****
794 002006 104001          TEST1: SCOPE
795 002010 012737 000001 177570  MOV   #1,*#DISPLY   ;LOAD TEST NUMBER INTO THE DISPLAY
796 002016 012700 000570  MOV   #MPRO,R0      ;LOAD ADDRESS OF TABLE INTO R0
797 002022 012704 000772  MOV   #INDCO,R4     ;LOAD ADDRESS OF INDICATOR IN R4

```

```

797 002026 032710 000001 181  BIT    #1,*R0        ;IS THIS REGISTER PRESENT?
798 002032 001042          BNE    48           ;NO- BRANCH TO GET NEXT ADDRESS
799 002034 011001          MOV    #R0,R1       ;YES- LOAD R1 WITH ADDRESS OF
800                                ;PARITY REGISTER
801 002036 022714 000001  CMP    #1,(R4)       ;IS THIS REGISTER CORE?
802 002042 001004          BNE    58           ;NO
803 002044 016767 176764 176760  MOV    #R5VC,RESRVD ;YES, CORE, STORE RESERVED BITS
804 002052 000403          BR      +10
805 002054 016767 176756 176750 581  MOV    #R5VM,RESRVD ;MOS, STORE RESERVED BITS
806 002062 012702 000001  MOV    #1,R2        ;LOAD R2 WITH VALUE OF FIRST BIT
807                                ;TO BE TESTED
808 002066 005011          CLR    #R1          ;INITIALIZE PARITY REGISTER
809 002070 011167 176674  MOV    #*1,TREG     ;READ CONTENTS OF PARITY REGISTER
810 002074 046767 176732 176666  BIC    RESRVD,TREG  ;CLEAR BITS WHICH ARE RESERVED
811 002102 001401          BEQ    +4           ;CHECK OTHER BITS- BRANCH IF OK
812 002104 104002          ERRUP              ;CLEAR INSTRUCTION DID NOT INITIALIZE
813                                ;ALL USED BITS IN PARITY REGISTER
814                                ;TO ZERO (R1 CONTAINS ADDRESS OF
815                                ;FALLING REGISTER)
816 002106 030267 176720          BIT    R2,RESRVD   ;IS THIS BIT RESERVED?
817 002112 001010          BNE    38           ;YES- DON'T TEST IT SINCE IT
818                                ;MAY BE ZERO OR ONE
819 002114 010211          MOV    R2,*R1       ;NO- SET THIS BIT IN THE PARITY REGISTER
820 002116 011103          MOV    #R1,R3       ;READ AND SAVE CONTENTS OF PARITY REGISTER
821 002120 005011          CLR    #R1          ;CLEAR PARITY REGISTER
822 002122 046703 176704          BIC    RESRVD,R3   ;CLEAR BIT LOCATIONS THAT ARE
823                                ;RESERVED
824 002126 020203          CMP    R2,R3        ;CHECK REST
825 002130 001401          BEQ    +4           ;BRANCH IF OK
826 002132 104002          ERRUP              ;PARITY REGISTER WHOSE ADDRESS IS IN R1
827                                ;WAS INCORRECT AFTER THE VALUE IN R2
828                                ;WAS *RITTEN INTO IT, ACTUAL CONTENTS
829                                ;*(WITH UNUSED BITS CLEARED) IS IN R3
830 002134 006302          ASL    R2           ;ROTATE BIT TO BE TESTED
831 002136 103363          BCC    28          ;IF NOT DONE WITH ALL BIT POSITIONS
832                                ;GO TEST THIS ONE
833 002140 062700 000010 481  ADD    #10,R0        ;MOVE R0 TO POINT TO NEXT POSSIBLE ADDRESS
834 002144 005724          TST    (R4)+
835                                ;OF A PARITY REGISTER
836 002146 020027 000770  CMP    R0,*TREG     ;AT END OF TABLE?
837 002152 002725          BLT    18          ;NO, BRANCH
838 002154 005067 176610  CLR    TREG
839
840                                ;*****
841                                ;SHOW THAT RESET CLEARS BITS 0,2, AND 15 OF EACH PARITY REGISTER
842                                ;PRESENT.
843                                ;*****
844 002160 104001          TEST2: SCOPE
845 002162 012737 000002 177570  MOV   #2,*#DISPLY   ;LOAD TEST NUMBER INTO THE DISPLAY
846 002170 005067 013626  CLR    INAX         ;DON'T ITERATE TEST
847 002174 012700 000570  MOV   #MPRO,R0      ;LOAD POINTER
848 002200 012703 000772  MOV   #INDCO,R3     ;POINTER TO INDICATOR
849 002204 032710 000001 181  BIT    #1,*R0        ;IS THIS PARITY REGISTER PRESENT?

```

```

851 002210 001012           BNE 58           ;NO BRANCH
852 002212 022713 000001    CMP  #1,(R3)     ;IS THIS CORE OR MOS PARITY REGISTER?
853 002216 001404           BEQ 68           ;NO- BRANCH
854 002220 012770 100015 000000    MOV  #100015,(R0) ;MOS-SET ALL DEFINED BITS TO 1
855 002226 000403           BR  .+10        ;
856 002230 012770 107745 000000 58: MOV  #107745,(R0) ;CORE- SET ALL DEFINED BITS TO 1
857 002236 062700 000010 58: ADD  #10,R0      ;MOVE POINTER TO POINT TO NEXT MPR ADDRESS
858 002242 005723           TST  (R3)+      ;INCREMENT POINTER TO INDICATOR
859                               ;OF A PARITY REGISTER
860 002244 020027 000770     CMP  R0,#TREG   ;AT END OF TABLE?
861                               ;
862 002250 002755           BLT  18         ;NO- CONTINUE
863 002252 105767 176630     TSTB #TFLG     ;YES- TERMINAL AVAILABLE?
864 002256 001003           RNE 46         ;NO- BRANCH
865 002260 105777 176614     TSTB #TPS      ;YES- WAIT FOR TERMINAL TO FINISH
866 002264 100375           BPL  .-4       ;
867 002266 000005 48:     RESET          ;ISSUE INIT
868 002270 012700 000570     MOV  #MPRO,R0  ;LOAD ADDRESS OF THE TABLE
869 002274 012703 000772     MOV  #INDCO,R3 ;POINTER TO INDICATOR
870 002300 032710 000001 28:     BIT  #1,@R0   ;IS THIS PARITY REGISTER PRESENT?
871 002304 001030           BNE 38         ;NO- BRANCH
872 002306 022713 000001     CMP  #1,(R3)  ;IS THIS A CORE PAR REGISTER?
873 002312 001012           BNE 78         ;NO- BRANCH
874 002314 017002 000000     MOV  @R0,R2   ;YES, GET CONTENTS OF REGISTER
875 002320 005070 000000     CLR  @R0      ;MAKE SURE THAT WMP AND AE ARE CLEAR
876 002324 042702 077772     BIC  #77772,R2 ;MASK RESERVED BITS FOR CORE PAR
877                               ;-ITY REGISTER. BITS 5-11(ADDP8
878                               ;BITS) ARE ALSO MASKED
879                               ;CHECK, IF REST WERE CLEARED
879 002330 005702           TST  R2
880 002332 001401           BEQ  .+4
881 002334 104002           ERROR
882                               ;CORE PARITY REGISTER WHOSE ADDRESS IS
883                               ;POINTED TO BY R0 WAS INCORRECT
884                               ;AFTER A RESET WAS ISSUED- CONTENTS
885                               ;SAVED IN R2 WITH UNUSED BITS MASKED
885 002336 000411           BR  38-4
886 002340 017002 000000 78:     MOV  @R0,R2   ;MOS, GET CONTENTS OF REGISTER
887 002344 005070 000000     CLR  @R0      ;MAKE SURE THAT WMP AND AE ARE CLEAR
888 002350 046702 176462     BIC  #RESVM,R2 ;MASK RESERVED BITS FOR MOS PAR REG
889 002354 005702           TST  R2
890 002356 001401           BEQ  .+4
891 002360 104002           ERROR
892                               ;RESET DID CLEAR ALL BITS
893                               ;MOS PARITY REGISTER WHOSE ADDRESS IS
894                               ;POINTED BY R0 WAS INCORRECT. AFTER
895                               ;ISSUING RESET CONTENTS OF PAR REG
896                               ;WERE AS SHOWN IN R2(UNUSED BITS
897                               ;HAVE BEEN MASKED)
896 002362 005070 000000     CLR  @R0      ;REINITIALIZE PARITY REGISTER
897 002366 062700 000010 38:     ADD  #10,R0   ;MOVE POINTER TO POINT TO ADDRESS
898                               ;OF NEXT REGISTER
899 002372 005723           TST  (R3)+
900 002374 020027 000770     CMP  R0,#TREG ;INCREMENT POINTER TO INDICATOR
901 002400 002737           BLT  28       ;DONE?
902                               ;NO- LOOP
903
904

```

```

905                               ;MAP CORRESPONDENCE BETWEEN PARITY REGISTERS AND MEMORY, AND TYPE RESULTS
906                               ;NOTE THAT IF PARITY MEMORY IS NOT LOCATED CORRECTLY BY THIS SUBTEST
907                               ;IT IS DUE TO ONE OF THE FOLLOWING FAILURES:
908                               ;
909                               ; -SETTING WRITE WRONG PARITY DID NOT CAUSE BAD PARITY TO BE WRITTEN
910                               ;
911                               ; -PARITY GENERATE OR DETECT LOGIC FAILED
912                               ;
913                               ; -PARITY ERROR BIT FAILED TO SET
914                               ;
915                               ; -PARITY BITS IN MEMORY LOCATION FAILED (I.E. BIT STUCK AT GOOD PARITY VALUE)
916                               ;NOTE THAT SETTING SWITCH REGISTER SWITCH 9 WILL CAUSE A HALT AFTER THE MAP
917                               ;IS TYPED. IF YOU WISH TO CHANGE THE MAP TO ISOLATE THE CAUSE OF A MAPPING
918                               ;FAILURE, YOU CAN DO THIS ONCE THE PROCESSOR IS HALTED. SEE THE DESCRIPTION
919                               ;IN THE LISTING (PRECEDING THE MAP TAG "MPRO" AT LOCATION 600) FOR THE MEANING
920                               ;OF THE MAP CONTENTS. AFTER MAKING THE DESIRED CHANGES, PRESS CONTINUE. THE NEW
921                               ;MAP WILL BE TYPED AND IF SWITCH 9 IS LEFT SET THE PROCESS WILL BE REPEATED.
922                               ;IF SWITCH 9 IS NOT LEFT SET THE PROGRAM WILL PROCEED TO TEST THE PARITY MEMORY
923                               ;AND REGISTERS AS RECORDED IN THE NEW MAP.
924                               ;*****
921 002402 104001           TEST3: SCOPE
922 002404 012737 000003 177570    MOV  #3,#DISPLY ;LOAD TEST NUMBER INTO THE DISPLAY
923 002412 005767 176146     TST  #MYFG     ;IF MAPPING HAS ALREADY BEEN DONE
924 002416 001044           BNE  TEST4     ;SKIP SUBTEST
925 002420 004767 010740     JSR  #7,CLRPAR ;MAP MEMORY
926 002424 004767 006730     JSR  #7,MAPMEM ;FIND PARITY MEMORY AND CORRESPONDING
927 002430 004767 007252     JSR  #7,MAPREG ;REGISTERS USING WRITE WRONG PARITY
928                               ;WITHOUT ACTION ENABLE SET
929                               ;INITIALIZE LOCATIONS INDICATING
930 002434 005067 176432     CONT3: CLR  #PMEM1 ;TOTAL PARITY MEMORY PRESENT
931 002440 005067 176430     CLR  #PMEMH
932 002444 012701 000570     MOV  #MPRO,R1
933 002450 032711 000001 18:     BIT  #1,@R1
934 002454 001006           BNE  28
935 002456 056167 000002 176406     BIS  2(R1),PMEM1 ;FLAG EXISTING PARITY MEMORY (LOW 64K)
936 002464 056167 000004 176402     BIS  4(R1),PMEMH ;FLAG EXISTING PARITY MEMORY (HIGH 64K)
937 002472 062701 000010 28:     ADD  #10,R1
938 002476 020127 000770     CMP  R1,#TREG
939 002502 103762           BLO  18
940 002504 004767 007712     JSR  #7,INAP  ;TYPE MAP
941 002510 005267 176050     INC  #MYFG     ;INDICATE MAPPING DONE
942 002514 032737 001000 177570     BIT  #BIT9,R#SR ;SWITCH 9 SET?
943 002522 001402           BEQ  .+6       ;NO- BRANCH
944 002524 000000           HALT          ;YES- SWITCH 9 SET INDICATING HALT
945                               ;AFTER TYPING PARITY MEMORY MAP
946 002526 000742           BR  CONT3     ;GO TYPE NEW MAP TO VERIFY USER'S INTENT
947
948
949                               ;*****
950                               ;SHOW THAT ASSERT PB WORKS CORRECTLY FOR EACH REGISTER
951                               ;SHOW THAT NO TRAP OCCURS IF ACTION ENABLE (AE) IS NOT SET
952                               ;SHOW THAT SETTING AE WITH ERROR ALREADY SET DOESN'T CAUSE A TRAP
953                               ;NOTE THAT IF A K111 IS PRESENT, IT IS USED DURING THIS SUBTEST
954                               ;*****
955 002530 104001           TEST4: SCOPE
956 002532 012737 000004 177570    MOV  #4,#DISPLY ;LOAD TEST NUMBER INTO THE DISPLAY
957 002540 012767 000100 013254     MOV  #100,INAX ;
958 002546 004767 010612     JSR  #7,CLRPAR ;CLEAR ALL PARITY REGISTERS

```



```

1067
1068 003062 032701 000001          BIT    #1,R1          ;THRU KERNEL PAGE 1 IF KT11 IS PRESENT)
1069 003066 001403          BEQ    .+10          ;IS ERROR RETURN INDICATED?
1070 003070 104002          ERROR          ;NO- BRANCH
1071
1072
1073
1074 003072 000167 177744          JMP    LOP5          ;MAP INDICATES NO PARITY MEMORY IS
1075 003076 012770 000004 000000          MOV    #WMP,0(R0)   ;CONTROLLED BY THIS REGISTER, R0
1076 003104 011111          MOV    @R1,@R1      ;POINTS TO THE ADDRESS OF THE
1077
1078 003106 005711          TST   @R1           ;PARITY REGISTER
1079 003110 042770 000004 000000          BIC   #WMP,0(R0)   ;SET WMP IN THIS REGISTER
1080 003116 011111          MOV    @R1,@R1      ;WRITE CONTENTS OF LOCATION WITH
1081 003120 005711          TST   @R1           ;WRONG PARITY
1082 003122 005770 000000          TST   0(R0)        ;DETECT WRONG PARITY
1083 003126 100401          BMI   .+4           ;CLEAR WMP IN PARITY REGISTER
1084 003130 104002          ERROR          ;RESTORE GOOD PARITY
1085
1086
1087
1088 003132 005070 000000          CLR   0(R0)        ;PREAD LOCATION
1089 003136 000741          BR    LOP5          ;READ CONTENTS OF PARITY REGISTER
1090 003140 005767 175406          TST   NOKT         ;BRANCH IF PARITY ERROR IS STILL SET
1091 003144 001002          BNE   .+6           ;PARITY ERROR BIT CLEARED BY READING
1092 003146 005037 177572          CLR   @*SR0        ;GOOD PARITY (OR POSSIBLY WHILE DOING
1093
1094
1095
1096
1097
1098
1099
1100
1101 003152 104001          TEST6: SCOPE        ;SHOW THAT PARITY GENERATE AND DETECT LOGIC WORKS CORRECTLY FOR EACH BYTE
1102 003154 012737 000006 177570          MOV   #6,@*DISPLY  ;SHOW THAT WRITE WRONG PARITY WORKS FOR HIGH AND LOW BYTES
1103 003162 004767 010176          JSR   @*CLRPAR     ;SHOW THAT WRITE INTO LOCATION WHEN WRITE WRONG PARITY IS NOT SET
1104 003166 005767 175360          TST   NOKT         ;RESTORES GOOD PARITY
1105 003172 001004          BNE   1$           ;*****
1106 003174 004767 010064          JSR   @*NRALL      ;LOAD TEST NUMBER INTO THE DISPLAY
1107 003200 004767 010230          JSR   @*MAP1       ;CLEAR ALL PARITY REGISTERS
1108
1109 003204 012700 000570 1$      MOV   #MPRO,R0     ;KT11 PRESENT?
1110 003210 032710 000001          LOOP6: BIT @*R0    ;NO, BRANCH
1111 003214 001406          BEQ   1$           ;YES- MAP IT (KERNEL 0 TO BANK 0, RW;
1112 003216 062700 000010          LOP6:  ADD @*R0    ;KERNEL 7 TO EXTERNAL BANK, RW; KERNEL 1 RW)
1113 003222 020027 000770          CMP   R0,@*REG    ;AND TURN IT ON
1114 003226 103770          BLO  LOOP6        ;SETUP TO FIND REGISTERS PRESENT
1115 003230 000523          BR    DONE6       ;IS THIS REGISTER PRESENT?
1116
1117 003232 004767 010242          TST6: JSR @*LOCATN ;YES- BRANCH TO TEST IT
1118
1119
1120

```

```

1121
1122 003236 032701 000001          BIT    #1,R1          ;(VIRTUAL THRU KERNEL PAGE 1 IF KT11 PRESENT)
1123 003242 001403          BEQ    .+10          ;IF NO MEMORY WAS FOUND TO CORRESPOND
1124 003244 104002          ERROR          ;ODD ADDRESS IS RETURNED-BRANCH IF OK
1125
1126
1127
1128 003246 000167 177744          JMP    LOP6          ;MAP INDICATES NO PARITY MEMORY IS
1129
1130
1131
1132 003252 005011          ;FIRST SHOW THAT IF THE PARITY REGISTER IS CLEARED INITIALLY,
1133 003254 005070 000000          ;PARITY ERROR DOESN'T SET
1134 003260 005002          CLR   @R1           ;INITIALIZE LOCATION UNDER TEST
1135
1136 003262 110211 1$      MOV   R2,@R1       ;INITIALLY CLEAR PARITY REGISTER
1137 003264 005711          TST   @R1           ;R2 CONTAINS VALUE TO BE LOADED
1138 003266 005770 000000          TST   @*R0         ;INTO MEMORY
1139 003272 100006          BPL   5$           ;WRITE VALUE INTO LOW BYTE
1140 003274 104002          ERROR          ;READ WORD TO CHECK PARITY
1141
1142
1143
1144 003276 005070 000000          CLR   0(R0)        ;CHECK PARITY REGISTER
1145 003302 005011          CLR   @R1           ;BRANCH IF ERROR NOT SET
1146 003304 005002          CLR   R2           ;PARITY ERROR SET WHEN VALUE IN R2 WAS
1147 003306 000402          BR    2$           ;WRITTEN AND READ BACK FROM LOW BYTE OF
1148 003310 105202          BR    2$           ;LOCATION WHOSE ADDRESS IS CONTAINED IN
1149 003312 001363          BNE   1$           ;R1 (#WMP WAS NOT SET)
1150 003314 110281 000001 2$      MOV   R2,1(R1)    ;CLEAR ERROR BIT
1151 003320 005711          TST   @R1           ;REINITIALIZE TEST LOCATION
1152 003322 005770 000000          TST   @*R0         ;REINITIALIZE VALUE TO BE USED
1153 003326 100002          BPL   .+6           ;INCREMENT VALUE TO BE LOADED
1154 003330 104002          ERROR          ;LOOP UNTIL ALL VALUES HAVE BEEN USED
1155
1156
1157 003332 000402          BR    6$           ;WRITE ALL VALUES INTO HIGH BYTE
1158 003334 105202          INCB  R2           ;READ WORD TO CHECK PARITY
1159 003336 001366          BNE   2$           ;CHECK PARITY REGISTER
1160
1161
1162
1163 003340 005011          ;TEST PARITY GENERATE AND DETECT LOGIC BY SETTING WRITE WRONG PARITY AND
1164 003342 005002          6$: CLR @R1         ;WRITING EACH POSSIBLE VALUE TO THE LOW
1165 003344 012770 000004 000000 3$: MOV #WMP,0(R0)   ;BYTE, THEN TO THE HIGH BYTE
1166 003352 110211          MOV   R2,@R1       ;INITIALIZE LOCATION UNDER TEST
1167 003354 005070 000000          CLR   0(R0)        ;INITIALIZE VALUE TO BE WRITTEN
1168
1169 003360 005711          TST   @R1           ;SET WRITE WRONG PARITY
1170 003362 005770 000000          TST   0(R0)        ;WRITE WRONG PARITY IN LOW BYTE
1171 003366 100402          BMI   .+6           ;CLEAR WRITE WRONG PARITY, AND CLEAR
1172 003370 104002          ERROR          ;PARITY ERROR IF SET
1173
1174

```

```

1175                                     ;SET, R0 POINTS TO ADDRESS OF PARITY
1176                                     ;REGISTER, R1 CONTAINS ADDRESS OF LOCATION
1177                                     ;BEING TESTED (VIRTUAL, THRU KERNEL
1178                                     ;PAGE 1 IF KT11 IS PRESENT), R2
1179                                     ;CONTAINS THE VALUE WRITTEN
1180 003372 000402          BR      .+6      ;EXIT LOOP AFTER ERROR
1181 003374 105202        INCB    R2        ;INCREMENT DATA
1182 003376 001362        BNE    38      ;LOOP TILL DONE WITH ALL VALUES
1183 003400 005011        CLR    @R1      ;REINITIALIZE LOCATION TO CLEAR BAD PARITY
1184 003402 005070        CLR    @R0      ;CLEAR ERROR IF SET
1185 003406 005711        TST    @R1      ;READ LOCATION, WHICH SHOULD NOW HAVE
1186                                     ;GOOD PARITY
1187 003410 005770        TST    @R0      ;PARITY ERROR SET?
1188 003414 100001        BPL    .+4      ;NO, BRANCH
1189 003416 104002        ERROR    ;GOOD PARITY WAS NOT RESTORED BY
1190                                     ;WRITING INTO THE LOCATION WITH
1191                                     ;WRITE WRONG PARITY CLEARED
1192 003420 012770        MOV     ##WP,@(R0) ;SET WRITE WRONG PARITY
1193 003426 110261        MOVB   P2,1(K1) ;WRITE WRONG PARITY IN HIGH BYTE
1194 003432 005070        CLR    @R0      ;CLEAR WRITE WRONG PARITY AND PARITY
1195                                     ;ERROR IF SET
1196 003436 005711        TST    @R1      ;READ BACK WRONG PARITY
1197 003440 005770        TST    @R0      ;PARITY ERROR SET?
1198 003444 100402        BMI    .+6      ;YES-BRANCH
1199 003446 104002        ERROR    ;PARITY ERROR DID NOT SET WHEN THE LOCATION
1200                                     ;UNDER TEST WAS WRITTEN AND READ BACK WITH
1201                                     ;WRITE WRONG PARITY SET, R0 POINTS
1202                                     ;TO THE ADDRESS OF THE PARITY REGISTER,
1203                                     ;THE VALUE IN R2 WAS WRITTEN INTO THE HIGH
1204                                     ;BYTE OF THE LOCATION WHOSE ADDRESS IS IN R1
1205                                     ;(VIRTUAL THRU KERNEL PAGE 1 IF KT11 PRESENT)
1206                                     ;THEN THE PARITY REGISTER WAS
1207                                     ;CLEARED AND THE WORD WAS READ BACK
1208 003450 000402          BR      .+6      ;EXIT LOOP AFTER ERROR
1209 003452 105202        INCB    R2        ;INCREMENT DATA
1210 003454 001361        BNE    48      ;LOOP TILL DONE WITH ALL VALUES
1211 003456 005011        CLR    @R1      ;CLEAR BAD PARITY IN TEST LOCATION
1212 003460 005070        CLR    @R0      ;CLEAR PARITY ERROR BIT IF SET
1213 003464 005711        TST    @R1      ;READ LOCATION, WHICH SHOULD NOW
1214                                     ;HAVE GOOD PARITY
1215 003466 005770        TST    @R0      ;CHECK PARITY ERROR BIT
1216 003472 100001        BPL    .+4      ;BRANCH IF CLEAR
1217 003474 104002        ERROR    ;WRITING INTO LOCATION WHEN WRITE
1218                                     ;WRONG PARITY WAS NOT SET DID NOT
1219                                     ;WRITE GOOD PARITY
1220 003476 000647          BR      LUP6     ;GO CHECK FOR ANOTHER PARITY REGISTER
1221 003500 005767        TST    NOKT    ;
1222 003504 001002        BNE    .+6      ;
1223 003506 005037        CLR     @SRO     ;TURN OFF KT11 IF PRESENT
1224
1225
1226
1227
1228
;*****
;SHOW THAT SETTING PARITY ERROR AFTER SETTING ACTION ENABLE WON'T CAUSE A TRAP

```

```

1229
1230 003512 104001        ;*****
1231 003514 012737        TEST7: SCOPE
1232 003522 004767        MOV     #7,##DISPLY ;LOAD TEST NUMBER INTO THE DISPLAY
1233 003526 012737        JSR    #7,CLRPAR ;INITIALLY CLEAR ALL PARITY REGISTERS
1234 003534 005037        MOV     #TRP7,##PARVEC ;SETUP PARITY TRAP RETURN
1235 003540 012700        CLR    #PARVEC+2
1236 003544 032710        MOV     #MPRO,R0 ;SETUP TO GET ADDRESS OF REGISTER PRESENT
1237 003550 001406        LUP7:  BIT    #1,@R0
1238 003552 062700        BEQ    TST7 ;BRANCH TO TEST REGISTER
1239 003556 020027        LOOP7: ADD    #10,R0
1240 003562 103770        CMP    R0,#TREG
1241 003564 000412        BLO    LUP7
1242 003566 012770        BR     DONE7 ;BRANCH IF DONE TESTING ALL REGISTERS
1243 003574 052770        TST7: MOV     #AE,@(R0) ;SET ACTION ENABLE
1244 003602 000240        BIS    #PER,@(R0) ;SET PARITY ERROR
1245 003604 005070        NOP ;SHOULD NOT TRAP
1246 003610 000760        CLR    @R0 ;CLEAR PARITY REGISTER
1247 003612 012737        BR     LOOP7 ;GO CHECK NEXT REGISTER
1248 003620 000405        DONE7: MOV    #PARVEC+2,##PARVEC
1249 003622 104002        TRP7: RR     TEST10 ;TRAP OCCURRED WHEN PARITY ERROR BIT
1250                                     ;WAS SET VIA A BIS INSTRUCTION
1251                                     ;WITH ACTION ENABLE ALREADY SET,
1252                                     ;R0 POINTS TO THE ADDRESS OF THE
1253                                     ;PARITY REGISTER
1254 003624 022626        CMP    (SP)+,(SP)+ ;RESTORE STACK POINTER
1255 003626 005070        CLR    @R0 ;CLEAR PARITY REGISTER
1256 003632 000747        BR     LOOP7
1257
1258
1259
1260
1261
1262
1263
1264
1265 003634 104001        ;*****
1266 003636 012737        TEST10: SCOPE
1267 003644 004767        MOV     #10,##DISPLY ;LOAD TEST NUMBER INTO THE DISPLAY
1268 003650 005767        JSR    #7,CLRPAR ;INITIALLY CLEAR ALL PARITY REGISTERS
1269 003654 001004        TST    NOKT ;KT11 PRESENT?
1270 003656 004767        BNE    18 ;NO- BRANCH
1271 003662 004767        JSR    #7,NRALL ;YES- INITIALLY MAP ALL PAGES NR
1272                                     ;MAP KERNEL 0 TO BANK 0,RW
1273                                     ;KERNEL 7 TO THE EXTERNAL BANK, RW
1274                                     ;MAKE KERNEL PAGE 1 RW AND TURN ON THE KT11
1274 003666 012700        18:  MOV     #MPRO,R0
1275 003672 012702        MOV     #INDCO,R2
1276 003676 032710        LUP10: BIT    #1,@R0
1277 003702 001407        BEQ    TST10 ;BRANCH TO TEST REGISTER IF PRESENT
1278 003704 062700        LOOP10: ADD    #10,R0
1279 003710 005722        TST    (R2)+
1280 003712 020027        CMP    R0,#TREG
1281 003716 103767        BLO    LUP10
1282 003720 000507        BR     DONE10 ;BRANCH IF ALL REGISTERS HAVE BEEN TESTED

```

```

1283 003722 004767 007552          TST10: JSR  %7,LOCATM
1284 003726 032701 000001          BIT  #1,R1
1285 003732 001403                    BEQ  .,+10
1286 003734 104002                    ERROR
1287
1288
1289
1290 003736 000167 177742          JMP  LOOP10
1291 003742 012770 000004 000000    MOV  #WVP,#(R0)
1292 003750 011111                    MOV  @R1,@R1
1293 003752 016161 004000 004000    MOV  4000(R1),4000(R1)
1294 003760 012770 000001 000000    MOV  #AE,@(R0)
1295 003766 012737 004020 000114    MOV  #TRP10,##PARVEC
1296 003774 012767 000010 000152    MOV  #10,COUNT
1297
1298 004002 005711          INST1: TST  @R1

```

```

;ERROR RETURN INDICATED?
;BRANCH IF NO
;MAP INDICATES THERE IS NO MEMORY
;CORRESPONDING TO THIS REGISTER
;RO POINTS TO THE ADDRESS OF
;THE PARITY REGISTER
;SET WRITE #WRUNG PARITY
;WRITE #WRONG PARITY IN FIRST LOCATION
;WRITE #WRONG PARITY IN SECOND LOCATION
;SET ACTION ENABLE AND CLEAR REST
;SETUP PARITY TRAP RETURN
;SETUP COUNTER TO EXECUTE INSTRUCTION 1
;(INST1) TEN TIMES
;READ #WRONG PARITY WITH AE SET- SHOULD

```

```

1299
1300 004004 104002          ERROR
1301
1302
1303 004006 000441          INST2: BR  CONT10
1304 004010 005761 004000    TST  4000(R1)
1305
1306 004014 104002          ERROR
1307
1308
1309 004016 000435          TRP10: BR  CONT10
1310 004020 005367 000130    DEC  COUNT
1311 004024 001413          BEQ  18
1312 004026 022712 000001    CMP  #1,(R2)
1313 004032 001005          BNE  28
1314
1315 004034 032770 000040 000000    BIT  #BITS,@(R0)
1316
1317 004042 001401          BEQ  .,+4
1318 004044 104002          ERROR
1319
1320
1321
1322
1323 004046 012716 004002          28:  MOV  #INST1,@SP
1324 004052 000002          RTI
1325 004054 012737 004070 000114 18:  MOV  #TRP10A,##PARVEC
1326 004062 012716 004010    MOV  #INST2,@SP
1327 004066 000002          RTI
1328 004070 022712 000001    TRP10A: CMP  #1,(R2)
1329 004074 001005          BNE  18
1330 004076 032770 000040 000000    BIT  #BITS,@(R0)
1331
1332 004104 001001          BNE  .,+4
1333
1334 004106 104002          ERROR
1335
1336
1337
1338
1339 004110 022626          18:  CMP  (SP)+,(SP)+
1340 004112 012737 000116 000114  CONT10: MOV  #PARVEC+2,##PARVEC
1341 004120 005070 000000    CLR  @(R0)
1342 004124 005511          ADC  @R1
1343 004126 005561 004000    ADC  4000(R1)
1344 004132 005070 000000    CLR  @(R0)
1345 004136 000662          BR  LOOP10
1346 004140 005767 174406    DONE10: TST  NOKT
1347 004144 001002          BNE  .,+6
1348 004146 005037 177572    CLR  #SRO
1349 004152 000401          BR  TEST11
1350 004154 000000          COUNT: 0
1351
1352

```

```

;TRAP TO TRP10
;NO PARITY TRAP OCCURRED. R0 POINTS TO
;ADDRESS OF THE PARITY REGISTER BEING
;TESTED.
;READ #WRONG PARITY FROM SECOND ADDRESS
;WITH AE SET- SHOULD TRAP TO TRP10A
;NO PARITY TRAP OCCURRED. R0 POINTS TU
;THE ADDRESS OF THE PARITY REGISTER
;BEING TESTED
;HAS PARITY TRAP OCCURRED TEN TIMES?
;YES- BRANCH
;IS THIS A CORE PAR REG?
;NO, BRANCH (NO ERROR)
;ADDRESS BITS FOR MOS PAR
;IF #ERROR ADDRESS BITS ARE TRACKING,
;BIT 5 SHOULD BE CLEAR (ONLY FOR CORE PARITY)
;PARITY ERROR ADDRESS BITS INCORRECT
;RO POINTS TO THE ADDRESS OF THE PARITY
;REGISTER, R1 CONTAINS THE ADDRESS
;REFERENCED TO CAUSE A PARITY TRAP
;(VIRTUAL IF K11 IS PRESENT)
;GO EXECUTE INSTRUCTION 1 AGAIN
;CHANGE PARITY TRAP RETURN
;GO EXECUTE INSTRUCTION 2
;IS THIS A CORE REG?
;NO, BRANCH
;PARITY TRAP OCCURRED- CHECK PARITY
;ERROR ADDRESS BITS
;BRANCH IF OK (IF THE PARITY ERROR
;ADDRESS BITS TRACKED, BIT 5 WILL BE SET)
;PARITY ERROR ADDRESS BITS INCORRECT
;RO POINTS TO THE ADDRESS OF THE
;PARITY REGISTER. THE ADDRESS REFERENCED
;TO CAUSE THE ERROR WAS THAT IN
;R1 PLUS 4000 (OCTAL).
;RESTORE TRAPCATCHER
;CLEAR PARITY REGISTER
;CLEAR BAD PARITY
;CLEAR PARITY ERROR BIT IF SET
;TURN OFF K11 IF PRESENT

```

```

1353
1354
1355
1356
1357
1358
1359 004156 104001
1360 004160 012737 000011 177570
1361 004166 004767 007172
1362 004172 005767 174354
1363 004176 001004
1364 004200 004767 007060
1365 004204 004767 007224
1366
1367 004210 012700 000570
1368 004214 012703 000772
1369 004220 032710 000061
1370 004224 001003
1371 004226 022713 000001
1372 004232 001407
1373
1374 004234 062700 000010
1375 004240 005723
1376 004242 020027 000770
1377 004246 103764
1378 004250 000443
1379 004252 004767 007222
1380
1381 004256 032701 000001

```

```

*****
;IF MULTIPLE PARITY ERRORS OCCUR DURING ONE INSTRUCTION (WITH ACTION ENABLE
;NOT SET) THE ERROR ADDRESS BITS WILL RECORD THE LAST ERROR (ONLY FOR CORE PARITY
;REGISTERS)
*****
TEST11: SCOPE
MOV #11, @DISPLY ;LOAD TEST NUMBER INTO THE DISPLAY
JSR #7, CLRPAR ;INITIALLY CLEAR ALL PARITY REGISTERS
TST NOKT ;KT11 PRESENT?
BNE 18 ;NO- BRANCH
JSR #7, NRALL ;YES, MAP KERNEL PAGE 0 TO BANK 0, RW
JSR #7, MAP1 ;MAP KERNEL PAGE 7 TO THE EXTERNAL BANK, RW
;SET KERNEL PAGE 1 RW AND TURN ON KT11
;SETUP TO GET ADDRESSES OF REGISTERS PRESENT
18: MOV #MPRO, R0
MOV #INDCO, R3
LUP11: BIT #1, @R0
BNE LOOP11 ;IF THIS REG NOT PRESENT, SKIP
CMP #1, (R3) ;IS THIS A CORE PAR REG?
BEQ TST11 ;YES, THEN TEST IT
;IF NOT CORE, SKIP THIS REGISTER
LOOP11: ADD #10, R0
TST (R3)+
CMP R0, #TREG
SLO LUP11
BR DONE11 ;BRANCH OUT IF ALL REGISTERS HAVE BEEN TESTED
TST11: JSR #7, LOCATM ;GET THE ADDRESS OF A MEMORY LOCATION
;CORRESPONDING TO THIS PARITY REGISTER
;ERROR RETURN INDICATED?
BIT #1, R1

```

```

1382 004262 001403
1383 004264 104002
1384
1385
1386 004266 000167 177742
1387 004272 010102
1388 004274 062702 010000
1389 004300 012770 000004 000000
1390 004306 011111
1391 004310 011212
1392 004312 005070 000000
1393 004316 021112
1394
1395 004320 005770 000000
1396 004324 100401
1397 004326 104002
1398
1399
1400 004330 032770 000100 000000
1401
1402
1403 004336 001001
1404 004340 104002
1405
1406
1407
1408
1409 004342 005070 000000
1410 004346 005511
1411 004350 005512
1412 004352 005070 000000
1413 004356 000726
1414 004360 005767 174166
1415 004364 001002
1416 004366 005037 177572
1417
1418
1419
1420
1421
1422
1423
1424
1425 004372 104001
1426 004374 012737 000012 177570
1427 004402 004767 006756
1428 004406 005767 174140
1429 004412 001004
1430 004414 004767 006644
1431 004420 004767 007010
1432
1433 004424 012700 000570
1434 004430 012702 000772
1435 004434 032710 000001

```

```

;BRANCH IF NOT
;NO MEMORY IN MAP CORRESPONDING TO
;THIS PARITY REGISTER, R0 POINTS
;TO THE ADDRESS OF THE PARITY REGISTER
JMP LOOP11
MOV R1, R2 ;SETUP SECOND TEST ADDRESS LOCATION
ADD #10000, R2
MOV #WVP, @R0 ;SET WRITE WRONG PARITY
MOV @R1, @R1 ;WRITE WRONG PARITY IN FIRST TEST LOCATION
MOV @R2, @R2 ;WRITE WRONG PARITY IN SECOND TEST LOCATION
CLR @R0 ;CLEAR PARITY REGISTER
CMP @R1, @R2 ;READ FIRST TEST LOCATION, AND
;THEN READ SECOND TEST LOCATION
;MAKE SURE PARITY ERROR SET
TST @R0
BMI +4
ERROR ;PARITY ERROR NOT SET AFTER
;READING TWO LOCATIONS WHICH
;SHOULD HAVE BAD PARITY
BIT #BIT6, @R0 ;CHECK ERROR ADDRESS- IF THE LAST
;ADDRESS WAS RECORDED, BIT 6 WILL
;BE SET
BNE +4
ERROR ;PARITY ERROR ADDRESS BITS INCORRECT
;R0 POINTS TO ADDRESS OF PARITY REGISTER
;R2 CONTAINS ADDRESS OF LAST BAD PARITY
;LOCATION REFERENCED (IF KT11 PRESENT,
;ADDRESS IS VIRTUAL THRU KERNEL PAGE 1)
CLR @R0 ;CLEAR PARITY REGISTER
ADC @R1 ;CLEAR BAD PARITY
ADC @R2
CLR @R0 ;CLEAR PARITY ERROR BIT
BR LOOP11
DONE11: TST NOKT
BNE +6
CLR @SRO ;TURN OFF KT11 IF PRESENT

```

```

*****
;SHOW THAT IF AN INSTRUCTION DOING A DATIP GETS A PARITY ERROR,
;THE ORIGINAL DATA IS REWRITTEN IF ACTION ENABLE IS SET, AND IS
;ALTERED IF ACTION ENABLE IS CLEAR
*****
TEST12: SCOPE
MOV #12, @DISPLY ;LOAD TEST NUMBER INTO THE DISPLAY
JSR #7, CLRPAR
TST NOKT ;KT11 PRESENT?
BNE 18 ;NO- BRANCH
JSR #7, NRALL ;YES, MAP KERNEL 0 TO BANK 0, RW
JSR #7, MAP1 ;MAP KERNEL 7 TO THE EXTERNAL BANK, RW
;SET KERNEL 1 RW AND TURN ON KT11
;SETUP TO GET ADDRESSES OF REGISTERS PRESENT
18: MOV #MPRO, R0
MOV #INDCO, R2
LUP12: BIT #1, @R0

```

```

1436 004440 001003          BNE LOOP12          ;SKIP, IF THIS REG NOT PRESENT
1437 004442 022712 000001    CMP #1,(R2)        ;REG PRESENT, IS IT CORE?
1438 004446 001407          BEQ TST12          ;YES, DO* THIS TEST
1439                               ;SKIP, IF THIS REG IS NOT CORE
1440 004450 062700 000010    LOOP12: ADD #10,R0
1441 004454 005722          TST (R2)+         ;
1442 004456 020027 000770    CMP RO,*TREG      ;
1443 004462 103764          BLO LUP12         ;
1444 004464 000474          BR DONE12         ;
1445                               ;BRANCH TO DONE IF ALL REGISTERS
1446 004466 004767 007006    TST12: JSR %7,LOCATM ;HAVE BEEN TESTED
1447                               ;LOCATE MEMORY CORRESPONDING TO THIS
1448 004472 032701 000001    BIT #1,R1         ;REGISTER
1449 004476 001403          BEQ .+10          ;ERROR RETURN INDICATED?
1450 004500 104002          ERROR            ;NO- BRANCH
1451                               ;NO MEMORY IN MAP CORRESPONDING TO
1452                               ;THIS REGISTER, R0 POINTS TO
1453 004502 000167 177742      JMP LOOP12         ;THE ADDRESS OF THE PARITY REGISTER
1454 004506 012737 004842 000114  MOV #TRP12,*PARVEC ;SET UP PARITY TRAP RETURN
1455 004514 012770 000004 000000  MOV #WMP,%(R0)    ;SET WRITE WRONG PARITY
1456 004522 012711 125252      MOV #125252,%R1  ;WRITE WRONG PARITY IN TEST LOCATION
1457 004526 012770 000001 000000  MOV #AE,%(R0)    ;SET ACTION ENABLE AND CLEAR
1458                               ;WRITE WRONG PARITY
1459 004534 005211          INC %R1           ;DO DATIP,DATO WITH ACTION ENABLE
1460                               ;SET- SHOULD ABORT ON DATIP AND
1461                               ;RESTORE ORIGINAL DATA
1462 004536 104002          ERROR            ;NO ABORT OCCURRED ON READING LOCATION
1463                               ;WHICH SHOULD CONTAIN BAD PARITY
1464                               ;(WITH AE SET).
1465                               ;R0 POINTS TO ADDRESS OF PARITY REGISTER.
1466                               ;R1 CONTAINS ADDRESS OF TEST LOCATION
1467                               ;(VIRTUAL THRU KERNEL PAGE 1 IF KT11 IS
1468                               ;PRESENT)
1469 004540 000440          BR CONT12         ;PARITY TRAP OCCURRED- CLEAR PARITY REGISTER
1470 004542 005070 000000    TRP12: CLR #(R0)  ;ORIGINAL DATA RESTORED?
1471 004546 021127 125252      CMP #R1,%125252  ;YES, BRANCH
1472 004552 001401          BEQ .+4           ;NO- DATIP WHICH GOT A PARITY ERROR
1473 004554 104002          ERROR            ;TRAP ALTERED CONTENTS OF LOCATION
1474                               ;READ, ADDRESS OF TEST LOCATION IS IN R1
1475                               ;(IF KT11 IS PRESENT, ADDRESS IN R1
1476                               ;IS VIRTUAL THRU KERNEL PAGE 1)
1477                               ;R0 POINTS TO ADDRESS OF PARITY REGISTER
1478                               ;MAKE SURE PARITY ERROR SET WHEN
1479 004556 005770 000000      TST #(R0)        ;DATA WAS REREAD IN THE ABOVE CMP
1480 004562 100401          BMI .+4          ;DATIP WHICH GOT A PARITY ERROR TRAP
1481 004564 104002          ERROR            ;ALTERED THE PARITY OF THE LOCATION HEAD
1482                               ;R1 CONTAINS ADDRESS OF TEST LOCATION
1483                               ;(VIRTUAL THRU KERNEL 1 IF KT11 PRESENT)
1484                               ;RESTORE STACK POINTER
1485 004566 022626          CMP (BP)+,(BP)+  ;SET WRITE WRONG PARITY AND CLEAR
1486 004570 012770 000004 000000  MOV #WMP,%(R0)    ;PARITY ERROR
1487                               ;PREWRITE DATA WITH WRONG PARITY
1488 004576 012711 125252      MOV #125252,%R1  ;CLEAR PARITY REGISTER
1489 004602 005070 000000    CLR #(R0)

```

```

1490 004606 012737 000116 000114  MOV #PARVEC+2,*PARVEC ;RESTORE TRAPCATCHER
1491 004614 005211          INC %R1           ;SINCE AE IS CLEAR, INSTRUCTION SHOULD
1492                               ;COMPLETE AND SHOULD CLEAR BAD PARITY
1493 004616 005070 000000      CLR #(R0)        ;CLEAR PARITY ERROR BIT
1494 004622 022711 125253      CMP #125253,%R1  ;CHECK DATA
1495 004626 001401          BEQ .+4           ;DATIP, DATO TO A LOCATION CONTAINING BAD
1496 004630 104002          ERROR            ;PARITY WITHOUT AE SET LEFT INCORRECT
1497                               ;DATA, R0 POINTS TO THE ADDRESS OF
1498                               ;THE PARITY REGISTER, R1 CONTAINS THE
1499                               ;ADDRESS OF THE TEST LOCATION (VIRTUAL
1500                               ;THRU KERNEL PAGE 1 IF KT11 IS PRESENT)
1501                               ;CHECK PARITY ERROR BIT
1502 004632 005770 000000      TST #(R0)        ;DATIP, DATO WITH AE CLEAR DID
1503 004636 100001          BPL .+4          ;NOT CLEAR BAD PARITY IN LOCATION
1504 004640 104002          ERROR            ;ADDRESSED, R0 POINTS TO THE ADDRESS
1505                               ;OF THE PARITY REGISTER, R1 CONTAINS
1506                               ;THE ADDRESS OF THE TEST LOCATION
1507                               ;(VIRTUAL THRU KERNEL PAGE 1 IF KT11
1508                               ;IS PRESENT)
1509                               ;CLEAR PARITY REGISTER
1510                               ;CLEAR LOCATION TO RESTORE GOOD PARITY
1511 004642 005070 000000      CONT12: CLR #(R0) ;CLEAR PARITY ERROR IF SET
1512 004646 005011          CLR %R1          ;GO CHECK FOR ANOTHER PARITY
1513 004650 005070 000000      CLR #(R0)        ;REGISTER
1514 004654 000675          BR LOOP12        ;RESTORE TRAPCATCHER
1515                               ;
1516 004656 012737 000116 000114  DONE12: MOV #PARVEC+2,*PARVEC ;RESTORE TRAPCATCHER
1517 004664 005767 173662      TST NOKT         ;
1518 004670 001002          BNE .+6          ;
1519 004672 005037 175572      CLR #*%R0        ;TURN OFF KT11 IF PRESENT
1520
1521
1522
1523
1524 *****
1525 ;SHOW THAT IF AN INSTRUCTION DOING A DATI (BUT NO DATO TO THE SAME LOCATION)
1526 ;GETS A PARITY ERROR, THE ORIGINAL DATA IS UNALTERED, WHETHER OR NOT ACTION
1527 ;ENABLE IS SET
1528 *****
1529 004676 104001          TEST13: SCOPE
1530 004700 012737 000013 177570  MOV #13,*DISPLY  ;LOAD TEST NUMBER INTO THE DISPLAY
1531 004706 004767 006452      JSR %7,CLRPAR   ;
1532 004712 005767 173634      TST NOKT        ;KT11 PRESENT?
1533 004716 001004          BNE 18          ;NO- BRANCH
1534 004720 004767 006340      JSR %7,NRALL    ;YES, MAP KERNEL 0 TO BANK 0,KERNEL
1535 004724 004767 006504      JSR %7,MAP1     ;7 TO THE EXTERNAL BANK, AND KERNEL
1536                               ;0,1,AND 7 RW
1537 004730 012700 000570      18: MOV #MPRO,R0 ;SETUP TO GET ADDRESSES OF REGISTERS PRESENT
1538 004734 032710 000001    LUP13: BIT #1,%R0 ;
1539 004740 001406          BEQ TEST13      ;IF THIS REGISTER IS PRESENT, GO
1540                               ;TEST IT
1541 004742 062700 000010      LOOP13: ADD #10,R0 ;
1542 004746 020027 000770      CMP RO,*TREG    ;
1543 004752 103770          BLO LUP13       ;
1544 004754 000470          BR DONE13      ;BRANCH IF ALL REGISTERS HAVE BEEN

```

```

1544                                     )TESTED
1545 004756 004767 006516          TST13: JSR      R7,LOCATM      )LOCATE MEMORY CORRESPONDING TO THIS
1546                                     )REGISTER, AND IF KT11 IS PRESENT
1547                                     )MAP KERNEL 1 TO THAT MEMORY
1548 004762 032701 000001          BIT      #1,R1          )ERROR RETURN INDICATED?
1549 004766 001403                                     )NO= BRANCH
1550 004770 104002          ERROR                                     )MAP INDICATES NO MEMORY WAS FOUND
1551                                     )CORRESPONDING TO THIS REGISTER
1552                                     )R0 POINTS TO THE ADDRESS OF THE
1553                                     )PARITY REGISTER
1554 004772 000167 177744          JMP      LOOP13
1555 004776 012737 005032 000114    MOV      #TRP13,0#PARVEC      )SETUP PARITY TRAP RETURN
1556 005004 012770 000004 000000    MOV      #WWP,0(R0)          )SET WRITE WRONG PARITY
1557 005012 012711 125252          MOV      #125252,R1         )WRITE WRONG PARITY
1558 005016 012770 000001 000000    MOV      #AE,0(R0)          )SET ACTION ENABLE AND CLEAR
1559                                     )WRITE WRONG PARITY
1560 005024 005711          TST      R01                )DATA WITH ACTION ENABLE SET SHOULD
1561                                     )ABORT LEAVING DATA UNCHANGED
1562 005026 104002          ERROR                                     )NO ABORT ON READING BAD PARITY
1563                                     )WITH ACTION ENABLE SET, R0 POINTS
1564                                     )TO THE ADDRESS OF THE PARITY REGISTER.
1565                                     )R1 CONTAINS THE ADDRESS OF THE TEST
1566                                     )LOCATION (VIRTUAL THRU KERNEL PAGE
1567                                     )1 IF KT11 IS PRESENT).
1568 005030 000434          BR       CONT13
1569 005032 005070 000000          CLR      0(R0)              )ABORT OCCURRED AS EXPECTED= CLEAR REGISTER
1570 005036 021127 125252          CMP      R01,#125252        )ORIGINAL DATA RESTORED?
1571 005042 001401          BEQ      .+4                )YES, BRANCH
1572 005044 104002          ERPOUR                                     )DATA WHICH GOT A PARITY ERROR ALTERRED
1573                                     )THE CONTENTS OF THE LOCATION ADDRESSED.
1574                                     )R1 CONTAINS THE ADDRESS OF
1575                                     )MEMORY BEING TESTED- IF KT11 IS
1576                                     )PRESENT, ADDRESS IN R1 IS VIRTUAL)
1577                                     )R0 POINTS TO THE ADDRESS OF THE
1578                                     )PARITY REGISTER
1579 005046 005770 000000          TST      0(R0)              )CHECK PARITY REGISTER
1580 005052 100401          BMI     .+4                )BRANCH IF PARITY ERROR SET
1581 005054 104002          ERROR                                     )PARITY ERROR NOT SET AFTER READING
1582                                     )DATA WITH BAD PARITY
1583                                     )R0 POINTS TO THE ADDRESS OF THE PARITY
1584                                     )REGISTER, R1 CONTAINS THE ADDRESS
1585                                     )OF THE TEST LOCATION (VIRTUAL THRU
1586                                     )KERNEL PAGE 1 IF KT11 PRESENT)
1587 005056 022626          CMP      [SP]+,[SP]+
1588 005060 012770 000004 000000    MOV      #WWP,0(R0)          )RESTORE STACK POINTER
1589 005066 012711 125252          MOV      #125252,R1         )SET WRITE WRONG PARITY, CLEAR PARITY ERROR
1590 005072 005070 000000          CLR      0(R0)              )REWRITE DATA WITH WRONG PARITY
1591 005076 012737 000116 000114    MOV      #PARVEC+2,0#PARVEC )CLEAR PARITY REGISTER
1592 005104 005711          TST      R01                )RESTORE TRAPCATCHER
1593                                     )DATA TO LOCATION WITH BAD PARITY
1594 005106 005070 000000          CLR      0(R0)              )AE NOT SET-INSTRUCTION SHOULD COMPLETE
1595 005112 022711 125252          CMP      #125252,R1         )CLEAR PARITY ERROR BIT
1596 005116 001401          BEQ      .+4                )CHECK DATA
1597 005120 104002          ERROR                                     )DATA TO LOCATION WITH BAD PARITY

```

```

1598                                     )WITHOUT ACTION ENABLE SET LEFT INCORRECT DATA
1599                                     )R1 CONTAINS THE ADDRESS OF THE TEST
1600                                     )LOCATION (VIRTUAL THRU KERNEL PAGE 1
1601                                     )IF KT11 IS PRESENT). R0 POINTS TO THE
1602                                     )ADDRESS OF THE PARITY REGISTER.
1603 005122 005070 000000          CONT13: CLR      0(R0)      )CLEAR PARITY REGISTER
1604 005126 005011          CLR      R1                )CLEAR LOCATION
1605 005130 005070 000000          CLR      0(R0)              )CLEAR PARITY ERROR IF SET
1606 005134 000702          BR       LOOP13           )GO CHECK FOR ANOTHER PARITY
1607                                     )REGISTER
1608 005136 012737 000116 000114    DONE13: MOV      #PARVEC+2,0#PARVEC )RESTORE TRAPCATCHER
1609 005144 005767 173402          TST      NOKT
1610 005150 001002          BNE     .+6
1611 005152 005037 177572          CLR      #SR0              )TURN OFF KT11 IF PRESENT
1612
1613
1614
1615
1616                                     )*****
1617                                     )CHECK PARITY MEMORY WITH SERIES OF PATTERNS FROM 4K TO 20K
1618                                     )ENABLE PARITY TRAP
1619                                     )*****
1620 005156 104001          TEST14: SCUPE
1621 005160 012737 000014 177570    MOV      #14,0#DISPLY      )LOAD TEST NUMBER INTO THE DISPLAY
1622 005166 005067 010630          CLR      IMAX              )DON'T ITERATE THE REST OF THE SUBTESTS
1623 005172 004767 006166          JSR      PC,CLRPAR         )CLEAR ALL PARITY REGISTERS
1624 005176 012737 005500 000114    MOV      #TRP14,0#PARVEC      )SETUP PARITY TRAP RETURN
1625 005204 012767 000002 173306    MOV      #2,BITPT          )INITIALIZE BANK INDICATOR TO BANK 1
1626 005212 012767 020000 173276    MOV      #20000,ADRPT        )INITIALIZE MEMORY STARTING ADDRESS
1627 005220 036767 173274 173644    LOOP14: BIT      BITPT,PMEML )DOES THIS 4K HAVE PARITY?
1628 005226 001012          BNE     TST14              )YES, TEST IT
1629 005230 062767 020000 173260    LUP14: ADD      #20000,ADRPT )NO= UPDATE MEMORY ADDRESS
1630 005236 006367 173256          ASL      BITPT              )UPDATE BIT POINTER
1631 005242 022767 000200 173250    CMP      #200,BITPT         )THIS 20K DONE?
1632 005250 003363          BGT      LOOP14           )NO, BRANCH TO SEE IF NEXT 4K
1633                                     )SHOULD BE TESTED
1634 005252 000443          BR       DONE14           )YES, EXIT
1635 005254 012704 001040          TST14: MOV      #PARPAT,R4   )INITIALIZE PATTERN POINTER
1636 005260 016767 173232 173242    MOV      ADRPT,HIADR        )SET UPPER LIMIT FOR THIS 4K
1637 005266 062767 020000 173234    ADD      #20000,HIADR
1638 005274 016705 173216          MOV      ADRPT,R5
1639 005300 005025          CLR      (5)+              )INITIALLY CLEAR CORE BLOCK UNDER TEST
1640 005302 020567 173222          CMP      R5,HIADR
1641 005306 103774          BLO     2#
1642 005310 012701 000570          MOV      #MPRO,R1          )INITIALIZE TO SET AE IN ALL REGISTERS
1643 005314 032711 000001          BIT      #1,R1
1644 005320 001003          BNE     .+10
1645 005322 012771 000001 000000    MOV      #AE,0(R1)          )SET ACTION ENABLE IF REGISTER IS PRESENT
1646 005330 062701 000010          ADD      #10,R1
1647 005334 020127 000770          CMP      R1,#TREG
1648 005340 103765          BLO     3#
1649 005342 004767 000024          JSR      R7,TPCORE        )GO TO ROUTINE TO EXERCISE THIS 4K
1650 005346 005724          TST      (4)+              )WITH THE CURRENT PATTERN
1651 005350 005714          TST      (4)                )UPDATE PATTERN

```

```

1652 005352 001373          BNE 48          ;NO, LOOP
1653 005354 004767 006004   JSR PC,CLRPAR ;YES, CLEAR ALL PARITY REGISTERS
1654 005360 000723          BR          ;UPDATE AND CHECK NEXT 4K
1655 005362 012737 000116 000114 DONE14: MOV #PARVEC+2,0*PARVEC ;RESTORE TRAP CATCHER
1656 005370 000473          BR          ;GO TO NEXT TEST
1657
1658
1659
1660
1661
1662 005372 016705 173120   TPCORE: MOV ADRPT,R5 ;SETUP R5 TO ADDRESS MEMORY
1663 005376 011415          ;LOCATION BEING CHECKED
1664 005400 011567 173132   18: MOV (4),(5) ;WRITE PATTERN INTO MEMORY
1665 005404 021467 173126   MOV (5),WAS ;READ TEST LOCATION
1666 005410 001401          CMP (4),WAS ;DATA OK?
1667 005412 104002          BEQ ,+4 ;YES= BRANCH
1668
1669
1670 005414 005725          ;DATA INCORRECT IN LOCATION WHOSE
1671 005416 020567 173106   TST (5)+ ;ADDRESS IS IN R5, R4 POINTS TO THE
1672 005422 103765          CMP R5,HIADR ;DATA WRITTEN.
1673 005424 005067 173340   BLO 18 ;UPDATE ADDRESS POINTER
1674
1675
1676 005430 012701 000570   CLR TREG ;THIS 4K DONE?
1677 005434 032711 000001   ;NO, BRANCH TO TEST NEXT LOCATION
1678 005440 001003          ;YES, DID ANY PARITY ERRORS OCCUR
1679 005442 005771 000000   ;WITHOUT TRAPPING?
1680 005446 100406          28: MOV #MPRO,R1
1681 005450 062701 000010   BIT #1,(1)
1682 005454 020127 000770   BNE ,+10
1683 005460 103765          TST @R1
1684 005462 000207          BMI 38 ;YES= BRANCH
1685 005464 011167 173300   ADD #10,R1
1686 005470 104004          CMP R1,#TREG
1687
1688
1689 005472 004767 006370   BLO 28 ;NO, RETURN
1690
1691 005476 000207          RTS #7 ;STORE ADDRESS OF REGISTER GETTING ERROR
1692
1693
1694 005478 000207          ;PARITY ERROR SET (WITH AE SET) AND
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3
```

```

1760 005766 012771 000001 000000      MOV      #AE,#(R1)          ;SET ACTION ENABLE IF THIS REGISTER
1761                                           ;IS PRESENT
1762 005774 062701 000010      ADD      #10,R1
1763 006000 020127 000770      CMP     R1,#TREG
1764 006004 103765      BLO     38
1765 006006 004767 000030      48:    JSR     #7,TPCORX      ;EXERCISE THIS 4K
1766 006012 005724      TST     (4)+              ;UPDATE PATTERN
1767 006014 005714      TST     (4)              ;LAST PATTERN?
1768 006016 001373      BNE     46
1769 006020 004767 005340      JSR     PC,CLRPAR        ;YES, CLEAR ALL PARITY REGISTERS
1770 006024 000716      BR      LOP15            ;UPDATE AND CHECK NEXT 4K
1771 006026 005037 177572      177572: CLR     ##SRO          ;TURN OFF KT11 WHEN DONE
1772 006032 012737 000116      000116: MOV     #PARVEC+2,##PARVEC ;RESTORE TRAPCATCHER
1773 006040 000472      BR      TEST16          ;GO TO NEXT TEST
1774
1775 ;PARITY MEMORY TEST ROUTINE USING KT11 AND TESTING MEMORY ABOVE 28K
1776 ;WRITES AND CHECKS EACH LOCATION IN 4K USING KERNEL PAGE 1 MAPPED TO CURRENT BANK
1777 006042 000240      TPCORX: NOP
1778 006044 012705 020000      MOV     #20000,R5       ;SETUP R5 TO POINT TO THE LOCATION
1779                                           ;UNDER TEST (VIRTUAL ADDRESS)
1780 006050 011415      18:    MOV     (4),(5)        ;WRITE PATTERN
1781 006052 011567 172460      MOV     (5),WAS        ;READ TEST LOCATION
1782 006056 021467 172454      CMP     (4),WAS        ;DATA OK?
1783 006062 001401      BEQ     ,+4            ;YES= BRANCH
1784 006064 104002      ERROR
1785                                           ;NO= DATA INCORRECT IN LOCATION WHOSE
1786                                           ;VIRTUAL ADDRESS IS IN R1 (GOKS THRU
1787                                           ;KERNEL PAGE 1). R4 POINTS TO
1788                                           ;THE VALUE WRITTEN.
1788 006066 005725      TST     (5)+           ;UPDATE ADDRESS POINTER
1789 006070 020527 040000      CMP     R5,#40000      ;THIS 4K DONE?
1790 006074 103765      BLO     18
1791 006076 005067 172666      CLR     TREG           ;NO, BRANCH TO TEST NEXT LOCATION
1792                                           ;YES, CHECK TO SEE IF ANY PARITY
1793                                           ;ERRORS OCCURRED WITHOUT TRAPPING
1793 006102 012701 000570      28:    MOV     #MPRO,R1
1794 006106 032711 000001      BIT     #1,(R1)        ;IS THIS PARITY REGISTER PRESENT?
1795 006112 001003      BNE     ,+10           ;NO, GET NEXT ONE
1796 006114 005771 000000      TST     @(R1)          ;YES= DID ERROR SET?
1797 006120 100406      BMI     36            ;YES= BRANCH
1798 006122 062701 000010      ADD     #10,R1         ;NO= GET NEXT REGISTER
1799 006126 020127 000770      CMP     R1,#TREG
1800 006132 103765      BLO     28
1801 006134 000207      RTS     #7
1802 006136 011167 172626      38:    MOV     @R1,TREG     ;NO ERRORS= EXIT
1803 006142 104004      ERRORS                ;STORE ADDRESS OF REGISTER GETTING ERROR
1804                                           ;PARITY ERROR SET (AE ALREADY SET)
1805                                           ;AND NO TRAP OR TIMEOUT OCCURRED
1806                                           ;R1 POINTS TO THE ADDRESS OF THE
1807                                           ;PARITY REGISTER
1807 006144 000207      RTS     #7
1808
1809 ;PARITY TRAP SERVICE (NO TRAPS TO 114 SHOULD OCCUR IN THIS SUBTEST)
1810 006146 005067 172616      TRP15: CLR     TREG
1811 006152 012701 000570      MOV     #MPRO,R1
1812 006156 032711 000001      18:    BIT     #1,(R1)
1813 006162 001003      BNE     ,+10

```

```

1814 006164 005771 000000      TST     @(R1)
1815 006170 100407      BMI     28            ;BRANCH IF PARITY ERROR IS SET
1816 006172 062701 000010      ADD     #10,R1
1817 006176 020127 000770      CMP     R1,#TREG
1818 006202 103765      BLO     18
1819 006204 104002      ERROR
1820                                           ;TRAP TO 114 OCCURRED DURING TEST 15 BUT
1821                                           ;NO PARITY REGISTERS HAVE PARITY ERROR SET
1821 006206 000405      28:    BR      36
1822 006210 011167 172554      MOV     @R1,TREG     ;STORE ADDRESS OF REGISTER GETTING ERROR
1823 006214 104004      ERRORS                ;PARITY TRAP TO 114 OCCURRED DUE TO
1824                                           ;PARITY ERROR WHILE EXERCISING MEMORY
1825                                           ;*TREG* CONTAINS ADDRESS OF PARITY REGISTER
1826                                           ;HAVING PARITY ERROR BIT SET
1827 006216 004767 005644      JSR     #7,PSCAN      ;SCAN MEMORY FOR BAD PARITY AND PRINT 10
1828                                           ;BIT ADDRESSES OF LOCATIONS FOUND
1829                                           ;CLEAR BAD PARITY IN EACH AFTER
1830                                           ;REPORTING IT
1831 006222 022626      38:    CMP     (SP)+,(SP)+   ;RESTORE STACK POINTER
1832 006224 000207      RTS     #7            ;RETURN (FROM JSR TO TPCORX) TO
1833                                           ;TEST NEXT PATTERN
1834
1835
1836
1837
1838 ;*****
1839 ;FORCE WRONG PARITY IN EACH BYTE OF PARITY MEMORY FROM 4K TO 28K
1840 ;WRITE WRONG PARITY AND READ IT BACK WITH ACTION ENABLE SET, MAKING
1841 ;SURE THAT A TRAP OCCURS. THEN WRITE GOOD PARITY AND MAKE SURE THAT
1842 ;NO TRAP OCCURS WHEN IT IS READ. MAKE SURE THAT THE ERROR ADDRESS BITS
1843 ;(PARITY REGISTER BITS 5-11) ARE CORRECT.
1844 ;*****
1844 006226 104001      TEST16: SCOPE
1845 006230 012737 000016 177570      MOV     #16,##DISPLY   ;LOAD TEST NUMBER INTO THE DISPLAY
1846 006236 012737 006604 000114      MOV     #TRP16,##PARVEC ;SET UP TRAP RETURN
1847 006244 012767 000002 172246      MOV     #2,BITPT       ;INIT 4K BIT POINTER TO BANK 1
1848 006252 012767 020000 172236      MOV     #20000,ADRPT   ;INIT MEMORY STARTING ADDRESS
1849 006260 036767 172234 172604      18:    BIT     BITPT,PHEML   ;DOES THIS 4K HAVE PARITY?
1850 006266 001012      BNE     38
1851 006270 062767 020000 172220      28:    ADD     #20000,ADRPT  ;YES, BRANCH TO TEST IT
1852 006276 006367 172216      ADD     #20000,ADRPT   ;NO, UPDATE MEMORY ADDRESS BY 4K
1853 006302 022767 000200 172210      ASL     BITPT         ;UPDATE BIT POINTER
1854 006310 003363      CMP     #200,BITPT    ;THIS 28K DONE?
1855 006312 000421      BGT     18            ;NO, CHECK NEXT 4K
1856 006314 016767 172176 172206      38:    MOV     DONE16,HIADR  ;YES, EXIT
1857 006322 062767 020000 172200      ADD     #20000,HIADR   ;SET UPPER LIMIT THIS 4K
1858 006330 004767 005030      JSR     #7,CLRPAR     ;CLEAR ALL PARITY REGISTERS
1859 006334 016705 172156      MOV     ADRPT,R5
1860 006340 005025      58:    CLR     (5)+         ;CLEAR BANK UNDER TEST
1861 006342 020567 172162      CMP     R5,HIADR
1862 006346 103774      BLO     58
1863 006350 004767 000020      68:    JSR     #7,M#P16    ;GO WRITE WRONG PARITY IN EACH BYTE
1864 006354 000745      BR      28            ;UPDATE AND CHECK NEXT 4K
1865 006356 004767 005002      177572: JSR     #7,CLRPAR     ;CLEAR ALL PARITY REGISTERS IF DONE
1866 006362 012737 000116 000114      MOV     #PARVEC+2,##PARVEC ;RESTORE TRAP CATCHER
1867 006370 000167 000472      JMP     TEST17        ;GO TO NEXT TEST

```



```

1868
1869
1870
1871
1872 006374 016705 172116
1873 006400 005067 172194
1874 006404 012767 125253 172122
1875 006412 012715 125253
1876 006416 012701 000570
1877 006422 032711 000001
1878 006426 001003
1879 006430 012771 000005 000000
1880
1881
1882 006436 062701 000010
1883 006442 020127 000770
1884 006446 103765
1885 006450 005767 172104
1886 006454 100425
1887 006456 112715 000253
1888 006462 012701 000570
1889 006466 032711 000001
1890 006472 001003
1891 006474 042771 000004 000000
1892 006502 062701 000010
1893 006506 020127 000770
1894 006512 103765
1895 006514 005767 172040
1896 006520 100407
1897 006522 142715 000377
1898
1899 006526 000407
1900 006530 112765 000252 000001
1901 006536 000751
1902 006540 142765 000377 000001
1903
1904 006546 012701 000570
1905
1906 006552 032711 000001
1907 006556 001003
1908 006560 042771 000005 000000
1909 006566 062701 000010
1910 006572 020127 000770
1911 006576 103765
1912 006600 104002
1913
1914
1915
1916
1917
1918
1919
1920 006602 000517
1921

```

WRITE WRONG PARITY TEST ROUTINE - TESTS EACH BYTE IN 4K
USING SAME DATA VALUE, WRITES AND CHECKS PARITY IN WRONG STATE
AND THEN IN CORRECT STATE TO PROVE THAT PARITY BITS TOGGLE
WMP16: MOV ADRPT,R5 ;SET TEST ADDRESS POINTER
CLR ODDFLG ;INDICATE TESTING LOW BYTE
MOV #125253,SHDBE ;STORE DATA FOR USE BY ERROR TYPEOUT ROUTINE
WMP16A: MOV #125253,0R5 ;INITIALIZE TEST LOCATION
MOV #MPRO,R1 ;SETUP TO LOAD PARITY REGISTERS
18: BIT #1,(1)
BNE .+10 ;SET WRITE WRONG PARITY AND ACTION
MOV #WMP+AE,0(R1) ;ENABLE IF THIS PARITY REGISTER
;IS PRESENT
ADD #10,R1
CMP R1,#TREG
BLO 18
TST ODDFLG ;WRITING HIGH BYTE?
BMI 28 ;YES, BRANCH
MOV# #253,0R5 ;NO, WRITE WRONG PARITY IN LOW BYTE
5: MPRO,R1 ;THIS CODE CLEARS WMP BIT IN ALL
BIT #1,(1) ;PAKITY REGISTERS
BNE .+10 ;
BIC #WMP,0(R1)
ADD #10,R1
CMP R1,#TREG
BLO 58+4
TST ODDFLG ;TESTING HIGH OR LOW BYTE?
BMI 68 ;BRANCH, IF HIGH BYTE
BIC# #377,0R5 ;DETECT WRONG PARITY WITH DATIP=
;SHOULD TRAP TO TRP16 BEFORE DOING THE DATOB
BR 38 ;
MOV# #252,1(R5) ;WRITE WRONG PARITY IN HIGH BYTE
BR 58 ;
BIC# #377,1(R5) ;DETECT WRONG PARITY WITH DATIP=
;SHOULD TRAP TO TRP16 BEFORE DOING THE DATOB
3: MOV #MPRO,R1 ;NO TRAP OCCURRED- SETUP TO CLEAR
;AE AND WMP
4: BIT #1,0R1
BNE .+10 ;
BIC #WMP+AE,0(R1) ;CLEAR AE AND WMP IN ALL PARITY REGISTERS
ADD #10,R1
CMP R1,#TREG
BLO 48 ;
ERROR ;ERROR, NO TRAP AFTER WRITING AND
;READING WRONG PARITY IN LOCATION
;WHOSE ADDRESS IS IN R5 (AE AND WMP
;WERE SET IN ALL PARITY REGISTERS)
;TESTING LOW BYTE IF ODDFLG IS POSITIVE
;TESTING HIGH BYTE IF ODDFLG IS NEGATIVE
;NOTE THAT AE AND WMP WERE CLEARED
;BEFORE TYPING THE ERROR PRINTOUT
BR CN16 ;

```

1922
1923 006604 012701 000570
1924 006610 032711 000001
1925 006614 001003
1926 006616 042771 000005 000000
1927 006624 062701 000010
1928 006630 020127 000770
1929 006634 103765
1930 006636 012701 000570
1931 006642 012703 000772
1932 006646 005067 172116
1933 006652 032711 000001
1934 006656 001017
1935 006660 005771 000000
1936 006664 100014
1937 006666 005767 172076
1938 006672 001401
1939 006674 104002
1940
1941
1942 006676 036761 171616 000002
1943
1944 006704 001001
1945 006706 104002
1946
1947
1948
1949
1950 006710 010304
1951 006712 011167 172052
1952 006716 062701 000010
1953 006722 005723
1954 006724 020127 000770
1955 006730 103750
1956
1957 006732 011567 171600
1958 006736 022715 125253
1959 006742 001401
1960 006744 104003
1961
1962
1963
1964
1965
1966
1967 006746 005767 172016
1968 006752 001002
1969 006754 104002
1970
1971
1972
1973
1974 006756 000420
1975 006760 022714 000001

```

WHEN WRONG PARITY DATA IS READ BACK SHOULD ENTER HERE VIA TRAP TO 114
TRP16: MOV #MPRO,R1 ;PARITY TRAP OCCURRED- FIRST CLEAR
TRP16A: BIT #1,0R1 ;WMP AND AE IN ALL REGISTERS
BNE .+10 ;
BIC #AE+WMP,0(R1)
ADD #10,R1
CMP R1,#TREG
BLO TRP16A
MOV #MPRO,R1 ;FIND THE REGISTER THAT SENSED THE ERROR
MOV #INDCC,R3
TREG
18: BIT #1,0R1 ;DOES THIS CONTROL EXIST?
BNE 28 ;NO, BRANCH
TST 0(R1) ;YES- IS ERROR SET?
BPL 28 ;NO, BRANCH
TST TREG ;YES- WAS IT SET IN ANY OTHER REGISTER ALSO?
BEQ .+4 ;NO- BRANCH
ERROR ;ERROR SET IN MORE THAN ONE PARITY REGISTER
;AFTER WRITING WRONG PARITY IN LOCATION
;WHOSE ADDRESS IS IN R5
BIT BITPT,2(R1) ;DOES MAP INDICATE THIS PARITY REGISTER
;CONTROLS THIS MEMORY?
BNE .+4 ;YES, BRANCH
ERROR ;PARITY REGISTER RESPONDED TO MEMORY
;NOT INCLUDED IN ITS MAP
;PARITY REGISTER'S ADDRESS IS POINTED
;TO BY R1, ADDRESS OF LOCATION CAUSING
;PARITY ERROR IS IN R5
MOV R3,R4 ;STORE REGISTER ADDRESS
MOV 0R1,TREG
ADD #10,R1
TST (R3)+
CMP R1,#TREG
BLO 18 ;BRANCH UNTIL ALL THE PARITY
;REGISTERS HAVE BEEN CHECKED
MOV (5),WAS ;SAVE DATA FROM LOCATION UNDER TEST
CMP #125253,0R5 ;DID BIC CHANGE DATA?
BEQ .+4 ;NO, CONTINUE
ERROR ;DATA WAS MODIFIED BY THE BIC# WHICH
;GOT A PARITY ERROR TRAP- SINCE PARITY ERROR
;TRAP OCCURRED, CONTENTS SHOULD NOT HAVE
;BEEN MODIFIED, R5 CONTAINS ADDRESS
;OF TEST LOCATION, *TREG* CONTAINS
;ADDRESS OF PARITY REGISTER SENSING
;ERROR
TST TREG ;WAS PARITY ERROR SET IN ANY REGISTERS?
BNE 38 ;YES- BRANCH
ERROR ;PARITY TRAP OCCURRED ON READING
;WRONG PARITY (WITH AE SET) BUT NO
;REGISTERS HAD PARITY ERROR BIT SET,
;R3 CONTAINS THE ADDRESS OF THE
;TEST LOCATION,
BR 48 ;
CMP #1,(R4) ;

```

1976 006764 001015      BNE      48
1977 006766 017701 171776      MOV      @TREG,R1      ;GET PARITY REGISTER CONTENTS
1978 006772 042701 170037      BIC      #170037,R1    ;MASK OFF ALL BUT ERROR ADDRESS BITS
1979 006776 010502      MOV      R5,R2        ;GET ADDRESS OF LOCATION UNDER TEST
1980 007000 042702 003777      BIC      #3777,R2     ;POSITION BITS IN R2
1981 007004 000302      SWAB    R2
1982 007006 006302      ASL     R2
1983 007010 006302      ASL     R2
1984 007012 020102      CMP     R1,R2         ;PARITY ERROR ADDRESS BITS CORRECT?
1985 007014 001401      BEQ    .+4
1986 007016 104003      ERRORP
1987
1988
1989
1990
1991 007020 022626      48:    CMP     (SP)+,(SP)+
1992 007022 011515      CNT16: MOV     (5),(5)
1993 007024 005077 171740      CLR     @TREG
1994 007030 005715      TST    @R5
1995 007032 005777 171732      TST    @TREG
1996 007036 100001      BPL    .+4
1997 007040 104002      ERORR
1998
1999
2000
2001
2002
2003 007042 005167 171512      CN16:  CUM    ODDFLG
2004 007046 100401      BMI    .+4
2005 007050 005725      TST    (5)+
2006 007052 020567 171452      CMP    R5,HIADR
2007 007056 103401      BLO    18
2008 007060 000207      RTS    #7
2009 007062 000167 177324      18:    JMP    WWP16A
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020 007066 104001      ;*****
2021 007070 012737 000017 177570      TST    #17,##DISPLY    ;LOAD TEST NUMBER INTO THE DISPLAY
2022 007076 005767 171450      NOT
2023 007102 001402      BEQ    .+6             ;K11 PRESENT?
2024 007104 000167 000636      JMP    XFR1           ;YES, BRANCH
2025 007110 004767 004250      JSR    PC,CLWPAR      ;NO, SKIP TO NEXT TEST
2026 007114 012737 007456 000114      MOV    #TRP17,##PARVEC ;CLEAR ALL PARITY REGISTERS
2027 007122 012767 000200 171370      MOV    #200,BITPT     ;SETUP FOR PARITY TRAP
2028 007130 004767 004130      JSR    #7,NRALL      ;INITIALIZE 4K BIT POINTER
2029 007134 004767 004274      JSR    #7,MAP1       ;INITIALIZE ALL PAGES TO NON-RESIDENT
                        ;MAP KERNEL 0 TO BANK 0,RW; KERNEL 7

```

```

2030
2031
2032 007140 012777 001600 172074      MOV    #1600,@KPAR1
2033 007146 005067 171404      CLR    LOWFLG
2034 007152 016767 171714 171716      MOV    #MEML,PMEMX
2035 007160 012767 000002 000366      MOV    #2,INDX17
2036 007166 036767 171326 171702      18:    BIT    BITPT,PMEMX
2037 007174 001025      BNE    36
2038 007176 062777 000200 172036      28:    ADD    #200,@KPAR1
2039 007204 006367 171310      ASL    BITPT
2040 007210 103366      BCC    18
2041 007212 005767 171340      TST    LOWFLG
2042 007216 001025      BNE    DONE17
2043 007220 005267 171332      INC    LOWFLG
2044 007224 016767 171644 171644      MOV    #PMEMH,PMEMX
2045 007232 012767 000001 171260      MOV    #1,BITPT
2046 007240 012767 000004 000306      MOV    #4,INDX17
2047 007246 000747      BR     18
2048 007250 012705 020000      38:    MOV    #20000,R5
2049 007254 005025      58:    CLR    (5)+
2050 007256 020527 040000      CMP    R5,#40000
2051 007262 103774      BLO    58
2052 007264 004767 000020      68:    JSR    #7,WWP17
2053 007270 000742      BR     28
2054 007272 005037 177572      DONE17: CLP    #8SRO
2055 007276 012737 000116 000114      MOV    #PARVEC+2,@#PARVEC ;RESTORE TRAP CATCHER
2056 007304 000167 000436      JMP    XFR1           ;GO TO SETUP FOR NEXT TEST
2057
2058
2059 007310 012705 020000      ;WRITE WRONG PARITY TEST ROUTINE TO TEST MEMORY ABOVE 26K
2060 007314 005067 171240      WWP17:  MOV    #20000,R5
2061 007320 012767 125253 171206      CLR    ODDFLG
2062 007326 012715 125253      MOV    #125253,SHDBE
2063 007332 012701 000570      WWP17A: MOV    #125253,@R5
2064 007336 032711 000001      MOV    #MPHO,R1
2065 007342 001003      18:    BIT    #1,(1)
2066 007344 012771 000005 000000      BNE    .+10
2067
2068 007352 062701 000010      MOV    #WP+AE,@(R1)
2069 007356 020127 000770      ADD    #10,R1
2070 007362 103765      CMP    R1,@TREG
2071 007364 005767 171170      BLO    18
2072 007370 100405      ODDFLG
2073 007372 112715 000253      TST    #253,@R5
2074 007376 142715 000377      BMI    28
2075
2076 007402 000406      MOV    #253,@R5
2077 007404 112765 000252 000001 28:    BIC    #377,@R5
2078 007412 142765 000377 000001      BIC    #377,1(R5)
2079
2080 007420 012701 000570      38:    MOV    #MPRO,R1
2081 007424 032711 000001      48:    BIT    #1,@R1
2082 007430 001003      BNE    .+10
2083 007432 042771 000005 000000      BIC    #AE+WWP,@(R1)

```

```

2084 007440 062701 000010 ADD #10,R1
2085 007444 020127 000770 CMP R1,#TREG
2086 007450 103765 BLO 4#
2087 007452 104002 ERROR ;NO TRAP AFTER WRITING AND READING
2088 ;WRONG PARITY WITH AE SET- VIRTUAL
2089 ;ADDRESS OF LOCATION IS IN R5
2090 ;(MAPPED THRU KERNEL PAGE 1)
2091 ;WROTE LOW BYTE IF ODDFLG IS POSITIVE
2092 ;WROTE HIGH BYTE IF IT IS NEGATIVE
2093 ;NOTE THAT WWP AND AE WERE CLEARED
2094 ;BEFORE ERROR PRINTOUT
2095 007454 000512 BR CNT17
2096
2097 ;WHEN WRONG PARITY DATA IS READ BACK, SHOULD ENTER HERE VIA TRAP TO 114
2098 TRP17; MOV #MPRO,R1 ;PARITY TRAP OCCURRED- BEFORE CHECKING
2099 007462 032711 000001 TRP17A; BIT #1,0R1 ;IT, CLEAR WWP AND AE IN ALL REGISTERS
2100 007466 001003 BNE .+10
2101 007470 042771 000005 000000 BIC #AE+WWP,#(R1)
2102 007476 062701 000010 ADD #10,R1
2103 007502 020127 000770 CMP R1,#TREG
2104 007506 103765 BLO TRP17A
2105 007510 012701 000570 MOV #MPRO,R1 ;FIND REGISTER THAT SENSED THE ERROR
2106 007514 012703 000772 MOV #INDCO,R3 ;SETUP PTR TO INDICATOR
2107 007520 005067 171244 CLR TREG
2108 007524 032711 000001 18; BIT #1,0R1 ;DOES THIS CONTROL EXIST?
2109 007530 001017 BNE 2# ;NO, BRANCH
2110 007532 005771 000000 TST #(R1) ;YES- IS ERROR SET?
2111 007536 100014 BPL 2# ;NO, BRANCH
2112 007540 005767 171224 TST TREG ;YES- WAS IT SET IN ANY OTHER REGISTER ALSO?
2113 007544 001401 BEQ .+4 ;NO- BRANCH
2114 007546 104002 ERROR ;ERROR SET IN MORE THAN ONE PARITY REGISTER
2115 ;AFTER READING WRONG PARITY IN LOCATION
2116 ;WHOSE VIRTUAL ADDRESS IS IN R5
2117 007550 036761 170744 000002 BIT BITPT,2(R1) ;DOES MAP INDICATE THAT THIS REGISTER
2118 ;CONTROLS THIS MEMORY?
2119 007554 INDX17=-2
2120 007556 001001 BNE .+4 ;YES- BRANCH
2121 007560 104002 ERROR ;PARITY REGISTER RESPONDED TO MEMORY
2122 ;NOT INCLUDED IN ITS MAP, R1 POINTS TO
2123 ;THE PARITY REGISTER'S ADDRESS, R5
2124 ;CONTAINS VIRTUAL ADDRESS OF THE LOCATION
2125 ;BEING TESTED (MAPPED THRU KERNEL
2126 ;PAGE 1)
2127 007562 011167 171202 MOV 0R1,TREG ;STORE REGISTER ADDRESS
2128 007566 010304 MOV R3,R4 ;STORE PTR TO INDICATOR
2129 007570 062701 000010 28; ADD #10,R1
2130 007574 005723 TST (R3)+ ;INCREMENT PTR TO INDICATOR
2131 007576 020127 000770 CMP R1,#TREG
2132 007582 103750 BLO 1# ;LOOP UNTIL ALL THE PARITY REGISTERS
2133 ;HAVE BEEN CHECKED
2134 007604 011567 170726 MOV (5),#AS ;SAVE CONTENTS OF LOCATION UNDER TEST
2135 007610 022715 125253 CMP #125253,0R5 ;DID BICB CHANGE DATA?
2136 007614 001401 BEQ .+4 ;NO, CONTINUE
2137 007616 104002 ERROR ;DATA WAS MODIFIED BY THE BICB WHICH

```

```

2138 ;GOT A PARITY ERROR TRAP- SINCE PARITY
2139 ;TRAP OCCURRED, CONTENTS SHOULD NOT
2140 ;HAVE BEEN MODIFIED, R5 CONTAINS TEST
2141 ;LOCATION ADDRESS (VIRTUAL, MAPPED THRU
2142 ;KERNEL PAGE 1). "TREG" CONTAINS ADDRESS OF
2143 ;PARITY REGISTER DETECTING PARITY ERROR
2144 007620 005767 171144 TST TREG ;WAS PARITY ERROR SET IN ANY REGISTER?
2145 007624 001003 BNE 3# ;YES- BRANCH
2146 007626 104002 ENPROR ;PARITY TRAP OCCURRED ON READING
2147 ;WRONG PARITY WITH AE SET BUT NO
2148 ;REGISTER HAS THE PARITY ERROR BIT
2149 ;SET. R5 CONTAINS VIRTUAL ADDRESS
2150 ;OF THE TEST LOCATION (MAPPED THRU
2151 ;KERNEL PAGE 1)
2152 007630 000423 BR 4#
2153 007632 001022 BNE 4# ;NO, BRANCH, DO NOT CHECK THE
2154 007634 022714 000001 38; CMP #1,(R4) ;IS THIS A CORE PARITY REGISTER?
2155 007640 001017 BNE 4# ;NO, BRANCH, DO NOT CHECK THE
2156 ;ADDRESS BITS OF THE LAST PARITY
2157 ;REGISTER
2158 ;IF CORE REG, CHECK IF ADDRESS
2159 ;BITS OF LAST PAR ERR WERE STORED
2160 007642 017701 171122 MOV #TREG,R1 ;GET CONTENTS OF REGISTER DETECTING PARITY ERROR
2161 007646 042701 170037 BIC #170037,R1 ;MASK OFF ALL BUT ADDRESS BITS
2162 007652 010502 MOV R5,R2 ;CALCULATE TOP 7 BITS OF ERROR ADDRESS
2163 007654 042702 163777 BIC #163777,R2
2164 007660 000302 SHAB R2
2165 007662 006302 ASL R2
2166 007664 006302 ASL R2
2167 007666 067702 171350 ADD #KPAR1,R2
2168 007672 020102 CMP R1,R2 ;PARITY ERROR ADDRESS BITS CORRECT?
2169 007674 001401 BEQ .+4
2170 007676 104004 ERRORS ;PARITY ERROR ADDRESS BITS (PARITY
2171 ;REGISTER BITS 11-5) INCORRECT
2172 ;"TREG" CONTAINS ADDRESS OF PARITY
2173 ;REGISTER, R5 CONTAINS THE VIRTUAL
2174 ;ADDRESS OF THE TEST LOCATION
2175 ;(MAPPED THRU KERNEL PAGE 1)
2176 007700 022626 44; CMP (#P)+,(#P)+ ;RESTORE STACK POINTER
2177 007702 011515 CNT17; MOV (5),(5) ;RESTORE TEST LOCATION TO FIX BAD PARITY
2178 007704 005077 171060 CLR #TREG ;CLEAR ERROR BIT IN THE PARITY REGISTER
2179 007710 005715 TST 0R5 ;READ LOCATION TO SEE IF PARITY IS GOOD
2180 007712 005777 171052 TST #TREG ;IS PARITY ERROR SET?
2181 007716 100001 BPL .+4 ;NO, BRANCH
2182 007720 104002 ERROR ;WRITING LOCATION WITH WRITE WRONG
2183 ;PARITY CLEAR DIDN'T CLEAR BAD PARITY
2184 ;"TREG" CONTAINS THE ADDRESS OF THE
2185 ;PARITY REGISTER, R5 CONTAINS THE
2186 ;VIRTUAL ADDRESS OF THE TEST LOCATION
2187 ;(MAPPED THRU KERNEL PAGE 1)
2188 007722 005167 170632 COM ODDFLG ;TOGGLE BYTE INDICATOR
2189 007726 100401 BMI .+4 ;BRANCH IF HIGH BYTE NOT YET TESTED
2190 007730 005725 TST (5)+ ;UPDATE ADDRESS POINTER
2191 007732 020527 040000 CMP R5,#40000 ;THIS 4K DONE?

```

```

2192 007736 103401          BLO      18          ;NO,TEST NEXT LOCATION
2193 007740 000207          RTS       7          ;YES, RETURN TO CHECK FOR NEXT
2194                                ;BANK TO BE TESTED
2195 007742 000167 177360    1:      JMP      WWP17A      ;GO AND TEST NEXT LOCATION
2196 007746 104001          XFR1:    SCOPE
2197                                ;IF THE FIRST BANK (BANK 0) IS PARITY MEMORY, SETUP TO TEST IT
2198                                ;COPY THE FIRST 4K TO THE SECOND 4K, MOVE THE STACK POINTER TO BANK 1,
2199                                ;AND THEN JUMP TO THE COPY OF TEST20 IN BANK 1
2200 007750 032767 000001 171114  ;BIT      #1,PMEML      ;IS FIRST 4K PARITY?
2201 007756 001002          BNE      .+6          ;BRANCH IF YES
2202 007760 000167 001254          JMP      DONE         ;NO- DONE WITH TEST
2203 007764 032767 000002 171074  ;BIT      #2,MEML      ;IS THERE A SECOND 4K(BANK 1)?
2204 007772 001002          BNE      .+6          ;YES, BRANCH
2205 007774 000167 001240          JMP      DONE         ;NO, EXIT
2206 010000 005037 177776          CLR      @#PS        ;CLEAR STATUS REGISTER
2207 010004 004767 003354          JSR      #7,CLMPAR   ;CLEAR ALL PARITY REGISTERS
2208 010010 012700 010000          MOV      #10000,R0   ;R0 IS COUNTER TO MOVE 4K
2209 010014 005001          CLR      R1          ;R1 POINTS TO LOCATION IN BANK 0
2210 010016 011161 020000    1:      MOV      @R1,20000(R1) ;COPY FROM BANK 0 TO BANK 1
2211 010022 005721          TST     (R1)+        ;MOVE POINTER
2212 010024 005300          DEC     R0           ;DONE WITH 4K?
2213 010026 001373          BNE     1$          ;NO- BRANCH
2214 010030 062706 020000          ADD     #20000,SP    ;YES, MOVE STACK POINTER TO POINT TO BANK 1
2215 010034 012767 030114 025764  ;MOV      #TEST20+20010,RETURN+20000 ;UPDATE SCOPE RETURN IN BANK 1
2216 010042 062767 020000 023144  ;ADD     #20000,ERRA1+20000 ;UPDATE ADDRESSES USED IN ERROR TYPEOUT
2217 010050 062767 020000 023140  ;ADD     #20000,ERRA2+20000
2218 010056 062767 020000 023142  ;ADD     #20000,ERRA3+20000
2219 010064 062767 020000 023136  ;ADD     #20000,ERRA4+20000
2220 010072 062767 020000 023140  ;ADD     #20000,ERRA5+20000
2221 010100 000167 020010          JMP     TEST20+20010 ;GO TO TEST 20 IN BANK 1
2222
2223
2224
2225                                ;*****
2226                                ;IF FIRST 4K IS PARITY MEMORY, CHECK IT WITH A SERIES OF PATTERNS
2227                                ;THIS SUBTEST IS RUN IN BANK 1 (20000 ABOVE THE ADDRESSES IN THE LISTING)
2228                                ;*****
2229 010104 013746 177776    TEST20:  MOV     @#PS,-(SP) ;THESE 2 LINES DO THE SAME AS A SCOPE WITHOUT
2230 010110 004767 005614          JSR     PC,SCOPEC    ;USING AN EMT
2231 010114 012737 000020 177570  ;MOV     #20,@DISPLY  ;LOAD TEST NUMBER INTO THE DISPLAY
2232 010122 004767 003236          JSR     #7,CLMPAR   ;CLEAR ALL PARITY REGISTERS
2233 010126 012704 021040          MOV     #PARPAT+20000,R4 ;INITIALIZE PATTERN POINTER
2234 010132 005005          CLR     R5          ;
2235 010134 005025    1:      CLR     (5)+        ;INITIALLY CLEAR BANK 0
2236 010136 020527 020000          CMP     R5,#20000
2237 010142 103774          BLO     1$          ;
2238 010144 012737 030352 000114  ;MOV     #TRP20+20000,@#PARVEC ;SETUP TRAP RETURN
2239 010152 012701 020570          MOV     #MPRO+20000,R1 ;SETUP TO SET ACTION ENABLE IN ALL
2240                                ;PARITY REGISTERS PRESENT
2241 010156 032711 000001    2:      BIT     #1,@R1
2242 010162 001003          BNE     .+10
2243 010164 012771 000001 000000  ;MOV     #AE,@(R1)    ;SET ACTION ENABLE IF REGISTER IS PRESENT
2244 010172 062701 000010          ADD     #10,R1
2245 010176 020127 020770          CMP     R1,#TRREG+20000

```

```

2246 010202 103765          BLO      26          ;BRANCH UNTIL ALL REGISTER ADDRESSES
2247                                ;HAVE BEEN CHECKED
2248 010204 004767 000022    3:      JSR     #7,CKBKO    ;EXERCISE THIS 4K
2249 010210 005724          TST     (4)+        ;UPDATE PATTERN
2250 010212 005714          TST     (4)         ;LAST PATTERN?
2251 010214 001373          BNE     3$          ;NO, LOOP
2252 010216 004767 003142    DONE20: JSR     PC,CLMPAR   ;CLEAR ALL PARITY REGISTERS
2253 010222 012737 000116 000114  ;MOV     #PARVEC+2,@#PARVEC ;RESTORE TRAP CATCHER
2254 010230 000526          BR      TEST21      ;GO TO NEXT TEST
2255
2256                                ;PARITY MEMORY TEST ROUTINE
2257                                ;WRITES AND CHECKS EACH LOCATION IN BANK 0 (EXCEPT 114 AND 116)
2258                                ;WITH VALUE POINTED TO BY R4
2259 010232 005005    CKBK0:  CLR     R5          ;SET ADDRESS POINTER
2260 010234 011415    1:      MOV     (4),(5)      ;WRITE PATTERN
2261 010236 021415          CMP     (4),(5)      ;DATA OK?
2262 010240 001404          BEQ     .+12        ;YES- BRANCH
2263 010242 013746 177776          MOV     @#PS,-(SP)  ;SETUP TO DO ERROR CALL VIA JSR
2264 010246 004767 002672          JSR     PC,ERK      ;ERROR- DATA INCORRECT IN LOCATION
2265                                ;WHOSE ADDRESS IS IN R5. R4 POINTS
2266                                ;TO THE VALUE WRITTEN.
2267 010252 005725          TST     (5)+        ;UPDATE ADDRESS POINTER
2268 010254 020527 000114          CMP     R5,#114    ;DON'T CHANGE CONTENTS OF 114 AND 116
2269 010260 001002          BNE     .+6
2270 010262 062705 000004          ADD     #4,R5
2271 010266 020527 020000          CMP     R5,#20000  ;HAS THE WHOLE BANK BEEN TESTED WITH
2272                                ;THIS PATTERN?
2273 010272 103760          BLO     1$          ;NO, BRANCH TO TEST NEXT LOCATION
2274 010274 005067 010470          CLR     TREG+20000  ;YES, DID ANY PARITY ERROR BITS SET?
2275 010300 012701 020570          MOV     #MPRO+20000,R1
2276 010304 032711 000001    2:      BIT     #1,(R1)
2277 010310 001003          BNE     .+10
2278 010312 005771 000000          TST     @R1
2279 010316 100406          BMI     3$          ;YES- BRANCH
2280 010320 062701 000010          ADD     #10,R1
2281 010324 020127 020770          CMP     R1,#TREG+20000
2282 010330 103765          BLO     2$          ;
2283 010332 000207          RTS     #7          ;NO- RETURN
2284 010334 013746 177776    3:      MOV     @#PS,-(SP)  ;SETUP TO DO ERROR CALL VIA JSR
2285 010340 004767 002600          JSR     PC,ERK      ;ERROR- PARITY ERROR BIT SET AND NO
2286                                ;PARITY TRAP OCCURRED
2287                                ;(AE WAS SET) - R1 POINTS TO ADDRESS
2288                                ;OF PARITY REGISTER
2289                                ;RESTORE STACK POINTER
2290 010346 000167 177644          CMP     (SP)+,(SP)+
2291          JMP     DONE20
2292
2293                                ;PARITY TRAP SERVICE (NO TRAPS TO 114 SHOULD OCCUR IN THIS SUBTEST)
2294 010352 005067 010412    TRP20:  CLR     TREG+20000
2295 010356 012701 020570          MOV     #MPRO+20000,R1 ;FIND THE REGISTER RECORDING A PARITY ERROR
2296 010362 032711 000001    1:      BIT     #1,(R1)
2297 010366 001003          BNE     .+10
2298 010370 005771 000000          TST     @R1
2299 010374 100412          BMI     2$          ;BRANCH IF ERROR IS SET
2299 010376 062701 000010          ADD     #10,R1

```

```

2300 010402 020127 020770      CNP      R1,#TREG+20000
2301 010406 103765              BLO
2302 010410 013746 177776      MOV      ##PS,=(SP)
2303 010414 004767 002524      JSR      PC,ERR
2304
2305 010420 000430              BR        58
2306 010422 017102 000000      28:     MOV      0(R1),R2
2307 010426 005003              CLR      R3
2308 010430 005071 000000      38:     CLR      0(R1)
2309 010434 005713              TST     0(R3)
2310 010436 005771 000000      TST     0(R1)
2311 010442 100413              BMI     48
2312 010444 005723              TST     (R3)+
2313 010446 020327 020000      CNP      R3,#20000
2314 010452 103766              BLO
2315 010454 010271 000000      MOV      R2,0(R1)
2316 010460 013746 177776      MOV      ##PS,=(SP)
2317 010464 004767 002454      JSR      PC,ERR
2318
2319
2320
2321
2322 010470 000404              BR        58
2323 010472 013746 177776      48:     MOV      ##PS,=(SP)
2324 010476 004767 002442      JSR      PC,ERR
2325
2326
2327
2328
2329 010502 022626              58:     CNP      (SP)+,(SP)+
2330 010504 000207              RTS      #7
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341 010506 013746 177776
2342 010512 004767 005212
2343 010516 012737 000021 177570
2344 010524 004767 002634
2345 010530 005005
2346 010532 005025
2347 010534 020527 020000
2348 010540 103774
2349
2350
2351
2352
2353 010542 005005

;*****
;FORCE WRONG PARITY IN EACH LOCATION IN BANK 0
;NOTE THAT THIS SUBTEST IS EXECUTED IN BANK 1 (20000 ABOVE ADDRESSES
;IN THE LISTING). MAKE SURE THAT WRONG PARITY IN EACH BYTE CAN BE DETECTED,
;AND THAT WHEN GOOD PARITY IS WRITTEN AND READ NO PARITY ERROR IS DETECTED.
;CHECK ERROR ADDRESS BITS (PARITY REGISTER BITS 5-11)
;*****
TEST21: MOV      ##PS,=(SP)
;SAME AS SCOPE WITHOUT DOING EMT
JSR      PC,SCOPE
MOV      #21,#DISPLY
JSR      PC,CLRPAR
CLR      R5
;LOAD TEST NUMBER INTO THE DISPLAY
;CLEAR ALL PARITY REGISTERS
;R5
;CLEAR PARITY ERRORS IN BANK 0
;WRITE WRONG PARITY TEST ROUTINE
;USING SAME DATA VALUE, WRITES AND CHECKS PARITY IN WRONG STATE
;AND THEN IN CORRECT STATE TO PROVE THAT PARITY BITS TOGGLE
WMP21: CLR      R5
;SET TEST ADDRESS POINTER

```

```

2354 010544 005067 170010
2355 010550 012767 125253 167736
2356 010556 012715 125253
2357 010562 012701 020570
2358
2359 010566 032711 000001 18:     BIT      #1,(1)
2360 010572 001003              BNE     .+10
2361 010574 012771 000004 000000      MOV      #WMP,0(R1)
2362 010602 062701 000010      ADD     #10,R1
2363 010606 020127 020770      CNP      R1,#TREG+20000
2364 010612 103765              BLO
2365 010614 005767 167740      TST     ODDFLG
2366 010620 100404              BMI     28
2367 010622 112715 000253      MOV      #253,0R5
2368 010626 005715              TST     (R5)
2369 010630 000405              BR        38
2370 010632 112765 000252 000001 28:     MOV      #252,1(R5)
2371 010640 105765 000001      TST     1(R5)
2372 010644 012701 020570      38:     MOV      #MPRO+20000,R1
2373 010650 012703 000772      MOV      #INDCO,R3
2374 010654 032711 000001      48:     BIT      #1,0R1
2375 010660 001003              BNE     .+10
2376 010662 042771 000004 000000      BIC     #WMP,0(R1)
2377 010670 062701 000010      ADD     #10,R1
2378 010674 020127 020770      CNP      R1,#TREG+20000
2379 010700 103765              BLO
2380 010702 012701 020570      MOV      #MPRO+20000,R1
2381 010706 005067 170056      CLR      TREG
2382 010712 032711 000001      LOOP21: BIT     #1,0R1
2383 010716 001024              BNE     58
2384 010720 005771 000000      TST     0(R1)
2385 010724 100021              BPL     58
2386 010726 005767 170036      TST     TREG
2387 010732 001404              BEQ     .+12
2388 010734 013746 177776      MOV      ##PS,=(SP)
2389 010740 004767 002200      JSR      PC,ERR
2390
2391
2392 010744 032761 000001 000002      BIT     #1,2(R1)
2393
2394 010752 001004              BNE     .+12
2395 010754 013746 177776      MOV      ##PS,=(SP)
2396 010760 004767 002160      JSR      PC,ERR
2397
2398
2399
2400
2401 010764 011167 170000      58:     MOV      0R1,TREG
2402 010770 062701 000010      ADD     #10,R1
2403 010774 005723              TST     (R3)+
2404 010776 020127 020770      CNP      R1,#TREG+20000
2405 011002 103743              BLO     LOOP21
2406
2407 011004 005767 167760      TST     TREG

```

```

2408 011010 001005      BNE      68      ;YES- BRANCH
2409 011012 013746 177776  MOV      8*PS,-(SP) ;NO- SETUP TO DO ERROR CALL VIA A JSR
2410 011016 004767 002122  JSR      PC,ERR    ;ERROR- NO REGISTER HAS PARITY ERROR
2411                                     ;SET AFTER READING WRONG PARITY IN LOCATION
2412                                     ;WHOSE ADDRESS IS IN R5
2413 011022 000423      BR       78      ;IS THIS A CORE PAR REG?
2414 011024 022713 000001 68:    CMP      #1,(R3)  ;NO, BRANCH(MOS PAR REG DOES NOT
2415 011030 001020      BNE      78      ;STORE ADDR BITS OF PAR ERROR)
2416                                     ;GET PARITY REGISTER CONTENTS
2417 011032 017701 167732  MOV      @TREG,R1  ;MASK ALL BUT ERROR ADDRESS BITS
2418 011036 042701 170037  BIC      #170037,R1 ;GET ADDRESS OF LOCATION UNDER TEST
2419 011042 010502      MOV      R5,R2    ;POSITION BITS IN R2
2420 011044 042702 003777  BIC      #3777,R2
2421 011050 000302      S#AB     R2

```

```

2422 011052 006302      ASL      R2
2423 011054 006302      ASL      R2
2424 011056 020102      CMP      R1,R2    ;PARITY ERROR ADDRESS BITS CORRECT?
2425 011060 001404      BEQ      78      ;BRANCH IF YES
2426 011062 013746 177776  MOV      8*PS,-(SP) ;NO- SETUP TO DO ERROR CALL VIA A JSR
2427 011066 004767 002052  JSR      PC,ERR    ;ERROR- ADDRESS BITS (PARITY REGISTER
2428                                     ;BITS 5-11) INCORRECT- ADDRESS OF PARITY
2429                                     ;REGISTER IS CONTAINED IN LOCATION "TREG"
2430                                     ;ADDRESS OF TEST LOCATION IS IN R5
2431 011072 011515      78:    MOV      @R5,@R5  ;RESTORE TEST LOCATION TO FIX BAD PARITY
2432 011074 005077 167670  CLR      @TREG    ;CLEAR ERROR BIT IN PARITY REGISTER
2433 011100 005715      TST      @R5      ;READ LOCATION TO SET IF PARITY IS GOOD
2434 011102 005777 167662  TST      @TREG    ;CHECK PARITY ERROR BIT
2435 011106 100004      BPL      ,+12     ;BRANCH IF NOT SET
2436 011110 013746 177776  MOV      8*PS,-(SP) ;SETUP TO DO ERROR CALL VIA A JSR
2437 011114 004767 002024  JSR      PC,ERR    ;ERROR- WRITING LOCATION WITH WRITE
2438                                     ;WRONG PARITY CLEAR DIDN'T CLEAR BAD
2439                                     ;PARITY (ADDRESS OF LOCATION IS IN R5)
2440                                     ;"TREG" +20000 CONTAINS THE ADDRESS
2441                                     ;OF THE PARITY REGISTER
2442 011120 005167 167434  CUM      ODDFLG   ;TOGGLE BYTE INDICATOR
2443 011124 100401      BMI      ,+4      ;BRANCH IF HIGH BYTE NOT YET TESTED
2444 011126 005725      TST      (R5)+    ;UPDATE ADDRESS POINTER
2445 011130 020527 020000  CMP      R5,#20000 ;THIS 4K DONE?
2446 011134 103610      BLO      W#P21A   ;LOOP TILL ALL 4K HAS BEEN TESTED
2447 011136 004767 002222  JSR      PC,CLRPAR ;CLEAR ALL PARITY REGISTERS
2448 011142 013746 177776  MOV      8*PS,-(SP) ;SETUP TO CALL SCOPE VIA JSR
2449 011146 004767 004556  JSR      PC,SCOPE  ;SCOPE
2450
2451 ;COPY SECOND 4K BANK BACK TO FIRST 4K AND RETURN TO FIRST 4K BANK
2452 011152 012700 010000  XFR2:  MOV      #10000,R0 ;R0 IS USED AS A COUNTER
2453 011156 005001      CLR      R1       ;R1 POINTS TO THE CURRENT LOCATION
2454 011160 016111 020000 18:    MOV      20000(R1),@R1 ;COPY BANK 1 TO BANK 0
2455 011164 005721      TST      (R1)+
2456 011166 005300      DEC      R0
2457 011170 001373      BNE      18
2458 011172 162706 020000  SUB      #20000,SP ;RESTORE STACK POINTER
2459 011176 162737 020000 013214  SUB      #20000,@ERRA1
2460 011204 162737 020000 013216  SUB      #20000,@ERRA2
2461 011212 162737 020000 013226  SUB      #20000,@ERRA3
2462 011220 162737 020000 013230  SUB      #20000,@ERRA4
2463 011226 162737 020000 013240  SUB      #20000,@ERRA5
2464 011234 000137 011240  JMP      #0,DONE   ;RETURN TO BANK 0
2465
2466
2467
2468 ;*****
2469 ;AT THIS POINT EXECUTION RETURNS TO BANK 0
2470 ;*****
2471 011240 012737 000116 000114 DONE: MOV      #PARVEC+2,0*PARVEC ;RESTORE TRAPCATCHER
2472 011246 012706 000510  MOV      #STKPT,SP ;REINITIALIZE STACK POINTER
2473 011252 004767 002106  JSR      #7,CLRPAR ;CLEAR ALL PARITY REGISTERS
2474 011256 005267 167262  INC      PASCNT   ;KEEP TRACK OF PASSES COMPLETED
2475 011262 004567 003502  JSR      R5,OACNV

```

```

2476 011266 000544          PASCNT
2477 011270 016733          MPCNT
2478 011272 000006          6
2479 011274 104000          TYPE          ;TYPE BELL, "END PASS*" AND PASS COUNT
2480 011276 016715          MPGEND
2481 011300 013705 000042    LOGICAL:      MOV      0#42,R5          ;LOADED BY MONITOR?
2482 011304 001405          BEQ      CONT          ;BRANCH IF NO
2483 011306 000005          RESET
2484 011310 004715          JSR      7,(5)         ;SETUP FOR MONITOR EXIT
2485 011312 000240          NOP
2486 011314 000240          NOP
2487 011316 000240          NOP
2488 011320 032737 000400    177570  CONT:      BIT      #BITS,0#SR          ;SWITCH 0 SET?
2489 011326 001401          HLT      .+4
2490 011330 000000          HALT
2491 011332 105767 167550    TSTB     $TPFLG
2492 011336 001006          BNE     1#
2493 011340 105777 167534    TSTB     $TP8
2494 011344 100375          BPL     .-4
;WAIT FOR TTY TO FINISH SO THAT RESET
;DON'T CLOBBER THE BELL

```

```

2495 011346 112777 000000    167526          MOVB     #0,$TP8          ;OUTPUT A NULL
2496 011354 000167 170404          JMP      BEGIN
2497
2498
2499
2500
2501
2502          ;*****
2503          ;CREATE MAP INDICATING WHERE 4K BLOCKS OF MEMORY ARE PRESENT
2504          ;*****
2504 011360 012737 011564 000004    MAPMEM:  MOV     #MAPMB,0#4          ;SET NO MEM MANAGEMENT TRAP
2505 011366 005737 177572          TST      #SR0            ;IS KT PRESENT? (TIMEOUT IF NO)
2506
2507          ;MAP MEMORY USING KT11 - MAX OF 124K POSSIBLE
2508 011372 005067 167154          MAPMA:  CLR      NORT          ;INDICATE KT11 PRESENT
2509 011376 004767 001662          JSR      $7,NRALL        ;INITIALLY SET ALL PAGES NONRESIDENT, BANK 0
2510 011402 004767 002026          JSR      $7,MAP1         ;MAP KERNEL 0 TO BANK 0, RW
2511
2512          ;MAP KERNEL 7 TO THE EXTERNAL BANK, RW
2513          ;MAP KERNEL 1 RW, AND TURN ON KT11
2513 011406 005067 167134          CLR      TBANK
2514 011412 012767 177777 167446    MOV      #177777,MEML    ;SET UP CORE MAPS
2515 011420 012767 077777 167442    MOV      #77777,MEMH
2516 011426 012767 000001 167064    MOV      #1,BITPT       ;SET UP 4K POINTER
2517 011434 012767 001066 167106    MOV      #MEML,MEMUT
2518 011442 012737 011552 000004    MOV      #56,0#4
2519 011450 016777 167072 167564    2#      MOV      TBANK,0#PAR1    ;SET UP FOR TIME OUTS
2520 011456 005737 021000          TST      #21000         ;MAP KERNEL PAGE 1 TO BANK BEING TESTED
2521 011462 005737 025000          TST      #25000         ;1ST K PRESENT?
2522 011466 005737 031000          TST      #31000         ;2ND K PRESENT?
2523 011472 005737 035000          TST      #35000         ;3RD K PRESENT?
2524 011476 062767 000200 167042    3#      ADD      #200,TBANK
2525 011504 006367 167010          ASL      BITPT          ;UPDATE TEST ADDRESS
2526 011510 103006          BCC      4#
2527 011512 012767 000001 167000    MOV      #1,BITPT       ;UPDATE BANK POINTER
2528 011520 012767 001070 167022    MOV      #MEMH,MEMUT    ;BRANCH IF NOT DONE WITH 64K SECTION
2529 011526 022767 007600 167012    4#      CMP      #7600,TBANK    ;YES, DO MEMH(64-124K)
2530 011534 003345          BGT      2#
2531 011536 005037 177572          CLR      #SR0
2532 011542 012737 000006 000004    MOV      #6,0#4
2533 011550 000207          RTS
2534 011552 046777 166742 166770    5#      BIC      BITPT,#MEMUT
2535          ;TIMEOUT OCCURRED-CLEAR BIT TO INDICATE
2536 011560 022626          CMP      ($P)+,($P)+
2537 011562 000745          BR      3#
2538          ;4K BLOCK NOT PRESENT
2539          ;ADJUST STACK
2540          ;CHECK NEXT BLOCK
2540 011564 012767 000001 166760    ;NO KT PRESENT - MAP MAX OF 28K IN 4K CONTIGUOUS BLOCKS
2541 011572 022626          MAPMB:  MOV      #1,NORT          ;SET FLAG TO INDICATE KT11 NOT PRESENT
2542 011574 012737 011674 000004    CMP      ($P)+,($P)+
2543 011602 012767 000177 167256    MOV      #38,0#4
2544 011610 005067 167254          MOV      #177,MEML
2545 011614 012767 000001 166676    CLR      MEMH
2546 011622 005001          MOV      #1,BITPT       ;SETUP 4K POINTER
2547 011624 005761 001000          CLR      R1             ;INITIALIZE BANK ADDRESS
2548 011630 005761 005000          TST      1000(1)
2549          ;1ST K PRESENT
2550          TST      5000(1)
2551          ;2ND K PRESENT

```

```

2549 011634 005761 011000          TST 11000(1)          ;3RD K PRESENT
2550 011640 005761 015000          TST 15000(1)          ;4TH K PRESENT
2551 011644 062701 020000          28: ADD #20000,R1        ;UPDATE TEST ADDRESS
2552 011650 006367 166644          ASL BITPT             ;UPDATE POINTER TO NEXT 4K
2553 011654 022767 000200 166636  CMP #200,BITPT        ;28K CHECKED YET?
2554 011662 003360          BGT 16                ;NO, CHECK NEXT 4K BLOCK
2555 011664 012737 000006 000004  MOV #6,#4
2556 011672 000207          RTS #7
2557 011674 046767 166620 167164 38: BIC BITPT,MEML        ;TIMEOUT OCCURRED- CLEAR BIT TO
2558                                ;INDICATE 4K BLOCK NOT PRESENT
2559 011702 022626          CMP (SP)+,(SP)+      ;ADJUST STACK POINTER
2560 011704 000757          BR 28
2561
2562
2563
2564                                ;*****
2565                                ;MAP PARITY CORE AND CORRESPONDENCE TO ASSOCIATED REGISTERS
2566                                ;*****
2567 011706 013767 001066 166634  MAPREG: MOV @MEML,MEMUT ;LOAD MAP OF MEMORY PRESENT IN LOWER 64K
2568 011714 012767 000001 166576  MOV #1,BITPT          ;INITIALIZE 4K POINTER
2569 011722 012767 000001 167266  MOV #1,KTSTART        ;INDICATE KT11 NOT IN USE
2570 011730 005067 166632          CLR RELOC
2571 011734 005067 166606          CLR TBANK             ;INITIALIZE ADDRESS OF TEST BANK
2572 011740 005067 166610          CLR HIWORD            ;CLEAR FLAG TO INDICATE FIRST 64K
2573                                ;BEING CHECKED
2574 011744 005067 167250          CLR ADRTYP
2575
2576                                ;SET WRITE WRONG PARITY IN ALL REGISTERS PRESENT
2577                                ;THEN WRITE TEST LOCATION VIA DATO AND READ TEST LOCATION VIA DATI
2578                                ;THEN CLEAR WRITE WRONG PARITY IN ALL REGISTERS
2579 011750 012702 000570          MAPRB: MOV #MPRO,R2   ;LOAD ADDRESS OF TABLE
2580 011754 032712 000001 166576  18: BIT #1,(2)         ;IS THIS REGISTER PRESENT?
2581 011760 001003          BNE ,+10              ;NO, GET NEXT ONE
2582 011762 012772 000004 000000  MOV #WWP,@(2)         ;YES, SET WRITE WRONG PARITY AND CLEAR REST
2583 011770 062702 000010          ADD #10,R2
2584 011774 020227 000770          CMP R2,*TREG          ;DONE WITH TABLE?
2585 012000 103765          BLO 16                ;BRANCH IF NOT
2586 012002 016703 166540          MOV TBANK,R3          ;LOAD ADDRESS OF 4K BANK UNDER TEST
2587 012006 066703 167206          ADD ADRTYP,R3         ;ADD ADDRESS OFFSET (EITHER 0,2,4,OR 6)
2588 012012 011313          MOV (3),(3)           ;WRITE WRONG PARITY
2589 012014 005713          TST (3)               ;READ WRONG PARITY
2590 012016 012702 000570          MOV #MPRO,R2
2591 012022 032712 000001 28: BIT #1,(2)         ;CLEAR WRITE WRONG PARITY IN ALL
2592 012026 001003          BNE ,+10              ;PARITY REGISTERS
2593 012030 042772 000004 000000  BIC #WWP,@(2)
2594
2595 012036 062702 000010          ADD #10,R2
2596 012042 020227 000770          CMP R2,*TREG
2597 012046 103765          BLO 28
2598 012050 012702 000560          MAPRC: MOV #MPRO-10,R2 ;INIT FOR ERROR CHECKS
2599 012054 062702 000010 18: ADD #10,R2
2600 012060 020227 000770          CMP R2,*TREG
2601 012064 002031          BGE MAPRD
2602 012066 032712 000001          BIT #1,(2)           ;BRANCH IF DONE WITH TABLE
                                ;IS THIS REGISTER PRESENT?

```

```

2603 012072 001370          BNE 16                ;NO, GET NEXT ADDRESS
2604 012074 005772 000000          TST @R(2)            ;YES, DID THIS CONTROLLER GET A
2605                                ;PARITY ERROR?
2606 012100 100365          BPL 16                ;NO, CHECK NEXT
2607 012102 005767 166446          TST HIWORD           ;YES, WHICH 64K IS UNDER TEST?
2608 012106 001004          BNE 28                ;BRANCH IF UPPER 64K
2609 012110 056762 166404 000002  BIS BITPT,2(2)        ;SET BIT IN MAP FOR THIS PARITY REGISTER
2610 012116 000403          BR 36
2611 012120 056762 166374 000004 28: BIS BITPT,4(2)        ;SET BIT IN MAP FOR THIS PARITY REGISTER
2612 012126 105762 000007 38: TST@ 7(2)           ;IS THIS THE FIRST ADDRESS FOUND FOR
2613                                ;THIS PARITY REGISTER?
2614 012132 001005          BNE 48                ;NO, BRANCH
2615 012134 116762 167006 000006  MOV@B ADRTYP,6(2)    ;YES, RECORD LOW BYTE OF ADDRESS (0,2,4,OR 6)
2616 012142 105262 000007          INCB 7(2)            ;INDICATE AN ADDRESS HAS BEEN FOUND FOR
2617                                ;THIS REGISTER
2618 012146 000742          48: BR 16
2619 012150 011313          MAPRD: MOV @R3,@R3    ;CLEAR BAD PARITY
2620 012152 062767 000002 167040  ADD #2,ADRTYP        ;CHECK FIRST 4 ADDRESSES IN EACH 4K
2621 012160 026727 167034 000010  CMP ADRTYP,#10
2622 012166 001402          BEQ 16                ;BRANCH IF FIRST 4 ADDRESSES TESTED
2623 012170 000167 177554          JMP MAPRB             ;IF NOT, GO TEST NEXT ONE
2624 012174 005767 166354          18: TST HIWORD        ;IS LOWER MEMORY DONE?
2625 012200 001021          BNE MAPRE            ;YES, BRANCH
2626 012202 026727 166312 000100  CMP BITPT,#100       ;DONE WITH 1ST 28K?
2627 012210 103015          @HIS MAPRE           ;YES, BRANCH
2628 012212 062767 020000 166326  ADD #20000,TBANK     ;NO- ADD 4K TO ADDRESS
2629 012220 006367 166274          ASL BITPT            ;SHIFT BIT POINTER
2630 012224 005067 166770          CLR ADRTYP           ;START WITH FIRST ADDRESS IN BANK
2631 012230 036767 166264 166312  BIT BITPT,MEMUT      ;DOES THIS 4K BLOCK EXIST?
2632 012236 001756          BEQ 16                ;NO- BRANCH
2633 012240 000167 177504          JMP MAPRB            ;YES, TEST IT
2634 012244 005767 166302          MAPRE: TST NOKT       ;KT11 PRESENT?
2635 012250 001401          BEQ ,+4               ;YES, BRANCH
2636 012252 000207          RTS #7                ;NO, DONE
2637 012254 005767 166736          TST K1START          ;KT11 ALREADY ON?
2638 012260 001417          BEQ 16                ;YES, BRANCH
2639 012262 012767 020000 166256  MOV #20000,TBANK     ;NO, INIT TBANK TO SELECT KERNEL PAGE 1
2640 012270 012767 001400 166270  MOV #1400,RELOC      ;SET UP FOR ACCESS TO 28K BANK
2641 012276 004767 000762          JSR #7,NRALL         ;INITIALLY MAP ALL PAGES NR, BANK 0
2642 012302 004767 001126          JSR #7,MAP1          ;MAP KERNEL 0 TO BANK 0, RW
2643                                ;MAP KERNEL 7 TO THE EXTERNAL BANK, RW
2644                                ;SET KERNEL 1 RW AND TURN ON KT11
2645 012306 005067 166704          CLR KTSTART          ;INDICATE KT11 NOW IN USE
2646 012312 012737 000001 177572  MOV #1,@SRO          ;TURN ON KT11
2647 012320 006367 166174          18: ASL BITPT          ;SHIFT BANK INDICATOR
2648 012324 103011          BCC 28                ;BRANCH IF FIRST 64K NOT DONE
2649 012326 012767 000001 166164  MOV #1,BITPT         ;IF FIRST 64K DONE, SETUP FOR
2650 012334 013767 001070 166206  MOV @#MEMH, MEMUT    ;SECOND 64K
2651 012342 012767 000001 166204  MOV #1,HIWORD        ;INDICATE NOW TESTING HIGH 64K
2652 012350 062767 000200 166210  ADD #200,RELOC
2653 012356 022767 007600 166202  CMP #7600,RELOC     ;UP TO EXTERNAL BANK YET?
2654 012364 003003          BGT 36                ;NO, CONTINUE
2655 012366 005037 177572          CLR @#SRO
2656 012372 000207          RTS #7

```



```

2657 012374 036767 166120 166146 381 BIT BITPT, MEMUT ;IS THIS 4K PRESENT?
2658 012402 001746 BEQ 18 ;NO- BRANCH
2659 012404 016777 MOV RELOC, RKPARI ;YES, MAP PAGE 1 TO THIS BANK
2660 012412 005067 CLR ADRTYP
2661 012416 000187 JMP MAPRB ;GO TEST FOR PARITY MEMORY
2662
2663
2664
2665 *****
2666 ;ROUTINE TO TYPE MAP OF WHERE PARITY MEMORY IS PRESENT
2667 ;AND WHICH CONTROL REGISTERS CONTROL WHICH MEMORY
2668 *****
2669 012422 004767 000736 TMAP: JSR R7, CLRPAR ;CLEAR ALL PARITY REGISTERS PRESENT
2670 012426 104000 TYPE ;TYPE "THE PARITY REGISTERS CONTROL MEMORY
2671 012430 016440 MTMAP ;AS FOLLOWS:"
2672 012432 012701 000560 MOV #MPRO-10, R1 ;SET UP POINTER
2673 012436 062701 000010 TMAP: ADD #10, R1
2674 012442 020127 000770 CMP R1, #TREG ;DONE WITH MAP?
2675 012446 002136 BGE TMAPEX ;YES, BRANCH
2676 012450 005067 166100 CLR HWORD
2677 012454 005067 166042 CLR TRFLG ;INITIALIZE TRANSITION FLAG (USED TO
2678 ;FIGURE MEMORY LIMITS)
2679 012460 005067 166040 CLR TYFLG ;INITIALIZE TO INDICATE NOTHING TYPED FOR
2680 ;THIS REGISTER YET
2681 012464 012767 177774 166034 MOV #-4, TYCOR
2682 012472 016167 000002 166016 MOV 2(1), ADRTPT ;GET LOW 64K MEMORY MAP WORD
2683 012500 012767 000001 166012 MOV #1, BITPT ;INITIALIZE 4K POINTER
2684 012506 032711 000001 BIT #1, (1) ;DOES THIS CONTROL EXIST?
2685 012512 001351 BNE TMAPA ;NO, GET ADDRESS OF NEXT ONE
2686 012514 011167 165774 MOV (1), TEMPX ;YES, PRINT ITS ADDRESS
2687 012520 004567 002244 JSR RS, OACNV
2688 012524 000514 TEMPX
2689 012526 016607 MPRAD
2690 012530 000006 6
2691 012532 104000 TYPE
2692 012534 017001 MX1
2693 012536 104000 TYPE
2694 012540 016607 MPRAD
2695 012542 062767 000004 165756 TMAPB: ADD #4, TYCOR ;KEEP TRACK OF # OF K OF CORE
2696 012550 036767 165744 165740 BIT BITPT, ADRTPT ;DOES THIS PARITY REGISTER CONTROL THIS 4K?
2697 012556 001424 BEQ TMAPC ;NO- BRANCH
2698 012560 005767 165736 TST TRFLG ;YES, DOES IT CONTROL PREVIOUS 4K?
2699 012564 001043 BNE TMAPD ;YES- DON'T TYPE IT
2700 012566 012767 000001 165726 MOV #1, TRFLG ;NO- SET FLAG INDICATING TRANSITION
2701 012574 004567 002276 JSR RS, BDCNV ;CONVERT K CORE TO ASCII
2702 012600 000526 TYCOR
2703 012602 016507 MYCOR
2704 012604 000003 3
2705 012606 104000 TYPE ;TYPE "CONTROLS", AND ADDRESS OF CORE
2706 012610 017020 MX2
2707 012612 104000 TYPE
2708 012614 016507 MYCOR
2709 012616 104000 TYPE
2710 012620 016514 MDASH

```

```

2711 012622 005267 165676 INC TYFLG ;INDICATE TYPED
2712 012626 000422 BR TMAPD
2713 012630 005767 165666 TMAPC: TST TRFLG ;DID THIS PARITY REGISTER CONTROL PREVIOUS 4K?
2714 012634 001417 BEQ TMAPD ;NO, SKIP PRINTING
2715 012638 005067 165660 CLR TRFLG ;YES, TRANSITION OCCURRED- CLEAR FLAG
2716 012642 004567 002230 JSR RS, BDCNV ;CONVERT K CORE TO ASCII
2717 012646 000526 TYCOR
2718 012650 016507 MYCOR
2719 012652 000003 3
2720 012654 104000 TYPE ;TYPE RIGHT AND RETURN
2721 012656 016507 MYCOR
2722 012660 104000 TYPE
2723 012662 016522 MK
2724 012664 104000 TYPE
2725 012666 016517 MCR
2726 012670 005267 165630 INC TYFLG ;INDICATE TYPED
2727 012674 006367 165620 TMAPD: ABL BITPT ;UPDATE BIT POINTER TO NEXT 4K
2728 012700 103320 BCC TMAPB ;TEST NEXT 4K IF NOT DONE WITH 1ST 64K
2729 012702 005767 165646 TST HWORD ;64=124K DONE?
2730 012706 001405 BEQ 18 ;NO, BRANCH
2731 012710 005767 165610 TST TYFLG ;YES, WAS ANY PARITY MEMORY
2732 ;FOUND FOR THIS REGISTER?
2733
2734 012714 001250 BNE TMAPA ;NO PARITY MEMORY WAS FOUND FOR THIS
2735 012716 104002 ENPROR ;REGISTER- EITHER WRITE WRONG PARITY
2736 ;FAILED, PARITY ERROR GENERATE OR
2737 ;DETECT FAILED, OR THE PARITY ERROR
2738 ;BIT FAILED TO SET
2739
2740 012720 000646 BR TMAPA
2741 012722 016167 000004 165566 181 MOV #1(1), ADRTPT ;UPDATE TO MAP WORD FOR THE UPPER 64K
2742 012730 012767 000001 165562 MOV #1, BITPT ;RESET BIT POINTER
2743 012736 005267 165612 INC HWORD ;INDICATE LOW 64K DONE
2744 012742 000677 BR TMAPB ;LOOP
2745 012744 000207 TMAPEX: RTS #7 ;RETURN WHEN DONE
2746
2747
2748
2749 *****
2750 ;ERROR HANDLER
2751 *****
2752 ;ERRORS CALL ENTERS HERE
2753 ;TYPES PC, ICNT, MPR ADDRESS, AND MPR CONTENTS
2754 ;REG SHOULD CONTAIN ADDRESS OF PARITY REGISTER
2755 012746 012767 016063 000266 ERRST: MOV #MSTR, ERRB ;SETUP TO TYPE MPR ADDRESS AND CONTENTS
2756 012754 012767 177777 000262 MOV #-1, ERRB
2757 012762 012767 000240 000286 MOV #240, ERRBX+2 ;NOP LOCATION AFTER MESSAGE
2758 012770 017767 165774 165542 MOV #TREG, TRDATA ;SETUP DATA
2759 012776 004567 001766 JSR RS, OACNV ;CONVERT TO ASCII
2760 013002 000770 TREG
2761 013004 016072 HTREG
2762 013006 000006 6
2763 013010 004567 001754 JSR RS, OACNV ;CONVERT TO ASCII
2764 013014 000540 TRDATA

```

```

2765 013016 016114          MDATA
2766 013020 000006          6
2767 013022 000461          BR      ERRA
2768
2769
2770          ;ERRORP CALL ENTERS HERE
2771          ;TYPES PC, ICNT, MPR ADDRESS, MPR CONTENTS
2772          ;TEST LOCATION ADDRESS, VALUE EXPECTED, VALUE FOUND
2773          ;RS MUST CONTAIN ADDRESS OF TEST LOCATION
2774          ;SHDBE MUST CONTAIN EXPECTED VALUE
2775          ;WAS MUST CONTAIN ACTUAL DATA
2776          ;TREG MUST CONTAIN ADDRESS OF PARITY REGISTER
2777 013024 012767 016063 000210  ERRP:  MOV      #MSTR,ERRB          ;IN ADDITION TO BASIC PRINTOUT, TYPE
2778                                     ;MPR ADDRESS AND CONTENTS
2779 013032 012767 016125 000204      MOV      #MSTRX,ERRBX          ;ALSO OUTPUT DATA EXPECTED AND ACTUAL
2780 013040 012767 177777 000200      MOV      #-1,ERRBX+2          ;NOP LOCATION AFTER MESSAGE
2781 013046 010567 165460          MOV      RS,TSTLOC          ;STORE ADDRESS BEING TESTED
2782 013052 017767 165712 165460      MOV      @TREG,TRDATA
2783 013060 004567 001704          JSR      RS,QACNV
2784 013064 000770          TREG
2785 013066 016072          MTREG
2786 013070 000006          6
2787 013072 004567 001672          JSR      RS,QACNV
2788 013076 000540          TRDATA
2789 013100 016114          MDATA
2790 013102 000006          6
2791 013104 004567 001660          JSR      RS,QACNV
2792 013110 000532          TSTLOC
2793 013112 016151          MSTRX1
2794 013114 000006          6
2795 013116 004567 001646          JSR      RS,QACNV
2796 013122 000534          SHDBE
2797 013124 016165          MSTRX3
2798 013126 000006          6
2799 013130 004567 001634          JSR      RS,QACNV
2800 013134 000536          WAS
2801 013136 016201          MSTRX5
2802 013140 000006          6
2803 013142 000411          BR      ERRA
2804
2805
2806
2807          ;ERROR CALL ENTERS HERE
2808          ;TYPE PC AND ICNT ONLY
2809 013144 012767 177777 000070  ERR:  MOV      #-1,ERRB          ;SET UP ONE MESSAGE CALL
2810 013152 012767 000240 000064      MOV      #240,ERRBX
2811 013160 012767 000240 000060      MOV      #240,ERRBX+2
2812 013166 032737 020000 177570  ERRA:  BIT      #BIT13,0#SR          ;INHIBIT ERROR PRINT?
2813 013174 001025          BNE     ERRC          ;YES= BRANCH
2814 013176 011667 000060          MOV      (SP),ERRD          ;NO= DEVELOP CALLING ADDRESS
2815 013202 162767 000002 000052      SUB      #2,ERRD
2816 013210 004567 001554          JSR      RS,QACNV          ;GO TO OCTAL TO ASCII CONVERT
2817 013214 013262          ERRA1:  ERRD          ;SOURCE ADDRESS
2818 013216 016036          ERRA2:  MPC          ;DESTINATION ADDRESS

```

```

2819 013220 000006          6          ;#OF DIGITS TO CONVERT
2820 013222 004567 001542          JSR      RS,QACNV          ;CONVERT ICNT TO ASCII
2821 013226 016024          ERRA3:  ICNT
2822 013230 016054          ERRA4:  MICNT
2823 013232 000006          6
2824 013234 004567 001476          JSR      RS,TYPSX          ;TYPE MESSAGE
2825 013240 016030          ERRA5:  MEO          ;ERROR HEADER
2826 013242 000000          ERRA6:  OPEN          ;ADDITIONAL ERROR MESSAGES IF ANY
2827 013244 000000          ERRA7:  OPEN
2828 013246 177777          -1
2829 013250 005737 177570          ERRC:  TST      0#SR          ;HALT ON ERROR SET?
2830 013254 100001          BPL     +4          ;NO= BRANCH
2831 013256 000000          HALT
2832 013260 000002          RTI
2833 013262 000000          ERRD:  OPEN          ;YES= ERROR OCCURRED SO HALT
2834
2835
2836
2837          ;MAP ALL PAGES NON-RESIDENT, BANK 0
2838 013264 013746 000004  NRALL:  MOV      #04,-(SP)
2839 013270 013746 000006          MOV      #06,-(SP)
2840 013274 012737 000006 000004      MOV      #6,#4
2841 013302 012737 000002 000006      MOV      #RTI,#6
2842 013310 010146          MOV      R1,-(SP)
2843 013312 010246          MOV      R2,-(SP)
2844 013314 010346          MOV      R3,-(SP)
2845 013316 012701 001222          MOV      #PDRTAB,R1
2846 013322 012703 000040 18:  MOV      #32,R3
2847 013326 012102          MOV      (R1)+,R2
2848 013330 005022          28:  CLR      (R2)+
2849 013332 005303          DEC     R3
2850 013334 001375          BNE     28
2851 013336 020127 001226          CMP     R1,#PDREND
2852 013342 003767          BLE     18
2853 013344 012603          MOV      (SP)+,R3
2854 013346 012602          MOV      (SP)+,R2
2855 013350 012601          MOV      (SP)+,R1
2856 013352 012637 000006          MOV      (SP)+,#06
2857 013356 012637 000004          MOV      (SP)+,#04
2858 013362 000207          RTS      #7
2859
2860
2861          ;ROUTINE TO CLEAR ALL PARITY REGISTERS PRESENT
2862 013364 010146  CLRPAR:  MOV      R1,-(SP)
2863 013366 010246          MOV      R2,-(SP)
2864 013370 010701          MOV      PC,R1
2865 013372 062701 165176          ADD     #MPRO+,R1
2866 013376 010702          MOV      PC,R2
2867 013400 062702 165370          ADD     #TREG+,R2
2868 013404 032711 000001 18:  BIT      #1,@R1          ;IS THIS REGISTER PRESENT?
2869 013410 001002          BNE     +6
2870 013412 005071 000000          CLR     @R1          ;CLEAR ALL PARITY REGISTERS
2871 013416 062701 000010          ADD     #10,R1

```



```

2981 014024 103006          BCC 28          ;IF NO TIMEOUT, C BIT WILL BE CLEAR
2982 014026 162701 020000    SUB          #20000,R1 ;TIMEOUT OCCURRED, CHECK FOR NEXT
2983 014032 020127 020000    CMP          R1,#20000 ;LOWER BANK
2984 014036 101370          BHI 18
2985 014040 000410          BR          RSTLDX
2986 014042 012702 017500    28: MOV          #17500,R2
2987 014046 012221 38: MOV          (R2)+,(R1)+
2988 014050 020227 020000    CMP          R2,#20000
2989 014054 103774          BLO 38
2990 014056 104000          TYPE          ;TYPE MESSAGE "LOADER RESTORED"
2991 014060 017032          LDRMSG
2992 014062 000000          RSTLDX: HALT          ;LOADER HAS BEEN RESTORED
2993 014064 000776          BR          ,=2      ;TO HIGHEST BANK IN FIRST 28K
2994
2995
2996
2997
2998          ;SCAN ALL MEMORY FOR BAD PARITY, TYPE 18 BIT ADDRESSES OF
2999          ;LOCATIONS FOUND TO BE BAD, AND WRITE INTO LOCATIONS WITH GOOD PARITY
3000 014066 010146          PSCAN: MOV          R1,=(SP) ;STORE REGISTERS AND LOCATIONS TO BE
3001 014070 010246          MOV          R2,=(SP) ;ALTERED
3002 014072 010346          MOV          R3,=(SP)
3003 014074 010446          MOV          R4,=(SP)
3004 014076 013746 000004    MOV          #4,=(SP)
3005 014102 013746 000006    MOV          #6,=(SP)
3006 014106 013746 000114    MOV          #114,=(SP)
3007 014112 013746 000116    MOV          #116,=(SP)
3008 014116 012737 000006    000004    CLR          #6,#4          ;SETUP TIMEOUT TRAPCATCHER
3009 014124 005037 000006    CLR          #6
3010 014130 012737 000116    000114    MOV          #116,#114     ;SETUP PAKITY TRAP TRAPCATCHER
3011 014136 005037 000116    CLR          #116
3012 014142 005767 164404    NOKT          ;KT11 PRESENT?
3013 014146 001513          BEQ          PSCAN1      ;YES, BRANCH
3014 014150 005002          CLR          R2          ;R2 CONTAINS TEST ADDRESS
3015 014152 012703 000001    MOV          #1,R3       ;R3 USED AS A BIT POINTER
3016 014156 004767 177202    18: JSR          #7,CLRPAR ;CLEAR ALL PARITY REGISTERS
3017 014162 005712          TST          #R2        ;READ LOCATION TO CHECK FOR BAD PARITY
3018 014164 000240          NOP
3019 014166 012701 000570    MOV          #MPRO,R1    ;SETUP TO SCAN REGISTERS FOR PARITY
3020 014172 032711 000001    38: BIT          #1,#R1    ;ERROR SET
3021 014176 001003          BNE          ,=10
3022 014200 005771 000000    TST          #R1        ;PARITY ERROR SET?
3023 014204 100424          BHI 68
3024 014206 062701 000010    ADD          #10,R1      ;YES- BRANCH
3025 014212 020127 000770    CMP          R1,#TREG    ;NO- CHECK NEXT REGISTER
3026 014216 103765          BLO 38
3027 014220 062702 000002    48: ADD          #2,R2          ;LOOP UNTIL ALL REGISTERS HAVE BEEN CHECKED
3028 014224 032702 017777    BIT          #17777,R2   ;MOVE ADDRESS POINTER
3029 014230 001352          BNE 18                ;DONE WITH 4K?
3030 014232 006303          58: ASL          R3          ;NO, CONTINUE
3031 014234 020327 000200    CMP          R3,#200     ;YES, CHECK FOR TESTING NEXT 4K
3032 014240 103035          BHS          PSCANX      ;EXIT IF DONE WITH 28K
3033 014242 030367 164620    BIT          R3,MEML     ;IS THIS MEMORY PRESENT?
3034 014246 001343          BNE 18                ;YES, GO TEST IT

```

```

3035 014250 062702 020000    ADD          #20000,R2   ;NO, UPDATE ADDRESS
3036 014254 000766          BR          58          ;LOOP
3037 014256 010267 000110    68: MOV          R2,PSADRS ;PARITY ERROR OCCURRED
3038 014262 004567 000502    JSR          R5,OACNV    ;GET ASCII OF ADDRESS CONTAINING BAD PARITY
3039 014266 014372          PSADRS
3040 014270 016772          MPSESR1
3041 014272 000006          6
3042 014274 104000          TYPE          ;TYPE MESSAGE "BAD PARITY FOUND IN LOCATION"
3043 014276 016742          MPSESR          ;AND ADDRESS OF FAILING LOCATION
3044 014300 032737 002000 177570    BIT          #2000,#SR   ;SWITCH 10 SET?
3045 014306 001401          BEQ          ,=4        ;NO- CONTINUE
3046 014310 000000          HALT          ;HALT ON BAD PARITY SET
3047 014312 011212          MOV          #R2,#R2    ;WRITE INTO LOCATION= SHOULD
3048          ;CLEAR BAD PARITY
3049 014314 005071 000000    CLR          #(R1)      ;CLEAR CORRESPONDING PARITY REGISTER
3050 014320 005712          TST          #R2        ;READ LOCATION TO SEE IF BAD PARITY WAS
3051 014322 005771 000000    TST          #(R1)      ;CLEARED
3052 014326 100001          BPL          ,=4        ;OK- BRANCH
3053 014330 104002          ERROR          ;BAD PARITY DIDN'T CLEAR WHEN LOCATION
3054          ;WAS REWRITTEN
3055 014332 000732          BR          48          ;GO CHECK NEXT LOCATION
3056 014334 004767 177024    PSCANX: JSR          PC,CLRPAR ;DONE- CLEAR ALL PARITY REGISTERS
3057 014340 012637 000116    MOV          (SP)+,#116 ;RESTORE LOCATIONS ALTERED
3058 014344 012637 000114    MOV          (SP)+,#114
3059 014350 012637 000006    MOV          (SP)+,#6
3060 014354 012637 000004    MOV          (SP)+,#4
3061 014360 012604          MOV          (SP)+,R4
3062 014362 012603          MOV          (SP)+,R3
3063 014364 012602          MOV          (SP)+,R2
3064 014366 012601          MOV          (SP)+,R1
3065 014370 000207          RTS          #7          ;RETURN
3066 014372 000000    PSADRS: 0
3067 014374 000000    PSCANX: 0
3068
3069
3070
3071          ;SCAN ALL MEMORY FOR BAD PARITY USING KT11
3072          ;TYPE 18 BIT ADDRESSES OF LOCATIONS FOUND BAD, AND WRITE GOOD PARITY BACK IN
3073 014376 017746 164640          PSCAN: MOV          #KPAR1,=(SP) ;SAVE CONTENTS OF KERNEL PAR1
3074 014402 032737 000001 177572    BIT          #1,##SRO    ;SKIP IF KT11 IS ALREADY ON
3075 014410 001004          BNE 18
3076 014412 004767 176646    JSR          PC,NRALL    ;MAP KERNEL 0 TO BANK 0,RW
3077 014416 004767 177012    JSR          PC,MAP1     ;MAP KERNEL 7 TO THE EXTERNAL BANK, RW
3078          ;MAP KERNEL 1 RW, AND TURN ON KT11
3079 014422 005067 177746    18: CLR          PSCANH    ;CLEAR FLAG TO INDICATE CHECKING FIRST 64K
3080 014426 005077 164610    CLR          #KPAR1     ;INITIALIZE TO BANK 0
3081 014432 012703 000001    PSLOOP: MOV          #1,R3 ;R3 IS USED AS A BIT POINTER
3082 014436 005767 177732    PSLUP: TST          PSCANH ;TESTING TOP 64K?
3083 014442 001004          BNE 28                ;YES, BRANCH
3084 014444 030367 164416    BIT          R3,MEML     ;NO, IS PARITY MEMORY PRESENT IN THIS 4K?
3085 014450 001022          BNE          PSXTST     ;YES- GO TEST IT
3086 014452 000403          BR          PSNXT
3087 014454 030367 164410    28: BIT          R3,MEMH    ;IS PARITY MEMORY PRESENT IN THIS 4K?
3088 014460 001016          BNE          PSXTST     ;YES- GO TEST IT

```

DCMFAB

```

3089 014462 062777 000200 164552 PSNXT: ADD #200,#KPAR1 ;NO= MAP TO NEXT 4K
3090 014470 006303 ASL R3
3091 014472 103361 BCC PSLUP ;BRANCH IF NOT END OF 64K
3092 014474 005767 177674 TST PSCANH ;END OF TOP 64K?
3093 014500 001003 BNE P6CX1 ;YES, GET READY TO EXIT
3094 014502 005267 177666 INC PSCANH ;NO, SET FLAG INDICATING DONE WITH
3095 ;LOWER 64K
3096 014506 000751 BR P5LOOP
3097 014510 012677 164526 P6CX1: MOV (SP)+,#KPAR1
3098 014514 000707 BR PSCANX
3099 014516 012702 020000 P6XTST: MOV #20000,R2 ;R2 USED AS ADDRESS POINTER
3100 014522 004767 176636 18: JSR #7,CLRPAR ;CLEAR ALL PARITY REGISTERS
3101 014526 005712 TST #R2 ;READ LOCATION
3102 014530 012701 000570 MOV #MPRO,R1 ;SETUP TO SCAN REGISTERS FOR PARITY ERROR SET
3103 014534 032711 000001 28: BIT #1,#R1
3104 014540 001003 BNE .+10
3105 014542 005771 000000 TST #R1 ;PARITY ERROR SET?
3106 014546 100413 BMI 4# ;YES, BRANCH
3107 014550 062701 000010 ADD #10,R1 ;NO, CHECK NEXT
3108 014554 020127 000770 CMP R1,#TREG
3109 014560 103765 BLO 2# ;LOOP UNTIL ALL REGISTERS HAVE BEEN CHECKED
3110 014562 062702 000002 38: ADD #2,R2 ;UPDATE TEST ADDRESS POINTER
3111 014566 020227 040000 CMP R2,#40000 ;DONE WITH BANK?
3112 014572 103753 BLO 1# ;NO= LOOP
3113 014574 000732 BR PSNXT ;YES= GO CHECK FOR ANOTHER BANK
3114 014576 010267 177570 48: MOV R2,PSADRS ;PARITY ERROR OCCURRED= GET 18 BIT
3115 014602 042767 160000 177562 BIC #160000,PSADRS ;OCTAL ADDRESS OF BAD LOCATION
3116 014610 005046 CLR =(SP)
3117 014612 017746 164424 MOV #KPAR1,-(SP)
3118 014616 006316 ASL #SP
3119 014620 006316 ASL #SP
3120 014622 006316 ASL #SP
3121 014624 006316 ASL #SP
3122 014626 006316 ASL #SP
3123 014630 006166 000002 ROL 2(SP)
3124 014634 006316 ASL #SP
3125 014636 006166 000002 ROL 2(SP)
3126 014642 006366 000002 ASL 2(SP)
3127 014646 062667 177520 ADD (SP)+,PSADRS
3128 014652 004567 000112 JSR R5,OACNV ;CONVERT LOW 16 OCTAL BITS TO ASCII
3129 014656 014372 PSADRS
3130 014660 016772 MPSE1
3131 014662 000006 6
3132 014664 116704 002102 MOV# MPSE1,R4
3133 014670 062604 002074 ADD (SP)+,R4 ;CHANGE TO ASCII FOR 18 BITS
3134 014672 110467 002074 MOV# R4,MPSE1
3135 014676 104000 TYPE ;TYPE ADDRESS OF LOCATION WITH BAD PARITY
3136 014700 016742 MPSE1
3137 014702 032737 002000 177570 BIT #2000,#8SR ;SWITCH 10 SET?
3138 014710 001401 BEQ .+4 ;NO= BRANCH
3139 014712 000000 HALT ;HALT ON BAD PARITY SET
3140 014714 011212 MOV #R2,#R2 ;REWRITE LOCATION CONTAINING BAD PARITY
3141 014716 005071 000000 CLR #R1 ;CLEAR PARITY ERROR BIT
3142 014722 005712 TST #R2 ;READ LOCATION TO SEE IF PARITY IS NOW GOOD

```

DCMFAB

```

3143 014724 005771 000000 TST #R1 ;CHECK PARITY ERROR BIT
3144 014730 100001 BPL .+4
3145 014732 104002 ERROR ;REWRITING LOCATION DID NOT CLEAR BAD PARITY
3146 014734 000712 BR 3# ;GO TEST NEXT LOCATION
3147
3148
3149
3150
3151 ;PIC ROUTINE TO OUTPUT A SERIES OF ASCII MESSAGES (CALLED VIA JSR R5)
3152 014736 012567 000022 TYP5X: MOV (R5)+,TYP5BX ;GET ADDRESS OF MESSAGE
3153 014742 022767 177777 000014 CMP #1,TYP5BX ;TERMINATOR?
3154 014750 001001 BNE TYP5AX ;NO, BRANCH
3155 014752 000205 RTS #5 ;YES, RETURN
3156 014754 013746 177776 TYP5AX: MOV #R5,-(SP) ;SETUP TO CALL TYPE ROUTINE VIA JSR
3157 014760 004767 164124 JSR PC,#TYPE ;TYPE ASCII MESSAGE
3158 014764 000000 TYP5BX: OPEN
3159 014766 000763 BR TYP5X
3160
3161
3162
3163 ;SUBROUTINE FOR OCTAL TO ASCII CONVERSION
3164 014770 013567 000074 OACNV: MOV #(5)+,OACNVX ;GET OCTAL VALUE
3165 014774 012567 000072 MOV (5)+,OACDST ;GET DESTINATION ADDRESS
3166 015000 012567 000070 MOV (5)+,OACNT ;GET CONVERT COUNT
3167 015004 066767 000064 000060 ADD OACNT,OACDST ;DEVELOP ADDRESS TO STORE 1ST CHAR.
3168 015012 016746 000052 OACNVA: MOV OACNVX,-(SP)
3169 015016 042716 177770 BIC #177770,#SP ;ISOLATE LEAST SIGNIFICANT DIGIT
3170 015022 062716 000060 ADD #60,#SP ;CONVERT DIGIT TO ASCII
3171 015026 005367 000040 DEC OACDST
3172 015032 112677 000034 MOV# (SP)+,#OACDST ;STORE ASCII CHARACTER
3173 015036 042767 000024 000024 BIC #7,OACNVX
3174 015044 006067 000020 ROR OACNVX
3175 015050 006067 000014 ROR OACNVX
3176 015054 006067 000010 ROR OACNVX
3177 015060 005367 000010 DEC OACNT ;DONE ALL DIGITS?
3178 015064 001352 BNE OACNVA ;BRANCH IF NOT DONE
3179 015066 000205 RTS #5 ;DONE, EXIT
3180 015070 000000 OACNVX: OPEN
3181 015072 000000 OACDST: 0
3182 015074 000000 OACNT: 0
3183
3184
3185
3186 ;SUBROUTINE FOR BINARY TO DECIMAL ASCII CONVERSION
3187 015076 104005 BDCNV: SAV04 ;SAVE REGS
3188 015100 012700 015254 MOV #DECVAL,#0 ;SET UP ADDR TO STORE DECIMAL ASCII
3189 015104 013501 MOV #R1 ;BINARY VALUE TO R1
3190 015106 012867 000052 MOV (5)+,BDCNVC ;DESTINATION ADDR TO BDCNVC
3191 015112 012867 000050 MOV (5)+,BDCNVD ;CHARACTER COUNT TO BDCNVD
3192 015116 012702 015244 MOV #ADTENP,R2 ;ADDR OF TEN POWER STRING
3193 015122 012767 000005 000104 MOV #5,CNVCTR ;SET UP FOR 5 POWER CONVERSIONS
3194 015130 012867 000104 BDCNVA: MOV (2)+,TENPWR ;MOVE POWER OF TEN VALUE
3195 015134 004767 000034 JSR PC,SUBTEN ;PERFORM CONVERSION
3196 015140 005367 000070 DEC CNVCTR ;DONE 5 CONVERSIONS?

```

```

3197 015144 001371          BNE      BDCNVA          ;BRANCH IF NOT YET 5.
3198 015146 166700 000014    SUB      BDCNVD,%0
3199 015152 010067 000004    MOV      %0,BDCNVB
3200 015156 004567 000100    JSR      R5,BMOVE
3201 015162 000000          BDCNVBI OPEN
3202 015164 000000          BDCNVCI OPEN
3203 015166 000000          BDCNVDI OPEN
3204 015170 104006          RST04
3205 015172 000205          RTS      R5          ;RESTORE REGS AND EXIT
3206 015174 005067 000036    SUBTEN: CLR      DIGIT
3207 015200 166701 000034    SUBTEN: SUB      TENPWR,R1
3208 015204 103403          BCS     SUBTNB
3209 015206 005267 000024    INC     DIGIT
3210 015212 000772          BR      SUBTNA
3211 015214 066701 000020    SUBTNB: ADD      TENPWR,R1
3212 015220 062767 000060 000010  ADD     #6,DIGIT
3213 015226 116720 000004    MOV     DIGIT,(0)+
3214 015232 000207          RTS     PC          ;RESTORE SUBTRACTED VALUE.
3215 015234 000000          CNVCTRI OPEN        ;CONVERT (DIGIT) TO ASCII
3216 015236 000000          DIGIT: OPEN        ;MOVE ASCII CHAR TO DECVAL FIELD
3217 015240 000000          TENPWR: OPEN
3218 015242 023420          ADTENP: 10000.
3219 015244 001750          1000.
3220 015246 000144          100.
3221 015250 000012          10.
3222 015252 000001          1.
3223 015254 040 040 040 DECVAL: .BYTE 040,040,040,040,040,040
3224 015257 040 040 040
3225
3226
3227
3228
3229 015262 104005          ;SUBROUTINE TO MOVE A VARIABLE NUMBER OF BYTES
3230 015264 012501          BMOVE: SAV04        ;SAVE REGS
3231 015266 012502          MOV     (5)+,R1    ;GET FROM ADDRESS
3232 015270 012503          MOV     (5)+,R2    ;GET TO ADDRESS
3233 015272 112122          BMOVA: MOV     (5)+,R3 ;GET COUNT
3234 015274 005303          MOV     (1)+,(2)+ ;MOVE BYTE
3235 015276 001375          DEC     R3          ;DECREMENT COUNT
3236 015300 104006          BNE     BMOVA      ;BRANCH IF NOT DONE
3237 015302 000205          RST04          ;RESTORE REGS AND EXIT
3238
3239
3240
3241
3242
3243
3244
3245 015304 012737 015350 000024  PWRDN: MOV     #PWRUP,#24 ;SET UP FOR POWER UP
3246 015312 012701 000570    MOV     #MPRO,R1
3247 015316 032711 000001    BIT     #1,R1
3248 015322 001002          BNE     .+6
3249 015324 005071 000000    CLR     0(R1)      ;CLEAR PARITY REGISTERS IN CASE
3250 015330 062701 000010    ADD     #10,R1    ;#PWR IS SET

```

```

3251 015334 020127 000770          CMP     R1,#TREG
3252 015340 103766          BLO     1#
3253 015342 010667 163702    MOV     SP,SPSAV
3254 015346 000000          HALT
3255 015350 012737 015304 000024  PWRUP: MOV     #PWRDN,#24 ;POWER DOWN HALT
3256 015356 016708 163666    MOV     SPSAV,SP   ;SET UP FOR POWER DOWN
3257 015362 005027 000000    CLR     #0
3258 015366 005367 177772    DEC     .-2
3259 015372 001375          BNE     .-4
3260 015374 104000          TYPE
3261 015376 016678          #PWRP
3262 015400 000167 163662    JMP     RSTART    ;TYPE RECOVERY MESSAGE
3263
3264
3265
3266
3267 015404 011646          ;EMT HANDLER
3268 015406 162716 000002    EMTINT: MOV     (SP),=(SP) ;GET SAVED PC
3269 015412 017616 000000    SUB     #2,(SP)    ;DECREMENT PC BY 2
3270 015416 121667 000050    MOV     0(SP),(SP) ;GET CALL
3271 015422 101402          CMPB   (SP),EMTLIM ;CHECK IF CALL WITHIN LIMITS
3272 015424 000000          BLOS   EMTA
3273 015426 000776          HALT
3274 015430 006116          BR     .-2
3275 015432 042716 177001    EMTA:  ROL     (SP)    ;CALL IS NOT WITHIN LIMITS
3276 015436 062716 015450    RLC     #17001,(SP) ;EMT ARG X 2
3277 015442 017616 000000    ADD     #EMTTAB,(SP) ;REMOVE 7 MSB
3278 015446 000136          MOV     0(SP),(SP) ;FORM EMT RTN ADDRESS
3279
3280
3281
3282 015450          ;EMT DEFINITIONS AND ASSIGNMENTS
3283
3284 015450 001110          EMTTAB: TYPE=EMT+EMTX
3285 015452 015730          #TYPE
3286 015454 013144          SCOPE=EMT+EMTX
3287 015456 104003          SCOPEC
3288 015458 013144          ERROR=EMT+EMTX
3289 015460 013024          EKR
3290 015462 015474          ERRJRP=EMT+EMTX
3291 015464 015474          ERRP
3292 015466 012746          ERRORS=EMT+EMTX
3293 015468 104005          ERRST
3294 015470 015474          SAV04=EMT+EMTX
3295 015472 104006          SV04
3296 015474 015562          RST04=EMT+EMTX
3297 015476 104007          RS04
3298 015478 015610          RST05S=EMT+EMTX
3299 015480 104010          RS05S
3300 015482 015514          SAV05S=EMT+EMTX
3301 015484 000010          SV05S
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000

```

```

3305 015474 012666 177764      SV04I  MOV  (SP)+,-12,(SP)      ;MOVE PC+PS UP STACK
3306 015500 012666 177764      MOV  (SP)+,-12,(SP)
3307 015504 012767 000002 000040  MOV  #RTI,SV05C
3308 015512 000411      RR      SV05B
3309
3310
3311
3312
3313 015514 012767 000240 000030 ;SUBROUTINE TO SAVE REGS 0-5 + PLACE EMT PC IN R5
3314 015522 000400      SV05B: MOV  #NOP,SV05C
3315      BR      SV05A
3316
3317      ;SUBROUTINE TO SAVE REGS 0-5
3318 015524 012666 177762      SV05A: MOV  (SP)+,-14,(SP)
3319 015534 012666 177762      MOV  (SP)+,-14,(SP)
3320 015536 010446      MOV  R5,-(SP)
3321 015540 010346      SV05B: MOV  R4,-(SP)
3322 015542 010246      MOV  R3,-(SP)
3323 015544 010146      MOV  R2,-(SP)
3324 015546 010046      MOV  R1,-(SP)
3325 015550 024646      MOV  #0,-(SP)
3326 015552 000002      SV05C: CMP  =(SP),=(SP)
3327 015554 016605 000020      RTI      ;RTI OR NOP
3328 015560 000002      MOV  16,(SP),R5      ;EMT PC TO R5
3329
3330
3331
3332
3333      ;SUBROUTINE TO RESTORE REGS 0-4
3334 015562 022626      RS04I: CMP  (SP)+,(SP)+
3335 015566 012601      MOV  (SP)+,#0
3336 015570 012602      MOV  (SP)+,R1
3337 015572 012603      MOV  (SP)+,R2
3338 015574 012604      MOV  (SP)+,R3
3339 015576 016646 177764      MOV  (SP)+,R4
3340 015602 016646 177764      MOV  -12,(SP),-(SP)      ;MOVE PC+PS DOWN STACK
3341 015606 000002      MOV  -12,(SP),-(SP)
3342
3343
3344
3345
3346 015610 010566 000020      ;SUBROUTINE TO RESTORE REGS 0-5
3347 015614 022626      RS05B: MOV  R5,16,(SP)      ;SET EMT PC TO R5
3348 015616 012600      CMP  (SP)+,(SP)+
3349 015620 012601      MOV  (SP)+,#0
3350 015622 012602      MOV  (SP)+,R1
3351 015624 012603      MOV  (SP)+,R2
3352 015626 012604      MOV  (SP)+,R3
3353 015630 012605      MOV  (SP)+,R4
3354 015632 016646 177762      MOV  (SP)+,R5
3355 015636 016646 177762      MOV  -14,(SP),-(SP)
3356 015642 000002      MOV  -14,(SP),-(SP)
3357
3358

```

```

3359
3360      ;ROUTINE TO LOOP THRU A SINGLE INSTRUCTION TEST
3361      ;LOAD THE STARTING ADDRESS OF THE TEST
3362      ;YOU WISH TO RUN (THE ADDRESS OF THE TESTXX
3363      ;TAG) AT THE 1ST HALT, SET SWITCH REGISTER
3364      ;OPTIONS AT THE 2ND HALT.
3365      ;NOTE THAT SW11 MUST BE DOWN AFTER THE 2ND HALT
3366 015644 005037 177776      TESTX: CLR  #PS
3367 015650 000000      HALT
3368 015652 013767 177570 000146      MOV  #SR,RETURN      ;=ALT FOR STARTING ADDRESS
3369 015660 062767 000002 000140      ADD  #2,RETURN      ;LOAD STARTING ADDRESS IN RETURN
3370 015666 000000      HALT      ;ADD 2 TO POINT TO INSTRUCTION AFTER
3371 015670 012767 177777 162612      MOV  #-1,TSTX      ;SET SR OPTIONS
3372 015676 032737 010000 177570      BIT  #10000,##SR      ;SET FLAG
3373 015704 001404      BEQ  ,+12      ;CHECK SW12
3374 015706 042737 000020 177776      BIC  #20,##PS      ;BRANCH IF NOT SET
3375 015714 000403      BR   ,+10      ;CLEAR TRACE BIT
3376 015716 052737 000020 177776      BIS  #20,##PS      ;SKIP NEXT INSTRUCTION
3377 015724 000177 000076      JMP  #RETURN      ;SET TRACE BIT
3378
3379
3380
3381      ;SCOPE AND/OR ITERATION LOOP FOR EACH TEST 64 TIMES
3382      ;A SETUP ROUTINE SHOULD INITIALIZE RETURN AND IMAX
3383 015730 032737 040000 177570      SCOPE: BIT  #40000,##SR      ;TEST SR FOR SCOPE
3384 015736 001015      BNE  SCOPEB      ;YES, SCOPE
3385 015740 032737 004000 177570      BIT  #4000,##SR      ;NO-TEST FOR ITERATION
3386 015746 001016      BNE  SCOPEB      ;INHIBIT ITERATION
3387 015750 005767 162534      TST  TSTX      ;USING SINGLE SUBTEST STARTUP?
3388 015754 001006      BNE  SCOPEB      ;YES, LOOP
3389 015756 026767 000042 000036      CMP  ICNT,IMAX      ;COMPARE CURRENT COUNT TO MAX NUMBER
3390 015764 100007      BPL  SCOPEB      ;EXIT-DONE
3391 015766 005267 000032      INC  ICNT      ;INCREMENT COUNT
3392 015772 022606      SCOPE: MOV  (6)+,#6      ;REPOSITION STACK
3393 015774 012677 161776      MOV  (6)+,##PS      ;RESTORE PREVIOUS PROCESSOR STATUS
3394 016000 000177 000022      JMP  #RETURN      ;REPEAT TEST
3395 016004 005067 162500      SCOPE: CLR  TSTX      ;IF USING TESTX STARTUP, RETURN TO NORMAL FLOW
3396 016010 005067 000010      CLR  ICNT      ;CLEAR COUNT
3397 016014 011667 000006      MOV  ##6,RETURN      ;SAVE SCOPE RETURN POINTER
3398 016020 000002      RTI      ;RETURN INLINE-NEXT TEST
3399 016022 000100      IMAX: 100      ;ITERATION COUNT
3400 016024 000000      ICNT: 0      ;COUNT LOCATION FOR ITERATION LOOP
3401 016026 000000      RETURN: 0      ;ADDRESS OF LAST TEST
3402
3403
3404
3405
3406      ;ASCII MESSAGES
3407 016030      MSG:
3408 016030 005015 041520 020075      MNUM: ,ASCII <15><12>'PC= '
3409 016036 020040 020040 020040      MPC: ,ASCII ' ICNT= '
3410 016044 020040 041511 052116
3411 016052 020075
3412 016054 020040 020040 020040      MICT: ,ASCIZ '

```

```

3413 016062 000
3414 016063 040 046440 051120 MSTR: ,ASCII ' MPR= '
3415 016070 020075
3416 016072 020040 020040 020040 MTRREG: ,ASCII ' MPR DATA= '
3417 016100 020040 050115 020122
3418 016106 040504 040524 020075
3419 016114 020040 020040 020040 MDATA: ,ASCIZ ' '
3420 016122 020040 000
3421 016125 015 020012 020040 MSTRX: ,ASCII '<15><12>' TEST LOC= '
3422 016132 020040 020040 052040
3423 016140 051505 020124 047514
3424 016146 036503 040
3425 016151 040 020040 020040 MSTRX1: ,ASCII ' '
3426 016156 040
3427 016157 040 027523 035102 ,ASCII ' S/B '
3428 016164 040
3429 016165 040 020040 020040 MSTRX3: ,ASCII ' '
3430 016172 040
3431 016173 040 040527 035123 ,ASCII ' WAS: '
3432 016200 040
3433 016201 040 020040 020040 MSTRX5: ,ASCIZ ' '
3434 016206 020040 000

```

```

3435 016211 015 051412 052105 MSETSR: ,ASCIZ '<15><12>'SET SR OPTIONS'
3436 016216 051440 020122 050117
3437 016224 044524 047117 000123
3438 016232 020054 051120 051505 MCON: ,ASCIZ ' , PRESS CONTINUE'
3439 016240 020123 047503 052116
3440 016246 052516 000105
3441 016252 005015 042523 020124 MMDEV: ,ASCIZ '<15><12>'SET DEVICE ADDRESS IN SR'
3442 016260 042504 044526 042503
3443 016266 040440 042104 042522
3444 016274 051523 044440 020116
3445 016302 051123 000
3446 016305 015 051412 052105 MMADR: ,ASCIZ '<15><12>'SET MEMORY TEST LOC IN SR'
3447 016312 046440 046505 051117
3448 016320 020131 042524 052123
3449 016326 046040 041517 044440
3450 016334 020116 051123 000
3451 016341 015 051412 052105 MHPAT: ,ASCIZ '<15><12>'SET TEST PATTERN IN SR'
3452 016346 052040 051505 020124
3453 016354 040520 052124 051105
3454 016362 020116 047111 051440
3455 016370 000122
3456 016372 005015 046412 046505 MMPRS: ,ASCIZ '<15><12><12>'MEMORY PARITY REGISTERS PRESENT'<15><12>'
3457 016400 051117 020131 040520
3458 016406 044522 054524 051040
3459 016414 043505 051511 042524
3460 016422 051522 050040 042522
3461 016430 042523 052116 006472
3462 016436 000012
3463 016440 005015 040520 052122 MHPAT: ,ASCIZ '<15><12>'PARTY REGISTERS CONTROL MEMORY AS'<15><12>'
3464 016446 020131 042522 044507
3465 016454 052123 051105 020123
3466 016462 047503 052116 047522
3467 016470 020114 042515 047515
3468 016476 054522 040440 035123
3469 016504 005015 000
3470 016507 040 020040 000040 MTCOR: ,ASCIZ ' '
3471 016514 020055 000 MDASH: ,ASCIZ '= '
3472 016517 015 000012 MCR: ,ASCIZ '<15><12>'
3473 016522 000113 MK: ,ASCIZ 'K'
3474 016524 047516 050040 051101 MT: ,ASCIZ 'NO PARITY MEMORY FOUND'<15><12>'
3475 016532 052111 020131 042515
3476 016540 047515 054522 043040
3477 016546 052517 042116 005015
3478 016554 000
3479 016555 116 020117 040520 MTR: ,ASCIZ 'NO PARITY REGSTER FOUND'<15><12>'
3480 016562 044522 054524 051040
3481 016570 043505 052123 051105
3482 016576 043040 052517 042116
3483 016604 005015 000
3484 016607 040 020040 020040 MPRAD: ,ASCIZ ' '<15><12>'
3485 016614 020040 006440 000012
3486 016622 005015 050515 042515 MTT: ,ASCIZ '<15><12><15><12>'MEMORY PARITY TEST = MAINDEC=11-DCMFA=B'
3487 016630 047515 054522 050040
3488 016636 051101 052111 020131

```


| | | | | | | | |
|------|--------|--------|--------|--------|---------|--------|---|
| 3489 | 016644 | 042524 | 052123 | 026440 | | | |
| 3490 | 016652 | 046440 | 044501 | 042116 | | | |
| 3491 | 016660 | 041505 | 030455 | 026461 | | | |
| 3492 | 016666 | 041504 | 043115 | 026501 | | | |
| 3493 | 016674 | 000102 | | | | | |
| 3494 | 016676 | 005015 | 047520 | 042527 | MPWRF: | .ASCIZ | <15><12>'POWER FAILED' |
| 3495 | 016704 | 020122 | 040506 | 046111 | | | |
| 3496 | 016712 | 042105 | 000 | | | | |
| 3497 | 016715 | 007 | | | MPGEND: | .BYTE | 007 |
| 3498 | 016716 | 005015 | 047105 | 020104 | | .ASCII | <15><12>'END PASS = ' |
| 3499 | 016724 | 040520 | 051523 | 036440 | | | |
| 3500 | 016732 | 040 | | | | | |
| 3501 | 016733 | 040 | 020040 | 020040 | MPCNT: | .ASCIZ | ' ' |
| 3502 | 016740 | 000040 | | | | | |
| 3503 | 016742 | 006415 | 041012 | 042101 | MPBER: | .ASCII | <15><15><12>'BAD PAR FOUND IN LOC ' |
| 3504 | 016750 | 050040 | 051101 | 043040 | | | |
| 3505 | 016756 | 052517 | 042116 | 044440 | | | |
| 3506 | 016764 | 020116 | 047514 | 020103 | | | |
| 3507 | 016772 | 020040 | 020040 | 020040 | MPBER1: | .ASCIZ | ' ' |
| 3508 | 017000 | 000 | | | | | |
| 3509 | 017001 | 015 | 051012 | 043505 | MX1: | .ASCIZ | <15><12>'REGISTER AT ' |
| 3510 | 017006 | 051511 | 042524 | 020122 | | | |
| 3511 | 017014 | 052101 | 000040 | | | | |
| 3512 | 017020 | 047503 | 052116 | 047522 | MX2: | .ASCIZ | 'CONTROLS ' |
| 3513 | 017026 | 051514 | 000040 | | | | |
| 3514 | 017032 | 005015 | 047514 | 042101 | LDRMSG: | .ASCIZ | <15><12>'LOADERS RESTORED' |
| 3515 | 017040 | 051105 | 020123 | 042522 | | | |
| 3516 | 017046 | 052123 | 051117 | 042105 | | | |
| 3517 | 017054 | 000 | | | | | |
| 3518 | 017055 | 015 | 041012 | 042101 | PSMSG: | .ASCIZ | <15><12>'BAD PARITY SCAN COMPLETE' |
| 3519 | 017062 | 050040 | 051101 | 052111 | | | |
| 3520 | 017070 | 020131 | 041523 | 047101 | | | |
| 3521 | 017076 | 041440 | 046517 | 046120 | | | |
| 3522 | 017104 | 052105 | 000105 | | | | |
| 3523 | 017110 | 005015 | 047514 | 042101 | MLDRSV: | .ASCII | <15><12>'LOADERS SAVED IN BANK 0' |
| 3524 | 017116 | 051105 | 020123 | 040523 | | | |
| 3525 | 017124 | 042526 | 020104 | 047111 | | | |
| 3526 | 017132 | 041040 | 047101 | 020113 | | | |
| 3527 | 017140 | 060 | | | | | |
| 3528 | 017141 | 015 | 052012 | 020117 | | .ASCIZ | <15><12>'TO RESTORE LOADERS USE SA 210, ' |
| 3529 | 017146 | 042522 | 052123 | 051117 | | | |
| 3530 | 017154 | 020105 | 047514 | 042101 | | | |
| 3531 | 017162 | 051105 | 020123 | 051525 | | | |
| 3532 | 017170 | 020105 | 040523 | 031040 | | | |
| 3533 | 017176 | 030061 | 000056 | | | | |
| 3534 | 017202 | 020040 | 020040 | 020040 | MPCOR1: | .ASCIZ | ' - CORE PARITY REGISTER'<15><12> |
| 3535 | 017210 | 020040 | 020055 | 047503 | | | |
| 3536 | 017216 | 042522 | 050040 | 051101 | | | |
| 3537 | 017224 | 052111 | 020131 | 042522 | | | |
| 3538 | 017232 | 044507 | 052123 | 051105 | | | |
| 3539 | 017240 | 005015 | 000 | | | | |
| 3540 | 017243 | 040 | 020040 | 020040 | MPCOR2: | .ASCIZ | ' - MOS PARITY REGISTER'<15><12> |
| 3541 | 017250 | 020040 | 026440 | 046440 | | | |
| 3542 | 017256 | 051517 | 050040 | 051101 | | | |

| | | | | | | | |
|------|--------|--------|--------|--------|--|-------|--|
| 3543 | 017264 | 052111 | 020131 | 042522 | | | |
| 3544 | 017272 | 044507 | 052123 | 051105 | | | |
| 3545 | 017300 | 005015 | 000 | | | | |
| 3546 | | 017304 | | | | .EVEN | |
| 3547 | | 000001 | | | | .END | |

| | | | |
|-----------------|-----------------|-----------------|-----------------|
| ADRPT = 000516 | ADRS = 077400 | ADRTYP = 001220 | ADTEND = 015242 |
| AE = 000001 | BDCNV = 015076 | BDCNVA = 015130 | BDCNVB = 015162 |
| BDCNVC = 015164 | BDCNVD = 015166 | BEGIN = 001764 | BITPT = 000520 |
| BIT0 = 000001 | BIT1 = 000002 | BIT10 = 002000 | BIT11 = 004000 |
| BIT12 = 010000 | BIT13 = 020000 | BIT14 = 040000 | BIT15 = 100000 |
| BIT2 = 000004 | BIT3 = 000010 | BIT4 = 000020 | BITS = 000040 |
| BIT6 = 000100 | BIT7 = 000200 | BIT8 = 000400 | BIT9 = 001000 |
| BMOVA = 015272 | BMOVE = 015262 | CKBKO = 010232 | CLPPAR = 013364 |
| CNT16 = 007022 | CNT17 = 007702 | CNVCTR = 015234 | CN16 = 007042 |
| CONT = 011320 | CONT10 = 004112 | CONT12 = 004642 | CONT13 = 005122 |
| CONT3 = 002434 | CONT4 = 002712 | COUNT = 004154 | DECVAL = 015254 |
| DIGIT = 015236 | DISPLA = 177570 | DISPLY = 177570 | DONE = 011240 |
| DONE10 = 004140 | DONE11 = 004360 | DONE12 = 004656 | DONE13 = 005136 |
| DONE14 = 005362 | DONE15 = 006026 | DONE16 = 006356 | DONE17 = 007272 |
| DONE20 = 010216 | DONE4 = 002756 | DONE5 = 003140 | DONE6 = 003500 |
| DONE7 = 003612 | EM-A = 015430 | EMTINT = 015404 | EMTLIM = 015472 |
| EMTTAB = 015450 | EMX = 000011 | ERR = 013144 | ERRA = 013166 |
| ERRA1 = 013214 | ERRA2 = 013216 | ERRA3 = 013226 | ERRA4 = 013230 |
| ERRA5 = 013240 | ERRB = 013242 | ERRB3 = 013244 | ERRC = 013250 |
| ERRD = 013262 | EKROR = 104002 | ERRORP = 104003 | ERRORS = 104004 |
| ERRP = 013024 | ERRST = 012746 | FTITLE = 000512 | GMPRA = 001542 |
| GMPRB = 001670 | GMPHC = 001676 | GMPHD = 001732 | HIADR = 000530 |
| HIWORD = 000554 | ICNT = 016024 | IMAX = 016022 | INDCO = 000772 |
| INDC1 = 000774 | INDC10 = 001016 | INDC11 = 001020 | INDC12 = 001022 |
| INDC13 = 001024 | INDC14 = 001026 | INDC15 = 001030 | INDC2 = 000776 |
| INDC3 = 001000 | INDC4 = 001002 | INDC5 = 001004 | INDC6 = 001006 |
| INDC7 = 001010 | INDC8 = 001012 | INDC9 = 001014 | INDX17 = 007554 |
| INST1 = 004002 | INST2 = 004010 | KPAR0 = 001240 | KPAR1 = 001242 |
| KPAR2 = 001244 | KPAR7 = 001246 | KPDRO = 001230 | KPDR1 = 001232 |
| KPDR2 = 001234 | KPDR7 = 001236 | KTSTAR = 001216 | LDRMSG = 017032 |
| LDRSVD = 013770 | LOCATM = 013500 | LOCAT1 = 013576 | LOGICA = 011300 |
| LOOP10 = 003704 | LOOP11 = 004234 | LOOP12 = 004450 | LOOP13 = 004742 |
| LOOP14 = 005220 | LOOP15 = 005652 | LOOP21 = 010712 | LOOP4 = 002600 |
| LOOP5 = 003034 | LOOP6 = 003210 | LOOP7 = 003552 | LOP15 = 005662 |
| LOP4 = 002606 | LOP5 = 003042 | LOP6 = 003216 | LOWFLG = 000556 |
| LSAV = 013652 | LUP10 = 003676 | LUP11 = 004220 | LUP12 = 004434 |
| LUP13 = 004734 | LUP14 = 005230 | LUP7 = 003544 | MAPMA = 011372 |
| MAPMB = 011564 | MAPMEM = 011360 | MAPRB = 011750 | MAPRC = 012050 |
| MAPMD = 012150 | MAPRE = 012244 | MAPREG = 011706 | MAP1 = 013434 |
| MCON = 016232 | MCP = 016517 | MDASH = 016514 | MDATA = 016114 |
| MEMH = 001070 | MEML = 001066 | MEMUT = 000550 | NEO = 016030 |
| MICNT = 016054 | MK = 016522 | MLDSV = 017110 | MMADR = 016305 |
| MMDEV = 016252 | MMPAT = 016341 | MMPRS = 016372 | MPC = 016036 |
| MPCNT = 016733 | MPGEND = 016715 | MPRAD = 016607 | MPCOR = 017202 |
| MPRMOS = 017243 | MPROK = 000542 | MPRO = 000570 | MPR1 = 000600 |
| MPR10 = 000710 | MPR11 = 000720 | MPR12 = 000730 | MPR13 = 000740 |
| MPR14 = 000750 | MPR15 = 000760 | MPR2 = 000610 | MPR3 = 000620 |
| MPR4 = 000630 | MPRS = 000640 | MPR6 = 000650 | MPR7 = 000660 |
| MPR8 = 000670 | MPP9 = 000700 | MPSER = 016742 | MPSER1 = 016772 |
| MPPRF = 016676 | MSETSR = 016211 | MSTR = 016063 | MSTRX = 016125 |
| MSTRX1 = 016151 | MSTRX3 = 016165 | MSTRX5 = 016201 | MT = 016524 |
| MTIT = 016622 | MTHAP = 016440 | MTNUM = 016030 | MTR = 016555 |
| MTRREG = 016072 | MTYCOR = 016507 | MTYFG = 000564 | MX1 = 017001 |
| MX2 = 017020 | NOKT = 000552 | NOP = 000240 | NOREG = 001740 |

| | | | |
|-----------------|-----------------|-----------------|-----------------|
| NRALL = 013264 | OACDST = 015072 | OACNT = 015074 | OACNV = 014770 |
| OACNVA = 015012 | OACNVX = 015070 | ODDFLG = 000560 | OPEN = 000000 |
| PARPAT = 001040 | PARVEC = 000114 | PASCNT = 000544 | PC = 000007 |
| PDREND = 001226 | PDRTAB = 001222 | PERR = 100000 | PMEMH = 001074 |
| PMEML = 001072 | PMEHX = 001076 | PS = 177776 | PSADRS = 014372 |
| PSCAN = 014066 | PSCANH = 014374 | PSCANX = 014334 | PSCAN1 = 014376 |
| PSCX1 = 014510 | PSLOOP = 014432 | PSLUP = 014436 | PSMSG = 017055 |
| PSNXT = 014462 | PSXTST = 014516 | PWRDN = 015304 | PWRUP = 015350 |
| RELOC = 000566 | RESRVD = 001032 | RESVC = 001034 | RESVM = 001036 |
| RETURN = 016026 | RSTART = 001266 | RSTLDR = 013772 | RSTLDX = 014062 |
| RSTO4 = 104006 | RSTO5 = 104007 | RSO4 = 015562 | RSO5 = 015610 |
| RO = 000000 | ROSAV = 001252 | R1 = 000001 | R1SAV = 001254 |
| R2 = 000002 | R2SAV = 001256 | R3 = 000003 | R3SAV = 001260 |
| R4 = 000004 | R4SAV = 001262 | R5 = 000005 | R5SAV = 001264 |
| R6 = 000006 | SAVLDR = 013654 | SAVLDX = 013752 | SAV04 = 104005 |
| SAV05 = 104010 | SCAN = 001346 | SCANA = 001370 | SCANB = 001374 |
| SCNFLG = 001214 | SCOPE = 104001 | SCOPEB = 015772 | SCOPEC = 015730 |
| SCOPEG = 016004 | SHDBE = 000534 | SP = 000006 | SPBAV = 001250 |
| SR = 177570 | SRO = 177572 | START = 001426 | START1 = 001510 |
| STKPT = 000510 | SURTEN = 015174 | SUBTNA = 015200 | SUBTNS = 015214 |
| SV04 = 015474 | SV05 = 015524 | SV05B = 015536 | SV05C = 015552 |
| SV05S = 015514 | TBANK = 000546 | TEMP = 000562 | TEMPX = 000514 |
| TEMPWR = 015240 | TESTX = 015644 | TEST1 = 002006 | TEST10 = 003634 |
| TEST11 = 004156 | TEST12 = 004372 | TEST13 = 004676 | TEST14 = 005156 |
| TEST15 = 005560 | TEST16 = 006226 | TEST17 = 007066 | TEST2 = 002160 |
| TEST20 = 010104 | TEST21 = 010906 | TEST3 = 002402 | TEST4 = 002530 |
| TEST5 = 002776 | TEST6 = 003152 | TEST7 = 003512 | THAP = 012422 |
| THAPA = 012436 | THAPB = 012542 | THAPC = 012630 | THAPD = 012674 |
| THAPEX = 012744 | THUM = 000022 | TPR = 001102 | TPCORE = 005372 |
| TPCORX = 000042 | TP6 = 001100 | TRDATA = 000540 | TREG = 000770 |
| TRFLG = 000522 | TRP10 = 004020 | TRP10A = 004070 | TRP12 = 004542 |
| TRP13 = 005032 | TRP14 = 005500 | TRP15 = 006146 | TRP16 = 006604 |
| TRP16A = 006610 | TRP17 = 007456 | TRP17A = 007462 | TRP20 = 010352 |
| TRP4A = 002726 | TRP4B = 002734 | TRP4C = 002742 | TRP7 = 003622 |
| TSTLDC = 000532 | TSTX = 000510 | TST10 = 003722 | TST11 = 004252 |
| TST12 = 004466 | TST13 = 004756 | TST14 = 005254 | TST15 = 005726 |
| TST4 = 002620 | TST5 = 003056 | TST6 = 003232 | TST7 = 003566 |
| TYCOR = 000526 | TYFLG = 000524 | TYPE = 104000 | TYPBAX = 014754 |
| TYPBAX = 014764 | TYPX = 014736 | WAS = 000536 | WHP = 000004 |
| WHP16 = 006374 | WHP16A = 006412 | WHP17 = 007310 | WHP17A = 007326 |
| WHP21 = 010542 | WHP21A = 010556 | XFR1 = 007746 | XFR2 = 011152 |
| WFILLS = 001105 | WNULL = 001104 | XTPFLG = 001106 | XTYPE = 001110 |
| . | . | . | . |