

HOR1DZKCCASEQ

00010000 770720

B01
PDP10 PAGE: 0001

IDENTIFICATION

PRODUCT CODE: MAINEC-11-DZKCC-A-D
PRODUCT NAME: BASIC W/R AND MICRO-PROCESSOR TESTS
DATE: MAY 1977
MAINTAINER: DIAGNOSTICS
AUTHOR: DINESH GORADIA

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1977 by Digital Equipment Corporation

1. ABSTRACT

The function of the KMC11 diagnostics is to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and the all operations of the KMC11 are correct in its environment.

Parameters must be set up to alert the diagnostics to the KMC11 configuration. These parameters are contained in the STATUS TABLE and are generated in two ways: 1) Manual Input - the operator answers questions. 2) Autosizing - the program determines the parameters automatically.

DZKCC tests the KMC11 micro-processor (MB204). It performs write/read tests on the KMC unibus registers, checks the micro-processor operation, checks out Main Memory, scratch pad memory, the ALU functions as well as interrupts and NMR operation. DZKCC performs no tests on the line unit or any CRAM dependent tests. It will run on KMC11's containing CRAM (IOP). It does not require a line unit to run.

Currently there are four off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage.

NOTE: Additional diagnostics may be added in the future.

The four diagnostics are:

1. DZKCC [REV] Basic W/R and Micro-processor tests
2. DZKCD [REV] Jump and memory tests (Heat test tape)
3. DZXCE [REV] DDCMP Line unit tests
4. DZXCF [REV] BITSTUFF Line unit tests
5. DZKCA [REV] KMC11 CPU MICRO-DIAGNOSTICS.

2. REQUIREMENTS

2.1 EQUIPMENT

Any PDP11 family CPU (except an LSI-11) with minimum 8k memory
ASR 33 (or equivalent)
KMC11-AM IOP (MB204)

2.2 STORAGE

Program will use all 8K of memory except where ABL and BOOTSTRAP LOADER reside. Locations 2100 thru 2300; contain the "STATUS TABLE" information which is generated at start of diagnostics by manual input (questions) or automatically (auto-sizing). This area is an overlay area and should not be altered by the operator.

3. LOADING PROCEDURE

3.1 METHOD

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK, MAGTAPE, DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address #500

MEMORY * SIZE

4k	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

- 3.1.1 Place address of ABS loader into switch register.
(also place 'HALT' SW up)
- 3.1.2 Depress 'LOAD ADDRESS' key on console and release.
- 3.1.3 Depress 'START KEY' on console and release (program should now be loading into CPU)

4

STARTING PROCEDURE

- a. Set switch register to 000200
- b. Depress 'LOAD ADDRESS' key and release
- c. Set SWR to zero for 'AUTO SIZING' or SWR bit0=1 for manual input (questions) or SWR bit7=1 to use existing parameters set up by a previous start or a previously run KMC11 diagnostic.
- d. Depress 'START KEY' and release. The program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

MAP OF KMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
002100	160010	045310	177777	000000
002110	160020	045320	177777	000000

The program will type 'R' and proceed to run the diagnostic. The above is only an example. This would indicate the status table starting at add. 2100 in the program. In this example the table contains the information and status of two KMC11's. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. For information of status table see section 8.4 for help.

If the diagnostic was started with SW00=1 indicating manual parameter input then the following shows an example of the questions asked and some example answers:

HOW MANY KMC11'S TO BE TESTED?1

01
CSR ADDRESS?160010
VECTOR ADDRESS?310
BR PRIORITY LEVEL? (4,5,6,7)?5
WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M8202 TYPE "2"?1
IS THE LOOP BACK CONNECTOR ON?Y
SWITCH PAC81 (DDCMP LINES)?377
SWITCH PAC82 (BMB73 BOOT ADD)?377

Following the questions the status map is printed out as described above, the information in the map reflects the answers to the questions. If the diagnostic was started with SW00=0 and SW07=0 (AUTO-SIZING) then no questions are asked and only the status-map is printed out. If AUTO-SIZING is used the status information must be verified to be correct (match the hardware). if it does not match the hardware the diagnostic must be restarted with SW00=1 and the questions answered.

4.1 CONTROL SWITCH SETTINGS

SW 15 Set: Halt on error
SW 14 Set: Loop on current test
SW 13 Set: Inhibit error print out
SW 12 Set: Inhibit type out abell on error.
SW 11 Set: Inhibit iterations. (quick pass)
SW 10 Set: Escape to next test on error
SW 09 Set: Loop with current data
SW 08 Set: Catch error and loop on it
SW 07 Set: Use previous status table.
SW 06 Set: Halt in ROMCLK routine before clocking
micro-processor
SW 05 Set: Reserved
SW 04 Set: Reserved
SW 03 Set: Reselect KMC11's desired active
SW 02 Set: Lock on selected test
SW 01 Set: Restart program at selected test
SW 00 Set: Build new status table from questions. (If SW07=0
and SW00=0 a new status table is built by
auto-sizing)

Switch 06 and 08-15 are dynamic and can be changed as needed
while the diagnostic is running. Switches 00-03 and switch 07
are static, and are used only on starting or restarting the
diagnostic.

4.1.2 SWITCH REGISTER OPTIONS (at start up)

- SW 01 RESTART PROGRAM AT SELECTED TEST. It is strongly suggested that at least one pass has been made before trying to select a test, the reason being is that the program has to clear areas and set up parameters. When this switch is used the diagnostic will ask TEST NO.? Answer by typing the number of the test desired and carriage return to begin execution at the selected test.
- SW 02 LOCK ON SELECTED TEST. This switch when used with SW01 will cause the program to constantly loop on the selected test. Hitting any key on the console will let it advance to the next test and loop until a key is hit again. If SW02=0 when SW01 is used. The program will begin at the selected test and continue normal operations.
- SW 03 RESELECT KMC11'S DESIRED ACTIVE. Please note that a message is typed out for setting the switch register equal to KMC11's active. this means if the system has four KMC11s; bits 00,01,02,03 will be set in loc 'KMCACTV' from the switch register. Using this switch(SW00) alters that location; therefore if four KMC11s are in the system ~~and~~ NOT ~~and~~ set switches greater than SW 03 in the up position. this would be a fatal error. do not select more active KMC11s than there is information on in the status table.

- METHOD:
- A: Load address 200
 - B: Start with SW 00=1
 - C: Program will type message
 - D: Set a switch for each KMC desired active.
EXAMPLE: If you have 4 KMC's but only want to run the first and the last set SWR bits 0 and 3 = 1. PRESS CONTINUE
 - E: Number (IF VALID) will be in data lights (excluding 11/05)
 - F: Set with any other switch settings desired.
PRESS CONTINUE.

4.1.3 DYNAMIC SWITCHES

ERROR SWITCHES

1. SW 12 Delete print out/bell on error
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

SCOPE SWITCHES

1. SW06 Halt in ROMCLK routine before clocking micro-processor instruction. This allows the operator to scope a micro-processor instruction in the static state before it is clocked. Hit continue to resume running.
2. SW09 (if enabled by 'SCOPI') on an error; If an '#' is printed in front of the test no. (ex. #TEST NO. 10) SW09 is incorporated in that test and therefore SW09 is usually the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enabled; and there is a HARD error (constant); SW08 is best. (SW14=1,0, SW10=0, SW09=0, SW08=1). for intermittent errors; SW14=1 will loop on test regardless of error or not error. (SW14=1, SW10=0, SW09=0, SW08=1,0)
3. SW11 Inhibit iterations.
4. SW14 Loop on current test.

4.2 STARTING ADDRESS

Starting address is at 000200 there are no other starting addresses for the KMC11 diagnostics. (See Section 4.0)

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after all available KMC11's are tested the program will return to 'XXDP' or 'ACT-11'.

5. OPERATING PROCEDURE

When program is initially started messages as described in section 4.0 will be printed, and program will begin running the diagnostic

5.2 PROGRAM AND/OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs.
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. If it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC of the ERROR REPORT this way the EXACT FUNCTION of the test CAN BE DETERMINED.

6. ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0). in most cases additional information will be supplied in the the error message to give the operator an indication of the error.

6.2 ERROR RECOVERY

If for some reason the KMC11 should 'HANG THE BUS' (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'STSTNM' (address 1202) for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the KMC11 was doing at the time of the error.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

See section 4. (PLEASE)
Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completely isolate problems.

7.2 OPERATING RESTRICTIONS

The first time a KMC11 diagnostic is loaded into core and run the STATUS TABLE must be set up. This is done by manual input ($SW00=1$) or by autosizing ($SW00=0$ and $SW07=0$). Thereafter however the status table need not be setup by subsequent restarts or even loading the next KMC diagnostic because the STATUS TABLE is overlayed. The current parameters in the STATUS TABLE are used when $SW07=1$ on start up.

7.3 HARDWARE CONFIGURATION RESTRICTIONS

KMC11 IOP(MB204)- Jumper W1 must be in,

8. MISCELLANEOUS

8.1 EXECUTION TIME

All KMC11 device diagnostics will give an 'END PASS' message (providing no errors and $swi2=0$) within 4 mins. This is assuming $SW11=1$ (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration and the amount of memory in the system.

8.2 PASS COMPLETE

NOTE: EVERY time the program is started; the tests will run as if $SW11$ (delete iterations) was up (=1). This is to 'VERIFY NO HARD ERRORS' as soon as possible. Therefore the first pass -EACH TIME PROGRAM IS STARTED- will be a 'QUICK PASS' until all KMC11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

END PASS DZKCC CSR: 175000 VEC: 0300 PASSES: 000001
ERRORS: 000000

NOTE: The pass count and error counts are cumulative for each KMC11 that is running, and are set to zero only when the diagnostic is started. Therefore after an overnight run for example, the total passes and errors for each KMC11 since the diagnostic was started are reflected in PASSES: and ERRORS:.

8.4 KEY LOCATIONS

- SLPADR (1206) Contains the address where program will return when iteration count is reached or if loop on test is asserted.
- NEXT (1442) Contains the address of the next test to be performed.
- STSTNM (1202) Contains the number of the test now being performed.
- RUN (1500) The bit in 'RUN' always points to the KMC11 currently being tested. EXAMPLE: (RUN) 1500/0000000001000000 Means that KMC11 no.06 is the KMC11 now running.
- KMCR00-KMCR17
KMST00-KMST17
(2100)-(2300)
- These locations contain the information needed to test up to 16 (decimal) KMC11's sequentially. They contain the CSR,VECTOR and STATUS concerning the configuration of each KMC11.
- KMACTV (1306) Each bit set in this location indicates that the associated KMC11 will be tested in turn. EXAMPLE: (KMACTV) 1470/000000000000111111 means that KMC11 no. 00,01,02,03,04 will be tested. EXAMPLE: (KMACTV) 1470/000000000000100011 Means that KMC11 no. 00,04 will be tested.
- KMCsr (2066) Contains the CSR of the current KMC11 under test.

8.4A 'STATUS TABLE' (2100-2300)

The table is filled by AUTO SIZING or by the manual parameter input (questions) as described previously. Also if desired by user; the locations may be altered by hand (toggled in) to suit the specific configuration.

The example status map shown below contains information for two KMC11'S. the table can contain up to 16 KMC11'S. Following the map is a description of the bits for each map entry

MAP OF KMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
002100	1E0010	045310	177777	000000
002110	160020	016320	000000	000000

Each map entry contains 4 words which contain the status information for 1 KMC11. The PC shows where in core memory the first of the 4 words is. In the example above the first KMC'S status is in locations, 2100, 2102, 2104 and 2106. The second KMC status is located at 2110, 2112, 2114, and 2116. The information contained in each 4 word entry is defined as follows:

CSR: Contains KMC11 CSR address

STAT1: BITS 00-08 IS KMC11 VECTOR ADDRESS
BIT14=1 TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN MB201
BIT13=1 LINE UNIT IS AN MB202
BIT12=1 NO LINE UNIT
BITS 09-11 IS KMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DOCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: NOT USED

8.5 METHOD OF AUTO SIZING

8.5.1 FINDING THE CONTROL STATUS REGISTER.

The auto-sizing routine finds a KMC11 as follows: It starts at address 160000 and tests all address in increments of 10 up to and including address 167760. If the address does not time out, the following is done, the first CRAM address is written to a 125252 then it is read back. If it contains a -1 or 125252 a KMC11 has been found, if not, the address is updated by 10 and the search continues. A -1 indicates a KMC11 with no CRAM, and a 125252 indicates a KMC11 with CRAM. Further tests are performed at this point to determine which line unit, if any, is installed, if a loop-back connector is installed and various switch settings on the line unit. THIS IS WHY THE STATUS TABLE MUST BE VERIFIED BY THE USER AND IF ANY OF THE INFORMATION DOES NOT AGREE WITH THE HARDWARE THE DIAGNOSTIC MUST BE RESTARTED AND THE QUESTIONS MUST BE ANSWERED. All KMC11's in the system will be found by the auto-sizer. If it does not find a KMC11 the diagnostic must be restarted and the questions answered.

8.5.2 FINDING THE VECTOR AND BR LEVEL

The vector area (address 300-776) is filled with the instruction IOT and '+2' (next address). The processor status is started at 7 and the KMC is programmed to interrupt. The PS is lowered by 1 until the KMC interrupts, a delay is made and if no interrupt occurs at PS level 3 (because of a bad KMC11) the program assumes vector address 300 at BR level 5 and the problem should be fixed in the diagnostic. Once the problem is fixed; the program should be re-setup again to get correct vector. If an interrupt occurred; the address to which the KMC11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you; there is a problem and AUTO SIZING should not be done.

8.6 SOFTWARE SWITCH REGISTER

If the diagnostic is run on an 11/04 or other CPU without a switch register then a software switch register is used to allow user the same switch options as described previously. If the hardware switch register does not exist or if one does and it contains all ones (1777777) this software switch register is used.

Control:

To obtain control at any allowable time during execution of the diagnostic the operator types a CTRL G on the console terminal keyboard. As soon as the CTRL G is recognized, by the diagnostic, the following message will be displayed:

SWR=XXXXXX NEW?

Where XXXXXX is the current contents of the software switch register in octal. The software control routine will then await operator action. At which time the operator is required to type one or more of the legal characters: 1) 0 - 7, 2) line feed(<LF>), 3) carriage return(<CR>), or 4) control-U (CTRL U). No check is made for legality. If the input character is not a <LF>, <CR>, or CTRL U it is assumed to be an octal digit.

To change the contents of the SSR the operator simply types the new desired value in octal - leading zeros need not be typed. And terminates the input string with a <CR> or <LF> depending on the program action desired as described below. The input value will be truncated to the last 6 digits typed. At least one digit must be typed on any given input string prior to the terminator before a change to the SSR will occur.

When the input string is terminated with a <CR> the diagnostic will continue execution from the point at which it was interrupted. If a <CR> is the only thing typed the program will continue without changing the SSR. The <LF> differs from the <CR> by restarting the program as if it were restarted at address 200.

If a CTRL U is typed at any point in the input string prior to the terminator the input value will be disregarded and the prompt displayed (SWR = XXXXXX NEW?).

To set the SSR for the starting switches, first load the diagnostic, then hit CTRL G, then start the diagnostic.

APT/ACT/XXDP/SLIDE

THIS DIAGNOSTIC IS APT/ACT/XXDP/SLIDE COMPATIBLE. USER WOULD BE ABLE TO RUN IT UNDER APT/ACT/XXDP ENVIRONMENT.

NOTE: FOR MANUFACTURING PURPOSE ONLY ITS DESCRIBED HOW TO RUN UNDER APT ENVIRONMENT.

ETABLE SETTING FOR APT TO RUN UNDER APT

FIRST PASS TIME:

LONGEST TEST TIME:

ADDITIONAL TEST TIME:

ALL THE ABOVE PARAMETERS ARE DEPENDENT ON PARTICULAR DIAGNOSTICS AND SHOULD BE LOADED AT THE TIME OF SETTING ETABLE. THERE IS NO DEFAULT TIME SET UP.

SOFTWARE ENVIRONMENT:001 ENVIRONMENT MODE:200

SWITCH 1:-SHOULD BE USED AS NORMAL SWITCH REGISTER.

SWITCH 2:-NOT USED.

CPU OPTIONS:-NOT USED.

MEMORY TYPE 1:-BITS(2:4):=BITS (12:14) OF STAT1 OF DEV:0.

MAXIMUM ADDRESS:-BITS(17:19):=BITS(12:14) OF STAT1 OF DEV:1

 BITS(2:4):=BITS (12:14) OF STAT1 OF DEV:2

 BITS(10:12):=BITS(12:14) OF STAT1 OF DEV:3

IN THE SAME MANNER

MEMORY TYPE 2 MAXIMUM ADDRESS:-GETS STAT1(12:14) OF DEVICE 4,5,6,7.

MEMORY TYPE 3 MAXIMUM ADDRESS:-GETS STAT1(12:14) OF DEVICE 8,9,10,11.

MEMORY TYPE 4 MAXIMUM ADDRESS:-GETS STAT1(12:14) OF DEVICE 12,13,14,15.

INTERRUPT VECTOR 1:FIRST DEVICE RECEIVE VECTOR.

REST OF THE DEVICE(KMC'S) VECTOR SHOULD BE SET UP SEQUENTIALLY
IN INCREMENTS OF 10.

BUS PRIORITY:KMC'S PRIORITY(SHOULD BE SAME FOR ALL KMC'S UNDER
TEST).

INTERRUPT VECTOR 2:NOT USED.

BUS PRIORITY:NOT USED.

BASE ADDRESS:FIRST DEVICE CSR ADDRESS.

REST SHOULD FOLLOW SEQUENTIALLY
IN INCREMENTS OF 10.

DEVICE MAP:AS DESCRIBED IN APT MANUAL.

CONTROLLER SPECIFIC CODE 1:-NO. OF DEVICES UNDER TEST.

CONTROLLER SPECIFIC CODE 2:-NOT USED.

DEVICE DESCRIPTOR WORD 0:STAT2 OF FIRST DEVICE.

.

.

TO

.

.

DEVICE DESCRIPTOR WORD 15:STAT2 OF 16TH DEVICE.(KMC)

MAINDEC-11-DZKCC-A

D02

DECODEC VER 00.04 12-MAY-77 18:36 PAGE 01 PAGE: 0016

DOCUMENT

MAINDEC-11-DZKCC-A

COPYRIGHT 1977
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS. 01754

2225 ##### TEST 1 #####
VERIFY THAT REFERENCING UNIBUS DEVICE REGISTERS
DOES NOT CAUSE A TIME OUT TRAP

2256 ##### TEST 2 #####
VERIFY THAT RUN CAN BE CLEARED

2275 ##### TEST 3 #####
UNIBUS REGISTER WORD DUAL ADDRESSING TEST
LOAD ALL REGISTERS WITH INCREMENTING PATTERN
READ BACK ALL REGISTERS TO VERIFY CORRECT ADDRESSING

2318 ##### TEST 4 #####
CONTROL STATUS REGISTER WRITE/RE... TEST
SET BIT0, VERIFY BIT0 WAS SET
CLEAR BIT0, VERIFY BIT0 WAS CLEARED

2350 ##### TEST 5 #####
CONTROL STATUS REGISTER WRITE/READ TEST
SET BIT1, VERIFY BIT1 WAS SET
CLEAR BIT1, VERIFY BIT1 WAS CLEARED

2382 ##### TEST 6 #####

2383 CONTROL STATUS REGISTER WRITE/READ TEST
SET BIT2, VERIFY BIT2 WAS SET
CLEAR BIT2, VERIFY BIT2 WAS CLEARED

2414 ##### TEST 7 #####
CONTROL STATUS REGISTER WRITE/READ TEST
SET BITS, VERIFY BITS WAS SET
CLEAR BITS, VERIFY BITS WAS CLEARED

2446 ##### TEST 10 #####
CONTROL STATUS REGISTER WRITE/READ TEST
SET BIT6, VERIFY BIT6 WAS SET
CLEAR BIT6, VERIFY BIT6 WAS CLEARED

- 2478 ***** TEST 11 *****
CONTROL STATUS REGISTER WRITE/READ TEST
SET BIT7, VERIFY BIT7 WAS SET
CLEAR BIT7, VERIFY BIT7 WAS CLEARED
- 2510 ***** TEST 12 *****
CONTROL STATUS REGISTER WRITE/READ TEST
SET BIT9, VERIFY BIT9 WAS SET
CLEAR BIT9, VERIFY BIT9 WAS CLEARED
- 2542 ***** TEST 13 *****
CONTROL STATUS REGISTER WRITE/READ TEST
SET BIT11, VERIFY BIT11 WAS SET
CLEAR BIT11, VERIFY BIT11 WAS CLEARED
- 2574 ***** TEST 14 *****
CONTROL STATUS REGISTER WRITE/READ TEST
SET BIT12, VERIFY BIT12 WAS SET
CLEAR BIT12, VERIFY BIT12 WAS CLEARED
- 2606 ***** TEST 15 *****
- 2607 CONTROL OUT REGISTER WRITE/READ TEST
SET BIT0, VERIFY BIT0 WAS SET
CLEAR BIT0, VERIFY BIT0 WAS CLEARED
- 2638 ***** TEST 16 *****
CONTROL OUT REGISTER WRITE/READ TEST
SET BIT1, VERIFY BIT1 WAS SET
CLEAR BIT1, VERIFY BIT1 WAS CLEARED
- 2670 ***** TEST 17 *****
CONTROL OUT REGISTER WRITE/READ TEST
SET BIT2, VERIFY BIT2 WAS SET
CLEAR BIT2, VERIFY BIT2 WAS CLEARED
- 2702 ***** TEST 18 *****
CONTROL OUT REGISTER WRITE/READ TEST
SET BIT6, VERIFY BIT6 WAS SET
CLEAR BIT6, VERIFY BIT6 WAS CLEARED
- 2734 ***** TEST 19 *****
CONTROL OUT REGISTER WRITE/READ TEST
SET BIT7, VERIFY BIT7 WAS SET
CLEAR BIT7, VERIFY BIT7 WAS CLEARED
- 2766 ***** TEST 20 *****
CONTROL OUT REGISTER WRITE/READ TEST
SET BIT12, VERIFY BIT12 WAS SET
CLEAR BIT12, VERIFY BIT12 WAS CLEARED

- 2798 ##### TEST 23 #####
CONTROL OUT REGISTER WRITE/READ TEST
SET BIT13, VERIFY BIT13 HAS SET
CLEAR BIT13, VERIFY BIT13 HAS CLEARED
- 2830 ##### TEST 24 #####
- 2831 PORT4 REGISTER WRITE/READ TEST
FLOAT A ONE THROUGH PORT4 REGISTER
FLOAT A ZERO THROUGH PORT4 REGISTER
- 2874 ##### TEST 25 #####
PORT5 REGISTER WRITE/READ TEST
FLOAT A ONE THROUGH PORT5 REGISTER
FLOAT A ZERO THROUGH PORT5 REGISTER
- 2918 ##### TEST 26 #####
UNIBUS REGISTER BYTE DPL ADDRESSING TEST
LOAD ALL REGISTERS WITH INCORRECTING PATTERN
READ BACK ALL REGISTERS TO VERIFY CORRECT ADDRESSING
- 2961 ##### TEST 27 #####
PRINTED INSTRUCTION REGISTER TEST
VERIFY THAT THE PRINT IR CAN BE WRITTEN TO ALL ZEROS' AND ALL ONES'. VERIFY THAT IT IS CLEARED ON A BUS RESET.
- 3003 ##### TEST 28 #####
PRINTED INSTRUCTION REGISTER TEST
VERIFY THAT THE PRINT IR CAN BE WRITTEN TO ALL ZEROS' AND ALL ONES'. VERIFY THAT IT IS CLEARED ON A MASTER RESET.
- 3045 ##### TEST 31 #####
MICRO PROCESSOR TEST
LOAD IOP06 WITH A MICRO-PROCESSOR INSTRUCTION, CLOCK IT
VERIFY INSTRUCTION EXECUTED PROPERLY
INSTRUCTION SHOULD MOVE IBUS#4 TO IBUS#5, IBUS#4 IS ALL 1'S AND IBUS#5 IS ALL 0'S. RESULT SHOULD BE ALL 1'S IN SEL4
- 3074 ##### TEST 32 #####
MICRO PROCESSOR IBUS# REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS# REGISTER 0
FLOAT A 0 THROUGH IBUS# REGISTER 0
- 3131 ##### TEST 33 #####
MICRO PROCESSOR IBUS# REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS# REGISTER 1
FLOAT A 0 THROUGH IBUS# REGISTER 2
- 3188 ##### TEST 34 #####
MICRO PROCESSOR IBUS# REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS# REGISTER 4
FLOAT A 0 THROUGH IBUS# REGISTER 4

3241 ##### TEST 35 #####
MICRO PROCESSOR IBUS# REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS# REGISTER 5
FLOAT A 0 THROUGH IBUS# REGISTER 5

3294 ##### TEST 36 #####
MICRO PROCESSOR IBUS# REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS# REGISTER 10
FLOAT A 0 THROUGH IBUS# REGISTER 10

3351 ##### TEST 37 #####
MICRO PROCESSOR IBUS# REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS# REGISTER 11
FLOAT A 0 THROUGH IBUS# REGISTER 11

3410 ##### TEST 40 #####
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS REGISTER 0
FLOAT A 0 THROUGH IBUS REGISTER 0

3463 ##### TEST 41 #####
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS REGISTER 1
FLOAT A 0 THROUGH IBUS REGISTER 1

3516 ##### TEST 42 #####
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS REGISTER 2
FLOAT A 0 THROUGH IBUS REGISTER 2

3569 ##### TEST 43 #####
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS REGISTER 3
FLOAT A 0 THROUGH IBUS REGISTER 3

3622 ##### TEST 44 #####
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS REGISTER 4
FLOAT A 0 THROUGH IBUS REGISTER 4

3675 ##### TEST 45 #####
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS REGISTER 5
FLOAT A 0 THROUGH IBUS REGISTER 5

3728 ##### TEST 46 #####
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH IBUS REGISTER 6
FLOAT A 0 THROUGH IBUS REGISTER 6

- 3781 ##### TEST 47 #####
MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
- 3783 FLOAT A 1 THROUGH IBUS REGISTER 7
FLOAT A 0 THROUGH IBUS REGISTER 7
- 3834 ##### TEST 50 #####
MICRO PROCESSOR IBUS DUAL ADDRESS TEST
WRITE ALL IBUS REGISTERS WITH INCREMENTING PATTERN
READ ALL IBUS REGISTERS TO VERIFY CORRECT ADDRESSING
- 3897 ##### TEST 51 #####
MICRO PROCESSOR BR REGISTER TEST
FLOAT A 1 THROUGH THE BR
FLOAT A 0 THROUGH THE BR
- 3949 ##### TEST 52 #####
SCRATCH PAD TEST
- 3951 FLOAT A 1 THROUGH EACH SCRATCH PAD LOCATION
FLOAT A 0 THROUGH EACH SCRATCH PAD LOCATION
- 4016 ##### TEST 53 #####
SCRATCH PAD DUAL ADDRESSING TEST
WRITE AN INCREMENTING PATTERN IN ALL SP LOCATIONS
READ ALL SP LOCATIONS TO VERIFY CORRECT ADDRESSING
- 4077 ##### TEST 54 #####
INTERRUPT TEST
TEST THAT DEVICE CAN INTERRUPT TO VECTOR A
- 4108 ##### TEST 55 #####
INTERRUPT TEST
TEST THAT DEVICE CAN INTERRUPT TO VECTOR B
- 4138 ##### TEST 56 #####
PRIORITY INTERRUPT TESTS
SET PS TO ALL BR LEVELS EQUAL OR GREATER THAN
THE KMCII LEVEL, VERIFY THAT KMCII DOES NOT INTERRUPT
- 4178 ##### TEST 57 #####
PRIORITY INTERRUPT TESTS
SET PS TO ALL BR LEVELS LESS THAN THE KMCII LEVEL
VERIFY THAT THE KMCII WILL INTERRUPT
- 4224 ##### TEST 60 #####
NPR TEST
TEST OF DATA, 1 WORD FROM UPROC TO 11 MEMORY

- 4259 ***** TEST 61 *****
NPR TEST
TEST OF DATI, 1 WORD FROM 11 MEMORY TO UPROC
- 4297 ***** TEST 62 *****
NPR TEST
TEST OF DATOB, 1 BYTE FROM UPROC TO 11 MEMORY
- 4331 ***** TEST 63 *****
TEST OF EA BITS 16 AND 17
DO A DATO TO AN ADDRESS USING OUT BA BITS 16 AND 17
VERIFY CORRECT RESULTS
- 4372 ***** TEST 64 *****
TEST OF EA BITS 16 AND 17
DO A DATI USING IN BA BITS 16 AND 17
VERIFY CORRECT RESULTS
- 4410 ***** TEST 65 *****
NPR NON-EXISTENT MEMORY TEST
DO A DATO TO A NON-EXISTENT ADDRESS
VERIFY THAT THE NON-EXISTENT BIT SET IN IBUS REG 11
- 4447 ***** TEST 66 *****
NPR NON-EXISTENT MEMORY TEST
DO A DATI FROM A NON-EXISTENT ADDRESS
VERIFY THAT THE NON-EXISTENT BIT SET IN IBUS REG 11
- 4484 ***** TEST 67 *****
NPR TEST
USING DATO, NMR A BINARY COUNT (0-377)
FROM MICRO-PROCESSOR TO ALL AVAILABLE MEMORY
- 4546 ***** TEST 70 *****
ALU C BIT TEST
TEST THAT AN ADD OF 377 AND 377 WILL SET THE C BIT
- 4586 ***** TEST 71 *****
ALU TEST
TEST OF ALU FUNCTION SEL B WITH C BIT CLEARED
ALU FUNCTION (B) CODE=11
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 4637 ***** TEST 72 *****
ALU TEST
TEST OF ALU FUNCTION SEL A WITH C BIT CLEARED
ALU FUNCTION (A) CODE=10
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

- 4688 ***** TEST 73 *****
ALU TEST
TEST OF ALU FUNCTION A OR NOTB WITH C BIT CLEARED
ALU FUNCTION (A OR NOTB) CODE=12
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 4739 ***** TEST 74 *****
ALU TEST
TEST OF ALU FUNCTION A AND B WITH C BIT CLEARED
ALU FUNCTION (A AND B) CODE=13
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 4790 ***** TEST 75 *****
ALU TEST
TEST OF ALU FUNCTION A OR B WITH C BIT CLEARED
ALU FUNCTION (A OR B) CODE=14
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 4841 ***** TEST 76 *****
ALU TEST
TEST OF ALU FUNCTION A XOR B WITH C BIT CLEARED
ALU FUNCTION (A XOR B) CODE=15
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 4892 ***** TEST 77 *****
ALU TEST
TEST OF ALU FUNCTION ADD WITH C BIT CLEARED
ALU FUNCTION (A PLUS B) CODE=00
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 4943 ***** TEST 100 *****
ALU TEST
TEST OF ALU FUNCTION 2A M/C WITH C BIT CLEARED
ALU FUNCTION (A PLUS A PLUS C) CODE=6
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 4994 ***** TEST 101 *****
ALU TEST
TEST OF ALU FUNCTION SUB WITH C BIT CLEARED
ALU FUNCTION (A-B) CODE=16
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5045 ***** TEST 102 *****
ALU TEST
TEST OF ALU FUNCTION ADD W/C WITH C BIT CLEARED
ALU FUNCTION (A PLUS B PLUS C) CODE=01
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5096 ***** TEST 103 *****
ALU TEST
TEST OF ALU FUNCTION SUB W/C WITH C BIT CLEARED
ALU FUNCTION (A-B-C) CODE=2
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5147 ***** TEST 104 *****
ALU TEST
TEST OF ALU FUNCTION INC A WITH C BIT CLEARED
ALU FUNCTION (A PLUS 1) CODE=3
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5198 ***** TEST 105 *****
ALU TEST
TEST OF ALU FUNCTION 2A WITH C BIT CLEARED
ALU FUNCTION (A PLUS A) CODE=5
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5249 ***** TEST 106 *****
ALU TEST
TEST OF ALU FUNCTION A PLUS C WITH C BIT CLEARED
ALU FUNCTION (A PLUS C) CODE=4
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5300 ***** TEST 107 *****
ON 1: TEST 108 *****
SUB WITH C BIT CLEARED
CODE=1
8 WORDS OF DATA
VERIFY THE RESULTS

***** TEST 110 *****
A WITH C BIT CLEARED
CODE=2
SP WITH 8 WORDS OF DATA
FINAL ON, VERIFY THE RESULTS

5402 ***** TEST 111 *****
ALU TEST
TEST OF ALU FUNCTION SEL B WITH C BIT SET
ALU FUNCTION (B) CODE=11
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA

5407 PERFORM THE FUNCTION, VERIFY THE RESULTS

5453 ***** TEST 112 *****
ALU TEST
TEST OF ALU FUNCTION SEL A WITH C BIT SET
ALU FUNCTION (A) CODE=10
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5504 ***** TEST 113 *****
ALU TEST
TEST OF ALU FUNCTION A OR NOTB WITH C BIT SET
ALU FUNCTION (A OR NOTB) CODE=12
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5555 ***** TEST 114 *****
ALU TEST
TEST OF ALU FUNCTION A AND B WITH C BIT SET
ALU FUNCTION (A AND B) CODE=13
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5606 ***** TEST 115 *****
ALU TEST
TEST OF ALU FUNCTION A OR B WITH C BIT SET
ALU FUNCTION (A OR B) CODE=14
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5657 ***** TEST 116 *****
ALU TEST
TEST OF ALU FUNCTION A XOR B WITH C BIT SET
ALU FUNCTION (A XOR B) CODE=15
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5708 ***** TEST 117 *****
ALU TEST
TEST OF ALU FUNCTION ADD WITH C BIT SET
ALU FUNCTION (A PLUS B) CODE=10
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5759 ***** TEST 120 *****
ALU TEST
TEST OF ALU FUNCTION 2A W/C WITH C BIT SET
ALU FUNCTION (A PLUS A PLUS C) CODE=6
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5810 ***** TEST 121 *****
ALU TEST
TEST OF ALU FUNCTION SUB WITH C BIT SET
ALU FUNCTION (A-B) CODE=16
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5961 ***** TEST 122 *****
ALU TEST
TEST OF ALU FUNCTION ADD W/C WITH C BIT SET
ALU FUNCTION (A PLUS B PLUS C) CODE=01
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5912 ***** TEST 123 *****
ALU TEST
TEST OF ALU FUNCTION SUB W/C WITH C BIT SET
ALU FUNCTION (A-B-C) CODE=2
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

5963 ***** TEST 124 *****
ALU TEST
TEST OF ALU FUNCTION INC A WITH C BIT SET
ALU FUNCTION (A PLUS 1) CODE=3

5967 LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

6014 ***** TEST 125 *****
ALU TEST
TEST OF ALU FUNCTION 2A WITH C BIT SET
ALU FUNCTION (A PLUS A) CODE=5
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

6065 ***** TEST 126 *****
ALU TEST
TEST OF ALU FUNCTION A PLUS C WITH C BIT SET
ALU FUNCTION (A PLUS C) CODE=4
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

- 6116 ##### TEST 127 #####
ALU TEST
TEST OF ALU FUNCTION 2'S COMP SUB WITH C BIT SET
ALU FUNCTION (A-B-1) CODE=17
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 6167 ##### TEST 130 #####
ALU TEST
TEST OF ALU FUNCTION DEC A WITH C BIT SET
ALU FUNCTION (A-1) CODE=7
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS
- 6218 ##### TEST 131 #####
TEST OF PROGRAM CLOCK BIT
DO A MASTER CLEAR, VERIFY THAT PROGRAM CLOCK IS SET
WRITE PROGRAM CLOCK BIT TO A ONE, VERIFY THAT IT CLEARS,
AND THEN SETS SOME TIME LATER
- 6269 ##### TEST 132 #####
FORCE POWER FAIL TEST
SET FORCE POWER FAIL BIT VERIFY THAT PROCESSOR TRAPS TO 24
GOING DOWN AND COMING UP, VERIFY ALSO THAT BUS INIT HAS
BLOCKED FROM GETTING TO THE KRC DURING THE POWER FAIL
- 6317 ##### TEST 133 #####
MICRO-PROCESSOR NOISE TEST
WRITE ALL ZERO'S THEN ALL ONE'S THEN A DATA PATTERN
TO THE IRUS# AND THIS REGISTERS AND TO THE SP AND MAIN MEM
THEN GO BACK AND READ THE DATA PATTERNS, TO VERIFY THAT
READING AND WRITING OF OTHER LOCATIONS AND REGISTERS
DID NOT CHANGE THE DATA.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
688
689
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
709
710
711
712
713
714
715
716
717
718
719
719
720
721
722
723
724
725
726
727
728
729
729
730
731
732
733
734
735
736
737
738
739
739
740
741
742
743
744
745
746
747
748
749
749
750
751
752
753
754
755
756
757
758
759
759
760
761
762
763
764
765
766
767
768
769
769
770
771
772
773
774
775
776
777
778
779
779
780
781
782
783
784
785
786
787
788
789
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
809
810
811
812
813
814
815
816
817
818
819
819
820
821
822
823
824
825
826
827
828
829
829
830
831
832
833
834
835
836
837
838
839
839
840
841
842
843
844
845
846
847
848
849
849
850
851
852
853
854
855
856
857
858
859
859
860
861
862
863
864
865
866
867
868
869
869
870
871
872
873
874
875
876
877
878
879
879
880
881
882
883
884
885
886
887
888
889
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
909
910
911
912
913
914
915
916
917
918
919
919
920
921
922
923
924
925
926
927
928
929
929
930
931
932
933
934
935
936
937
938
939
939
940
941
942
943
944
945
946
947
948
949
949
950
951
952
953
954
955
956
957
958
959
959
960
961
962
963
964
965
966
967
968
969
969
970
971
972
973
974
975
976
977
978
979
979
980
981
982
983
984
985
986
987
988
989
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1809
1810
1811
1812
1813
1814
1815
1

57	000003	R3=	X3	GENERAL REGISTER
	000004	R4=	X4	GENERAL REGISTER
	000005	R5=	X5	GENERAL REGISTER
	000006	R6=	X6	GENERAL REGISTER
	000007	R7=	X7	GENERAL REGISTER
	000006	SP=	X6	STACK POINTER
	000007	PC=	X7	PROGRAM COUNTER

:#PRIORITY LEVEL DEFINITIONS

000000	PR0=	0	PRIORITY LEVEL 0
000040	PR1=	400	PRIORITY LEVEL 1
000100	PR2=	1000	PRIORITY LEVEL 2
000140	PR3=	1400	PRIORITY LEVEL 3
000200	PR4=	2000	PRIORITY LEVEL 4
000240	PR5=	2400	PRIORITY LEVEL 5
000300	PR6=	3000	PRIORITY LEVEL 6
000340	PR7=	3400	PRIORITY LEVEL 7

:#SWITCH REGISTER" SWITCH DEFINITIONS

100000	SM15=	100000	
040000	SM14=	40000	
020000	SM13=	20000	
010000	SM12=	10000	
004000	SM11=	4000	
002000	SM10=	2000	
001000	SM09=	1000	
000200	SM08=	400	
000100	SM07=	100	
000040	SM06=	40	
000020	SM05=	10	
000010	SM04=	4	
000004	SM03=	1	
000002	SM02=	0	
000001	SM01=	-1	

:EQUIV SM09, SM9
:EQUIV SM12, SM2
:EQUIV SM13, SM3
:EQUIV SM14, SM4
:EQUIV SM15, SM5
:EQUIV SM08, SM8
:EQUIV SM07, SM7
:EQUIV SM06, SM6
:EQUIV SM05, SM5
:EQUIV SM04, SM4
:EQUIV SM03, SM3
:EQUIV SM02, SM2
:EQUIV SM01, SM1
:EQUIV SM00, SM0

:#DATA BIT DEFINITIONS (BIT00 TO BIT15)

100000	BIT15=	100000	
040000	BIT14=	40000	
020000	BIT13=	20000	
010000	BIT12=	10000	
004000	BIT11=	4000	
002000	BIT10=	2000	
001000	BIT09=	1000	
000400	BIT08=	400	
000200	BIT07=	200	

113 000100
114 000100
115 000200
116 000010
117 000004
118 000002
119 000001

BIT08= 100
BIT07= 000
BIT06= 000
BIT05= 000
BIT04= 000
BIT03= 000
BIT02= 000
BIT01= 000
BIT00= 000
.EQUIV T09, BIT9
.EQUIV T08, BIT8
.EQUIV T07, BIT7
.EQUIV T06, BIT6
.EQUIV T05, BIT5
.EQUIV T04, BIT4
.EQUIV T03, BIT3
.EQUIV T02, BIT2
.EQUIV T01, BIT1
.EQUIV T00, BIT0

:BASIC "CPU" TRAP VECTOR ADDRESSES

ERRVEC= 4	LINE OUT AND OTHER ERRORS
RESVEC= 10	RESERVED AND ILLEGAL INSTRUCTIONS
TBITVEC= 14	ST. BIT
TRTVEC= 14	TRAP TRAP
BPTVEC= 14	BREAKPOINT TRAP (BPT)
IOTVEC= 20	INPUT/OUTPUT TRAP (IOT) #<SCOPE>#
PWRVEC= 24	POWER FAIL
ENTVEC= 30	EMULATOR TRAP (ENT) #<ERROR>#
TRAPVEC= 34	TRAP TRAP
TKVEC= 60	TTY KEYBOARD VECTOR
TPVEC= 64	TTY PRINTER VECTOR
PIRQVEC=240	PROGRAM INTERRUPT REQUEST VECTOR

:INSTRUCTION DEFINITIONS

005746	PUSHISP=5746	INCREMENT PROCESSOR STACK 1 WORD
005726	POPISP=5726	INCREMENT PROCESSOR STACK 1 WORD
010046	PUSHRD=10046	SAVE RD ON STACK
012600	POPRD=12600	RESTORE RD FROM STACK
024646	PUSHSP=24646	INCREMENT STACK TWICE
022626	POPSP=22626	INCREMENT STACK TWICE
.EQUIV ENT, HLT		BASIC DEFINITION OF ERROR CALL

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 5
 DZKCC.P11 21-MAR-77 17:19 TRAPCATCHER FOR UNEXPECTED INTERRUPTS

PAGE: 0031

```

161
162
163
164 :-----: TRAPCATCHER FOR ILLLEGAL INTERRUPTS
165 :-----: THE STANDARD TRAP CATCHER IS PLACED
166 :-----: BETWEEN ADDRESS 0 TO ADDRESS 776.
167 :-----: IT LOOKS LIKE "PC+2 HALT".
168
169
170
171 000000 000000 000000 .=0
172 ;-----: WORD 0,0
173 ;-----: STANDARD INTERRUPT VECTORS
174 ;-----:
175
176 .=20
177 000020 004134 SCOPE : SCOPE LOOP HANDLER.
178 000022 000340 PR7 : SERVICE AT LEVEL 7.
179 000024 007126 SWPON : POWER FAIL HANDLER
180 000026 000340 PR7 : SERVICE AT LEVEL 7
181 000030 006512 SERROR : ERROR HANDLER
182 000032 000340 PR7 : SERVICE AT LEVEL 7
183 000034 006414 STARP : GENERAL HANDLER DISPATCH SERVICE
184 000036 000340 PR7 : SERVICE AT LEVEL 7
185 .SBTTL ACT11 HOOKS
186
187 ;-----: HOOKS REQUIRED BY ACT11
188 000040 :$SVPC= :SAVE PC
189 000046 :=46
190 000046 004070 SENDAO ;1)SET LOC.46 TO ADDRESS OF SENDAO IN .SEOP
191 000052 :52
192 000052 000000 :WORD 0 ;2)SET LOC.52 TO ZERO
193 000040 :=$SVPC : RESTORE PC
194
195 000174 000000 .=174
196 000174 000000 DISPREG:0 :SOFTWARE DISPLAY REGISTER
197 000176 000000 SWREG: 0 :SOFTWARE SWITCH REGISTER
198
199 .=200
200 000200 000137 002402 .JMP .START ;GO TO START OF PROGRAM
201
202
203
204 001000 001000 .=1000
205 (2) 001025 005200 040515 047111 MTITLE: .ASCII <200><12>/MAINDEC-11-DZKCC-A/<200>
206 (2) 102 051501 041511 .RSCIZ /BASIC KMC11 CON1.ROLLER TEST/<200>
207 177570 177570 DSWR = 177570
208 177570 DDISP = 177570

```

.SBTTL COMMON TAGS			
;***** THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS			
;USED IN THE PROGRAM.			
214	001200	.=1200	
215	001200	SCMTAG: WORD	;START OF COMMON TAGS
216	001202	STSTMM: BYTE	:CONTAINS THE TEST NUMBER
217	001203	SERFLG: BYTE	:CONTAINS ERROR FLAG
218	001204	SICNT: WORD	:CONTAINS CURRENT ITERATION COUNT
219	001206	SLPADDR: WORD	:CONTAINS LOGIC LOOP ADDRESS
220	001210	SLPERR: WORD	:CONTAINS LOGIC ERROR FOR ERRORS
221	001212	SERTTL: WORD	:CONTAINS TOTAL ERRORS DETECTED
222	001214	SITEND: BYTE	:CONTAINS ITEM CONTROL BYTE
223	001215	SERRRX: BYTE	:MAX. ERRORS PER TEST
224	001216	SERRPC: WORD	:PC OF LAST ERROR INSTRUCTION
225	001220	SGODOR: WORD	:ADDRESS OF 'GOOD' DATA
226	001222	SEBDR: WORD	:ADDRESS OF 'BAD' DATA
227	001227	SEDDAT: WORD	:CONTAINS 'GOOD' DATA
228	001226	SEBDAT: WORD	:CONTAINS 'BAD' DATA
229	001230	SAUTOB: WORD	:RESERVED--NOT TO BE USED
230	001232	SINTAG: BYTE	
231	001234		;AUTOMATIC MODE INDICATOR
232	001235		;INTERRUPT MODE INDICATOR
233	001236	SMR: WORD	
234	001240	DISPLAY: WORD	DSMR : ADDRESS OF SWITCH REGISTER
235	001242	DSISP: WORD	DSISP : ADDRESS OF DISPLAY REGISTER
236	001244	STKS: WORD	TTY KBD STATUS
237	001246	STKB: WORD	TTY KBD BUFFER
238	001250	STPS: WORD	TTY PRINTER STATUS REG. ADDRESS
239	001252	STPB: WORD	TTY PRINTER BUFFER REG. ADDRESS
240	001254	SMUL: BYTE	CONTAINS NULL CHARACTER FOR FILLS
241	001255	SFILLS: BYTE	CONTAINS 8 OF FILLER CHARACTERS REQUIRED
242	001256	STPLLC: BYTE	DETERM. FILL CHAR. AFTER A "LINE FEED"
243	001257	STPFGLG: BYTE	ITEM NUMBER AVAILABLE FLAG (BIT<07>=0=YES)
244	001260	STREGD: WORD	CONTROLLS THE ADDRESS FROM
245			MATCH (STREGD) WAS OBTAINED
246	001262	STREGD: WORD	CONTROLS ((STREGD)+0)
247	001264	STREG1: WORD	CONTROLS ((STREGD)+2)
248	001266	STREG2: WORD	CONTROLS ((STREGD)+4)
249	001270	STREG3: WORD	CONTROLS ((STREGD)+6)
250	001272	STREG4: WORD	CONTROLS ((STREGD)+10)
251	001274	STREG5: WORD	CONTROLS ((STREGD)+12)
252	001276	STHPO: WORD	
253	001300	STHP1: WORD	USER DEFINED
254	001302	STHP2: WORD	USER DEFINED
255	001304	STHP3: WORD	USER DEFINED
256	001306	STHP4: WORD	USER DEFINED
257	001310	STIMES: WORD	MAX. NUMBER OF ITERATIONS
258	001312	SQUES: ASCII /?/	QUESTION MARK
259	001313	SCRLF: ASCII <15>	CARRIAGE RETURN
260	001314	SLF: ASCII <12>	LINE FEED
261			
262			
263			
			;***** SBTTL APT MAILBOX-ETABLE

264						
265						
266						
267	001316	000000				
268	001316	000000	AMSGTY:	WORD	AMSGTY	APT MAILBOX
269	001320	000000	AFATAL:	WORD	AFATAL	TYPE CODE
270	001322	000000	ATESTN:	WORD	ATESTN	FATAL ERROR NUMBER
271	001324	000000	APRSS:	WORD	APRSS	TEST NUMBER
272	001326	000000	ADEVCT:	WORD	ADEVCT	PRE COUNT
273	001330	000000	AUNIT:	WORD	AUNIT	DEVICE COUNT
274	001332	000000	AMSGAO:	WORD	AMSGAO	I/O UNIT NUMBER
275	001334	000000	AMSGLG:	WORD	AMSGLG	MESSAGE ADDRESS
276	001336	002	SETABLE:			MESSAGE LENGTH
277	001336	002	SENV:	BYTE	RENV	APT ENVIRONMENT TABLE
278	001337	000	SENVM:	BYTE	RENM	ENVIRONMENT BYTE
279	001340	000000	SSHREG:	WORD	RSHREG	ENVIRONMENT MODE BITS
280	001342	000000	SUSR:	WORD	RUSR	APT SWITCH REGISTER
281	001344	000000	SCPUOP:	WORD	RCPUOP	USER SWITCHES
282						CPU TYPE,OPTIONS
283						BITS 15-11=CPU TYPE
284						11/01, 11/05=02, 11/20=03, 11/40=04, 11/45=05
285						11/06=05, 11/09=07, 0=10
286						BIT 10=REAL TIME CLOCK
287						BIT 9=FLOATING POINT PROCESSOR
288	001346	000	SHAMSI:	BYTE	AMAMSI	BIT 8=MEMORY MANAGEMENT
289	001347	000	SMTYP1:	BYTE	AMTYP1	HIGH ADDRESS M.S. BYTE
290						MEM. TYPE BLK#1
291						MEM. TYPE BYTE — (HIGH BYTE)
292						200 PIREC CORE=001
293						200 PIREC RIPOLAR=002
294						200 PIREC RDS=003
295	001350	000000	SHADR1:	WORD	AMADR1	;
296						HIGH ADDRESS BLK#0
297	001352	000	SHAMSI:	BYTE	AMAMSI	MEM. LAST ADDRESS =3 BYTES, THIS WORD AND LOW OF "TYPE" ABOVE
298	001353	000	SMTYP2:	BYTE	AMTYP2	HIGH ADDRESS M.S. BYTE
299	001354	000000	SHADR2:	WORD	AMADR2	MEM. TYPE, BLK#0
300	001356	000	SHAMSI:	BYTE	AMAMSI	HIGH ADDRESS BLK#2
301	001357	000	SMTYP3:	BYTE	AMTYP3	HIGH ADDRESS M.S. BYTE
302	001360	000000	SHADR3:	WORD	AMADR3	MEM. LAST ADDRESS, BLK#3
303	001362	000	SHAMSI:	BYTE	AMAMSI	HIGH ADDRESS M.S. BYTE
304	001363	000	SMTYP4:	BYTE	AMTYP4	MEM. TYPE, BLK#1
305	001364	000000	SHADR4:	WORD	AMADR4	HIGH ADDRESS BLK#4
306	001366	000000	SVECT1:	WORD	RVECT1	INTERRUPT VECTOR, BUS PRIORITY#1
307	001370	000000	SVECT2:	WORD	RVECT2	INTERRUPT VECTOR, BUS PRIORITY#2
308	001372	000000	SBASE:	WORD	RBASE	BASE ADDRESS OF EQUIPMENT UNDER TEST
309	001374	000000	SDEVH:	WORD	RDEVH	DEVICE NO.
310	001376	000000	SC0M1:	WORD	RC0M1	CONTROL/IN DESCRIPTION WORD#1
311	001400	000000	SC0M2:	WORD	RC0M2	CONTROL/IN DESCRIPTION WORD#2
312	001402	000000	SC0M0:	WORD	RC0M0	DEVICE DESCRIPTION WORD#0
313	001404	000000	SC0M1:	WORD	RC0M1	DEVICE DESCRIPTION WORD#1
314	001410	000000	SC0M2:	WORD	RC0M3	DEVICE DESCRIPTION WORD#3
315	001412	000000	SC0M4:	WORD	RC0M4	DEVICE DESCRIPTION WORD#4
316	001414	000000	SC0M5:	WORD	RC0M5	DEVICE DESCRIPTION WORD#5
317	001416	000000	SC0M6:	WORD	RC0M6	DEVICE DESCRIPTION WORD#6
318	001420	000000	SC0M7:	WORD	RC0M7	DEVICE DESCRIPTION WORD#7
319	001422	000000	SC0M8:	WORD	RC0M8	DEVICE DESCRIPTION WORD#8

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 8
 DZKCC.P11 21-MAR-77 17:19 APT MAILBOX-ETABLE

PAGE: 0C

320	001424	000000	SDOM76: .WORD	SDOM77: .WORD	DEVICE DESCRIPTOR WORD: 09
321	001425	000000	SDOM78: .WORD	SDOM79: .WORD	DEVICE DESCRIPTOR WORD: 10
322	001426	000000	SDOM80: .WORD	SDOM81: .WORD	DEVICE DESCRIPTOR WORD: 11
323	001427	000000	SDOM82: .WORD	SDOM83: .WORD	DEVICE DESCRIPTOR WORD: 12
324	001428	000000	SDOM84: .WORD	SDOM85: .WORD	DEVICE DESCRIPTOR WORD: 13
325	001429	000000	SDOM86: .WORD	SDOM87: .WORD	DEVICE DESCRIPTOR WORD: 14
326	001430	000000	SDOM88: .WORD	SDOM89: .WORD	DEVICE DESCRIPTOR WORD: 15
327	001431	000000			
328	001442		SETEND:		
329					
330					
331			<u>PROGRAM CONTROL PARAMETERS</u>		
332					
333	001442	000000	NEXT: .WORD 0	; ADDRESS OF NEXT TEST TO BE EXECUTED	
334	001444	000000	LOCK: .WORD 0	; ADDRESS FOR LOCK CURRENT DATA	
335					
336			<u>PROGRAM VARIABLES</u>		
337					
338	001446	000000	STRTSM: .WORD 0	SWITCHES AT START OF PROGRAM	
339	001450	000000	STAT: .WORD 0	KM STATUS WORD STORAGE	
340	001452	000000	CLKX: .WORD 0		
341	001453	000000	MASKX: .WORD 0		
342	001454	000000	SAVSP: .WORD 0		
343	001455	000000	SAVPC: .WORD 0		
344	001456	000000	ZERO: .WORD 0		
345	001457	000000	ONE: .WORD 1		
346	001458	000001	MELTH: .WORD 0		
347	001459	000000	KMCITV: .BLKH 0		
348	001460	000001	KMMLN: .BLKH 1		
349	001462	000001	SAVACT: .BLKH 1		
350	001463	000001	SAVMUL: .BLKH 1		
351	001464	000001	RUN: .WORD 0		
352	001465	000001			
353	001466	000000			
354	001467	000001			
355	001468	000001			
356	001469	000001			
357	001470	000001			
358	001471	000001			
359	001472	000001			
360	001473	000001			
361	001474	000001			
362	001475	000001			
363	001476	000001			
364	001500	000000			
365	001502	002072	CREAM: .WORD KM.MAP-6	TABLE POINTER	
366	001504	002276	MILK: .WORD CNT.MAP-4	; TABLE POINTER	
367					
368			<u>PROGRAM CONTROL FLAGS</u>		
369					
370	001506	000	INIFLG: .BYTE 0	; PROGRAM INITIALIZING FLAG	
371	001510	000	.EVEN		
372	001510	000	LOKFLG: .BYTE 0	; LOCK ON CURRENT TEST FLAG	
373	001511	000	QV.FLG: .BYTE 0	; QUICK VERIFY FLAG	
374			.EVEN	; ON FIRST PASS OF EACH KMCII ITERATIONS WILL BE SUPPRES	

365 .SBTTL ERROR POINTER TABLE
366
367 ;*THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
368 ;*THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
369 ;LOCATION SITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
370 ;*NOTE1: IF SITEMB IS 0, THE ONLY PERTINENT DATA IS (SERRPC).
371 ;*NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:
372
373 ;* EM : POINTS TO THE ERROR MESSAGE
374 ;* DH : POINTS TO THE DATA HEADER
375 ;* DT : POINTS TO THE DATA
376 ;* DF : POINTS TO THE DATA FORMAT
377
378 379 001512 SERRTB:
380 ;* EVEN
381 ;* DF ; DOES NOT APPLY IN THIS DIAGNOSTIC.
382 001512 000000
383 001514 000000
384 001516 000000
385 001520 035746
386 001522 035632
387 001527 037112
388 001530 036013
389 001531 036673
390 001534 037124
391 001535 036054
392 001536 036731
393 001540 037142
394 001542 036102
395 001544 036792
396 001546 037154
397 001550 036102
398 001551 037014
399 001554 036712
400 001556 036143
401 001560 036731
402 001562 037210
403 001564 036165
404 001566 037055
405 001570 037172
406 001572 036207
407 001574 000000
408 001576 000000
409 001580 036243
410 001582 000000
411 001584 000000
412 001606 036307
413 001610 036731
414 001612 037142
415 001614 036321
416 001616 037055
417 001620 037172
418 001622 036343
419 001624 037055
420 001626 037172

DZKCC MACY 27(1006) 12-MAY-77 18:34 PAGE 10
DZKCC.P11 21-MAR-77 17:19 ERROR POINTER TABLE

K03

PAGE

424	001630	036355	EM14	
425	001631	036731	DH3	; ERROR 15
426	001634	037210	DT6	
427	001635	036357	EM15	
428	001636	036752	DH4	; ERROR 16
429	001642	037154	DT4	
430	001644	036413	EM16	
431	001646	000000	O	; ERROR 17
432	001650	000000	O	
433	001650	036307	EM17	
434	001652	037055	O	; ERROR 20
435	001654	037172	O	
436	001666	036471	EM11	
437	001670	036731	DH6	; ERROR 21
438	001672	037222	DTS	
439	001674	036524	EM20	
440	001676	036731	DH3	; ERROR 22
441	001700	037142	DT7	
442	001702	036471	EM21	
443	001704	000000	DH3	; ERROR 23
444	001706	000000	DT3	
445	001710	036573	EM20	
446	001712	036731	O	; ERROR 24
447	001714	037142	O	
448		002034	EM22	; ERROR 25
449			DH3	
450			DT3	
451			:=2034	
452			.SBTTL APT PARAMETER BLOCK	
453			;	
454			SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT	
455			;	
456			.SX. : SAME CURRENT LOCATION	
457	000024	002034	.S24 : SET POWER FAIL TO POINT TO START OF PROGRAM	
458	000024	000200	200 : FOR APT START UP	
459	000044	002034	.S44 : POINT TO APT ADDRESS PTR.	
460	000044	002034	SAPTH0 : POINT TO APT ADDRESS BLOCK	
461			.S.SX : RESET LOCATION COUNTER	
462			:SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT+P011 DIAGNOSTIC	
463			;INTERFACE SPEC.	
464				
465	002034	000000	SAPTH0:	
466	002034	000000	SHRTS: :WORD 0	; TWO HIGH BITS OF 10 BIT MAILBOX ADDR.
467	002036	001316	SHROR: :WORD 0MAIL	; ADDRESS OF APT MAILBOX (BITS 0-15)
468	002040	000132	STSTH: :WORD 90	; RUN TIME OF LONGEST TEST
469	002042	000137	SPASTH: :WORD 95	; RUN TIME IN SEC'S. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
470	002044	000137	SUNITH: :WORD 95	; ADDITIONAL RUN TIME (SEC'S) OF A PASS FOR EACH ADDITIONAL UNIT
471	002046	000052	SETEND-SMAIL/2 ;LENGTH MAILBOX-ETABLE(WORDS)	

472
473 ; KMC11 CONTROL INDICATORS FOR CURRENT KMC11 UNDER TEST
474 ;-----
475
476 002050 000000 STAT1: 0
477 002052 000000 STAT2: 0
478 002054 000000 STAT3: 0
479
480 ; KMC11 VECTOR AND REGISTER INDIRECT POINTERS
481 ;-----
482
483 002056 000000 KMRVEC: 0 : POINTER TO KMC11 RECEIVER INTERRUPT VECTOR
484 002060 000000 KMRLVL: 0 : POINTER TO KMC11 RECEIVER INTERRUPT SERVICE PS
485 002062 000000 KMTVEC: 0 : POINTER TO KMC11 TRANSMITTER INTERRUPT VECTOR
486 002064 000000 KMTLVL: 0 : POINTER TO KMC11 TRANSMITTER INTERRUPT SERVICE PS
487 002066 000000 KMCsr: 0 : POINTER TO KMC11 CONTROL STATUS REGISTER
488 002070 000000 KMCsrh: 0 : POINTER TO KMC11 CONTROL STATUS REGISTER HIGH BYTE.
489 002072 000000 KMCTL: 0 : POINTER TO KMC11 CONTROL OUT REGISTER
490 002074 000000 KMP04: 0 : POINTER TO KMC11 PORT REGISTER(SEL 4)
491 002076 000000 KMP06: 0 : POINTER TO KMC11 PORT REGISTER(SEL 6)
492
493 ; TEMP STORAGE
494 ;-----
495
496 ; TEMP: 0
497 ;.=+40
498
499 ; KMC11 STATUS TABLE AND ADDRESS ASSIGNMENTS
500 ;-----
501
502 002100 =2100
503 002100 000001 KMCR00: .BLKH I : CONTROL STATUS REGISTER FOR KMC11 NUMBER 00
504 002102 000001 KMS100: .BLKH I : VECTOR FOR KMC11 NUMBER 00
505 002104 000001 KMS200: .BLKH I : DDCHP LINES FOR KMC11 NUMBER 00
506 002106 000001 KMS300: .BLKH I : 3RD STATUS WORD
507
508 002110 000001 KMCR01: .BLKH I : CONTROL STATUS REGISTER FOR KMC11 NUMBER 01
509 002112 000001 KMS101: .BLKH I : VECTOR FOR KMC11 NUMBER 01
510 002114 000001 KMS201: .BLKH I : DDCHP LINES FOR KMC11 NUMBER 01
511 002116 000001 KMS301: .BLKH I : 3RD STATUS WORD
512
513 002120 000001 KMCR02: .BLKH I : CONTROL STATUS REGISTER FOR KMC11 NUMBER 02
514 002122 000001 KMS102: .BLKH I : VECTOR FOR KMC11 NUMBER 02
515 002124 000001 KMS202: .BLKH I : DDCHP LINES FOR KMC11 NUMBER 02
516 002126 000001 KMS302: .BLKH I : 3RD STATUS WORD
517
518 002130 000001 KMCR03: .BLKH I : CONTROL STATUS REGISTER FOR KMC11 NUMBER 03
519 002132 000001 KMS103: .BLKH I : VECTOR FOR KMC11 NUMBER 03
520 002134 000001 KMS203: .BLKH I : DDCHP LINES FOR KMC11 NUMBER 03
521 002136 000001 KMS303: .BLKH I : 3RD STATUS WORD
522
523 002140 000001 KMCR04: .BLKH I : CONTROL STATUS REGISTER FOR KMC11 NUMBER 04
524 002142 000001 KMS104: .BLKH I : VECTOR FOR KMC11 NUMBER 04
525 002144 000001 KMS204: .BLKH I : DDCHP LINES FOR KMC11 NUMBER 04
526 002146 000001 KMS304: .BLKH I : 3RD STATUS WORD

528	002150	000001	KMCR05:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 05
529	002152	000001	KMS105:	.BLKH	1	VECTOR FOR KMC11 NUMBER 05
530	002154	000001	KMS205:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 05
531	002156	000001	KMS305:	.BLKH	1	3RD STATUS WORD
532						
533						
534	002160	000001	KMCR06:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 06
535	002162	000001	KMS106:	.BLKH	1	VECTOR FOR KMC11 NUMBER 06
536	002164	000001	KMS206:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 06
537	002166	000001	KMS306:	.BLKH	1	3RD STATUS WORD
538						
539	002170	000001	KMCR07:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 07
540	002172	000001	KMS107:	.BLKH	1	VECTOR FOR KMC11 NUMBER 07
541	002174	000001	KMS207:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 07
542	002176	000001	KMS307:	.BLKH	1	3RD STATUS WORD
543						
544	002200	000001	KMCR10:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 10
545	002202	000001	KMS110:	.BLKH	1	VECTOR FOR KMC11 NUMBER 10
546	002204	000001	KMS210:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 10
547	002206	000001	KMS310:	.BLKH	1	3RD STATUS WORD
548						
549	002210	000001	KMCR11:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 11
550	002212	000001	KMS111:	.BLKH	1	VECTOR FOR KMC11 NUMBER 11
551	002214	000001	KMS211:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 11
552	002216	000001	KMS311:	.BLKH	1	3RD STATUS WORD
553						
554	002220	000001	KMCR12:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 12
555	002222	000001	KMS112:	.BLKH	1	VECTOR FOR KMC11 NUMBER 12
556	002224	000001	KMS212:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 12
557	002226	000001	KMS312:	.BLKH	1	3RD STATUS WORD
558						
559	002230	000001	KMCR13:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 13
560	002232	000001	KMS113:	.BLKH	1	VECTOR FOR KMC11 NUMBER 13
561	002234	000001	KMS213:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 13
562	002236	000001	KMS313:	.BLKH	1	3RD STATUS WORD
563						
564	002240	000001	KMCR14:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 14
565	002242	000001	KMS114:	.BLKH	1	VECTOR FOR KMC11 NUMBER 14
566	002244	000001	KMS214:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 14
567	002246	000001	KMS314:	.BLKH	1	3RD STATUS WORD
568						
569	002250	000001	KMCR15:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 15
570	002252	000001	KMS115:	.BLKH	1	VECTOR FOR KMC11 NUMBER 15
571	002254	000001	KMS215:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 15
572	002256	000001	KMS315:	.BLKH	1	3RD STATUS WORD
573						
574	002260	000001	KMCR16:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 16
575	002262	000001	KMS116:	.BLKH	1	VECTOR FOR KMC11 NUMBER 16
576	002264	000001	KMS216:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 16
577	002266	000001	KMS316:	.BLKH	1	3RD STATUS WORD
578						
579	002270	000001	KMCR17:	.BLKH	1	CONTROL STATUS REGISTER FOR KMC11 NUMBER 17
580	002272	000001	KMS117:	.BLKH	1	VECTOR FOR KMC11 NUMBER 17
581	002274	000001	KMS217:	.BLKH	1	DOCMP LINES FOR KMC11 NUMBER 17
582	002276	000001	KMS317:	.BLKH	1	3RD STATUS WORD
583						

N03

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 13
DZKCC.P11 21-MAR-77 17:19 APT PARAMETER BLOCK

PAGE: 0039

584 002300 000000

KM.END: 00000F

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 14
DZKCC.P11 21-MAR-77 17:19 APT PARAMETER BLOCK

B04

585
586 ;KMC11 PASS COUNT AND ERROR COUNT TABLE
587 ;-----
588
589 002302 CNT.MAP:
590 002303 PACT00: 0 ;PASS COUNT FOR KMC11 NUMBER 00
591 002304 ERCT00: 0 ;ERROR COUNT FOR KMC11 NUMBER 00
592
593 002306 PACT01: 0 ;PASS COUNT FOR KMC11 NUMBER 01
594 002310 ERCT01: 0 ;ERROR COUNT FOR KMC11 NUMBER 01
595
596 002312 PACT02: 0 ;PASS COUNT FOR KMC11 NUMBER 02
597 002314 ERCT02: 0 ;ERROR COUNT FOR KMC11 NUMBER 02
598
599 002316 PACT03: 0 ;PASS COUNT FOR KMC11 NUMBER 03
600 002320 ERCT03: 0 ;ERROR COUNT FOR KMC11 NUMBER 03
601
602 002322 PACT04: 0 ;PASS COUNT FOR KMC11 NUMBER 04
603 002324 ERCT04: 0 ;ERROR COUNT FOR KMC11 NUMBER 04
604
605 002326 PACT05: 0 ;PASS COUNT FOR KMC11 NUMBER 05
606 002330 ERCT05: 0 ;ERROR COUNT FOR KMC11 NUMBER 05
607
608 002332 PACT06: 0 ;PASS COUNT FOR KMC11 NUMBER 06
609 002334 ERCT06: 0 ;ERROR COUNT FOR KMC11 NUMBER 06
610
611 002336 PACT07: 0 ;PASS COUNT FOR KMC11 NUMBER 07
612 002340 ERCT07: 0 ;ERROR COUNT FOR KMC11 NUMBER 07
613
614 002342 PACT10: 0 ;PASS COUNT FOR KMC11 NUMBER 10
615 002344 ERCT10: 0 ;ERROR COUNT FOR KMC11 NUMBER 10
616
617 002346 PACT11: 0 ;PASS COUNT FOR KMC11 NUMBER 11
618 002350 ERCT11: 0 ;ERROR COUNT FOR KMC11 NUMBER 11
619
620 002352 PACT12: 0 ;PASS COUNT FOR KMC11 NUMBER 12
621 002354 ERCT12: 0 ;ERROR COUNT FOR KMC11 NUMBER 12
622
623 002356 PACT13: 0 ;PASS COUNT FOR KMC11 NUMBER 13
624 002360 ERCT13: 0 ;ERROR COUNT FOR KMC11 NUMBER 13
625
626 002362 PACT14: 0 ;PASS COUNT FOR KMC11 NUMBER 14
627 002364 ERCT14: 0 ;ERROR COUNT FOR KMC11 NUMBER 14
628
629 002366 PACT15: 0 ;PASS COUNT FOR KMC11 NUMBER 15
630 002370 ERCT15: 0 ;ERROR COUNT FOR KMC11 NUMBER 15
631
632 002372 PACT16: 0 ;PASS COUNT FOR KMC11 NUMBER 16
633 002374 ERCT16: 0 ;ERROR COUNT FOR KMC11 NUMBER 16
634
635 002376 PACT17: 0 ;PASS COUNT FOR KMC11 NUMBER 17
636 002400 ERCT17: 0 ;ERROR COUNT FOR KMC11 NUMBER 17
637

638
639
640
641
642
643

FORMAT OF STATUS TABLE

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	C	O	N	T	R	O	L	R	E	G	I	S	T	E	R
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	*	*	*	*	*	*	*	*	*	V	I	C	T	O	R
I	*	*	*	*	*	*	*	*	*	I	I	I	I	I	*
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	*	B	M	I	I	A	D	D	*	*	L	I	N	E	*
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	*

CSR

STAT1

STAT2

STAT3

- - 10

DEFINITION OF FORMAT

CSR: CONTAINS KMCII CSR ADDRESS

STAT1: BITS 00-08 IS KMCII VECTOR ADDRESS
BIT14=1 ???? TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M8201
BIT12=1 LINE UNIT IS AN M8202
BIT12=0 NO LINE UNIT
BITS 09-11 IS KMCII BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC01 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC02 (B8873 BOOT ADD)

STAT3: BIT0=1 DO FREE RUNNING TESTS ON KMC
(MUST BE SET TO A ONE MANUALLY [PROGRAMS G AND H ONLY])

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 16
 DZKCC.P11 21-MAR-77 17:19 PROGRAM INITIALIZATION AND START UP.

689								
693								
694								
695								
696								
697								
698								
699								
700	002402	012737	000340	177776	.START:	MOV	#340, PS	LOCK OUT INTERRUPTS
701	002410	012705	001200			MOV	#STACK, SP	SET UP STACK
702	002414	012737	007126	000024		MOV	#SPTRDN, 2824	SET UP PROCESSOR STACK
703	002418	013732	001472	001476		MOV	KP	SET UP POWER FAIL VECTOR
704	002430	005032	011416			CLR	SA	CLEAR PROGRAM CONTROL FLAGS AND COUNTS
705	002434	105032	001203			CLRB	SE	
706	002440	105032	001511			CLRB	QV, FLG	
707	002444	012737	002070	001502		MOV	BKIN, MAP-10, CREAM	
708	002452	012737	002276	001504		MOV	BCN1, MAP-4, MILK	
709	002456	012737	105000	001500		MOV	#BIT15, RUN	
710	002460	012705	002302			MOV	BCNT, MAP, RD	
711	002472	005030			235:	CLR	(RD)+	POINT POINTER TO FIRST DEVICE.
712	002474	002700	002402			CMP	BCNT, MAP+100, RD	POINT POINTER TO RD
713	002500	001374				BNE	236	CLEAR TABLE
714	002504	005037	001216			CLR	SRNIPC	DONE YET?
715	002506	012737	000001	001202		MOV	#1, STSTM	KEEP GOING
716	002514	012737	002402	001206		MOV	#.START, SLPADR	CLEAR LAST ERROR POINTER
717								SET UP FOR TEST 1
718	002522	132737	000001	001336		BITB	\$1, SENV	SET UP FOR POWER FAIL BEFORE
719	002529	001450				BEQ	36	TESTING STARTS
720	002530	013737	001340	000176		MOV	SMREG, SMREG	IS IT RUNNING UNDER APT?
721	002540	000423				BR	68+2	IF NOT CHECK FOR TYPE OF SWITCH REGISTER.
722	002542	013745	000005		35:	MOV	265, -(SP)	CLEAR SOFTWARE SWITCH REG.
723	002542	013745	000004			MOV	364, -(SP)	GO SET UP SOFTWARE SWITCH REG.
724	002552	012737	002606	000404		MOV	668, 304	SAVE CURRENT VECTORS
725	002552	012737	177570	001240		MOV	0177570, SWR	SET UP FOR TIMEOUT
726	002552	012737	177570	001242		MOV	0177570, DISPLAY	SET SWR TO HARD SWR ADDRESS
727	002557	002777	177777	176436		CMP	8-1, 28H	SET DISPLAY TO HARD SWR ADDRESS
728	002558	001402				BEQ	68+1	REFERENCE HARDWARE SWITCH REGISTER
729	002558	001402				BR	75	IF = -1 USE SOFT SWR ANYWAY
730	002565	022626			65:	CMP	(SP)+, (SP)+	IF IT EXISTS AND NOT = -1 USE HARD SWR
731	002565	012737	000176	001240		MOV	SMREG, SWR	ADJUST STACK
732	002565	012737	000174	001242		MOV	017594, DISPLAY	POINTER TO SOFT SWR
733	002565	012632	000004		75:	MOV	(SP)+, 304	POINTER TO SOFT DISPLAY REG
734	002565	012632	000006			MOV	(SP)+, 306	RESTORE VECTORS
735	002565	012737	011506			TSTB	INITLG	HAS INITIALIZATION BEEN PERFORMED
736	002570	001005				BNE	203	BR IF YES
737	002570	022777	004070	000042		CMP	SMENDR, 2842	IF ACT-11 AUTOMATIC MODE, DON'T TYPE ID
738	002570	012737	001402			BEQ	209	TYPE TITLE MESSAGE
739	002570	104011	001000			TYPE	RTITLE	CHECK FOR SOFT SWR
740	002575	012737	011212		205:	JSR	PC, CKSWR	STORE STARTING SWITCHES
741	002575	012737	146735	001446		MOV	PSWR, STRTSW	IS IT RUNNING IN AUTO MODE?
742	002576	005037	000042			TST	3042	BR IF NO
743	002674	001402				REQ	+6	IF YES, CLEAR SWITCHES
744	002676	000027	001446			CLR	STRTSW	IF SW00=1, QUESTIONS ARE ASKED.
745	002702	002737	000001	001446		BIT	PSW00, STRTSW	BR IF SW00=1
746	002710	001012				BNE	178	BIT? = 1??
747	002712	105737	001446			TSTB	STRTSW	

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 17
DZKCC.P11 21-MAY-77 17:19 PROGRAM INITIALIZATION AND START UP.

PAGE: 0043

E04

748	002716	100007						
749	002720	005737	001470		TST	17S	BR IF SW07=0	
750	002724	001027			SNE	KMACTV	ARE ANY DEVICES SELECTED?	
751	002725	104401	010731		TYPE,	16S	BR IF YES	
752	002726	000000			HALT	NORACT	NO DEVICES SELECTED.	
753	002727	000776			BR	.2	STOP THE SHOW	
754	002728	105737	001336	17S:	TSTB	SENV	DISQUALIFY CONTINUE SWITCH	
755	002729	001405			BEQ	27S	IS IT UNDER APT DUMP MODE?	
756	002729	122737	000001	001336	BITB	81 SENV	YES, CHECK IF APT SIZED IT,	
757	002729	001012			SNE	30S	IS IT UNDER Q.V OR ALUM MODE?	
758	002729	000406			BR	29S	YES, NEEDS ONLY APT SIZING.	
759	002729	105737	001337	27S:	TSTB	SENM	NO, NEEDS REGULAR AUTO.SIZE.	
760	002729	100406			BMI	30S	IS IT SIZED BY APT?	
761	002729	012737	000001	001446	33S:	8SH00 STRTSH	YES, NEEDS ONLY APT SIZING.	
762	002729	004737	012110		JSR	PC AUTO.SIZE	SIZE ONLY IN AUTC MODE.	
763	002729	000402			BR	16S	GO DO THE AUTO.SIZE.	
764	003003	004737	013510		JSR	PC APT.SIZE	GO PRINT THE MAP	
765	003004	105737	001506		16S:	TSTB	GO DO THE APT SIZING.	
766	003010	001410			BEQ	INIFLG	FIRST TIME?	
767	003012	105737	001446		TSTB	21S	NO IF YES	
768	003016	100431			BMI	STATSM	IF USING SAME PARAMETERS DONT TYPE MAP	
769	003020	032737	000006	001446	BIT	8011!BIT2,STATSM	IS TEST NO. OR LOCK SELECTED	
770	003026	001403			BEQ	1S	IF NO THEN TYPE STATUS	
771	003030	000424			BR	27S	IF YES DO NOT TYPE STATUS	
772	003032	105137	001506		COMB	INIFLG	SET FLAG	
773	003036	107401	010877		TYPE	XHEAD	TYPE HEADER	
774	003039	012704	002100		MOV	MON.MAP,R4	SET POINTER	
775	003046	010437	001276		MOV	R4 STRP0	SET ADDRESS	
776	003050	012437	001300		MOV	(R4)+,STRP1	SET CCR	
777	003056	001411			BEG	1S	ALL DONE IF ZERO	
778	003060	012437	001302		MOV	(R4)+,STRP2	SET STAT1	
779	003060	012437	001304		MOV	(R4)+,STRP3	SET STAT2	
780	003060	012437	001306		MOV	(R4)+,STRP4	SET STAT3	
781	003074	107416			CONVRT		TYPE OUT STATUS MAP	
782	003076	011060			XSTAT0			
783	003100	000762			BR	SS		
784	003102	012700	002100		MOV	MON.MAP,RO	; RO POINTS TO STATUS TABLE	
785							*****	
786							*****	
787							*****	
788							*****	
789							*****	
790							*****	
791							*****	
792							*****	
793							*****	
794							*****	
795	003105	012746	000004		MOV	20H,-(SP)	SAVE LOC 4	
796	003112	012746	000005		MOV	20H,-(SP)	SAVE LOC 6	
797	003115	000002			CLR	20H	CLEAR VEC+2	
798	003115	000002			CLR	STRP2	CLEAR FLAG	
799	003122	011127	000006		MOV	(R0),KMCNR	GET NEXT KMC CSR	
800	003122	011127			BEG	AUDONE	IF DONE	
801	003126	001510			MOV	SH00EV,204	SET UP FOR TIMEOUT	
802	003126	012727	002700	000004	RS:	810,R3	R3 IS COUNT OF DEVICES BEFORE KMC	
803	003142	012703	000010		MOV			

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 18
DZKCC.P11 21-MAR-77 17:19 PROGRAM INITIALIZATION AND START UP.

PAGE: 0C4-

804	003146	012702	003342		4\$: MOV R0EVTAB,R2	R2 IS DEVICE TABLE PONTER
805	003152	012701	160010		FLOAT: MOV (R1)	START WITH ADDRESS 160010
806	003153	005711			MOV B (R2),R4	CHECK ADDRESS IN R1
807	003160	111204			ADD R4,R1	IF NO TIMEOUT, GET NEXT ADDRESS
808	003163	060401			INC R1	IN R1
809	003164	012701			INC R4,R1	
810	003165	005701			TST R3	
811	003170	005703			BNE FLOAT	ANY MORE DEVICES TO CHECK FOR?
812	003172	001371			MOV R0EV,384	BR IF YES
813	003174	012737	003244 000004	FY:	TST (R1)	OK ONLY KMC'S ARE LEFT, SET UP FOR TIMEOUT
814	003186	005711			CMP R1,KMCCSR	CHECK KMC ADDRESS
815	003187	002066			BEQ OK	DOES IT MATCH
816	003190	001403			ADD R10,R1	BR IF YES
817	003212	062701	000010		BR FY	GET NEXT KMC ADDRESS
818	003216	000271		OK:	ADD R10,R0	DO IT AGAIN
819	003219	062700	000010		ADD R10,R1	SKIP TO NEXT KMC CSR
820	003221	062701	000010		MOV (R0),KMCCSR	GET NEXT KMC ADDRESS
821	003229	011027	002066		BEQ RUDONE	GET NEXT KMC CSR
822	003234	001447			FY	BRANCH IF ALL DONE.
823	003236	001761			(R2)+,-(R3)	DO IT AGAIN.
824	003239	122213		NODEV:	CMPB RTI	ON TIMEOUT, INC R2, DEC R3
825	003240	000102			TST STMP2	ELPROM
826	003247	005732	001302	ERR:	BNE 15	CHECK FLAG, IF = 0 TYPE HEADER
827	003249	001014			TYPE COMERR	SKIP HEADER
828	003250	010763			MOV CONVRT	TIMEOUT HEADER MESSAGE
829	003254	012737	003244 001460		ERRPC	CONFIGURATION ERROR!!!!
830	003256	104417			TYPE TYPE	SAVE PC FOR TIMEOUT
831	003257	003322			CHERR	TYPE OUT ERROR PC
832	003264	007401			COMERR	TYPE REST OF HEADER
833	003272	011027			CONVRT	
834	003274	012737	177777 001302	IS:	CONTAB	SET FLAG SO IT ONLY GETS TYPED ONCE
835	003302	010137	001264		MOV R1,\$REG1	SAVE R1 FOR TIMEOUT
836	003306	104416			15:	
837	003308	003330			CONVRT	
838	003310	104401			CONTAB	
839	003312	011050			TYPE	
840	003314	022526			KMCN	
841	003316	001460			CMP	
842	003320	000737			BR	
843	003322	000001			(SP)+,(SP)+	ADJUST STACK
844	003324	006	002		ERRPC:	BR TO GET OUT
845	003326	001460			1	
846	003328	000002			.BYTE	6,2
847	003329	006	004		SAVPC	
848	003331	001264			.BYTE	6,4
849	003336	006	002		SREG1	
850	003340	002066			.BYTE	6,2
851	003342	007		DEVTAB:	KMCCSR	
852	003343	017			.BYTE	7
853	003344	007			.BYTE	?
854	003345	007			.BYTE	?
855	003346	007			.BYTE	?
856	003347	007			.BYTE	?
857	003350	007			.BYTE	?
858	003351	007			.BYTE	?
859	003352	007			.BYTE	?

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 19
DZKCC.P11 21-MAR-77 17:19 PROGRAM INITIALIZATION AND START UP.

PAGE : 0045

G04

				EVEN	AUDONE:		
859	003354	003354	012637	000006	1S:	MOV	(SP)+, 306
860	003354	012637	000004	001446		MOV	(SP)+, 304
861	003350	012637	000010	001446		BIT	#SM03, STRTSM
862	003354	022737	000010	001446		BEQ	35
863	003350	012637	000004	001446		TYPE	MNEW
864	003354	022737	000010	001446		CLR	RO
865	003372	001422	010017			HALT	
866	003374	104401	010017			CMP	2SHR, SAVACT
867	003400	005000	175630	001474		BLOS	23
868	003402	000000	007672			TYPE	, MERR3
869	003404	022737	175610	001470	2S:	HALT	
870	003412	101404	000300	001470		BR	-2
871	003414	104401	007672			MOV	#SMR, KMACTV
872	003420	000000				MOV	KMACTV, RO
873	003422	000776				HALT	
874	003424	012737	175610	001470	2S:	MOV	#SMR, KMACTV
875	003432	013200	000300	001470		MOV	KMACTV, RO
876	003436	000000				HALT	
877	003440	012700	000300	000302	3S:	MOV	#300, RO
878	003444	012701	000300	000302		MOV	#302, RI
879	003450	010120				MOV	R1, (RO)+
880	003452	005021				CLR	(R1)+
881	003454	022701				CMP	(RO)+, (R1)+
882	003456	022700	001000			CMP	\$1000, RO
883	003462	001372				BNE	45
884							
885							; TEST START AND RESTART
886							-----
887							
888	003464	012705	001200		.BEGIN:	MOV	#STACK, SP
889	003470	013745	000006			MOV	206, -(SP)
890	003474	013745	000004			MOV	204, -(SP)
891	003500	005000				CLR	RO
892	003502	012737	003546	000004		MOV	225, 204
893	003510	015037	000006			CLR	205
894	003514	00520				TST	(RO)+
895	003516	022700	157776			CMP	0157776, RO
896	003522	001374				BNE	65
897	003524	162700	007776			SUB	17776, RO
898	003530	010037	001466			MOV	NO MEM IN
899	003534	012637	000004			MOV	(SP)+, 304
900	003540	012637	000006			MOV	(SP)+, 306
901	003544	000413				BR	105
902	003546	022626				CMP	(SP)+, (SP)+
903	003550	162700	000004			SUB	IN, RO
904	003554	162700	007776			SUB	07776, RO
905	003560	022700	030000			CMP	\$30000, RO
906	003564	001361				BNE	75
907	003566	012700	037400			MOV	037400, RO
908	003572	000756				BR	75
909	003574	012737	000340	177776	10S:	MOV	0340, PS
910	003602	032737	000004	001446		BIT	#BIT2, STRTSM
911	003610	001406				BEQ	15
912	003612	104401	007716			TYPE	LOCK
913	003616	012737	000240	004146		MOV	#NOP, TTST
914	003624	000403				BR	35
915	003626	013737	004360	004146	1S:	MOV	BRW, TTST

H04

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 20
DZKCC.P11 21-MAR-77 17:19 PROGRAM INITIALIZATION AND START UP.

PAGE: 0046

916 003634 012737 011460 001206 3\$:	MOV	0CYCLE \$LPAOR	START AT "CYCLE" FIND WHICH DEVICE TO TEST
917 003642 032737 000002 001446 4\$:	BIT	0SW01,STRTSW	IS TEST NO. SELECTED?
918 003650 001002	BNE	5\$	BR IF YES
919 003652 104401 007642	TYPE	MR	TYPE R
920 003656 000177 175324 5\$:	JMP	0SLPADR	START TESTING

I04

921
 922
 923
 924
 925
 926
 927
 928
 929
 930
 931
 932
 933
 934
 935
 936
 937
 938
 939
 940
 941
 942
 943
 944
 945
 946
 947
 948
 949
 950
 951
 952
 953
 954
 955
 956
 957
 958
 959
 960
 961
 962
 963
 964
 965
 966
 967
 968
 969
 970
 971
 972
 973
 974
 975
 976

;END OF PASS
 ;TYPE NAME OF TEST
 ;UPDATE PASS COUNT
 ;CHECK FOR EXIT TO ACT-11
 ;RESTART TEST

.SBTTL END OF PASS ROUTINE

;*****
 ;INCREMENT THE PASS NUMBER (SPASS)
 ;IF THERE'S A MONITOR GO TO IT
 ;IF THERE ISN'T JUMP TO CYCLE

SEOP:

RESET			
INC	SPASS	INCREMENT THE PASS COUNT	
CLR8	SERFLG	CLEAR ERROR FLAG	
TYPE	.NEPASS	TYPE END PASS.	
TYPE	.HESRX	TYPE CSR.	
CNVRT	XCSR	SHOW IT.	
TYPE	.HVECX	TYPE VECTOR.	
CNVRT	XVEC	SHOW IT.	
TYPE	.HESSX	TYPE PASSES =	
CNVRT	XPSS	SHOW IT.	
TYPE	.HEDX	TYPE ERRORS =	
CNVRT	XERR	SHOW IT.	
NOV	KILK, RD	SET POINTER TO PASSCNT.	
NOV	SPASS, (RD)+	SAVE THE PASS COUNT.	
NOV	BENTL, (RD)+	SAVE ERROR COUNT	
NOV	KRNL, VL, SCKRVEC	SET UP THE RECEIVER INTERRUPT VECTOR.	
CLR	SCKR, VL	SET UP RECEIVER LEVEL	
NOV	KRNL, VL, SCKTVEC	SET UP THE TRANSMITTER INTERRUPT VECTOR.	
CLR	SCKT, VL	SET UP TRANSMITTER LEVEL	
DEC	SCKRUM	ALL DEVICE TESTED?	
SME	SCKRGN	BRANCH IF NO.	
NOVB	8377, OV, FLG	SET BLOCK VERIFY FLAG.	
NOV	KRMLD, SCKRUM	SET UP DEVICE COUNT.	
CLR	SCKRPC	CLEAR LAST ERROR PC	
CLR	STIMES	ZERO THE NUMBER OF ITERATIONS	
INC	SPASS	INCREMENT THE PASS NUMBER	
BYC	\$100000, SPASS	DON'T ALLOW A NEG. NUMBER	
DEC	(PC)+	LOOP?	

SEOPCT: WORD

977 RGT

978 NOV

979 SDOAGN

980 (PC)+, 3(PC)+

YES

RESTORE COUNTER

SENDCT: WORD

981 SEOPCT

982 1

983 SGET42: NOV

984 REQ

985 RESET

986 JSR

987 PC, (RD)

988 GET MONITOR ADDRESS

989 BRANCH IF NO MONITOR

990 CLEAR THE WORLD

991 GO TO MONITOR

992 SAVE ROOM

993 FOR

994 ACT11

995 SDOAGN: JMP

996 3(PC)+

997 ;RETURN

003662	000005		
003674	005237	001324	
003670	105037	001203	
003674	104401	007520	
003670	104401	007745	
003674	104417	004104	
003670	104401	007753	
003674	104417	004112	
003670	104401	007761	
003674	104417	004120	
003670	104401	007772	
003674	104417	004126	
003670	013700	001504	
003674	012728	001324	
003670	012728	001212	
003674	012777	002060	176074
003670	012777	176072	
003674	012777	002064	176066
003670	012777	176064	
003674	001476	001476	
003670	112722	000377	001511
003674	012722	001472	001476
003670	005237	001216	
003674	005237	001310	
003670	005237	001324	
003674	005237	100000	001324
003670	005237		
004010	000001		
004010	002013		
004012	012737		
004053	000001		
004056	004046		
004050	013700	000042	
004054	001405		
004056	000005		
004070	004710		
004072	000240		
004074	000240		
004076	000240		
004100	000137		

J04

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 22
DZKCC.P11 21-MAR-77 17:19 END OF PASS ROUTINE

PAGE: 3048

```

977 004102 011460 SRTNAD: WORD CYCLE
978 004104 000001 XCSR: 1
979 004106 006 .BYTE 6,2
980 004110 002066 KMCSR
981 004112 000001 XVEC: 1
982 004114 004 .BYTE 4,2
983 004116 002056 KMRVEC
984 004120 000001 XPASS: 1
985 004122 006 .BYTE 6,2
986 004124 001324 SPASS
987 004126 000001 XERR: 1
988 004130 006 .BYTE 6,2
989 004132 001212 SERTTL

990 ;SCOPE LOOP AND ITERATION HANDLER
991 ;
992 ;
993 ;
994 ;
995 ;
996 ;
997 ;
998 ;
999 ;
1000 ;*****THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
1001 ;AND LOAD THE TEST NUMBER (TSTNM) INTO THE DISPLAY REG. (DISPLAY<7:0>).
1002 ;AND LOAD THE ERROR FLAG (SERFLG) INTO DISPLAY<15:08>
1003 ;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
1004 ;#SM14=1 LOOP ON TEST
1005 ;#SM11=1 INHIBIT ITERATIONS
1006 ;NCALL # SCOPE ;;SCOPE=IOT
1007 004134 005037 001216 SSCOPE: CLR SERRPC : CLEAR LAST ERROR PC
1008 004134 023716 013734 CMP TST1+2,(SP) : IS THIS TEST #1 ?
1009 004140 001413 BEQ SXTSTR : IF SO DON'T LOOP.
1010 004144 000406 TTST: BR 15
1011 004150 105777 175070 TSTB 20TKS
1012 004154 100067 BPL OVER
1013 004156 017766 175064 177776 MOV SXTDB,-2(SP)
1014 004164 032777 040000 175046 1S: BIT SMT14,SMIR : KEYBOARD DONE ?
1015 004172 001060 ONE GOVER : IF NO DON'T WAIT.
1016 004174 000416 ;*****START OF CODE FOR THE XOR TSTER0000 : LOOP ON PRESENT TEST?
1017 ;YES IF SM14=1
1018 ;NO IF SM14=0
1019 004176 012436 000004 SXTSTR: BR 03 : IF RUNNING ON THE "XOR" TESTER CHANGE
1020 004202 012437 004222 000004 MOV SMT14,SMIRVEC : THIS INSTRUCTION TO A "NOP" (NOP=240)
1021 004210 005737 177060 TST 00177060 : MOVE THE CONTENTS OF THE ERROR VECTOR
1022 004214 012637 000004 MOV (SP)+,SMIRVEC : SET FOR TIMEOUT
1023 004220 000436 BR SMLAD : TIME OUT ON XOR?
1024 004222 022626 000004 CMP (SP)+,(SP)+ : RESTORE THE ERROR VECTOR
1025 004224 012637 000004 MOV (SP)+,SMIRVEC : GO TO THE NEXT TEST
1026 004226 000441 BR GOVER : CLEAR THE STACK AFTER A TIME OUT
1027 004222 ;*****END OF CODE FOR THE XOR TSTER0000 : RESTORE THE ERROR VECTOR
1028 004222 105737 001203 2S: TSTB SERFLG : LOOP ON THE PRESENT TEST
1029 004225 001404 BEQ 03 : TESTER0000 : WAS AN ERROR OCCURRED?
1030 004240 105037 001203 4S: CLR SERFLG : IF NO
1031 004244 005037 001310 CLR STIDES : ZERO THE ERROR FLAG
1032 004250 032777 004000 174762 3S: BYT SMT14,SMIR : CLEAR THE NUMBER OF ITERATIONS TO MAKE
1033 ;INHIBIT ITERATIONS?

```

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 23
DZKCC.P11 21-MAR-77 17:19 SCOPE HANDLER ROUTINE

K04

PAGE: 0049

1033 004256 001011 BNE 1\$
1034 004260 005737 001324 TST SPASS
1035 004264 001406 BEQ 1\$
1036 004266 005237 001204 INC SICNT
1037 004272 002737 001310 001204 CMP STIMES, SICNT
1038 004303 002015 BGE SOVER
1039 004302 012737 000001 001204 1\$: MOV \$1, SICNT
1040 004310 013737 004362 001310 MOV SMXCNTR, STIMES
1041 004316 105237 001205 SSVLAD: INCB STSTNM
1042 004322 113737 001205 001322 MOVB STSTNM, STESTN
1043 004330 011637 001205 MOVB (SP), SLPADR
1044 004334 013777 001202 174700 SOVER: MOV STSTNM, JDDISPLAY
1045 004342 013716 001206 MOV SLPADR, (SP)
1046 004346 005037 001444 CLR LOCK
1047 004352 013701 002066 MOV KMCSR, RI
1048 004356 000002 RTI ; RESET LOCK ON DATA.
1049 004360 000406 BRW: WORD 406 ; RI CONTAINS BASE KMIC ADDRESS.
1050 004362 000020 SMXCNTR: 20 ; MAX. NUMBER OF ITERATIONS
1051
1052 ; CHECK FOR FREEZE ON CURRENT DATA
1053
1054 004364 004737 011212 .SCOP1: JSR PC CKSIR
1055 004370 032777 001000 174642 BIT #5009, JSIR ; CHECK FOR SOFT SWR
1056 004376 001405 BEQ 1\$; IS SWR=1(SET)?
1057
1058 004400 005737 001444 TST ; BR IF NOT SET.
1059 004404 001402 BEQ 1\$
1060 004406 013716 001444 MOV LOCK
1061 004412 000002 RTI ; GOTO THE ADDRESS IN LOCK.
1062 ; GO BACK.
1063 ; TELETYPE OUTPUT ROUTINE
1064
1065 .SBTTL TYPE ROUTINE
1066
1067 ; *****
1068 ; ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
1069 ; THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
1070 ;
1071 ; NOTE1: \$FILLC CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
1072 ;
1073 ; NOTE2: \$FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
1074 ;
1075 ;
1076 ; CALL:
1077 ; 1) USING A TRAP INSTRUCTION
1078 ; TYPE ,MESADR ; MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
1079 ; OR
1080 ; TYPE
1081 ; MESADR
1082
1083 004414 105737 001257 STYPE: TSTB STPFLG ; IS THERE A TERMINAL?
1084 004420 100002 BPL 1\$; BR IF YES
1085 004422 000000 HALT ; HALT HERE IF NO TERMINAL.
1086 004424 000430 BR 3\$
1087 004426 010046 MOV RO, -(SP)
1088 004430 017600 000002 MOV 02(SP), RO ; LEAVE
; SAVE RO
; GET ADDRESS OF ASCIZ STRING

1089	0044434	122737	000001	001336	CMPB	#APTEV, SENV	RUNNING IN APT MODE	
1090	0044442	001011			BNE	625	NO GO CHECK FOR APT CONSOLE	
1091	0044444	132737	000100	001337	BITB	#APTSPOOL, SENVM	SPPOOL MESSAGE TO APT	
1092	0044452	001405			BEQ	623	NO GO CHECK FOR CONSOLE	
1093	0044454	010032	004464		MOV	R0, 61S	SETUP MESSAGE ADDRESS FOR APT	
1094	0044460	004737	004704		JSR	PC, SATY3	SPPOOL MESSAGE TO APT	
1095	0044464	000000			WORD	0	MESSAGE ADDRESS	
1096	0044466	132737	000040	001337	61S:	BITB	APTCSUP, SENVM	APT CONSOLE SUPPRESSED
1097	0044474	001003			62S:	BNE	60S	YES SKIP TYPE OUT
1098	0044476	112716			2S:	MOV8	(R0)+, -(SP)	PLAIN CHARACTERS TO BE TYPED ONTO STACK
1099	0045000	001005				BNE	45	IF IT ISN'T THE TERMINATOR
1100	0045002	005726				TST	(SP)+	IF TERMINATOR POP IT OFF THE STACK
1101	0045004	012600				MOV	(SP)+, R0	RESTORE NO
1102	0045006	062716	000002			ADD	#2, (SP)	ROUTINE RETURN PC
1103	0045112	000002				RTI		RETURN
1104	0045114	122716	000011			CMPB	WHT, (SP)	BRANCH IF <HT>
1105	0045200	001430				BEQ	85	;BRANCH IF NOT <CRLF>
1106	0045222	122716	000200			CMPB	SCRLF, (SP)	POP <CR><LF> EQUIV
1107	0045266	001006				BNE	55	TYPE A CR AND LF
1108	0045300	005726				TST	(SP)+	
1109	0045322	104401				TYPE		
1110	0045344	001313				SCRLF		
1111	0045366	105037	004672			CLR8	SCHARCNT	CLEAR CHARACTER COUNT
1112	0045382	000755				BR	25	GET NEXT CHARACTER
1113	0045394	004737	004626			JSR	PC, STYPEC	DO TYPE THIS CHARACTER
1114	0045500	123726	001256			CMPB	SFILLC, (SP)+	IS IT TIME FOR FILLER CHARS.?
1115	0045544	001350				BNE	25	IF NO GO GET NEXT CHAR.
1116	0045566	013746	001254			MOV	NULL, -(SP)	GET 1 OF FILLER CHARS. NEEDED
1117								AND THE NULL CHAR.
1118	0045622	105366	000001			DEC8	1(SP)	DOES A NULL NEED TO BE TYPED?
1119	0045660	002770				BLT	65	OR IF NO—GO POP THE NULL OFF OF STACK
1120	0045700	004737	004626			JSR	PC, STYPEC	DO TYPE A NULL
1121	0045742	105367	004672			DEC8	SCHARCNT	DO NOT COUNT AS A COUNT
1122	0046000	000770				BR	75	LOOP
1123								
1124								
1125								
1126	0046022	112716	000040			MOV8	1, (SP)	REPLACE TAB WITH SPACE
1127	0046060	004737	004626			JSR	PC, STYPEC	TYPE A SPACE
1128	0046112	132737	000007	004672		BITB	17, SCHARCNT	BRANCH IF NOT AT
1129	0046200	001372				BNE	25	TAB STOP
1130	0046222	005726				TST	(SP)+	POP SPACE OFF STACK
1131	0046244	000724				BR	25	GET NEXT CHARACTER
1132	0046266	105777	174416		STYPEC:	TST8	25TPS	WAIT UNTIL PRINTER IS READY
1133	0046322	100375				BLT	STYPEC	
1134	0046344	116677	000002	174410		MOV8	2(SP), 25TPB	LOAD CHAR TO BE TYPED INTO DATA REG.
1135	0046442	122766	000015	000002		CMPB	BCR, 2(SP)	IS CHARACTER A CARRIAGE RETURN?
1136	0046500	001003				BNE	15	BRANCH IF NO
1137	0046522	105037	004672			CLR8	SCHARCNT	YES—CLEAR CHARACTER COUNT
1138	0046556	000406				BR	STYPEX	EXIT
1139	0046600	122766	000012	000002		CMP	LF, 2(SP)	IS CHARACTER A LINE FEED?
1140	0046666	001402				BEQ	STYPEX	BRANCH IF YES
1141	0046700	105227				INC8	(PC)+	COUNT THE CHARACTER
1142	0046722	000000				0		CHARACTER COUNT STORAGE
1143	0046744	000207				PC		
1144								

SCHARCNT: WORD
 STYPEX: RTS

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 25
 DZKCC.P11 21-MAR-77 17:19 APT COMMUNICATIONS ROUTINE

PAGE: 0051

1145 .SBTTL APT COMMUNICATIONS ROUTINE

1146 ;*****

1148 004676 112737 000001 005142 SATY1: MOVB \$1,SFFLG ; TO REPORT FATAL ERROR
 1149 004704 112737 000001 005140 SATY3: MOVB \$1,SMFLG ; TO TYPE A MESSAGE
 1150 004712 000403 BR SATYC
 1151 004714 112737 000001 005142 SATY4: MOVB \$1,SFFLG ; TO ONLY REPORT FATAL ERROR
 1152 004722 010046 MOV R0,-(SP)
 1153 004724 010146 MOV R1,-(SP)
 1154 004726 105737 005140 TSTB SMFLG
 1155 004730 001450 BEQ SS
 1156 004732 122737 000001 001336 CMPB \$APTEENV,SENV
 1157 004734 001031 BNE 35
 1158 004742 132737 000100 001337 BITB \$APTPPOOL,SENV
 1159 004744 001425 BEQ 35
 1160 004752 017600 000004 MOV 24(SP),R0
 1161 004754 062766 000002 000004 ADD 02 4(SP)
 1162 004755 005737 001316 1S: TST MSGTYPE
 1163 004772 001375 BNE 1S
 1164 004774 010037 001332 MOV R0,MSGADR
 1165 005000 105720 2S: TSTB (R0)+
 1166 005002 001375 BNE 2S
 1167 005004 163700 001332 SUB MSGADR,R0
 1168 005010 006200 RSR R0
 1169 005012 010037 001334 MOV R0,MSGLGT
 1170 005016 012737 000004 001316 TELL APT TO TAKE MSG.
 1171 005024 000413 BEQ SS
 1172 005026 017637 000004 005052 3S: MOV 24(SP),4S
 1173 005034 062766 000002 000004 ADD 02 4(SP)
 1174 005042 013746 177776 MOV 177776,-(SP)
 1175 005046 004737 004414 JSR PC,STYPC
 1176 005052 000000 .WORD 0
 1177 005054 105737 005142 4S:
 1178 005055 001416 SS:
 1179 005054 105737 005142 10S: TSTB SFFLG
 1180 005060 001416 BEQ 12S
 1181 005062 005737 001336 TST SEV
 1182 005066 001413 BEQ 12S
 1183 005070 005737 001316 MSGTYPE
 1184 005074 001375 BNE 11S
 1185 005076 017637 000004 001320 MOV 24(SP),SFATAL
 1186 005078 062766 000002 ADD 02 4(SP)
 1187 005112 005037 001316 INC SMFLG
 1188 005116 105037 005142 CLR8 SFFLG
 1189 005122 105037 005141 CLR8 SMFLG
 1190 005126 105037 005140 CLR8 SFFLG
 1191 005132 012601 MOV (SP)+,R1
 1192 005134 012600 MOV (SP)+,R0
 1193 005136 000207 RTS PC
 1194 005140 000 SMFLG: .BYTE 0
 1195 005141 000 SMFLG: .BYTE 0
 1196 005142 000 SFFLG: .BYTE 0
 1197 005144 EVEN
 1198 000200 APTSIZE=200
 1199 000001 APTENV=001
 1200 000100 APTSPPOOL=100

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 26
 DZKCC.P11 21-MAR-77 17:19 APT COMMUNICATIONS ROUTINE

PAGE: 0052

```

1201          000040          APTCSUP=040
1202          ;-----
1203          .SBTTL TTY INPUT ROUTINE
1204          ;*****
1205          ;ENABL LSB
1206          ;DSABL LSB
1207          ;*****
1208          ;THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY
1209          ;*CALL:
1210          ;*      RDCHR           INPUT A SINGLE CHARACTER FROM THE TTY
1211          ;*      RETURN HERE      CHARACTER IS ON THE STACK
1212          ;*                  WITH PARITY BIT STRIPPED OFF
1213          ;
1214          ;*****
1215          005144 011546 000004 000002  SRDCHR: MOV    (SP) -(SP)
1216          005146 016566 000004 000002          MOV    4(SP),2(SP)
1217          005154 105777 174064 000002          LS:    TSTB   STXCS
1218          005150 100975 174060 000004          BE     18
1219          005162 117766 174060 000004          MOVB  28TKS,4(SP)
1220          005170 042766 177600 000004          BIC   01C(177),4(SP)
1221          005176 026627 000004 000023          CMP   4(SP),#23
1222          005204 001013 174032 000002          BE    18
1223          005212 100975 174036 000002          TSTB   STXCS
1224          005214 117746 174036 000002          BE    18
1225          005220 042716 177600 000004          MOVB  28TKS,-(SP)
1226          005224 022627 000021 000004          BIC   01C177,(SP)
1227          005229 001366 000004 000140          CMP   (SP)+,#21
1228          005230 000750 000004 000140          BE    18
1229          005234 026627 000004 000140          3S:    CMP   4(SP),#140
1230          005242 002407 000004 000175          BLT   18
1231          005247 022627 000004 000175          CMP   4(SP),#175
1232          005252 003003 000004 000004          BGT   18
1233          005254 042766 000040 000004          RDY   #40,4(SP)
1234          005262 000002 000004 000004          4S:    RDY
1235          ;*****
1236          ;THIS ROUTINE WILL INPUT A STRING FROM THE TTY
1237          ;*CALL:
1238          ;*      RDLIN           INPUT A STRING FROM THE TTY
1239          ;*      RETURN HERE      ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK
1240          ;*                  TERMINATOR WILL BE A BYTE OF ALL 0'S
1241          ;
1242          ;*****
1243          005264 010346 000000 000000  SRDLIN: MOV    R3,-(SP)
1244          005266 005046 000000 000000          CLR   -(SP)
1245          005270 012703 005520 000000          LS:    MOV    #$TTYIN,R3
1246          005274 022703 005527 000000          2S:    CMP   #$TTYIN+7,R3
1247          005290 101465 000000 000000          BLOS  4S
1248          005302 104402 000000 000000          RDCHR
1249          005304 112613 000177 000000          MOVB  (SP)+(R3)
1250          005306 122713 000177 000000          CMPB  #177,(R3)
1251          005312 001022 000000 000000          BNE   5S

```

1257	005314	005716		TST	(SP)		IS THIS THE FIRST RUBOUT?
1258	005316	001007		BNE	65		BR IF NO
1259	005320	112737	000134 005516	MOV8	8\,95		TYPE A BACK SLASH
1260	005322	104401	005516	TYPE	95		
1261	005323	012716	177777	MOV	1-1,(SP)		SET THE RUBOUT KEY
1262	005326	005303		DEC	R3		BACKUP BY ONE
1263	005340	020327	005520	CMP	R3, \$TTYIN		STACK EMPTY?
1264	005344	103434		BLO	45		BR IF YES
1265	005346	111337	005516	MOV8	(R3),95		SETUP TO TYPEOUT THE DELETED CHAR.
1266	005352	104401	005516	TYPE	95		GO TYPE
1267	005356	000746		BR	25		GO READ ANOTHER CHAR.
1268	005360	005716		TST	(SP)		RUBOUT KEY SET?
1269	005362	001406		BEQ	75		BR IF NO
1270	005364	112737	000134 005516	MOV8	8\,95		TYPE A BACK SLASH
1271	005372	104401	005516	TYPE	95		
1272	005376	005016		CLR	(SP)		CLEAR THE RUBOUT KEY
1273	005400	122713	000025	CMPB	825,(R3)		IS CHARACTER A CTRL U?
1274	005404	001003		BNE	85		BR IF NO
1275	005406	104401	005527	TYPE	SCNTLU		TYPE A CONTROL "U"
1276	005412	000726		BR	15		GO START OVER
1277	005414	122713	000022	CMPB	822,(R3)		IS CHARACTER A "1R"?
1278	005420	001011		BNE	35		BRANCH IF NO
1279	005422	105013		CLRB	(R3)		CLEAR THE CHARACTER
1280	104401	001313		TYPE	SCRLF		TYPE A "CR" & "LF"
1281	104401	005520		TYPE	\$TTYIN		TYPE THE INPUT STRING
1282	131	000717		BR	25		GO PICKUP ANOTHER CHARACTER
1283	136	104401	001312	TYPE	SQUES		TYPE A "?"
1284	142	000712		BR	15		CLEAR THE BUFFER AND LOOP
1285	144	111337	005516	35:	MOV8	(R3),95	ECHO THE CHARACTER
1286	145	104401	005516	TYPE	95		
1287	1454	122723	000015	CMPB	815,(R3)+		CHECK FOR RETURN
1288	1285	001305		BNE	25		LOOP IF NOT RETURN
1289	005462	177777		CLRB	-1(R3)		CLEAR RETURN (THE 15)
1290	005466	104401	001211	TYPE	SLF		TYPE A LINE FEED
1291	005472	005726		TST	(SP)+		CLEAR RUBOUT KEY FROM THE STACK
1292	005474	012603		MOV	(SP)+,R3		RESTORE R3
1293	005476	011646		MOV	(SP)-(SP)		ADJUST THE STACK AND PUT ADDRESS OF THE
1294	005500	016666	004X	MOV	4(SP),2(SP)		FIRST ASCII CHARACTER ON IT
1295	005506	012766	0P*	MOV	\$TTYIN,4(SP)		
1296	005514	000002		RTI			RETURN
1297	005516	000		:BYTE	0		STORAGE FOR ASCII CHAR. TO TYPE
1298	005517	000		:BYTE	0		TERMINATOR
1299	005520	000007		STTYIN:	:BLKB	7	RESERVE 7 BYTES FOR TTY INPUT
1300	005527	136	006525	SCNTLU:	:ASCIZ	/!U/(15)(12)	CONTROL "U"
1301	005534	043536	005015	SCNTLG:	:ASCIZ	/!G/(15)(12)	CONTROL "G"
1302	005541	015	051412	SMSWR:	:ASCIZ	(15)(12)/SWR = /	
1303	005546	036440	000040	SMNEW:	:ASCIZ	/ NEW = /	
1304	005552	020040	042516	020127			
1305	005560	020075	000				
1306	005564						
1307				EVEN	:SBTTL	READ AN OCTAL NUMBER FROM THE TTY	
1308							
1309							
1310							
1311							
1312							

 THIS ROUTINE WILL READ AN OCTAL (ASCII) NUMBER FROM THE TTY AND
 CHANGE IT TO BINARY.
 THE INPUT CHARACTERS WILL BE CHECKED TO INSURE THEY ARE LEGAL

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 28
DZKCC.P11 21-MAR-77 17:19 READ AN OCTAL NUMBER FROM THE TTY

PAGE: 0054

1313
1314
1315
1316
1317
1318
1319
1320
1321 005554 011646 000004 000002 SRDOCT: MOV (SP)-,(SP)
1322 005556 016666 MOV 4(SP),2(SP)
1323 005574 010046 MOV R0,-(SP)
1324 005576 010146 MOV R1,-(SP)
1325 005580 010246 MOV R2,-(SP)
1326 005582 104403 RDLIN
1327 005584 012600 MOV (SP)+,R0
1328 005586 010037 005712 MOV R0,55
1329 005588 005001 CLR R1
1330 00558A 005002 CLR R2
1331 00558C 112046 MOVB (R0)+,-(SP)
1332 00558E 001420 BEQ 35
1333 005590 122716 CMPB 8'D,(SP)
1334 005592 003026 BGT 45
1335 005594 122716 CMPPB 8'7,(SP)
1336 005596 00610F 45
1337 005598 00610F R1
1338 00559A 00610F R2
1339 00559C 00610F R1
1340 00559E 00610F R2
1341 0055A0 00610F R1
1342 0055A2 00610F R2
1343 0055A4 042716 BIC #1C7,(SP)
1344 0055A6 062501 ADD (SP)+,R1
1345 0055A8 000756 BR 25
1346 0055A9 005726 TST (SP)+
1347 0055AA 010166 MOV R1,12(SP)
1348 0055AC 010237 005722 MOV R2,SHIOCT
1349 0055AD 012602 MOV (SP)+,R2
1350 0055AE 012601 MOV (SP)+,R1
1351 0055AF 012600 MOV (SP)+,R0
1352 0055B0 000002 RTI
1353 0055B2 005726 TST (SP)+
1354 0055B4 105010 CLR8 (R0)
1355 0055B6 104401 TYPE
1356 0055B8 000000 WORD 0
1357 0055B9 104401 001312 TYPE SQUES
1358 0055BA 000730 BR 15
1359 0055BC 000000 SHIOCT: WORD 0
1360
1361
1362
1363
1364 005724 010546 \$INPUT: MOV RS,-(SP)
1365 005726 012605 MOV 2(SP),RS
1366 005728 012637 005770 MOV (RS)+,WHAT
1367 005730 012637 006050 MOV (RS)+,LOLIM
1368 005732 012637 006052 MOV (RS)+,HILIM

OCTAL DIGITS. IF AN ILLEGAL CHARACTER IS READ A "?" WILL BE TYPED
FOLLOWED BY A CARRIAGE RETURN-LINE FEED, THE COMPLETE NUMBER MUST
THEN BE RETYPED. THE INPUT IS TERMINATED BY TYPING A CARRIAGE RETURN.
CALL:
*: RDOCT
*: RETURN HERE
*: READ AN OCTAL NUMBER
LOW ORDER BITS ARE ON TOP OF THE STACK
HIGH ORDER BITS ARE IN SHIOCT

PROVIDE SPACE FOR THE
INPUT NUMBER
PUSH R0 ON STACK
PUSH R1 ON STACK
PUSH R2 ON STACK
READ AN ASCIZ LINE
GET ADDRESS OF 1ST CHARACTER
AND SAVE IT
CLEAR DATA WORD

PICKUP THIS CHARACTER
IF ZERO GET OUT
MAKE SURE THIS CHARACTER
IS AN OCTAL DIGIT

;;#2

;;#4

;;#8

STRIP THE ASCII JUNK
ADD IN THIS DIGIT
LOOP

CLEAR TERMINATOR FROM STACK
SAVE THE RESULT

POP STACK INTO R2
POP STACK INTO R1
POP STACK INTO R0
RETURN

CLEAR PARTIAL FROM STACK
SET A TERMINATOR
TYPE UP THRU THE BAD CHAR.

"?" "CR" & "LF"
TRY AGAIN
HIGH ORDER BITS GO HERE

INPUT OCTAL NUMBER ROUTINE

1364 005724 010546 \$INPUT: MOV RS,-(SP)
1365 005726 012605 MOV 2(SP),RS
1366 005728 012637 005770 MOV (RS)+,WHAT
1367 005730 012637 006050 MOV (RS)+,LOLIM
1368 005732 012637 006052 MOV (RS)+,HILIM

SAVE REGISTER RS.
GET FIRST PARAMETER ADDRESS.
GET MESSAGE ADDRESS.
GET LOW LIMIT FOR THE R.
GET HIGH LIMIT FOR THE R.

MACYII 27(1006) 12-MAY-77 18:34 PAGE 29
READ AN OCTAL NUMBER FROM THE TTY
22K30.P11 21-MAY-77 17:19

PAGE: 0055

1369	005746	012637	006054		MOV	(RS)+, WHERE	GET ADDRESS OF INBUFFER.
1370	005743	112637	006055		MOV	(RS)+, LOBITS	GET LOMASK BITS.
1371	005746	112637	006057		MOV	(RS)+, RORCNT	GET # OF 8'S TO BE GENERATED.
1372	005743	010401	000002		MOV	RS, 2(SP)	SAVE THE RETURN ADDRESS.
1373	005740	000000		INLP1:	TYPE	0	TYPE THE MESSAGE.
1374	005770	104404		WHAT:	:WORD	0	
1375	005772	021637	006052		RDOCT	CMP (SP), HILIM	READ OCTAL 8 FROM KEYBOARD.
1376	005774	021637	006052		BGT	29	IS IT IN HIGH LIMIT?
1377	006000	103003			CMP	(SP), LOLIM	BRANCH IF NO.
1378	006002	021637	006050		BRGE	35	IS IT MORE THAN LOW LIMIT.
1379	006005	022005			TYPE	'SOL8	BRANCH IF YES.
1380	006010	104401	001312		TYPE	'SCRLF	
1381	006014	104401	001313		BR	INLP1	
1382	006019	000743			MOV	WHERE RS	GET BUFFER ADDRESS.
1383	006020	013705	006054		MOV	(SP), (RS)+	SAVE THE 8 IN RIGHT PLACE.
1384	006025	011625			RDO	R2 (SP)	NEXT SEQUENTIAL NUMBER.
1385	006030	062716	000002		DEC8	RORCNT	COUNT BY 1.
1386	006031	105332	006057		BNE	45	BRANCH IF NOT DONE.
1387	006040	001372			TST	(SP)+	POP THE STACK POINTER.
1388	006042	005739			MOV	(SP)+, RS	POP THE REG.5
1389	006044	012505			RTI		
1390	006046	000002		LOLIM:	:WORD	0	
1391	006050	000000		HILIM:	:WORD	0	
1392	006052	000000		WHERE:	:WORD	0	
1393	006054	000000		LOBITS:	:BYTE	0	
1394	006056	000		RORCNT:	:BYTE	0	
1395	006057	000					
1396							
1397							: ADVANCE TO NEXT TEST HANDLER
1398							
1399							
1400	006060	013716	001442	.ADVANCE:	MOV	NEXT, (SP)	: CRUNCH STACK WITH ADDRESS OF SCOPE CALL
1401	006064	005037	001444		CLR		: RESET TIGHT LOOP ADDRESS
1402	006070	000002			RTI		: CHECK TO SEE IF OLD TEST GETS REPEATED
1403							
1404							: SAVE PC OF TEST THAT FAILED AND RD-RS
1405							
1406							
1407	006072	016637	000004	001460	.SAV05:	MOV 4(SP), SAVPC	; SAVE R7 (PC)
1408							
1409							: SAVE RD-RS
1410							
1411	006100	010537	001274		SV05:	MOV RS, SREG5	; SAVE RS
1412	006104	010437	001272		MOV	R4, SREG4	; SAVE R4
1413	006110	010337	001270		MOV	R3, SREG3	; SAVE R3
1414	006114	010237	001266		MOV	R2, SREG2	; SAVE R2
1415	006120	010137	001264		MOV	R1, SREG1	; SAVE R1
1416	006124	010037	001262		MOV	RO, SREG0	; SAVE RO
1417	006130	000002			RTI		; LEAVE.
1418							
1419							: RESTORE RD-RS
1420							
1421	006132	013700	001262		.RES05:	MOV SREG0, RO	; RESTORE RO
1422	006136	013701	001264		MOV	SREG1, R1	; RESTORE R1
1423	006142	013702	001266		MOV	SREG2, R2	; RESTORE R2
1424	006146	013703	001270		MOV	SREG3, R3	; RESTORE R3

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 30
 DZKCC.P11 21-MAR-77 17:19 READ AN OCTAL NUMBER FROM THE TTY

PAGE: 0056

```

1425 006152 013704 001272      MOV    $REG4,R4      ; RESTORE R4
1426 006156 013705 001274      MOV    $REG5,RS      ; RESTORE RS
1427 006162 000002      RTI      LEAVE

1428
1429
1430
1431
1432 006164 104401 001313      ; CONVR: TYPE      SCRLF
1433 006170 010046      .CNVRT: MOV    R0,-(SP)
1434 006172 010146      MOV    R1,-(SP)
1435 006174 010346      MOV    R3,-(SP)
1436 006176 010446      MOV    R4,-(SP)
1437 006200 010546      MOV    R5,-(SP)
1438 006202 017601 000012      MOV    @12(SP),R1
1439 006206 012706 000002 000012      ADD    @2 12(SP)
1440 006214 012132 006406      MOV    (R1)+,WINDCNT
1441 006220 112132 006410      MOVB   (R1)+,CHRCNT
1442 006224 112137 006411      MOVB   (R1)+,SPRCNT
1443 006230 013137 006412      MOV    @1(R1)+,BINWRD
1444 006234 122737 000003 006410      CMPB   @3,CHRCNT
1445 006242 001003      BNE    28
1446 006244 042737 177400 006412      BIC    $177400,BINWRD
1447 006248 013704 006412      MOV    BINWRD,R4
1448 006252 113205 006410      MOVB   CHRCNT,RS
1449 006256 012700 011106      MOVB   @TEMP,R0
1450 006260 010403      3S:    MOV    R4,R3
1451 006270 042703 177770      BIC    $177770,R3
1452 006274 012703 000060      ADD    R060,R3
1453 006300 116320      MOVB   R3,(R0)+
1454 006302 000241      CLC
1455 006306 000241      ROR    R4
1456 006310 006004      CLC
1457 006312 000241      ROR    R4
1458 006314 006004      CLC
1459 006316 005305      NOR    R4
1460 006320 001372      DEC    R5
1461 006322 012703 011150      BNE    38
1462 006326 119023      MOVB   @MDATA,R3
1463 006330 105337 006410      -(RD),(R3)+
1464 006334 001374      DECB   CHRCNT
1465 006336 105737 006411      BNE    48
1466 006340 001405      TSTB   SPRCNT
1467 006344 112723 000040      5S:    MOVB   @RD,(R3)+
1468 006350 105337 006411      DECB   SPRCNT
1469 006354 001373      BNE    58
1470 006356 105013      CLRB   (R3)
1471 006360 104401 011150      TYPE   @MDATA
1472 006364 005337 006406      DEC    @WDCNT
1473 006370 001313      BNE    18
1474 006372 012605      MOV    (SP)+,RS
1475 006374 012604      MOV    (SP)+,R4
1476 006376 012603      MOV    (SP)+,R3
1477 006400 012601      MOV    (SP)+,R1
1478 006402 012600      MOV    (SP)+,R0
1479 006404 000002      RTI

```

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 31
 DZKCC.P11 21-MAR-77 17:19 READ AN OCTAL NUMBER FROM THE TTY

PAGE 0057

```

1481 006406 000000      WRCNT: 0
1482 006410 000000      CHRCNT: 0
1483           006411      SPACNT=CHRCNT+1
1484 006412 000000      BINWRO: 0
1485
1486
1487 ;TRAP DISPATCH SERVICE
1488 ;ARGUMENT OF TRAP IS EXTRACTED
1489 ;AND USED AS OFFSET TO OBTAIN POINTER
1490 ;TO SELECTED SUBROUTINE
1491
1492 .SBttl TRAP DECODER
1493
1494 ;#####
1495 ;#THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION
1496 ;#AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
1497 ;#OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
1498 ;#GO TO THAT ROUTINE.
1499
1500 006414 010046      STRAP: MOV    R0 -(SP)      ;SAVE R0
1501 006416 016500      MOV    2(SP),R0      ;GET TRAP ADDRESS
1502 006422 005740      TST    -(RD)        ;BACKUP BY 2
1503 006424 111000      MOVB   (RD),RD      ;GET RIGHT BYTE OF TRAP
1504 006426 006300      RSL    RD          ;POSITION FOR INDEXING
1505 006430 016000      MOV    STRPO(RD),RD  ;INDEX TO TABLE
1506 006434 000200      RTS    RD          ;GO TO ROUTINE
1507
1508
1509 ;;THIS IS USE TO HANDLE THE "GETPRI" MACRO
1510
1511 006436 011646      STRAP2: MOV   (SP),-(SP)    ;MOVE THE PC DOWN
1512 006440 016556      MOV   4(SP),2(SP)  ;MOVE THE PSM DOWN
1513 006446 000002      RTI    RESTORE THE PSM
1514
1515 .SBttl TRAP TABLE
1516
1517 ;#THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
1518 ;#BY THE "TRAP" INSTRUCTION.
1519
1520 ;ROUTINE
1521
1522 006450 006436      STRPO: 0000      STRPO: 0000      TRAP+1(104401) TTY TYPEOUT ROUTINE
1523 006452 004414
1524
1525 006454 005144      :CALL=0000      :CALL=0000      TRAP+2(104402) TTY TYPEIN CHARACTER ROUTINE
1526 006456 005264      :CALL=0000      :CALL=0000      TRAP+3(104403) TTY TYPEIN STRINGS ROUTINE
1527
1528 006459 005261      :SCPI  :CALL=0000      TRAP+4(104404) CALL TO SCPI. NUMBER FROM TTY
1529
1530 006462 005122      :REGS  :CALL=0000      TRAP+5(104405) CALL TO LOOP ON CURRENT DATA HANDLER
1531
1532 006470 007262      :MSTCLR :CALL=0000      TRAP+6(104406) CALL TO REGISTER SAVE ROUTINE
1533
1534 006472 007223      :DELAY  :CALL=0000      TRAP+7(104407) CALL TO DELAY
1535
1536 006474 007400      :NOMCLK :CALL=0000      TRAP+8(104408) CALL TO CLOCK ROM ONCE
1537
1538 006476 007446      :DATACLK :CALL=0000      TRAP+9(104409) CALL TO CLOCK DATA
1539
1540 006500 007512      :TIMER  ;CALL=TIMER  TRAP+10(104410) CALL TO DELAY A CLOCK TICK

```

1537	006503	005724			SINPUT	CALL=INPUT	TRAP+16{104415} CALL TO OCTAL 8 INPUT ROUTINE
1538	006504	006164			.CONVRT	CALL=CONVRT
1539	006506	006170			.CNVRT	CALL=CNVRT	TRAP+17{104417} CALL TO
1540	006510	006060			.ADVANCE	;CALL=ADVANCE	TRAP+20{104420} CALL TO ADVANCE TO NEXT TEST
1541							
1542							
1543							
1544							
1545							
1546							
1547	006512	004737	011212	172514	SERROR:	JSR PC CKSMR	CHECK FOR SOFT SMR
1548	006516	032777	010000			BIT #SH12,DSWR	BELL ON ERROR?
1549	006524	001406				BEQ BX	BR IF NO BELL
1550	006526	105777	172516			TSTB 25TPS	TTY READY
1551	006532	100003				BPL BX	DON'T WAIT IF TTY NOT READY.
1552	006534	112777	000207	172510	XBX:	MOVB #207,25TPB	PUSH A BELL AT THE TTY.
1553	006542	032777	020000	172470		BIT #SH13,DSWR	DELETE ERROR PRINT OUT?
1554	006550	001107				BNE HALTS	BR IF NO PRINT OUT WANTED.
1555	006553	021637	001216			CMP (SP), SERRPC	WAS THIS ERROR FOUND LAST TIME?
1556	006556	001404				BEQ IS	BR IF YES
1557	006560	011637	001216			MOV (SP), SERRPC	RECORD BEING HERE
1558	006564	105707	001203			CLRB SERFLG	PREPARE HEADER
1559	006570	104406			IS:	SAVOS	SAVE ALL PROC REGISTERS
1560	006572	011605				MOV (SP), RS	GET THE PC OF ERROR
1561	006574	162705	000002			SUB #2,RS	GET ADDRESS OF TRAP CALL
1562	006580	011504				MOV (RS), RH	GET ERROR INSTRUCTION
1563	006582	110437	001214			MOVB RH,SITEMB	COPY ERROR # FOR APT HANDLING
1564	006586	006504				RSL RH	MUL BY TWO
1565	006590	011604				RDL (RS),RH	DOUBLE IT
1566	006592	006504				RSL RH	MULT AGAIN
1567	006594	042704	177001			BIC #177001,RH	CLEAR JUNK
1568	006596	012432	001512			MOV (RH)+,ENVMSG	GET COUNTER
1569	006597	012432	006740			MOV (RH)+,DATAND	GET ERROR MESSAGE
1570	006620	012437	006752			MOV (RH),DATARP	GET DATA HEADER
1571	006624	011437	006764			TSTB SERFLG	GET DATA TABLE
1572	006628	105737	001203			BEQ TYPMSG	TYPE HEADER
1573	006644	001403				TST DATARP	BR IF YES
1574	006646	005732	006764			BNE TYPDAT	DOES DATA TABLE EXIST?
1575	006652	001040				BEQ TYPE	BR IF YES.
1576	006654	104401	001313		TYPMSG:	SCRLF	
1577	006659	104401	001313			TYPE	
1578	006664	005737	001444			SCRLF	
1579	006670	001402				TST	
1580	006672	104401	010015			LOCK	
1581	006676	104401	010003			BEQ IS	
1582	006702	104417	007120			TYPE	
1583	006706	104401	010072			HTSTM	SHOW IT
1584	006712	104417	007112			XTSTM	TYPE PC.
1585	006716	104401	001313			ERRRPC	SHOW IT
1586	006722	112737	177777	001203		ERTABD	GIVE A CR/LF
1587	006730	005737	006740			SCRLF	NO MORE HEADER UNLESS NO DATA TABLE.
1588	006734	001402				MOVB 8-1,SERFLG	IS THERE AN ERROR MESSAGE?
1589	006736	104401				TST ERRMSG	BR IF NO.
1590	006740	000000				REQ WRKO.FM	TYPE
1591	006742	005737	006752		ERRMSG: 0	ERROR MESSAGE	
1592	006742	005737	006752		TST	DATAND	DATA HEADER?

				REQ	TYPDAT	BR IF NO TYPE
1593	006746	001402				DATAHD: 0
1594	006750	104401				TST
1595	006752	000000				BEQ
1596	006754	005737	006764			RESREG
1597	006756	001402				CONVRT
1598	006762	104416				
1599	006764	000000				
1600	006766	104407				
1601	006770	122737	000001	001336		
1602	006776	001007				HALTS: CRPB
1603	007000	113737	001214	007012		BNE 35
1604	007006	004737	004714			MOVS SITEMB,65
1605	007012	000000				JSR PC,SATYY
1606	007014	000777			65:	.WORD
1607	007016	022737	004070	000042	35:	BR 95
1608	007024	001403				CMP ISENDAO,3142
1609	007026	005777	172206			
1610	007032	100005			15:	TST ASMR
1611	007034	010046				BPL EXITER
1612	007036	016600	000002			MOV 2(SP),R0
1613	007042	000000				HALT
1614	007044	012600				POP/R0
1615	007046	022737	001212			INC SBTTL
1616	007052	022777	000400	172160		BIT #\$400,ASMR
1617	007058	001007				BNE 15
1618	007062	022777	002000	172150		BIT #\$H10,ASMR
1619	007064	001407				REQ 25
1620	007072	012737	001442	001206		MOV NEXT_SLPDR
1621	007100	012705	001200		15:	MOV #STACK SP
1622	007104	000177	172076			JMP SLPDR
1623	007110	000002			25:	RTI
1624	007112	000001				ERTABO: 1
1625	007114	006	002			BYTE 6,2
1626	007116	001460				SAVPC
1627	007120	000001				1
1628	007122	003	002			BYTE 3,2
1629	007124	001202				STSTM
1630						; ENTER HERE ON POWER FAILURE
1631						;
1632						;
1633						.SBTTL POWER DOWN AND UP ROUTINES
1634						;
1635						*****
1636						POWER DOWN ROUTINE
1637	007126	012737	007316	000024		SPDRDN: MOV #\$ILLUP,\$PWRVEC
1638	007134	012737	000340	000026		MOV #\$40,\$PWRVEC+2
1639	007142	010046				MOV R0,-(SP)
1640	007144	010146				MOV R1,-(SP)
1641	007146	010246				MOV R2,-(SP)
1642	007150	010346				MOV R3,-(SP)
1643	007152	010446				MOV R4,-(SP)
1644	007154	010546				MOV R5,-(SP)
1645	007156	017746				MOV #\$AM,-(SP)
1646	007162	010637	007322			MOV SP,\$SAVR6
1647	007166	012737	007200	000024		MOV #\$PWRUP,\$PWRVEC
1648	007174	000000				HALT ;SET UP VECTOR

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 34
 DZKCC.P11 21-MAR-77 17:19 POWER DOWN AND UP ROUTINES

PAGE: 006C

1649	007176	000776		BR	.-2	;;HANG UP
1650						;
1651						POWER UP ROUTINE
1652	007200	012737	007316	000024	SPWRUP:	MOV SILLUP,3SPWRVEC ;SET FOR FAST DOWN
1653	007206	013705	007322		MOV SAVRS,SP ;GET SP	
1654	007212	005037	007322		CLR SAVRS ;WAIT LOOP FOR THE TTY	
1655	007216	005237	007322		IS: INC SAVRS ;WAIT FOR THE INC	
1656	007222	001375			BNE 1S OF WORD	
1657	007224	104401	007562		TYPE .MPFAIL	
1658	007230	104417	007324		CNVRT PFTAB	
1659	007234	105037	001203		CLR8 SERFLG	
1660	007240	005037	001216		CLR SERRPC	
1661	007244	013701	002066		MOV KACSR,RI ;RESTORE DEVICE ADDRESS	
1662	007250	005011			CLR (R1) ;CLEAR THE CSR.	
1663	007252	104410		MSTCLR		
1664	007254	012677	171760		MOV (SP)+,PSMR ;POP STACK INTO PSMR	
1665	007260	012605			MOV (SP)+,RS ;POP STACK INTO RS	
1666	007262	012604			MOV (SP)+,R4 ;POP STACK INTO R4	
1667	007264	012603			MOV (SP)+,R3 ;POP STACK INTO R3	
1668	007266	012602			MOV (SP)+,R2 ;POP STACK INTO R2	
1669	007270	012601			MOV (SP)+,R1 ;POP STACK INTO R1	
1670	007272	012600			MOV (SP)+,RD ;POP STACK INTO RD	
1671	007274	012737	007126	000024	MOV 171760,3SPWRVEC ;SET UP THE POWER DOWN VECTOR	
1672	007302	012737	000340	000026	MOV 340,3SPWRVEC+2 ;PTO:?	
1673	007310	104401		SPWRMG: .WORD	REPORT THE POWER FAILURE	
1674	007312	007562			POWER FAIL MESSAGE POINTER	
1675	007314	000002		TYPE RTI		
1676	007316	000000		SILLUP: HALT		
1677	007320	000776		BR .-2		
1678	007322	000000		SSAVR6: 0	THE POWER UP SEQUENCE WAS STARTED BEFORE THE POWER DOWN WAS COMPLETE PUT THE SP HERE	
1679	007324	000001	002	PFTAB: 1		
1680	007326	003		.BYTE 3,2		
1681	007330	001202		\$1STM		
1682	007332	012777	000020	172534	.DELAY: MOV ROMCLK 020,JKMPO4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
1683	007340	104412			121111 ;POKE CLOCK DELAY BIT	
1684	007342	121111			1S: ROMCLK 121224 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
1685	007344	104412			BIT4,JKMPO4 ;PORT4=IBUS#11	
1686	007346	121224			IS ;IS CLOCK BIT SET?	
1687	007350	032777	000020	172516	BEQ RTI ;BR IF NO	
1688	007356	001772				
1689	007360	000002				
1690	007362	152777	000100	172500	.MSTCLR: BISB #BIT6,JKMCRRH ;SET MASTER CLEAR	
1691	007370	142777	000300	172472	BICB #BIT6!BIT7,JKMCRRH ;CLEAR MASTER CLEAR AND RUN	
1692	007376	000002			RTI ;RETURN	
1693	007400	152777	000002	172462	.ROMCLK: BISB #BIT1,JKMCRRH ;SET ROM1	
1694	007406	013677	172464		MOV (SP)+,JKMPO6 ;LOAD INSTRUCTION IN SEL6	
1695	007412	062746	000002		ADD #2,-(SP) ;ADJUST STACK	

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 35
DZKCC.P11 21-MAR-77 17:19 POWER DOWN AND UP ROUTINES

PAGE: 006!

1705	007446	032777	000100	171614		B7	BSW06, JSWR	HALT IF SW06 =1
1706	007446	001401				BEQ	15	BR IF SW06 =0
1707	007446	000000				HALT		HALT BEFORE CLOCKING INSTRUCTION
1708	007446	152777	000003	172432	1S:	BISB	#BIT1#BIT0, JKMCRAH ;CLEAR ROM0, ROMI, STEP	#BIT1#BIT0, JKMCRAH ;CLEAR ROM0, ROMI, STEP
1709	007446	142777	000007	172424		BICB	#BIT2#BIT1#BIT0, JKMCRAH ;CLEAR ROM0, ROMI, STEP	
1710	007446	000002				RTI		
1711								
1712	007446					.DATACLK:		
1713	007446	013637	011106			MOV	a(SP)+ TEMP	PUT TICK COUNT IN TEMP
1714	007446	062746	000002			ADD	#2 -(SP)	ADJUST STACK
1715	007446	152777	000020	172404	1S:	BISB	#BIT4, JKMCRAH	#SET STEP LU
1716	007446	027777	172376	172374		CMP	JKMCRA, JKMCRR	RESET TIME
1717	007446	142777	000020	172370		BICB	#BIT4, JKMCRAH	CLEAR STEP LU
1718	007504	005337	011106			DEC	TEMP	DEC TICK COUNT
1719	007504	001364				BNE	15	BR IF NOT DONE
1720	007506	000002				RTI		RETURN
1721	007510	000001			3S:	.BLKH 1		
1722								
1723	007512					.TIMER:		
1724	007512	013637	011106			MOV	a(SP)+ TEMP	MOVE COUNT TO TEMP
1725	007516	062746	000002			ADD	#2, -(SP)	ADJUST STACK
1726	007522				1S:	ROMCLK		
1727	007522	104412				021364		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1728	007524	021364				BIT	#2, JKMP04	PORT#-1 BUS REG#1
1729	007526	032777	000002	172340		B50	15	IS PGM CLOCK BIT CLEAR?
1730	007534	001772			2S:			BR IF YES
1731	007536					ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1732	007536	104412				021364		PORT#-1 BUS REG#1
1733	007540	021364				BIT	#2, JKMP04	IS PGM CLOCK BIT SET?
1734	007542	032777	000002	172324		BNE	25	BR IF YES
1735	007550	001372				DEC	TEMP	DEC COUNT
1736	007552	005337	011106			BNE	15	BR IF NOT DONE
1737	007556	001361				RTI		RETURN
1738	007560	000002						
1739								
1740	007562	050200	051127	043040	PPFAIL:	RSC12	(200)/PWR FAILED, RESTART AT TEST /	
(2)	007562	042600	042116	050040	REPRSS:	RSC12	(200)/END PASS DZKCC /	
(2)	007562	051200	000		FL:	RSC12	(200)/	
(2)	007565	200	047516	042040	HEMS:	RSC12	(200)/NO DEVICES PRESENT./	
(2)	007572	041600	051516	040125	HEMG:	RSC12	(200)/INSUFFICIENT DATA!/	
(2)	007716	046200	041517	040113	BLACK:	RSC12	(200)/LOCK ON SELECTED TEST/	
(2)	007726	120	051122	040122	MECH:	RSC12	(200)/	
(2)	007732	120	051126	040123	MEC0X:	RSC12	(200)/	
(2)	007761	120	051501	040253	PPRESSX:	RSC12	(200)/	
(2)	007772	051105	047522	041522	PPREX:	RSC12	(200)/PASSES: /	
(2)	010015	120	051505	020124	KISTIN:	RSC12	(200)/ERRORS: /	
(2)	010017	200	042623	020124	MTESTK:	RSC12	(200)/TEST NO: /	
(2)	010072	041520	020072	000	MTERM:	RSC12	(200)/SET SWITCH REG TO KMCII'S DESIRED ACTIVE./	
(2)	010077	200	020040	020040	MERRPC:	RSC12	(200)/	
(2)	010126	020200	020040	020040	XHEAD:	RSC12	(200)/MAP OF KMCII STATUS/	
(2)	010175	200	020040			RSC12	(200)/-----	
(2)	010247	200	026455			RSC12	(200)/-----	
(2)	010223	200	047510		NUM:	RSC12	(200)/HOW MANY KMCII'S TO BE TESTED?/	
(2)	010363	200	051503			RSC12	(200)/CSR ADDRESS?/	
(2)	010401	200	042526			RSC12	(200)/VECTOR ADDRESS?/	

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 36
 DZKCC.P11 21-MAY-77 17:19 POWER DOWN AND UP ROUTINES

PAGE: 0062

```

(2) 010422 041200 020122 051120 PRIO: .RSCIZ <200>/BR PRIORITY LEVEL? (4,5,6,7)?/
(2) 010461 200 044127 041511 MODU: .RSCIZ <200>/WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M8202 TYP
(2) 010573 200 052223 052111 LINE: .RSCIZ <200>/SWITCH PG#1 (00CHP LINE #)?/
(2) 010631 200 052223 052111 BM: .RSCIZ <200>/SWITCH PG#2 (.M873 BOOT ADD)?/
(2) 010671 200 051511 052040 CONN: .RSCIZ <200>/IS THE LOOP BULK CONNECTOR ON?/
(2) 010731 200 047516 042040 NORCT: .RSCIZ <200>/NO DEVICES ARE SELECTED/
(2) 010762 100200 046513 030503 COMERR: .RSCIZ <200><(200)>/KMCII AT NONSTANDARD ADDRESS PC: /
(2) 011027 200 054105 042520 CNERR: .RSCIZ <200>/EXPECTED FOUND/
(2) 011050 024040 046513 024503 KMCH: .RSCIZ / (KMC) /
(2) .EVEN
(2) 011060 000005 XSTATQ: 5
1741 011062 006 003 .BYTE 6,3
1742 011064 001276 STMP0
1743 011066 006 003 .BYTE 6,3
1744 011070 001300 STMP1
1745 011072 006 003 .BYTE 6,3
1746 011074 001302 STMP2
1747 011076 006 003 .BYTE 6,3
1748 011100 001304 STMP3
1749 011102 006 002 .BYTE 6,2
1750 011104 001306 STMP4
1751 .EVEN
1752
1753 ;BUFFERS FOR INPUT-OUTPUT
1754
1755 011106 000000 TEMP: 0
1756 011150 .=,+40
1757 011150 000000 MDATA: 0
1758 011212 .=,+40
1759
1760
1761 ;ROUTINE USED TO CHANGE SOFTWARE SWITCH
1762 ;REGISTER USING THE CONSOLE TERMINAL
1763
1764
1765 011212 022737 000176 001240 CKSMR: CMP RSMREG, SMR : IS THE SOFT SMR BEING USED?
1766 011220 001075 BNE CKSMR5 BR IF NO
1767 011222 132737 000001 001336 BITB $1, SENV IS IT RUNNING UNDER APT?
1768 011230 001071 BNE CKSMR5 EXIT IF YES
1769 011232 022777 000007 170006 CMP $7, 28TKB HAS CTRL G TYPED? (7 BIT ASCII)
1770 011240 001404 BEQ 18 BR IF YES
1771 011242 022777 000207 167776 CMP $207, 28TKB HAS CTRL G TYPED? (8 BIT ASCII)
1772 011250 001061 BNE CKSMR5 BR IF NO
1773 011252 010246 MOV R2, -(SP) STORE R2
1774 011254 010346 MOV R3, -(SP) STORE R3
1775 011256 010446 MOV RH, -(SP) STORE RH
1776 011260 012737 177777 011416 CKSMR1: CLR R2 SET SOFT TYPE OUT FLAG
1777 011266 005002 MOV R2, -(SP) CLEAR NEW SMR CONTENTS
1778 011270 012704 177777 CKSMR1: CLR R2 SET FLAG TO ALL ONES
1779 011274 104401 005541 CKSMR2: TYPE $-1, R4 TYPE "SMR"
1780 011300 104417 CKSMR2: CMVRT , SM$MR TYPE OUT PRESENT CONTENTS
1781 011302 011452 CKSMR2: SOFTSM OF SOFT SWITCH REGISTER
1782 011304 104401 005552 CKSMR3: TYPE SMNEW TYPE "NEW"
1783 011310 004737 011420 CKSMR4: JSR PC, INCHAR GET RESPONSE
1784 011314 022703 000015 CKSMR4: CMP $15, R3 WAS IT A CR?
1785 011320 001424 CKSMR4: BEQ 58 BR IF YES

```

DZKCC MACY11 27(006) 12-MAY-77 18:34 PAGE 37
DZKCC.P11 21-MAR-77 17:19 POWER DOWN AND UP ROUTINES

1786	011322	022703	000012		CMP	\$12,R3		WAS IT A LF?
1787	011325	001416			BEQ	4S		BR IF YES
1788	011329	022703	000025		CMP	\$25,R3		WAS IT CTRL U?
1789	011334	001754			BEQ	CKSWR1		BR IF YES(START OVER)
1790	011332	022703	000007		CMP	\$7,R3		IF CNTL G GET NEXT CHAR
1791	011335	001762			BEQ	CKSWR4		
1792	011337	001764			CLR	R4		IT MUST BE A DIGIT SO CLR FLAG
1793	011335	022703	177770		BIC	\$177770,R3		ONLY 0-7 ARE LEGAL SO MASK OFF BITS
1794	011335	001762			RSL	R2		SHIFT R2 3 TIMES
1795	011335	001762			RSL	R2		
1796	011335	001762			RIS	R3,R2		ADD LAST DIGIT
1797	011335	001762			BR	CKSWR4		GET NEXT CHARACTER
1798	011374	005704	002402	000006	45:	MOV	\$,START,6(SP)	LF WAS TYPED SO GO TO START
1800	011372	005704			55:	TST	R4	IS FLAG CLEAR?
1801	011374	001002				BNE	6S	IF NOT DON'T CHANGE SOFT SWR
1802	011376	010277	167636			MOV	R2,DSMR	IF YES THEN WRITE NEW CONTENTS TO SOFT SWR
1803	011402	005137	011416		65:	CLR	SMFLG	CLEAR TYPEOUT FLAG
1804	011406	012604				MOV	(SP)+,R4	RESTORE R4
1805	011410	012603				MOV	(SP)+,R3	RESTORE R3
1806	011412	012602				MOV	(SP)+,R2	RESTORE R2
1807	011414	000207				CKSWRS:	RTS	RETURN
1808								
1809	011416	000000				SMFLG:	0	
1810								
1811	011420	105777	167620		INCHAR:	TSTB	0STKS	
1812	011424	100375				BPL	-4	
1813	011426	017703	167614			MOV	0STKB,R3	
1814	011432	105777	167612			TSTB	0STPS	
1815	011436	100375				BPL	-4	
1816	011440	010377	167606			MOV	R3,0STPB	
1817	011444	042703	000200			BIC	MSBT7,R3	
1818	011450	000207				RTS	PC	
1819								
1820	011452	000001			SOFTSW:	1		
1821	011454	006	002			.BYTE	6,2	
1822	011456	000176				SMREG		

1823
 1824
 1825
 1826
 1827
 1828
 1829
 1830
 1831
 1832 011460 005737 001470 CYCLE: TST KMACTV ARE ANY KMC11'S TO BE TESTED?
 1833 011464 001004 010731 BNE 1S BR IF OK
 1834 011466 104401 010731 TYPE ,NOACT NO KMC11'S SELECTED!!
 1835 011472 000000 HALT STOP THE SHOW.
 1836 011474 000276 RR .-2 DISQUALIFY COUNT SW.
 1837 011476 000241 CLC CLEAR PASS CARRY BIT.
 1838 011500 006137 001500 ROL UPDATE POINTER
 1839 011504 005537 001500 ADC CATCH CARRY FROM RUM
 1840 011510 002777 000004 001504 ROR UPDATE POINTER
 1841 011516 002737 000010 001502 CMP UPDATE ADDRESS POINTER.
 1842 011524 002737 002300 001502
 1843 011532 001006
 1844 011534 012737 002100 001502
 1845 011542 012737 002302 001504
 1846 011550 002737 001500 001470 2S:
 1847 011556 001747
 1848 011560 013700 001502
 1849 011564 013702 001504
 1850 011570 012037 002056
 1851 011574 011037 002056
 1852 011600 042737 177000 002056
 1853 011606 012037 002056
 1854 011612 012037 002052
 1855 011616 012037 002054
 1856 011622 012037 001324
 1857 011626 012037 001212
 1858 011632 012037 000003
 1859 011636 013737 002056 002070
 1860 011644 006247 006170
 1861 011650 013737 002070 002072
 1862 011656 006247 002072
 1863 011662 013737 002072 002074
 1864 011670 060037 002074
 1865 011674 013737 002074 002076
 1866 011702 060037 002076
 1867
 1868 011706 013737 002056 002060
 1869 011714 060037 002060
 1870 011720 013737 002060 002062
 1871 011726 060037 002062
 1872 011732 013737 002062 002064
 1873 011740 060037 002064
 1874
 1875 011744 032737 000002 001446
 1876 011752 001447
 1877 011754 005737 000042 4S:
 1878 011754 005737 000042

ROUTINE USED TO "CYCLE" THROUGH UP TO 16 KMC11'S
 THIS ROUTINE SETS UP THE CONTROL ADDRESS FOR THE DIAGNOSTIC
 AND RUNS THE SPECIFIED KMC11'S. THIS ROUTINE *MUST*
 BE RUN FIRST BEFORE ENTERING THE DIAGNOSTIC FOR THE
 SETUP NECESSARY.

CYCLE: TST KMACTV ARE ANY KMC11'S TO BE TESTED?
 BNE 1S BR IF OK
 TYPE ,NOACT NO KMC11'S SELECTED!!
 HALT STOP THE SHOW.
 RR .-2 DISQUALIFY COUNT SW.
 CLC CLEAR PASS CARRY BIT.
 ROL UPDATE POINTER
 ADC CATCH CARRY FROM RUM
 ROR UPDATE POINTER
 CMP UPDATE ADDRESS POINTER.
 BNE 2S:
 MOV KMC11.MRP, CREAM
 MOV KMC11.MRP, MILK
 MOV KMC11.MRP+200, CREAM
 MOV 1S
 MOV KMC11.MRP, CREAM
 MOV KMC11.MRP, MILK
 MOV KMC11.MRP+200, CREAM
 BIT 1S
 BEQ 1S
 MOV CREAM, RD
 MOV MILK, R2
 MOV (RD) + KMC11.SR
 MOV (RD), KMC11.VEC
 BIC \$177000, KMC11.VEC
 MOV (RD) + STAT1
 MOV (RD) + STAT2
 MOV (RD) + STAT3
 MOV (R2) + PASS
 MOV (R2) + ERRLVL
 MOV R2, RD
 MOV KMC11.SR, KMC11.RH
 INC KMC11.RH
 MOV KMC11.RH, KMC11.TL
 INC KMC11.TL
 MOV KMC11.TL, KMC11.PON
 ADD RD, KMC11.PON
 MOV RD, KMC11.P06
 ADD RD, KMC11.P06
 MOV KMC11.P06, KMC11.P06
 ADD RD, KMC11.P06
 MOV KMC11.P06, KMC11.LVL
 ADD RD, KMC11.LVL
 MOV KMC11.LVL, KMC11.VEC
 ADD RD, KMC11.VEC
 MOV KMC11.VEC, KMC11.LVL
 ADD RD, KMC11.LVL
 MOV KMC11.LVL, KMC11.VL
 ADD RD, KMC11.VL
 MOV KMC11.VL, PTY LVL
 ADD RD, KMC11.VL
 MOV KMC11.VL, TX VEC
 ADD RD, KMC11.VL
 MOV KMC11.VL, TX LVL
 BIT #SW01, STRTSH IS TEST NO. SELECTED
 BEQ 7S BR IF NO
 TST 2#42 ;RUNNING IN AUTO MODE?

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 39
DZKCC.P11 21-MAR-77 17:19 POWER DOWN AND UP ROUTINES

PAGE 0065

1879	011760	001044			BNE	78			
1880	011762	104401	001313		TYPE	,SCRLF			;BR IF YES
1881	011766	104415			INPUT				
1882	011770	010003			MTSTN				
1883	011772	000001			1				
1884	011774	001000			1000				
1885	011776	001202			\$TSTM				
1886	012000	000			0				
1887	012001	001			1				
1888	012002	012700	013732		MOV	#TST1, R0			
1889	012005	022710		5\$:	CMP	(PC)+, (R0)			;CMP FIRST WORD TO 12737
1890	012010	012737			MOV	(PC)+, 3(PC)+			
1891	012012	001020			BNE	65			;BR IF NOT SAME
1892	012014	023760	001202	000002	CMP	\$TSTM, 2(R0)			;DOES \$TSTM MATCH?
1893	012022	001014			BNE	65			;BR IF NO
1894	012024	022760	001202	000004	CMP	\$TSTM, 4(R0)			;IS LAST WORD OK?
1895	012032	001010			BNE	65			;BR IF NO
1896	012034	010037	001206		MOV	R0, SLPADR			;IT IS A LEGAL TEST SO DO IT
1897	012040	104401	007642		TYPE	MR			
1898	012044	042737	000002	001446	BIC	#SM01, STRTSW			
1899	012052	000412			BR	65			
1900	012054	005720			TST	(R0)+			
1901	012056	020027	034670		CMP	R0, #LAST+10			;POP R0 AT END YET?
1902	012062	001351			BNE	5\$;BR IF NO
1903	012064	104401	001312		TYPE	SQUES			;YES ILLEGAL TEST NO.
1904	012070	000731			BR	48			;TRY AGAIN
1905	012072	012737	013732	001206	7\$:	#TST1, SLPADR			
1906	012100	013701	002066		BS:	KMC01, RI			
1907	012104	000177	167076		JMP	2SLPADR			
1908									;PREPARE SLPADR ADDRESS
1909									;RI = BASE KMCII ADDRESS
1910									;GO START TESTING.
1911									
1912									
1913									
1914									
1915									
1916									
1917									
1918									
1919	012110				AUTO.SIZE:				
1920	012110	000005			RESET				
1921	012112	012702	002100		CSRMAP: MOV	8KM, MAP, R2			
1922	012116	005022			1\$:	CLR (R2)+			
1923	012120	022702	002300		CMP	8KM, END, R2			
1924	012124	001374			BNE	1\$			
1925	012126	005037	001472		CLR	KMNUM			
1926	012128	012702	002100		MOV	8KM, MAP, R2			
1927	012136	005037	001470		CLR	KMACTV			
1928	012140	032737	000001	001446	BIT	#SM00, STRTSW			
1929	012150	001002			BNE	.+6			
1930	012152	000137	012532		JMP	78			
1931	012156	012737	000001	001306	MOV	#1, STMP4			
1932	012164	104415			INPUT				
1933	012166	010323			NUM				
1934	012170	000001			1				

:ROUTINE USED TO "AUTO SIZE" THE KMCII
CSR AND VECTOR.
NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
ADDRESS RANGE (160000:164000)
AND THE VECTOR MAY BE ANY WHERE IN THE
FLOATING VECTOR RANGE (300:770)

:INSURE A BUS INIT.
LOAD MAP POINTER.
ZERO ENTIRE MAP
ALL DONE?
BR IF NO
SET OCTAL NUMBER OF KMCII'S TO 0
R2 POINTS TO KMC MAP
CLEAR ACTIVE
QUESTIONS?
BR IF YES
IF NO SKIP QUESTIONS
START WITH 1

B06

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 40
 DZKCC.P11 21-MAY-77 17:19 POWER DOWN AND UP ROUTINES

1935	012172	000020					
1936	012174	001303					
1937	012176	000					
1938	012177	001					
1939	012200	013737	001302	001472	12S:	16.	
1940	012200	104401	001313			STMP2	
1941	012212	104416				.BYTE	0
1942	012214	013164				.BYTE	1
1943	012216	005237	001306			MOV	STMP2, KNUM
1944	012218	104415				TYPE	, SCRFL
1945	012224	010363				CONVRT	
1946	012226	160000				WHICH	
1947	012228	164000				INC	STMP4
1948	012230	001304				INPUT	
1949	012232	000				CSR	
1950	012235	001				160000	
1951	012236	013722	001304			164000	
1952	012238	104415				STMP3	
1953	012244	010401				.BYTE	0
1954	012246	000000				.BYTE	1
1955	012250	000776				MOV	STMP3, (R2)+
1956	012252	001304				INPUT	
1957	012254	000				VEC	
1958	012256	001				0	
1959	012258	013712	001304			776	
1960	012262	104401				STMP3	
1961	012264	010422				.BYTE	0
1962	012266	004737	013456			.BYTE	1
1963	012272	022703	000024			MOV	STMP3, (R2)
1964	012276	101014				TYPE	
1965	012280	022703	000027			PRI0	
1966	012284	103411				JSR	PC, INTTY
1967	012286	012704	000011			CMP	#24, R3
1968	012312	006303				BHI	50S
1969	012314	005204				CMP	#27, R3
1970	012316	001375				BLO	50S
1971	012320	042703	170777			MOV	#11, R4
1972	012324	050312				ASL	R3
1973	012326	000403				REC	R4
1974	012330	104401				BNE	-4
1975	012332	001312				BIC	#170777, R3
1976	012334	000752				BIS	R3, (R2)
1977	012336					BR	BS
1978	012338					50S:	
1979	012340	104401				TYPE	
1980	012340	010461				SQUES	
1981	012342	004737	013456			BR	
1982	012346	022703	000021			8S:	10S
1983	012352	001417				9S:	
1984	012354	022703	000022			16S:	
1985	012356	001412				TYPE	
1986	012358	022703	000116			MODU	
1987	012360	001403				JSR	PC, INTTY
1988	012370	104401				CMP	#21, R3
1989	012372	001312				BEO	30S
1990	012374	000760				CMP	#22, R3
						BEO	31S
						CMP	#116, R3
						BEO	32S
						TYPE	
						SQUES	
						BR	
						16S	

16. ;KNUM = HOW MANY
 ;TYPE WHICH KMC IS BEING DONE
 ;STMP4 IS WHICH KMC
 ;STORE CSR IN MAP
 ;STORE VECTOR IN MAP
 ;ASK WHAT BR LEVEL
 ;GET RESPONSE
 ;BR IF LESS THAN 4
 ;BR IF GREATER THAN 7
 ;R4 = NUMBER OF SHIFTS
 ;SHIFT R3 LEFT
 ;DEC SHIFT COUNT
 ;BR IF NOT DONE
 ;BIC UNWANTED BITS
 ;PUT BR LEVEL IN STATUS MAP
 ;CONTINUE
 ;RESPONSE IS OUT OF LIMITS
 ;TRY AGAIN
 ;ASK WHICH LINE UNIT
 ;GET REPLY
 ;"1"
 ;"2"
 ;"N"
 ;IF NOT A 1,2 OR N TYPE ??
 ;TRY AGAIN

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 41
 DZKCC.P11 21-MAR-77 17:19 POWER DOWN AND UP ROUTINES

1991	012376	052722	010000	32S:	BIS	#BIT12,(R2)+	;SET BIT 12 IN STAT2 IF NO LU	
1992	012402	022222			CMP	(R2)+,(R2)+	;POP OVER STAT2 AND STAT3	
1993	012404	000445			BR	339		
1994	012406	052712	020000	31S:	BIS	#BIT13,(R2)	;SET BIT 13 IN STAT2 IF M8202	
1995	012412	104401		30S:	TYPE			
1996	012414	010671			CONN		;ASK IF LOOP-BACK IS ON	
1997	012416	004737	013456		JSR	PC,INTTY	;GET REPLY	
1998	012418	052703	000131		CMP	#131,R3	;Y	
1999	012420	001406			BEQ	179		
2000	012430	022703	000116		CMP	#116,R3	;N	
2001	012434	001406			BEQ	189		
2002	012436	104401			TYPE			
2003	012440	001312			SQUES		;IF NOT Y OR N TYPE "?"	
2004	012442	000763			BR	30S	;TRY AGAIN	
2005	012444	052722	040000	17S:	BIS	#BIT14,(R2)+	;TURNAROUND IS CONNECTED	
2006	012450	000402			BR	199		
2007	012452	042722	040000	18S:	BIC	#BIT14,(R2)+	;NO TURNAROUND	
2008	012456	104415		19S:				
2009	012460	010573			INPUT			
2010	012462	000000			LINE			
2011	012464	000377			O			
2012	012466	0C1304			377			
2013	012470	000			STMP3			
2014	012471	001			.BYTE	0		
2015	012472	113722	001304		.BYTE	1		
2016	012476	104415			MOV	STMP3,(R2)+	;STORE SWITCH PAC IN MAP	
2017	012500	010631			INPUT			
2018	012502	000000			ON			
2019	012504	000377			O			
2020	012506	001304			377			
2021	012510	000			STMP3			
2022	012511	001			.BYTE	0		
2023	012512	113722	001304		.BYTE	1		
2024	012516	005722			MOV	STMP3,(R2)+	;STORE SWITCH PAC IN MAP	
2025	012520	005337	001302	33S:	TST	(R2)+	;POP OVER STAT3	
2026	012524	001230			DEC	STMP2	;DEC KMC COUNT	
2027	012526	000137	013064		BNE	129	;BR IF MORE TO DO	
2028	012528	012701	160000		JMP	139	CONTINUE	
2029	012532	012737	013156	000004	7S:	MOV	#160000,R1	;SET FOR FIRST ADDRESS TO BE TESTED
2030	012534	005011			MOV	#65,384	;SET FOR NON-EXISTANT DEVICE TIME OUT	
2031	012536	005711	000006	2S:	CLR	(R1)	CLEAR SEL0	
2032	012538	005661	000006		TST	(R1)	IF KMC11 KMCSR S/B 0	
2033	012540	001135			BNE	39	IF NO DEV; TRAP TO 4. IF NO BIT 8 THEN NO KMC11	
2034	012542	005661	000006		CLR	6(R1)	CLEAR SEL6	
2035	012544	005761	000006		TST	6(R1)	IF KMC11 THEN KMRIC S/B =0:	
2036	012546	001130			BNE	39	BR IF NOT KMC11	
2037	012548	012711	002000		MOV	#BIT10,(R1)	SET ROM0	
2038	012550	005061	000004		CLR	4(R1)	CLEAR SEL4	
2039	012552	012761	125252	000006	MOV	#125252,6(R1)	WRITE THIS TO SEL6	
2040	012554	052711	020000		BIS	#BIT13,(R1)	WRITE IT!	
2041	012556	022761	125252	000004	CMP	#125252,4(R1)	WAS IT WRITTEN?	
2042	012558	001113			BNE	39	IF NO IT IS NOT CROM	
2043							IF NO IT IS NOT CROM	
2044	012616							
2045	012616	010122	001000	21S:	MOV	R1,(R2)+	;STORE CSR IN CORE TABLE.	
2046	012620	012711	001000	22S:	MOV	#BIT9,(R1)	;CLEAR LINE UNIT LOOP.	
				15S:				
							:AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A KMC11 CSR ADDRESS.	

2017	012533	002761	000004		CLR	4(R1)	CLEAR PORT4
2018	012533	002761	122113	000006	MOV	0122113,6(R1)	LOAD INSTRUCTION (CLR DTR)
2019	012534	002761	000400		BIS	#BIT8,(R1)	CLOCK INSTRUCTION
2020	012534	002761	001254	000006	MOV	012164,6(R1)	LOAD INSTRUCTION
2021	012535	002761	000400		BIS	#BIT8,(R1)	CLOCK INSTRUCTION
2022	012535	002761	001703	000377	CMPB	0377,4(R1)	IS IT ALL ONES?
2023	012535	002761	001703		BNE	.+10	BR IF NO
2024	012535	002761	001703	000004	BIS	#BIT12,(R2)	IF YES, NO LINE UNIT, SET STATUS BIT
2025	012535	002761	010000		BR	215	IS SWITCH A ONE?
2026	012535	002761	000002	000004	BIT	#BIT1,4(R1)	BR IF NO201
2027	012535	002761	000000		SEQ	.+10	M8202 ASSUME CONNECTOR
2028	012535	002761	000000		BIS	#BIT13!BIT14,(R2)	CONNECTOR (ON)
2029	012535	002761	000010	000004	BR	205	IS READY SET
2030	012535	002761	000100	000004	BIT	#BIT3,4(R1)	BR IF NO201 NO CONNECTOR (ON LINE)
2031	012535	002761	000100		MOV	012164,4(R1)	LOAD PORT4
2032	012535	002761	122113	000006	MOV	0122113,6(R1)	LOAD INSTRUCTION
2033	012535	002761	000400		BIS	#BIT8,(R1)	CLOCK INSTRUCTION(SET DTR)
2034	012535	002761	001254	000006	MOV	012164,6(R1)	LOAD INSTRUCTION
2035	012535	002761	000400		BIS	#BIT8,(R1)	CLOCK INSTRUCTION(READ MODEM REG)
2036	012535	002761	000010	000004	BIT	#BIT3,4(R1)	IS READY SET NOW?
2037	012535	002761	001400		REQ	215	BR IF NO CONNECTOR
2038	012535	002761	001400		BIS	#BIT14,(R2)	SET STATUS BIT FOR CONNECTOR
2039	012535	002761	001400		TST	(R2)+	POP POINTER
2040	012535	002761	021324	000006	MOV	0021324,6(R1)	PUT INSTRUCTION IN PORTS
2041	012535	002761	001400		MOV	#BIT9!8)TB,(R1)	PORT4+LU 15
2042	013002	156122	000004		BISB	4(R1),(R2)+	STORE KMCII LINE 8 IN TABLE
2043	013005	012761	021344	000006	MOV	0021344,6(R1)	PORT5+INSTRUCTION
2044	013014	012761	001400		MOV	#BIT8!9)T9,(R1)	CLOCK INSTR.
2045	013002	156122	000004		BISB	4(R1),(R2)+	STORE M8203 ADD IN TABLE
2046	013002	156122	000004		TST	(R2)+	POP OVER STAT3
2047	013002	156122	000004		CLR	(R1)	CLEAR ROMI
2048	013002	156122	001472		INC	KNUM	UPDATE DEVICE COUNTER
2049	013002	156122	001472		CMP	#20,KNUM	ARE MAX. NO. OF DEV FOUND?
2050	013002	001470	001472		REQ	135	YES DON'T LOOK FOR ANY MORE.
2051	013002	001470	001472		CLR	(R1)	CLEAR BIT 10
2052	013002	001470	001472		CMP	6(R1)	CLEAR SEL 6
2053	013002	001470	001472		MOV	#10,R1	UPDATE CSR POINTER ADDRESS
2054	013002	001470	001472		BNE	#164000,R1	BR IF MORE ADDRESS TO CHECK.
2055	013002	001470	001472		CLR	KMACTV	WERE ANY KMCII'S FOUND AT ALL?
2056	013002	001470	001472		TST	KNUM	ERROR AUTO SIZER FOUND NO KMCII'S IN THIS SYS.
2057	013002	001470	001472		REQ	55	SAVE NUMBER OF DEVICES
2058	013002	001470	001472		MOV	KNUM,R1	GENERATE ACTIVE REGISTER OF DEVICES.
2059	013002	001470	001472		MOV	R1,SAVNUM	SET THE BIT
2060	013002	001470	001472		CLC	KMACTV	BR IF MORE TO GENERATE
2061	013002	001470	001472		ROL	KMACTV	RESTORE TRAP VECTOR
2062	013002	001470	001472		INC	KMACTV	SAVE ACTIVE REGISTER
2063	013002	001470	001472		DEC	R1	GO FIND THE VECTOR NOW.
2064	013002	001470	001472		BNE	48	NOTIFY OPR THAT NO KMCII'S FOUND.
2065	013002	001470	001472		MOV	#6,2#4	MAKE DATA LIGHTS ZERO
2066	013002	001470	001472		MOV	KMACTV,SAVACT	STOP THE SHOW
2067	013002	001470	001472		JMP	VECMAP	
2068	013002	001470	001472		TYPE	MERR2	
2069	013002	001470	001472		CLR	RD	
2070	013002	001470	001472		HALT		
2071	013144	104401	007645				
2072	013150	005000					
2073	013152	000000					

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 43
 DZKCC.P11 21-MAR-77 17:19 POWER DOWN AND UP ROUTINES

2103	013154	000776							
2104	013156	012716	013052	6S:	BR	MOV	\$14\$, (SP)	DISABLE CONT. SW.	
2105	013162	000002			RTI			ENTERED BY NON-EXISTANT TIME-OUT.	
2106								RETURN TO MAINSTREAM	
2107	013164	000001			WHICH: 1				
2108	013166	002	002		BYTE	2,2			
2109	013170	001306			STMP4				
2110									
2111	013172	032737	000001	001446	VECMAP:	BIT	\$SW00, STRTSW		
2112	013200	001114				BNE	SS		
2113	013208	012737	000340	000022		MOV	\$340, J#22	SET IOT TRAP PRIO TO 7	
2114	013210	012737	013364	000020		MOV	\$45, J#20	SET IOT TRAP VECTOR	
2115	013216	012702	002100			MOV	\$K11, MAP, R2	SET SOFTWARE POINTER	
2116	013222	012700	000300			MOV	\$300, R0	FLOATING VECTORS START HERE.	
2117	013226	012701	000302			MOV	\$302, R1	PC OF IOT INSTR.	
2118	013232	010120			1S:	MOV	R1, (R0)+	START FILLING VECTOR AREA	
2119	013234	012721	000004			MOV	#4, (R1)+	WITH +2; IOT	
2120	013236	012721				CMP	(R0)+, (R1)+	ADD 2 TO R0 +R1	
2121	013242	020127	001000			CMP	R1, \$1000		
2122	013246	101771				BL0S	IS		
2123	013250	013737	001470	001276	2S:	MOV	KMACTV, STMPO	BR IF MORE TO FILL	
2124	013256	006037	001276			ROR	STMPO	STORE TEMPORALLY	
2125	013262	103063				BCC	SS	BR IF ALL DONE	
2126	013264	012704	000012			MOV	\$12, RH	RH IS INDEX REGISTER	
2127	013270	016437	013442	177776		MOV	BRLVL(RH), PS	SET PS TO 7	
2128	013276	011201				MOV	(R2), R1		
2129	013300	012761	000200	000004		MOV	\$200, 4(R1)		
2130	013306	012711	001000			MOV	#BIT9, (R1)	SET B011	
2131	013312	012761	121111	000006		MOV	\$121111, 6(R1)	PUT INSTRUCTION IN PORTS	
2132	013320	012711	001400			MOV	#BIT9:#BIT8, (R1)	FORCE AN INTERRUPT	
2133	013324	105200			7S:	XNCB	RD	STALL	
2134	013326	001376				NE	-2	FOR TIME TO INTERRUPT	
2135	013330	162704	000002			SUB	#2, RH	GET NEXT LOWEST PS LEVEL	
2136	013334	001404				REG		BR IF RH = 0	
2137	013336	016437	013442	177776		MOV	BRLVL(RH), PS	MOVE NEXT LOWER LEVEL IN F-	
2138	013339	000767				BR	7	NO INTERRUPT ASSUME 300 AT LEVEL 5 AND FIX KMC11 LATER	
2139	013346	052762	005300	000002	6S:	BIS	\$300, 2(R2)	CLEAR JUNK	
2140	013354	005011			3S:	CLR	(R1)	POP SOFTWARE POINTER	
2141	013356	022702	000010			ADD	\$10, R2	KEEP ADDRESS	
2142	013362	000735				BR	2	SET VECTOR ADDRESS	
2143	013364	051643	000002		4S:	BIS	(SP), 2(R2)	CLEAR JUNK	
2144	013370	042762	000007	000002		BL	\$7, 2(R2)	GET BR LEVEL OF KMC11	
2145	013376	016405	013444			MOV	BRLVL+2(R4), RS	SHIFT LEVEL 4 PLACES	
2146	013402	006305				RSL	RS	TO THE LEFT FOR THE	
2147	013404	006305				RSL	RS	STATUS TABLE	
2148	013406	006305				RSL	RS		
2149	013410	006305				RSL	RS		
2150	013412	042705	170777			RS	\$170777, RS	CLEAR UNWANTED BITS	
2151	013416	050562	000002			BIS	RS, 2(R2)	PUT BR LEVEL IN STATUS TABLE	
2152	013422	022526				CMP	(SP)+, (SP)+	POP IOT JUNK OFF STACK	
2153	013424	012716	013354			MOV	\$33, (SP)	SET FOR RETURN	
2154	013430	000002				RTI			
2155	013432	012737	004134	000020	5S:	MOV	#SSCOPE, J#20	RESTORE SCOPE VECTOR	
2156	013440	000207				RTS	PC	ALL DONE WITH "AUTO SIZING"	
2157									
2158	013442	000000				BRlvl: PRO	;LEVEL 0		

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 44
DZKCC.P11 21-MAR-77 17:19 POWER DOWN AND UP ROUTINES

PAGE 0070

2159	013444	000000		PRO	:LEVEL 0
2160	013446	000200		PR4	:LEVEL 4
2161	013450	000240		PR5	:LEVEL 5
2162	013452	000300		PR6	:LEVEL 6
2163	013454	000340		PR7	:LEVEL 7
2164					
2165					
2166	013456	105777	165562	INTTY:	TSTB 2STKS ;WAIT FOR DONE
2167	013462	100375		BPL -4	
2168	013464	017703	165556	MOV 2STKB,R3	;PUT CHAR IN R3
2169	013470	105777	165554	TSTB 2STPS	;WAIT UNTIL PRINTER IS READY
2170	013474	100375		BPL -4	
2171	013476	010377	165550	MOV R3 2STPS	;ECHO CHAR
2172	013502	042703	000240	BIC #BIT7:#BITS5,R3	;MASK OFF LOWER CASE
2173	013506	000207		RTS PC	RETURN
2174					
2175	013510			APT.SIZE:	
2176	013510	000005		RESET	
2177	013512	010046		MOV R0,-(SP)	PUSH R0 ON STACK
2178	013514	010146		MOV R1,-(SP)	PUSH R1 ON STACK
2179	013516	010246		MOV R2,-(SP)	PUSH R2 ON STACK
2180	013520	010346		MOV R3,-(SP)	PUSH R3 ON STACK
2181	013522	005032	013724	CLR VECTR	CLEAR THE LOCAL VARIABLE
2182	013522	005037	013730	CLR PRIORITY	CLEAR LOCAL VARIABLE
2183	013532	013200	001376	MOV SCOLL, R0	SET THE DEVICE COUNT
2184	013536	010837	001476	MOV RD, SRMMH	SET THE NO. OF DEVICES
2185	013539	012701	001376	MOV RD, SRMMH	GET EXTEN. INFO. BITS POINTER
2186	013546	013732	001372	MOV RD, SRMMH	GET BASE CSR ADDRESS
2187	013554	113732	001372	MOV R0,VECTR	GET THE VECTOR
2188	013555	113732	001376	MOV R0,VECTR+1,PRIORITY	GET THE PRIORITY
2189	013559	013732	001374	MOV R0,DEVM,KNACTV	SET THE KPC'S SELECTED ACTIVE
2190	013576	013737	001470	MOV R0,KNACTY,SRMCT	SET THE ACTIVE REGISTER
2191	013604	012702	001402	MOV R0,DDAD, R2	GET ADDRESS OF FIRST DEVICE DESCRIPTOR WORD
2192	013610	012703	002100	MOV R0,DEV1,MAP, R3	GET POINTER TO DEVICE MAP
2193	013614	005023		CLR (R3)+	CLEAR DEVICE MAP
2194	013616	005213	002300	CMPI END, R3	IS WHILE DEV. MAP CLEARED?
2195	013622	005274		BGT 35	NO, THEN GO ON.
2196	013624	012703	002100	MOV END,MAP, R3	RESTORE DEV. MAP POINTER.
2197	013630	013723	013726	MOV BASE,(R3)+	LOAD CSR ADDRESS
2198	013634	112163	000001	(R1)+,1(R3)	GET EXTRA INFO. BITS
2199	013640	006213		RSR (R3)	SET IT IN RIGHT POSITION.
2200	013642	006213		RSR (R3)	SET IT IN RIGHT POSITION.
2201	013644	053713	013730	BIS PRIORITY,(R3)	SET PRIORITY IN STAT1
2202	013650	006313		ASL (R3)	SET THEM IN RIGHT POSITION
2203	013652	006313		ASL (R3)	"
2204	013654	006313		ASL (R3)	"
2205	013656	006313		ASL (R3)	"
2206	013660	053723	013724	BIS VECTR,(R3)+	GET THE VECTOR IN STAT1.
2207	013664	012223		MOV (R2)+,(R3)+	GET THE STAT2 FROM DDADX
2208	013666	005723		TST (R3)+	SKIP OVER STAT3
2209	013670	005300		DEC R0	COUNT BY 1
2210	013672	001407		BEQ 25	ALL DONE?
2211	013674	062737	000010	013726	INCREMENT BASE CSR ADDRESS BY 10
2212	013702	062737	000010	013724	INCREMENT VECTOR ADDRESS BY 10
2213	013710	000747		BR 15	SET THE NEXT MAP ENTRY
2214	013712				

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 45
DZKCC.P11 21-MAR-77 17:19 POWER DOWN AND UP ROUTINES

G06

PAGE: 0071

```

2215 013712 012603          MOV    (SP)+,R3      ; POP STACK INTO R3
2216 013714 012602          MOV    (SP)+,R2      ; POP STACK INTO R2
2217 013716 012601          MOV    (SP)+,R1      ; POP STACK INTO R1
2218 013720 012600          MOV    (SP)+,R0      ; POP STACK INTO R0
2219 013722 000207          RTS    PC             ; RETURN
2220 013724 000000          VECTR: .WORD        0
2221 013726 000000          BASE: .WORD        0
2222 013730 000000          PRIORITY: .WORD     0
2223
2224
2225 ;***** TEST 1 *****
2226 ;VERIFY THAT REFERENCING UNIBUS DEVICE REGISTERS
2227 ;DOES NOT CAUSE A TIME OUT TRAP
2228 ;*****
2229
2230 ; TEST 1
2231
2232 ;*****
2233 013732 000004          TST1: SCOPE
2234 013734 C: 3737 000001 001202          MOV    $1, STSTMN      ; LOAD THE NO. OF THIS TEST
2235 013742 012737 014042 001443          MOV    STST2,NEXT    ; POINT TO THE START OF NEXT TEST.
2236 013750 012737 014002 001444          MOV    $15,LOCK       ; ADDRESS FOR LOCK ON DATA.
2237
2238 013756 013701 002066          MOV    KMCSR,R1      ; RI CONTAINS BASE KMCII ADDRESS
2239 013762 012700 000004          MOV    $4,R0          ; RI CONTAINS BASE KMCII ADDRESS
2240 013766 012737 014034 000004          MOV    $25,4          4 REGISTERS TO BE TESTED
2241 013774 012737 000340 000006          MOV    $340,6         SET UP TIMEOUT TRAP
2242 014002 005711          TST    (R1)          LEVEL 7
2243 014004 000240          NOP
2244 014006 104405          SCOP1
2245 014010 062701 000002          ADD    $2,R1          NEXT REGISTER
2246 014014 005300          DEC    R0             DEC REGISTER COUNT
2247 014016 001371          BNE    $15            BR IF NOT LAST REGISTER
2248 014020 012737 000006 000004          MOV    $6,4          RESTORE LOC 4
2249 014026 005037 000006          CLR    $6             RESTORE LOC 6
2250 014032 104420          ADVANCE
2251 014034 011632          MOV    (SP),R2      ADVANCE TO NEXT TEST
2252 014036 104401          ERROR   1             GET PC OF TRAP
2253 014040 000002          RTI    TIME-OUT ERROR
2254
2255 ;***** TEST 2 *****
2256 ;VERIFY THAT RUN CAN BE CLEARED
2257 ;*****
2258
2259 ; TEST 2
2260
2261
2262 ;*****
2263 014042 000004          TST2: SCOPE
2264 014044 012737 000002 001202          MOV    $2, STSTMN      ; LOAD THE NO. OF THIS TEST
2265 014052 012737 014072 001442          MOV    STST3,NEXT    ; POINT TO THE START OF NEXT TEST.
2266
2267 014060 005011          CLR    (R1)          ; RI CONTAINS BASE KMCII ADDRESS
2268 014062 005005          CLR    RS             CLEAR KMCII
2269 014064 011104          MOV    (R1),R4      CLEAR "EXPECTED"
2270 014066 001401          BEQ    $15            PUT KMCII IN "FOUND"
2271
2272

```

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 46
 DZKCC.P11 21-MAR-77 17:19 KMC11 UNIBUS REGISTER TESTS

PAGE: 0072

```

2271 014070 104002           ; ERROR 2           ; ERROR KMC11 NOT CLEARED
2272 014072
2273
2274
2275 ;***** TEST 3 *****
2276 ;UNIBUS REGISTER WORD DUAL ADDRESSING TEST
2277 ;#000 ALL REGISTERS WITH INCREMENTING PATTERN
2278 ;READ BACK ALL REGISTERS TO VERIFY CORRECT ADDRESSING
2279 ;*****
2280
2281 ; TEST 3
2282 ;*****
2283
2284 014072 000004           ; TST3: SCOPE
2285 014074 012737 000003 001202   MOV R3, STSTMN
2286 014102 012737 014222 001442   MOV R15, NEXT
2287 014110 012737 014124 001444   MOV R15, LOCK
2288
2289 014116 104410
2290 014120 012700 000001           IS:      HSTCLR
2291 014124 005011
2292 014128 010005
2293 014130 010011
2294 014132 011104
2295 014134 020504
2296 014136 001401
2297 014140 104002
2298 014142 104405
2299 014144 005721
2300 014146 005200
2301 014150 022700 000005
2302 014154 001363
2303 014156 013701 002066
2304 014162 012700 000001
2305 014166 012737 014174 001444   2$:      SCOP1
2306 014174 010005
2307 014176 011104
2308 014200 020504
2309 014202 001401
2310 014204 104002
2311 014206 104405
2312 014210 005721
2313 014212 005200
2314 014214 022700 000005
2315 014220 001365           3$:      TST (R1)+
2316
2317
2318 ;***** TEST 4 *****
2319 ;CONTROL STATUS REGISTER WRITE/READ TEST
2320 ;SET BIT0, VERIFY BIT0 WAS SET
2321 ;CLEAR BIT0, VERIFY BIT0 WAS CLEARED
2322 ;*****
2323
2324 ; TEST 4
2325 ;*****
2326

```

IS: LOAD THE NO. OF THIS TEST.
 POINT TO THE START OF NEXT TEST.
 ADDRESS FOR LOCK ON DATA.
 RI CONTAINS BASE KMC11 ADDRESS
 MASTER CLEAR KMC11
 START PATTERN AT 1
 CLEAR REGISTER
 PUT DATA IN "EXPECTED"
 WRITE KMC REGISTER WITH PATTERN
 READ KMC REGISTER INTO "FOUND"
 IS DATA CONNECT
 BR IF YES
 DATA ERROR
 SJMP 19H
 NEXT REGISTER
 INCREMENT DATA PATTERN
 LAST REGISTER?
 BR IF NO
 USE KMC11 ADDRESS TO RI
 RESTART PATTERN AT 1
 NEW SCOP1
 PUT DATA IN "EXPECTED"
 READ KMC REGISTER INTO "FOUND"
 IS DATA CONNECT
 BR IF YES
 DUAL ADDRESSING ERROR
 SJMP 19H
 NEXT REGISTER
 INCREMENT PATTERN
 LAST REGISTER?
 BR IF NO

;

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 47
DZKCC.P11 21-MAR-77 17:19 KMC11 UNIBUS REGISTER TESTS

I06

: : 0073

2327 014222 000004 TST4: SCOPE
2328 014224 012737 000004 001202 MOV \$4, STSTNM
2329 014232 012737 014320 001442 MOV #STST5, NEXT
2330 014240 012737 014250 001444 MOV #1\$, LOCK
2331 014246 104410 MSTCLR
2332 014260 013701 002066 1S: MOV KMCSR, R1
2333 014264 012705 000001 MOV #BIT0, RS
2334 014260 010511 MOV RS, (R1)
2335 014262 011104 MOV (R1), R4
2336 014264 020504 CMP RS, R4
2337 014266 001401 BEQ 2S
2338 014270 104002 ERROR
2339 014272 104405 SCOP1
2340 014274 012737 014302 001444 2S: MOV #3\$, LOCK
2341 014302 042711 000001 3S: BIC #BIT0, (R1)
2342 014306 005005 CLR RS
2343 014310 011104 MOV (R1), R4
2344 014312 001402 BEQ 4S
2345 014314 104002 ERROR
2346 014316 104405 SCOP1
2347 014320 4S:
2348
2349
2350 ;***** TEST 5 *****
2351 ;CONTROL STATUS REGISTER WRITE/READ TEST
2352 ;SET BIT1, VERIFY BIT1 WAS SET
2353 ;CLEAR BIT1, VERIFY BIT1 WAS CLEARED
2354
2355
2356 ; TEST 5
2357
2358 ;*****
2359 014320 000004 TSTS: SCOPE
2360 014322 012737 000005 001202 MOV #5, STSTNM
2361 014330 012737 014316 001442 MOV #STST6, NEXT
2362 014336 012737 014346 001444 MOV #1\$, LOCK
2363 014344 104410 MSTCLR
2364 014346 013701 002066 1S: MOV KMCSR, R1
2365 014352 012705 000002 MOV #BIT1, RS
2366 014356 010511 MOV RS, (R1)
2367 014360 011104 MOV (R1), R4
2368 014362 020504 CMP RS, R4
2369 014364 001401 BEQ 2S
2370 014366 104002 ERROR
2371 014370 104405 SCOP1
2372 014372 012737 014400 001444 2S: MOV #3\$, LOCK
2373 014400 042711 000002 3S: BIC #BIT1, (R1)
2374 014404 005005 CLR RS
2375 014406 011104 MOV (R1), R4
2376 014410 001402 BEQ 4S
2377 014412 104002 ERROR
2378 014414 104405 SCOP1
2379 014416 4S:
2380
2381
2382 ;***** TEST 6 *****

; LOAD THE NO. OF THIS TEST.
; POINT TO THE START OF NEXT TEST.
; ADDRESS FOR LOCK ON DATA.

MASTER CLEAR KMC11
PUT REGISTER ADDRESS IN R1
PUT DATA IN "EXPECTED"
WRITE BIT 0
READ CONTROL STATUS REGISTER
IS DATA CORRECT
BR IF YES
DATA ERROR
SM09 UP!
NEW SCOP1
CLEAR BIT 0
CLEAR "EXPECTED"
READ CONTROL STATUS REGISTER
BR IF ZERO
DATA ERROR BIT0 NOT CLEARED
SM09 UP!

; LOAD THE NO. OF THIS TEST.
; POINT TO THE START OF NEXT TEST.
; ADDRESS FOR LOCK ON DATA.

MASTER CLEAR KMC11
PUT REGISTER ADDRESS IN R1
PUT DATA IN "EXPECTED"
WRITE BIT 1
READ CONTROL STATUS REGISTER
IS DATA CORRECT
BR IF YES
DATA ERROR
SM09 UP!
NEW SCOP1
CLEAR BIT 1
CLEAR "EXPECTED"
READ CONTROL STATUS REGISTER
BR IF ZERO
DATA ERROR BIT1 NOT CLEARED
SM09 UP!

J06

```

2383      ;***** CONTROL STATUS REGISTER WRITE/READ TEST *****
2384      ;SET BIT2, VERIFY BIT2 WAS SET
2385      ;CLEAR BIT2, VERIFY BIT2 WAS CLEARED
2386      ;*****
2387
2388      ; TEST 6
2389      ;-----
2390      ;***** TEST 6 *****
2391      014416 000004      ;ST6: SCOPE
2392      014420 012737 000006 001202      MOV #6, STSTMN
2393      014426 012737 014514 001442      MOV #TST7, NEXT
2394      014434 012737 014444 001444      MOV #1$, LOCK
2395      014442 104410                  MSTCLR
2396      014444 013701 002066                  MOV KMCSR, R1
2397      014450 012705 000004      LS:    MOV #BIT2, RS
2398      014454 010511                  MOV RS, (R1)
2399      014456 011104                  MOV (R1), RM
2400      014460 020504                  CMP RS, R4
2401      014462 001401                  BEQ 2
2402      014464 104402                  ERROR
2403      014466 104405                  SCOP1
2404      014470 012737 014476 001444      MOV #3$, LOCK
2405      014476 042711 000004      2S:    BIC #BIT2, (R1)
2406      014502 005005                  CLR RS
2407      014504 011104                  MOV (R1), RM
2408      014506 001402                  BEQ 4S
2409      014510 104402                  ERROR
2410      014512 104405                  SCOP1
2411      014514                  4S:    SCOP1
2412
2413
2414      ;***** TEST 7 *****
2415      ;***** CONTROL STATUS REGISTER WRITE/READ TEST *****
2416      ;SET BITS, VERIFY BITS WAS SET
2417      ;CLEAR BITS, VERIFY BITS WAS CLEARED
2418      ;*****
2419
2420      ; TEST 7
2421      ;-----
2422      ;***** TEST 7 *****
2423      014514 000004      ;ST7: SCOPE
2424      014516 012737 000007 001202      MOV #7, STSTMN
2425      014524 012737 014612 001442      MOV #TST10, NEXT
2426      014532 012737 014542 001444      MOV #1$, LOCK
2427      014540 104410                  MSTCLR
2428      014542 013701 002066                  MOV KMCSR, R1
2429      014546 012705 000040      LS:    MOV #BITS, RS
2430      014552 010511                  MOV RS, (R1)
2431      014554 011104                  MOV (R1), RM
2432      014556 020504                  CMP RS, R4
2433      014560 001401                  BEQ 2
2434      014562 104402                  ERROR
2435      014564 104405                  SCOP1
2436      014566 012737 014574 001444      MOV #3$, LOCK
2437      014574 042711 000040      2S:    BIC #BITS, (R1)
2438      014600 005005                  CLR RS

```

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 49
 DZKCC.P11 21-MAR-77 17:19 KMC11 UNIBUS REGISTER TESTS

PAGE: 0075

```

2439 014602 011104      MOV    (R1),R4      ;READ CONTROL STATUS REGISTER
2440 014604 001402      BEQ    4$          ;BR IF ZERO
2441 014606 104002      ERROR   2          ;DATA ERROR BITS NOT CLEARED
2442 014610 104405      SCOP1
2443 014612
2444
2445
2446 ;***** TEST 10 *****
2447 ;*CONTROL STATUS REGISTER WRITE/READ TEST
2448 ;*SET BIT6, VERIFY BIT6 WAS SET
2449 ;*CLEAR BIT6, VERIFY BIT6 WAS CLEARED
2450 ;*****
2451
2452
2453
2454
2455 014612 000004      TST10: SCOPE
2456 014614 012737 000010 001202      MOV    $10,$TSTMN
2457 014622 012737 014710 001442      MOV    $TST11,NEXT
2458 014630 012737 014640 001444      MOV    $1$,LOCK
2459 014636 104410      RSTCLR
2460 014640 013701 002066      15:    MOV    KMCSR,R1
2461 014644 012705 000100      MOV    #BIT6,RS
2462 014650 010511      MOV    RS,(R1)
2463 014652 011104      MOV    (R1),R4
2464 014654 020504      CMP    RS,R4
2465 014656 001401      BEQ    28
2466 014660 104002      ERROR   2          ;DATA ERROR
2467 014662 104405      SCOP1
2468 014664 012737 014672 001444      MOV    $3$,LOCK
2469 014672 042711 000100      28:    BIC    #BIT6,(R1)
2470 014676 005005      CLR    RS
2471 014700 011104      MOV    (R1),R4
2472 014702 001402      BEQ    45
2473 014704 104002      ERROR   2          ;DATA ERROR BITS NOT CLEARED
2474 014706 104405      SCOP1
2475 014710
2476
2477
2478 ;***** TEST 11 *****
2479 ;*CONTROL STATUS REGISTER WRITE/READ TEST
2480 ;*SET BIT7, VERIFY BIT7 WAS SET
2481 ;*CLEAR BIT7, VERIFY BIT7 WAS CLEARED
2482 ;*****
2483
2484
2485
2486
2487 014710 000004      TST11: SCOPE
2488 014712 012737 000011 001202      MOV    $11,$TSTMN
2489 014720 012737 015006 001442      MOV    $TST12,NEXT
2490 014726 012737 014736 001444      MOV    $1$,LOCK
2491 014734 104410      RSTCLR
2492 014736 013701 002066      15:    MOV    KMCSR,R1
2493 014742 012705 000200      MOV    #BIT7,RS
2494 014746 010511      MOV    RS,(R1)

```

2495	014750	011104		MOV	(R1), R4	READ CONTROL STATUS REGISTER	
2496	014752	021504		CMP	R5, R4	; IS DATA CORRECT	
2497	014754	001401		BEQ	25	; BR IF YES	
2498	014756	104002		ERROR	2	DATA ERROR	
2499	014758	104405		SCOP1		SW09 UP?	
2500	014760	012737	014770 001444	25:	MOV	#35, LOCK	NEW SCOP1
2501	014762	042711	000200	35:	BIC	#BIT7,(R1)	CLEAR BIT 7
2502	014774	005005		CLR	R5	CLEAR "EXPECTED"	
2503	014776	011104		MOV	(R1), R4	READ CONTROL STATUS REGISTER	
2504	015000	001402		BEQ	45	BR IF ZERO	
2505	015002	104002		ERROR	2	DATA ERROR BIT7 NOT CLEARED	
2506	015004	104405		SCOP1		SW09 UP?	
2507	015006			45:			

2508
 2509 :***** TEST 12 *****
 2510 :CONTROL STATUS REGISTER WRITE/READ TEST
 2511 :SET BIT9, VERIFY BIT9 WAS SET
 2512 :CLEAR BIT9, VERIFY BIT9 WAS CLEARED
 2513 :*****

: TEST 12

2518	015006	000004		TEST12:	SCOPE		
2519	015010	012737	000012 001202		MOV	#12, STSTMH	: LOAD THE NO. OF THIS TEST.
2520	015016	012737	015104 001442		MOV	#ST5T13, NEXT	: POINT TO THE START OF NEXT TEST.
2521	015024	012737	015034 001444		MOV	#IS, LOCK	: ADDRESS FOR LOCK ON DATA.
2522	015032	104410		MSTCLR			MASTER CLEAR KMC11
2523	015034	013701	002066	15:	MOV	KMC5R, R1	PUT REGISTER ADDRESS IN R1
2524	015040	012705	001000		MOV	#BIT9, R5	PUT DATA IN "EXPECTED"
2525	015044	010511		MOV	R5, (R1)	WRITE BIT 9	
2526	015046	011104		MOV	(R1), R4	READ CONTROL STATUS REGISTER	
2527	015050	020504		CMP	R5, R4	IS DATA CORRECT	
2528	015052	001401		BEQ	25	BR IF YES	
2529	015054	104002		ERROR	2	DATA ERROR	
2530	015056	104405		SCOP1		SW09 UP?	
2531	015058	012737	015056 001444	25:	MOV	#35, LOCK	NEW SCOP1
2532	015060	042711	001000	35:	BIC	#BIT9,(R1)	CLEAR BIT 9
2533	015066			CLR	R5	CLEAR "EXPECTED"	
2534	015072	005005		MOV	(R1), R4	READ CONTROL STATUS REGISTER	
2535	015074	011104		BEQ	45	BR IF ZERO	
2536	015076	001402		ERROR	2	DATA ERROR BIT9 NOT CLEARED	
2537	015100	104002		SCOP1		SW09 UP?	
2538	015102	104405		45:			
2539	015104						

:***** TEST 13 *****

:CONTROL STATUS REGISTER WRITE/READ TEST
 :SET BIT11, VERIFY BIT11 WAS SET
 :CLEAR BIT11, VERIFY BIT11 WAS CLEARED
 :*****

: TEST 13

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 51
DZKCC.P11 21-MAR-77 17:19 KMC11 UNIBUS REGISTER TESTS

M06

PAGE: 0077

2564 015104 000004
2565 015105 012737 000013 001202 TST13: SCOPE
2566 015114 012737 015202 001442
2567 015115 012737 015132 001444
2568 015116 104410
2569 015117 013701 002066
2570 015118 012705 004000 1S:
2571 015119 010511
2572 015120 011104
2573 015121 001504
2574 015122 001401
2575 015123 104002
2576 015124 104405
2577 015125 012737 015164 001444 2S:
2578 015126 042711 004000 3S:
2579 015127 005005
2580 015128 011104
2581 015129 001402
2582 015130 104002
2583 015131 104405
2584 015132 015202
2585 015133 015300 001202 TST13: SCOPE
2586 015134 012737 015230 001442
2587 015135 104410
2588 015136 013701 002066
2589 015137 012705 010000 1S:
2590 015138 010511
2591 015139 011104
2592 015140 020504
2593 015141 001401
2594 015142 104002
2595 015143 104405
2596 015144 012737 015262 001444 2S:
2597 015145 042711 010000 3S:
2598 015146 005005
2599 015147 011104
2600 015148 001402
2601 015149 104002
2602 015150 104405
2603 015151 015202 4S:

MOV \$13, STSTNM
MOV STST14, NEXT
MOV \$18, LOCK
MSTCLR
MOV KMCSR, R1
MOV #BIT11, RS
MOV (R1), RH
CMP RS, RA
BEQ 2S
ERROR SCOP1
MOV R3S, LOCK
BIC #BIT11, (R1)
CLR RS
MOV (R1), RH
BEQ 4S
ERROR SCOP1
NEW SCOP1
CLEAR BIT 11
CLEAR "EXPECTED"
READ CONTROL STATUS REGISTER
BR IF YES
DATA ERROR
SM09 UP?
MASTER CLEAR KMC11
PUT REGISTER ADDRESS IN R1
PUT DATA IN "EXPECTED"
WRITE BIT 11
READ CONTROL STATUS REGISTER
IS DATA CORRECT
BR IF YES
DATA ERROR
SM09 UP?
LOAD THE NO. OF THIS TEST
POINT TO THE START OF NEXT TEST.
ADDRESS FOR LOCK ON DATA.

;***** TEST 14 *****
;CONTROL STATUS REGISTER WRITE/READ TEST
;SET BIT11, VERIFY BIT12 WAS SET
;CLEAR BIT12, VERIFY BIT12 WAS CLEARED
;***** TEST 14 *****

TEST 14

2604 015202 000004
2605 015204 012737 000014 001202 TST14: SCOPE
2606 015212 012737 015300 001442
2607 015220 012737 015230 001444
2608 015221 104410
2609 015230 013701 002066
2610 015234 012705 010000 1S:
2611 015240 010511
2612 015242 011104
2613 015244 020504
2614 015245 001401
2615 015246 104002
2616 015247 104405
2617 015248 012737 015262 001444 2S:
2618 015249 042711 010000 3S:
2619 015250 005005
2620 015270 011104
2621 015272 001402
2622 015274 104002
2623 015276 104405
2624 015300 4S:

MOV \$14, STSTNM
MOV STST15, NEXT
MOV \$18, LOCK
MSTCLR
MOV KMCSR, R1
MOV #BIT12, RS
MOV (R1), RH
CMP RS, RA
BEQ 2S
ERROR SCOP1
MOV R3S, LOCK
BIC #BIT12, (R1)
CLR RS
MOV (R1), RH
BEQ 4S
ERROR SCOP1
NEW SCOP1
CLEAR BIT 12
CLEAR "EXPECTED"
READ CONTROL STATUS REGISTER
BR IF ZERO
DATA ERROR BIT12 NOT CLEARED
SM09 UP?
MASTER CLEAR KMC11
PUT REGISTER ADDRESS IN R1
PUT DATA IN "EXPECTED"
WRITE BIT 12
READ CONTROL STATUS REGISTER
IS DATA CORRECT
BR IF YES
DATA ERROR
SM09 UP?
LOAD THE NO. OF THIS TEST
POINT TO THE START OF NEXT TEST.
ADDRESS FOR LOCK ON DATA.

;***** TEST 15 *****

NO6

2607
 2608
 2609
 2610
 2611
 2612
 2613
 2614 ; TEST 15
 2615 015300 000004 :
 2616 015302 012737 000015 001202 t\$T15: SCOPE
 2617 015310 012737 015376 001442 MOV \$15, STSTNM
 2618 015316 012737 015326 001444 MOV STST16, NEXT
 2619 015324 104410 MOV \$15, LOCK
 2620 015325 013701 002072 HSTCLR
 2621 015362 012705 000001 MOV KMCTL, R1
 2622 015366 010511 MOV #BIT0, RS
 2623 015370 011104 MOV RS, (R1)
 2624 015372 020504 CMP (R1), R4
 2625 015374 001401 BEQ 29
 2626 015376 104002 ERROR 2
 2627 015380 104405 SCOP1
 2628 015382 012737 015360 001444 29:
 2629 015360 042711 000001 MOV #3\$, LOCK
 2630 015364 005005 BIC #BIT0, (R1)
 2631 015366 011104 CLR RS
 2632 015370 001402 MOV (R1), R4
 2633 015372 104002 BEQ 45
 2634 015374 104405 ERROR 2
 2635 015376 013701 SCOP1 49:
 2636
 2637 ; TEST 16
 2638 ; CONTROL OUT REGISTER WRITE/READ TEST
 2639 ; SET BIT1, VERIFY BIT1 WAS SET
 2640 ; CLEAR BIT1, VERIFY BIT1 WAS CLEARED
 2641
 2642
 2643
 2644 ; TEST 16
 2645
 2646 015376 000004 :
 2647 015400 012737 000016 001202 t\$T16: SCOPE
 2648 015402 012737 015424 001442 MOV \$16, STSTNM
 2649 015414 012737 015424 001444 MOV STST17, NEXT
 2650 015422 104410 MOV \$15, LOCK
 2651 015424 013701 002072 HSTCLR
 2652 015430 012705 000002 MOV KMCTL, R1
 2653 015434 010511 MOV #BIT1, RS
 2654 015436 011104 MOV RS, (R1)
 2655 015440 020504 CMP (R1), R4
 2656 015442 001401 BEQ 28
 2657 015444 104002 ERROR 2
 2658 015446 104405 SCOP1
 2659 015450 012737 015456 001444 29:
 2660 015456 042711 000002 MOV #3\$, LOCK
 2661 015458 005005 CLR #BIT1, (R1)
 2662 015462 000002 RS

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 53
 DZKCC.P11 21-MAR-77 17:19 KMC11 UNIBUS REGISTER TESTS

PAGE: 0J79

```

2663 015464 011.04      MOV    (R1),R4      ;READ CONTROL OUT REGISTER
2664 015466 001402      BEQ    4S      ;BR IF ZERO
2665 015470 104002      ERROR   2      ;DATA ERROR BIT1 NOT CLEARED
2666 015472 104405      SCOP1
2667 015474
2668
2669
2670 :***** TEST 17 *****
2671 :#CONTROL OUT REGISTER WRITE/READ TEST
2672 :#SET BIT2, VERIFY BIT2 WAS SET
2673 :#CLEAR BIT2, VERIFY BIT2 WAS CLEARED
2674
2675
2676 : TEST 17
2677
2678
2679 015474 000004      TST17: SCOPE
2680 015476 012737 000017 001202      MOV    $17,$TSTMN
2681 015504 012737 015522 001442      MOV    $TST20,NEXT
2682 015512 012737 015522 001444      MOV    $1$,LOCK
2683 015520 104410
2684 015522 013701 002072
2685 015526 C12705 000004      15:   TSTCLR
2686 015532 010511
2687 015534 011104
2688 015536 020504
2689 015540 001401
2690 015542 104002
2691 015544 104405
2692 015546 012737 015554 001444      25:   SCOP1
2693 015554 042711 000004      35:   BIC    $3$,LOCK
2694 015560 005005
2695 015562 011104
2696 015564 001402
2697 015566 104002
2698 015570 104405
2699 015572
2700
2701
2702 :***** TEST 20 *****
2703 :#CONTROL OUT REGISTER WRITE/READ TEST
2704 :#SET BIT6, VERIFY BIT6 WAS SET
2705 :#CLEAR BIT6, VERIFY BIT6 WAS CLEARED
2706
2707
2708 : TEST 20
2709
2710
2711 015572 000004      TST20: SCOPE
2712 015574 012737 000020 001202      MOV    $20,$TSTMN
2713 015602 012737 015670 001442      MOV    $TST21,NEXT
2714 015610 012737 015620 001444      MOV    $1$,LOCK
2715 015616 104410
2716 015620 013701 002072      15:   MSTCLR
2717 015624 012705 000100
2718 015630 010511      MOV    KMCTL,R1
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3289
3290
3291
3292
3293
3294
3295
3296
3297
3297
3298
3299
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3398
3399
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3498
3499
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3598
3599
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3698
3699
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3798
3799
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3898
3899
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3998
3999
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4098
4099
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4198
4199
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4298
4299
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4398
4399
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4419
4420
4421
4422
4423
4424
4425
4426
4
```

C07

02KCC MACYII 27(1005) 12-MAY-77 18:34 PAGE 54
 02KCC.P11 21-MAR-77 17:19 KMC11 UNIBUS REGISTER TESTS

```

2719 015632 011104      MOV    (R1), R4      : READ CONTROL OUT REGISTER
2720 015634 020504      CMP    R5, R4      : IS DATA CORRECT
2721 015636 001401      BEQ    25          : BR IF YES
2722 015640 104002      ERROR   2          : DATA ERROR
2723 015642 104405      SCOP1
2724 015644 012737      015652 001444      25:    MOV    $35, LOCK      : SW09 UP?
2725 015652 042711      000100          35:    BIC    #BIT6, (R1)    : NEW SCOP1
2726 015655 005005          CLR    R5          : CLEAR BIT 6
2727 015656 011104          MOV    (R1), R4      : CLEAR "EXPECTED"
2728 015660 001402          BEQ    45          : READ CONTROL OUT REGISTER
2729 015664 104002          ERROR   2          : BR IF ZERO
2730 015666 104405          SCOP1
2731 015670          45:    :
2732
2733
2734          :***** TEST 21 *****
2735          :CONTROL OUT REGISTER WRITE/READ TEST
2736          :SET BIT7, VERIFY BIT7 WAS SET
2737          :CLEAR BIT7, VERIFY BIT7 WAS CLEARED
2738          :***** *****
2739
2740
2741
2742          : TEST 21
2743 015670 000004      TST21: SCOPE
2744 015672 012737      000021 001202      MOV    #21, STSTMN      : LOAD THE NO. OF THIS TEST
2745 015700 012737      015766 001442      MOV    STST22, NEXT      : POINT TO THE START OF NEXT TEST.
2746 015706 012737      015716 001444      MOV    #15, LOCK      : ADDRESS FOR LOCK ON DATA.
2747 015714 104410
2748 015716 013701      002072          15:    MSTCLR
2749 015722 012705      000200          MOV    KMCTL, R1      : MASTER CLEAR KMC11
2750 015726 010511          MOV    #BIT7, RS      : PUT REGISTER ADDRESS IN R1
2751 015730 011104          MOV    RS, (R1)      : PUT DATA IN "EXPECTED"
2752 015732 020504          MOV    (R1), R4      : WRITE BIT 7
2753 015734 001401          CMP    RS, R4      : READ CONTROL OUT REGISTER
2754 015736 104002          BEQ    25          : IS DATA CORRECT?
2755 015740 104405          ERROR   2          : BR IF YES
2756 015742 012737      015750 001444      25:    SCOP1
2757 015750 042711      000200          35:    MOV    $35, LOCK      : DATA ERROR
2758 015754 005005          BIC    #BIT7, (R1)    : SW09 UP?
2759 015756 011104          CLR    R5          : NEW SCOP1
2760 015760 001402          MOV    (R1), R4      : CLEAR BIT 7
2761 015762 104002          BEQ    45          : CLEAR "EXPECTED"
2762 015764 104405          ERROR   2          : READ CONTROL OUT REGISTER
2763 015766          45:    BR IF ZERO
2764          :DATA ERROR BIT7 NOT CLEARED
2765
2766          :***** TEST 22 *****
2767          :CONTROL OUT REGISTER WRITE/READ TEST
2768          :SET BIT12, VERIFY BIT12 WAS SET
2769          :CLEAR BIT12, VERIFY BIT12 WAS CLEARED
2770          :***** *****
2771
2772          : TEST 22
2773
2774
  ;***** *****

```

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 55
DZKCC.P11 21-MAR-77 17:19 KMC11 UNIBUS REGISTER TESTS

D07

PAGE: 0081

```
***** TEST 23 *****  
#CONTROL OUT REGISTER WRITE/READ TEST  
#SET BIT13, VERIFY BIT13 WAS SET  
#CLEAR BIT13, VERIFY BIT13 WAS CLEARED
```

i TEST 23

***** TEST 24 *****

```

2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
    016162 000004 000024 001202
    016164 012737 000024 001202
    016172 012737 016306 001442
    016200 012737 016220 001444
    016206 104410
    016210 013701 002074
    016214 012700 000001
    016220 010005
    016222 010511
    016224 011104
    016226 020504
    016228 001401
    016229 104002
    016234 104405
    016236 000241
    016238 006100
    016242 001366
    016247 012737
    016252 012700 016256 001444
    016254 005100
    016258 010005
    016262 010511
    016264 011104
    016266 020504
    016270 001401
    016272 104002
    016274 104405
    016276 005100
    016300 000241
    016302 006100
    016304 001364

;#PORT4 REGISTER WRITE/READ TEST
;#FLOAT A ONE THROUGH PORT4 REGISTER
;#FLOAT A ZERO THROUGH PORT4 REGISTER
;:*****TEST 24*****  

; TEST 24
;:*****TEST 24*****  

;TST24: SCOPE
    MOV    $24, STSTNM
    MOV    $TST25, NEXT
    MOV    $64$5, LOCK
    MSTCLR
    MOV    KMP04, RI
    MOV    #1, R0
; LOAD THE NO. OF THIS TEST
; POINT TO THE START OF NEXT TEST.
; ADDRESS FOR LOCK ON DATA.  

;MASTER CLEAR KMC11
;PUT REGISTER ADDRESS IN RI
;START WITH BIT0
;:*****TEST 24*****  

;64$: ;  

    MOV    R0, RS
    MOV    RS, (R1)
    MOV    (R1), R4
    CMP    RS, R4
    BEQ    65$  

    ERROR
    SCOP1
    CLC
    ROL
    BNE    64$  

    MOV    $66$5, LOCK
    MOV    #1, R0
; PUT "EXPECTED" IN RS
; WRITE PORT4 REGISTER
; READ PORT4 REGISTER
; COMPARE EXPECTED AND FOUND
; BR IF OK
; WRITE/READ ERROR
; LOOP TO 64$ IF S1D9=1
; CLEAR CARRY
; SHIFT TO NEXT BIT
; BR IF NOT DONE YET
; NEW SCOP1
; START WITH BIT0
;:*****TEST 24*****  

;65$: ;  

    COM    R0
    MOV    R0, RS
    MOV    RS, (R1)
    MOV    (R1), R4
    CMP    RS, R4
    BEQ    67$  

    ERROR
    SCOP1
    COM    R0
    CLC
    ROL
    BNE    66$  

; CHANGE TO A FLOATING ZERO
; PUT "EXPECTED" IN RS
; WRITE PORT4 REGISTER
; READ PORT4 REGISTER
; COMPARE EXPECTED AND FOUND
; BR IF OK
; WRITE/READ ERROR
; LOOP TO 65$ IF S1D9=1
; CHANGE BACK TO A FLOATING ONE
; CLEAR CARRY
; SHIFT TO NEXT BIT
; BR IF NOT DONE YET
;:*****TEST 25*****  

;#PORT5 REGISTER WRITE/READ TEST
;#FLOAT A ONE THROUGH PORT5 REGISTER
;#FLOAT A ZERO THROUGH PORT5 REGISTER
;:*****TEST 25*****  

; TEST 25
;:*****TEST 25*****  

;TST25: SCOPE
    MOV    $25, STSTNM
    MOV    $TST26, NEXT
    MOV    $64$5, LOCK
; LOAD THE NO. OF THIS TEST
; POINT TO THE START OF NEXT TEST.
; ADDRESS FOR LOCK ON DATA.  


```

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 57
DZKCC.P11 21-MAR-77 17:19 KMC11 UNIBUS REGISTER TESTS

F07

PAGE · 0083

G07

PAGE

2943	016506	005200		INC	RO	INCREMENT DATA PATTERN
2944	016510	022700	000011	CNS	\$11, RO	LAST REGISTER?
2945	016514	001363		BNE	15	BR IF NO
2946	016516	013701	002066	MOV	KMC11, R1	BASE KMC11 ADDRESS TO R1
2947	016522	012700	000001	MOV	\$1, RO	RESTART PATTERN AT 1
2948	016526	012737	016534 001444	MOV	#3\$, LOCK	NEW SCOP1
2949	016534	110005		MOVB	RO, RS	PUT DATA IN "EXPECTED"
2950	016536	111104		MOVB	(R1), R4	READ KMC REGISTER INTO "FOUND"
2951	016540	020504		CMP	RS, R4	IS DATA CORRECT
2952	016542	001401		BEQ	45	BR. IF YES
2953	016544	104002		ERROR	2	DUAL ADDRESSING ERROR
2954	016546	104405		SCOP1	TSTB (R1)+	SM09=1
2955	016550	105721		INC	RO	NEXT REGISTER
2956	016552	005200		CMP	\$11, RO	INCREMENT PATTERN
2957	016554	022700	000011	BNE	35	LAST REGISTER?
2958	016560	001365				BR IF NO

2959
 2960
 2961 :***** TEST 27 *****
 2962 :MAINTENANCE INSTRUCTION REGISTER TEST
 2963 :VERIFY THAT THE MAINT IR CAN BE WRITTEN TO ALL ZEROS'
 2964 :AND ALL ONES'. VERIFY THAT IT IS CLEARED ON A BUS RESET.
 2965 :*****

2967	: TEST 27					
2968	-----					
2969	:*****					
2970	016562	000004		tst27:	SCOPE	
2971	016564	012737	000027 001202	MOV	#27, STSTMH	: LOAD THE NO. OF THIS TEST
2972	016572	012737	016722 001442	MOV	STST30, NEXT	: POINT TO THE START OF NEXT TEST.
2973	016600	012737	016616 001444	MOV	015, LOCK	: ADDRESS FOR LOCK ON DATA.
2974						: R1 CONTAINS BASE KMC11 ADDRESS
2975	016606	104410		MSTCLR	#BIT9#BIT10, (R1)	:MASTER CLEAR KMC11
2976	016610	012711	003000	MOV	RS	:SELF IS NOW THE IR
2977	016614	005005		CLR	RS	:PUT "EXPECTED" IN RS
2978	016616	010561	000006	MOV	RS, 6(R1)	:CLEAR THE IR
2979	016619	016104	000006	MOV	6(R1), R4	:READ THE IR
2980	016625	020504		CMP	RS, R4	:IS IT CLEARED?
2981	016630	001401		BEQ	23	:IF YES
2982	016632	104023		ERROR	23	:ERROR IR IS NOT CLEAR
2983	016634	104405		SCOP1	#35, LOCK	:LOOP TO 15 IF SM09=1
2984	016636	012737	016650 001444	MOV	8-1, RS	:NEW SCOP1
2985	016639	012705	177777	PUT	"EXPECTED" IN RS	
2986	016650	010561	000006	MOV	RS, 6(R1)	:WRITE ALL ONES TO THE IR
2987	016654	016104	000006	MOV	6(R1), R4	:READ THE IR
2988	016660	020504		CMP	RS, R4	:IS IT ALL ONES?
2989	016662	001401		BEQ	23	:IF YES
2990	016664	104023		ERROR	23	:ERROR IR IS NOT = ALL ONES
2991	016666	104405		SCOP1	#35, LOCK	:LOOP TO 35 IF SM09=1
2992	016670	012737	016700 001441	MOV	RS	:NEW SCOP1
2993	016676	005005		CLR	RS	:PUT "EXPECTED" IN RS
2994	016700	000005		RESET	#BIT9#BIT10, (R1)	:BUS RESET
2995	016702	012711	003000	MOV	6(R1), R4	:SELF IS IR
2996	016706	016104	000006	CMP	RS, R4	:READ THE IR
2997	016712	020504		BEQ	23	:IS IT CLEARED?
2998	016714	001401				:OR IF YES

H07

2999 016716 104023
 3000 016720 104405
 3001
 3002
 3003 ;***** TEST 30 *****
 3004 #MAINTENANCE INSTRUCTION REGISTER TEST
 3005 #VERIFY THAT THE MAINT IR CAN BE WRITTEN TO ALL ZEROS'
 3006 #AND ALL ONES'. VERIFY THAT IT IS CLEARED ON A MASTER RESET.
 3007
 3008
 3009 ; TEST 30
 3010 -----
 3011 016722 000004
 3012 016724 012737 000030 001202
 3013 016724 012737 017064 001442
 3014 016732 012737 016756 001444
 3015 016740 012737 016756 001444
 3016
 3017 016746 104410
 3018 016750 012711 003000
 3019 016754 005005
 3020 016756 010561 000006
 3021 016762 016104 000006
 3022 016766 020504
 3023 016770 001401
 3024 016772 104023
 3025 016774 104405
 3026 016776 012737 017010 001444
 3027 017004 012705 177777
 3028 017010 010561 000006
 3029 017014 016104 000006
 3030 017020 020504
 3031 017022 001401
 3032 017024 104023
 3033 017025 104405
 3034 017030 012737 017040 001444
 3035 017036 005005
 3036 017040 052711 0040000
 3037 017044 012711 003000
 3038 017050 016104 000006
 3039 017054 020504
 3040 017056 001401
 3041 017060 104023
 3042 017062 104405
 3043
 3044
 3045 ;***** TEST 31 *****
 3046 #MICRO PROCESSOR TEST
 3047 #LOAD KMP06 WITH A MICRO-PROCESSOR INSTRUCTION, CLOCK IT
 3048 #VERIFY INSTRUCTION EXECUTED PROPERLY
 3049 #INSTRUCTION SHOULD MOVE IBUS14 TO IBUS15. IBUS14 IS ALL 1'S
 3050 #AND IBUS15 IS ALL 0'S. RESULT SHOULD BE ALL 1'S IN SEL4
 3051
 3052
 3053
 3054

65: ERROR 23
 SCOP1 ;ERROR, IR IS NOT CLEARED
 ;LOOP TO 55 IF SW09=1

15: MSTCLR
 MOV #BIT9#BIT10,(R1)
 CLR RS
 MOV RS,6(R1)
 MOV 6(R1),RS
 CMP RS,RS
 BEQ 23
 ERROR 23
 SCOP1 ;LOAD THE NO. OF THIS TEST
 ;POINT TO THE START OF NEXT TEST.
 ;ADDRESS FOR LOCK ON DATA.
 ;R1 CONTAINS BASE KMC11 ADDRESS
 ;MASTER CLEAR KMC11
 ;SEL4 IS NOW THE IR
 ;PUT "EXPECTED" IN RS
 ;CLEAR THE IR
 ;READ THE IR
 ;IS IT CLEARED?
 ;OR IF YES
 ;ERROR IR IS NOT CLEAR
 ;LOOP TO 15 IF SW09=1
 ;NEW SCOP1
 ;PUT "EXPECTED" IN RS
 ;WRITE ALL ONES TO THE IR
 ;READ THE IR
 ;IS IT ALL ONES?
 ;OR IF YES
 ;ERROR IR IS NOT = ALL ONES
 ;LOOP TO 35 IF SW09=1
 ;NEW SCOP1
 ;PUT "EXPECTED" IN RS
 ;MASTER CLEAR
 ;SEL4 IS IR
 ;ACQD THE IR
 ;IS IT CLEARED?
 ;OR IF YES
 ;ERROR, IR IS NOT CLEARED
 ;LOOP TO 55 IF SW09=1

25:
 35:
 45:
 55:

; TEST 31

107

3055 017064 000004 :*****
 3056 017066 012737 000031 001202 TST31: SCOPE : LOAD THE NO. OF THIS TEST
 3057 017074 012737 017150 001442 MOV \$31,\$TSTMN : POINT TO THE START OF NEXT TEST.
 3058 : : R1 CONTAINS BASE KMC11 ADDRESS
 3059 017102 104410 MSTCLR : MASTER CLEAR KMC11
 3060 017104 012761 000377 000004 MOV #377,4(R1) : PORT4 HI-BYTE=0'S LO-BYTE=1'S
 3061 017112 012711 001000 MOV #81T9,(R1) : SET ROMI
 3062 017116 012761 121105 000006 MOV #121105,6(R1) : INSTRUCTION TO PORT6
 3063 017124 052711 C01400 BIS #81T8!BIT9,(R1) : CLK INSTRUCTION, MOVE IBUS#4 TO IBUS#5
 3064 017130 000240 NOP :
 3065 017132 012705 177777 MOV #1,R5 : PUT "EXPECTED" IN RS
 3066 017136 016104 000004 MOV 4(R1),R4 : PUT "FOUND" INTO R4
 3067 017143 020504 CMP R5,R4 : IS DATA CORRECT
 3068 017144 001401 BEQ 18 : BR IF YES
 3069 017146 104003 ERROR 3 : ERROR
 3070 017150 :
 3071 :
 3072 :
 3073 :
 3074 :***** TEST 32 *****
 3075 :#MICRO PROCESSOR IBUS# REGISTER WRITE/READ TEST
 3076 :#FLOAT A 1 THROUGH IBUS# REGISTER 0
 3077 :#FLOAT A 0 THROUGH IBUS# REGISTER 0
 3078 :*****
 3079 : TEST 32
 3080 :-----
 3081 :
 3082 :*****
 3083 017150 000004 TST32: SCOPE : LOAD THE NO. OF THIS TEST
 3084 017152 012737 000032 001202 MOV \$32,\$TSTMN : POINT TO THE START OF NEXT TEST.
 3085 017160 012737 017350 001442 MOV \$T5T33,NEXT : ADDRESS FOR LOCK ON DATA.
 3086 017166 012737 017206 001444 MOV #64\$5,LOCK : R1 CONTAINS BASE KMC11 ADDRESS
 3087 : : MASTER CLEAR KMC11
 3088 017174 104410 MSTCLR : SAVE REGISTER ADDRESS FOR TIMEOUT
 3089 017176 012702 000000 MOV #0,R2 : START WITH BIT 0
 3090 017202 012700 000001 MOV #1,R0 :
 3091 017206 010061 000004 64\$: MOV R0,4(R1) : PUT PATTERN INTO PORT4
 3092 017212 042761 000030 BIC #30,4(R1) : CLEAR UNWANTED BITS
 3093 : : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3094 017220 104412 ROMCLK MOV DATA TO IBUS# REGISTER 0
 3095 017222 121100 121100!0 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3096 017224 104412 ROMCLK READ FROM IBUS# REGISTER 0
 3097 017226 121005 121005!(0x20) : PUT EXPECTED IN RS
 3098 017230 010005 MOV R0,RS : CLEAR UNWANTED PITS
 3099 017232 042705 000030 BIC #30,RS : PUT "FOUND" INTO R4
 3100 017236 116104 000005 MOV8 S(R1),R4 : DATA CORRECT?
 3101 017242 120504 CMPB RS,R4 : BR IF YES
 3102 017244 001401 BEQ 65\$: ERROR
 3103 017246 104004 ERROR 4 : SW09=1?
 3104 017250 104405 SCOP1 : CLEAR CARRY
 3105 017252 000241 CLC : SHIFT BIT IN R0
 3106 017254 106100 ROLB RD : IF RD=0 THEN DONE
 3107 017256 001353 BNE 64\$: NEW SCOP1
 3108 017260 012737 017274 001444 MOV #67\$5,LOCK : START WITH BIT 0
 3109 017266 012700 000001 MOV #1,R0 : CHANGE TO FLOATING ZERO
 3110 017272 005100 69\$: COM RO :

J07

3111 017274 67\$: MOV R0,4(R1)
 3112 017274 010061 000004 BIC #30,4(R1)
 3113 017300 042761 000030 000004 PUT PATTERN INTO PORT4
 3114 017306 104412 ROMCLK CLEAR UNWANTED BITS
 3115 017310 121100 121100:0 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3116 017312 104412 ROMCLK MOV DATA TO IBUS* REGISTER 0
 3117 017314 121005 121005:(0:20) NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3118 017316 010005 READ FROM IBUS* REGISTER 0
 3119 017320 042705 000030 PUT EXPECTED IN RS
 3120 017324 116104 000005 CLEAR UNWANTED BITS
 3121 017330 120504 MOV B 5(R1),R4
 3122 017332 001401 CMPB R5,R4
 3123 017334 104404 BEQ 68\$ DATA CORRECT?
 3124 017336 104405 ERROR 4
 3125 017340 005100 SCOP1 BR IF YES
 3126 017342 000241 COM R0 ERROR
 3127 017344 106100 CLC SW0=1?
 3128 017346 001351 ROLB R0 CHANGE TO FLOATING 1
 3129
 3130
 3131 :***** TEST 33 *****
 3132 :MICRO PROCESSOR IBUS* REGISTER WRITE/READ TEST
 3133 :#FLOAT A 1 THROUGH IBUS* REGISTER 2
 3134 :#FLOAT A 0 THROUGH IBUS* REGISTER 2
 3135 :*****
 3136
 3137 : TEST 33
 3138 :*****
 3139 3140 017350 000004 T5T33: SCOPE : LOAD THE NO. OF THIS TEST.
 3141 017352 012737 000033 001202 MOV #33,STSTMN : POINT TO THE START OF NEXT TEST.
 3142 017360 012737 017550 001442 MOV #T5T34,NEXT : ADDRESS FOR LOCK ON DATA.
 3143 017366 012737 017406 001444 MOV #648,LOCK R1 CONTAINS BASE KMC11 ADDRESS
 3144
 3145 017374 104410 NSTCLR MASTER CLEAR KMC11
 3146 017376 012702 000002 MOV #2,#2
 3147 017402 012700 000001 MOV #1,R0 GIVE REGISTER ADDRESS FOR TIMEOUT
 3148 017406 010061 000004 64\$: PUT PATTERN INTO PORT4
 3149 017412 042761 000070 000004 BIC #70,4(R1)
 3150 017420 104412 ROMCLK CLEAR UNWANTED BITS
 3151 017422 121102 121100:2 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3152 017424 104412 ROMCLK MOV DATA TO IBUS* REGISTER 2
 3153 017426 121045 121005:(2:20) NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3154 017430 010005 READ FROM IBUS* REGISTER 2
 3155 017432 042705 000070 PUT EXPECTED IN RS
 3156 017436 116104 000005 CLEAR UNWANTED BITS
 3157 017442 120504 MOV B 5(R1),R4
 3158 017444 120504 CMPB R5,R4
 3159 017446 001401 BEQ 68\$ DATA CORRECT?
 3160 017448 104404 ERROR 4
 3161 017450 104405 SCOP1 BR IF YES
 3162 017452 000241 CLC SW0=1?
 3163 017454 106100 ROLB R0 CLEAR CARRY
 3164 017456 001353 BNE 648 SHIFT BIT IN R0
 3165 017460 012737 017474 001444 IF R0=0 THEN DONE
 3166 017466 012700 000001 MOV #678,LOCK NEW SCOP1
 3167
 3168

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 62
 DZKCC.P11 21-MAR-77 17:19 KMC11 MICRO PROCESSOR IBUS* TESTS

PAGE: 0088

K07

3167 017472 005100		678:	COM RO	; CHANGE TO FLOATING ZERO
3168 017474		678:	MOV RO,4(R1)	; PUT PATTERN INTO PORT4
3169 017474 010061	000004		BIC \$70,4(R1)	CLEAR UNWANTED BITS
3170 017500 042761	000070	000004	ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3171 017506 104412			121100:2	MOV DATA TO IBUS# REGISTER 2
3172 017510 121102			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3173 017512 104412			121005:(2*20)	READ FROM IBUS# REGISTER 2
3174 017514 121055			MOV RO,RS	PUT EXPECTED IN RS
3175 017516 010005			BIC \$70,RS	CLEAR UNWANTED BITS
3176 017520 042705	000070	000005	MOV8 S(R1),R4	PUT "FOUND" INTO R4
3177 017524 116104			CMPS R4	DATA CORRECT?
3178 017528 120504			BEQ E1	BR IF YES
3179 017532 001401			ERROR 4	ERROR
3180 017534 104004			SCOP1	SM09=1?
3181 017536 104405			COM RO	CHANGE TO FLOATING 1
3182 017540 005100			CLC	CLEAR CARRY
3183 017542 000241			ROLB RO	SHIFT BIT IN RD
3184 017544 106100			BNE 695	IF RD=0 THEN DONE
3185 017546 001351				
3186				
3187				
3188				:***** TEST 34 *****
3189				:MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
3190				:FLOAT A 0 THROUGH IBUS REGISTER 4
3191				:FLOAT A 0 THROUGH IBUS REGISTER 4
3192				:*****
3193				
3194				: TEST 34
3195				:*****
3196				
3197 017550 000004			15T34: SCOPE	: LOAD THE NO. OF THIS TEST;
3198 017552 012737	000034	001202	MOV #34,STSTM	: POINT TO THE START OF NEXT TEST.
3199 017560 012737	017724	001442	MOV #TST35,NEXT	: ADDRESS FOR LOCK ON DATA.
3200 017566 012737	017606	001444	MOV #648,LOCK	R1 CONTAINS BASE KMC11 ADDRESS
3201			MSTCLR	MASTER CLEAR KMC11
3202 017574 104410			MOV #4,R2	SOME REGISTER ADDRESS FOR TIMEOUT
3203 017576 012702	000004		MOV #1,R0	START WITH BIT 0
3204 017602 012700	000001			
3205 017606			645:	
3206 017608 010061	000004		MOV RO,4(R1)	: PUT PATTERN INTO PORT4
3207 017612 104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3208 017614 121104			121100:4	MOV DATA TO IBUS# REGISTER 4
3209 017616 104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3210 017620 121105			121005:(4*20)	ZERO FROM IBUS# REGISTER 4
3211 017622 010005			MOV RO,RS	PUT EXPECTED IN RS
3212 017624 116104	000005		B0V8 S(R1),R4	PUT "FOUND" INTO R4
3213 017630 120504			CMPS R5,R4	DATA CORRECT?
3214 017632 001401			BEQ E1	BR IF YES
3215 017634 104004			ERROR 4	ERROR
3216 017636 104405			SCOP1	SM09=1?
3217 017640 000241			CLC	CLEAR CARRY
3218 017642 106100			ROLB RO	SHIFT BIT IN RD
3219 017644 001360			BNE 645	IF RD=0 THEN DONE
3220 017646 012737	017662	001444	MOV #675,LOCK	NEW SCOP1
3221 017654 012700	000001		MOV #1,R0	START WITH BIT 0
3222 017660 005100			COM RO	CHANGE TO FLOATING ZERO

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 63
 DZKCC.P11 21-MAR-77 17:19 KMC11 MICRO PROCESSOR IBUS* TESTS

PAGE 0089

3223	017642						
3224	017642	010061	000004		67S:	MOV R0,4(R1)	PUT PATTERN INTO PORT4
3225	017642	104412				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3226	017670	121104				121100!4	MOV DATA TO IBUS* REGISTER 4
3227	017672	104412				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3228	017674	121105				121005!(4#20)	READ FROM IBUS* REGISTER 4
3229	017676	010005				MOV R0,R5	PUT EXPECTED IN RS
3230	017700	116104	000005			MOV B 5(R1),R4	PUT "FOUND" INTO R4
3231	017704	120504				CMPB R5,R4	DATA CORRECT?
3232	017706	001401				BEO 64S	BR IF YES
3233	017710	104404				ERROR 4	ERROR
3234	017712	104405				SCOP1	SHD=1?
3235	017714	005100				COM R0	CHANGE TO FLOATING 1
3236	017716	000241				CLC	CLEAR CARRY
3237	017720	106100				ROLB R0	SHIFT BIT IN RD
3238	017722	001356				BNE 69S	IF RD=0 THEN DONE
3239							
3240							
3241							##### TEST 35 #####
3242							MICRO PROCESSOR IBUS* REGISTER WRITE/READ TEST
3243							#FLOAT A 1 THROUGH IBUS* REGISTER 5
3244							#FLOAT A 0 THROUGH IBUS* REGISTER 5
3245							##### TEST 35 #####
3246							
3247							
3248							
3249							
3250	017724	000004					TEST 35
3251	017726	012737	000035	001202	65T35:	SCOPE	
3252	017734	012737	020100	001442		MOV \$35, STSTNM	LOAD THE NO. OF THIS TEST
3253	017742	012737	017762	001444		MOV STST36,NEXT	POINT TO THE START OF NEXT TEST.
3254						MOV \$64S,LOCK	ADDRESS FOR LOCK ON DATA.
3255	017750	104410					R1 CONTAINS BASE KMC11 ADDRESS
3256	017752	012702	000005			MSTCLR	MASTER CLEAR KMC11
3257	017758	012700	000001			MOV \$5,R2	SAVE REGISTER ADDRESS FOR TIMEOUT
3258	017763	010061	000004			MOV \$1,R0	START WITH BIT 0
3259	017765	104412					
3260	017770	121105				MOV R0,4(R1)	PUT PATTERN INTO PORT4
3261	017772	104412				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3262	017774	121125				121100!5	MOV DATA TO IBUS* REGISTER 5
3263	017776	010005				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3264	020000	116104	000005			121005!(5#20)	READ FROM IBUS* REGISTER 5
3265	020004	120504				MOV R0,R5	PUT EXPECTED IN RS
3266	020006	001401				MOV B 5(R1),R4	PUT "FOUND" INTO R4
3267	020010	104404				CMPB R5,R4	DATA CORRECT?
3268	020012	104405				BEO 64S	BR IF YES
3269	020014	000241				ERROR 4	ERROR
3270	020016	106100				SCOP1	SHD=1?
3271	020020	001360				CLC	CLEAR CARRY
3272	020022	012737	020036	001444		ROLB R0	SHIFT BIT IN RD
3273	020026	012700	000001			BNE 64S	IF RD=0 THEN DONE
3274	020028	005100				MOV \$57S,LOCK	NEW SCOP1
3275	020032	000245				MOV \$1,R0	START WITH BIT 0
3276	020036	010061	000004			COM R0	CHANGE TO FLOATING ZERO
3277	020042	104412				MOV R0,4(R1)	PUT PATTERN INTO PORT4
3278						ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

M07

3279	020044	121105		121100:5	MOV DATA TO IBUS* REGISTER 5
3280	020046	104412		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3281	020050	121105		121005!(5<20)	READ FROM IBUS* REGISTER 5
3282	020052	010005		MOV R5	PUT EXPECTED IN RS
3283	020054	116104	000005	MOV B S(R1),R4	PUT "FOUND" INTO R4
3284	020056	120504		CMPB RS,R4	DATA CORRECT?
3285	020058	001401		B69	IF YES
3286	020064	104404		ERROR 4	ERROR
3287	020066	104405		SCOP1	SHD9>1?
3288	020070	005100		COM R0	CHANGE TO FLOATING 1
3289	020072	000241		CLC	CLEAR CARRY
3290	020074	106100		ROLB R0	SHIFT BIT IN R0
3291	020076	001356		BNE 645	IF R0=0 THEN DONE
3292					
3293					
3294				***** TEST 36 *****	
3295				MICRO PROCESSOR IBUS* REGISTER WRITE/READ TEST	
3296				#FLOAT A 1 THROUGH IBUS* REGISTER 10	
3297				#FLOAT A 0 THROUGH IBUS* REGISTER 10	
3298				*****	
3299				TEST 36	
3300				-----	
3301				-----	
3302	020100	000004		15T36: SCOPE	LOAD THE NO. OF THIS TEST
3304	020102	012737	000036	MOV #36, STSTMN	POINT TO THE START OF NEXT TEST.
3305	020110	012737	020300	MOV #TST37, NEXT	ADDRESS FOR LOCK ON DATA.
3306	020116	012737	020136	MOV #645,LOCK	R1 CONTAINS BASE KMC11 ADDRESS
3307					MASTER CLEAR KMC11
3308	020124	104410		MSTCLR	SAVE REGISTER ADDRESS FOR TIMEOUT
3309	020126	012702	000010	MOV \$10,R2	START WITH BIT 0
3310	020128	012700	000001	MOV \$1,R0	
3311	020136				
3312	020136	010061	000004	MOV R0,4(R1)	PUT PATTERN INTO PORT4
3313	020143	042761	000141	BIC \$141,4(R1)	CLEAR UNWANTED BITS
3314	020150	104412		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3315	020152	121110		121100:10	MOV DATA TO IBUS* REGISTER 10
3316	020154	104412		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3317	020156	121205		121005!(10<20)	READ FROM IBUS* REGISTER 10
3318	020160	010005		MOV R0,RS	PUT EXPECTED IN RS
3319	020163	042705	000141	BIC \$141,RS	CLEAR UNWANTED BITS
3320	020166	116104	000005	MOV B S(R1),R4	PUT "FOUND" INTO R4
3321	020172	120504		CMPB RS,R4	DATA CORRECT?
3322	020174	001401		B69	IF YES
3323	020176	104004		ERROR 4	ERROR
3324	020200	104405		SCOP1	SHD9>1?
3325	020202	000241		CLC	CLEAR CARRY
3326	020204	106100		ROLB R0	SHIFT BIT IN R0
3327	020206	001353		BNE 645	IF R0=0 THEN DONE
3328	020210	012737	020224	MOV #675,LOCK	NEW SCOP1
3329	020216	012700	000001	MOV \$1,R0	START WITH BIT 0
3330	020222	005100		COM R0	CHANGE TO FLOATING ZERO
3331	020224				
3332	020224	010061	000004	MOV R0,4(R1)	PUT PATTERN INTO PORT4
3333	020230	042761	000141	BIC \$141,4(R1)	CLEAR UNWANTED BITS
3334	020236	104412		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

3335 020240 121110	121100!10	MOV DATA TO IBUS* REGISTER 10
3336 020240 104412	ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3337 020240 121205	121005!<10:20>	READ FROM IBUS* REGISTER 10
3338 020240 010005	MOV R0,RS	PUT EXPECTED IN RS
3339 020240 042705	BIC \$141,RS	CLEAR UNWANTED BITS
3340 020240 116104	MOV B \$5(R1),R4	PUT "FOUND" INTO R4
3341 020240 120504	CMPB RS,R4	DATA CONNECT?
3342 020240 001401	BEO 65\$	BIR IF YES
3343 020240 104004	ERROR 4	ERROR
3344 020240 104405	SCOP1	SWD9=1?
3345 020270 005100	COM R0	CHANGE TO FLOATING 1
3346 020270 000241	CLC	CLEAR CARRY
3347 020270 106100	ROLB R0	SHIFT BIT IN RD
3348 020270 001351	BNE 64S	IF RD=0 THEN DONE

68S:

;***** TEST 37 *****
;MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
;FLOAT A 1 THROUGH IBUS REGISTER 11
;FLOAT A 0 THROUGH IBUS REGISTER 11
;*****

TEST 37

3350 020300 000004	TEST37: SCOPE	; LOAD THE NO. OF THIS TEST
3351 020302 012737	MOV \$37,STSTMN	; POINT TO THE START OF NEXT TEST.
3352 020310 012737	MOV STSTMN,NEXT	; ADDRESS FOR LOCK ON DATA.
3353 020316 012737	MOV \$64\$,LOCK	R1 CONTAINS BASE KMC11 ADDRESS
3354	MSTCLR	MASTER CLEAR KMC11
3355 020324 104410	MOV \$11,R2	SAVE REGISTER ADDRESS FOR TIMEOUT
3356 020326 012702	MOV \$1,R0	START WITH BIT 0
3357 020332 012700	64S: MOV R0,4(R1)	PUT PATTERN INTO PORT4
3358 020336	BIC \$262,4(R1)	CLEAR UNWANTED BITS
3359 020336 010061	ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3360 020350 042761	121100!11	MOV DATA TO IBUS* REGISTER 11
3361 020352 121111	ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3362 020354 104412	121005!<11:20>	READ FROM IBUS* REGISTER 11
3363 020356 121225	MOV R0,RS	PUT EXPECTED IN RS
3364 020360 010005	BIC \$262,RS	CLEAR UNWANTED BITS
3365 020362 042705	BIS \$20,RS	ADD THESE BITS
3366 020366 052705	MOV B \$5(R1),R4	PUT "FOUND" INTO R4
3367 020372 116104	CMPB RS,R4	DATA CONNECT?
3368 020376 120504	BEO 65\$	BIR IF YES
3369 020400 001401	ERROR 4	ERROR
3370 020402 104004	SCOP1	SWD9=1?
3371 020404 104405	CLC	CLEAR CARRY
3372 020406 000241	ROLB R0	SHIFT BIT IN RD
3373 020410 106100	BNE 64S	IF RD=0 THEN DONE
3374 020412 001351	MOV \$67\$,LOCK	NEW SCOP1
3375 020414 012737	MOV \$1,R0	START WITH BIT 0
3376 020422 012700	69S: COM R0	CHANGE TO FLOATING ZERO
3377 020426 005100	67S: MOV R0,4(R1)	PUT PATTERN INTO PORT4
3378 020430 010061		

3391	020434	042761	000262	000004		BIC	\$262,4(R1)	CLEAR UNWANTED BITS	
3392	020442	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
3393	020444	121111				:21100:11		MOV DATA TO IBUS# REGISTER 11	
3394	020446	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
3395	020450	121225				121005!<11*20>		READ FROM IBUS# REGISTER 11	
3396	020452	010005				MOV	R0,RS	PUT EXPECTED IN RS	
3397	020457	042705	000262			BIC	\$262,RS	CLEAR UNWANTED BITS	
3398	020460	052705	000020			BIS	\$20,RS	ADD THESE BITS	
3399	020464	116104	000005			MOV8	5(R1),R4	PUT "FOUND" INTO R4	
3400	020470	120504				CMP8	RS,R4	DATA CORRECT?	
3401	020472	001401				BEO	68\$	BR IF YES	
3402	020474	104004				ERROR	4	ERROR	
3403	020476	104405				SCOP1		SHD9=1?	
3404	020500	005100				COM	R0	CHANGE TO FLOATING 1	
3405	020502	000241				CLC		CLEAR CARRY	
3406	020504	106100				ROLB	R0	SHIFT BIT IN R0	
3407	020506	001347				BNE	69\$	IF R0=0 THEN DONE	
3408									
3409									
3410								***** TEST 40 *****	
3411								KMC11 PROCESSOR IBUS REGISTER WRITE/READ TEST	
3412								#FLOAT A 1 THROUGH IBUS REGISTER 0	
3413								#FLOAT A 0 THROUGH IBUS REGISTER 0	
3414								*****	
3415									
3416									
3417									
3418									
3419	020510	000004				TEST40:	SCOPE		
3420	020512	012737	000040	001202			MOV	\$40,STSTMN	; LOAD THE NO. OF THIS TEST
3421	020520	012737	020664	001442			MOV	STSTMN, NEXT	; POINT TO THE START OF NEXT TEST.
3422	020526	012737	020546	001444			MOV	\$64\$,LOCK	; ADDRESS FOR LOCK ON DATA.
3423									R1 CONTAINS BASE KMC11 ADDRESS
3424	020534	104410							MASTER CLEAR KMC11
3425	020536	012702	000000						SAVE REGISTER ADDRESS FOR TYPEOUT
3426	020539	012700	000001						START WITH BIT 0
3427	020546								
3428	020548	010061	000004				MOV	R0,4(R1)	PUT PATTERN INTO PORT4
3429	020552	104412							NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3430	020554	122100							MOV DATA TO IBUS REGISTER 0
3431	020557	104412							NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3432	020559	021005							READ FROM IBUS REGISTER 0
3433	020562	010005							PUT EXPECTED IN RS
3434	020564	116104	000005						PUT "FOUND" INTO R4
3435	020570	120504							DATA CORRECT?
3436	020572	001401							BR IF YES
3437	020574	104005							ERROR
3438	020576	104405							SHD9=1?
3439	020580	000241							CLEAR CARRY
3440	020582	106100							SHIFT BIT IN R0
3441	020584	001360							IF R0=0 THEN DONE
3442	020606	012737	020622	001444					NEW SCOP1
3443	020614	012700	000001						START WITH BIT 0
3444	020620	005100							CHANGE TO FLOATING ZERO
3445	020622								
3446	020622	010061	000004						PUT PATTERN INTO PORT4

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 67
 DZKCC.P11 21-MAR-77 17:19 KMC11 MICRO PROCESSOR IBUS TESTS

PAGE: 0093

3447	020626	104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3448	020630	122100			122100!0	MOV DATA TO IBUS REGISTER 0
3449	020632	104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3450	020634	021005			21005!<0>20>	READ FROM IBUS REGISTER 0
3451	020636	010005			MOV R0, RS	PUT EXPECTED IN RS
3452	020640	116104	000005		MOV B 5(R1), R4	PUT "FOUND" INTO R4
3453	020644	120504			CMPB R5, R4	DATA CORRECT?
3454	020646	001401			BEO 68\$	BR IF YES
3455	020648	104005			ERROR 5	ERROR
3456	020652	104405			SCOP1	SM0\$=1?
3457	020654	005100			COM RD	CHANGE TO FLOATING 1
3458	020656	000241			CLC	CLEAR CARRY
3459	020660	106100			ROLB RD	SHIFT BIT IN RD
3460	020662	001356			BNE 69\$; IF RD=0 THEN DONE
3461						
3462						
3463						;***** TEST 41 *****
3464						;MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
3465						;FLOAT A 1 THROUGH IBUS REGISTER 1
3466						;FLOAT A 0 THROUGH IBUS REGISTER 1
3467						;*****
3468						
3469						: TEST 41
3470						
3471						
3472	020664	000004			TST41: SCOPE	
3473	020666	012737	000041	001202	MOV #1, STSTM	: LOAD THE NO. OF THIS TEST
3474	020674	012737	021040	001442	MOV STSTM2, NEXT	: POINT TO THE START OF NEXT TEST.
3475	020702	012737	020722	001444	MOV #64\$, LOCK	: ADDRESS FOR LOCK ON DATA.
3476						: RI CONTAINS BASE KMC11 ADDRESS
3477	020710	104410			MSTCLR	: MASTER CLEAR KMC11
3478	020712	012702	000001		MOV \$1, R2	: SAVE REGISTER ADDRESS FOR TYPEOUT
3479	020716	012700	000001		MOV \$1, R0	: START WITH BIT 0
3480	020722					
3481	020722	010061	000004		MOV RD, 4(R1)	: PUT PATTERN INTO PORT4
3482	020725	104412			ROMCLK	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3483	020730	122101			122100!1	: MOV DATA TO IBUS REGISTER 1
3484	020732	104412			ROMCLK	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3485	020734	021025			21005!<1>20>	: READ FROM IBUS REGISTER 1
3486	020736	010005			MOV RD, RS	: PUT EXPECTED IN RS
3487	020740	116104	000005		MOV 5(R1), R4	: PUT "FOUND" INTO R4
3488	020744	120504			CMPB R5, R4	: DATA CORRECT?
3489	020746	001401			BEO 65\$: BR IF YES
3490	020750	104005			ERROR 5	ERROR
3491	020752	104405			SCOP1	SM0\$=1?
3492	020754	000241			CLC	CLEAR CARRY
3493	020756	106100			ROLB RD	SHIFT BIT IN RD
3494	020760	001356			BNE 64\$; IF RD=0 THEN DONE
3495	020762	012737	020776	001444	MOV #67\$, LOCK	NEW SCOP1
3496	020770	012700	000001		MOV \$1, RD	START WITH BIT 0
3497	020774	005100			COM RD	CHANGE TO FLOATING ZERO
3498	020776	010061	000004		MOV RD, 4(R1)	
3500	021002	104412			ROMCLK	: PUT PATTERN INTO PORT4
3501	021004	122101			122100!1	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3502	021006	104412			ROMCLK	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 68
 DZKCC.P11 21-MAR-77 17:19 KMC11 MICRO PROCESSOR IBUS TESTS

PAGE

3503	021010	021025		21005!<1#20>	READ FROM IBUS REGISTER 1
3504	021012	010005		MOV R0, RS	PUT EXPECTED IN RS
3505	021014	116104	000005	MOV B S(R1), R4	PUT "FOUND" INTO R4
3506	021016	120504		CMPB R5, R4	DATA CORRECT?
3507	021018	001401		BEO 683	BR IF YES
3508	021024	104005		ERROR 5	ERROR
3509	021026	104405		SCOP1	SMOKE?
3510	021030	005100		COM R0	CHANGE TO FLOATING 1
3511	021032	000241		CLC	CLEAR CARRY
3512	021034	106100		ROLB R0	SHIFT BIT IN R0
3513	021036	001356		BNE 698	IF R0=0 THEN DONE
3514					
3515					
3516					***** TEST 42 *****
3517					MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST
3518					#FLOAT A 1 THROUGH IBUS REGISTER 2
3519					#FLOAT A 0 THROUGH IBUS REGISTER 2
3520					*****
3521					
3522					<u>TEST 42</u>
3523					*****
3524					
3525	021040	000004		1ST42: SCOPE	
3526	021042	012737	000042	MOV #42 STSTMN	: LOAD THE NO. OF THIS TEST
3527	021050	012737	021214	MOV STST43, NEXT	: POINT TO THE START OF NEXT TEST.
3528	021056	012737	021076	MOV 0645, LOCK	: ADDRESS FOR LOCK ON DATA.
3529					: R1 CONTAINS SAME KMC11 ADDRESS
3530	021064	104410		RSTCLR	: MASTER CLEAR KMC11
3531	021066	012702	000002	MOV #2, R2	: SAVE REGISTER ADDRESS FOR TIMEOUT
3532	021072	012700	000001	MOV #1, R0	: START WITH BIT 0
3533	021076	122105			
3534	021076	010061	000004	MOV R0, 4(R1)	: PUT PATTERN INTO PORTY
3535	021102	104412		ROMCLK	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3536	021104	122102		122100!2	: MOV DATA TO IBUS REGISTER 2
3537	021105	104413		ROMCLK	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3538	021106	21005!<2#20>		21005!<2#20>	: READ FROM IBUS REGISTER 2
3539	021108	021105		MOV R0, RS	: PUT EXPECTED IN RS
3540	021112	010005		MOV S(R1), R4	: PUT "FOUND" INTO R4
3541	021114	116104	000005	CMPB RS, R4	
3542	021116	120504		BEO 683	
3543	021118	001401		ERROR 5	
3544	021124	104005		SCOP1	SMOKE?
3545	021126	104405		CLC	CLEAR CARRY
3546	021128	002111		ROLB R0	SHIFT BIT IN R0
3547	021129	106100		BNE 645	IF R0=0 THEN DONE
3548	021134	021200	001444	MOV #675, LOCK	NEW SCOP1
3549	021136	012737	021152	MOV #1, R0	START WITH BIT 0
3550	021138	012700	000001	COM R0	CHANGE TO FLOATING ZERO
3551	021150	005100			
3552	021152	010061	000004	MOV R0, 4(R1)	: PUT PATTERN INTO PORTY
3553	021156	104413		ROMCLK	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3554	021158	122102		122100!2	: MOV DATA TO IBUS REGISTER 2
3555	021162	104412		ROMCLK	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3556	021164	21005!<2#20>		21005!<2#20>	: READ FROM IBUS REGISTER 2
3557	021166	010005		MOV R0, RS	: PUT EXPECTED IN RS
3558	021170	116104	000005	MOV B S(R1), R4	: PUT "FOUND" INTO R4

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 69
DZKCC.P11 21-MAR-77 17:13 KMC11 MICRO PROCESSOR IBUS TESTS

3559	021174	120504		CMPB	R5 R4	DATA CORRECT?	
3560	021176	001401		BEQ	68\$	BR IF YES	
3561	021200	104005		ERROR	5	ERROR	
3562	021202	104405		SCPI		SH09=1?	
3563	021204	005100		COM	RD	CHANGE TO FLOATING 1	
3564	021206	000241		CLC		CLEAR CARRY	
3565	021210	106100		ROLB	RD	SHIFT BIT IN RD	
3566	021212	001356		BNE	69\$	IF RD=0 THEN DONE	
3567							
3568						***** TEST 43 *****	
3569						MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST	
3570						INFLOAT A 1 THROUGH IBUS REGISTER 3	
3571						INFLOAT A 0 THROUGH IBUS REGISTER 3	
3572						*****	
3573							
3574							
3575							
3576							
3577							
3578	021214	000004		SCOPE			
3579	021216	012737	000043	001202	MOV 843 STSTMN	LOAD THE NO. OF THIS TEST	
3580	021224	012737	021370	001442	MOV 8TST44, NEXT	POINT TO THE START OF NEXT TEST.	
3581	021232	012737	021252	001444	MOV 864\$, LOCK	ADDRESS FOR LOCK ON DATA.	
3582	021240	104410		MSTCLR		R1 CONTAINS BASE KMC11 ADDRESS	
3583	021242	012702	000003	MOV	83, R2	MASTER CLEAR KMC11	
3584	021244	012700	000001	MOV	81, RD	SAVE REGISTER ADDRESS FOR TIMEOUT	
3585	021252					START WITH BIT 0	
3586	021254	010061	000004	64S:	MOV RO,4(R1)	PUT PATTERN INTO PORT4	
3587	021256	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
3588	021258	122103		122100!3		MOV DATA TO IBUS REGISTER 3	
3589	021260	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
3590	021262	021065		21005!(3#20)		READ FROM IBUS REGISTER 3	
3591	021264	021065		MOV	RD, RS	PUT EXPECTED IN RS	
3592	021266	010005		MOVB	5(R1), R4	PUT FOUND INTO R4	
3593	021270	116104	000005	CMPB	R5, R4	DATA CORRECT?	
3594	021274	120504		BEQ	68\$	BR IF YES	
3595	021276	001401		ERROR	5	ERROR	
3596	021280	104005		SCPI		INFLOAT 1?	
3597	021282	104405		CLC		CLEAR CARRY	
3598	021284	000241		ROLB	RD	SHIFT BIT IN RD	
3599	021286	106100		BNE	64\$	IF RD=0 THEN DONE	
3600	021290	001360		MOV	867\$, LOCK	NEW SCPI	
3601	021292	012737	021326	001444	MOV	81, RD	START WITH BIT 0
3602	021294	012700	000001	COM	RD	CHANGE TO FLOATING ZERO	
3603	021296	005100		69\$:	MOV RO,4(R1)	PUT PATTERN INTO PORT4	
3604	021298	021326	000004	ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
3605	021300	010061	000004	122100!3		MOV DATA TO IBUS REGISTER 3	
3606	021302	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
3607	021304	122103		21005!(3#20)		READ FROM IBUS REGISTER 3	
3608	021306	104412		MOV	RD, RS	PUT EXPECTED IN RS	
3609	021308	021065		MOVB	5(R1), R4	PUT FOUND INTO R4	
3610	021310	010005		CMPB	R5, R4	DATA CORRECT?	
3611	021314	116104	000005	BEQ	68\$	BR IF YES	
3612	021316	120504		ERROR	5	ERROR	
3613	021318	001401					
3614	021324	104005					

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 70
DZKCC.P11 21-MAR-77 17:19 KMC11 MICRO PROCESSOR IBUS TESTS

PAGE: 0096

3615 021356 104405	689:	SCOP1	SH09=1'
3616 021360 005100		COM RO	CHANGE TO FLOATING 1
3617 021362 000241		CLC	CLEAR CARRY
3618 021364 106100		ROLB RO	SHIFT BIT IN RO
3619 021366 001356		BNE 698	; IF RO=0 THEN DONE
3620			
3621			
3622			
3623			
3624			
3625			
3626			
3627			
3628			
3629			
3630			
3631 021370 000004	TST44:	SCOPE	
3632 021372 012737		MOV 44, STSTM	LOAD THE NO. OF THIS TEST
3633 021400 012737		MOV STST45, NEXT	POINT TO THE START OF NEXT TEST.
3634 021406 012737		MOV 8645, LOCK	ADDRESS FOR LOCK ON DATA.
3635			
3636 021414 104410		MSTCLR	R1 CONTAINS SAME KMC11 ADDRESS
3637 021416 012702		MOV R4, R2	MASTER CLEAR KMC11
3638 021422 012700		MOV S1, R0	SAME REGISTER ADDRESS FOR TYPEOUT
3639 021426			START WITH BIT 0
3640 021428 010061	649:	MOV R0, 4(R1)	
3641 021432 104412		ROMCLK	PUT PATTERN INTO PORT4
3642 021434 122104		122100!4	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3643 021436 104412		ROMCLK	MOV DATA TO IBUS REGISTER 4
3644 021440 021105		21005!<4#20>	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3645 021442 010005		MOV R0, R5	READ FROM IBUS REGISTER 4
3646 021444 116104	000005	MOVB S(R1), R4	PUT EXPECTED IN R5
3647 021450 120504		CMPB R5, R4	PUT "FOUND" INTO R4
3648 021452 001401		BEQ 68\$	DATA CORRECT?
3649 021454 104005		ERROR 5	BR IF YES
3650 021456 104405		SCOP1	ERROR
3651 021460 000241		CLC	SH09=1'
3652 021462 106100		ROLB RO	CLEAR CARRY
3653 021464 001356		BNE 645	SHIFT BIT IN RO
3654 021466 012737	021502	MOV 8675, LOCK	; IF RO=0 THEN DONE
3655 021474 012700	000001	MOV S1, R0	NEW SCOP1
3656 021500 005100		CON R0	START WITH BIT 0
3657 021502			CHANGE TO FLOATING ZERO
3658 021502 010061	000004	MOV R0, 4(R1)	
3659 021506 104412		ROMCLK	PUT PATTERN INTO PORT4
3660 021510 122104		122100!4	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3661 021512 104412		ROMCLK	MOV DATA TO IBUS REGISTER 4
3662 021514 021105		21005!<4#20>	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3663 021516 010005		MOV R0, R5	READ FROM IBUS REGISTER 4
3664 021520 116104		MOVB S(R1), R4	PUT EXPECTED IN R5
3665 021524 120504		CMPB R5, R4	PUT "FOUND" INTO R4
3666 021526 001401		BEQ 68\$	DATA CORRECT?
3667 021530 104005		ERROR 5	BR IF YES
3668 021532 104405		SCOP1	ERROR
3669 021534 005100		COM RO	SH09=1'
3670 021536 000241		CLC	CHANGE TO FLOATING 1
			CLEAR CARRY

3671	021540	106100		ROLB	RD	:SHIFT BIT IN RD
3672	021542	001356		BNE	69%	;IF RD=0 THEN DONE
3673						
3674						
3675				***** TEST 45 *****		
3676				MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST		
3677				FLOAT A 1 THROUGH IBUS REGISTER 5		
3678				FLOAT A 0 THROUGH IBUS REGISTER 5		
3679				*****		
3680						
3681				; TEST 45		
3682				-----		
3683				*****		
3684	021544	000004		13T45:	SCOPE	
3685	021546	012737	000045	MOV	#45, STSTNM	: LOAD THE NO. OF THIS TEST
3686	021554	012737	021720	MOV	#TST46, NEXT	: POINT TO THE START OF NEXT TEST.
3687	021562	012737	021602	MOV	#64\$, LOCK	: ADDRESS FOR LOCK ON DATA.
3688						R1 CONTAINS BASE KMC11 ADDRESS
3689	021570	104410		MSTCLR		MASTER CLEAR KMC11
3690	021572	012702	000005	MOV	#5, R2	SAVE REGISTER ADDRESS FOR TYPEOUT
3691	021576	012700	000001	MOV	#1, RD	START WITH BIT 0
3692	021602					
3693	021608	010061	000004	MOV	RD, 4(R1)	PUT PATTERN INTO PORT4
3694	021608	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3695	021610	122105		122100!5		MOV DATA TO IBUS REGISTER 5
3696	021612	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3697	021614	021125		21005!(5#20)		READ FROM IBUS REGISTER 5
3698	021616	010005		MOV	RD, RS	PUT EXPECTED IN RS
3699	021620	116104	000005	MOV8	S(R1), R4	PUT "FOUND" INTO R4
3700	021624	120504		CMPB	RS, R4	DATA CORRECT?
3701	021626	001401		BEQ	65\$	BR IF YES
3702	021630	104005		ERROR	5	ERROR
3703	021632	104405		SCOP1		SH0P8!
3704	021634	000241		CLC		CLEAR CARRY
3705	021636	106100		ROLB	RD	SHIFT BIT IN RD
3706	021640	001360		BNE	64%	IF RD=0 THEN DONE
3707	021642	012737	021656	MOV	#67%, LOCK	NEW SCOP1
3708	021650	012700	000001	MOV	#1, RD	START WITH BIT 0
3709	021654	005100		COM	RD	CHANGE TO FLOATING ZERO
3710	021656			69%:		
3711	021656	010061	000004	MOV	RD, 4(R1)	PUT PATTERN INTO PORT4
3712	021662	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3713	021664	122105		122100!5		MOV DATA TO IBUS REGISTER 5
3714	021666	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3715	021670	021125		21005!(5#20)		READ FROM IBUS REGISTER 5
3716	021672	010005		MOV	RD, RS	PUT EXPECTED IN RS
3717	021674	116104	000005	MOV8	S(R1), R4	PUT "FOUND" INTO R4
3718	021700	120504		CMPB	RS, R4	DATA CORRECT?
3719	021702	001401		BEQ	65\$	BR IF YES
3720	021704	104005		ERROR	5	ERROR
3721	021706	104405		SCOP1		SH0P8!
3722	021710	005100		COM	RD	CHANGE TO FLOATING 1
3723	021712	000241		CLC		CLEAR CARRY
3724	021714	106100		ROLB	RD	SHIFT BIT IN RD
3725	021716	001356		BNE	69%	IF RD=0 THEN DONE
3726						

H08

3727
 3728
 3729
 3730
 3731
 3732
 3733
 3734
 3735
 3736 :***** TEST 46 *****
 3737 021720 000004 :*****
 3738 021722 012737 000046 001202 TST46: SCOPE
 3739 021730 012737 022074 001442 MOV #46, STSTMN
 3740 021736 012737 021756 001444 MOV #TST47, NEXT
 3741 :*****
 3742 021744 104410 MOV #64\$, LOCK
 3743 021746 012702 000006 :*****
 3744 021752 012700 000001 MSTRCLR
 3745 021756 010061 000004 MOV #6, R2
 3746 021762 104412 MOV #1, R0
 3747 021764 122106 :*****
 3748 021766 104412 ROMCLK
 3749 021770 021145 122100!6
 3750 021772 010005 21005!(6+20)
 3751 021774 116104 000005 MOV RO, RS
 3752 022000 120504 MOVB S(R1), R4
 3753 022002 001401 CMPB RS, R4
 3754 022004 104005 BEQ 65\$
 3755 022006 104405 :*****
 3756 022010 000241 ERROR 5
 3757 022012 106100 SCOP1
 3758 022014 001360 CLC
 3759 022016 012737 022032 001444 ROLB RO
 3760 022018 012700 000001 BNE 64\$
 3761 022024 012700 MOV #67\$, LOCK
 3762 022030 005100 MOV #1, R0
 3763 022032 005100 COM RO
 3764 022032 010061 000004 :*****
 3765 022036 104412 MOV RO, 4(R1)
 3766 022040 122106 ROMCLK
 3767 022042 104412 122100!6
 3768 022044 021145 21005!(6+20)
 3769 022046 010005 MOV RO, RS
 3770 022050 116104 MOVB S(R1), R4
 3771 022054 120504 CMPB RS, R4
 3772 022056 001401 BEQ 68\$
 3773 022058 104005 :*****
 3774 022062 104405 ERROR 5
 3775 022064 005100 SCOP1
 3776 022066 000241 COM RO
 3777 022070 106100 CLC
 3778 022072 001356 ROLB RO
 3779 :*****
 3780 :***** TEST 47 *****
 3781 :*****
 3782 :*****
 ;***** TEST 46 *****
 ;*MICRO PROCESSOR IBUS REGISTER WRITE/READ TEST

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 73
 DZKCC.P11 21-MAR-77 17:19 KMC11 MICRO PROCESSOR IBUS TESTS

PAGE: 0099

```

3783          :#FLOAT R0 THROUGH IBUS REGISTER 7
3784          :*****TEST 47*****
3785          :*****TEST 47*****
3786          ; TEST 47
3787          -----
3788          ; TEST 47
3789          ; TEST 47
3790 022074 000004      ST47: SCOPE
3791 022076 012737 000047 001202      MOV #47, STSTMN
3792 022104 012737 022250 001442      MOV #TSTS0,NEXT
3793 022112 012737 022132 001444      MOV #64$,LOCK
3794          ; LOAD THE NO. OF THIS TEST
3795          ; POINT TO THE START OF NEXT TEST.
3796          ; ADDRESS FOR LOCK ON DATA.
3797          ; RI CONTAINS BASE KMC11 ADDRESS
3798          ; MASTER CLEAR KMC11
3799          ; SAVE REGISTER ADDRESS FOR TYPEOUT
3800          ; START WITH BIT 0
3801          ; PUT PATTERN INTO PORT4
3802          ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3803          ; MOV DATA TO IBUS REGISTER 7
3804          ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3805          ; READ FROM IBUS REGISTER 7
3806          ; PUT EXPECTED IN RS
3807          ; PUT "FOUND" INTO R4
3808          ; DATA CORRECT?
3809          ; BR IF YES
3810          ; ERROR
3811          ; SW09=1
3812          ; CLEAR CARRY
3813          ; SHIFT BIT IN R0
3814          ; IF R0=0 THEN DONE
3815          ; NEW SCOP1
3816          ; START WITH BIT 0
3817          ; CHANGE TO FLOATING ZERO
3818          ; PUT PATTERN INTO PORT4
3819          ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3820          ; MOV DATA TO IBUS REGISTER 7
3821          ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3822          ; READ FROM IBUS REGISTER 7
3823          ; PUT EXPECTED IN RS
3824          ; PUT "FOUND" INTO R4
3825          ; DATA CORRECT?
3826          ; BR IF YES
3827          ; ERROR
3828          ; SW09=1
3829          ; CHANGE TO FLOATING 1
3830          ; CLEAR CARRY
3831          ; SHIFT BIT IN R0
3832          ; IF R0=0 THEN DONE
3833          ; ***** TEST 50 *****
3834          ; MICRO PROCESSOR IBUS DUAL ADDRESS TEST
3835          ; WRITE ALL IBUS REGISTERS WITH INCREMENTING PATTERN
3836          ; READ ALL IBUS REGISTERS TO VERIFY CORRECT ADDRESSING
3837          ; ***** TEST 50 *****
3838

```

3839
 3840
 3841
 3842
 3843 022250 000004 022250 012737 000050 001202 ; TEST 50
 3844 022250 012737 022476 001442 ;*****
 3845 022250 012737 022304 001444 FST50: SCOPE
 3846 022250 012737 022304 001444 NOV #50, STSTNM
 3847 022250 012737 022304 001444 NOV #TSTS1, NEXT
 3848 022250 012737 022304 001444 NOV #18, LOCK ; LOAD THE NO. OF THIS TEST
 3849 022250 012737 022304 001444 NOV #TSTS1, NEXT ; POINT TO THE START OF NEXT TEST.
 3850 022250 012737 022304 001444 NOV #18, LOCK ; ADDRESS FOR LOCK ON DATA.
 3851 022250 012737 022304 001444 MSTCLR ; R1 CONTAINS SAME KMC11 ADDRESS
 3852 022250 012737 022304 001444 NOV R1, RD ; MASTER CLEAR KMC11
 3853 022250 012737 022304 001444 CLR R2 ; INITIAL WITH A ONE
 3854 022250 012737 022304 001444 NOV R2, R3 ; R2 CONTAINS ADDRESS OF REGISTER
 3855 022250 012737 022304 001444 CLR R3 ; R2 REGISTER ADDRESS
 3856 022250 012737 022304 001444 NOV RD, 4(R1) ; MOVE R1 TO PORT4
 3857 022250 012737 022304 001444 BIC R1, 5\$; CLEAR ADDRESS FIELD OF INSTRUCTION
 3858 022250 012737 022304 001444 BIS R3, 5\$; ADD ADDRESS TO INSTRUCTION
 3859 022250 012737 022304 001444 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3860 022250 012737 022304 001444 122100 ; MOVE RD, 4 TO IBUS REGISTER
 3861 022250 012737 022304 001444 RSL R3 ; SHIFT ADDRESS
 3862 022250 012737 022304 001444 RSL R3 ; 4 TIMES TO GET
 3863 022250 012737 022304 001444 RSL R3 ; IT TO BITS 4-7
 3864 022250 012737 022304 001444 RSL R3 ; OF NEXT INSTRUCTION
 3865 022250 012737 022304 001444 BIC R3, 6\$; CLEAR ADDRESS FIELD
 3866 022250 012737 022304 001444 BIS R3, 6\$; ADD ADDRESS TO INSTRUCTION
 3867 022250 012737 022304 001444 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3868 022250 012737 022304 001444 21005 ; READ FROM IBUS REGISTER
 3869 022250 012737 022304 001444 NOV RD, RS ; PUT "EXPECTED" IN RS
 3870 022250 012737 022304 001444 NOVB S(R1), R4 ; PUT "FOUND" IN RS
 3871 022250 012737 022304 001444 CMPB R5, R4 ; IS DATA CONNECT?
 3872 022250 012737 022304 001444 REQ R5 ; BR IF YES
 3873 022250 012737 022304 001444 ERROR S ; DATA ERROR
 3874 022250 012737 022304 001444 SCOP1 ; SHOW 1
 3875 022250 012737 022304 001444 INC R0 ; INCREMENT PATTERN
 3876 022250 012737 022304 001444 INC R2 ; INCREMENT REGISTER ADDRESS
 3877 022250 012737 022304 001444 BNE #7+1, R2 ; LAST ADDRESS DONE?
 3878 022250 012737 022304 001444 BR IF NO
 3879 022250 012737 022304 001444 NEW SCOP1 ; NEW SCOP1
 3880 022250 012737 022304 001444 INC R0 ; RESTART PATTERN TO 1
 3881 022250 012737 022304 001444 INC R2 ; RESTART AT ADDRESS 0
 3882 022250 012737 022304 001444 BNE #7+1, R2 ; RESTART AT ADDRESS 0
 3883 022250 012737 022304 001444 ROMCLK ; CLEAR ADDRESS FIELD OF INSTRUCTION
 3884 022250 012737 022304 001444 21005 ; ADD ADDRESS TO INSTRUCTION
 3885 022250 012737 022304 001444 NOV RD, RS ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3886 022250 012737 022304 001444 NOVB S(R1), R4 ; READ FROM IBUS REGISTER
 3887 022250 012737 022304 001444 CMPB R5, R4 ; PUT "EXPECTED" IN RS
 3888 022250 012737 022304 001444 REQ R5 ; PUT "FOUND" IN RS
 3889 022250 012737 022304 001444 ERROR S ; DATA CONNECT?
 3890 022250 012737 022304 001444 SCOP1 ; BR IF YES
 3891 022250 012737 022304 001444 INC R0 ; DUAL ADDRESSING ERROR
 3892 022250 012737 022304 001444 INC R2 ; SHOW 1
 3893 022250 012737 022304 001444 ADD R20, R3 ; INCREMENT PATTERN
 3894 022250 012737 022304 001444 CMP #7+1, R2 ; NEXT ADDRESS
 3895 022250 012737 022304 001444 BNE 35 ; ADD 1 TO ADDRESS IN R3(SHIFTED 4 TIMES)
 3896 022250 012737 022304 001444 NOV #TSTS1, NEXT ; R2 ; LAST ADDRESS DONE?
 3897 022250 012737 022304 001444 NOV #18, LOCK ; BR IF NO

3895
 3896
 3897 :***** TEST 51 *****
 3898 :MICRO PROCESSOR BR REGISTER TEST
 3899 :FLOAT A 1 THROUGH THE BR
 3900 :FLOAT A 0 THROUGH THE BR
 3901 :*****
 3902 : TEST 51
 3903 :-----
 3904 :*****
 3905 :
 3906 022476 000004 :
 3907 022500 012737 000051 001202 :\$1, STSTMH
 3908 022506 012737 022646 001442 :MOV \$TS, \$P NEXT
 3909 022514 012737 022530 001444 :MOV \$648, LOCK
 3910 : LOAD THE NO. OF THIS TEST.
 3911 : POINT TO THE START OF NEXT TEST.
 3912 : ADDRESS FOR LOCK ON DATA.
 3913 : R1 CONTAINS BASE KMC11 ADDRESS
 3914 :MASTER CLEAR KMC11
 3915 :START PATTERN WITH BIT0
 3916 :
 3917 :
 3918 :
 3919 :
 3920 :
 3921 :
 3922 :
 3923 :
 3924 :
 3925 :
 3926 :
 3927 :
 3928 :
 3929 :
 3930 :
 3931 :
 3932 :
 3933 :
 3934 :
 3935 :
 3936 :
 3937 :
 3938 :
 3939 :
 3940 :
 3941 :
 3942 :
 3943 :
 3944 :
 3945 :
 3946 :
 3947 :
 3948 :
 3949 :
 3950 :
 :***** TEST 52 *****
 :SCRATCH PAD TEST

022604 001444 64S:
 t\$T51: SCOPE
 MOV \$51, STSTMH
 MOV \$TS, \$P NEXT
 MOV \$648, LOCK
 RSTCLR
 MOV \$1, R0
 65S:
 MOV R0, 4(R1)
 ROMCLK
 120500
 ROMCLK
 061225
 MOV R0, RS
 ST(R1), R4
 CMPB RS, R4
 BEQ 65S
 ERROR 6
 SCOP1
 CLC
 ROLB R0
 BNE 64S
 MOV \$675, LOCK
 69S:
 MOV \$1, R0
 COM R0
 67S:
 R0, 4(R1)
 ROMCLK
 120500
 ROMCLK
 061225
 MOV R0, RS
 ST(R1), R4
 CMPB RS, R4
 BEQ 68S
 ERROR 6
 SCOP1
 COM R0
 CLC
 ROLB R0
 BNE 69S
 68S:
 R0, 4(R1)
 ROMCLK
 120500
 ROMCLK
 061225
 MOV R0, RS
 ST(R1), R4
 CMPB RS, R4
 BEQ 68S
 ERROR 6
 SCOP1
 COM R0
 CLC
 ROLB R0
 BNE 68S
 :CHANGE BACK TO A ONE
 :CLEAR CARRY
 :SHIFT BIT IN R0
 :DONE IF R0=0

3951
3952
3953
3954
3955
3956
3957 ;*FLOAT A 1 THROUGH EACH SCRATCH PAD LOCATION
3958 ;*FLOAT A 0 THROUGH EACH SCRATCH PAD LOCATION
3959 ;*****
3960 ; TEST 52
3961 ;*****
3962 022646 000004
3963 022650 012737 000052 001202 TSTS2: SCOPE
3964 022655 012737 023114 001442 MOV R52 STSTMN
3965 022656 012737 022702 001444 MOV STSTS3, NEXT
3966 022657 012737 MOV R64S, LOCK
3967 022672 104410 000001 022722 64S: MSTCLR
3968 022674 005002 012700 CLR R2
3969 022675 012700 000017 MOV S1, R0
3970 022676 022737 000017 BIC S17, 65S
3971 022677 050237 022722 BIS R2, 65S
3972 022678 010061 000004 MOV R0, 4(R1)
3973 022679 104412 022722 ROMCLK
3974 022680 123100 123100
3975 022681 042737 000017 65S: BIC S17, 65S
3976 022682 050237 022740 BIS R2, 65S
3977 022683 010061 000004 ROMCLK
3978 022684 116104 000005 66S: ROMCLK
3979 022685 120504 011401
3980 022686 001401 022740 66S: ROMCLK
3981 022687 104407 010061
3982 022688 104405 022740 66S: ROMCLK
3983 022689 000241 010061
3984 022690 106100 022740 66S: ROMCLK
3985 022691 011304 010061
3986 022692 012737 023006 001444 67S: SCOP1
3987 022693 012700 000001 MOV R0
3988 022694 015100 023006 001444 67S: SCOP1
3989 022695 042737 000017 023026 73S: BIC
3990 022696 050237 023026 000004 BIS
3991 022697 010061 000004 MOV R0, 4(R1)
3992 022698 104412 023026 ROMCLK
3993 022699 123100 123100
3994 022700 042737 000017 73S: BIC S17, 70S
3995 022701 050237 023044 000017 69S: BIS R2, 70S
3996 022702 104412 023044 001444 70S: ROMCLK
3997 022703 040600 023044 000004 70S: ROMCLK
3998 022704 104412 023044 000005 70S: ROMCLK
3999 022705 061225 010061
4000 022706 010005 010061
4001 022707 116104 000005
4002 022708 120504 001401
4003 022709 001401 023044
4004 022710 104407 000005
4005 022711 104405 023044
4006 022712 005100 000005 TSTS2: COM
4007 ; LOAD THE NO. OF THIS TEST
4008 ; POINT TO THE START OF NEXT TEST.
4009 ; ADDRESS FOR LOCK ON DATA.
4010 ; R1 CONTAINS DATA FOR KMC11 ADDRESS
4011 ; MASTER CLEAR KMC11
4012 ; START AT ADDRESS ZERO
4013 ; START WITH R0 TO
4014 ; CLEAR ADDRESS FIELD OF INSTRUCTION
4015 ; ADD ADDRESS TO INSTRUCTION
4016 ; WRITE INSTRUCTION TO PORT4
4017 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4018 ; WRITE ADDRESS FOR ADDRESS IN R2
4019 ; CLEAR ADDRESS FIELD OF INSTRUCTION
4020 ; ADD ADDRESS TO INSTRUCTION
4021 ; WRITE INSTRUCTION TO PORT4
4022 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4023 ; MOVE SP TO R4
4024 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4025 ; MOVE SP TO R4
4026 ; PUT "DETECTED" IN RS
4027 ; PUT "FOUND" IN R4
4028 ; DATA CORRECT
4029 ; BR IF YES
4030 ; DATA ERROR
4031 ; SH09=1?
4032 ; CHANGE BACK TO A ONE

MOS

DZKCC MACY11 27(1006) 12-MAY-77 10:34 PAGE 77
DZKCC. P11 21-MAR-77 17:19 KMC11 SCRATCH PAD TESTS

PAGE: 01L3

MACY11 27(1006) 12-MAY-77 18:34 PAGE 78
SEXCO.P11 21-MAR-77 17:19 KMC11 SCRATCH PAD TESTS

PAGE: C

4063 023302 104412 ROMCLK :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4064 023304 061225 61225 MOV BR TO PORTS
 4065 023306 010005 MOV R5
 4066 023310 116104 000005 MOVB 5(R1),R4 PUT "EXPECTED" IN R5
 4067 023314 120504 CMPB RS,R4 PUT "FOUND" IN R4
 4068 023316 001401 BEQ 7\$ DATA CORRECT?
 4069 023320 104007 ERROR 7 BR IF YES
 4070 023323 104405 SCOP1 SP ADDRESSING ERROR
 4071 023324 005200 INC R0 SW09=1?
 4072 023326 005203 INC R3 INCREMENT PATTERN
 4073 023330 022703 CMP #20,R3 ;LAST ADDRESS DONE?
 4074 023334 001352 BYE 5\$ NEXT ADDRESS
 ;BR IF NO

7\$:

;***** TEST 54 *****
 ;INTERRUPT TEST
 ;TEST THAT DEVICE CAN INTERRUPT TO VECTOR A
 ;*****

; TEST 54

TST54:

4085 023336 000004 SCOPE ; LOAD THE NO. OF THIS TEST
 4086 023340 012737 000054 001202 MOV #54, STSTNM
 4087 023346 012737 023432 001442 MOV #TSTS5, NEXT POINT TO THE START OF NEXT TEST.
 4088 023354 000005 RESET ; R1 CONTAINS BASE KMC11 ADDRESS
 4089 023356 005011 CLR BUS RESET
 4090 023360 004537 JSR (R1) CLEAR RUN
 4091 023364 023426 R5, SETVEC SET UP VECTORS
 4092 023365 023424 38 X00
 4093 023370 340 28 X04
 4094 023372 012737 000340 177776 1\$: LEVEL 7
 4095 023376 012761 000200 000004 MOV #340, PS PS = LEVEL 7
 4096 023400 012761 000200 000004 MOV #200, 4(R1) WRITE PORTY
 4097 023406 104412 ROMCLK NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4098 023410 121111 121111 SET BR R9 IN IBUS# REG 11
 4099 023412 005037 177776 CLR ALLOW INTERRUPT
 4100 023416 000240 NOP
 4101 023420 104010 ERROR 10 ;NO INTERRUPT
 4102 023422 000403 BR 4\$
 4103 023424 104011 2\$: ERROR 11 ;WRONG VECTOR
 4104 023426 012706 001200 3\$: MOV #STACK, SP ;RESET STACK
 4105 023432 012706 4\$:

;***** TEST 55 *****
 ;INTERRUPT TEST
 ;TEST THAT DEVICE CAN INTERRUPT TO VECTOR B
 ;*****

; TEST 55

TST55:

4115 023432 000004 SCOPE ; LOAD THE NO. OF THIS TEST
 4117 023434 012737 000055 001202 MOV #55, STSTNM
 4118 023442 012737 023524 001442 MOV #TSTS56, NEXT POINT TO THE START OF NEXT TEST.

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 79
 DZKCC.P11 21-MAR-77 17:19 KMC11 INTERRUPT TESTS

PAGE: 010F

4119							R1 CONTAINS BASE KMC11 ADDRESS
4120	023490	104410				MSTCLR	MASTER CLEAR KMC11
4121	023490	004537	035516			JSR	SET UP VECTORS
4122	023490	025516				25	XX0
4123	023490	025520				35	XX4
4124	023490	340				.BYTE	LEVEL 7
4125	023490	012737	000340	177776	1S:	MOV	PS = LEVEL 7
4126	023490	012761	000300	000004		MOV	WRITE PORT4
4127	023500	104412				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4128	023500	121111				121111	SET BR RQ IN IBUS* REG 11
4129	023504	005037	177776			CLR	ALLOW INTERRUPT
4130	023510	000240				NOP	
4131	023512	104010				ERROR	;NO INTERRUPT
4132	023514	000403				BR	4S
4133	023516	104011				ERROR	11
4134	023520	01270E	001200		2S:	MOV	;WRONG VECTOR
4135	023524				3S:	#STACK,SP	;RESET STACK
4136					4S:		

***** TEST 56 *****
 *PRIORITY INTERRUPT TESTS
 *SET PS TO ALL BR LEVELS EQUAL OR GREATER THAN
 *THE KMC11 LEVEL, VERIFY THAT KMC11 DOES NOT INTERRUPT

TEST 56

4144								
4145								
4146								
4147	023524	000004				1ST56: SCOPE		
4148	023526	012737	000056	001202		MOV	\$56 STSTMN	
4149	023534	012737	023646	001442		MOV	STSTM7,NEXT	: LOAD THE NO. OF THIS TEST POINT TO THE START OF NEXT TEST.
4150								R1 CONTAINS BASE KMC11 ADDRESS
4151	023542	104410				MSTCLR	MASTER CLEAR KMC11	
4152	023544	012702	000340			MOV	340, R2	PUT LEVEL 7 IN R2
4153	023550	010237	177776			MOV	R2,PS	SET PRIORITY TO 7
4154	023554	013700	002050			MOV	STAT1, R0	GET BR LEVEL OF KMC11
4155	023560	006200				RSR	R0	SHIFT R0 4 TIMES
4156	023562	006200				RSR	R0	TO GET PROPER LEVEL
4157	023564	006200				RSR	R0	
4158	023564	006200				RSR	R0	
4159	023570	012700	177437			BIC	8177437, R0	CLEAR UNWANTED BITS
4160	023574	004537	035516			JSR	RS, SETVEC	SET UP VECTORS
4161	023579	023642				2S:		A VECTOR
4162	023582	023642				2S:		B VECTOR
4163	023604	340				.BYTE	340,340	PRIORITY 7
4164	023606	012761	000200	000004	4S:	MOV	8200,4(R1)	LOAD PORT4
4165	023614	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4166	023616	121111				121111		SET BR REQUEST
4167	023620	010237	177776		5S:	MOV	R2,PS	PUT LEVEL IN R2 IN PS
4168	023624	000240				NOP		
4169	023626	020002				CMP	R0,R2	IS PRESENT PS LEVEL = TO KMC LEVEL
4170	023630	001403				BEO	1S	BR IF YES
4171	023632	162702				SUB	840,R2	NO GET NEXT LOWER LEVEL IN R2
4172	023636	000770				BR	5S	AND CONTINUE WITH TEST
4173	023640	104420			1S:	ADVANCE		ADVANCE LOOP
4174	023642	104020			2S:	ERROR	20	ERROR UNEXPECTED INTERRUPT

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 80
 DZKCC.P11 21-MAR-77 17:19 KMC11 INTERRUPT TESTS

PAGE 80

4175 023644 000002

RTI

4176
4177
4178
4179
4180
4181
4182
4183
4184
4185

***** TEST 57 *****
 #PRIORITY INTERRUPT TESTS
 #SET PS TO ALL BR LEVELS LESS THAN THE KMC11 LEVEL
 #VERIFY THAT THE KMC11 WILL INTERRUPT

4186
4187

TEST 57

4188 023646 000004	023650 012737 000057 001202	023656 012737 024014 001442	t\$T57: SCOPE	MOV #57, STSTMN MOV #T\$160,NEXT	: LOAD THE NO. OF THIS TEST : POINT TO THE START OF NEXT TEST. : R1 CONTAINS BASE KMC11 ADDRESS
4189 023664 104410	023666 012702 000340	023672 010237 177776	MSTCLR	MOV #340,R2 MOV R2,PS	: MASTER CLEAR KMC11 : PUT LEVEL 7 IN R2
4190 023676 006200	023676 006200	023676 006200	MOV STAT1,RO	MOV STAT1,RO	: SET PRIORITY TO 7
4191 023676 006200	023676 006200	023676 006200	RSR RD	RSR RD	: GET BR LEVEL OF KMC11
4192 023676 006200	023676 006200	023676 006200	RSR RD	RSR RD	: SHIFT RD 4 TIMES
4193 023676 006200	023676 006200	023676 006200	RSR RD	RSR RD	: TO GET PROPER LEVEL
4194 023676 006200	023676 006200	023676 006200	BIC #177437,RO	BIC #177437,RO	CLEAR UNWANTED BITS
4195 023676 006200	023676 006200	023676 006200	MOV RO,R2	MOV RO,R2	: PUT KMC LEVEL IN R2
4196 023676 006200	023676 006200	023676 006200	SUB #10,R2	SUB #10,R2	: GET NEXT LOWER LEVEL IN R2
4197 023676 006200	023676 006200	023676 006200	JSR RS,SETVEC	JSR RS,SETVEC	: SET UP VECTORS
4198 023676 006200	023676 006200	023676 006200	20	20	: A VECTOR
4199 023676 006200	023676 006200	023676 006200	30	30	: B VECTOR
4200 023676 006200	023676 006200	023676 006200	PRIORITY 7	PRIORITY 7	: PRIORITY 7
4201 023676 006200	023676 006200	023676 006200	LOAD PORTY	LOAD PORTY	: LOAD PORTY
4202 023676 006200	023676 006200	023676 006200	177437	177437	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4203 023676 006200	023676 006200	023676 006200	SET BR REQUEST	SET BR REQUEST	: SET BR REQUEST
4204 023676 006200	023676 006200	023676 006200	PUT LEVEL IN R2 IN PS	PUT LEVEL IN R2 IN PS	: PUT LEVEL IN R2 IN PS
4205 023676 006200	023676 006200	023676 006200	4\$: .BYTE 340,340	4\$: .BYTE 340,340	: ERROR, NO INTERRUPT
4206 023676 006200	023676 006200	023676 006200	MOV #200,4(R1)	MOV #200,4(R1)	: IS IT DOWN TO LEVEL 3 YET?
4207 023676 006200	023676 006200	023676 006200	ROMCLK 121111	ROMCLK 121111	: YES, KMC DID NOT INTERRUPT, ERROR
4208 023676 006200	023676 006200	023676 006200	NOP	NOP	: PUT NEXT LOWER LEVEL IN R2
4209 023676 006200	023676 006200	023676 006200	5\$: ERROR 10	5\$: ERROR 10	: CONTINUE TEST
4210 023676 006200	023676 006200	023676 006200	CMP #140,R2	CMP #140,R2	: ADVANCE LOOP
4211 023676 006200	023676 006200	023676 006200	BEQ 15	BHQ 15	: ADVANCE LOOP
4212 023676 006200	023676 006200	023676 006200	SUB #10,R2	SUB #10,R2	: SET UP FOR RTI
4213 023676 006200	023676 006200	023676 006200	BR 45	BR 45	: SET UP FOR RTI
4214 023676 006200	023676 006200	023676 006200	ADVANCE	ADVANCE	: SET UP FOR RTI
4215 023676 006200	023676 006200	023676 006200	15: MOV #68,(SP)	15: MOV #68,(SP)	: SET UP FOR RTI
4216 023676 006200	023676 006200	023676 006200	RTI	RTI	: SET UP FOR RTI
4217 023676 006200	023676 006200	023676 006200	35: ERROR 11	35: ERROR 11	: ERROR, WRONG VECTOR
4218 023676 006200	023676 006200	023676 006200	MOV #68,(SP)	MOV #68,(SP)	: SET UP FOR RTI
4219 023676 006200	023676 006200	023676 006200	RTI	RTI	: SET UP FOR RTI

***** TEST 60 *****
 #MPR TEST
 #TEST OF DATA, 1 WORD FROM UPROC TO 11 MEMORY

4220 023676 006200
 4221 023676 006200
 4222 023676 006200
 4223 023676 006200
 4224 023676 006200
 4225 023676 006200
 4226 023676 006200
 4227 023676 006200
 4228 023676 006200
 4229 023676 006200
 4230 023676 006200

TEST 60

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 81
DZKCC.P11 21-MAR-77 17:19 KMC11 NPR TESTS

PAGE: 0107

4231	024014	000004				***** TST60: SCOPE	
4233	024016	012737	000060	001202		MOV \$60, STSTNM	
4234	024024	012737	024122	001442		MOV STST61, NEXT	
4235						;	LOAD THE NO. OF THIS TEST.
4236							POINT TO THE START OF NEXT TEST.
4237						R1 CONTAINS BASE KMC11 ADDRESS	
4238	024032	000005				RESET	BUS RESET
4239	024034	005011				CLR (R1)	CLEAR R1
4240	024036	005061	000004			CLR 4(R1)	CLEAR PORT4
4241	024037	004537	035540			JSR RS, NMRSET	SET UP IBUS REG 0-7
4242	024038	000000				O	IN DATA
4243	024039	177777				-1	OUT DATA
4244	024040	024120				38	IN BA
4245	024041	024116				28	OUT BA
4246	024042	005037	024116	000004		CLR 28	CLEAR 28
4247	024043	012761	000021			MOV 821, 4(R1)	WRITE PORT4
4248	024044	104412				ROMCLK 121110	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4249	024045	121110				NOP	SET NMR BITS IN IBUS# REG 11
4250	024046	000240				MOV 8-1, RS	PUT "EXPECTED" IN RS
4251	024047	012705	177777	024116		MOV 28, R4	PUT "FOUND" IN R4
4252	024102	013704				CMP 28, R4	DATA CONNECT?
4253	024106	020504				BEQ 48	BR IF YES
4254	024110	001401				ERROR NMR FAILED	
4255	024112	104012				ADVANCE LOOP	
4256	024114	104420				OUT BA	
4257	024116	000000				IN BA	
4258	024120	000000					

***** TEST 61 *****
NPR TEST
TEST OF DATI, 1 WORD FROM 11 MEMORY TO UPROC

TEST 61

4266	024122	000004				***** TST61: SCOPE	
4267	024124	012737	000061	001202		MOV \$61, STSTNM	
4268	024132	012737	024240	001442		MOV STST62, NEXT	
4269						;	LOAD THE NO. OF THIS TEST.
4270							POINT TO THE START OF NEXT TEST.
4271						R1 CONTAINS BASE KMC11 ADDRESS	
4272	024140	104410				MSTRCLR	MASTER CLEAR KMC11
4273	024142	005061	000004			CLR 4(R1)	CLR PORT4
4274	024143	004537	035540			JSR RS, NMRSET	SET UP IBUS REG 0-7
4275	024145	000000				O	IN DATA
4276	024146	177777				-1	OUT DATA
4277	024148	024236				38	IN BA
4278	024149	024236				28	OUT BA
4279	024150	012737	177777	024236		MOV 8-1, 38	PUT DATA IN 38
4280	024152	012761	000001	000004		MOV 81, 4(R1)	WRITE PORT4
4281	024153	104412				ROMCLK 121110	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4282	024154	121110				NOP	SET NMR BITS IN IBUS# REG 11
4283	024155	000240				MOV 8-1, RS	PUT "EXPECTED" IN RS
4284	024156	012705	177777			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4285	024157	104412				021004	MOVE IN DATA LOW BYTE TO PORT4
4286	024158	021004				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

E09

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 82
 DZKCC.P11 21-MAR-77 17:19 KMC11 NPR TESTS

PAGE: 0108

4297	024216	021025					
4298	024220	016104	000004				
4299	024224	020504					
4300	024228	001401					
4301	024230	104413					
4302	024232	104420					
4303	024234	000000					
4304	024236	000000					

4297 024216 021025 MOVE IN DATA HIGH BYTE TO PORTS
 4298 024220 016104 PUT "FOUND" IN R4
 4299 024224 020504 DATA CORRECT?
 4300 024228 001401 BR IF YES
 4301 024230 104413 ERROR NPR FAILED
 4302 024232 104420 ADVANCE LOOP
 4303 024234 000000 OUT BA
 4304 024236 000000 IN BA

4297 :***** TEST 62 *****
 4298 :TEST OF DATOB, 1 BYTE FROM UPROC TO 11 MEMORY
 4299 :*****

4300 : TEST 62

4304	024240	000004					
4305	024242	012737	000062	001202			
4306	024250	012737	024344	001442			
4307							
4308							
4309	024256	104410					
4310	024260	005061	000004				
4311	024264	004537	035540				
4312	024270	000000					
4313	024272	177777					
4314	024274	024342					
4315	024276	024341					
4316	024300	005037	024340				
4317	024304	012761	000221	000004			
4318	024312	104412					
4319	024314	121110					
4320	024316	000240					
4321	024320	012705	177400				
4322	024324	013704	024340				
4323	024330	020504					
4324	024332	001401					
4325	024334	104012					
4326	024336	104420					
4327	024340	000000					
4328	024342	000000					

4305 024240 012737 TST62: SCOPE ; LOAD THE NO. OF THIS TEST.
 4306 024242 012737 MOV STSTM ; POINT TO THE START OF NEXT TEST.
 4307 024250 012737 MOV STS163,NEXT ; R1 CONTAINS BASE KMC11 ADDRESS
 4308 024256 104410 MSTCLR ; MASTER CLEAR KMC11
 4309 024260 005061 CLR 4(R1) ; CLR PORTY
 4310 024264 004537 JSR RS,NPRSET ; SET UP IBUS REG 0-7
 4311 024270 000000 0 ; IN DATA
 4312 024272 177777 -1 ; OUT DATA
 4313 024274 024342 28+1 ; IN BA
 4314 024276 024341 28 ; OUT BA
 4315 024300 005037 CLR 28 ; CLEAR 28
 4316 024304 012761 MOV 8221,4(R1) ; WRITE PORTY
 4317 024312 104412 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4318 024314 121110 121110 ; SET NPR BITS IN IBUS+ REG 11
 4319 024316 000240 NOP ;
 4320 024320 012705 MOV 8177400,RS ; PUT "TESTED" IN RS
 4321 024324 013704 MOV 28,RY ; PUT "FOUND" IN R4
 4322 024330 020504 CMP RS,RY ; DATA CORRECT?
 4323 024332 001401 BEQ 48 ; BR IF YES
 4324 024334 104012 ERROR 12 ; ERROR NPR FAILED
 4325 024336 104420 ADVANCE ; ADVANCE LOOP
 4326 024340 000000 OUT BA
 4327 024342 000000 IN BA

4331 :***** TEST 63 *****
 4332 :TEST OF EA BITS 16 AND 17
 4333 :DO A DATO TO AN ADDRESS USING OUT BA BITS 16 AND 17
 4334 :VERIFY CORRECT RESULTS
 4335 :*****

4336 : TEST 63

4340	024344	000004					
4341	024346	012737	000063	001202			
4342	024354	012737	024502	001442			

4340 024344 000004 TST63: SCOPE ; LOAD THE NO. OF THIS TEST.
 4341 024346 012737 MOV STSTM ; POINT TO THE START OF NEXT TEST.
 4342 024354 012737 MOV STS164,NEXT

4343							R1 CONTAINS BASE KMC11 ADDRESS	
4344	024362	104410			MSTCLR		MASTER CLEAR KMC11	
4345	024364	013737	002074	024412	MOV	KIP04,15	USE SEL4 FOR ADDRESS	
4346	024372	013737	002074	024410	MOV	KIP04,25	USE SEL4 FOR ADDRESS	
4347	024400	004537	035540		JSR	RS,NPRSET	LOAD BA AND DATA	
4348	024404	000000			O		IN DATA	
4349	024406	121110			125252		OUT DATA	
4350	024410	000000			O		IN BA	
4351	024412	000000			O		OUT BA	
4352	024414	012761	000014	000004	MOV	814,4(R1)	LOAD SEL4 WITH OUT BA16 AND 17	
4353	024422	104412			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4354	024424	121111			121111		SET OUTBA 16 AND 17	
4355	024426	012761	000021	000004	MOV	821,4(R1)	LOAD SEL4	
4356	024434	012761	121110	000006	MOV	8121110,6(R1)	PUT INSTRUCTION IN SEL6	
4357	024442	012711	003000		MOV	89IT9!81T10,(R1)	SET CROMI AND CROMO!!	
4358	024446	052711	000400		BIS	89IT8,(R1)	CLOCK IT!	
4359	024452	000240			NOP		WAIT FOR NPR	
4360	024454	012705	121110		MOV	8121110,RS	PUT "EXPECTED" IN RS	
4361	024460	104412			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4362	024462	021044			O21044		MOVE OUT DATA LB TO SEL4	
4363	024464	104412			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4364	024466	021065			O21065		MOVE OUT DATA HB TO SEL5	
4365	024470	016104			MOV	4(R1),RY	PUT "FOUND" IN RN	
4366	024474	020504		000004	CMP	RS,R4	VERIFY RESULTS?	
4367	024476	001401			BEO	35	BR IF YES	
4368	024500	104012			ERROR	12	ERROR BA 16 AND 17 FAILED	
4369	024502							
4370								
4371								
4372								
4373								
4374								
4375								
4376								
4377								
4378								
4379								
4380								
4381	024502	000004						
4382	024504	012737	000054	001202	1ST64:	SCOPE		
4383	024512	012737	024626	001442		MOV	854,STSTMN	
4384						MOV	855,STMS5,NEXT	POINT TO THE START OF NEXT TEST.
4385	024520	104410						R1 CONTAINS BASE KMC11 ADDRESS
4386	024522	013737	002074	024550	MSTCLR		MASTER CLEAR KMC11	
4387	024530	013737	002074	024546	MOV	KIP04,15	USE SEL4 FOR ADDRESS	
4388	024536	004537	035540		MOV	KIP04,25	USE SEL4 FOR ADDRESS	
4389	024540	000000			JSR	RS,NPRSET	LOAD BA AND DATA	
4390	024544	121110			O		IN DATA	
4391	024546	000000			125252		OUT DATA	
4392	024550	000000			O		IN BA	
4393	024552	012761	000015	000004	MOV	815,4(R1)	OUT BA	
4394	024560	012761	121110	000006	MOV	8121110,6(R1)	LOAD SEL4	
4395	024566	012711	003000		MOV	89IT9!81T10,(R1)	PUT INSTRUCTION IN SEL6	
4396	024572	052711	000400		BIS	89IT8,(R1)	SET CROMI AND CROMO!!	
4397	024576	000240			NOP		CLOCK IT!	
4398	024600	012705	121110		MOV	8121110,RS	WAIT FOR NPR	

***** TEST 64 *****
 TEST OF EA BITS 16 AND 17
 MOA A DATA USING IN BA BITS 16 AND 17
 VERIFY CORRECT RESULTS
 ***** TEST 64 *****

4381	024502	000004						
4382	024504	012737	000054	001202	1ST64:	SCOPE		
4383	024512	012737	024626	001442		MOV	854,STSTMN	
4384						MOV	855,STMS5,NEXT	POINT TO THE START OF NEXT TEST.
4385	024520	104410						R1 CONTAINS BASE KMC11 ADDRESS
4386	024522	013737	002074	024550	MSTCLR		MASTER CLEAR KMC11	
4387	024530	013737	002074	024546	MOV	KIP04,15	USE SEL4 FOR ADDRESS	
4388	024536	004537	035540		MOV	KIP04,25	USE SEL4 FOR ADDRESS	
4389	024540	000000			JSR	RS,NPRSET	LOAD BA AND DATA	
4390	024544	121110			O		IN DATA	
4391	024546	000000			125252		OUT DATA	
4392	024550	000000			O		IN BA	
4393	024552	012761	000015	000004	MOV	815,4(R1)	OUT BA	
4394	024560	012761	121110	000006	MOV	8121110,6(R1)	LOAD SEL4	
4395	024566	012711	003000		MOV	89IT9!81T10,(R1)	PUT INSTRUCTION IN SEL6	
4396	024572	052711	000400		BIS	89IT8,(R1)	SET CROMI AND CROMO!!	
4397	024576	000240			NOP		CLOCK IT!	
4398	024600	012705	121110		MOV	8121110,RS	WAIT FOR NPR	

G09

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 84
 DZKCC.P11 21-MAR-77 17:19 KMC11 NMR TESTS

PAGE: 0110

4399 024604 104412
 4400 024606 021004
 4401 024610 104412
 4402 024612 021025
 4403 024614 016104 000004
 4404 024620 020504
 4405 024622 001401
 4406 024624 104012
 4407 024626

ROMCLK
 021004
 ROMCLK
 021025
 MOV 4(R1), R4
 CMP RS, R4
 BEQ 35
 ERROR 12

NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 MOVE IN DATA LB TO SEL4
 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 MOVE IN DATA HB TO SEL5
 PUT "FOUND" IN R4
 CORRECT RESULTS?
 BR IF YES
 ERROR BA 16 AND 17 FAILED

35:

***** TEST 65 *****
 ;NMR NON-EXISTENT MEMORY TEST
 ;DO A DATA TO A NON-EXISTENT ADDRESS
 ;VERIFY THAT THE NON-EXISTENT BIT SET IN IBUS REG 11

; TEST 65

 ;\$T65: SCOPE : LOAD THE NO. OF THIS TEST
 ; NOV \$65, STSTMN : POINT TO THE START OF NEXT TEST.
 ; NOV \$T5166, NEXT : RI CONTAINS BASE KMC11 ADDRESS
 ; MSTRCLR : MASTER CLEAR KMC11
 ; ISR \$5, MPRSET : LOAD IBUS REGISTERS 0-7
 ; 0 : IN DATA
 ; 0 : OUT DATA
 ; 177320 : IN BA
 ; 177320 : OUT BA
 ; NOV \$14, 4(R1) : SET OUT BA BITS 16+17 IN PORT4
 ; ROMCLK : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ; 121111 : SET OUTBA 16 AND 17
 ; NOV \$21, 4(R1) : SET MPR REQUEST BITS IN PORT4
 ; ROMCLK : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ; 121110 : NOV IBUSH 4 TO IBUSH 10
 ; NOV : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ; ROMCLK : NOV IBUSH11 TO IBUSH5
 ; 121225 : PUT "DETECTED" IN RS
 ; NOV \$1, RS : PUT "FOUND" IN R4
 ; NOV \$8, S(R1), R4 : CLEAR UNWANTED BITS
 ; BIC \$177776, R4 : DATA CORRECT?
 ; CMP RS, R4 : BR IF YES
 ; BEQ 15 : ERROR NON-EXISTENT MEM BIT FAILED TO SET
 ; ERROR 12

15:

***** TEST 66 *****
 ;NMR NON-EXISTENT MEMORY TEST
 ;DO A DATA FROM A NON-EXISTENT ADDRESS
 ;VERIFY THAT THE NON-EXISTENT BIT SET IN IBUS REG 11

; TEST 66

4445
 4446
 4447
 4448
 4449
 4450
 4451
 4452
 4453
 4454

4455 024736 000004
 4456 024740 012737 000066 001202 :*****
 4457 024746 012737 025044 001442 TST66: SCOPE
 4458 024754 104410 MOV #66, STSTNM
 4459 024756 004537 035540 MOV #TST67, NEXT
 4460 024762 000000 MSTCLR ; LOAD THE NO. OF THIS TEST
 4461 024764 000000 JSR RS, NMRSET ; POINT TO THE START OF NEXT TEST.
 4462 024766 177320 O ; R1 CONTAINS BASE KMC11 ADDRESS
 4463 024770 177320 O ; MASTER CLEAR KMC11
 4464 024772 005061 CLR 177320 ; LOAD IBUS REGISTERS 0-7
 4465 024776 104412 ROMCLK 177320 ; IN DATA
 4466 025000 121111 000004 CLR 4(R1) ; OUT DATA
 4467 025002 012761 000015 000004 ROMCLK 121111 ; IN BA
 4468 025010 104412 NOV 015,4(R1) ; OUT BA
 4469 025012 121110 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4470 025014 000240 121110 NOV ; CLEAR NON-EXISTENT BIT
 4471 025016 104412 ROMCLK ; SET NMR REQUEST BITS IN PORT4
 4472 025020 121225 121225 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4473 025022 012705 000001 NOV ; MOV IBUS# 4 TO IBUS# 10
 4474 025026 116104 000005 RS ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4475 025032 042704 177776 NOV #1, RS ; MOV IBUS#11 TO IBUS#5
 4476 025036 020504 177776 NOVB 5(R1), R4 ; PUT "EXPECTED" IN RS
 4477 025040 001401 BEQ R4, R4 ; PUT "FOUND" IN R4
 4478 025042 104012 CMP RS, R4 ; CLEAR UNWANTED BITS
 4479 025044 025044 ERROR 12 ; DATA CORRECT?
 4480 025044 025044 18 ; OR IF YES
 4481 025044 025044 12 ; ERROR NON-EXISTENT MEM BIT FAILED TO SET

18:

:***** TEST 67 *****
 : MNR TEST
 : USING DATA, MNR A BINARY COUNT (0-377)
 : FROM MICRO-PROCESSOR TO ALL AVAILABLE MEMORY
 :*****

: TEST 67

4492 025044 000004 :*****
 4493 025046 012737 000067 001202 TST67: SCOPE ; LOAD THE NO. OF THIS TEST
 4494 025054 012737 000003 001310 NOV #67, STSTNM ; LOAD ITERATION COUNT
 4495 025062 012737 025244 001442 NOV #3, \$TIMES ; POINT TO THE START OF NEXT TEST.
 4496 025070 104410 MSTCLR ; R1 CONTAINS BASE KMC11 ADDRESS
 4497 025072 005037 025242 CLR 58 ; MASTER CLEAR KMC11
 4498 025076 005000 CLR RD ; START FLAG AT 0
 4499 025100 012702 037234 NOV #CORMAX, R2 ; DATA
 4500 025104 010037 025134 NOV RD, 28 ; ADDRESS
 4501 025110 010237 025140 NOV R2, 48 ; LOAD DATA
 4502 025114 032702 000001 BIT #8 TO, R2 ; LOAD BA
 4503 025118 001402 BEQ +6 ; IS BA 000?
 4504 025122 000337 025134 SWAB 28 ; OR IF NO
 4505 025126 004537 035540 JSR RS, NMRSET ; IF 000 PUT DATA IN HI-BYTE
 4506 025132 000000 000000 O ; LOAD NMR REGISTERS
 4507 025134 000000 000000 IN DATA ; IN DATA
 4508 025134 000000 000000 OUT DATA ; OUT DATA

18:

28:

J09

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 87
DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0113

4567	025312	104412		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4568	025314	054400		054400!<0*20>	ADD 377 AND 377, TO SET C BIT
4569	025316	104412		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4570	025318	040421		040401!<1*20>	ADD 0 AND 0, AND THE C BIT
4571	025320	104412		ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4572	025322	061224		61224	PUT RESULTS IN PORTY
4573	025324	01F705	000001	MOV 81, RS	PJT SELECTED IN RS
4574	025326	016104	000004	MOV 4(A1), R4	PUT "FOUND" IN R4
4575	025328	120504		CMPB RS, R4	DATA CORRECT?
4576	025330	001401		B69	BR IF YES
4577	025332	104015		ERROR 15	ERROR C BIT NOT SET
4578	025334	104405		SCOP1	SW09<1>
4579	025336	104420		ADVANCE	ADVANCE LOOP
				29:	
				TDATA: .BYTE -1,0,0,0,0,0,0,0	
				.EVEN	

***** TEST 71 *****
HALU TEST
TEST OF ALU FUNCTION SEL B WITH C BIT CLEARED
HALU FUNCTION (B) CODE=11
LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

4594
 4595
 4596 : TEST 71
 4597 025360 000004 :
 4598 025362 012737 000071 001202 : ST71: SCOPE
 4599 025370 012737 025536 001442 : MOV R71, STSTMN
 4600 025376 012737 025430 001444 : MOV R72, NEXT
 4601 : MOV R18, LOCK
 4602 025404 104410 : MSTCLR
 4603 025406 005000 : CLR R0
 4604 025410 012702 025526 : MOV R5, R2
 4605 025414 004737 035602 : JSR PC, MEMLD
 4606 025420 035725 : MEMDAT
 4607 025422 004737 035636 : JSR PC, SPLO
 4608 025428 035736 : SPDAT
 4609 025430 004737 035702 : JSR PC, CLRC
 4610 025434 042737 000017 025450 : BIC R1, R5
 4611 025442 050037 025450 : BIS R0, R5
 4612 025446 104412 : ROMCLK
 4613 025450 010000 : 010000
 4614 025452 042737 000017 025466 : BIC R1, R5
 4615 025460 050037 025466 : BIS R0, R5
 4616 025464 104412 : ROMCLK
 4617 025466 040620 : 040400! (11=20)
 4618 025470 104412 : ROMCLK
 4619 025472 061224 : 6124
 4620 025474 111205 : MOVB (R2), RS
 4621 025476 116104 : MOVB 4(R1), R4
 4622 025502 120504 : CMPB R5, R4
 : LOAD THE NO. OF THIS TEST
 : POINT TO THE START OF NEXT TEST.
 : ADDRESS FOR LOCK ON DATA.
 : R1 CONTAINS BASE KMC11 ADDRESS
 : MASTER CLEAR KMC11
 : MEM + SP ADDRESS
 : POINTER TO CONNECT DATA
 : LOAD 8 WORDS OF MAIN MEMORY
 : POINTER TO DATA
 : LOAD 8 WORDS OF SP
 : POINTER TO DATA
 : CLERR C BIT!
 : CLEAR ADDRESS FIELD OF INSTRUCTION
 : LOAD ADDRESS TO INSTRUCTION
 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 : LOAD R5
 : CLEAR ADDRESS OF INSTRUCTION
 : LOAD ADDRESS TO INSTRUCTION
 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 : BR + SEL B
 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 : MOVE BN TO PORT4
 : PUT "EXPECTED" IN RS
 : PUT "FOUND" IN R4
 : DATA CORRECT?

```

4623 025504 001401
4624 025506 104015
4625 025518 104405
4626 025512 005202
4627 025514 005200
4628 025516 022700 000010
4629 025520 001342
4630 025524 104420
4631 025526 000
4632 025531 377 000
4633 025534 125 252
4634 . EVEN
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
      BEQ        4S      BR IF YES
      ERROR     15      ALU ERROR
      SCOP1
      INC       R2      SH09=1?
      INC       R0      NEXT DATA
      INC       R0      NEXT ADDRESS
      CMP       #10,R0   DONE YET?
      BNE       15      BR IF NO
      ADVANCE
      .BYTE    0,-1,0,-1,125,252,125,252
      ADVANCE LOOP

```

```

;***** TEST 72 *****
;ALU TEST
;TEST OF ALU FUNCTION SEL A WITH C BIT CLEARED
;ALU FUNCTION (A) CODE=10
;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
;PERFORM THE FUNCTION, VERIFY THE RESULTS
;*****

```

: TEST 72

```

:***** TST72: SCOPE : LOAD THE NO. OF THIS TEST
:***** NOV 072 SYSTEM : POINT TO THE START OF NEXT TEST.
:***** NOV STST73,NEXT : ADDRESS FOR LOCK ON DATA.
:***** NOV $18,LOCK : R1 CONTAINS BASE KMC11 ADDRESS
:***** MSTRCLR : MASTER CLEAR KMC11
:***** CLR R0 : MEM + SP ADDRESS
:***** NOV $55,R2 : POINTER TO CORRECT DATA
:***** JSR PC,NEHLD : LOAD 16 WORDS OF MAIN MEMORY
:***** MEMDAT : POINTER TO DATA
:***** JSR PC,SPLD : LOAD 16 WORDS OF SP
:***** SPDAT : POINTER TO DATA
:***** CLR R1 : CLEAR C BIT!
:***** JSR PC,CLRC : CLEAR ADDRESS FIELD OF INSTRUCTION
:***** NOV R1 : AND ADDRESS TO INSTRUCTION
:***** MSTRCLK : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
:***** NOV 000000 : LOAD R1
:***** CLR R1 : CLEAR ADDRESS OF INSTRUCTION
:***** NOV R1 : AND ADDRESS TO INSTRUCTION
:***** MSTRCLK : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
:***** NOV 040400!<10#20> : BR + SEL A
:***** NOV R1 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
:***** NOV R1 : MOVE R1 TO PORT4
:***** NOV R4 : PUT "EXPECTED" IN RS
:***** NOV R4 : PUT "FOUND" IN R4
:***** DATA CORRECT? : DATA CORRECT?
:***** BEQ 4S : BR IF YES
:***** ERROR 15 : ALU ERROR
:***** SCOP1 : SH09=1?
:***** INC R2 : NEXT DATA
:***** INC R0 : NEXT ADDRESS

```

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 89
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0115

```

4679 025674 022700 000010      CMP    $10,R0      ; DONE YET?
4680 025700 001342      BNE    1$      ; BR IF NO
4681 025702 104420      ADVANCE        ; ADVANCE LOOP
4682 025704      000      000      377 5$: .BYTE 0,0,-1,-1,125,125,252,252
4683 025707      377      125      125
4684 025712      252      252
4685 .EVEN
4686
4687
4688 ;***** TEST 73 *****
4689 ;ALU TEST
4690 ;TEST OF ALU FUNCTION A OR NOTB WITH C BIT CLEARED
4691 ;ALU FUNCTION (A OR NOTB) CODE=12
4692 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4693 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
4694 ;*****
4695
4696 ; TEST 73
4697
4698
4699 025714 000004      TST73: SCOPE
4700 025716 012737 000073 001202      MOV    $73,$TSTMN
4701 025724 012737 026072 001442      MOV    $TST74,NEXT
4702 025732 012737 025764 001444      MOV    $1$,LOCK
4703
4704 025740 104410      MSTCLR
4705 025742 005000      CLR    R0
4706 025744 012702 026062      MOV    $53,R2
4707 025750 004737 035602      JSR    PC,NEED
4708 025754 035726      MEMDAT
4709 025756 004737 035636      JSR    PC,SPLD
4710 025758 004737      SPDAT
4711 025764 004737 035702      JSR    PC,CLRC
4712 025770 012737 000017 026004      1$: BTC   $17,25
4713 025776 050037 026004      BIS    R0,25
4714 026002 104412      ROMCLK
4715 026004 010000      010000
4716 026006 012737 000017 026022      2$: BIS    $17,35
4717 026014 050037 026022      BIS    R0,35
4718 026020 104412      ROMCLK
4719 026022 040640 040400!(12*20)      3$: ROMCLK PC=5304
4720 026024 104412      ROMCLK
4721 026026 011224      61224
4722 026030 111205      MOVB  (R2),R5
4723 026032 116104 000004      MOVB  4(R1),R4
4724 026036 120504      CMPB  RS,R4
4725 026040 001401      BEQ   4$
4726 026042 104015      ERROR 15
4727 026044 104405      SCOP1
4728 026046 006203      INC    R2
4729 026050 005200      INC    R0
4730 026052 022700 000010      CMP    $10,R0      ; DONE YET?
4731 026056 001342      BNE    1$      ; BR IF NO
4732 026060 104420      ADVANCE        ; ADVANCE LOOP
4733 026062 377      000      377 5$: .BYTE -1,0 -1,-1,-1,125,252,-1
4734 026065 377

```

4735 026070 252 377

.EVEN

***** TEST 74 *****
 :#ALU TEST
 :#TEST OF ALU FUNCTION A AND B WITH C BIT CLEARED
 :#ALU FUNCTION (A AND B) CODE=14
 :#LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 :#PERFORM THE FUNCTION, VERIFY THE RESULTS
 :*****

: TEST 74

 TST74: SCOPE
 4750 026072 000004 026074 001202 : NOV \$74, STSTM
 4751 026074 012737 000074 001202 : NOV \$TST75, NEXT
 4752 026102 012737 026250 001442 : NOV \$1\$, LOCK
 4753 026110 012737 026142 001444 :
 4754 026116 104410 :
 4755 026120 005000 :
 4756 026122 012702 026240 :
 4757 026125 004737 035602 :
 4758 026132 035726 :
 4759 026134 004737 035636 :
 4760 026140 035726 :
 4761 026142 004737 035702 :
 4762 026146 042737 000017 026162 : 1\$: JSR PC,HEMLO
 4763 026148 042737 000017 026162 : CLR R0
 4764 026154 050037 026162 : NOV \$SS, R2
 4765 026160 104412 : JSR PC,SPLD
 4766 026162 010000 : NOV PC, CLRC
 4767 026164 042737 000017 026200 : BIC \$17, 25
 4768 026172 050037 026200 : BIS R0, 25
 4769 026176 104412 : ROMCLK
 4770 026200 040650 : 010000
 4771 026202 104412 : BIC \$17, 35
 4772 026204 061224 : BIS R0, 35
 4773 026206 111205 : ROMCLK
 4774 026210 116104 000004 : 040400!<13>20>
 4775 026214 120504 : ROMCLK
 4776 026216 001401 : 61224
 4777 026220 104015 : MOVE R0 TO PORT4
 4778 026222 104415 : 61224
 4779 026224 005200 : MOVE R0 TO PORT4
 4780 026226 005200 : 4(R1), R4
 4781 026230 022700 000010 : CMP R5, R4
 4782 026234 001342 : BEQ 15
 4783 026236 104420 : ERROR
 4784 026240 000 000 : SCOP1
 4785 026243 377 125 : INC R2
 4786 026246 000 252 : INC R0
 4787 : ADVANCE
 4788 : .BYTE 0,0,0,-1,125,0,0,252
 4789 :
 4790 : .EVEN

***** TEST 75 *****

4791
 4792
 4793
 4794
 4795
 4796
 4797
 4798
 4799
 4800

4801 026250 000004 0875, STSTNM
 4802 026252 012737 000075 001202
 4803 026253 012737 026426 001442
 4804 026256 012737 026320 001444

4805 026274 104410
 4807 026276 005000
 4808 026300 012702 026416
 4809 026304 004737 035602
 4810 026310 035726
 4811 026312 004737 035836
 4812 026316 035738
 4813 026320 004737 035702
 4814 026324 042737 000017 026340
 4815 026332 050037 026340
 4816 026336 104412
 4817 026340 010000
 4818 026342 042737 000017 026356
 4819 026350 050037 026356
 4820 026354 104412
 4821 026356 040700
 4822 026360 104412
 4823 026362 061224
 4824 026364 111205
 4825 026366 116104 000004
 4826 026372 120504
 4827 026374 001401
 4828 026376 104015
 4829 026400 104405
 4830 026402 005202
 4831 026404 005200
 4832 026406 022700 000010
 4833 026412 001342
 4834 026414 104426
 4835 026416 000 377 377 55:
 4836 026421 377 125 377 .BYTE 0,-1,-1,-1,125,-1,-1,252
 4837 026424 377 252 .EVEN

4838
 4839
 4840
 4841
 4842
 4843
 4844
 4845
 4846

4791 #ALU TEST
 4792 #TEST OF ALU FUNCTION A OR B WITH C BIT CLEARED
 4793 #ALU FUNCTION (A OR B) CODE=14
 4794 #LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 4795 #PERFORM THE FUNCTION, VERIFY THE RESULTS
 4796 *****
 4797 TEST 75
 4798 *****
 4799 TST75: SCOPE
 4800 MOV 875, STSTNM
 4801 MOV 875,76, NEXT
 4802 MOV 815,LOCK
 4803 : LOAD THE NO. OF THIS TEST
 4804 : POINT TO THE START OF NEXT TEST.
 4805 : ADDRESS FOR LOCK ON DATA.
 4806 R1 CONTAINS BASE KMC11 ADDRESS
 4807 MASTER CLEAR KMC11
 4808 MEM + SP ADDRESS
 4809 POINTER TO CORRECT DATA
 4810 LOAD 8 WORDS OF MAIN MEMORY
 4811 POINTER TO DATA
 4812 LOAD 8 WORDS OF SP
 4813 POINTER TO DATA
 4814 CLEAR C BIT!
 4815 CLEAR ADDRESS FIELD OF INSTRUCTION
 4816 ADD ADDRESS TO INSTRUCTION
 4817 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4818 LOAD R1
 4819 CLEAR ADDRESS OF INSTRUCTION
 4820 ADD ADDRESS TO INSTRUCTION
 4821 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4822 LOAD R1
 4823 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4824 MOVE R1 TO PORTY
 4825 PUT "EXPECTED" IN RS
 4826 PUT "FOUND" IN RY
 4827 DATA CORREC.?
 4828 BR IF YES
 4829 ALU ERROR
 4830 SM09=1?
 4831 NEXT DATA
 4832 NEXT ADDRESS
 4833 DONE YET?
 4834 BR IF NO
 4835 ADVANCE LOOP
 4836 .BYTE 0,-1,-1,-1,125,-1,-1,252
 4837 ***** TEST 76 *****
 4838 #ALU TEST
 4839 #TEST OF ALU FUNCTION A XOR B WITH C BIT CLEARED
 4840 #ALU FUNCTION (A XOR B) CODE=15
 4841 #LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 4842 #PERFORM THE FUNCTION, VERIFY THE RESULTS

```

4847 ;*****
4848
4849 ; TEST 76
4850 ;*****
4851 TST76: SCOPE
4852 026426 000004      MOV    $76, STSTMN      ; LOAD THE NO. OF THIS TEST
4853 026430 012737      000076 001202      MOV    STST77, NEXT      ; POINT TO THE START OF NEXT TEST.
4854 026435 012737      026604 001442      MOV    $1S,LOCK      ; ADDRESS FOR LOCK ON DATA.
4855 026444 012737      026476 001444      ; R1 CONTAINS BASE KMC11 ADDRESS
4856
4857 026452 104410      MSTCLR
4858 026454 005000      CLR    R0
4859 026456 012702      026574      MOV    $55, R2      MEM + SP ADDRESS
4860 026463 004737      035602      JSR    PC, MEMLD      POINTER TO CORRECT DATA
4861 026466 035735      MEMDAT
4862 026470 004737      035636      JSR    PC, SPLD      LOAD 8 WORDS OF MAIN MEMORY
4863 026474 035735      SPDAT
4864 026476 004737      035702      JSR    PC, CLRC      CLEAR C BIT
4865 026502 042737      000017 026516      BIC    $17, 25      CLEAR ADDRESS FIELD OF INSTRUCTION
4866 026510 050037      026516      BIS    R0, 25      ADD ADDRESS TO INSTRUCTION
4867 026514 104412      ROMCLK      NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4868 026516 010000      010000      LOAD MM
4869 026520 042737      000017 026534      BIC    $17, 35      CLEAR ADDRESS OF INSTRUCTION
4870 026523 050037      026534      BIS    R0, 35      ADD ADDRESS TO INSTRUCTION
4871 026529 104412      ROMCLK      NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4872 026534 040720      040400!<15#20>      BR    + A XOR B
4873 026536 104412      ROMCLK      NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4874 026540 061224      $1224      MOVE BR TO PORT4
4875 026542 111205      MOVB  (R2), RS      PUT "EXPECTED" IN RS
4876 026544 116104      MOVB  4(R1), R4      PUT "FOUND" IN R4
4877 026550 120504      CMPB  RS, R4      DATA CORRECT?
4878 026552 001401      BEQ   4$      BR IF YES
4879 026554 104015      ERROR 15      ALU ERROR
4880 026556 104405      SCOP1
4881 026560 005202      INC   R2      SH0=1?
4882 026562 005200      INC   R0      NEXT DATA
4883 026564 022700      CMP   $10, R0      NEXT ADDRESS
4884 026570 001342      BNE   1$      DONE YET?
4885 026572 104420      ADVANCE      BR IF NO
4886 026574 000      377      .BYTE 0,-1,-1,0,0,-1,-1,0      ADVANCE LOOP
4887 026577 000      377      5$: .EVEN
4888 026602 377      000      ;*****

```

```

4889 ;***** TEST 77 *****
4890 ;ALU TEST
4891 ;TEST OF ALU FUNCTION ADD WITH C BIT CLEARED
4892 ;ALU FUNCTION (A PLUS B) CODE=00
4893 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
4894 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
4895 ;*****

```

```

4896 ; TEST 77
4897 ;*****
4898
4899
4900
4901
4902

```

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 93
DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0119

4903	026604	000004		TST77:	SCOPE			
4904	026606	012737	000077	001202	MOV	\$77, STSTMN		
4905	026614	012737	026762	001442	MOV	STST100, NEXT		
4906	026622	012737	026654	001444	MOV	\$15, LOCK		
4907								
4908	026630	104410			MSTCLR			
4909	026632	005000			CLR	R0		
4910	026634	012709	026752		MOV	R53, R2		
4911	026640	004737	035602		JSR	PC, MEMLD		
4912	026644	035733			MEMDAT			
4913	026648	004737	035636		JSR	PC, SPLD		
4914	026652	035735			SPLAT			
4915	026654	004737	035708	026674	18:	JSR	PC, CLRC	
4916	026656	042737	000017	026674	BIC	\$17, \$3		
4917	026660	050037	026674		BIS	R0, \$3		
4918	026662	104412			ROMCLK			
4919	026674	010000			010000			
4920	026676	042737	000017	026712	BIC	\$17, \$3		
4921	026678	050037	026712		BIS	R0, \$3		
4922	026680	104412			ROMCLK			
4923	026712	040400			010000			
4924	026714	104412			040400: (00*20)			
4925	026716	061224			ROMCLK			
4926	026720	111205			61224			
4927	026722	116104	000004		MOVE	(R2), RS		
4928	026726	120504			MOVE	4(R1), R4		
4929	026730	001401			CMPB	RS, R4		
4930	026732	104015			BEQ	48		
4931	026734	104405			ERROR	15		
4932	026736	005202			SCOP1			
4933	026740	005200			INC	R2		
4934	026742	022700	000010		INC	R0		
4935	026746	001342			CMP	\$10, R0		
4936	026750	104420			BNE	18		
4937	026752	000	377	377	ADVANCE			
4938	026755	376	252	377	.BYTE	0,-1,-1,376,252,-1,-1,124		
4939	026760	377	124		.EVEN			

***** TEST 100 *****
 : ALU TEST
 : TEST OF ALU FUNCTION 2A W/C WITH C BIT CLEARED
 : ALU FUNCTION (A PLUS A PLUS C) CODE 26
 : CLEAR MAIN MEM AND SP WITH 8 WORDS OF DATA
 : PERFORM THE FUNCTION, VERIFY THE RESULTS
 : *****

TEST 100

4953	026762	000004		TST100:	SCOPE			
4954	026764	012737	000100	001202	MOV	\$100, STSTMN		
4955	026766	012737	027140	001442	MOV	STST101, NEXT		
4956	026772	012737	027032	001444	MOV	\$15, LOCK		
4957	027000	012737						
4958								

: LOAD 1 &
 : POINT ADDRESS
 ; RI CONTAINS BASE

DZKCC MACY11 27(1,006) 12-MAY-77 18:34 PAGE 94
DZKCC P11 21-MAR-77 17:19 KMC11 ALU TESTS

D10

PAGE: 0120

4959	027006	104410		MSTCLR			MASTER CLEAR KMC11
4960	027010	005000		CLR	R0		MEM + SP ADDRESS
4961	027012	012702	027130	MOV	\$55, R2		POINTER TO CORRECT DATA
4962	027016	004737	035602	JSR	PC, MEMLD		LOAD 1 WORDS OF MAIN MEMORY
4963	027022	035726		MEMDAT			POINTERTO DATA
4964	027024	004737	035636	JSR	PC, SPLO		LOAD 1 WORDS OF SP
4965	027030	035736		SPDAT			POINTERTO DATA
4966	027038	004737	035702	JSR	PC, CLRC		CLEAR C BIT!
4967	027038	042737	000017	027052	1S:	B16	CLEAR ADDRESS FIELD OF INSTRUCTION
4968	027044	050037	027052	BIS	\$17, 25		ADD ADDRESS TO INSTRUCTION
4969	027050	104412		ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4970	027052	010000		010000			LOAD R0
4971	027054	042737	000017	027070	2S:	B16	CLEAR ADDRESS OF INSTRUCTION
4972	027062	050037	027070	BIS	\$0, 35		ADD ADDRESS TO INSTRUCTION
4973	027066	104412		ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4974	027070	040540		040400! (6420)			LOAD R0
4975	027072	104412		ROMCLK			CLEAR ADDRESS OF INSTRUCTION
4976	027074	061224		61224			ADD ADDRESS TO INSTRUCTION
4977	027076	111205		ROMB	(R0), R5		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4978	027100	116104	000004	ROMB	4(R1), R4		LOAD R0
4979	027104	120504		CPB	R5, R4		CLEAR R0
4980	027106	001401		NEQ	R5		CLEAR R0
4981	027110	104015		ERROR	IS		CLEAR R0
4982	027112	104405		SCD1			CLEAR R0
4983	027114	005202		INC	R2		CLEAR R0
4984	027116	005200		INC	R2		CLEAR R0
4985	027120	002700	000110	CMP	\$10, R0		CLEAR R0
4986	027124	001343		ONE	IS		CLEAR R0
4987	027126	104425		ADVANCE			CLEAR R0
4988	027130	000	100	.BYTE	0, 0, 376, 376, 252, 252, 124, 124		ADVANCE LOOP
4989	027133	376	252	5S:			
4990	027136	124	252				

TEST 101
HALU TEST
TEST OF HALU FUNCTION SUB WITH C BIT CLEARED
HALU FUNCTION (A-B) CODES 16
LOAD DATA FROM AND SP WITH 8 WORDS OF DATA
PERFORM THE FUNCTION, VERIFY THE RESULTS

TEST 101

5005	027140	000004				ST101: SCOPE			
5006	027142	012737	000101	001202		MOV	\$101, STSTMN		LOAD THE NO. OF THIS TEST
5007	027150	012737	027316	001442		MOV	\$1ST102, NEXT		POINT TO THE START OF NEXT TEST.
5008	027156	012737	027210	001444		MOV	\$1S, LOCK		ADDRESS FOR LOCK ON DATA.
5009									RI CONTAINS BASE KMC11 ADDRESS
5010	027164	104410				MSTCLR			MASTER CLEAR KMC11
5011	027166	005000				CLR	RO		MEM + SP ADDRESS
5012	027170	012702	027306			MOV	\$55, B2		POINTER TO CORRECT DATA
5013	027174	004737	035602			JSA	PC, HEAD		LOAD 8 WORDS OF MAIN MEMORY
5014	027200	035726				MEMDAT			POINTER TO DATA

5015	027202	004737	035636			JSR	PC, SPLD	1000 B WORDS OF SP
5016	027205	035736				SPOAT	PC, CLRC	POINTER TO DATA
5017	027210	004737	035702		1S:	JSR	PC, CLRC	CLEAR C BIT!
5018	027214	004737	000017	027230		BIC	R1, 25	CLEAR ADDRESS FIELD OF INSTRUCTION
5019	027219	050037				BIS	RD, 25	ADD ADDRESS TO INSTRUCTION
5020	027220	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5021	027220	010000				010000		LOAD R4R
5022	027220	042737	000017	027246	2S:	BIC	R1, 35	CLEAR ADDRESS OF INSTRUCTION
5023	027220	050037				BIS	RD, 35	ADD ADDRESS TO INSTRUCTION
5024	027224	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5025	027226	040740				040400! (16*20)		RR + SUB
5026	027226	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5027	027226	061224				61224		MOVE RR TO PORTY
5028	027251	111205				MOVB	(R2), RS	PUT "EXPECTED" IN RS
5029	027251	116104		000004		MOVB	4(R1), R4	PUT "FOUND" IN R4
5030	027252	120504				CMPB	RS, R4	DATA CONNECT?
5031	027254	001401				BEQ	45	RR IF YES
5032	027256	104415				ERROR	15	ALU ERROR
5033	027270	104405				SCOP1		SHR 1!
5034	027272	005202				INC	R2	NEXT DATA
5035	027274	005200				INC	RD	NEXT ADDRESS
5036	027276	022700		000010		CMP	810, RD	DONE YET?
5037	027302	001342				BNE	15	RR IF NO
5038	027304	104420				ADVANCE		ADVANCE LOOP
5039	027306	000	001	377	5S:	.BYTE	0, 1, -1, 0, 0, 253, 125, 0	
5040	027311	000	000	253				
5041	027314	125	000			.EVEN		

5042
 5043
 5044
 5045 ;***** TEST 102 *****
 5046 ;ALU TEST
 5047 ;TEST OF ALU FUNCTION ADD W/C WITH C BIT CLEARED
 5048 ;ALU FUNCTION (A PLUS B PLUS C) CODE=01
 5049 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 5050 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
 5051 ;***** TEST 102 *****
 5052
 5053

5055	027316	000004				TST102: SCOPE		
5056	027320	012737	000102	001402		MOV	8102, STSTM	1000 THE NO. OF THIS TEST
5057	027320	012737	027424	001402		MOV	815103, NEXT	POINT TO THE START OF NEXT TEST.
5058	027326	012737				MOV	018, LOCK	ADDRESS FOR LOCK ON DATA.
5059	027334	012737	027366	001404		MSTCLR		R1 CONTAINS SAME KACIT ADDRESS
5060						CLR	RD	MASTER CLEAR KACIT
5061	027342	104410				MOV	818, RD	RR + SP ADDRESS
5062	027344	005000				JSR	PC, MEMLD	POINTER TO CORRECT DATA
5063	027346	012702	027464			MOV		LOAD 8 WORDS OF MAIN MEMORY
5064	027352	004737	035602			MEMDAT		POINTER TO DATA
5065	027356	026726				JSR	PC, SPLD	LOAD 8 WORDS OF SP
5066	027360	004737	035636			MEMAT		POINTER TO DATA
5067	027364	026726				JSR	PC, CLRC	CLEAR C BIT!
5068	027366	004737	026702	027406	1S:	BIC	R1, 25	CLEAR ADDRESS FIELD OF INSTRUCTION
5069	027372	004737	000017			BIS	RD, 25	ADD ADDRESS TO INSTRUCTION
5070	027400	050037	027406					

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 96
DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0122

5071	027404	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5072	027406	010000				010000		LOAD MAR
5073	027410	012737	000017	027424	28:	BIC	\$17,38	CLEAR ADDRESS OF INSTRUCTION
5074	027416	050037	027424			BIS	RO,38	ADD ADDRESS TO INSTRUCTION
5075	027422	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5076	027424	040420				ROMMOD! (01#20)		ADD + AND MAC
5077	027426	104412				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5078	027430	061224				61224		MOVE RO TO R0#4
5079	027432	111205				MOV#	(R2),R5	PUT - PRACTICED" IN RS
5080	027434	116104	000004		33:	MOV#	4(R1),R4	PUT - FOUND" IN R4
5081	027440	130504				CMPS	R5,R4	DATA CONNECT?
5082	027442	001401				REQ	18	MR IF YES
5083	027444	104015				ERROR	15	ALU ERROR
5084	027446	104405			45:	SCOP#1		RETRY
5085	027450	005203				TNC	R2	NEXT DATA
5086	027452	005200				INC	R2	NEXT ADDRESS
5087	027454	022700	0000010			CMP	810,RO	DONE YET?
5088	027456	001342				BNE	18	MR IF NO
5089	027462	104420				ADVANCE		ADVANCE LOOP
5090	027464	000	377	377	58:	.BYTE	0,-1,-1,376,252,-1,-1,124	
5091	027467	376	252	377				
5092	027472	377	124					
5093						.EVEN		

```
;***** TEST 103 *****
;ALU TEST
;TEST OF ALU FUNCTION SUB W/C WITH C BIT CLEARED
;ALU FUNCTION (A-B-C) CODE=2
;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
;PERFORM THE FUNCTION, VERIFY THE RESULTS
;*****
```

TEST 103

5106	027474	000004				1ST103: SCOPE		
5107	027476	012737	000103	001202		MOV	8103,STSTM	
5108	027504	012737	027652	001442		MOV	8TSTM4,NEXT	LOAD THE NO. OF THIS TEST.
5109	027512	012737	027544	001444		MOV	#18,LOCK	POINT TO THE START OF NEXT TEST.
5110								ADDRESS FOR LOCK ON DATA.
5111	027520	104410				MSTCLR		R1 CONTAINS BASE KMC11 ADDRESS
5112	027522	005000				CLR	R0	MASTER CLEAR KMC11
5113	027524	012702	027642		15:	MOV	R5,R2	MEM + SP ADDRESS
5114	027530	004737	035602			JSR	PC,REMLO	POINTER TO CORRECT DATA
5115	027534	035726				MENDAT		LOAD 8 WORDS OF MAIN MEMORY
5116	027536	004737	035636			JSR	PC,SPLD	POINTER TO DATA
5117	027540	005735				SPOAT		LOAD 8 WORDS OF SP
5118	027542	035702				JSR	PC,CLRC	POINTER TO DATA
5119	027544	004737	035702			BIC	\$17,28	CLEAR C BIT!
5120	027546	012737	000017	027564		BIS	RO,28	CLEAR ADDRESS FIELD OF INSTRUCTION
5121	027548	060027	027564			ROMCLK		ADD ADDRESS TO INSTRUCTION
5122	027552	104412			28:	010000		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5123	027554	010000				BIC	\$17,38	LOAD MAR
5124	027556	012737	000017	027602		BIS	RO,38	CLEAR ADDRESS OF INSTRUCTION
5125	027558	050037	027602			ROMCLK		ADD ADDRESS TO INSTRUCTION
5126	027600	104412						NEXT WORD IS INSTRUCTION ROMCLK PC=5304

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 97
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0123

5127	027602	040440		3S:	040400! <2*20>	BR + SUB W/C
5128	027604	104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5129	027606	061224			61224	MOVE BR TO P0RTH
5130	027610	111205			MOV B (R2), R5	PUT "EXPECTED" IN RS
5131	027612	116104	000004		MOV B 4(R1), R4	PUT "FOUND" IN R4
5132	027616	120504			CMPB R5, R4	DATA CORRECT?
5133	027620	001401			B60 4S	BR IF YES
5134	027622	104015			ERROR 15	ALU ERROR
5135	027624	104405			SCOP1	SHD9=1?
5136	027626	005202		4S:	INC R2	NEXT DATA
5137	027630	005200			INC RD	NEXT ADDRESS
5138	027632	022700	000010		CMP \$10, RD	DONE YET?
5139	027636	001342			BNE 1S	BR IF NO
5140	027640	104420			ADVANCE	ADVANCE LOOP
5141	027642	377	000	376	.BYTE -1, 0, 376, -1, -1, 252, 124, -1	
5142	027645	377	377	252		
5143	027650	124	377			
5144					.EVEN	

```
;***** TEST 104 *****
;ALU TEST
;TEST OF ALU FUNCTION INC A WITH C BIT CLEARED
;ALU FUNCTION (A PLUS 1) CODE=3
;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
;PERFORM THE FUNCTION, VERIFY THE RESULTS
;*****
```

; TEST 104

5158	027652	000004		TEST104:	SCOPE	
5159	027654	012737	000104	001202	MOV \$104, STSTNM	LOAD THE NO. OF THIS TEST
5160	027662	012737	030030	001442	P2V STST105, NEXT	POINT TO THE START OF NEXT TEST.
5161	027670	012737	027722	001444	MOV \$15, LOCK	ADDRESS FOR LOCK ON DATA.
5162						R1 CONTAINS BASE KMC11 ADDRESS
5163	027676	104410			MSTCLR	MASTER CLEAR KMC11
5164	027700	005000			CLR R0	MEM + SP ADDRESS
5165	027702	012702	030020		MOV \$5, R2	POINTER TO CORRECT DATA
5166	027706	004737	035602		JSR PC, MEMLD	LOAD 8 WORDS OF MAIN MEMORY
5167	027712	035726			MEMDAT	POINTER TO DATA
5168	027714	004737	035636		JSR PC, SPLD	LOAD 8 WORDS OF SP
5169	027720	035736			SPDAT	POINTER TO DATA
5170	027722	004737	035702		JSR PC, CLRC	CLEAR C BIT!
5171	027726	042737	000017	027742	BIC \$17, 2S	CLEAR ADDRESS FIELD OF INSTRUCTION
5172	027734	050037	027742		BIS R0, 2S	ADD ADDRESS TO INSTRUCTION
5173	027740	104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5174	027742	010000			010000	LOAD MAR
5175	027744	042737	000017	027760	BIC \$17, 3S	CLEAR ADDRESS OF INSTRUCTION
5176	027752	050037	027760		BIS R0, 3S	ADD ADDRESS TO INSTRUCTION
5177	027756	104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5178	027760	040460			040400! <3*20>	BR + INC A
5179	027762	104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5180	027764	061224			61224	MOVE BR TO P0RTH
5181	027766	111205			MOV B (R2), R5	PUT "EXPECTED" IN RS
5182	027770	116104	000004		MOV B 4(R1), R4	PUT "FOUND" IN R4

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 98
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0124

5183	027774	120504		CMPB	R5,R4	DATA CORRECT?
5184	027776	001401		BEQ	49	BR IF YES
5185	030000	104015		ERROR	15	ALU ERROR
5186	030002	104405		SCOP1		SWD9=1?
5187	030004	005202		INC	R2	NEXT DATA
5188	030006	005200		INC	R0	NEXT ADDRESS
5189	030010	022700	000010	CMP	\$10,R0	DONE YET?
5190	030014	001342		BNE	15	BR IF NO
5191	030016	104420		ADVANCE		ADVANCE LOOP
5192	030020	001	001	.BYTE	1,1,0,0,126,126,253,253	
5193	030023	000	126			
5194	030026	253	253			

4\$:

000010
000 126
.EVEN

5\$::

126

.BYTE

1,1,0,0,126,126,253,253

5195
 5196
 5197
 5198 ***** TEST 105 *****
 5199 : ALU TEST
 5200 : TEST OF ALU FUNCTION 2A WITH C BIT CLEARED
 5201 : ALU FUNCTION (A PLUS A) CODE=5
 5202 : LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 5203 : PERFORM THE FUNCTION, VERIFY THE RESULTS
 5204 : *****

; TEST 105

5205	030030	000004		TST105:	SCOPE	
5206	030032	012737	000105	MOV	\$105, STSTMN	: LOAD THE NO. OF THIS TEST
5207	030040	012737	030206	MOV	STSTMN NEXT	: POINT TO THE START OF NEXT TEST.
5208	030046	012737	030100	MOV	\$15,LOCK	: ADDRESS FOR LOCK ON DATA.
5209				MSTCLR		R1 CONTAINS BASE KMC11 ADDRESS
5210				CLR	R0	MASTER CLEAR KMC11
5211				MOV	\$55,R2	MEM + SP ADDRESS
5212				JSR	PC,HEMLD	POINTER TO CORRECT DATA
5213				MEMDAT		LOAD 8 WORDS OF MAIN MEMORY
5214	030054	104410		JSR	PC,SPLO	POINTER TO DATA
5215	030056	005000		SPOAT		LOAD 8 WORDS OF SP
5216	030060	012702	030176	JSR	PC,CLRC	POINTER TO DATA
5217	030064	004737	035602	BIC	\$17,25	CLEAR C BIT!
5218	030070	035726		BIS	R0,25	CLEAR ADDRESS FIELD OF INSTRUCTION
5219	030072	004737	035636	ROMCLK		ADD ADDRESS TO INSTRUCTION
5220	030076	035736		010000		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5221	030100	004737	035702	BIC	\$17,35	LOAD PIR
5222	030104	042737	000017	BIS	R0,35	CLEAR ADDRESS OF INSTRUCTION
5223	030112	050037	030120	ROMCLK		ADD ADDRESS TO INSTRUCTION
5224	030116	104412		010000		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5225	030120	010000		BIC	\$17,35	BR + 2A
5226	030122	042737	000017	BIS	R0,35	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5227	030130	050037	030136	ROMCLK		MOVE BR TO PORTY
5228	030134	104412		010000		PUT "EXPECTED" IN RS
5229	030136	040520		ROMCLK		PUT "FOUND" IN RV
5230	030140	104412		010000	(5*20)	DATA CORRECT?
5231	030142	061224		ROMCLK		BR IF YES
5232	030144	111205		61224		ALU ERROR
5233	030146	116104		MOV#	(R2),RS	SWD9=1?
5234	030152	120504	000004	MOV#	4(R1),R4	NEXT DATA
5235	030154	001401		CMPB	RS,R4	
5236	030156	104015		BEQ	49	
5237	030160	104405		ERROR	15	
5238	030162	005202		SCOP1		
				INC	R2	

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 99
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0125

```

5239 030164 005200      INC    R0      :NEXT ADDRESS
5240 030166 022700 000010  CMP    #10,R0  :DONE YET?
5241 030172 001342      BNE    IS      :BR IF NO
5242 030174 104420      ADVANCE
5243 030176 000      000 376 5$: .BYTE  0,0,376,376,252,252,124,124
5244 030201 376      252 252
5245 030204 124      124
5246 .EVEN
5247
5248
5249 ***** TEST 106 *****
5250 ;ALU TEST
5251 ;TEST OF ALU FUNCTION A PLUS C WITH C BIT CLEARED
5252 ;ALU FUNCTION (A PLUS C) CODE=4
5253 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5254 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
5255 *****
5256
5257
5258
5259 ; TEST 106
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
  030206 000004      ;$T106: SCOPE
  030210 012737 000106 001202  MOV    $106,$TSTNM : LOAD THE NO. OF THIS TEST
  030216 012737 030364 001442  MOV    $TST107,NEXT : POINT TO THE START OF NEXT TEST.
  030224 012737 030256 001444  MOV    $1$,LOCK : ADDRESS FOR LOCK ON DATA.
  030232 104410      MSTCLR
  030234 005000      CLR    R0      : R1 CONTAINS BASE KMC11 ADDRESS
  030236 012702 030354      MOV    $5$,R2 : MASTER CLEAR KMC11
  030238 001737 035602      JSR    PC,HEMLD : MEM + SP ADDRESS
  030240 035725      MEMDAT
  030242 001737 035636      JSR    PC,SPLD : POINTER TO CORRECT DATA
  030244 035735      SPOAT
  030246 001737 035702 1$:   JSR    PC,CLRC : LOAD 8 WORDS OF MAIN MEMORY
  030248 012737 000017 030276  BIC    $1$,2$ : POINTER TO DATA
  030250 030276      BIS    R0,2$ : LOAD 8 WORDS OF SP
  030252 050037      ROMCLK
  030254 104412      2$:   BIC    $1$,2$ : POINTER TO DATA
  030256 010000      BIS    R0,2$ : CLEAR C BIT!
  030258 042737 000017 030314  2$:   ROMCLK
  030260 050037 030314      BIC    $1$,3$ : CLEAR ADDRESS FIELD OF INSTRUCTION
  030262 030312 104412      ADD    R0,PC : ADD ADDRESS TO INSTRUCTION
  030264 040500      3$:   010000 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
  030266 000316 104412      BIC    $1$,3$ : LOAD MBR
  030268 061224      ROMCLK
  030270 111205      4$:   040400!<4#20> : CLEAR ADDRESS OF INSTRUCTION
  030272 116104 000004      BIC    $1$,3$ : ADD ADDRESS TO INSTRUCTION
  030274 120504      ROMCLK
  030276 001401      4$:   45      : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
  030278 104015      BEQ    45      : MOVE BR TO PORTY
  030280 104005      ERROR
  030282 005202      SCOP1
  030284 005200      INC    R2      : PUT "EXPECTED" IN R5
  030286 022700 000010      INC    R0      : PUT "FOUND" IN R4
  030288 001342      CMP    #10,R0  : DATA CORRECT?
  030290 104420      BNE    IS      : BR IF YES
  030292 001342      ADVANCE
  030294 030354      .BYTE  0,0,-1,-1,123,125,252,252

```

J10

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 100
DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0126

5295 030357 377 125 125
5296 030362 252 252 252 . EVEN

• ELEM

***** TEST 107 *****
HALU TEST
#TEST OF HALU FUNCTION 2'S COMP SUB WITH C BIT CLEARED
HALU FUNCTION (A-B-1) CODE=17
#LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
#PERFORM THE FUNCTION, VERIFY THE RESULTS

i TEST 107

```

TST107: SCOPE
        MOV     $107, STSTNM
        MOV     STST10, NEXT
        MOV     $15, LOCK

        MSTCLR
        CLR
        MOV     R0
        JSR    MEMDAT
        JSR    PC, MEMLD
        JSR    PC, SPLO
        SPDAT
        ISR
        BIC
        BIS
        ROMCLK
        D100000
        BIC
        BIS
        ROMCLK
        D100000!<17>20>
        ROMCLK
        B1247
        MMW    (RS), RS
        MMW    R4, R4
        CPHB    RS, R4
        BEQ    15
        ERROR
        SCOP1
        INC    R2
        INC    R0
        CPS    $10, R0
        BRE    IS

        ADVANCE
        .BYTE  -1, 0, 376, -1, -1, 252, 124, -1

        : LOAD THE NO. OF THIS TEST
        : POINT TO THE START OF NEXT TEST.
        : ADDRESS FOR LOCK ON DATA.

        R1 CONTAINS BASE KAC11 ADDRESS
        MASTER CLEAR KAC11
        R1 + SP ADDRESS
        POINTER TO CORRECT DATA
        LOAD 8 WORDS OF MAIN MEMORY
        POINTER TO DATA
        LOAD 8 WORDS OF SP
        POINTER TO DATA
        CLEAR C UNIT
        CLEAR ADDRESS FIELD OF INSTRUCTION
        ADD ADDRESS TO INSTRUCTION
        NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        LOAD R0
        CLEAR ADDRESS OF INSTRUCTION
        ADD ADDRESS TO INSTRUCTION
        NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        R0 + R1'S COPY SUB
        NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        MOVE R0 TO PORTY
        PUT "EXPECTED" IN RS
        PUT "FOUND" IN R4
        DATA CORRECT?
        OR IF YES
        BLU ERROR
        SCOP1?
        NEXT DATA
        NEXT ADDRESS
        DONE YET?
        OR IF NO
        ADVANCE LOOP

.EVEN

```

.EVEN

5351
 5352
 5353
 5354
 5355
 5356
 5357
 5358
 5359
 5360
 5361 030542 000004 TST110: SCOPE ***** TEST 110 *****
 5362 030544 012737 000110 001202 MOV \$110,\$TSTMN : LOAD THE NO. OF THIS TEST
 5363 030552 012737 030720 001442 MOV \$TST111,NEXT : POINT TO THE START OF NEXT TEST.
 5364 030560 012737 030612 001444 MOV \$18,LOCK : ADDRESS FOR LOCK ON DATA.
 5365
 5366
 5367 030566 104410 MSTCLR : R1 CONTAINS BASE KMC11 ADDRESS
 5368 030570 005000 CLR R0 : MASTER CLEAR KMC11
 5369 030572 012702 030710 MOV #55,R2 : MEM - SP ADDRESS
 5370 030576 004737 035602 JSR PC,HEMID : POINTER TO CORRECT DATA
 5371 030602 035726 MEMDAT PC,HEMID : LOAD 8 WORDS OF MAIN MEMORY
 5372 030604 004737 035636 JSR PC,SPLD : POINTER TO DATA
 5373 030610 035736 SPORT : LOAD 8 WORDS OF SP
 5374 030612 004737 035702 JSR PC,JRC : POINTER TO DATA
 5375 030616 042737 000017 BIC \$17,25 : CLEAR C BIT!
 5376 030624 050037 030650 BIS R0,25 : CLEAR ADDRESS FIELD OF INSTRUCTION
 5377 030630 104412 ROMCLK : ADD ADDRESS TO INSTRUCTION
 5378 030632 010000 D10000 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5379 030634 042737 000017 BIC \$17,35 : LOAD PIR
 5380 030642 050037 030650 BIS R0,35 : CLEAR ADDRESS OF INSTRUCTION
 5381 030646 104412 ROMCLK : ADD ADDRESS TO INSTRUCTION
 5382 030650 040560 D10000 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5383 030652 104412 61224 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5384 030654 061224 MOVEB (R2),RS : MOVE IR TO PORT4
 5385 030656 111205 MOVEB 4(R1),R4 : PUT "EXPECTED" IN RS
 5386 030658 116104 CMPB RS,R4 : PUT "FOUND" IN R4
 5387 030660 120504 BEQ 45 : DATA CORRECT?
 5388 030662 001401 ERROR 15 : BR IF YES
 5389 030664 104015 SCOP1 : ALU ERROR
 5390 030666 007705 INC R2 : SM09=1?
 5391 030668 006203 INC R0 : NEXT DATA
 5392 030670 006200 CMP \$10,R0 : NEXT ADDRESS
 5393 030672 002700 BNE 15 : DONE YET?
 5394 030674 001343 ADVANCE : BR IF NO
 5395 030676 104420 .BYTE -1,-1,376,376,124,124,251,251 : ADVANCE LOOP
 5396 030710 377 .EVEN
 5397 030713 376 376 124 124 251 251 ***** TEST 111 *****
 5398 030716 251 251

5400
 5401
 5402
 5403
 5404
 5405
 5406
 ***** TEST 111 *****
 #ALU TEST
 #TEST OF ALU FUNCTION SEL B WITH C BIT SET
 #ALU FUNCTION (B) CODE=11
 #LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA

5407
 5408
 5409
 5410
 5411
 5412
 5413 030720 000004 ;*PERFORM THE FUNCTION, VERIFY THE RESULTS
 5414 030722 012737 ;*****
 5415 030730 012737 ; TEST 111
 5416 030736 012737 ;-----
 5417
 5418 030744 104410 ;TST111: SCOPE
 5419 030746 005000 MOV \$111, STSTNM ; LOAD THE NO. OF THIS TEST
 5420 030750 012708 031066 MOV STST112, NEXT ; POINT TO THE START OF NEXT TEST.
 5421 030754 004737 035602 MOV \$1\$, LOCK ; ADDRESS FOR LOCK ON DATA.
 5422 030760 035725
 5423 030762 004737 035636 R1 CONTAINS BASE KMC11 ADDRESS
 5424 030766 035736
 5425 030770 004737 035714 ;MASTER CLEAR KMC11
 5426 030774 042737 000017 031010 CLR RD
 5427 031002 050037 031010 MOV \$RS, R2 ;MEM + SP ADDRESS
 5428 031006 104412 JSR PC, MEMLD ;POINTEN TO CORRECT DATA
 5429 031010 010000 MEMDAT ;LOAD 8 WORDS OF MAIN MEMORY
 5430 031012 042737 000017 031026 JSR PC, SPLO ;POINTER TO DATA
 5431 031020 050037 031026 JSR SPDAT ;LOAD 8 WORDS OF SP
 5432 031024 104412 JSR PC, SETC ;POINTER TO DATA
 5433 031028 040620 1S: BIC \$17, 28 ;SET C BIT!
 5434 031030 104412 BIS RO, 28
 5435 031032 061224 2S: ADD ADDRESS FIELD OF INSTRUCTION
 5436 031034 111205 010000 JSR 010000 ;ADD ADDRESS TO INSTRUCTION
 5437 031036 115104 000004 2S: BIC \$17, 38 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5438 031040 120504 BIS RO, 38
 5439 031044 001401 ROMCLK ;LOAD NR
 5440 031046 104015 005202 BIC \$17, 39 ;CLEAR ADDRESS OF INSTRUCTION
 5441 031050 104405 005202 BIS RO, 39 ;ADD ADDRESS TO INSTRUCTION
 5442 031052 005202 4S: JSR 040400: (11*20) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5443 031054 005200 INC R2 ;BR + SEL 0
 5444 031056 022700 INC R0 ;MOVE BR TO PORTY
 5445 031062 001342 CMP \$10, RO ;PUT "EXPECTED" IN RS
 5446 031064 104420 BNE 1S ;PUT "FOUND" IN R4
 5447 031066 000 377 000 4S: DATA CONNECT?
 5448 031071 377 125 252 5S: BEQ 4S ;BR IF YES
 5449 031074 125 252 5S: ERROR 1S ;BLU ERROR
 5450 .EVEN ;SM0=1?
 5451
 5452
 5453 ;NEXT DATA
 5454 ;NEXT ADDRESS
 5455 ;DONE YET?
 5456 ;BR IF NO
 5457 ;ADVANCE LOOP
 5458 ;.BYTE 0,-1,0,-1,125,252,125,252
 5459 ;TEST 112
 5460 ;-----
 5461
 5462 ;TEST 112

***** TEST 112 *****
 *ALU TEST
 *TEST OF ALU FUNCTION SEL A WITH C BIT SET
 *ALU FUNCTION (A) CODE=10
 *LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 *PERFORM THE FUNCTION, VERIFY THE RESULTS
 ***** TEST 112 *****

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 103
DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0129

```

5463
5464 031076 000004 :***** TST112: SCOPE *****
5465 031100 012737 000112 001202 MOV $112, STSTNM
5466 031106 012737 031254 001442 MOV STST113,NEXT
5467 031114 012737 031146 001444 MOV $15,LOCK
5468
5469 031122 104410 MSTCLR
5470 031124 005000 CLR RO
5471 031126 012703 031244 MOV #SS,R2
5472 031132 004737 035602 JSR PC, MEMLD
5473 031136 035726 MEMDAT
5474 031140 004737 035636 JSR PC, SPLD
5475 031144 035735 SPDAT
5476 031146 004737 035714 15: JSR PC, SETC
5477 031152 042737 000017 031166 BIC $17,25
5478 031160 050037 031166 BIS RO,25
5479 031164 104412 ROMCLK
5480 031166 010000 010000 25: BIC $17,35
5481 031170 042737 000017 031204 BIS RO,35
5482 031176 050000 031204 ROMCLK
5483 031202 104412 040400: <10:20>
5484 031204 040600 ROMCLK
5485 031206 104412 61224
5486 031210 61224
5487 031212 111205
5488 031214 116104 000004
5489 031220 120504
5490 031222 001401
5491 031224 104015
5492 J31226 104405
5493 031230 005202
5494 031232 005200
5495 031234 022700 000010
5496 031240 001342
5497 031242 104420
5498 031244 000 000 377 55: ADVANCE
5499 031247 377 125 125 .BYTE 0,0,-1,-1,125,125,252,252
5500 031252 252 252 .EVEN

:***** TEST 113 *****
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515 031254 000004 :***** TST113: SCOPE *****
5516 031256 012737 000113 001202 MOV $113, STSTNM
5517 031264 012737 031432 001442 MOV STST114,NEXT
5518 031272 012737 031324 001444 MOV $15,LOCK

```

TEST 113

; LOAD THE NO. OF THIS TEST
; POINT TO THE START OF NEXT TEST.
; ADDRESS FOR LOCK ON DATA.

5519	031300	104410		MSTCLR		: R1 CONTAINS BASE KMC11 ADDRESS
5520	031302	005000		CLR	R0	: MASTER CLEAR KMC11
5521	031304	012702	031422	MOV	\$5, R2	: MEM + SP ADDRESS
5522	031310	004737	035602	JSR	PC, MEMLD	: POINTER TO CORRECT DATA
5523	031314	035735		MEDAT		: LOAD 8 WORDS OF MAIN MEMORY
5524	031316	004737	035636	JSR	PC, SPLD	: POINTER TO DATA
5525	031322	035735		SPOAT		: LOAD 8 WORDS OF SP
5526	031324	004737	035714	JSR	PC, SETC	: POINTER TO DATA
5527	031330	042737	000017	031344	15:	SET C BIT!
5528	031330	042737	031344	BIC	\$17, 25	: CLEAR ADDRESS FIELD OF INSTRUCTION
5529	031336	050037		BIS	R0, 25	: ADD ADDRESS TO INSTRUCTION
5530	031342	104412	031362	ROMCLK		: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5531	031344	010000		010000		: LOAD MAR
5532	031346	042737	000017	BIC	\$17, 35	: CLEAR ADDRESS OF INSTRUCTION
5533	031354	050037	031362	BIS	R0, 35	: ADD ADDRESS TO INSTRUCTION
5534	031360	104412		ROMCLK		: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5535	031362	040640		040400!<12#20>		: BR + A OR NOTB
5536	031364	104412		ROMCLK		: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5537	031366	061224		61224		: MOVE MAR TO PORTA
5538	031370	111205		MOVB	(R2), RS	: PUT "EXPECTED" IN RS
5539	031372	116104	000004	MOVB	4(R1), R4	: PUT "FOUND" IN R4
5540	031376	120504		CMPB	RS, R4	: DATA CORRECT?
5541	031400	301401		BEQ	45	: BR IF YES
5542	031402	104015		ERROR	15	: ALU ERROR
5543	031404	104405		SCOP1		: SW09=1?
5544	031406	005203		INC	R2	: NEXT DATA
5545	031410	005200		INC	R0	: NEXT ADDRESS
5546	031412	022700	000010	CMP	\$10, R0	: DONE YET?
5547	031416	001342		BNE	15	: BR IF NO
5548	031420	104420		ADVANCE		: ADVANCE LOOP
5549	031422	377	000	.BYTE	-1,0,-1,-1,-1,125,252,-1	
5550	031425	377	377	125		
5551	031430	252	377			
5552				.EVEN		

```
***** TEST 114 *****
; ALU TEST
; TEST OF ALU FUNCTION A AND B WITH C BIT SET
; ALU FUNCTION (A AND B) CODE=13
; LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
; PERFORM THE FUNCTION, VERIFY THE RESULTS
*****
```

TEST 114

5565	031432	000004		ST114: SCOPE		: LOAD THE NO. OF THIS TEST
5566	031434	012737	000114	001202	MOV	\$114, STSTMN
5567	031442	012737	031610	001442	MOV	STSTMN, NEXT
5568	031450	012737	031502	001444	MOV	\$15, LOCK
5569						: POINT TO THE START OF NEXT TEST.
5570						: ADDRESS FOR LOCK ON DATA.
5571	031456	104410		MSTCLR		: R1 CONTAINS BASE KMC11 ADDRESS
5572	031460	005000		CLR	R0	: MASTER CLEAR KMC11
5573	031462	012702	031600	MOV	\$5, R2	: MEM + SP ADDRESS
5574	031466	004737	035602	JSR	PC, MEMLD	: POINTER TO CORRECT DATA
						: LOAD 8 WORDS OF MAIN MEMORY

5675	001476	000725			MEMDAT	PC, SPLD	POINTER TO DATA
5676	001474	004737	035636		JSR	PC, SPLD	LOAD 8 WORDS OF SP
5677	001500	000725			SPOAT	PC, SETC	POINTER TO DATA
5678	001502	004737	035714	1S:	JSR	#17,25	SET C BIT!
5679	001505	004737	000017	031522	BIC	R0,25	CLEAR ADDRESS FIELD OF INSTRUCTION
5680	001514	004737	031522		BIS		ADD ADDRESS TO INSTRUCTION
5681	001519	104412	031522		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5682	001520	010000	031522		010000		LOAD R0R
5683	001520	004737	000017	031540	BIC	#17,35	CLEAR ADDRESS OF INSTRUCTION
5684	001520	004737	031540		BIS	R0,35	ADD ADDRESS TO INSTRUCTION
5685	001520	104412	031540		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5686	001520	004040	031540		040400! <13*20>		BR + A AND B
5687	001520	104412	031540		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5688	001520	061224	031540		61224		MOVE BR TO PORT4
5689	001520	111205	031540		MOVB	(R2), R5	PUT "EXPECTED" IN R5
5690	001520	16104	031540		MOVB	4(R1), R4	PUT "FOUND" IN R4
5691	001520	120504	031540		CMPB	R5, R4	DATA CORRECT?
5692	001520	001401	031540		BEQ	45	BR IF YES
5693	001520	104015	031540		ERROR	15	ALU ERROR
5694	001520	104405	031540		SCOP1		SHD9=1?
5695	001520	005202	031540		INC	R2	NEXT DATA
5696	001520	005200	031540		INC	R0	NEXT ADDRESS
5697	001520	022700	031540		CMP	#10,10	DONE YET?
5698	001520	001342	031540		BNE	15	BR IF NO
5699	001520	104420	031540		ADVANCE		ADVANCE LOOP
5700	031600	000	000	5S:	.BYTE	0,0,0,-1,125,0,0,252	
5701	031603	377	125				
5702	031606	000	252				
5703					.EVEN		

***** TEST 115 *****
 *ALU TEST
 *TEST OF ALU FUNCTION A OR B WITH C BIT SET
 *ALU FUNCTION (A OR B) CODE=14
 *LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 *PERFORM THE FUNCTION, VERIFY THE RESULTS

TEST 115

5616	031610	000004			TST115: SCOPE		
5617	031612	012737	000115	001202	MOV	\$115, STSTMN	: LOAD THE NO. OF THIS TEST
5618	031620	012737	031766	001442	MOV	STST116, NEXT	: POINT TO THE START OF NEXT TEST.
5619	031626	012737	031660	001444	MOV	\$15, LOCK	: ADDRESS FOR LOCK ON DATA.
5620							; R1 CONTAINS BASE KMC11 ADDRESS
5621					MSTCLR	RO	MASTER CLEAR KMC11
5622	031634	104410			CLR		MEM + SP ADDRESS
5623	031636	005000			MOV	#5\$, R2	POINTER TO CORRECT DATA
5624	031640	012702	031756		JSR	PC, MEMLD	LOAD 8 WORDS OF MAIN MEMORY
5625	031644	004737	035602		MEMDAT		POINTER TO DATA
5626	031650	035726			JSR	PC, SPLD	LOAD 8 WORDS OF SP
5627	031652	004737	035636		SPOAT		POINTER TO DATA
5628	031656	035736			JSR	PC, SETC	SET C BIT!
5629	031660	004737	035714	1S:	BIC	#17,25	CLEAR ADDRESS FIELD OF INSTRUCTION
5630	031664	042737	000017	031700			

07K00 MACYII 27(1006) 12-MAY-77 18:34 PAGE 106
C.P11 21-MAR-77 17:19 KMCII ALU TESTS

5631	031672	050037	031700	BIS	R0,2\$	ADD ADDRESS TO INSTRUCTION
5632	031676	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5633	031700	010000		010000		LOAD MAR
5634	031702	042737	000017	031716	2\$: BIC \$17,3\$	CLEAR ADDRESS OF INSTRUCTION
5635	031710	050037	031715	BIS	RO,3\$	ADD ADDRESS TO INSTRUCTION
5636	031714	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5637	031716	040700		040400	(14*20)	BR + A ON A
5638	031720	104412		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5639	031722	061224		61224		MOVE BR TO PORT4
5640	031724	111205		MOVA	(R2), RS	PUT "EXPECTED" IN RS
5641	031726	116104		MOVB	4(R1), R4	PUT "FOUND" IN R4
5642	031732	120504		CMPB	RS, R4	DATA CORRECT?
5643	031734	001401		BEG	4\$	BR IF YES
5644	031736	104C15		ERROR	15	ALU ERROR
5645	031740	104405		SCPI		SM0=1?
5646	031742	005202		INC	R2	NEXT DATA
5647	031744	005200		INC	RD	NEXT ADDRESS
5648	031746	022700	000010	CMP	\$10, RO	COME YET?
5649	031752	001342		BNE	1\$	BR IF NO
5650	031754	104420		ADVANCE		ADVANCE LOOP
5651	031756	000	377	.BYTE	0,-1,-1,-1,125,-1,-1,252	
5652	031761	377	125			
5653	031764	377	252			
5654				.EVEN		

***** TEST 116 *****
 : ALU TEST
 : TEST OF ALU FUNCTION A XOR B WITH C BIT SET
 : ALU FUNCTION (A XOR B) CODE=15
 : LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 : PERFORM THE FUNCTION, VERIFY THE RESULTS

: TEST 116

5667	031766	000004		TST116:	SCOPE	
5668	031770	012737	000116	MOV	\$116, STSTMN	; LOAD THE NO. OF THIS TEST
5669	031776	012737	032144	MOV	STSTMN17, NEXT	; POINT TO THE START OF NEXT TEST.
5670	032004	012737	032036	MOV	\$15, LOCK	; ADDRESS FOR LOCK ON DATA.
5671						R1 CONTAINS BASE KMCII ADDRESS
5672						MASTER CLEAR KMCII
5673	032012	104410		MSTCLR	RD	MEM + SP ADDRESS
5674	032014	005000		CLR		POINTER TO CORRECT DATA
5675	032016	012702	032134	MOV	\$5\$, R2	LOAD 8 WORDS OF MAIN MEMORY
5676	032018	004737	035602	JSR	PC, MEMLO	POINTER TO DATA
5677	032020	035725		MEMDAT		LOAD 8 WORDS OF SP
5678	032022	004732	035636	JSR	PC, SPLD	POINTER TO DATA
5679	032024	035736		SPDAT		SET C BIT!
5680	032026	004737	035714	JSR	PC, SETC	CLEAR ADDRESS FIELD OF INSTRUCTION
5681	032028	042737	000017	BIC	\$17,2\$	ADD ADDRESS TO INSTRUCTION
5682	032030	050037	032056	BIS	RO,2\$	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5683	032034	104412		ROMCLK		LOAD MAR
5684	032036	010000		010000		CLEAR ADDRESS OF INSTRUCTION
5685	032040	042727	000017	032074	2\$: BIC \$17,3\$	ADD ADDRESS TO INSTRUCTION
5686	032044	050037	032074	BIS	RO,3\$	

5687	032072	104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5688	032072	040720			040400! (15*20)	RR + A XOR R
5689	032076	104412			ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5690	032100	061224			61224	MOVE RR TO PORT4
5691	032102	111205			MOVB (R2), RS	PUT "EXPECTED" IN RS
5692	032104	116104			MOVB 4(R1), R4	PUT "FOUND" IN R4
5693	032110	120504			CMPB RS, R4	DATA CORRECT?
5694	032112	001401			BEQ 45	BR IF YES
5695	032114	104015			ERROR 15	ALU ERROR
5696	032116	104405			SCOP1	SD09=1?
5697	032120	305202			INC R2	NEXT DATA
5698	032122	061200			INC R0	NEXT ADDRESS
5699	032124	022700	000010		CMP 010, R0	DONE YET?
5700	032130	001342			BNE 15	BR IF NO
5701	032132	104420			ADVANCE	ADVANCE LOOP
5702	032134	000	377	377	.BYTE 0,-1,-1,0,0,-1,-1,0	
5703	032137	000	000	377		
5704	032142	377	000			
5705					.EVEN	
5706						
5707						
5708						TEST 117
5709						ALU TEST
5710						TEST OF ALU FUNCTION ADD WITH C BIT SET
5711						ALU FUNCTION (A PLUSE B) CODE=00
5712						ALU FUNCTION ADD WITH 8 WORDS OF DATA
5713						PERFORM THE FUNCTION, VERIFY THE RESULTS
5714						
5715						
5716						
5717						
5718						
5719	032144	000004			TST117: SCOPE	
5720	032146	012737	000117	001202	MOV 0117, STSTM	: LOAD THE NO. OF THIS TEST
5721	032150	012737	032322	001443	MOV 0151, ED, NEXT	: POINT TO THE START OF NEXT TEST.
5722	032152	012737	032214	001444	MOV 015, LOCK	: ADDRESS FOR LOCK ON DATA.
5723						R1 CONTAINS THE KMC11 ADDRESS
5724	032170	104410			MSTCLR	MASTER CLEAR KMC11
5725	032172	005000			CLR	REN + SP ADDRESS
5726	032174	012702	032312		MOV R2	POINTED TO CORRECT DATA
5727	032177	004722	032302		JSR PC, NCALD	LOAD 1 WORD OF RAM MEMORY
5728	032178	005725			REMDAT	POINTED TO DATA
5729	032179	005727	032536		JSR PC, SPLD	LOAD 1 WORDS OF SP
5730	032182	005727	032714	032234	START	POINTED TO DATA
5731	032184	005727	032714	032234	JSR PC, SETC	SET C BIT!
5732	032185	005727	0000017	032234	BIC R1, 23	CLEAR ADDRESS FIELD OF INSTRUCTION
5733	032186	005727	032234	032234	BIS R0, 25	ADD ADDRESS TO INSTRUCTION
5734	032187	005727	032252		ROMCLK 010000	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5735	032250	104412			BIC R1, 35	LOAD RR
5736	032251	005727	032252		BIS R0, 35	CLEAR ADDRESS OF INSTRUCTION
5737	032252	104412			ROMCLK 000000! (00*20)	ADD ADDRESS TO INSTRUCTION
5738	032254	005727			ROMCLK 61224	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5739	032255	104412			MOV R2, RS	MOVE RR TO PORT4
5740	032256	005727				PUT "EXPECTED" IN RS
5741	032256	111224				
5742	032256	111205				

Z800 MACY11 27(1006) 12-MAY-77 18:34 PAGE 108
Z800.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0134

5743	032262	116104	000004		MOVB	4(R1),R4	PUT "FOUND" IN R4
5744	032266	120504			CMPB	R5,R4	DATA CORRECT?
5745	032270	001401			BEQ	45	BR IF YES
5746	032272	104405			ERROR	15	ALU ERROR
5747	032274	104405		45:	SCOP1		SW09=1?
5748	032276	005202			INC	R2	NEXT DATA
5749	032300	005200			INC	R0	NEXT ADDRESS
5750	032302	022700			CMP	\$10,R0	DONE YET?
5751	032306	001342			BNE	15	BR IF NO
5752	032310	104420			ADVANCE		ADVANCE LOOP
5753	032312	000	377	377	55:	.BYTE 0,-1,-1,376,252,-1,-1,124	
5754	032315	376	252	377			
5755	032320	377	124				

.EVEN

;***** TEST 120 *****
;ALU TEST
;TEST OF ALU FUNCTION 2A W/C WITH C BIT SET
;ALU FUNCTION (A PLUS A PLUS C) CODE=6
;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
;PERFORM THE FUNCTION, VERIFY THE RESULTS
;*****

TEST 120

5770	032322	000004			TST120: SCOPE		
5771	032324	012737	000120	001202	MOV	\$120, STSTMN	: LOAD THE NO. OF THIS TEST
5772	032332	012737	032500	001442	MOV	STSTMN, NEXT	: POINT TO THE START OF NEXT TEST.
5773	032340	012737	032372	001444	MOV	018,LOCK	: ADDRESS FOR LOCK ON DATA.
5774					MSTCLR		: R1 CONTAINS BASE KMC11 ADDRESS
5775	032346	104410			CLR	R0	MASTER CLEAR KMC11
5776	032350	005000			MOV	RS,R2	MEM + SP ADDRESS
5777	032352	012702	332470		JSR	PC,HEMLD	POINTER TO CORRECT DATA
5778	032355	004737	035602		MEMDAT		LOAD 1 WORDS OF MAIN MEMORY
5779	032357	035726			JSR	PC,SPLD	POINTER TO DATA
5780	032364	004737	035636		SPLAT		LOAD 1 WORDS OF SP
5781	032370	035739			JSR	PC,SETC	POINTER TO DATA
5782	032372	004737	035714		BTC	\$17,25	SET C BIT!
5783	032376	042737	000017	032412	BIS	R0,25	CLEAR ADDRESS FIELD OF INSTRUCTION
5784	032404	050037	032412		ROMCLK		ADD ADDRESS TO INSTRUCTION
5785	032410	104412			010000		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5786	032412	010000			BIC	\$17,35	LOAD MEM
5787	032414	042737	000017	032430	BIS	R0,35	CLEAR ADDRESS OF INSTRUCTION
5788	032422	050037	032430		ROMCLK		ADD ADDRESS TO INSTRUCTION
5789	032425	104412			010000		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5790	032427	040540			ROMCLK	(6#20)	MEM + SP W/
5791	032432	104412			61224		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5792	032434	061224			MOVE	(R2),RS	MOVE RS TO PORTY
5793	032436	111205			MOVE	4(P1),R4	PUT "EXPECTED" IN RS
5794	032440	116104	000004		CMPB	R5,R4	PUT "FOUND" IN R4
5795	032444	120504			BEQ	45	DATA CORRECT?
5796	032446	001401			ERROR	15	BR IF YES
5797	032450	104015			SCOP1		ALU ERROR
5798	032452	104405					SW09=1?

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 109
DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0.35

5799	032454	005202		INC	R2	NEXT DATA
5800	032456	005200		INC	R0	NEXT ADDRESS
5801	032460	032700	000010	CMP	\$10, R0	DONE YET?
5802	032464	001342		BNE	IS	BR IF NO
5803	032466	104420		ADVANCE		ADVANCE LOOP
5804	032470	001	001	.BYTE	1,1,-1,-1,253,253,125,125	
5805	032473	377	253			
5806	032476	125	253			
5807			125			
5808				. EVEN		
5809						
5810						***** TEST 121 *****
5811						HALU TEST
5812						TEST OF ALU FUNCTION SUB WITH C BIT SET
5813						HALU FUNCTION (A-B) CODE=16
5814						LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5815						PERFORM THE FUNCTION, VERIFY THE RESULTS
5816						*****
5817						
5818						TEST 121
5819						-----
5820						*****
5821	032500	000004		TST121:	SCOPE	
5822	032502	012737	000121		MOV	\$121, STSTMN
5823	032510	012737	032556		MOV	\$151, \$22, NEXT
5824	032516	012737	032550		MOV	01\$, LOCK
5825					MSTCLR	
5826	032524	104410			CLR	R0
5827	032526	005000			MOV	65\$, R2
5828	032528	012702	032646		JSR	PC, MEMD
5829	032529	004737	035602		MEMOAT	
5830	032530	035736			JSR	PC, SPLO
5831	032531	004737	035636		SPDAT	
5832	032532	035736			JSR	PC, SETC
5833	032533	004737	035714	1\$:	BTC	\$17, 2\$
5834	032534	012737	000017	032570	BIS	R0, 2\$
5835	032535	050037	032570		ROMCLK	
5836	032536	104412			010000	
5837	032537	010000			BIC	\$17, 3\$
5838	032538	012737	000017	032606	BIS	R0, 3\$
5839	032539	050037	032606		ROMCLK	
5840	032540	104412			010000! (16+20)	
5841	032541	040740			ROMCLK	
5842	032542	104412			61224	
5843	032543	061224			MOVE R0 TO PORT4	
5844	032544	111205			MOVB (R2), RS	
5845	032545	116104			MOVB 4(R1), R4	
5846	032546	120504	000004		CMPB RS, R4	
5847	032547	001401			REQ 4\$	
5848	032548	104015			ERROR 15	
5849	032549	104005			SCOP1	
5850	032550	005202			INC R2	
5851	032551	005200			INC R0	
5852	032552	022700	000010		CMP \$10, R0	
5853	032553	001342			BNE IS	
5854	032554	104420			ADVANCE	

RL CONTAINS BASE KMC11 ADDRESS
MASTER CLEAR KMC11
MEM + SP ADDRESS
POINTER TO CORRECT DATA
LOAD 8 WORDS OF MAIN MEMORY
POINTER TO DATA
LOAD 8 WORDS OF SP
POINTER TO DATA
SET C BIT!
CLEAR ADDRESS FIELD OF INSTRUCTION
ADD ADDRESS TO INSTRUCTION
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
LOAD PORT
CLEAR ADDRESS OF INSTRUCTION
ADD ADDRESS TO INSTRUCTION
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
BR + SUB
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
MOVE BR TO PORT4
PUT "EXPECTED" IN RS
PUT "FOUND" IN R4
DATA CORRECT?
BR IF YES
ALU ERROR
\$409=1\$
NEXT DATA
NEXT ADDRESS
DONE YET?
BR IF NO
ADVANCE LOOP

MACY11 27(1006) 12-MAY-77 18:34 PAGE 110
58X00.011 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0136

5855 032646 000 001 377 5\$: .BYTE 0,1,-1,0,0,253,125,0
5856 032651 000 000 253
5857 032654 125 000
.EVEN

5860
5861 :***** TEST 122 *****
5862 :ALU TEST
5863 :TEST OF ALU FUNCTION ADD M/C WITH C BIT SET
5864 :ALU FUNCTION (A PLUS B PLUS C) CODE=01
5865 :LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
5866 :PERFORM THE FUNCTION, VERIFY THE RESULTS
5867 :*****

5868
5869 : TEST 122
5870 :-----
5871 :*****
5872 032656 000004 032737 000122 001202 i\$T122: SCOPE
5873 032660 012737 033034 001442 MOV \$122,\$STSTNM
5874 032666 012737 032726 001444 MOV \$123,NEXT
5875 032674 012737 MOV \$18,LOCK
5876
5877 032702 104410 MSTCLR
5878 032704 005000 CLR RD
5879 032706 012702 033024 MOV #S3,R2
5880 032712 004737 035602 JSR PC,HEMLD
5881 032716 035726 MEMDAT
5882 032720 004737 035636 JSR PC,SPLD
5883 032724 035736 SPOAT
5884 032726 004737 035714 JSR PC,SETC
5885 032732 042737 000017 032746 1\$: BTC \$17,28
5886 032740 050037 032746 BIS RD,28
5887 032744 104412 ROMCLK
5888 032746 010000 2\$: O10000
5889 032750 042737 000017 032764 3\$: BTC \$17,38
5890 032756 050037 032764 BIS RD,38
5891 032762 104412 ROMCLK
5892 032764 040420 O40400:(O1*20)
5893 032766 104412 ROMCLK
5894 032770 061224 61224
5895 032772 111205 MOVE (R2),R5
5896 032774 116104 MOVE 4(R1),R4
5897 033000 120504 CMPB R5,R4
5898 033002 001401 BEQ 49
5899 033004 104015 ERROR 15
5900 033006 104405 SCOP1
5901 033010 005202 INC R2
5902 033012 005200 INC RD
5903 033014 022700 CMP \$10,RO
5904 033020 001342 BNE IS
5905 033022 104420 ADVANCE
5906 033024 001 000 000 5\$: .BYTE 1,0,0,-1,253,0,0,125
5907 033027 377 253 000
5908 033032 000 125
.EVEN

5911
 5912 ;***** TEST 123 *****
 5913 ;ALU TEST
 5914 ;TEST OF ALU FUNCTION SUB W/C WITH C BIT SET
 5915 ;ALU FUNCTION (A-B-C) CODE=2
 5916 ;LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 5917 ;PERFORM THE FUNCTION, VERIFY THE RESULTS
 5918 ;*****
 5919
 5920
 5921
 5922 ; TEST 123
 5923 ;-----
 5924 033034 000004 033036 012737 000123 001202 TST123: SCOPE
 5925 033044 012737 033212 001442 MOV \$123, STSTMN : LOAD THE NO. OF THIS TEST
 5926 033052 012737 033104 001444 MOV STST124, NEXT : POINT TO THE START OF NEXT TEST.
 5927 MOV \$1\$, LOCK : ADDRESS FOR LOCK ON DATA.
 5928 033060 104410 MSTCLR : R1 CONTAINS BASE KMCII ADDRESS
 5929 033062 005000 CLR RD : MASTER CLEAR KMCII
 5930 033064 012702 033202 MOV \$RS, R2 : MEM + SP ADDRESS
 5931 033070 004737 035602 JSR PC, MEMLD : POINTER TO CORRECT DATA
 5932 033074 035726 MENDAT : LOAD 8 WORDS OF MAIN MEMORY
 5933 033076 004737 035636 JSR PC, SPLO : POINTER TO DATA
 5934 033108 035736 SPDAT : LOAD 8 WORDS OF SP
 5935 033104 004737 035714 JSR PC, SETC : POINTER TO DATA
 5936 033110 042737 000017 033124 BIC \$17, 25 : SET C BIT!
 5937 033116 050037 033124 BIS R0, 25 : CLEAR ADDRESS FIELD OF INSTRUCTION
 5938 033122 104412 RONCLK : ADD ADDRESS TO INSTRUCTION
 5939 033124 012000 010000 NEXT WORD IS INSTRUCTION, RONCLK PC=5304
 5940 033126 042737 000017 033142 BIC \$17, 35 : LOAD R0
 5941 033134 050037 033142 BIS R0, 35 : CLEAR ADDRESS OF INSTRUCTION
 5942 033140 104412 RONCLK : ADD ADDRESS TO INSTRUCTION
 5943 033142 040440 040400! (2*20) NEXT WORD IS INSTRUCTION, RONCLK PC=5304
 5944 033144 104412 RONCLK : RM + SUB W/C
 5945 033146 061224 61224 : NEXT WORD IS INSTRUCTION, RONCLK PC=5304
 5946 033150 111205 MOVEB (R2), RS : MOVE RM TO PORTY
 5947 033152 116104 MOVEB 4(R1), RH : PUT "EXPECTED" IN RS
 5948 033156 120504 CMPB RS, RH : PUT "FOUND" IN RH
 5949 033160 001401 BEQ 4\$: DATA CORRECT?
 5950 033162 104015 ERROR 15 : BR IF YES
 5951 033164 104405 SCOP1 : ALU ERROR
 5952 033166 005202 INC R2 : SHOW=1?
 5953 033170 005200 INC RD : NEXT DATA
 5954 033172 022700 CMP \$10, RD : NEXT ADDRESS
 5955 033176 001342 BNE 1\$: DONE YET?
 5956 033200 104420 ADVANCE : BR IF NO
 5957 033202 000 001 377 5\$: ADVANCE LOOP
 5958 033205 000 000 253 .BYTE 0,1,-1,0,0,253,125,0
 5959 033210 125 000 .EVEN

5960 ;***** TEST 124 *****
 5961 ;ALU TEST
 5962 ;TEST OF ALU FUNCTION INC A WITH C BIT SET
 5963 ;ALU FUNCTION (A PLUS 1) CODE=3

5967
 5968
 5969
 5970
 5971
 5972
 5973 ;***** TEST 124 *****
 5974 033212 000004 :
 5975 033214 012737 000124 001202 TST124: SCOPE :
 5976 033222 012737 033370 001442 MOV \$124, STSTNM : LOAD THE NO. OF THIS TEST
 5977 033230 012737 033262 001444 MOV STST125, NEXT : POINT TO THE START OF NEXT TEST.
 5978 :
 5979 033236 104410 MSTCLR : R1 CONTAINS BASE KMC11 ADDRESS
 5980 033240 005000 CLR R0 : MASTER CLEAR KMC11
 5981 033242 012702 033360 MOV RS, R2 : MEM + SP ADDRESS
 5982 033246 004737 035602 JSR PC, MEMLD : POINTER TO CORRECT DATA
 5983 033250 035758 MEMDAT : LOAD 8 WORDS OF MAIN MEMORY
 5984 033254 004737 035636 JSR PC, SPLD : POINTER TO DATA
 5985 033260 035736 SPDAT : LOAD 8 WORDS OF SP
 5986 033263 004737 035714 JSR PC, SETC : POINTER TO DATA
 5987 033265 042737 000017 033302 15: BIC \$17, 28 : SET C BIT!
 5988 033274 050037 033302 BIS RD, 28 : CLEAR ADDRESS FIELD OF INSTRUCTION
 5989 033300 104412 ROMCLK : ADD ADDRESS TO INSTRUCTION
 5990 033302 010000 25: 010000 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5991 033304 042737 000017 033320 BIC \$17, 35 : LOAD R1
 5992 033312 050037 033320 BIS RD, 35 : CLEAR ADDRESS OF INSTRUCTION
 5993 033316 104412 ROMCLK : ADD ADDRESS TO INSTRUCTION
 5994 033318 040460 35: 040400! (3+20) : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5995 033322 104412 ROMCLK : BR + INC A
 5996 033324 061224 61224 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5997 033326 111205 MOVEB (R2), RS : MOVE BR TO PORT4
 5998 033330 116104 000004 MOVEB 4(R1), R4 : PUT "EXPECTED" IN RS
 5999 033334 120504 CMPB RS, R4 : PUT "FOUND" IN R4
 6000 033336 001401 BEQ 45 : DATA CORRECT?
 6001 033340 104405 ERROR 15 : BR IF YES
 6002 033342 104405 SCOP1 : ALL ERROR
 6003 033344 005202 INC R2 : SHOT?*
 6004 033346 005200 INC RD : NEXT DATA
 6005 033350 022700 CMP \$10, RD : NEXT ADDRESS
 6006 033354 001342 BNE 18 : DONE YET?*
 6007 033356 104420 ADVANCE : BR IF NO
 6008 033360 001 001 55: .BYTE 1, 1, 0, 0, 126, 126, 253, 253 : ADVANCE LOOP
 6009 033363 001 126 126 :
 6010 033366 253 253 :
 6011 .EVEN :
 6012 :
 6013 :
 6014 ;***** TEST 125 *****
 6015 :
 6016 :
 6017 :
 6018 :
 6019 :
 6020 :
 6021 :
 6022 ; TEST 125

6023
 6024
 6025 033370 000004
 6026 033372 012737 000126 001202
 6027 033400 012737 033546 001442
 6028 033406 012737 033440 001444

 TST125: SCOPE
 MOV #126 STSTNM
 MOV #TST126,NEXT
 MOV #15,LOCK

; LOAD THE NO. OF THIS TEST
 ; POINT TO THE START OF NEXT TEST.
 ; ADDRESS FOR LOCK ON DATA.
 ; R1 CONTAINS BASE KMC11 ADDRESS
 ; MASTER CLEAR KMC11
 ; ADD + SP ADDRESS
 ; POINTER TO CONNECT DATA
 ; LOAD 8 WORDS OF MAIN MEMORY
 ; POINTER TO DATA
 ; LOAD 8 WORDS OF SP
 ; POINTER TO DATA
 ; SET C BIT!
 ; CLEAR ADDRESS FIELD OF INSTRUCTION
 ; ADD ADDRESS TO INSTRUCTION
 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ; LOAD R1N
 ; CLEAR ADDRESS OF INSTRUCTION
 ; ADD ADDRESS TO INSTRUCTION
 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ; OR + 2R
 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ; MOVE R1 TO PORT4
 ; PUT "EXPECTED" IN RS
 ; PUT "FOUND" IN R4
 ; DATA CONNECT?
 ; OR IF YES
 ; ALU ERROR
 ; SCOP?

6029 033414 104410
 6030 033416 0105000
 6031 033420 012702 033536
 6032 033424 004737 035602
 6033 033428 035636
 6034 033432 035736
 6035 033436 035736
 6036 033440 004737 035714 033460 15:
 6037 033444 042737 000017 033476 25:
 6038 033448 050037 033460 35:
 6039 033452 050037 033460 45:
 6040 033456 104412
 6041 033460 010000
 6042 033462 042737 000017 033476 55:
 6043 033470 050037 033476
 6044 033474 104412
 6045 033476 040520
 6046 033500 104412
 6047 033502 061224
 6048 033504 111205
 6049 033506 116104 000004
 6050 033512 120504
 6051 033514 001401
 6052 033516 104015
 6053 033520 104405
 6054 033522 005202
 6055 033524 005200
 6056 033526 022700 000010
 6057 033532 001342
 6058 033534 104420
 6059 033536 000 003 376 55:
 6060 033541 376 252 252
 6061 033544 124 124 .EVEN

 TEST 126 -----
 ; ALU TEST
 ; TEST OF ALU FUNCTION A PLUS C WITH C BIT SET
 ; ALU FUNCTION (A PLUS C) CODE=4
 ; LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 ; PERFORM THE FUNCTION, VERIFY THE RESULTS
 ; -----
 ; TEST 126

 TST126: SCOPE
 MOV #126 STSTNM
 MOV #TST127,NEXT

; LOAD THE NO. OF THIS TEST
 ; POINT TO THE START OF NEXT TEST.

6079	033564	012737	033616	001444	MOV	\$15,LOCK	
6080	033572	104410			MSTCLR		: R1 CONTAINS ADDRESS FOR LOCK ON DATA.
6081	033574	005000			CLR	RO	: MASTER CLEAR KMC11
6082	033576	012706	033714		MOV	\$55,R2	: MEM + SP ADDRESS
6083	033578	004737	033602		JSR	PC,HEMFLD	: POINTER TO CORRECT DATA
6084	033580	033605	035726		MEMDAT		: LOAD 8 WORDS OF MAIN MEMORY
6085	033582	035726	035602		JSR	PC,SPLD	
6086	033584	035610	034737	035636	SPDAT		
6087	033586	035736			JSR	PC,SETC	
6088	033588	004737	035714	033636	BIC	\$17,25	
6089	033590	042737	000017	033636	BIS	RO,25	
6090	033592	050037	033636		ROMCLK		
6091	033594	104412			010000		
6092	033596	010000			BIC	\$17,35	
6093	033598	042737	000017	033654	BIS	RO,35	
6094	033600	050037	033654		ROMCLK		
6095	033602	104412			040400!<4:20>		
6096	033604	040500			ROMCLK		
6097	033606	104412			61224		
6098	033608	061224			MOV#	(R2),R2	
6099	033610	111205			MOV#	4(R1),R4	
6100	033612	116104	000004		CMP#	R5,R4	
6101	033614	120504			BEQ	45	
6102	033616	001401			ERROR	15	
6103	033618	104015			SCOP1		
6104	033620	104405			INC	R2	
6105	033622	005202			INC	R0	
6106	033624	005200			CMP	\$10,RO	
6107	033626	022700	000010		BNE	15	
6108	033628	001342			ADVANCE		
6109	033630	104420			.BYTE	1,1,0,0,126,126,253,253	
6110	033632	033714	001	001			
6111	033634	033717	000	126			
6112	033636	033722	253	253			
6113					.EVEN		

***** TEST 127 *****
 : ALU TEST
 : TEST OF ALU FUNCTION 2'S COMP SUB WITH C BIT SET
 : ALU FUNCTION (A-B-1) CODE=17
 : LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 : PERFORM THE FUNCTION, VERIFY THE RESULTS

TEST 127

6124	033724	000004			TST127: SCOPE		
6125	033726	012737	000127	001202	MOV	\$127,STSTMN	: LOAD THE NO. OF THIS TEST
6126	033734	012737	034102	001442	MOV	#TST130,NEXT	: POINT TO THE START OF NEXT TEST.
6127	033742	012737	033774	001444	MOV	\$15,LOCK	: ADDRESS FOR LOCK ON DATA.
6128	033750	104410			MSTCLR		: R1 CONTAINS BASE KMC11 ADDRESS
6129	033752	005000			CLR	RO	: MASTER CLEAR KMC11
6130	033754	012702	034072		MOV	\$55,R2	: MEM + SP ADDRESS
6131							: POINTER TO CORRECT DATA

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 115
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

6135	033760	004737	035602		JSR	PC, MEMLD	LOAD 8 WORDS OF MAIN MEMORY
6136	033764	035726			MEMDAT	PC, SPLD	POINTER TO DATA
6137	033766	004737	035636		JSR	SPDAT	LOAD 8 WORDS OF SP
6138	033772	035739			SPDAT	PC, SETC	POINTER TO DATA
6139	033774	004737	035714	034014	15:	JSR	SET C BIT!
6140	034000	042737	000017	034014		BIC	CLEAR ADDRESS FIELD OF INSTRUCTION
6141	034006	050037	034014			BIS	ADD ADDRESS TO INSTRUCTION
6142	034012	104412				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6143	034014	010000				010000	LOAD MEM
6144	034016	042737	000017	034032	29:	BIC	CLEAR ADDRESS OF INSTRUCTION
6145	034024	050037	034032			BIS	ADD ADDRESS TO INSTRUCTION
6146	034030	104412				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6147	034032	040760			35:	040400: (17*20)	BR + 2'S COMP SUB
6148	034034	104412				ROMCLK	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6149	034036	061224				012224	MOVE R1 TO PORT4
6150	034040	111205				MOV8	PUT "EXPECTED" IN RS
6151	034042	16104	000004			4(R1), R4	PUT "FOUND" IN R4
6152	034046	120504				CMP8	DATA CONNECT?
6153	034050	001401				BEQ	BR IF YES
6154	034052	104015				15	ALU ERROR
6155	034054	104405				SCOP1	SIMD=1'
6156	034056	005202				INC	NEXT DATA
6157	034060	005200				INC	NEXT ADDRESS
6158	034062	022700	000010			CMP	DONE YET?
6159	034066	001342				BNE	BR IF NO
6160	034070	104420				ADVANCE	ADVANCE LOOP
6161	034072	377	000	376	55:	.BYTE	-1,0,376,-1,-1,252,124,-1
6162	034075	377	377	252			
6163	034100	124	377			.EVEN	

6164
 6165
 6166
 6167 :***** TEST 130 *****
 6168 *ALU TEST
 6169 *TEST OF ALU FUNCTION DEC A WITH C BIT SET
 6170 *ALU FUNCTION (A-1) CODE=7
 6171 *LOAD MAIN MEM AND SP WITH 8 WORDS OF DATA
 6172 *PERFORM THE FUNCTION, VERIFY THE RESULTS
 6173 :*****

TEST 130

6177	034102	000001			TST130:	SCOPE		
6178	034104	012737	000130	001202		MOV	\$130, STSTNM	; LOAD THE NO. OF THIS TEST
6179	034112	012737	034260	001442		MOV	\$TST131, NEXT	; POINT TO THE START OF NEXT TEST.
6180	034120	012737	034152	001444		MOV	\$15, LOCK	; ADDRESS FOR LOCK ON DATA.
6181						MSTCLR	R1 CONTAINS BASE KMC11 ADDRESS	
6182						CLR	MASTER CLEAR KMC11	
6183	034126	104410				RD	MEM + SP ADDRESS	
6184	034130	005000				MOV	PTR TO CORRECT DATA	
6185	034132	012702	034250			JSR	LOAD 8 WORDS OF MAIN MEMORY	
6186	034136	004737	035602			PC, MEMLD	POINTER TO DATA	
6187	034142	035726				JSR	LOAD 8 WORDS OF SP	
6188	034144	004737	035636			SPDAT	POINTER TO DATA	
6189	034150	035736				JSR	SET C BIT!	
6190	034152	004737	035714		15:	PC, SETC		

6191	034156	042737	000017	034172	BIC	\$17,25	CLEAR ADDRESS FIELD OF INSTRUCTION
6192	034164	050037	034172		BIS	R0,25	ADD ADDRESS TO INSTRUCTION
6193	034170	104412			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6194	034172	010000			010000		LOAD R0
6195	034174	042737	000017	034210	2S:	\$17,33	CLEAR ADDRESS OF INSTRUCTION
6196	034202	050037	034210		BIS	R0,33	ADD ADDRESS TO INSTRUCTION
6197	034206	104412			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6198	034210	040560			040400!<7#20>		BR + DEC A
6199	034212	104412			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6200	034214	061224			61224		MOVE R0 TO PORT4
6201	034216	111205			MOVB	(R2), R5	PUT "EXPECTED" IN R5
6202	034220	116104	000004		MOVB	4(R1), R4	PUT "FOUND" IN R4
6203	034224	120504			CMPB	R5, R4	DATA CORRECT?
6204	034226	001401			BEQ	15	BR IF YES
6205	034230	104015			ERROR	15	ALU ERROR
6206	034232	104405			SCOP1		SH09=1?
6207	034234	005202			INC	R2	NEXT DATA
6208	034236	005200	000010		INC	R0	DONE YET?
6209	034240	022700			CMP	\$10, R0	BR IF NO
6210	034244	001342			BNE	15	ADVANCE LOOP
6211	034246	104420			ADVANCE		
6212	034250	377	377	376	.BYTE	-1,-1,376,376,124,124,251,251	
6213	034253	376	124	124			
6214	034256	251	251	251	.EVEN		

6215
 6216
 6217
 6218 TEST 131 *****
 6219 #TEST OF PROGRAM CLOCK BIT
 6220 #DO A MASTER CLEAR, VERIFY THAT PROGRAM CLOCK IS SET
 6221 #WRITE PROGRAM CLOCK BIT TO A ONE, VERIFY THAT IT CLEARS,
 6222 #AND THEN SETS SOME TIME LATER
 6223 *****
 6224
 6225 TEST 131
 6226 *****

6227	034260	000004			tST131: SCOPE		
6228	034262	012737	000131	001202	MOV	\$131,\$1STM	LOAD THE NO. OF THIS TEST
6229	034270	012737	034466	001442	MOV	01ST132,NEXT	POINT TO THE START OF NEXT TEST.
6230					MSTCLR		R1 CONTAINS BASE KMCII ADDRESS
6231	034276	104410			CLR	TEMP	MASTER CLEAR KMCII
6232	034280	005037	011106		CLR	STMP0	PREPARE FOR
6233	034284	005037	001376		MOV	011,R2	DELAY
6234	034294	012702	000011		ROMCLK		SAVE FOR TIMEOUT
6235	034298	104412			121224		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6236	034306	121224			MOV	4(R1), R4	PORT4=LLL1
6237	034320	016104	000004		BIC	4\$57,R4	PUT "FOUND" IN R4
6238	034324	042704	000057		MOV	\$20,R5	CLEAR UNWANTED BITS
6239	034328	012705	000020		CMPB	R5,R4	PUT "EXPECTED" IN R5
6240	034334	120504			BEQ	15	IS PGM CLOCK SET?
6241	034340	001401			ERROR	16	ERROR, PGM CLOCK IS NOT SET
6242	034340	104016			MOV	\$20,4(R1)	LOAD PORT 4
6243	034342	012761	000020	000004	1S:	BISB	SET ROM1
6244	034350	152761	000002	000001		MOV	SEL6 + INSTRUCTION
6245	034356	012761	121111	000006			

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 117
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0143

6247	034364	152761	000003	000001	BISB	#BIT1:#BIT0,1(R1)	SET CLOCK BIT
6248	034372	012761	031224	000006	MOV	\$12224,6(R1)	LOAD NEXT INSTRUCTION
6249	034400	152761	000003	000001	BISB	#BIT1:#BIT0,1(R1)	READ CLOCK BIT
6250	034408	152761	000003	000001	BICB	#BIT1:#BIT0,1(R1)	CLEAR PAINIT BITS
6251	034414	016104	000004		MOV	4(R1),R4	PUT "FOUND" IN R4
6252	034420	005005			CLR	RS	PUT "EXPECTED" IN RS
6253	034429	120504			CMPB	RS,R4	IS PGM CLOCK CLEAR?
6254	034424	001401			BEQ	28	
6255	034426	104016			ERROR	16	; ERROR, PGM CLOCK IS NOT CLEAR
6256	034430						
6257	034430	104412			28:	ROMCLK	
6258	034432	121224				121224	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6259	034434	122761	000020	000004	CMPB	\$20,4(R1)	PORT4=L111
6260	034432	001411			BEQ	35	IS PGM CLOCK SET?
6261	034444	005237	011106		INC	TEMP	BR IF YES
6262	034450	005537	001276		ADC	STMPC	INCREMENT DELAY
6263	034454	005537	000006	001276	CMP	\$0,STMPO	INCREMENT DELAY
6264	034462	001362			BNE	28	IS DELAY DONE
6265	034464	104016			ERROR	16	BR IF NO
6266	034466						; ERROR PGM CLOCK NOT SET

28:

38:

***** TEST 132 *****
 #FORCE POWER FAIL TEST
 #SET FORCE POWER FAIL BIT VERIFY THAT PROCESSOR TRAPS TO 24
 #GOING DOWN AND COMING UP. VERIFY ALSO THAT BUS INIT WAS
 #BLOCKED FROM GETTING TO THE KMC DURING THE POWER FAIL

TEST 132

6278	034466	000004			13T132: SCOPE		
6279	034470	012737	000132	001202	MOV	\$102 STSTNM	! LOAD THE NO. OF THIS TEST
6280	034476	012737	034660	001442	MOV	\$TST133,NEXT	! POINT TO THE START OF NEXT TEST.
6281							R1 CONTAINS BASE KMC11 ADDRESS
6282					MSTCL/R	MASTER CLEAR KMC11	
6283	034504	104410			CLR	TEMP	PREPARE FOR DELAY
6284	034506	005037	011106		MOV	2#24,-(SP)	STORE POWER FAIL ADDRESS
6285	034512	013746	000024		MOV	\$15,2#24	SET UP FOR FORCE POWER FAIL
6286	034516	012737	034562	000024	MOV	\$2,4(R1)	LOAD PORT4
6287	034524	012761	000002	000004	MOV	\$91T9,(R1)	SET ROMI
6288	034532	012711	001000		MOV	\$13111,6(R1)	LOAD INSTRUCTION
6289	034534	012761	121111	000006	MOV	\$91T9,BIT8,(R1)	CLOCK INSTRUCTION
6290	034534	012711	001400		5S:	INC TEMP	WAIT FOR POWER FAIL
6291	034550	005237	011106		BNE	5S	BR IF DELAY NOT DONE
6292	034554	001375			ERROR	17	ERROR, NO POWER FAIL
6293	034556	104017			BR	4S	
6294	034560	000426			15:	MOV \$33,2#24	POWER UP ADDRESS
6295	034562	012737	034600	000024	MOV	SP,2\$	STORE STACK
6296	034570	010637	034576		HALT		WAIT FOR POWER UP SEQUENCE
6297	034574	000000			25:	0	
6298	034576	000000			38:	MOV 2\$,SP	RESTORE STACK
6299	034600	013706	034576		POP2SP	SP,2\$	POP STACK TWICE
6300	034604	022626			MOV	(SP)+,2#24	RESTORE TRUE POWER FAIL ADDRESS
6301	034606	012637	000024	000024	CMP	\$SPWRDN,2#24	IS IT CORRECT?
6302	034612	022737	007126	000024			

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 118
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

PAGE: 0144

6303	034620	001406			BEQ	4S	BR IF YES
6304	034623	104017			ERROR	17	ERROR, STACK IS INCORRECT
6305	034624	012737	007126	000024	MOV	8\$PWRDN, 2824	RESTORE TRUE POWER FAIL ADDRESS
6306	034629	012706	001200		MOV	8\$STACK, SP	RESTORE STACK
6307	034636	012711	003000		MOV	8\$BIT9:\$BIT10, (R1)	SEL6 = MAINT IR
6308	034642	012705	121111		MOV	8\$121111, RS	RS = EXPECTED
6309	034646	016104	000004		MOV	4(R1), R4	R4 = FOUND
6310	034652	020504			CMP	RS, R4	MAINT IR SHOULD = 12111
6311	034654	001401			BEQ	+4	BR IF OK
6312	034656	104025			ERROR	25	IF = 0 THEN BUS INIT WAS NOT BLOCKED FROM CLEARING THE KMC-11

6313
 6314
 6315
 6316
 6317 :***** TEST 133 *****
 6318 :MICRO-PROCESSOR NOISE TEST
 6319 :WRITE ALL ZERO'S THEN ALL ONE'S THEN A DATA PATTERN
 6320 :TO THE IBUS# AND IBUS REGISTERS AND TO THE SP AND MAIN MEM
 6321 :THEN GO BACK AND READ THE DATA PATTERNS TO VERIFY THAT
 6322 :READING AND WRITING OF OTHER LOCATIONS AND REGISTERS
 6323 :DID NOT CHANGE THE DATA.
 6324 :*****

6325
 6326 :TEST 133
 6327 :*****
 6328 6329 034660 000004 :TST133: SCOPE
 6330 034662 012737 000133 001203 MOV #133, STSTNM ; LOAD THE NO. OF THIS TEST
 6331 034670 012737 003662 001442 MOV #SEOP, NEXT ; POINT TO THE END OF PASS HANDLER.
 6332
 6333 034676 104410 MSTCLR ; R1 CONTAINS BASE KMC11 ADDRESS
 6334 034700 005002 CLR R2 ; MASTER CLEAR KMC11
 6335 034702 042737 000017 034726 1\$: BIC \$17, 25 ; R2 IS INDEX REGISTER
 6336 034710 156237 035502 034726 BISB 30S(R2), 2S ; CLEAR ADDRESS FIELD
 6337 034716 116261 035510 000004 MOVB 31S(R2), 4(R1) ; ADD IBUS# REG ADDRESS TO INSTRUCTION
 6338 034724 104412 ROMCLK ; LOAD PORT4
 6339 034726 121100 121100 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 6340 034730 005202 ; WRITE IBUS# REGISTER
 6341 034732 022702 000005 INC R2 ; INC INDEX REGISTER
 6342 034736 001361 CMP #5, R2 ; DONE YET?
 6343 034740 005002 000005 CLR R2 ; BR IF NO
 6344 034742 042737 000017 035006 3\$: BIC \$17, 4S ; R2 IS IBUS REGISTER ADDRESS
 6345 034750 042737 000017 035020 BIC \$17, 5S ; CLEAR ADDRESS FIELD OF INSTRUCTIONS
 6346 034756 042737 000017 035030 BIC \$17, 6S
 6347 034764 050237 035006 BIS R2, 4S ; ADD IBUS REG ADDRESS TO INSTRUCTION
 6348 034770 050237 035020 BIS R2, 5S
 6349 034774 050237 035030 BIS R2, 6S
 6350 035000 105061 000004 CLR8 4(R1) ; CLEAR PORT4
 6351 035004 104412 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 6352 035006 122100 122100 ; WRITE 0 TO IBUS REG
 6353 035010 112761 000377 000004 4\$: BIS 4(R1) ; LOAD PORT4
 6354 035016 104412 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 6355 035020 122100 122100 ; WRITE ALL ONES TO IBUS REG
 6356 035022 110261 000004 5\$: BIS R2, 4(R1) ; LOAD PORT4
 6357 035026 104412 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 6358 035030 122100 122100 ; WRITE ITS OWN ADDRESS TO IBUS REG

6359	035032	005203			INC	R2	NEXT ADDRESS
6360	035034	002703	000010		CMP	\$10,R2	DONE YET?
6361	035040	001340			BNE	33	BR IF NO
6362	035042	005002			CLR	R2	START AT SP ADDRESS 0
6363	035044	002737	000017	035110	BIC	\$17,88	CLEAR ADDRESS FIELD
6364	035046	042737	000017	035122	BIC	\$17,95	
6365	035048	042737	000017	035132	BIC	\$17,105	
6366	035050	050237	035110		BIS	R2,88	
6367	035052	050237	035122		BIS	R2,95	
6368	035054	050237	035132		BIS	R2,105	
6369	035102	105061	000004		CLR8	4(R1)	ADD ADDRESS TO INSTRUCTION
6370	035106	104412			ROMCLK		
6371	035110	123100				123100	CLEAR PORT4
6372	035112	112761	000377	000004	MOV8	\$377,4(R1)	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6373	035120	104412			ROMCLK		WRITE ZERO TO SP
6374	035122	123100				123100	LOAD PORT4
6375	035124	110251	0000C4		MOV8	R2,4(R1)	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6376	035130	104412			ROMCLK		WRITE ALL ONES TO SP
6377	035132	123100				123100	LOAD PORT4
6378	035134	005202			INC	R2	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6379	035136	022702	000020		CMP	\$20,R2	WRITE SP ADDRESS TO ITSELF
6380	035142	001340			BNE	78	NEXT SP ADDRESS
6381	035144	005002			CLR	R2	DONE YET?
6382	035146	104412			ROMCLK		BR IF NO
6383	035150	010000				010000	R2 = MAIN MEM ADDRESS
6384	035152	105061	000004		CLR8	4(R1)	NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
6385	035156	104412			ROMCLK		MAR + 0
6386	035160	122500				122500	CLEAR PORT4
6387	035162	112761	000377	000004	MOV8	\$377,4(R1)	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6388	035170	104412			ROMCLK		WRITE ZEROS TO MEM
6389	035172	122500				122500	LOAD PORT4
6390	035174	110261	000004		MOV8	R2,4(R1)	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6391	035200	104412			ROMCLK		WRITE ONES TO MEM
6392	035202	136500				136500	LOAD PORT4
6393	035204	005202			INC	R2	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6394	035206	022702	001000		CMP	\$1000,R2	WRITE TO MEM IT OWN ADDRESS
6395	035212	001357			BNE	115	NEXT MEM ADDRESS
6396							DONE YET?
6397							BR IF NO
6398	035214	104412					; NOW GO BACK AND READ EVERYTHING
6400	035216	010000			ROMCLK		
6401	035220	104412				010000	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6402	035222	004000			ROMCLK		MAR+0
6403	035224	005000				4000	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6404	035226	042737	000360	035264	125:	CLR	MAR HI + 0 (KMC ONLY)
6405	035228	116002	035502		BIC	R0	RD IS INDEX REGISTER
6406	035230	010203			MOV8	#360,13\$	CLEAR ADDRESS FIELD
6407	035232	006303				30\$(RD),R2	R2 = IBUS* ADDRESS
6408	035234	006303			MOV	R2,R3	PUT IBUS* ADDRESS IN R3
6409	035236	006303			ASL	R3	SHIFT ADDRESS TO BITS 4-7
6410	035238	006303			ASL	R3	
6411	035239	050337	035264		ASL	R3	
6412	035256	116005	035510		BIS	13\$	ADD ADDRESS TO INSTRUCTION
6413	035258	104412			MOV8	31\$(RD),R5	RE = "EXPECTED"
6414	035264	121004			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
						'21004	PORTH + IBUS* REGISTER

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 120
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

6415	035266	016104	000004		MOV	4(R1), R4	R4 = "FOUND"
6416	035272	120504			CMPB	RS, R4	IBUS# CONTENTS OK?
6417	035274	001401			BEQ	+4	BR IF YES
6418	035274	104004			ERROR	4	IBUS# DATA ERROR
6419	035270	005200			INC	R0	INC COUNTER
6420	035302	022700	000005		CMP	\$5, R0	DONE YET?
6421	035304	001347			BNE	R2	BR IF NO
6422	035310	005202			CLR	R2	R2 = IBUS REG ADDRESS
6423	035312	042737	000360	035342	BIC	\$360, 155	CLEAR ADDRESS FIELD OF INSTRUCTION
6424	035320	010203			MOV	R2, R3	R3 = IBUS ADDRESS
6425	035322	005313			RSL	R3	SHIFT ADDRESS TO BITS 4-7
6426	035324	005313			RSL	R3	
6427	035326	005303			RSL	R3	
6428	035328	005303			RSL	R3	
6429	035329	050337	035342		BIS	R3, 155	ADD ADDRESS TO INSTRUCTION
6430	035330	010205			MOV	R2, R5	RS = "EXPECTED"
6431	035340	104412			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6432	035342	021004	000004	15\$:	021004		PORT4 = IBUS REG
6433	035344	016104			MOV	4(R1), R4	R4 = "FOUND"
6434	035350	120504			CMPB	RS, R4	IBUS CONTENTS OK?
6435	035352	001401			BEQ	+4	BR IF YES
6436	035354	104405			ERROR	5	IBUS DATA ERROR
6437	035356	012202			INC	R2	NEXT IBUS REGISTER
6438	035360	022702	000010		CMP	\$10, R2	DONE YET?
6439	035364	001352			BNE	15\$	BR IF NO
6440	035366	005002			CLR	R2	R2 = SP ADDRESS
6441	035370	042737	000017	035404	BIC	\$17, 175 ;CLEAR ADDRESS FIELD OF INSTRUCTION	ADD ADDRESS TO INSTRUCTION
6442	035376	050237	035404		BIS	R2, 175	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6443	035402	104412			ROMCLK		BR + SP
6444	035404	040600			0W0600		RS = "EXPECTED"
6445	035406	010205			MOV	R2, R5	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6446	035410	104412			ROMCLK		PORT4 = BR
6447	035412	012224			061224		R4 = "FOUND"
6448	035414	016104	000004		MOV	4(R1), R4	SP CONTENTS OK?
6449	035420	120504			CMPB	RS, R4	BR IF YES
6450	035422	001401			BEQ	+4	SP DATA ERROR
6451	035424	104007			ERROR	7	NEXT SP LOCATION
6452	035426	005202			INC	R2	DONE YET?
6453	035430	022702	000020		CMP	\$20, R2	BR IF NO
6454	035434	001355			BNE	16\$	R2 = MEMORY ADDRESS
6455	035436	005002			CLR	R2	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6456	035440	104412			ROMCLK		MAR = 0
6457	035442	010000			010000		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6458	035444	104412			ROMCLK		MAR HI = D (KMC ONLY)
6459	035446	004000			4000		RS = "EXPECTED"
6460	035450	010205			MOV	R2, R5	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
6461	035452	104412	000004	18\$:	ROMCLK		PORT4 = MAIN MEM
6462	035454	055224			055224		R4 = "FOUND"
6463	035456	016104			MOV	4(R1), R4	MAIN MEM CONTENTS OK?
6464	035462	120504			CMPB	RS, R4	BR IF YES
6465	035464	001401			BEQ	+4	MAIN MEM DATA ERROR
6466	035466	104013			ERROR	13	NEXT MEM ADDRESS
6467	035470	005202	001000	CMP	INC	R2	DONE YET?
6468	035472	022702			\$1000, R2	18\$	BR IF NO
6469	035476	001364			BNE		ADVANCE LOOP
6470	035500	104420			ADVANCE		

D2XCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 121
D2XCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

6471 035502 000 002 003 30\$: .BYTE 0,2,3,5,10
 6472 035505 005 010 004 EVEN
 6473 035510 001 003 31\$: .BYTE 1,3,4,6,10
 6474 035510 006 010 .EVEN
 6475 035513 035516
 6476
 6477
 6478
 6479 ;SUBROUTINES
 6480 ;-----
 6481

6482 035516 SETVEC: ;THIS SUBROUTINE LOADS THE VECTORS AND VECTOR LEVELS

6484
 6485 035516 012577 144334 MOV (RS)+,3KMRVEC ;LOAD BASE VECTOR
 6486 035522 012577 144334 MOV (RS)+,3KHTVEC ;LOAD VECTOR + 2
 6487 035526 112577 144326 MOVB (RS)+,3KHLVL ;LOAD VECTOR + 4
 6488 035532 112577 144326 MOVB (RS)+,3KHTLVL ;LOAD VECTOR + 6
 6489 035536 000205 RTS RS ;RETURN

6490
 6491
 6492 035540 NPRSET: ;THIS SUBROUTINE LOADS IBUS REGISTERS 0-7
 6493 ;WITH NPR INFORMATION (INRA, OUTRA, OUT DATA)
 6494
 6495
 6496 035540 010246 MOV R2,-(SP) ;SAVE R2
 6497 035542 005002 CLR RS ;START AT IBUS REG 0
 6498 035544 112561 000004 035564 1S: MOVB (RS)+,4(R1) ;LOAD PORT4
 6499 035550 042737 000017 BIC \$17,25 ;CLEAR ADDRESS FIELD OF INSTRUCTION
 6500 035556 050237 035564 BIS F2,25 ;ADD ADDRESS TO INSTRUCTION
 6501 035552 104412 ROMCLK PC=5304 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 6502 035564 122100 122100 MOVE PORT4 TO IBUS REG
 6503 035566 005202 000010 2S: INC R2 ;NEXT ADDRESS
 6504 035570 022702 CMP \$10,R2 ;ALL DONE?
 6505 035574 001363 BNE 1S ;BR IF NO
 6506 035576 012602 MOV (SP)+,R2 ;RESTORE R2
 6507 035600 000205 RTS RS ;RETURN

6508
 6509
 6510 035602 MEMLD: ;THIS SUBROUTINE LOADS THE FIRST 8 LOCATIONS OF MAIN
 6511 ;MEMORY WITH THIS DATA: 0,-1,,0,-1,125,252,125,252
 6512
 6513
 6514 035602 013605 000002 MOV a(SP)+,RS ;PUT POINTER TO DATA IN RS
 6515 035604 062746 000002 ADD #2,-(SP) ;ADJUST STACK
 6516 035610 012704 000010 MOV \$10,R4 ;DO 8 LOADS
 6517 035614 104412 ROMCLK PC=5304 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 6518 035616 010000 010000 MAR < 0
 6519 035620 112577 144250 1S: MOVB (RS)+,3KMP04 ;LOAD PORT4
 6520 035624 104412 ROMCLK PC=5304 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 6521 035626 136500 DEC R4 ;MOV DATA TO MEM, AUTO INC MAR
 6522 035630 005304 BNE 1S ;DECREMENT COUNT
 6523 035632 001372 RTS PC ;BR IF NOT DONE
 6524 035634 000207
 6525
 6526

6527 035636 SPLD: ;THIS SUBROUTINE LOADS THE FIRST 8 SCRATCH PAD LOCATIONS WITH: 0,0,-1,-1,125,125,252,252

6528 035640 062746 000002 MOV R0(SP)+,R5 ;PUT POINTER TO DATA IN R5

6529 035644 005004 ADD R2,-(SP) ;ADJUST STACK

6530 035646 112577 144222 CLR R4 ;START AT SP ADDRESS 0

6531 035652 042737 000017 035666 15: MOVB (R5)+,3KMP04 ;LOAD PORT4 M111 DATA

6532 035656 050437 035666 BIC R17,R5 ;CLEAR ADDRESS FIELD OF INSTRUCTION

6533 035660 104412 000010 BIS R4,R5 ;ADD ADDRESS TO INSTRUCTION

6534 035664 123100 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

6535 035666 005204 INC R4 ;MOVE DATA TO SP

6536 035670 022704 000010 CMP R10,R4 ;INCREMENT COUNT

6537 035672 000207 BNE R5 ;DONE YET?

6538 035676 001363 RTS PC ;BR IF NO

6539 035700 000207 ;RETURN

6540 035702 CLRC: ;THIS SUBROUTINE CLEARS THE MICRO PROCESSOR C BIT

6541 035704 010000 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

6542 035706 104412 010000 MAR=0

6543 035710 040400 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

6544 035712 000207 OMW00!(<0x20>) ;CLEAR C BIT

6545 035714 SETC: ;RETURN

6546 035714 104412 ROMCLK ;THIS SUBROUTINE SETS THE MICRO PROCESSOR C BIT

6547 035716 010003 010003 MAR=3

6548 035720 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

6549 035722 040403 OMW003!(<0x20>) ;SET C BIT

6550 035724 000207 RTS PC ;RETURN

6551 035726 000 377 000 MEMDAT: .BYTE 0,-1,0,-1,125,252,125,252

6552 035731 377 125 252 035734 125 252 035736 000 000 377 SPODAT: .BYTE 0,0,-1,-1,125,125,252,252

6553 035739 377 125 125 035741 377 125 125 035744 252 252 .EVEN

6554 035746 052500 044516 052502 EM1: .ASCIZ (<200>)/UNIT BUS REGISTER ADDRESSING TIME-OUT/

036013 200 047129 041111 EM2: .ASCIZ (<200>)/UNIT BUS REGISTER WRITE/READ TEST/

036054 046600 041511 047522 EM3: .ASCIZ (<200>)/MICRO PROCESSOR TEST/

036102 046600 041511 047522 EM4: .ASCIZ (<200>)/MICRO PROCESSOR WRITE/READ TEST/

036143 200 051103 051040 EM5: .ASCIZ (<200>)/MR REGISTER TEST/

036165 200 041523 040522 EM6: .ASCIZ (<200>)/SCRATCH PAD TEST/

036207 200 042504 044526 EM7: .ASCIZ (<200>)/DEVICE FAILED TO INTERRUPT/

036243 200 042504 044526 EM8: .ASCIZ (<200>)/DEVICE INTERRUPTED TO WRONG VECTOR/

036307 200 050116 020122 EM9: .ASCIZ (<200>)/MAR TEST/

036321 200 040515 047111 EM10: .ASCIZ (<200>)/MAIN MEMORY TEST/

036343 200 040515 020122 EM11: .ASCIZ (<200>)/MAR TEST/

036343 200 040515 020122 EM12: .ASCIZ (<200>)/MAIN MEMORY TEST/

036343 200 040515 020122 EM13: .ASCIZ (<200>)/MAR TEST/

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 123
 DZKCC.P11 21-MAR-77 17:19 KMC11 ALU TESTS

036355	200	046101	020125	EM14:	.ASCIZ	(200)/ALU TEST/
036367	200	051120	043517	EM15:	.ASCIZ	(200)/PROGRAM CLOCK TEST/
036413	200	047509	041522	EM16:	.ASCIZ	(200)/FORCE POWER FAIL ERROR/
036443	200	047125	054105	EM17:	.ASCIZ	(200)/UNEXPECTED INTERRUPT/
036471	200	046513	030503	EM20:	.ASCIZ	(200)/KMC11 CONFIGURATION ERROR/
036524	046600	044501	052116	EM21:	.ASCIZ	(200)/MAINTENANCE INSTRUCTION REGISTER TEST/
036573	200	047520	042527	EM22:	.ASCIZ	(200)/POWER FAIL INITIALIZE FAILURE/
036632	051200	043505	051511	DH1:	.ASCIZ	(200)/REGISTER TRAPPED FROM/
036673	200	054105	042520	DH2:	.ASCIZ	(200)/EXPECTED FOUND REGISTER/
036731	200	054105	042520	DH3:	.ASCIZ	(200)/EXPECTED FOUND/
036752	042600	050130	041505	DH4:	.ASCIZ	(200)/EXPECTED FOUND BUS REGISTER/
037014	042600	050130	041505	DH5:	.ASCIZ	(200)/EXPECTED FOUND BUS REGISTER/
037055	200	054105	042520	DH6:	.ASCIZ	(200)/EXPECTED FOUND ADDRESS/
				.EVEN		
037112	000002			DT1:	2	
037114	006	015			.BYTE	6,15
037116	001284				\$REG1	
037120	006	002			.BYTE	6,2
037122	001266				\$REG2	
037124	000003			DT2:	3	
037126	006	004			.BYTE	6,4
037130	001274				\$REG3	
037132	006	004			.BYTE	6,4
037134	001272				\$REG4	
037136	006	002			.BYTE	6,2
037140	001254				\$REG1	
037142	000002			DT3:	2	
037144	006	004			.BYTE	6,4
037146	001274				\$REG2	
037150	006	002			.BYTE	6,2
037152	001272				\$REG4	
037154	000003			DT4:	3	
037156	003	007			.BYTE	3,7
037160	001274				\$REG5	
037162	003	011			.BYTE	3,11
037164	001272				\$REG4	
037166	002	002			.BYTE	2,2
037170	001266			DT5:	3	
037172	000003				.BYTE	3,7
037174	003	007			\$REG3	
037176	001274				.BYTE	3,7
037200	003	007			\$REG4	
037202	001272			DT6:	2	
037204	006	002			.BYTE	6,2
037206	001266				\$REG2	
037210	000002				.BYTE	3,7
037212	003	007			\$REG5	
037214	001274				.BYTE	3,2
037216	003	002			\$REG4	
037220	001272			DT7:	2	
037222	000002				.BYTE	6,4
037224	006	004			\$REG1	
037226	001264				.BYTE	6,2
037230	006	002				

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 124
DZKCC.P11 21-MAR-77 17:19 KMCII ALU TESTS

H12

PAGE: 0150

037232 002066
037234 000001

KMCSR
CORMAX:
.END

DZKCC MACY11 27(1006) 12-MAY-77 10:34 PAGE 126

DZKCC.P11 21-MAR-77 17:19

CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0153

CORMAX	037234	4501	4533	6572*				
CR	= 000015	448	1145	1145				
CREAM	001502	3548	707*	1841*	1842	1844*	1848	
CRLF	= 000200	458	1106	1145				
CSR	010363	17408	1945					
CSRMAP	012112	19218						
CYCLE	011460	916	977	1832*				
DATABP	006764	1571*	1574	15%	1599*			
DATACL	= 104413	15358						
DATAHD	006752	1570*	1592	1595*				
DDISP	= 177570	518	207*	236				
DELAY	= 104411	15338						
DEVTAB	003342	804	851*					
DH1	036632	386	6572*					
DH2	036673	389	6572*					
DH3	036731	392	401	413	422	437	440	446
DH4	036752	395	425	6572*				
DH5	037014	398	6572*					
DH6	037055	404	416	419	434	6572*		
DISPLA	001242	2368	726*	732*	1044*			
DISPRE	000174	1978	732					
DSMR	= 177570	508	206*	235				
DT1	037112	382	6572*					
DT2	037124	390	6572*					
DT3	037142	393	414	441	447	6572*		
DT4	037154	396	426	6572*				
DT5	037172	399	405	417	420	435	6572*	
DT6	037210	402	423	6572*				
DT7	037222	408	6572*					
DZONE	= *****	382						
DZDMG	= *****	382						
EMTVEC	= 000030	139*						
EM1	036746	385	6572*					
EM10	036243	409	6572*					
EM11	036307	412	433	6572*				
EM12	036321	415	6572*					
EM13	036347	418	6572*					
EM14	036357	421	6572*					
EM15	036367	424	6572*					
EM16	036413	427	6572*					
EM17	036443	430	6572*					
EM2	036013	388	6572*					
EM20	036471	436	442	6572*				
EM21	036524	439	6572*					
EM22	036573	445	6572*					
EM3	036054	391	6572*					
EM4	036102	394	397	6572*				
EM5	036143	400	6572*					
EM6	036165	403	6572*					
EM7	036207	406	6572*					
ERCT00	002304	591*						
ERCT01	002310	594*						
ERCT02	002314	597*						
ERCT03	002320	600*						
ERCT04	002324	603*						
ERCT05	002330	606*						

M12

PAGE: 0155

DZKCC MACYII 27(1006) 12-MAY-77 18:34 PAGE 130
DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

N12

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 131
DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0156

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 132
DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0157

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 134
 DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0159

SNO	= 000001	101*							
SNO0	= 000001	91*	101	745	761	1928	2111		
SNO1	= 000002	90*	100	917	1875	1898			
SNO2	= 000004	89*	99						
SNO3	= 000010	88*	98	864					
SNO4	= 000020	87*	97						
SNO5	= 000040	86*	96						
SNO6	= 000100	85*	95	1705					
SNO7	= 000200	84*	94						
SNO8	= 000400	83*	93	1616					
SNO9	= 001000	82*	92	1056					
SNO10	= 000002	100*							
SNO11	= 002000	81*	1618						
SNO12	= 004000	80*							
SNO13	= 010000	79*	1548						
SNO14	= 020000	78*	1553						
SNO15	= 040000	77*							
TBITVE	= 000014	134*							
TDATA	025350	4561	4563	4580*					
TEMP	011106	1449	1713*	1718*	1724*	1736*	1755*	6233*	6261*
TIMER	= 104414	1536*							
TKVEC	= 000060	141*							
TLAST	= 034660	1901	6572*						
TPVEC	= 000064	142*							
TRAPVE	= 000034	140*							
TRTVEC	= 000014	135*							
TST1	013732	1008	1888	1906	2233*				
TST10	014612	2425	2455*						
TST100	026762	4905	4954*						
TST101	027140	4956	5005*						
TST102	027316	5007	5056*						
TST103	027474	5058	5107*						
TST104	027652	5109	5158*						
TST105	030030	5160	5209*						
TST106	030206	5211	5260*						
TST107	030364	5262	5311*						
TST11	014710	2457	2487*						
TST110	030542	5313	5362*						
TST111	030720	5364	5413*						
TST112	031026	5415	5464*						
TST113	031254	5466	5515*						
TST114	031432	5517	5566*						
TST115	031610	5568	5617*						
TST116	031766	5619	5668*						
TST117	032144	5670	5719*						
TST12	015006	2489	2519*						
TST120	032322	5721	5770*						

02ACU MACY11 27(1006) 12-MAY-77 18:34 PAGE 135
02KCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0160

TST121	032500	5772	5821*
TST122	032656	5823	5872*
TST123	033034	5874	5923*
TST124	033212	5925	5974*
TST125	033370	5976	6025*
TST126	033546	6027	6076*
TST127	033724	6078	6127*
TST128	015104	6221	2551*
TST129	034102	6129	6178*
TST130	034260	6180	6228*
TST131	034466	6230	6279*
TST132	034660	6281	6329*
TST133	HHHHH	6331	6572
TST14	015202	2553	2583*
TST15	015300	2585	2615*
TST16	015376	2617	2647*
TST17	015474	2649	2679*
TST2	014042	2235	2263*
TST20	015572	2681	2711*
TST21	015670	2713	2743*
TST22	015766	2745	2775*
TST23	016064	2777	2807*
TST24	016162	2809	2839*
TST25	016306	2841	2863*
TST26	016432	2885	2927*
TST27	016562	2929	2970*
TST3	014072	2265	2294*
TST30	016722	2972	3012*
TST31	017064	3014	3056*
TST32	017150	3058	3083*
TST33	017350	3085	3140*
TST34	017550	3142	3197*
TST35	017724	3199	3250*
TST36	020100	3252	3303*
TST37	020300	3305	3360*
TST4	014222	2286	2327*
TST40	020510	3362	3419*
TST41	020664	3421	3472*
TST42	021040	3474	3525*
TST43	021214	3527	3578*
TST44	021370	3580	3631*
TST45	021544	3633	3684*
TST46	021720	3686	3737*
TST47	022074	3739	3790*
TST5	014320	2229	2359*
TST50	022250	3792	3843*
TST51	022476	3845	3906*
TST52	022646	3908	3958*
TST53	023114	3960	4025*
TST54	023336	4027	4085*
TST55	023432	4087	4116*
TST56	023524	4118	4147*
TST57	023646	4149	4187*
TST6	014416	2361	2391*
TST60	024014	4189	4232*
TST61	024122	4234	4267*

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 136
DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0161

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 137
 DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

SCM1	= 000006	2478	2488	2498	2508	2518	2528	2538
SCM2	= 000014	2478	2488	2498	2508	2518	2528	2538
SCM3	= 000006	2458	247					
SCM4	= 000005	2538	2548	2558	2568	2578	2588	
SCNTLG	005534	13018						
SCNTLU	005527	1275	13008					
SCOO	= ***** U	1						
SCPUPP	001344	2818						
SCRAP	= 177777	18	22238	2226	22288	22548	2257	22588
		23488	2351	23548	23808	2393	23968	24128
		2479	24828	25088	2511	25148	25408	2543
		26108	26368	26428	26498	2671	26748	27008
		27648	2767	27708	27968	28028	28088	2831
		2919	29228	29588	29688	30018	3004	30078
		30788	31298	3132	31358	31688	3169	31928
		33498	3352	33558	34088	3411	34148	34618
		3570	35738	3592	3623	3658	36738	36948
		37858	38328	3835	38388	3898	39018	39178
		40758	4078	40888	41068	4109	41118	4139
		4225	42278	42578	4260	4268	4288	43008
		43768	44088	4411	44148	4448	44518	44628
		45848	4587	45928	46258	4638	46438	46598
		4791	47968	48398	4842	48678	48808	48938
		50008	50438	5046	50518	50748	5097	51028
		52478	5250	52558	52688	5301	53058	53498
		5454	54598	54628	54658	55108	55338	55568
		56638	57068	5709	57148	57578	5760	57658
		59108	5913	59188	59618	5964	59698	60128
		6117	61228	E1658	6168	61738	62168	6219
		63248						
SCRF	001313	2608	1110	1145	1280	1300	1360	1381
SDOM0	001402	3118	2191					
SDOM1	001404	3128						
SDOM10	001426	3218						
SDOM11	001430	3228						
SDOM12	001432	3238						
SDOM13	001434	3248						
SDOM14	001436	3258						
SDOM15	001440	3268						
SDOM2	001406	3138						
SDOM3	001410	3148						
SDOM4	001412	3158						
SDOM5	001414	3168						
SDOM6	001416	3178						
SDOM7	001420	3188						
SDOM8	001422	3198						
SDOM9	001424	3208						
SDEVCT	001326	2728						
SEVM	001374	3088	2189					
SDRCM	004100	955	964	969	9758			
SEMDAO	004070	191	737	9718	1607			
SEMDCT	004054	2668						
SENV	001336	2778	718	754	756	1089	1157	1181
SEMVM	001337	2788	759	1091	1096	1159		1601
SEOP	003662	9348	6331					1767
SFOPCT	004046	9638	967					

SERFLG	001203	218*	705*	937*	999	1028	1030*	1051	1558*	1572	1586*	1660*
SERMAX	001215	224*	1051	1547*								
SERROR	006512	181	714*	958*	1007*	1555	1557*	1661*				
SERRPC	001216	225*	714*	1568								
SERRTB	001512	379*	1568									
SERTTL	001212	222*	949	989	1615*	1857*						
SETABL	001336	276*										
SETEND	001442	329*	470									
SFATAL	001320	269*	1185*									
SFFLG	005142	1148*	1151*	1179	1188*	1196*						
SFILLC	001256	243*	1114	1145								
SFILLS	001255	242*	1145									
SGDADR	001220	226*										
SJDDAT	001224	228*										
SGET42	004060	968*										
SGTSWR=	HHHHH	U	1525									
SHD	= 000000		11									
SHIBTS	002034	465*										
SHIOCT	005722	1348*	1359*									
SICNT	001204	219*	1036*	1037	1039*	1050						
SILLUP	007316	1637	1653	1677*								
SINPUT	005724	1364*	1537									
SINTAG	001235	233*										
SITEMB	001214	223*	1563*	1603								
SLF	001314	261*	1145	1290	1300	1360						
SLFLG	005141	1189*	1195*									
SLPADR	001206	220*	716*	916*	920	1043*	1045	1050	1620*	1622	1896*	1906*
SLPERR	001210	221*										
SPADR1	001350	294*										
SPADR2	001354	298*										
SPADR3	001360	301*										
SPADRY	001364	304*										
SMAIL	001316	267*	466	470	1042	1089						
SPAMS1	001346	288*	2185									
SPAMS2	001352	285*										
SPAMS3	001356	299*										
SPAMS4	001362	302*										
SPBADR	002036	466*										
SPFLG	005140	1149*	1155	1190*	1194*							
SPNEW	005552	1304*	1782									
SPSCRD	001332	274*	1165*	1168								
SPSCLG	001334	275*	1170*									
SPSCTY	001316	268*	1163	1171*	1183	1187*						
SPSWR	005541	1302*	1779									
SPTYP1	001347	289*										
SPTYP2	001353	297*										
SPTYP3	001357	300*										
SPTYP4	001363	303*										
SPXCNT	004362	1040	1050*									
SM	= 000133	18	2223	2228	2230	2238*	2254	2258	2260	2267*	2273	2279
		2290*	2316	2322	2324	2331	2332*	2348	2354	2356	2363	2364*
		2388	2395	2396*	2412	2418	2420	2427	2428*	2444	2450	2452*
		2476	2482	2484	2491	2492*	2508	2514	2515	2523	2524*	2540
		2555	2656*	2672	2678	2680	2687	2698*	2604	2610	2612	2619
		2642	2644	2651	2652*	2668	2674	2676	2683	2684*	2700	2706
		2716*	2732	2738	2740	2747	2748*	2764	2770	2772	2779	2780*

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 139
 DZKCC.P11 21-MAR-77 17:19

CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 01E+

2804	2811	2812*	2828	2834	2836	2843	2844*	2872	2878	2880	2887	2888*
2916	2922	2924	2933	2933*	2939	2965	2967	2975	2976*	3001	3007	3079
3017	3018*	3043	3051	3053	3060	3061*	3072	3078	3080	3088	3089*	3129
3135	3137	3145	3146*	3166	3169*	3194	3202	3203*	3239	3245	3247	3255
3256*	3292	3298	3300	3308	3369*	3349	3355	3357	3365	3368*	3408	3414
3416	3424	3425*	3461	3462*	3469	3477	3478*	3514	3520	3522	3530	3531*
3567	3573	3575	3583	3584*	3620	3626	3636	3637*	3673	3679	3681	
3689	3690*	3768	3793	3794*	3795	3797	3799	3798*	3795	3796*	3804	
3838	3840*	3848	3849*	3850	3851*	3903	3911	3912*	3953	3955	3963	
3964*	4014	4020	4023	4025	4030	4031*	4075	4080	4082	4089	4106	4111
4113	4120	4121*	4135	4142	4144	4151	4152*	4176	4182	4184	4191	4192*
4222	4227	4229	4236	4238*	4257	4262	4264	4271	4272*	4295	4300	4302
4309	4310*	4323	4328*	4345	4344	4345	4346	4376	4378	4385	4386*	4408
4414	4416	4423	4428*	4445	4451	4453	4460	4461*	4482	4488	4490	4498
4499*	4544	4549	4551	4559	4560*	4584	4592	4594	4602	4603*	4635	4643
4645	4653	4654*	4686	4694	4696	4704	4705*	4737	4745	4747	4755	4756*
4788	4796	4798	4806	4807*	4839	4847	4849	4857	4858*	4880	4898	4900
4908	4909*	4941	4949	4950	4951	4959	4960*	4982	5000	5001	5002	5010
5011*	5043	5051	5054	5055	5053	5052*	5053	5103	5103	5104	5112	5113*
5145	5153	5154	5155	5156	5163	5164*	5165	5204	5205	5214	5215*	5247
5255	5256	5257	5265	5266*	5400	5410	5410	5412	5412*	5453	5454	5457
5358	5359	5367	5368*	5504	5510	5511	5512	5520	5555	5663	5664	5673
5461	5469	5470*	5604	5612	5613	5614	5622	5623*	5765	5766	5767	5776*
5571	5572*	5604	5714	5715	5716	5724	5725*	5757	5867	5868	5877	5878*
5674*	5706	5714	5818	5826	5827*	5859	5867	5970	5971	5979	5980*	5910
5808	5816	5817	5828	5829*	5861	5869	5970	5971	6081	6082*	6114	6122
5918	5919	5920	5928	5929*	6063	6071	6072	6073	6183	6184*	6216	6223
6021	6022	6030	6031*	6165	6173	6174	6175	6283	6315	6324	6325	6326
6124	6132	6133*	6267	6274	6275	6276	6284*					6333
6232	6233*	6267										
6334*	6572*											

SNLL 001254
 SNMTST= 000000

SOVER 004334

SPASS 001324

SPASTM 002042

SPIRON 007126

SPRING 007312

SPWRUP 007200

SOLES 001312

SDOCHR 005144

SDODEC= #####

SDOLIM 005264

SDOCT 005564

SDOSZ = 000007

SDREGD 001260

SDREGD 001262

SDREG1 001264

SDREG2 001266

SDREG3 001270

U

1012 1015 1026 1036 1044 978 986 1034 1051 1856*

2718 936* 948 960* 961* 978 986 1034 1051 1856*

179 702 1637 1672 6302 6305

1675* 1653* 1283 1300 1357 1360 1390 1903 1975 1389 2003

259 1145 1283 1300 1357 1360 1390 1903 1975 1389 2003

1220* 1526

1529 1527

1321* 1528

1241* 1416* 1421 1415* 1422 6572

245 1416* 1421 1415* 1422 6572

247 836* 848 1414* 1423 6572

249 1414* 1423 6572

250* 1413* 1424

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 140
DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0165

K13

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 141

DZKCC.P11 21-MAR-77 17:19

ROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0166

L13

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 142
DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0167

.SAVOS	006072	1407#	1530
.SCOP1	004364	1055#	1529
.START	002402	201	700#
.TIMER	007512	1536	1723#
.S9STA=	***** U	1149	1152
.SX	= 002034	454#	459

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 144
DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- MACRO NAMES

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 145
 DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- MACRO NAMES

TYPENUM	1448
TYPEOCS	1448
TYPEOCT	1448
TYPETXT	1448
SAD001	18 2223
SAD002	18 2254
SAD003	18 2273
SAD004	18 2296 2916 2348 2380 2412 2444 2476 2508 2540 2572 2604 2636 2668 2700 2732
SALU	18 4584 5298 5349 6063 6114 6165
SALUD	18 4544
SAUTO	18 785
SSBR	18 3912 3929
SBUFFE	18 1752
SCOMP	18 6238
SCYCLE	18 1823
SEOP	18 921
SERTBL	18 381
SFINI	18 5572
SFLOAT	18 3090 3479 3496 3532 3549 3565 3602 3638 3655 3691 3708 3744 3761 3787 3814 3443
SGETPA	18
SHEADE	18 11
SINTR	18 4075 4106
SIR	18 2959 3001
SMARHI	18 6401 6458
SPENFL	18
SPENO	18
SPENH1	18
SPENH2	18
SPENG3	18
SMOCK	18
SPSG	18 1740
SN0ISE	18 6315
SNPRBI	18 4482
SNPR1	18 4222 4257 4295
SNPR2	18 4329 4370
SNPR3	18 4408 4445
SPASEN	18 935
SPFAIL	18 1630
SPOMER	18 5257
SPR10	18 4136 4176
SPROC1	18 3043
SPROC2	18 3072 3129 3186 3239 3292 3349 3408 3461 3514 3567 3620 3673 3726 3779
SPROC3	18 3832
SPROC4	18 3895
SPROCS	18
SQUEST	18 1932 1944 1952 2009 2017
SRAMCL	18 1684
SRCLK	18 1687 1690 1727 1732 3094 3096 3114 3116 3151 3153 3171 3173 3175 3207 3209 3428
3225	3227 3260 3262 3278 3280 3374 3376 3377 3378 3379 3371 3373 3392 3394 3428
3431	3447 3449 3482 3484 3500 3502 3535 3537 3553 3555 3588 3590 3606 3608
3641	3643 3659 3661 3694 3696 3712 3714 3747 3749 3765 3767 3800 3802 3818
3820	3855 3863 3881 3915 3917 3933 3935 3969 3973 3975 3992 3996 3998 4037

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 146
 DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- MACRO NAMES

PAGE 0170

	4041	4043	4061	4063	4097	4127	4165	4207	4246	4280	4284	4286	4318	4353	4361
	4363	4399	4401	4430	4433	4436	4467	4470	4473	4515	4565	4567	4569	4571	4512
	4616	4618	4663	4667	4669	4714	4718	4720	4765	4769	4771	4816	4820	4822	4867
	4871	4873	4918	4922	4924	4969	4973	4976	5020	5024	5026	5071	5075	5077	5122
	5126	5128	5173	5177	5179	5224	5228	5230	5275	5279	5281	5326	5330	5332	5377
	5381	5383	5428	5432	5434	5479	5483	5485	5530	5534	5536	5581	5585	5587	5632
	5636	5638	5663	5667	5689	5734	5738	5749	5785	5789	5791	5836	5840	5842	5887
	5891	5893	5938	5942	5947	5989	5993	5995	6040	6044	6046	6091	6095	6097	6142
	6146	6148	6193	6197	6199	6236	6257	6338	6351	6354	6357	6370	6373	6376	6382
	6385	6388	6391	6399	6401	6413	6431	6443	6446	6456	6458	6461	6501	6517	6520
	6537	6548	6550	6558	6560										
SROVAR	18	331													
SSCAD0	18	1007													
SSCAD1	18	1046													
SSIMBC	18														
SSOFTC	18	1760													
SSPF	18	3965	3987												
SSP1	18	3947													
SSP2	18	4014													
STIMER	18	6216													
STSTM	18	2230	2260	2281	2324	2356	2388	2420	2452	2484	2516	2548	2580	2612	2644
	2676	2708	2740	2772	2804	2836	2880	2924	2967	3009	3053	3080	3137	3194	3247
	3300	3357	3416	3469	3522	3575	3628	3681	3734	3787	3840	3903	3955	4022	4082
	4113	4144	4184	4229	4264	4302	4337	4378	4416	4453	4490	4551	4594	4645	4696
	4747	4798	4849	4900	4951	5002	5053	5104	5155	5206	5257	5308	5359	5410	5461
	5512	5563	5614	5665	5716	5767	5818	5869	5920	5971	6022	6073	6124	6175	6225
	6276	6326													
SUPADD	18	1658													
SVARIA	18	203													
SWRFLT	18	2845	2858	2889	2903										
SMR46	18	2828	2872												
SX2	18	2223	2228	2254	2258	2273	2279	2316	2322	2348	2354	2380	2386	2412	2448
	2444	2450	2476	2482	2508	2514	2540	2546	2572	2578	2604	2610	2636	2642	2668
	2674	2708	2708	2732	2738	2764	2770	2796	2802	2828	2834	2872	2878	2916	2922
	2959	2965	3001	3007	3043	3114	3141	3161	3167	3178	3186	3192	3239	3246	3282
	3298	3349	3355	3408	3408	3433	3438	3495	3514	3520	3567	3573	3620	3626	3673
	3726	3732	3779	3785	3826	4182	4222	4227	4257	4262	4295	4300	4329	4370	4408
	4111	4136	4142	4176	4176	4482	4482	4544	4549	4584	4592	4635	4643	4694	4737
	4408	4414	4445	4451	4451	4482	4482	4544	4549	4584	4592	4600	5043	5051	5102
	4745	4788	4796	4839	4847	4847	4890	4898	4941	4949	4992	5000	5043	5451	5502
	5145	5153	5198	5204	5247	5255	5298	5306	5349	5357	5400	5408	5416	5453	5499
	5510	5553	5561	5604	5612	5655	5663	5706	5714	5757	5765	5808	5816	5859	5867
	5910	5918	5961	5969	6012	6020	6063	6071	6114	6122	6165	6173	6216	6223	6267
	6274	6315	6324												
SSCMRE	208	247	248	249	250	251	252								
SSCMTM	208	253	254	255	256	257									
SSESCA	1448														
SSNEWT	1448	2232	2262	2283	2326	2358	2390	2422	2454	2486	2518	2550	2582	2614	2646
	2678	2710	2742	2774	2806	2838	2882	2926	2969	3011	3055	3082	3139	3196	3249
	3302	3359	3418	3471	3524	3577	3630	3683	3736	3789	3842	3905	3957	4024	4084
	4115	4146	4186	4231	4266	4304	4339	4380	4418	4455	4492	4553	4596	4647	4698
	4749	4800	4851	4902	4953	5004	5055	5106	5157	5208	5259	5310	5361	5412	5463
	5514	5565	5616	5667	5718	5769	5820	5871	5922	5973	6024	6075	6126	6177	6227
	6278	6328													
SSSCOP	18	990													
SSSET	15158	1526	1527	1528	1529	1530	1531	1532	1533	1534	1535	1536	1537	1538	1539

DZKCC MACY11 27(1006) 12-MAY-77 18:34 PAGE 147
DZKCC.P11 21-MAR-77 17:19 CROSS REFERENCE TABLE -- MACRO NAMES

PAGE: 0171

	1540
\$SSKIP	1448
.EQUAT	18 34
.HEADE	18
.SETUP	18
.SACT1	18 185
.SAPTB	18 263*
.SAPTH	18 449
.SAPTY	18 1145
.SCATC	18
.SCHTA	18 208
.SEOP	18 927
.SERRO	18
.SERRT	18
.SPOME	18 1633
.SRDOC	18 1307
.SREAD	18 1204
.SSCOP	18 994
.STRAP	18 1492
.STYPE	18 1066
.STYPO	18

. ARS. 037234 000

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

DZKCC DZKCC/SOL/CRF+DZKCC.MAC,DZKCC.P11
RUN-TIME: 34 32 2 SECONDS
RUN-TIME RATIO: 116/69=1.6
CORE USED: 49K (98 PAGES)