

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 2

B01

.REM %

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DERSC-B-0
PRODUCT NAME: RH11-RS03 MAINTENANCE MODE DIAGNOSTIC
DATE CREATED: AUGUST-1976
MAINTAINER: DIAGNOSTIC GROUP
AUTHORS: STANLEY HARACKIEWICZ

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITAL'S COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1974,1975,1976 DIGITAL EQUIPMENT CORP., MAYNARD, MASS.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
TABLE OF CONTENTS

PAGE 2

CONTENTS

1. ABSTRACT
- 1.1 DESIGN PHILOSOPHY
2. REQUIREMENTS
- 2.1 EQUIPMENT
- 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
4. STARTING PROCEDURE
- 4.1 CONTROL SWITCH SETTINGS
- 4.2 STARTING ADDRESS
- 4.3 PROGRAM AND/OR OPERATING PROCEDURE
5. OPERATIONAL SWITCH SETTINGS
- 5.1 SUBROUTINE ABSTRACT
6. ERRORS
7. RESTRICTIONS
8. MISCELLANEOUS
- 8.1 EXECUTION TIME
- 8.2 STACK POINTER
9. TEST DESCRIPTION

55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100

100 MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 3
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC DESCRIPTION

1. ABSTRACT

THIS DIAGNOSTIC WILL LET THE OPERATOR SELECT ONE OF TWO MODES OF OPERATION. THE OPERATOR MAY SELECT WHICH DRIVE HE WANTS TESTED OR HE CAN LET THE PROGRAM SEQUENCE THROUGH ALL THE DRIVES ON THE SYSTEM.

THE FIRST PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE REGISTERS ASSOCIATED WITH THE DRIVE UNDER TEST. THE PROGRAM WILL ALSO TEST THE RH CONTROLLER REGISTERS TO CONFIRM THAT, FOR THE MOST PART, THE CONTROLLER IS WORKING CORRECTLY.

THE SECOND PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE IN "MAINTENANCE MODE".

THE RS03 HAS BEEN DESIGNED WITH BUILT-IN TEST CAPABILITIES. THIS "MAINTENANCE MODE" TEST CAPABILITY ISOLATES THE DIGITAL ELECTRONICS FROM THE ANALOG AND ALLOWS INDEPENDENT TESTING OF THE DIGITAL LOGIC. THEREFORE, FAILURES LOCATED ENTIRELY IN THE LOGIC CAN BE SEPARATED FROM FAILURES OCCURRING IN THE ANALOG ELECTRONICS OR THE HEAD/DISK SUBASSEMBLY.

1.1 DESIGN PHILOSOPHY

BY SETTING BIT D0 IN THE MAINTENANCE REGISTER, THE MAINTENANCE MODE LOGIC IS ENABLED, AND THE REMAINING READ/WRITE BITS IN THE MAINTENANCE REGISTER ARE SUBSTITUTED FOR THE CORRESPONDING SIGNALS NORMALLY ORIGINATING FROM THE HEAD/DISK SUBASSEMBLY. THE READ-ONLY BITS IN THE MAINTENANCE REGISTER REFLECT THE STATES OF MAJOR SIGNALS DURING DRIVE OPERATION. BY SETTING AND CLEARING THE READ/WRITE BITS IN PREDETERMINED SEQUENCES AND SIMULTANEOUSLY MONITORING THE READ-ONLY BITS, IT IS POSSIBLE TO VERIFY THE OPERATION OF ALL OF THE DRIVE'S LOGIC. THIS INCLUDES ALL DRIVE TIMING AS WELL AS THE LOGIC ASSOCIATED WITH READING AND WRITING DATA.

--CAUTION--

A THOROUGH UNDERSTANDING OF THE RS03 LOGIC IS REQUIRED TO UTILIZE THIS DIAGNOSTIC EFFECTIVELY. REFER TO SECTIONS 2 AND 3 OF THE "RS03 DECDISK SERVICE MANUAL" (DEC-D0-HRS3A-A-0) FOR DESCRIPTIONS OF THE DRIVE LOGIC.

2. REQUIREMENTS

2.1 EQUIPMENT

EO1

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 5

156
157

POP-11 WITH A MINIMUM OF 8K OF MEMORY AND AN RH11 CONTROLLER WITH A
RS03 DISK.

158 MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
159 DESCRIPTION

PAGE 4

160
161 2.3 PRELIMINARY PROGRAMS
162
163
164 NONE165
166 3. LOADING PROCEDURE
167
168 USE STANDARD PROCEDURE FOR ABS TAPES.169
170 4. STARTING PROCEDURE
171
172
173
174
175
176
177
178 4.1 CONTR . SWITCH SETTINGS
179 SEE SECTION 5 (ALL DOWN FOR WORST CASE TESTING)180
181
182
183
184 4.2 STARTING ADDRESSES
185
186
187
188
189
190
191
192
193
194 4.3 PROGRAM AND/OR OPERATOR ACTION
195 LOAD PROGRAM INTO MEMORY USING ABS LOADER.
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
STARTING ADDRESSES
1. STARTING ADDRESS 200
A. SET SWITCHES (SEE SECTION 5)
B. PRESS START
C. THE PROGRAM WILL TYPE:
TEST ALL DRIVES? (Y OR N)
D. IF THE OPERATOR TYPES "Y" THE PROGRAM WILL TEST ALL
RS03 DRIVES ON THE SYSTEM
E. IF THE OPERATOR TYPES "N" THE PROGRAM WILL TYPE
TYPE UNIT #
THE PROGRAM WILL ONLY TEST THAT DRIVE. THE PROGRAM
WILL THEN TYPE:

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 7

G01

"ALL ERROR LIGHTS ON SELECTED UNIT SHOULD
BE ON - CHECK - THEN HIT CONT"

214
215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 5

THE OPERATOR SHOULD CHECK THESE LIGHTS TO MAKE SURE THAT THEY ARE ALL ON - THEN HIT CONTINUE. THE PROGRAM WILL THEN START TESTING THE UNIT THAT WAS SELECTED.

2. STARTING ADDRESS 220

- A. SET SWITCHES (SEE SECTION 5)
- B. PRESS START
- C. THE PROGRAM WILL THEN TEST ALL RS03 DRIVES ON THE SYSTEM.

5. OPERATIONAL SWITCH SETTINGS

SWITCH SETTINGS ARE:

SW<15> = 1 HALT ON ERROR
SW<14> = 1 LOOP ON TEST
SW<13> = 1 INHIBIT TIMEOUTS
SW<12> = 1 TIMEOUT ALL ERRORS IN DATA COMPARE ROUTINE
SW<11> = 1 RUN MAINTENANCE MODE VERIFY TEST
SW<10> = 1 BELL ON ERROR
0 BELL ON PASS COMPLETE
SW<09> = 1 LOOP ON ERROR
SW<08> = 1 LOOP ON TEST IN SW<7:0>

5.1 SUBROUTINE ABSTRACTS

THIS PROGRAM USES TRAP INSTRUCTIONS TO EXECUTE CLOCKING AND REGISTER CHECKING. THE TRAP INSTRUCTIONS THAT WE USED, ARE LISTED BELOW WITH A BRIEF DESCRIPTION OF WHAT EACH ONE DOES.

5.1.1 CLRDK

TRAPS TO A TAG CALLED ".CLRDK". THIS ROUTINE CLEARS ALL REGISTERS BY SETTING THE "CLEAR BIT" IN RSCS2. (MOV#40 2RHCS2) THE NUMBER OF THE UNIT UNDER TEST IS THEN RELOADED INTO RSCS2 AND THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE CLRDK INSTRUCTION.

5.1.2 MRDM

TRAPS TO A TAG CALLED ".MRDM". THIS ROUTINE PUTS THE DRIVE INTO MAINTENANCE MODE BY LOADING #000001 INTO RSMR AND THEN RETURNS TO THE

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 9

101

272

NEXT INSTRUCTION FOLLOWING THE MRDMD INSTRUCTION.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 6

5.1.3 MRINT

TRAPS TO A TAG CALLED ".MRINT". CLOCKS THE MAINTENANCE REGISTER TWICE WITH AN 11 AND A 1 AND RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRINT INSTRUCTION.

5.1.4 MRIND

TRAPS TO A TAG CALLED ".MRIND". CLOCKS AN INDEX PULSE INTO THE MAINTENANCE REGISTER THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRIND INSTRUCTION.

5.1.5 MRCLK

TRAPS TO A TAG CALLED ".MRCLK". CLOCKS THE MAINTENANCE REGISTER WITH AN 11 AND A 1, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRCLK INSTRUCTION.

5.1.6 MRCK

TRAPS TO A TAG CALLED ".MRCK". THIS ROUTINE CHECKS THE MAINTENANCE REGISTER TO EQUAL THE VALUE FOLLOWING THE MRCK INSTRUCTION. IF THE MAINTENANCE REGISTER DOES NOT COMPARE THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE CORRECT VALUE AND PRINTS OUT THE ERROR. IF THE MAINTENANCE REGISTER IS CORRECT, THE PROGRAM RETURNS TO THE INSTRUCTION FOLLOWING THE "HLT" INSTRUCTION.

5.1.7 DSCK

TRAPS TO A TAG CALLED ".DSCK". THIS ROUTINE CHECKS THE DRIVE STATUS REGISTER AND WORKS THE SAME WAY AS THE MRCK ROUTINE.

5.1.8 XBIT

TRAPS TO A TAG CALLED ".XBIT". THIS ROUTINE GETS ONE DATA BIT THAT IS CURRENTLY BEING WRITTEN FROM THE DATA BUFFER IN CORE AND STORES IT IN A LOCATION CALLED NOWOD. THE PREVIOUS CONTENTS OF NOWOD IS STORED IN LASTOD. THIS INFORMATION IS USED BY THE CLKD1 AND CLKD0 ROUTINES TO DETERMINE THE CORRECT STATE OF THE MADB (BIT 12) BIT IN RSMR WHEN WRITING. THIS ROUTINE MAKES BITS 16 AND 17 OF EACH DATA WORD (RS03 WRITES 18 BIT WORDS) EQUAL ZERO. THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE XBIT INSTRUCTION.

329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION PAGE 7

5.1.9 CLKD1 AND CLKD0

TRAPS TO LOCATIONS ".CLKD1" AND ".CLKD0". THESE TWO ROUTINES USE THE DATA BITS RECEIVED FROM THE XBIT ROUTINE TO DETERMINE THE CORRECT STATE OF MWD8 (BIT 12) IN RSMR WHEN WRITING. THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW, SB AND LSR BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE "HLT."

5.1.10 RBIT

TRAPS TO A TAG CALLED ".RBIT". THIS ROUTINE GETS THE ONE DATA BIT THAT ARE CURRENTLY BEING "READ" FROM THE DISK FROM THE INBUF DATA TABLE IN CORE AND STORES THAT BIT IN A LOCATION CALLED NOWOO. THE PROGRAM THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE RBIT INSTRUCTION.

5.1.11 CLKR1 AND CLKR0

TRAPS TO LOCATIONS ".CLKR1" AND ".CLKR0". THESE TWO ROUTINES USING THE DATA BITS RECEIVED FROM THE RBIT ROUTINE SET AND CLEAR THE MWD8 (BIT 2) BIT IN RSMR IN THE PROPER SEQUENCE CORRESPONDING TO THE DATA PATTERN WHICH IS BEING "READ". THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW AND SB BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE HLT.

5.1.12 MCLK1

TRAPS TO A TAG CALLED ".MCLK1". THIS ROUTINECLOCKS THE MAINTENANCE REGISTER BY MOVING A 11 INTO RSMR. UPDATES THE CLOCK COUNTER AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLK1 INSTRUCTION.

5.1.13 MCLK0

TRAPS TO A TAG CALLED ".MCLK0". THIS ROUTINECLOCKS THE MAINTENANCE REGISTER BY MOVING A 1 INTO RSMR. RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLK0 INSTRUCTION.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 8

5.1.14 MCLKB

TRAPS TO A TAG CALLED ".MCLKB". CLOCKS THE MAINTENANCE REGISTER WITH A 1 AND A 11, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLKB INSTRUCTION.

5.1.15 SCOPE

THIS SUBROUTINE CALL IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS BEING ENTERED IN LOCATION "LAD". IF A SCOPE LOOP IS REQUESTED, THE CURRENT SUBTEST WILL BE LOOSED UPON. THE CONTENTS OF LAD MAY BE USED TO DETERMINE THE LAST SUBTEST SUCCESSFULLY COMPLETED.

5.1.16 HLT

THIS ROUTINE PRINTS OUT AN ERROR MESSAGE (SEE 6.1). TO INHIBIT TYPEOUTS, PUT SW<13> ON A 1.

5.1.17 TRAPCATCHER

A ".+2" - "HALT" SEQUENCE IS REPEATED FROM 0 - 776 TO CATCH ANY UNEXPECTED TRAPS. THUS ANY UNEXPECTED TRAPS OR INTERRUPTS WILL HALT AT THE VECTOR + 2.

6. ERRORS

6.1 ERROR PRINTOUT

THE FORMAT IS AS FOLLOWS:

ADR CS1 = ----- CS2 = ----- ER = -----
GOOD = ----- BAD = -----

WHERE:

CS1, CS2, ER ETC. = RH11/RS03 REGISTERS.
GOOD = EXPECTED DATA.
BAD = DATA RECEIVED.

TO FIND THE FAILING TEST, LOOK AT THE LISTING ABOVE THE ADDRESS TYPED.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 9

6.2 ERROR RECOVERY

RESTART AT 200 OR AT 220

7. RESTRICTIONS

NONE

8. MISCELLANEOUS

8.1 EXECUTION TIME

A BELL WILL RING WITHIN ONE AND A HALF MINUTES WITH ALL SWITCHES DOWN.

8.2 STACK POINTER

STACK IS INITIALLY SET TO 500

9. TEST DESCRIPTION

1. TEST FOR ONLINE DRIVES

SET ERROR BITS IN RSER. THIS CAUSES ATTENTION SUMMARY BITS TO SET IN RSAS. DO FOR ALL DRIVES. RSAS HAS NOT YET BEEN TESTED. SO IN THE CASE OF NO BITS IN RSAS SETTING, DRIVE 0 IS TESTED.

2. RESET TEST FOR REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC,
RSDB, AND RSMR. DO A RESET AND TEST ALL R/W BITS TO BE
Cleared.

3. SET AND CLEAR ALL REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC,
RSDB AND RSMR AND TEST. SET ALTERNATE BITS AND CHECK TO MAKE
SURE BITS ARE NOT TIED TOGETHER. NOW SET ALL BITS AND CLEAR
THEM TO MAKE SURE ALL CAN BE CLEARED ONCE SET.

4. TEST "CLEAR BIT" IN RSCS2

NO1

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 14

496
497

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC
RSDB, AND RSMR. SET CLEAR BIT IN RSCS2. NOW TEST ALL R/W

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

MAINDEC-11-DERSC-B RH11-RSD3 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 10

BITS FOR 0 IN ALL THE ABOVE REGISTERS.

5. LOAD RSD8 WITH ALL ONES AND ALL ZEROS

LOAD RSD8 WITH A WORD OF ZEROS AND A WORD OF ONES. WAIT FOR "OR" TO SET AND THEN CHECK OUTPUT OF SILO. IF OR DID NOT SET ERROR MESSAGE APPEARS.

6. TEST PROGRAM INTERRUPT

THE PROGRAM FORCES A INTERRUPT BY MOVING A 300 INTO RSCS1.

7. MAINTENANCE TIMING TEST

THE FOLLOWING TEST ON THE RS03 DISK IS A SINGLE-STEPPED MAINTENANCE MODE TEST ON THE RS03 TIMING LOGIC. THE ACTUAL DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER I.E. THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE TIMING LOGIC. WE ARE TESTING THE ENTIRE "TIMING TRACK", INDEX PULSE FUNCTION, RESYNC AREA, SECTOR COUNTER, ETC.

- PUT DRIVE INTO MAINTENANCE MODE.
- ASSERT INDEX PULSE TO INITIALIZE DRIVE TIMING LOGIC.
- INDEX PULSE SHOULD CLEAR LOOK-AHEAD REGISTER.
- CLOCK TIMING TO STEP THROUGH RESYNC PERIOD.
- CHECK FOR SECTOR PULSE.
- PERFORM MAINTENANCE CLOCK OPERATION TO CHECK FOR 64 SECTOR PULSES.
- THE LOOK-AHEAD REGISTER SHOULD NOW POINT TO THE CURRENT SECTOR.
- REPEAT STEPS TO CLOCK THROUGH ALL THE SECTORS TO CHECK SECTOR COUNT.

8. SECTOR FRACTION TEST

CLOCK THROUGH AN ENTIRE TRACK IN MAINTENANCE MODE WHILE CHECKING FOR THE PROPER OPERATION OF THE LOOK-AHEAD REGISTER AND THE SECTOR FRACTION COUNTER.

- INITIALIZE DRIVE AND STEP THROUGH RESYNC AREA.
- CHECK FOR SECTOR PULSE.
- LOOK-AHEAD REGISTER SHOULD = 0.
- STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA AREA WHILE CHECKING THE SECTOR FRACTION.
- CHECK FRACTIONS TO CHANGE AFTER THE CORRECT NUMBER OF MAINTENANCECLOCKS.

WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK -- HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOOKED. RSLA

CO2

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 16

554

SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.

555

556

557

558

559

560

561

562

563

564

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 11

9. DISK ILLEGAL FUNCTION TEST

TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT. THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET IN THE DRIVE STATUS REGISTER (RS05) AND "ILF" IN THE DRIVE ERROR REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.

10. TEST THE DRIVE NO-OP CODES 1 AND 21

THIS IS TESTED WITH AND WITHOUT ERRORS BEING SET TO PROVE THAT IT DOESN'T CHANGE ANYTHING.

11. DRIVE SEARCH TEST 1

A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3. (SECTOR 41, IF SECTOR INTERLEAVING IS ENABLED) THE POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT (DRY) IN THE DRIVE STATUS REGISTER (RS05) ARE CHECKED. THE ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

12. DRIVE SEARCH TEST 2

THIS TEST INITIALIZES A DRIVE SEARCH FUNCTION FOR SECTOR 0 WHEN THE DRIVE IS CURRENTLY AT THE DESIRED SECTOR. THE SEARCH FUNCTION SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION AND REACHES THE BEGINNING OF THE DESIRED SECTOR.

13. REGISTER MODIFICATION REFUSED TEST

RMR IN THE DRIVE ERROR REGISTER (RSER) SHOULD SET BY TRYING TO MODIFY ONE OF THREE DRIVE REGISTERS WHILE THE DRIVE IS BUSY DURING A DRIVE SEARCH FUNCTION.

1. RSCS1

2. RS0A

3. RSER

TEST THAT RMR DOES NOT SET WHEN MODIFYING THE ATTENTION SUMMARY REGISTER (RSAS).

14. DRIVE SELECT TEST

THE PROGRAM LOADS A DRIVE REGISTER OF THE DRIVE UNDER TEST TO ALL ONES. THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS REGISTER WITH ALTERNATE ONES AND ZEROS. THIS SHOULD CAUSE "NED" TO SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.

MAINDEC-11-DERSC-B
DERSCB.PII

RS11-REC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 18

EO2

611
612

15. MAINTENANCE WRITE TEST

613 MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 12
614 DESCRIPTION

615
616 THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR
617 WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA
618 TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES
619 IS CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT
620 THE END OF THE SECTOR. INDEX PULSES, RESYNC, TIMING
621 PREAMBLE, AND SECTOR PULSES ARE ALSO CHECKED.

622 16. MAINTENANCE READ TEST
623

624 THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR
625 READ TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE
626 DISK DECODING LOGIC TO CORE MEMORY. (THE PHASE LOCK LOOP IS
627 NOT TESTED IN MAINTENANCE MODE.)
628

629 17. MAINTENANCE MODE DATA WRITE CHECK TEST
630

631 A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION.
632 WITHIN THE RS03, A WRITE CHECK FUNCTION IS IDENTICAL TO A
633 READ FUNCTION.
634

635 18. MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)
636

637 THE RS03 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE
638 SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY
639 ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC
640 WORD. THE CORRESPONDING CRC WORD IS THEN "READ" RESULTING
641 IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY
642 SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL 16
643 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.
644

645 19. MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)
646

647 THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA
648 PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE
649 CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ".
650 THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16
651 TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A
652 DCK ERROR.
653

654 20. IGNORE FUNCTION TEST
655

656 PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN
657 THE DRIVE ERROR REGISTER (RSER). TRY TO START A READ
658 TRANSFER. THE "GO" BIT IN RSCSI SHOULD NOT SET. MISSED
659 TRANSFER ERROR (MFE) SHOULD SET IN RSCS2 WHICH IN TURN SHOULD
660 CAUSE "TRE" AND "SC" TO SET IN RSCS1.
661

662 21. INVALID ADDRESS TEST
663

664 FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK
665 ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN
666 THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO
667
668

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 20

G02

669
670

RSCSI WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE
DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE

671 MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 13
672
673 DESCRIPTION674
675 CONTROL REGISTER (RSCS1).676
677 22. DISK OPERATION INCOMPLETE (OPI) ERROR TEST
678679 PUT DISK IN MAINTENANCE MODE AND START A READ COMMAND. THEN
680 ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE
681 ROTATION OF THIS DISK SURFACE. THE THIRD INDEX PULSE SHOULD
682 CAUSE OPERATION INCOMPLETE (OPI) TO SET IN THE DRIVE ERROR
683 REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS
684 REGISTER (RSOS).
685
686
687688
689 23. PARITY ERROR TEST
690
691 SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR"
692 SHOULD SET IN THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD
693 CAUSE "ATA" TO SET IN RSAS AND 'SC' TO SET IN RSCS1.
694
695696 24. MAINTENANCE MODE INTERRUPT TEST
697
698 IN THIS TEST THE INTERRUPT ENABLE (I.E.) BIT IS SET. A TWO
699 SECTOR WRITE COMMAND IS GIVEN. AN "RMR" ERROR IS THEN CAUSED
700 WHILE THE FIRST SECTOR IS BEING WRITTEN. WHEN THE FUNCTION
701 IS COMPLETED, THE DRIVE SHOULD INTERRUPT.
702
703704 25. DISK ADDRESS OVERFLOW (AOE) TEST
705
706 SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK
707 77 SECTOR 77 TO CAUSE A DISK ADDRESS OVERFLOW CONDITION.
708 ALSO CHECK LAST BLOCK TRANSFER (LBT) BIT TO SET IN THE RSOS
709 REGISTER.
710
711712 26. MAINTENANCE VERIFY TEST
713
714 THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH
715 REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT
716 WILL WRITE ONE TRACK OF ALL ONES. THE DRIVE IS THEN PLACED
717 IN MAINTENANCE MODE AND IT WILL THEN WRITE ONE SECTOR OF THE
718 SAME TRACK WITH ALL ZEROS. THE DRIVE IS THEN TAKEN OUT OF
719 "MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK
720 SHOULD CONTAIN ALL ONES.
721
722723 .TITLE MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
724 ;COPYRIGHT 1974, 1975, 1976 DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
725 ;PROGRAM BY STANLEY HARACKIEWICZ726 100000
040000

	SWITCH	USE
	-----	-----
	SW15= 100000	HALT ON ERROR
	SW14= 40000	LOOP ON TEST

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC

MACY11 27(732) 04-OCT-76 12:56 PAGE 22

727	020000		SW13=	20000	; INHIBIT ERROR TYPEOUTS
728	010000		SW12=	10000	; TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
729	004000		SW11=	4000	; RUN MAINTENANCE MODE VERIFY TEST
730	002000		SW10=	2000	; 0 - BELL ON PASS COMPLETE
731					; 1 - BELL ON ERROR
732	001000		SW9=	1000	; LOOP ON ERROR
733	000400		SW8=	400	; LOOP ON TEST IN SW<7:0>
734	000000		. =	0	; TRAP CATCHER FROM 0 - 776
735	000200		. =	200	
736	000200	000137	000232	JMP	#BEGIN1
737					
738	000220		. =	220	
739	000220	052767	000100	000720	BIS #BIT6,FLAG3 ; TEST ALL DRIVES
740	000226	000137	001236	BEGIN2.	JMP #BEGIN
741					
742	000232	042767	000100	000706	BEGIN1: BIC #BIT6,FLAG3 ; CLEAR MULTI DRIVE FLAG
743	000240	000772		BR	BEGIN2
744					
745					

746
747 000001 N= 1 :INITIALIZE FOR NEWTST
748 104000 HLT= EMT :SET HLT TO EMT FOR ERROR TYPEOUTS
749 177776 PS= 17777S :PROCESSOR STATUS
750 177776 PSW= PS :PROCESSOR STATUS WORD
751 177570 SWR= 177570 :SWITCH REGISTER
752 177570 DISPLAY=SWR :DISPLAY REGISTER
753 000007 BELL= ? :BELL
754 000000 R0= %0 :R0 - DEFINE REGISTERS
755 000001 R1= %1 :R1
756 000002 R2= %2 :R2
757 000003 R3= %3 :R3
758 000004 R4= %4 :R4
759 000005 R5= %5 :R5
760 000006 SP= %6 :R6 - STACK POINTER
761 000007 PC= %7 :R7 - PROGRAM COUNTER
762 000001 BIT0= 1 :BIT EQUATES
763 000002 BIT1= 2
764 000004 BIT2= 4
765 000010 BIT3= 10
766 000020 BIT4= 20
767 000040 BIT5= 40
768 000100 BIT6= 100
769 000200 BIT7= 200
770 000400 BIT8= 400
771 001000 BIT9= 1000
772 002000 BIT10= 2000
773 004000 BIT11= 4000
774 010000 BIT12= 10000
775 020000 BIT13= 20000
776 340000 BIT14= 40000
777 1000000 BIT15= 1000000
778 000001 GOOD= %1 :FOR GOOD DATA
779 000000 BAD= %0 :FOR BAD DATA
780

781	001000	. =	1000		
782					
783	001000	000000	ICNT:	0 : LH = ITERATION COUNT ; RH = TEST NO.	
784	001002	000000	ERRORS:	0 : ERROR COUNT	
785	001004	000000	PCNT:	0,0 : 2 WORD PASS COUNT	
786	001010	000000	LAD:	0 : LOOP ADDRESS FOR SCOPE	
787	001012	000000	HLTADR:	0 : ADDRESS OF LAST HLT INSTRUCTION EXECUTED	
788	001014	001000	FILCHR:	1000 : FILCHR=0 (CHAR) ; FILCHR+1=2 (COUNT)	
789	001016	177564	TPS:	177564 : OUTPUT STATUS REGISTER	
790	001020	177566	TPB:	177566 : OUTPUT BUFFER	
791					
792	001100	. =	1100		
793					
794	;DISK I/O REGISTERS				
795					
796	001100	172040	RSCS1:	172040 : DISK CONTROL + STATUS REGISTER	
797	001102	172050	RSCS2:	172050 : DISK CONTROL + STATUS REGISTER	
798	001104	172042	RSWC:	172042 : WORD COUNT REGISTER	
799	001106	172044	RSBA:	172044 : BUS ADDRESS	
800	001110	172046	RSDA:	172046 : DISK ADDRESS (DESIRED ADDRESS)	
801	001112	172052	RSOS:	172052 : DRIVE STATUS	
802	001114	172054	RSER:	172054 : ERROR REG.	
803	001116	172056	RSAS:	172056 : ATTENTION SUMMARY	
804	001120	172060	RSLA:	172060 : LOOK AHEAD	
805	001122	172062	RSDB:	172062 : DATA BUFFER REGISTER	
806	001124	172064	RSMR:	172064 : MAINTENANCE REGISTER	
807	001126	172066	RSDT:	172066 : DRIVE TYPE REGISTER	
808	001130	000204	RSVEC:	204 : INTERRUPT VECTOR	
809	001132	000206	RSVCP5:	206 : INTERRUPT PRIO. VECTOR	
810	001134	172041	RSCS18:	172041 : 000 BYTE ADD FOR CS1	
811	001136	172051	RSCS28:	172051 : 000 BYTE ADD FOR CS2	
812	001140	172043	RSWC8:	172043 : 000 BYTE ADD FOR CW	
813	001142	172045	RSBAB:	172045 : 000 BYTE ADD FOR BA	
814					

815 ;BIT ASSIGNMENTS FOR ERROR TYPEOUTS
816 ;THE RS REGISTERS ARE DIVIDED INTO 3 GROUPS.
817 ;CS1, CS2 AND ER ARE IN THE FIRST GROUP. THIS GROUP IS ALWAYS
818 ;TYPED WITH EITHER OF THE OTHER GROUPS. RS, BA, DA, WC AND DS
819 ;ARE IN THE SECOND GROUP. DT, DB, MR, AND LA ARE IN THE 3RD
820 ;GROUP. YOU CAN NOT INTERMIX GROUP 2 OR 3. THEY HAVE
821 ;TO BE TYPED SEPERATELY.
822 ;EXAMPLE: HLT !CS1!AS!BA
823 ; HLT !CS1!DT!DB

824
825 000001 CS1=1 CONTROL AND STATUS 1
826 000002 ER=2 CONTROL AND STATUS 2
827 000004 DA=4 DESIRED ADD
828 000010 WC=10 WORD COUNT
829 000020 BA=20 BUS ADDRESS
830 000040 DS=40 DRIVE STATUS
831 000100 AS=100 ATTENTION SUMMARY
832 000200 CS2=200 CONTROL AND STATUS REG
833 000204 LA=204 LOOK AHEAD
834 000210 DB=210 DATA BUFFER
835 000220 MR=220 MAINTENANCE
836 000240 DT=240 DRIVE TYPE

;BIT ASSIGNMENTS FOR THE REGISTER BITS

837
838 040000 TRE=40000 TRANSFER ERROR CS1
839 100000 SC=100000 SPECIAL CONDITIONS CS1
840 000100 IR=100 INPUT READY CS2
841 000200 OR=200 OUTPUT READY CS2
842 002000 PGE=2000 PROGRAM ERROR-CS2
843 010000 NED=10000 NON-EXISTENT DRIVE CS2
844 040000 WCE=40000 WRITE CHECK ERROR-CS2
845 100000 DLT=100000 DATA LATE ERROR CS2
846 000200 DRY=200 DRIVE READY DS
847 020000 PIP=20000 POSITIONING IN PROGRESS DS
848 002000 LBT=20000 LAST BLOCK TRANSFER-DS
849 040000 ERR=40000 ERROR DS
850 100000 ATA=100000 ATTENTION ACTIVE-DS
851 001000 DAO=1000 DISK OVERFLOW ERROR-ER
852 100000 DCK=100000 DATA CHECK ERROR-ER
853 000010 BAI=10 BUS ADDR INCREMENT INHIBIT
854 000100 IE=100 INTERRUPT INABLE CS1

857
858
859 001144 000000
860 001146 000000
861 001150 000000
862 001152 000000
863 001154 000000
864 001158 000000
865 001160 000000
866 001162 000000
867 001164 000000
868 001166 000000
869 001170 000000
870 001172 000000
871 172100
872 001174 000000
873 001176 000000
874 001202 000000
875 001204 000000
876 001206 000000
877 001210 000000
878 001212 000000
879 001214 000000
880 001216 000000
881 001220 000000
882 001222 000000
883 001224 000000
884 001226 000000
885 001230 000000
886 001232 000000
887 001234 000000

WORKING LOCATIONS

FLAG2: 0 :SECOND FLAG WORD
FLAG3: 0 :3RD FLAG WD
LSTEV: 0 :LAST EVEN BIT TRANSFERED
LSTOD: 0 :LAST ODD BIT TRANSFERED
NOWEV: 0 :PRESENT EVEN BIT BEING XFERED
NOWOD: 0 :PRESENT ODD BIT BEING XFERED
RSU: 0 :SAME
UNNUM: 0 :UNIT CURRENTLY BEING TESTED
UNITSV: 0 :SET BIT=UNIT ON BUS
UNCNF: 0 :FOR COMPARING FOR # OF DEVICE
CNCEE: 0 :DID WE TEST ANY DRIVES
TIMSV: 0 :SAVE LOC FOR TIME
MPRO=172100 :PARITY REG
SAVEE: 0 :WORK LOC
MCCNT: 0,0 :MAINT CLOCK COUNT
WCRC: 0 :WORK LOC FOR CREATING CRC WORD
REPT: 0 :REPEAT COUNTER
REPT1: 0 :REPEAT COUNTER
CLKCNT: 0 :CLOCK COUNTER FOR EACH WORD
INBIT: 0 :USED IN CRC CAL ROUTINE
WK15: 0 :USED IN CRC CAL ROUTINE
WORK: 0
WORK0: 0
WORK1: 0
WORK2: 0
WORK3: 0
WORK4: 0
WORK5: 0
WORK6: 0

888 ;DISCRIPTION OF BITS IN LOCATION ONCEE
889
890 ;BIT0 MEANS FOUND DRIVE
891 ;BIT1 ERROR DO NOT CHANGE ILLEGAL FUNCTION
892 ;BIT2 ERROR FLAG
893 ;BIT3 TESTING CODE 21 FLAG
894 ;BITS TIMEOUT CLOCK COUNT
895 ;BIT6 1ST TRANSFER WORD FLAG
896 ;BIT7 WRITTING LAST WORD OF SECOTR
897 ;BIT8 TRANSFERRING CRC WORD
898 ;BIT9 FOR INTERLEAVED DRIVES
899 ;BIT10 1ST TIME FLAG IN SECTOR FRACTION TEST
900 ;BIT11 DO TKSEL TEST
901 ;BIT12 TYPE COULD NOT FIND NED ONLY ONCE
902 ;BIT13 TYPE NO MEM ON B PORT ONLY ONCE
903 ;BIT14 0- DO WCE WITH 0 -1 DO WCE WITH 1
904 ;BIT15 MEANS ERROR FOUND
905
906 ;DISCRIPTION OF BITS IN LOCATION FLAG2
907
908 ;BIT0 SWITCH FOR RWCLK IN MR REG
909 ;BIT1 MAINTENANCE MODE VERIFY TEST
910 ;BIT2 IN WRITE CK TEST FOR CLKRI ROUTINE
911 ;BIT3 DONE 1ST CRC WD IN CRC TEST
912 ;BIT4 1ST TIME THROUGH IN CRC TEST
913 ;BITS .. CRC TEST
914 ;BIT7 DOING FIRST XFER WD IN XBIT
915 ;BIT8 XFER DATA BITS 16 AND 17 IN XBIT ROUTINE
916 ;BIT9 SAME
917 ;BIT10 XFER CRC BITS 16 AND 17 IN XBIT ROUTINE
918 ;BIT11 USED IN RBIT ROUTINE FOR DATA BITS 17 AND 16

WINDIC-11-DERSC-B
DERSCB.PII

PS 1-REC3 MAINTENANCE MODE DIAGNOSTIC

MACY11 27(732) 04-OCT-76 12:56 PAGE 28

919	001236	012706	000500	BEGIN:	MOV	\$500,SP	;SET STACK TO *** 500 ***	
920	001242	012737	025066	000024	MOV	\$,POWER,\$024	;SET UP PF VECTOR	
921	001250		012737	000340	MOV	\$340,\$026	;LOCK OUT THE WORLD	
922	001256		012737	024516	MOV	\$,HLT,\$030	;SET EMT VECTOR	
923	001264		012737	000340	MOV	\$340,\$032	;LOCK UP	
924	001272		012737	025470	MOV	\$,TRAP,\$034	;SET TRAP VECTOR	
925	001280		012737	000340	MOV	\$340,\$036	;LOCK UP	
926	001286		005067	177466	CLR	ICNT	;INIT ICNT	
927	001292		005067	177472	CLR	LAD	;INIT LAD	
928	001298		042767	000020	BIC	\$81T4,FLAG3	;CLEAR TEST ONLY ONE DRIVE FLAG	
929	001304		042767	177622	BIC	\$177677,FLAG2		
930	001312		042767	177677	BIC	\$153777,ONCEE		
931	001318		042767	153777	BIT	\$81T6,FLAG3	;TEST ALL DRIVES?	
932	001326		032767	000100	BEQ	55	;ASK	
933	001332		001402	000137	JMP	\$0MULTII		
934	001344		1044402	001360	5S:	TYPE	,,+2	;.ASCIZ <15><12>"TEST ALL DRIVES? (Y OR N)"
935	001416		1044412			RDLIN		
936	001420		122767	000131	024022	CMPB	\$'Y INPUT	;TEST FOR YES
937	001426		001525			BEQ	MULTII	;YES
938	001430		052767	000020	177510	BIS	\$81T4,FLAG3	;SET TEST ONLY ONE DRIVE FLAG
939	001436		1044402	001442	1S:	TYPE	,,+2	;.ASCIZ "TYPE UNIT #"
940	001442		1044410			RDOCT		
941	001446		012604			MOV	(6)+,R4	;GET NUMBER
942	001452		022704	000010		CMP	\$10,R4	;CORRECT #
943	001456		101763	177466		BLDS	1S	;NO
944	001462		010467			MOV	R4,UNNUM	;SET UNIT #
945	001466		005002			CLR	R2	;CLEAR WORK AREA
946	001472		001476	000261		SEC		;SET CARRY
947	001474		001500	006102	2S:	ROL	R2	;SET WORK BIT
948	001476		001502	005704		TST	R4	;IS THIS BIT CORRESPOND WITH CORRECT DRIVE #
949	001482		001504	001402		BEQ	3S	;YES
950	001486		001506	005304		DEC	R4	;NO TRY AGAIN
951	001492		001510	000773		BR	2S	;TEST AGAIN
952	001496		001512	010267	3S:	MOV	R2,UNITSV	;SET DRIVE BIT IN UNITSV
953	001500		001516	010267		MOV	R2,UNCMP	;SET UNIT COMPARE
954	001504		001522	177444		MOV	UNNUM,\$RSCL	;LOAD DRIVE
955	001508		001526	177434		MOV	\$-1,\$RSER	;LOAD ERRORS
956	001512		001530	012777	177777	TYPE	,,+2	;.ASCIZ "ALL ERROR LIGHTS ON SELECTED UNIT SHOULD BE ON"
957	001516		001536	177352		HALT		;WAIT FOR LIGHTS TO BE CHECKED
958	001520		104402	001542		CMP	UNITSV,\$RSAS	;DID CORRECT ATA SET
959	001524		000000			BEQ	4S	
960	001528		026777	177304	177234	MOV	\$RSAS,BAD	;GET RSAS
961	001532		001405			MOV	\$RSAS,BAD	;GET CORRECT AND
962	001536		017700	177226		MOV	UNITSV,GOOD	RSAS=BAD GOOD=CORRECTIONS
963	001540		016701	177270		HLT		ATA BIT SHOULD SET FOR ERRORS
964	001544		001674	104000				WERE SET IN RSER
965	001548							START TESTING
966	001552							
967	001556		001676	000167	000430	4S:	JMP	NOWGO

968 ;NOW TEST FOR DRIVES

969

970 001702 012701 000010 MULTII: MOV #8, R1 :PUT 8 INTO R1 FOR COUNT

971 001706 005077 177170 CLR JRSCS2 :SET DEVICE TO ZERO

972 001712 012777 177777 177174 TRY: MOV #1, JRSER :CAUSE AN ERROR +SETS BIT IN RSAS REG

973 001720 005301 DEC R1 :DO A MAXIMUM OF 8 TIMES

974 001722 001403 BEQ DVNUM :TESTED FOR ALL DRIVES GET OUT

975 001724 005277 177152 INC JRSCS2 :INCREMENT DRIVE UNIT

976 001726 000770 BR TRY :REPEAT FOR NEXT DRIVE

977 001732 017767 177160 177224 DVNUM: MOV JRSCS, UNITSV :SAVE

978 001740 012767 000401 177220 MOV #40!, UNCMP :SETUP TO CMP WITH UNITSV

979 001746 012767 000003 177206 MOV #0, UNNUM :PUT 0 INTO UNIT NO.

980 001754 032767 020000 175606 BIT #BIT13, SWR :INHIBIT TYPE OUT?

981 001762 001015 BNE STTEST :YES

982 001784 104402 001770 TYPE #+2 :ASCIZ <15><12>"TESTING UNIT "

983 002010 042767 100000 177152 BIC #BIT15, ONCEE :CLEAR ERROR FLAG

984 002016 036767 177144 177140 STTEST: BIT UNCMP, UNITSV :IS THIS DRIVE ON THE SYSTEM

985 002024 001440 BEQ TRYNX :NO

986 002026 016777 177130 177046 MOV UNNUM, JRSCS2 :YES PUT UNIT # INTO CS2

987 002034 022777 000000 177064 3S: CMP #0, JRSDT :IS THIS A RS03?

988 002042 001404 BEQ IS :YES

989 002044 022777 000001 177054 CMP #1, JRSDT :IS IT A RS03?

990 002052 001025 BEQ TRYNX :GET A NEW NUMBER

991 002054 032767 020000 175506 1S: BIT #BIT13, SWR :INHIBIT TYPE OUT?

992 002054 001020 BNE 4S :YES

993 002054 032767 100000 177076 BIT #BIT15, ONCEE :ANY ERRORS?

994 002072 001404 BEQ 5S :NO

995 002074 104402 002100 TYPE #,+2 :ASCIZ <15><12><12>

996 002104 016746 177052 5S: MOV UNNUM,-(6) :PUT UNNUM ON STACK

997 002110 104406 TYPES :TYPE STACK IN OCTAL - SUPPRESS

998 002112 104402 000040 TYPE :TYPE SPACE

1000 002116 042767 100000 177044 BIC #BIT15, ONCEE :CLEAR ERROR FLAG

1001 002124 000502 BR NOWGO :NOW TEST

1002 002126 032767 000020 177012 TRYNX: BIT #BIT4, FLAG3 :MULTI DRIVE

1003 002126 001074 BNE DONEE :NO

1004 002136 006367 177024 RSL UNCMP :CHECK NEXT BIT FOR DRIVE

1005 002142 103403 BCS CHCKDV :DID WE TEST ANY REG?

1006 002144 005267 177012 INC UNNUM :INC UNIT #

1007 002150 000722 BR STTEST :CHECK FOR NEXT DRIVE

```

1008 002152 032767 000001 177010 CHCKDV: BIT    #BIT0,ONCEE      ; DID WE TEST ANY DRIVES?
1009 002160 001062 001062          BNE    DONEE           ; YES WE DID TEST A DRIVE
1010 002162 012767 100000 176776          MOV    $100000,UNCMP   ; NO DRIVES TESTED, COULD NOT SET
1011 002170 005067 176766          CLR    UNNUM           ; ANY AS BITS, THUS DEFAULTS TO
1012 002174 032767 020000 175366          BIT    #BIT13,SWR     ; INHIBIT TYPE OUT?
1013 002202 001050          BNE    4S               ; YES
1014 002204 016746 176752          MOV    UNNUM,-(6)      ; PUT UNNUM ON STACK
1015 002210 104406          TYPES           ; TYPE STACK IN OCTAL - SUPPRESS
1016 002212 104402 000040          TYPE   ,40            ; TYPE SPACE
1017 002216 104402 002222          TYPE   ,+2            ; ASCIZ <15><12>"COULD NOT FIND DRIVE WILL TEST DRIVE 0
1018 002314 012767 000001 176644          MOV    $1,UNCMP       ; SETUP TO TEST UNIT 0
1019 002322 000000          HALT             ; WAIT
1020 002324 000402          4S:              ; TEST DRIVE 0
1021 002326 000167 016454          DONEE: JMP   NOWGO         ; GET OUT
1022
1023
1024 ; THIS TEST IS DESIGNED TO TEST THE ABILITY OF RESET
1025 ; TO CLEAR ALL THE RH AND RS REGISTERS
1026
1027 002332 052767 000001 176630 NOWGO: BIS    #BIT0,ONCEE      ; SET FOUND DRIVE FLAG
1028 002340 016767 022150 176624          MOV    TIMES,TIMSV     ; SAVE TIME
1029 002346 012767 000001 022140          MOV    $1,TIMES        ; ONLY TEST ONCE
1030 ;*****TEST 1*****RESET TEST FOR REGISTERS*****
1031
1032 002354 104400          TST1: SCOPE
1033 002356 012737 000340 177776          MOV    $1340,2RPS      ; LOCK OUT INTERRUPTS
1034 002364 016777 176572 176510          MOV    UNNUM,2RSCS2    ; LOAD UNIT NO.
1035 002372 012777 177776 176500          MOV    $177776,2RSCS1    ; SET ALL
1036 002400 012777 177777 176500          MOV    $177777,2RSRA    ; POSSIBLE R/W
1037 002406 012777 177777 176474          MOV    $177777,2RSDA    ; BITS IN THESE REGISTERS
1038 002414 012777 177777 176472          MOV    $177777,2RSER
1039 002422 012777 177777 176474          MOV    $177777,2RSMR
1040 002430 012777 177777 176446          MOV    $177777,2RSMC
1041 002436 012777 177737 176436          MOV    $177737,2RSCS2
1042 002444 000005          RESET           ; CLEAR ALL BITS IN ALL REG.
1043
1044 ; TEST RSCS2 FOR CLEARED BITS
1045
1046 002446 022777 000100 176426          CMP    $100,2RSCS2    ; DID THESE BITS GET CLEARED?
1047 002454 001401          BEQ    ,+4            ; YES
1048 002456 104200          HLT    !CS2           ; (417) SHOULD BE CLEARED IN CS2
1049 002460 016777 176476 176414          MOV    UNNUM,2RSCS2    ; PUT # OF UNIT IN TEST IN CS2
1050 002466 022777 010600 176416          CMP    $10600,2RS05    ; IS DPR AND MOL SET?
1051 002474 001401          BEQ    ,+4            ; YES
1052 002476 104040          HLT    !DS             ; NO WHY NOT?
1053
1054
1055 002500 022777 004200 176372          ; TEST CONTROL AND STATUS REG 1
1056 002506 001401          CMP    $4200,2RSCS1    ; DID THE READY BIT SET?
1057 002510 104001          BEQ    ,+4            ; YES
1058
1059 ;READY SHOULD BE SET

```

MAINEC-11-DERSC-B
DERSCB.P11 TST1 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 31

```

1058 ; TEST BUS ADDRESS REGISTER
1059
1060 002512 005777 176370      TST     JR$BA      ; IS BA REG. CLEARED
1061 002516 001401      BEQ    +4      ; YES
1062 002520 104020      HLT    !BA      ; SHOULD BE 0
1063
1064 ; TEST DISK ADDRESS REGISTER
1065
1066 002522 005777 176362      TST     JR$DA      ; IS DA CLEARED
1067 002526 001401      BEQ    +4      ; YES
1068 002530 104004      HLT    !DA      ; SHOULD BE 0
1069
1070 ; TEST ERROR REG RSER
1071
1072 002532 005777 176356      TST     JR$ER      ; DID RSER CLEAR?
1073 002536 001401      BEQ    +4      ; YES
1074 002540 104002      HLT    !ER      ; BITS(157015) SHOULD BE CLEARED
1075
1076 ; TEST RS MAINTENANCE REGISTER
1077
1078 002542 032777 000077 176354      BIT     $77, JR$MR      ; DID THESE BITS GET CLEARED
1079 002550 001401      BEQ    +4      ; YES
1080 002552 104220      HLT    !MR      ; BITS(77) SHOULD BE 0
1081
1082 ; TEST WC REG IT SHOULD NOT CHANGE
1083
1084 002554 022777 177777 176322      CMP     #177777, JR$WC      ; DID IT CHANGE?
1085 002562 001401      BEQ    +4      ; NO
1086 002564 104010      HLT    !WC      ; RESET SHOULD NOT MODIFY RSWC
1087
1088 ; TEST RSAS
1089
1090 002566 005777 176324      TST     JR$AS      ; IS REG CLEAR
1091 002572 001401      BEQ    +4      ; YES
1092 002574 104100      HLT    !AS      ; NO

```

MAINDEC-11-DERSC-B
DERSCB.P11 TST2 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 32
TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS

```

1093 ;*****
1094 ;TEST 2 TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS
1095 ;*****
1096 002576 104400 ;TST2: SCOPE
1097
1098 002600 012737 000340 177776 TTAGG: MOV $340,B0PS :LOCK OUT INTERRUPTS
1099 002606 016777 176350 176266 MOV UNNUM,RS0CS2 :LOAD JINIT NO.
1100 002614 012777 043576 176256 MOV #43576,RS0CS1 :SET ALL
1101 002622 012777 020417 176252 MOV #20417,RS0CS2 :ALL
1102 002630 012777 177777 176250 MOV #177777,RS0SA :POSSIBLE
1103 002636 012777 177777 176244 MOV #177777,RS0DA :REGISTERS
1104 002644 012777 177017 176242 MOV #177017,RS0SER
1105 002652 012777 177777 176242 MOV #177777,RS0SMR
1106 002660 012777 177777 176216 MOV #177777,RS0WC
1107 002666 012777 020417 176206 MOV #20417,RS0CS2
1108 002674 012777 000071 176222 MOV #71,RS0SMR
1109 002702 012777 000040 176172 MOV #40,RS0CS2 :CLEAR ALL BITS
1110 002710 022777 000100 176164 CMP #100,RS0CS2 :DID THE RIGHT BITS CLEAR?
1111 002716 001401 BEQ +4 :YES
1112 002720 104200 HLT !CS2 :(417) SHOULD BE CLEARED IN CS2
1113 002722 016777 176234 176152 MOV UNNUM,RS0CS2 :GET DRIVE NUMBER
1114 002730 032777 173577 176142 BIT #173577,RS0CS1 :DID ALL BITS GET CLEARED
1115 002736 001401 BEQ +4 :YES
1116 002740 104001 HLT !CS1 :NO, ALL BITS SHOULD BE 0
1117 ;TEST BUS ADDRESS REGISTER
1118
1119 002742 005777 176140 TST RS0BA :IS BA REG. CLEARED
1120 002746 001401 BEQ +4 :YES
1121 002750 104020 HLT !BA :SHOULD BE 0
1122
1123 ;TEST DISK ADDRESS REGISTER
1124
1125 002752 005777 176132 TST RS0DA :IS DA CLEARED
1126 002756 001401 BEQ +4 :YES
1127 002760 104020 HLT !BA :SHOULD BE 0
1128
1129 ;TEST ERROR REG RSER
1130
1131 002762 032777 177777 176124 BIT #177777,RS0SER :DID THESE BITS GET CLEARED
1132 002770 001401 BEQ +4 :YES
1133 002772 104002 HLT !ER :BITS(157015) SHOULD BE CLEARED
1134
1135 002774 032777 000077 176122 ;TEST RS MAINTENANCE REGISTER
1136 003002 001401 BIT #77,RS0SMR :DID THESE BITS GET CLEARED
1137 003004 104220 BEQ +4 :YES
1138 003004 104220 HLT !MR :BITS(77) SHOULD BE 0
1139
1140 ;TEST WC REG. IT SHOULD NOT CHANGE
1141 003006 022777 177777 176070 CMP #177777,RS0WC :DID WC CHANGE
1142 003014 001401 BEQ +4 :NO
1143 003016 104010 HLT !WC :WHY DID IT CHANGE?

```

MAINDEC-11-DERSC-B
DERSCB.P11 TST3 RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 33

```

1144 ;*****
1145 ;TEST 3      SET AND CLEAR ALL REGISTERS
1146 ;*****
1147 003020 104400 TST3: SCOPE
1148 ;CAN WE SET THE FUNCTION BITS IN THE RSCS1 REG.
1149 ;BITS 7,6,5,4,3,281
1150
1151 003022 104414 CLRDK      ;CLEAR ALL RS REG
1152 003024 016767 176142 021462 MOV  TIMSV,TIMES   ;GET TIME
1153 003032 012777 003576 176040 MOV  #3576,2RSCS1  ;SET DISK FUNCTION BITS
1154 003040 022777 005776 176032 CMP  #5776,2RSCS1  ;ARE THESE BITS SET?
1155 003046 001401 BEQ  +4          ;NO
1156 003050 104001 HLT  !CS1        ;SHOULD = 3776
1157 003052 012777 002524 176020 MOV  #2524,2RSCS1  ;SET THESE BITS
1158 003060 022777 004724 176012 CMP  #4724,2RSCS1  ;DID THEY SET
1159 003066 001401 BEQ  +4          ;YES
1160 003070 104001 HLT  !CS1        ;SHOULD BE 2725
1161 003072 012777 001052 176000 MOV  #1052,2RSCS1  ;SET THESE BITS
1162 003100 022777 005252 175772 CMP  #5252,2RSCS1  ;ARE THEY =?
1163 003106 001401 BEQ  +4          ;YES
1164 003110 104001 HLT  !CS1        ;SHOULD = 1252
1165 003112 104400
1166 TST4: SCOPE
1167 ;CLEAR THE FUNCTION BITS
1168 003114 012777 043576 175756 MOV  #43576,2RSCS1 ;SET DISK FUNCTION BITS
1169 003122 005077 175752 CLR  2RSCS1
1170 003126 022777 004200 175744 CMP  #4200,2RSCS1 ;IS THE READY BIT SET
1171 003134 001401 BEQ  +4          ;YES
1172 003136 104001 HLT  !CS1        ;RSCS1 SHOULD = 4200
1173
1174 ;*****
1175 ;TEST 5      TEST RSCS2
1176 ;*****
1177 003140 104400 TSTS: SCOPE
1178
1179 003142 000005 RESET      ;CLEAR WORLD
1180 003144 022777 000100 175730 CMP  #100,2RSCS2 ;DID THEY CLEAR?
1181 003152 001401 BEQ  +4          ;YES
1182 003154 104200 HLT  !CS2        ;NO
1183 003156 012777 021037 175716 MOV  #21037,2RSCS2 ;SET BITS 21017
1184 003164 022777 000137 175710 CMP  #137,2RSCS2 ;DID THESE BITS GET SET
1185 003172 001405 BEQ  15          ;YES
1186 003174 017700 175702 MOV  2RSCS2,BAD
1187 003200 012701 000137 MOV  #137,GOOD ;WHAT CS2 SHOULD =
1188 003204 104000 HLT

```

DEC-11-RS2C-8
RS2C TEST TSTS RS2C TEST MACY11 27(732) 04-OCT-76 12:56 PAGE 34

1189	003206	012777	020025	175666	1\$:	MOV	#20025, RS2CS	SET THESE BITS
1190	003214	022777	000125	175660		CMP	#125, RS2CS	DID THESE BITS GET SET
1191	003222	001401				BEQ	.+4	YES
1192	003224	104200				HLT	!CS2	NO CS2 SHOULD = 20125
1193	003226	012777	000012	175646		MOV	#12, RS2CS	LOAD THESE BITS
1194	003234	022777	000112	175640		CMP	#112, RS2CS	DID THESE BITS GET SET IN CS2
1195	003242	001401				BEQ	.+4	YES
1196	003244	104200				HLT	!CS2	BAD = CS2 GOOD = CORRECT ANSWER
1197	003246	012777	177777	175626		MOV	#-1, RS2CS	SET BITS
1198	003254	005077	175622			CLR	RS2CS	CLEAR THEM
1199	003260	022777	000100	175614		CMP	#100, RS2CS	DID CLEAR WORK
1200	003266	001401				BEQ	.+4	YES
1201	003270	104200				HLT	!CS2	R/W BITS DID NOT CLEAR
1202	003272	016777	175664	175602		MOV	UNNUM, RS2CS	GET UNIT #
1203	003300	104400			TST6: SCOPE			
1204					; CAN WE SET ALL THE RSBA BITS			
1205								
1206	003302	012777	177777	175576		MOV	#177777, RSBA	SET THE BITS
1207	003310	022777	177776	175570		CMP	#177776, RSBA	DID THEY SET
1208	003316	001401				BEQ	.+4	YES
1209	003320	104020				HLT	!BA	BITS 17776 SHOULD BE SET
1210	003322	012777	125252	175556		MOV	#125252, RSBA	SET THESE BITS
1211	003330	022777	125252	175550		CMP	#125252, RSBA	ARE THEY =
1212	003336	001401				BEQ	.+4	YES
1213	003340	104020				HLT	!BA	SHOULD BE 125252
1214	003342	012777	052524	175536		MOV	#52524, RSBA	SET THESE BITS
1215	003350	022777	052524	175530		CMP	#52524, RSBA	ARE THEY =
1216	003356	001401				BEQ	.+4	YES
1217	003360	104020				HLT	!BA	SHOULD BE 52524
1218								
1219	003362	104400			TST7: SCOPE			
1220					; FLOAT A 1 THROUGH RSBA			
1221								
1222	003364	012701	000002		FLOTBA: MOV	#2, GOOD	GET A 2	
1223	003370	000241			CLC		CLEAR CARRY	
1224	003372	010177	175510		1\$:	MOV	GOOD, RSBA	FLOAT NUMBER
1225	003376	017700	175504			MOV	RSBA, BAD	GET BA
1226	003402	020100				CMP	GOOD, BAD	COMPARE BA
1227	003404	001401				BEQ	.+4	BA CORRECT
1228	003406	104000				HLT		BAD=BA GOOD=CORRECT ANSWER
1229	003410	006101				ROL	GOOD	ROTATE NUMBER
1230	003412	103367				BCC	1\$	LOOP TILL DONE

MAINDEC-11-DERSC-B
DERSCB.P11 TSTS RSII-REG3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 35
TEST RSCS2

```

1231 003414 104400          TST10: SCOPE
1232
1233
1234
1235 003416 012777 177777 175462      MOV    #177777,RSBA ;SET RSBA EQUAL TO ALL ONES
1236 003424 005077 175456      CLR    RSBA
1237 003430 005777 175452      TST    RSBA ;TEST FOR BIT0 SET IN RSBA (READ ONLY BIT)
1238 003434 001401      BEQ    +4   ;YES
1239 003436 104020      HLT    :BA   ;NO
1240 003440 104400          TST11: SCOPE
1241
1242
1243
1244 003442 012777 177777 175434      MOV    #177777,RSWC ;SET HC BITS
1245 003450 022777 177777 175426      CMP    #177777,RSWC ;ARE ALL BITS SET
1246 003456 001401      BEQ    +4   ;YES
1247 003460 104010      HLT    :HC   ;NO
1248 003462 012777 125252 175414      MOV    #125252,RSWC ;SET THESE BITS
1249 003470 022777 125252 175406      CMP    #125252,RSWC ;ARE THEY =
1250 003476 001401      BEQ    +4   ;YES
1251 003500 104010      HLT    :HC   ;SHOULD BE 125252
1252 003502 012777 052525 175374      MOV    #52525,RSWC ;SET THESE BITS
1253 003510 022777 052525 175366      CMP    #52525,RSWC ;ARE THEY =
1254 003516 001401      BEQ    +4   ;YES
1255 003520 104010      HLT    :HC   ;SHOULD BE 152525
1256 003522 104400          TST12: SCOPE
1257
1258
1259
1260 003524 012701 000001      FLOTWC: MOV    #1,GOOD ;GET A 1
1261 003530 000241      CLC    ;CLEAR CARRY
1262 003532 010177 175346      IS:    MOV    GOOD,RSWC ;FLOAT NUMBER
1263 003536 017700 175342      MOV    RSWC,BAD ;GET HC
1264 003542 020100      CMP    GOOD,BAD ;COMPARE HC
1265 003544 001401      BEQ    .+4   ;HC CORRECT
1266 003546 104000      HLT    ;BAD=HC GOOD=CORRECT ANS
1267 003550 006101      ROL    GOOD ;ROTATE NUMBER
1268 003552 103367      BCC    IS   ;LOOP TILL DONE

```

J03

MAINDEC-11-DERSC-B
DERSCB.P1: TSTSRS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 36
TEST RSC52

1269 ;CLEAR THE WORD COUNT REGISTER
 1270 003554 104400 TST13: SCOPE
 1271
 1272 003556 012777 177777 175320 MOV \$177777, JRSWC ;SET RSWC REGISTER EQUAL TO ALL ONES
 1273 003564 005077 175314 CLR JRSWC
 1274 003570 005777 175310 TST JRSWC ;DID ALL BITS GET CLEARED
 1275 003574 001401 BEQ +4 ;YES
 1276 003576 104010 HLT !WC ;NO
 1277 003600 104400 TST14: SCOPE
 1278
 1279 ;CAN WE SET ALL THE BITS IN THE RSDA REGISTER.
 1280
 1281 003602 012777 177777 175300 MOV \$177777, JRSDA ;SET ALL BITS
 1282 003610 022777 177777 175272 CMP \$177777, JRSDA ;ARE THE BITS SET
 1283 003616 001401 BEQ +4 ;YES
 1284 003620 104004 HLT !DA ;NO
 1285 003622 012777 125252 175260 MOV \$125252, JRSDA ;SET THESE BITS
 1286 003630 022777 125252 175252 CMP \$125252, JRSDA ;ARE THEY =
 1287 003636 001401 BEQ +4 ;YES
 1288 003640 104004 HLT !DA ;SHOULD BE 125252
 1289 003642 012777 052525 175240 MOV \$52525, JRSDA ;SET THESE BITS
 1290 003650 022777 052525 175232 CMP \$52525, JRSDA ;ARE THEY =
 1291 003656 001401 BEQ +4 ;YES
 1292 003660 104004 HLT !DA ;SHOULD BE 52525
 1293 003662 104400 TST15: SCOPE
 1294
 1295 ;FLOAT A 1 THROUGH RSDA
 1296
 1297 003664 012701 000001 FLOTDA: MOV #1, GOOD ;GET A 1
 1298 003670 000241 CLC ;CLEAR CARRY
 1299 003672 010177 175212 IS: MOV GOOD, JRSDA ;FLOAT NUMBER
 1300 003676 017700 175206 MOV JRSDA, BAD ;GET DA
 1301 003702 020100 CMP GOOD, BAD ;COMPARE DA
 1302 003704 001401 BEQ .+4 ;DA CORRECT
 1303 003706 104000 HLT ;BAD=DA GOOD=CORRECT ANS
 1304 003710 006101 ROL GOOD ;ROTATE NUMBER
 1305 003712 103367 BCC IS ;LOOP TILL DONE

MAINDEC-11-DERSC-B
DERSCB.P11 TSTS RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 37

```

1306 ;CAN WE CLEAR THE RSDA REG.
1307 003714 104400 TST16: SCOPE
1308
1309 003716 012777 177777 175164 MOV #177777,RSDA ;SET RSDA TO ALL ONES
1310 003724 005077 175160 CLR RSDA
1311 003730 005777 175154 TST RSDA ;TEST FOR ZERO RSDA
1312 003734 001401 BEQ +4 ;YES
1313 003736 104004 HLT !DA ;ANS SHOULD BE 0
1314 003740 104400
1315
1316 ;SET AND CLEAR THE RSER REG.
1317
1318 003742 012777 177017 175144 MOV #177017,RSER ;SET THESE BITS
1319 003750 022777 177017 175136 CMP #177017,RSER ;DID THEY SET
1320 003756 001401 BEQ +4 ;YES
1321 003760 104002 HLT !ER ;RSER SHOULD = 157017
1322 003762 112777 000001 175124 MOVB $1,RSER ;A MOVB INST
1323 003770 022777 000001 175116 CMP $1,RSER ;SHOULD MODIFY COMPLETE WD
1324 003776 001401 BEQ +4 ;OK
1325 004000 104002 HLT !ER
1326
1327 004002 104400 TST20: SCOPE
1328
1329 004004 012777 052005 175102 MOV #52005,RSER ;SET THESE BITS
1330 004012 022777 052005 175074 CMP #52005,RSER ;DID THEY SET
1331 004020 001401 BEQ +4 ;YES
1332 004022 104002 HLT !ER ;ER SHOULD = 52005
1333 004024 104400 TST21: SCOPE
1334
1335 004026 012777 125012 175060 MOV #125012,RSER ;SET THESE BITS
1336 004034 022777 125012 175052 CMP #125012,RSER ;DID THEY SET
1337 004042 001401 BEQ +4 ;YES
1338 004044 104002 HLT !ER ;ER SHOULD = 105012

```

11/11
11/11

1339 004046 104400 TST22: SCOPE
 1340
 1341 004050 012777 177017 175036 MOV #177017, JRSER ;SET THESE BITS
 1342 004056 005077 175032 CLR JRSER ;CLEAR THEM
 1343 004062 005777 175026 TST JRSER ;DID THEY CLEAR
 1344 004066 001401 BEQ .+4 ;YES
 1345 004070 104002 HLT !ER ;SHOULD = 0
 1346 004072 104400 TST23: SCOPE
 1347
 1348 ;SET AND CLEAR RSMR
 1349
 1350 004074 012777 000070 175022 MOV #70, JRSMR ;SET THESE BITS
 1351 004102 017767 175016 175106 MOV JRSMR, WORK ;PUT INTO WORKABLE REG
 1352 004110 042767 177700 175100 BIC #177700, WORK ;CLEAR JUNK
 1353 004116 022767 000070 175072 CMP #70, WORK ;DID THEY SET
 1354 004124 001401 BEQ .+4 ;YES
 1355 004126 104220 HLT !MR ;SHOULD = 70
 1356 004130 104400 TST24: SCOPE
 1357
 1358 004132 012777 000070 174764 MOV #70, JRSMR ;SET BITS
 1359 004140 005077 174760 CLR JRSMR ;CLEAR THEM
 1360 004144 032777 000077 174752 BIT #77, JRSMR ;DID THEY CLEAR
 1361 004152 001401 BEQ .+4 ;YES
 1362 004154 104220 HLT !MR ;BITS (77) SHOULD = 0
 1363 004156 104400 TST25: SCOPE
 1364
 1365 004160 012777 000050 174736 MOV #50, JRSMR ;SET BITS
 1366 004166 017767 174732 175022 MOV JRSMR, WORK ;PUT IN WORKABLE REG
 1367 004174 042767 177700 175014 BIC #177700, WORK ;CLEAR JUNK
 1368 004202 022767 000050 175006 CMP #50, WORK ;DID THESE BITS SET
 1369 004210 001401 BEQ .+4 ;YES
 1370 004212 104220 HLT !MR ;BITS (50, SHOULD BE SET
 1371 004214 104400 TST26: SCOPE
 1372
 1373 004216 012777 000020 174700 MOV #20, JRSMR ;SET BITS
 1374 004224 017767 174674 174764 MOV JRSMR, WORK ;PUT INTO WORKABLE REG
 1375 004232 042767 177700 174756 BIC #177700, WORK ;CLEAR JUNK
 1376 004240 022767 000020 174750 CMP #20, WORK ;DID THEY SET
 1377 004246 001401 BEQ .+4 ;YES
 1378 004250 104220 HLT !MR ;MR SHOULD AT LEAST HAVE A (21)

MINDEC-11-DERSC-B
DERSCB.P11 TST27

```

1379 ;*****
1380 ;TEST 27 TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, WC AND BA
1381 ;*****
1382 004252 104400 TST27: SCOPE
1383
1384 004254 104414 BITST: CLRDK
1385 004256 012777 003566 174614 MOV #3566,0RSCS1 ;CLEAR ALL RS REG
1386 004264 112777 000005 174642 MOVB #5,0RSCS18 ;LOAD CS1
1387 004272 022777 004766 174600 CMP #4766,0RSCS1 ;LOAD BIT
1388 004300 001401 BEQ +4 ;DID IT LOAD?
1389 004302 104001 HLT !CS1 ;YES
1390 004304 112777 000032 174566 MOVB #32,0RSCS1
1391 004312 022777 004632 174560 CMP #4632,0RSCS1
1392 004320 001401 BEQ +4
1393 004322 104001 HLT !CS1 ;CS1 SHOULD = 6632
1394
1395 004324 104400 TST30: SCOPE
1396
1397 004326 016777 174630 174546 BITCS2: MOV UNNUM,0RSCS2 ;LOAD UNIT NUMBER
1398 004334 052777 177400 174540 BIS #177400,0RSCS2 ;LOAD ALL BITS
1399 004342 105077 174570 CLR8 0RSCS28 ;CLR UPPER BYTE
1400 004346 016701 174610 MOV UNNUM,GOOD ;GET UNIT NO.
1401 004352 052701 000100 BIS #100,GOOD ;SET OR BIT
1402 004356 017700 174520 MOV 0RSCS2,BAD ;GET CS2
1403 004362 020001 CMP BAD,GOOD ;IS CS2 CORRECT?
1404 004364 001401 BEQ +4 ;YES
1405 004366 104000 HLT ;LOAD BYTE DID NOT WORK
1406
1407 004370 104400 TST31: SCOPE
1408
1409 004372 012777 025252 174504 BITWC: MOV #25252,0RSWC ;LOAD WC
1410 004400 112777 000377 174532 MOVB #377,0RSWC ;LOAD BIT
1411 004406 022777 177652 174470 CMP #177652,0RSWC ;DID IT LOAD?
1412 004414 001401 BEQ +4 ;YES
1413 004416 104010 HLT !WC ;NO WC SHOULD = 177652
1414 004420 112777 000123 174456 MOVB #123,0RSWC
1415 004426 022777 177523 174450 CMP #177523,0RSWC
1416 004434 001401 BEQ +4
1417 004436 104010 HLT !WC ;WC SHOULD = 177523
1418
1419 004440 104400 TST32: SCOPE
1420
1421 004442 012777 025252 174436 BITBA: MOV #25252,0RSBA ;LOAD DA
1422 004450 112777 000377 174464 MOVB #377,0RSBA ;LOAD BIT
1423 004456 022777 177652 174422 CMP #177652,0RSBA ;DID IT LOAD?
1424 004464 001401 BEQ +4 ;YES
1425 004466 104020 HLT !BA ;DA SHOULD = 177652
1426 004470 112777 000125 174410 MOVB #125,0RSBA
1427 004476 022777 177524 174402 CMP #177524,0RSBA
1428 004504 001401 BEQ +4
1429 004506 104020 HLT !BA ;BA SHOULD = 177525
1430 004510 104414 CLRDK ;CLEAR ALL RS REG

```

N03

MACY11 27(732) 04-OCT-76 12:56 PAGE 40

MAINDEC-11-DERSC-B
DERSCB.P11 TST33RS11-RSDB MAINTENANCE MODE DIAGNOSTIC
LOAD RSDB WITH ALL ONES AND ALL ZEROS

1431
 1432 : TEST 33
 1433 : LOAD RSDB WITH ALL ONES AND ALL ZEROS
 1434 :*****
 1435 :*****
 1436 004512 104400 : TST33: SCOPE
 1437 004514 104414 : ZERONE: CLRDK : CLEAR ALL RS REG
 1438 004516 005077 174400 : CLR : LOAD DB WITH ALL 0
 1439 004522 012777 177777 174372 : MOV \$177777, RRSDB : LOAD DB WITH ALL ONES
 1440 004530 012767 002000 174460 : MOV \$2000, WORK : TIME OUT ROUTINE
 1441 004536 012701 000300 : MOV \$300, GOOD : GET CORRECT FOR CS2
 1442 004542 056701 174414 : BIS UNNUM, GOOD
 1443 004546 017700 174330 : 2S: MOV RRSCS2, BAD : GET CS2
 1444 004552 020100 : CMP GOOD, BAD : IS IT CORRECT?
 1445 004554 001404 : BEQ 3S : YES
 1446 004556 005367 174434 : DEC WORK : TO WAIT FOR OR
 1447 004562 001371 : BNE 2S : TO SET
 1448 004564 104200 : HLT CS2 : OR SHOULD BE SET
 1449 004566 005001 : CLR GOOD
 1450 004570 017700 174326 : MOV RRSDB, BAD : LOAD BAD WITH DB
 1451 004574 020100 : CMP GOOD, BAD : IS BAD CORRECT
 1452 004576 001401 : BEQ .+4 : YES
 1453 004600 104000 : HLT : COULD NOT FLOAT 0 THROUGH DB
 1454 004602 012701 177777 : MOV \$-1, GOOD : LOAD GOOD WITH ANS
 1455 004606 017700 174310 : MOV RRSDB, BAD : GET DATA FROM DB
 1456 004612 020100 : CMP GOOD, BAD : IS DB CORRECT
 1457 004614 001401 : BEQ .+4 : YES
 1458 004616 104000 : HLT : BAD SHOULD = 1777777
 1459 : TEST INTERRUPT IN THE RH11
 1460 : BY MOVING 300 INTO RHCS1
 1461 :*****
 1462 : TEST 34 : TEST INTERRUPT IN RH11
 1463 :*****
 1464 004620 104400 : TST34: SCOPE
 1465 004622 104414 : INT: CLROK : CLEAR ALL ERRORS
 1466 004624 012777 004676 174276 : MOV #PGTRAP, RRSVEC : SET UP VECTOR
 1467 004632 012777 000340 174272 : MOV #340, RRSVCP : SET TRAP PS
 1468 004640 012737 000200 177776 : MOV \$200, RRS : SET PS AT PRIORITY 4
 1469 004646 012777 000300 174224 : MOV \$300, RRSCS1 : THIS SHOULD CAUSE A TRAP
 1470 004654 012767 000500 174334 : MOV \$500, WORK : SETUP LOOP
 1471 004662 005367 174330 : 1S: DEC WORK : DEC LOOP SHOULD
 1472 004666 001375 : BNE 1S : INTERRUPT BEFORE LOOP IS DONE
 1473 004670 104001 : HLT CS1 : SHOULD NEVER GET HERE
 1474 004672 000167 000014 : PGTRAP: JMP INTDON : GET OUT
 1475 004676 022626 : CMP (6)+, (6)+ : TRAP OK
 1476 004700 022777 004200 174172 : CMP \$4200, RRSCS1 : DID IE CLEAR?
 1477 004706 001401 : BEQ .+4 : YES
 1478 004710 104001 : HLT CS1 : IE SHOULD BE CLEARED
 1479 004712 : INTDON:

MAINDEC-11-DERSC-B
DERSC8.P11 PS...-RS03 MAINTENANCE MODE DIAGNOSTIC
ST35 MAINTENANCE TIMING TEST MACYII 27(732) 04-OCT-76 12:56 PAGE 11

```

1479
1480
1481
1482
1483 004712 104400
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528 004714 104414
004716 052767 001040 174244
004724 104430
004726 104420
004730 022701
004732 104424
004734 104430
004736 104420
004740 022701
004742 104400
004744 005777 174150
004750 001401
004752 104224
004754 012767 001000 174222
004762 104446
004764 104420
004766 022711
004770 104000
004772 104450
004774 104420
004776 022701
005000 104000
005002 005367 174176
005006 001365

;*****TEST 35 MAINTENANCE TIMING TEST*****
;*****ST35: SCOPE*****
;MODULE TESTED G092
;THE FOLLOWING TEST ON THE RS03 DISK IS A SINGLE-STEPPED
;MAINTENANCE MODE TEST ON THE RS03 TIMING LOGIC. THE ACTUAL
;DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER--I.E.
;THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE
;TIMING LOGIC. WE ARE TESTING THE ENTIRE TIMING TRACK LOGIC, INCLUDING INDEX,
;PULSE FUNCTION, RESYNC AREA, SECTOR COUNTERS, ETC.

;PUT DRIVE IN MAINTENANCE MODE
;MRTIME: CLKOK
;BIS $1040,ONCEE :CLEAR DRIVE REGISTERS
;SET CLK CNT
;MRIND
;MRCK
;22701 :SEND INDEX PULSE TO MR REG
;CHECK MAINTENANCE REG FOR
;22701
;MRINT :INIT MAINT MODE (CLEAR MRSP)
;BY SENDING 2 CLOCK PULSES
;MRIND :SEND MAINT INDEX PULSE
;MRCK
;22701 :CHECK MAINT REG TO
;EQUAL 22701
;HLT :MR=BAD G000=CORRECTIONS
;COULD NOT INITIALIZE MR REG

;INDEX PULSE SHOULD CLEAR LOOK-AHEAD REG
;TST 3RSLA :IS RSLA CLEARED
;BEQ +4 :YES
;HLT !MR!LA :RSLA SHOULD BE CLEARED
;WITH THE INDEX PULSE

;PERFORM MAINTENANCE CLOCK OPERATION 512 TIMES TO
;PROVIDE CLOCK TO STEP TIMING THRU RESYNC PERIOD
;IF SECTOR PULSE IS ASSERTED DURING THIS LOOP
;CHECK SECTOR BOUNDARY COUNTER AND E12

;MRTIM1: MOV #512.,REPT
;MCLK1 :CLOCK MAINT REG WITH AN 11
;MRCK :CHECK MR REG TO
;32711 :EQUAL 32711
;HLT :MR = BAD G000 = CORRECT RMS
;MCLK0 :CLOCK MR WITH A 1
;MRCK :CHECK MR TO
;22701 :EQUAL 22701
;HLT :BAD=MR REG G000=CORRECTIONS
;DEC REPT :IS THE LOOP DONE YET?
;BNE MRTIM1 :NO-LOOP

```

MAINDEC-11-DERSC-9
DERSC8.P11 TST35RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 42
MAINTENANCE TIMING TEST

1529
 1530
 1531 ;AFTER ONE MORE CLOCK, SECTOR PULSE SHOULD BE ASSERTED
 1532 ;IF NOT, CHECK SECTOR BOUNDARY COUNTER, SECTOR BOUNDARY FF (E21) AND E12
 1533 005010 104446 MCLK1 ;CLOCK MAINT REG WITH AM 11
 1534 005012 104420 MRCK ;CHECK MR REG TO
 1535 005014 032311 32311 EQUAL 32311
 1536 005016 104000 HLT ;MR=BAD GOOD=CORRECTIONS
 1537 005020 104450 MCLK0 ;CLOCK MR WITH A 1
 1538 005022 104420 MRCK ;CHECK MAINT REG
 1539 005024 022301 22301 TO EQUAL 22301
 1540 005026 104000 HLT ;MR=BAD GOOD-CORRECT ANS
 1541 005030 005777 TST JRSLA ;DOES LOOK AHEAD REG=0
 1542 005034 001401 BEQ MRT2 ;YES-CONT
 1543 005036 104224 HLT !MR!LA ;LOOK AHEAD REG SHOULD=0
 1544 ;PERFORM MAINTENANCE CLOCK OPERATION 40 TIMES TO PROVIDE
 ;CLOCK PULSES TO STEP THRU 1ST SECTOR PRE-AMBLE AREA
 1545
 1546 005040 005002 MRT2: CLR R2 ;CLEAR R2 FOR SECTOR COMPARE WITH LA REG
 1547 005042 012767 000050 174134 MOV #40.,REPT ;40CLOCKS TO STEP THRU PRE-AMBLE
 1548 005050 104446 MRT2A: MCLK1 ;CLOCK MR WITH AM 11
 1549 005052 104420 MRCK ;CHECK MAINT REG
 1550 005054 033711 33711 EQUAL 33711
 1551 005056 104000 HLT ;MR = BAD GOOD = CORRECT ANS
 1552 005058 104450 MCLK0 ;CLOCK MR REG WITH A 1
 1553 005062 104420 MRCK ;CHECK MR REG
 1554 005064 023701 23701 TO EQUAL 23701
 1555 005066 104000 HLT ;MR = BAD GOOD = CORRECTANS
 1556 005070 005367 DEC REPT ;REPEAT
 1557 005074 001365 BNE MRT2A ;LOOP 40 TIMES
 1558
 1559 ;SUPPLY CLOCKS TO STEP THROUGH THE DATA AREA IN THE SECTOR
 1560 005076 012767 00220J 174100 MRT2B: MCLK1 ;18CLOCKS PER DATA WORD
 1561 005104 104446 MOV #18.*64.,REPT ;CLOCK MR WITH AM 11
 1562 005106 104420 MRCK ;CHECK MAINT REG
 1563 005110 033711 33711 TO EQUAL 33711
 1564 005112 104000 HLT ;MR = BAD GOOD = CORRECT ANS
 1565 005114 104450 MCLK0 ;CLOCK MR REG WITH A 1
 1566 005116 104420 MRCK ;CHECK MR REG
 1567 005120 023701 23701 TO EQUAL 23701
 1568 005122 104000 HLT ;MR=BAD GOOD=CORRECTANS
 1569 005124 005367 DEC REPT ;REPEAT
 1570 005130 001365 BNE MRT2B ;LOOP

MAINDEC-11-DEPSC-B
JERSCB.P11 TST35

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 43

1571 ;SUPPLY ENOUGH MAINT CLOCKS TO STEP THROUGH THE CRC AREA
 1572 ;AND THE DEAD BAND ON THE SECTOR

1574 005132 012767	000214 174044	Mov \$140., REPT	AMOUNT OF CLOCKS TO END OF SECTOR
1575 005140 104446		MRT2C: MCLK1	CLOCK MR WITH AM 11
1576 005142 104420		MRCX	CHECK MAINT REG
1577 005144 033711		33711	TO EQUAL 33711
1578 005146 104000		HLT	MR = BAD GOOD = CORRECT ANSWER
1579 005150 104450		MCLK0	CLOCK MR REG WITH A 1
1580 005152 104420		MRCX	CHECK MAINT REG
1581 005154 023701		23701	TO EQUAL 23701
1582 005156 104000		HLT	MR=BAD GOOD=CORRECT ANSWER
1583 005160 005367	174020	DEC REPT	REPEAT
1584 005164 001365		BNE MRT2C	LOOP
1585 005166 104446		MCLK1	CLOCK MR REG WITH 11
1586 005170 104420		MRCX	CHECK MR REG
1587 005172 033711		33711	TO EQUAL 33711
1588 005174 104000		HLT	MR = BAD GOOD = CORRECT ANSWER
1589 ;ONE MORE CLOCK SHOULD CAUSE SECTOR PULSE			
1590 ;IF NOT, CHECK E16-6			
1591			
1592 005176 104450		MCLK0	CLOCK MR WITH A 1
1593 005200 104420		MRCX	MAINT REG SHOULD
1594 005202 023701		23701	EQUAL 23701
1595 005204 104000		HLT	MR=BAD GOOD=CORRECT ANSWER
1596 005206 104446		MCLK1	CLOCK MR WITH AM 11
1597 005210 104420		MRCX	CHECK MAINT REG
1598 005212 032311		32311	SHOULD EQUAL 32311
1599 005214 104000		HLT	MR=BAD GOOD=CORRECT ANSWER
1600			
1601 ;LOCK-AHEAD REGISTER SHOULD NOW POINT TO SECTOR 1 (OR 4000 IF INTERLEAVED)			
1602			
1603 005216 022777	000000 173702	CMP \$0, JRSOT	INTERLEAVED?
1604 005224 001403		BEQ 33	NO
1605 005226 062702	004000	ADD \$4000, R2	YES
1606 005228 000402		BR 25	CONT
1607 005234 062702	000100	35: ADD \$100, R2	INCREMENT SECTOR COMPARE
1608 005240 020277	173654	25: CMP R2, JRSLA	LA REG SHOULD=100
1609 005244 001401		BEG 15	LA IS CORRECT
1610 005246 104224		HLT !MR!LA	LA SHOULD=100

1611 ;REPEAT NEXT STEPS 62 TIMES. LOOK-AHEAD REGISTER SHOULD INCREMENT
 1612 ;TO SHOW NEXT SECTOR. CHECKS FOR ALL SECTORS. IF DRIVE IS NOT
 1613 ;INTERLEAVED LA = 200, 300, ETC. IF DRIVE IS INTERLEAVED,
 1614 ;LA = 100, 4100, 200, 4200 ETC. SEE SERVICE MANUAL FOR DETAILS.
 1615
 1616 005260 012767 000076 173730 15: MOV #62, REPT1
 1617 005265 012767 002465 173720 MRT3: MOV #1333., REPT
 1618 005264 104452 35: MCLKB
 1619 005266 005367 173712 DEC
 1620 005263 001374 BNE
 1621 005274 104450 MCLK0
 1622 005276 104420 MRCK
 1623 005200 022701 22701
 1624 005202 104000 HLT
 1625 005204 104446 MCLK1
 1626 005206 104420 MRCK
 1627 005310 032311 32311
 1628 005312 104000 HLT
 1629 005314 022777 000000 173604 CMP #0, RSDOT
 1630 005322 001420 BEQ 6\$
 1631 005264 032767 001000 173636 BIT #BIT9, ONCEE
 1632 005262 001406 BEQ 4\$
 1633 005264 042767 001000 173626 BIC #BIT9, ONCEE
 1634 005262 162702 004000 SUB #4000, R2
 1635 005266 000406 BR 6\$
 1636 005260 052767 001000 173612 45: BIS #BIT9, ONCEE
 1637 005263 062702 004000 ADD #4000, R2
 1638 005263 000406 BR 5\$
 1639 005264 062702 000100 173524 65: ADD #100, R2
 1640 005270 017700 173524 55: MOV #RSLA, BAD
 1641 005274 010201 HLT R2 GOOD
 1642 005276 020100 CMP GOOD, BAD
 1643 005400 001401 BEQ 1\$
 1644 005402 104000 HLT
 1645
 1646 005404 005367 173576 15: DEC REPT1
 1647 005410 001322 BNE MRT3
 1648 005412 012767 002465 173564 MOV #1333., REPT
 1649 005420 104452 25: MCLKB
 1650 005422 005367 173556 DEC
 1651 005426 001374 BNE 2\$
 1652 005430 017700 173464 MOV #RSLA, BAD
 1653 005434 012701 007777 MOV #7777, GOOD
 1654 005440 020100 CMP GOOD, BAD
 1655 005442 001401 BEQ .+4
 1656 005444 104000 HLT
 ;CLOCK MR WITH A 1 AND A 11
 ;STEP THROUGH
 ;SECTOR
 ;CLOCK MR WITH A 1
 ;MAINT REG
 ;SHOULD EQUAL 22701
 ;MR=BAD GOOD=CORRECT ANS
 ;1 MORE CLK ASSERTS SECTOR PULSE
 ;MAINT REG SHOULD
 ;EQUAL 32311
 ;MR=BAD GOOD=CORRECT ANS
 ;DRIVE INTERLEAVED?
 ;YES
 ;DO I SET 4000
 ;OR CLEAR IT IN RSLA
 ;INCREMENT SECTOR COMPARE
 ;LA REG SHOULD HAVE INCREMENTED TO NEXT SECTOR
 ;GET CORRECT ANS FOR RSLA
 ;COMPARE FOR CORRECT ANS
 ;RSLA IS GOOD
 ;RSLA=BAD GOOD=CORRECT ANS
 ;REPEAT 62
 ;TIMES
 ;COUNT FOR LAST SECTOR
 ;CLOCK
 ;THRU
 ;LAST SECTOR
 ;GET CONTENTS OF RSLA
 ;GET CORRECT ANS
 ;DOES RSLA EQUAL 7777
 ;YES
 ;BAD=RSLA GOOD=CORRECT ANS

MAI DEC-11-DERSC-B
DERSCB.P11 TST36 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 45

```

1657 ;*****
1658 ;TEST 36 SECTOR FRACTION TEST
1659 ;*****
1660 005446 104400 ;TST36: SCOPE
1661
1662 ;MODULE TESTED GO92
1663 ;CLOCK THROUGH AN ENTIRE TRACK IN MAINT MODE WHILE
1664 ;CHECKING FOR THE PROPER OPERATION OF THE SECTOR FRACTION IN THE LOOK-AHEAD REG.
1665 ;WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION
1666 ;IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK --
1667 ;HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL
1668 ;CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOCKED. RSLA
1669 ;SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.
1670
1671 005450 104414 MRT4: CLRDX :CLEAR DRIVE REGISTERS
1672 005452 052767 000040 173510 BIS $40,ONCEE :SET FLAG BITS
1673 005460 042767 003000 173502 BIC $3000,ONCEE
1674 005466 005067 173504 CLR MCCNT
1675 005472 005002 CLR R2
1676 005474 104430 MRIND
1677 005476 104420 MRCK
1678 005500 022701 22701
1679 005502 104424 MRINT
1680 005504 104430 MRIND
1681 005506 104420 MRCK
1682 005510 022701 22701
1683 005512 104000 HLT ;MR=BAD GOOD=CORRECT ANS
1684
1685
1686
1687 ;ISSUE 512 MAINT CLOCKS TO STEP THROUG4 THE RESYNC AREA
1688
1689 005514 012767 001000 173462 MRT4A: MOV #512.,REPT :COUNT TO STEP THRU RESYNC AREA
1690 005522 104446 MCLK1 :CLOCK THROUGH RESYNC
1691 005524 104420 MRCK
1692 005526 032711 32711
1693 005530 104000 HLT ;MR = BAD GOOD = CORRECT ANS
1694 005532 104450 MCLK0
1695 005534 104420 MRCK
1696 005536 022701 22701
1697 005540 104000 HLT ;BAD=MR GOOD=CORRECT ANS
1698 005542 022777 000000 173350 CMP $0,RSLA :LOOK AHEAD REG
1699 005550 001401 BEQ +4 :EQUAL 0
1700 005552 104204 HLT !LA
1701 005554 005367 173424 DEC REPT
1702 005560 001360 BNE MRT4A ;LOOP THROUGH
1703 ;RESYNC AREA
1704
1705 ;ONE MORE PULSE SHOULD CAUSE THE FIRST SECTOR PULSE
1706 005562 104446 MCLK1 :CLOCK MR WITH AN 11
1707 005564 104420 MRCK :CHECK MAINT REG FOR SECTOR PULSE
1708 005566 032311 32311 ;MR SHOULD=32311
1709 005570 104000 HLT ;MR=BAD GOOD=CORRECT ANS

```

R1NDEC-11 DERSC-B
DERSC8.P11 TST36RS11-R503 MAINTENANCE MODE DIAGNOSTIC
SECTOR FRACTION TEST

MACY11 27(732) 04-OCT-76 12:56 PAGE 46

1710 005572 104450 MRT4B: MOLKO ;CLOCK MR REG WITH A 1
 1711 005574 104420 MRCK ;CHECK MAINT REG
 1712 005576 022301 22301 ;TO EQUAL 22301
 1713 005600 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 1714
 1715 ;SECTOR FRACTION BITS IN LOOK-AHEAD REGISTER SHOULD BE CLEARED (EQUAL TO 00)
 1716
 1717 005602 017700 173312 MOV RSLA,BAD ;GET RSLA
 1718 005606 010201 MOV R2,GOOD ;GET CORRECT ANS
 1719 005610 020100 CMP GOOD,BAD ;IS THE RSLA REG CORRECT
 1720 005612 001401 BEQ 1\$;YES
 1721 005614 104000 HLT ;RSLA=BAD GOOD=CORRECTANS
 1722
 1723 ;STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA
 1724 ;AREA WHILE CHECKING THE SECTOR FRACTION
 1725
 1726 005616 012767 000122 173360 1\$: MOV #82.,REPT ;FOR FIRST FRACTION CHANGE
 1727 005624 104422 MRT4C: MRCLK ;CLOCK MR REG WITH AN 11 AND A 1
 1728 005626 017700 173266 MOV RSLA,BAD ;GET RSLA
 1729 005632 010201 MOV R2,GOOD ;GET CORRECT ANS
 1730 005634 020001 CMP BAD,GOOD ;IS RSLA CORRECT
 1731 005636 001401 BEQ 1\$;YES
 1732 005640 104000 HLT ;BAD=RSLA GOOD=CORRECT ANS
 1733 005642 005367 173336 1\$: DEC REPT ;LOOP ON
 1734 005646 001366 BNE MRT4C ;PREAMBLE AREA
 1735
 1736 ;ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE
 1737
 1738 005650 104422 MRCLK ;CLOCK MR WITH AN 11 AND A 1
 1739 005652 005202 INC R2 ;COUNT THE FRACTION
 1740 005654 017700 173240 MOV RSLA,BAD ;GET RSLA
 1741 005660 010201 MOV R2,GOOD ;GET CORRECT ANS
 1742 005662 020001 CMP BAD,GOOD ;IS RSLA CORRECT?
 1743 005664 001401 BEQ 2\$;YES
 1744 005666 104000 HLT ;RSLA=BAD GOOD=CORRECT ANS
 1745
 1746 ;FIRST FRACTION CHANGES AFTER 82 MAINT CLKS, THE REST
 1747 ;CHANGE AFTER 20 MAINTENANCECLOCKS
 1748
 1749 005670 012767 000076 173306 2\$: MOV #62.,REPT ;COUNT FOR WORDS IN A SECTOR
 1750 005676 012767 000023 173302 MRT4D: MRCLK ;COUNT FOR SECT FRACT TO CHANGE
 1751 005704 104422 MRT4E: MRCLK ;CLOCK MR WITH AN 11 AND A 1
 1752 005706 017700 173206 MOV RSLA,BAD ;GET RSLA
 1753 005712 010201 MOV R2,GOOD ;GET CORRECT ANS
 1754 005714 020100 CMP GOOD,BAD ;IS RSLA CORRECT?
 1755 005716 001401 BEQ 1\$;YES
 1756 005720 104000 HLT ;RSLA=BAD GOOD=CORRECT ANS
 1757 005722 005367 173260 1\$: DEC REPT1 ;LOOP
 1758 005726 001366 BNE MRT4E

MAINDEC-11-DERSC-B
DERSCB.P11 TST36RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 47
SECTOR FRACTION TEST

1759	:ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE															
1760																
1761	005730	104422														
1762	005732	022702	007777													
1763	005736	001472														
1764	005740	005202														
1765	005742	017700	173152	4S:	MRCLK	CMP	#7777,R2	CLOCK MR WITH AN 11 AND A 1 AT THE LAST SECTOR-LAST FRACTION?								
1766	005746	022777	000000	173152		BEQ	MRT4F	YES, FINISH THE SECTOR								
1767	005754	001431				INC	R2	NO, ADD 1 TO FRACTION								
1768	005756	032767	002000	173204		MOV	#RSLA,BAD	GET RSLA								
1769	005764	001425				CMP	#0,RSDT	IS THIS DRIVE INTERLEAVED?								
1770						BEQ	12\$	NO								
1771						BIT	#BIT10,ONCEE	HAS REPT GONE TO ZERO YET FOR THIS SECTOR?								
1772						BEG	12\$	NO								
1773																
1774	005766	032767	001000	173174		BIT	#BIT9,ONCEE	RSLA NOW POINTS TO NEXT INTERLEAVED SECTOR: BIT 9 IN ONCEE INDICATES								
1775	005774	001004				BNE	9\$	WHETHER RSLA SHOULD NOW BE BETWEEN 0000-3700(1)								
1776	005776	052767	001000	173164		BIS	#BIT9,ONCEE	OR 4000-7700(0).								
1777	006004	000406				BR	10\$	SHOULD RSLA BE BETWEEN 0000-3700?								
1778	006006	042767	001000	173154	9S:	BIC	#BIT9,ONCEE	YES								
1779	006014	042702	004000			BIC	#4000,R2	SET FOR NEXT PASS								
1780	006020	000404				BR	5\$									
1781	006022	062702	004000	10\$:	ADD	#4000,R2										
1782	006026	162702	000100			SUB	\$100,R2	COMPENSATE FOR INTERLEAVING								
1783	006032	042767	002000	173130	5S:	BIC	#BIT10,UNCEE	CLEAR FOR NEXT PASS								
1784	006040	010201				12\$:	MOV	MAKE RSLA LESS THAN 4000								
1785	006042	020100				CMP	R2,GOOD									
1786	006044	001401				BEQ	GOOD,BAD	GET CORRECT ANSWER FOR RSLA								
1787	006046	104000				HLT	2\$	IS RSLA CORRECT								
1788	006050	005367	173130	2\$:	DEC	REPT	YES									
1789	006054	001310				BNE	MRT4D	RSLA=BAD GOOD=CORRECT ANS								
1790											HAS SECTOR FRACTION REACHED 77?					
1791											NO					
1792											;CHECK FOR END OF ONE SECTOR OR BEGINNING OF NEXT					
1793																
1794	006056	010203	177700	11\$:	MOV	R2,R3	;CHECK SECTOR FRACTION									
1795	006060	042703	000077			BIC	\$177700,R3	END OF SECTOR?								
1796	006064	022703				CMP	\$77,R3	YES								
1797	006070	001402				BEQ	3\$	NO, BEGINNING OF NEXT								
1798	006072	000167	177474			JMP	MRT4B	SETUP LOOP TO FINISH								
1799	006076	012767	000012	173102	3S:	MOV	\$10,REPT1	THIS SECTOR								
1800	006104	012767	000001	173072		MOV	\$1,REPT	REPT HAS GONE TO ZERO FOR THIS SECTOR								
1801	006112	052767	002000	173050		BIS	#BIT10,ONCEE	LOOP								
1802	006120	000167	177560			JMP	MRT4E									
1803																
1804	006124	012767	000010	173052	MRT4F:	MOV	\$8.,REPT	;CLOCK MR WITH AN 11 AND A 1								
1805	006132	104422				1\$:	MRCLK	GET RSLA								
1806	006134	017700	172760			MOV	#RSLA,BAD	R2 SHOULD=7777								
1807	006140	010201				MOV	R2,GOOD	IS RSLA CORRECT-END OF DISK?								
1808	006142	020100				CMP	GOOD,BAD	YES								
1809	006144	001401				BEQ	2\$	RSLA=BAD GOOD=CORRECT ANS (7777)								
1810	006146	104000				HLT	FINISH									
1811	006150	005367	173030	2\$:	DEC	REPT	1\$;LOOP								
1812	006154	001366				BNE										

MAINDEC-11-DERSC-B
DERSCB.P11 TST36 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 48

1813 ;SECTOR AND FRACTION IS = TO 7777 TO INDICATE LAST WORD ON THIS TRACK
1814 ;RSLA SHOULD EQUAL 7700 ON ANOTHER MAINT CLOCK.

1816 006156 104422	MRT4G: MRCLK	MOV JRSLA,BAD	CLOCK MR WITH AN 11 AND A 1
1817 006160 017700		MOV #7700,GOOD	GET RSLA
1818 006164 012701		CMP GOOD,BAD	GET CORRECT ANSWER
1819 006170 220100		BEQ 1\$	IS RSLA CORRECT?
1820 006172 001401		HLT	YES
1821 006174 104000	1\$: MRIND	MRSLA=BAD GOOD=CORRECT ANSWER	ISSUE AN INDEX PULSE TO
1822 006176 104430		CLR GOOD	CLEAR THE DRIVE
1823		CMP GOOD,BAD	GET RSLA
1824 006200 017700	2\$: MRCK	BEQ 2\$	GET CORRECT ANSWER
1825 006204 005001		HLT	IS RSLA CORRECT?
1826 006206 020100		22701	YES
1827 006210 001401		HLT	MRSLA=BAD GOOD=CORRECT ANSWER
1828 006212 104000			CHECK MR REG
1829 006214 104420			TO EQUAL 22701
1830 006216 022701			MR=BAD GOOD=CORRECT ANSWER
1831 006220 104000			

1832 ;*****
 1833 ;TEST 37 ILLEGAL FUNCTION TEST
 1834 ;*****
 1835 006222 104400 TST37: SCOPE
 1836
 1837 ;MODULE TESTED M7759, M7770
 1838 ;TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION
 1839 ;CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT.
 1840 ;THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A
 1841 ;CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET
 1842 ;IN THE DRIVE STATUS REGISTER (RSDS) AND "ILF" IN THE DRIVE ERROR
 1843 ;REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.
 1844 ;ILLEGAL FUNCTIONS ARE DETECTED ON M7759 BY E20-8
 1845
 1846 006224 104414 MRILF: CLRDK :CLEAR ALL THE DRIVE REGISTERS
 1847 006226 042767 000040 172734 BIC #BIT5,ONCEE :CLEAR CLOCK CNT FLAG
 1848 006234 032767 000002 172726 BIT #BIT1,ONCEE :HAS THERE AN ERROR
 1849 006242 001002 BNE MRLF1 :YES DO NOT CHANGE "ILF" CODE
 1850 006244 012702 000003 MOV #3 R2 :SETUP FIRST "ILF" CODE
 1851 ;PUT DRIVE IN MAINTENANCE MODE
 1852
 1853 006250 104416 MRLF1: MRMD0 :PUT DRIVE INTO MAINT MODE
 1854 006252 104420 MRCK :CHECK MR REG TO
 1855 006254 022701 22701 EQUAL 22701
 1856 006256 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
 1857
 1858 ;ASSERT A MAINTENANCE MODE DISK "INDEX" PULSE
 1859
 1860 006260 104430 MRLF2: MRIND :SEND "ILF" WITH THE "GO" BIT
 1861 006262 010277 172612 MOV R2,RSCS1 :GET DRIVE STATUS REG
 1862 006266 017700 172620 MOV RS05,BAD :GET CORRECT ANSWER
 1863 006272 012701 150600 MOV #150600,GOOD :IS RSDS CORRECT?
 1864 006276 020100 CMP GOOD,BAD :YES
 1865 006300 001440 BEQ 1S :ASCIZ <15><12>"ILLEGAL FUNCTION CODE SENT TO DRIVE= "
 1866 006302 104402 006306 TYPE +2 :GET FUNCTION CODE
 1867 006356 010267 172634 MOV R2,WORK :PUT WORK ON STACK
 1868 006362 016746 172630 MOV WORK,-(6) :TYPE STACK IN OCTAL - SUPPRESS
 1869 006366 104406 TYPES :SET ERROR BIT SO ILLEGAL FUN DOESN'T CHANGE
 1870 006370 052767 000002 172572 BIS #BIT1,ONCEE :RSDS=BAD GOOD=CORRECT ANSWER
 1871 006376 104000 HLT :RSDS=BAD GOOD=CORRECT ANSWER
 1872 006400 104040 HLT :DS
 1873
 1874 006402 042767 000002 172560 1S: BIC #BIT1,ONCEE :CLEAR ERROR FLAG
 1875 006410 017700 172500 MOV RSER,BAD :GET RSER
 1876 006414 012701 000001 MOV #1,GOOD :GET CORRECT ANSWER
 1877 006420 020100 CMP GOOD,BAD :DID "ILF" SET IN RSER
 1878 006422 001404 BEQ 2S :YES
 1879 006424 052767 000002 172536 BIS #BIT1,ONCEE :SET ERROR BIT
 1880 006432 104000 HLT :RSER=BAD GOOD=CORRECT ANSWER
 1881 006434 042767 000002 172526 2S: BIC #BIT1,ONCEE :CLEAR ERROR FLAG

K04

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 50
DERSCB.P11 TST37 ILLEGAL FUNCTION TEST

1882
 1883 006442 104414 ;CLEAR THE DRIVE FOR THE NEXT "ILF" CODE PASS
 1884 006444 017700 172442 MRCILF: CLRDK :CLEAR ERRORS
 1885 006450 012701 010600 MOV \$RSDS,BAD :GET RSDS REG
 1886 006454 020100 MOV \$10600,GOOD :GET CORRECT ANS
 1887 006456 001435 CMP GOOD,BAD :DID "ATA" AND "ERR" CLEAR IN RSDS?
 1888 006460 104402 BEQ 1S :YES
 1889 006542 052767 000002 172420 TYPE +2 :.ASCIZ <15><12>"ATA AND ERR IN RSDS SHOULD CLEAR WITH I
 1890 006550 104400 172410 1S: BIS #BIT1,ONCEE :RSDS=BAD GOOD=CORRECT ANS
 1891 006552 042767 000002 BIC #BIT1,ONCEE :CLEAR ERROR FLAG
 1892 006560 017700 172330 MOV \$RSER,BAD :GET RSER
 1893 006564 005001 CLR GOOD :GET CORRECT ANS
 1894 006566 020100 CMP GOOD,BAD :DID ILF CLEAR IN RSER
 1895 006570 001431 BEQ 2S :YES
 1896 006572 052767 000002 172370 BIS #BIT1,ONCEE :SET ERROR BIT
 1897 006600 104402 006604 TYPE ,.+2 :.ASCIZ <15><12>"ILF IN RSER SHOULD CLEAR WITH INIT"
 1898 006652 104400 172306 2S: BIC #BIT1,ONCEE :RSER=BAD GOOD=CORRECT ANS
 1899 006654 042767 000002 172306 ;GET NEXT ILLEGAL FUNCTION COE :CLEAR ERROR BIT
 1900 .
 1901 .
 1902 006662 062702 000002 MRLF3: ADD #2,R2 :UPDATE ILF
 1903 006666 022702 000011 CMP #11,R2 :IS THIS A ILF CODE
 1904 006672 001773 BEQ MRLF3 :NO-UPDATE IT
 1905 006674 022702 000021 CMP #21,R2
 1906 006700 001770 BEQ MRLF3
 1907 006702 022702 000031 CMP #31,R2
 1908 006706 001765 BEQ MRLF3
 1909 006710 022702 000051 CMP #51,R2
 1910 006714 001763 BEQ MRLF3
 1911 006716 022702 000061 CMP #61,R2
 1912 006722 001757 BEQ MRLF3
 1913 006724 022702 000071 CMP #71,R2
 1914 006730 001754 BEQ MRLF3
 1915 006732 022702 000101 CMP #101,R2
 1916 006736 001402 BEQ ILFDON :FINISHED ALL ILF CODES GET OUT
 1917 006740 000167 177304 JMP MRLFI :START NEXT ILF FUNCTION
 1918 006744

MAINDEC-11-DERSC-8
DERSC8.P11 TST40

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
TEST NO-OP CODES 1 AND 21

MACY11 27(732) 04-OCT-76 12:56 PAGE 51

```

1919 ;***** TEST NO-OP CODES 1 AND 21 *****
1920 ; TEST 40
1921 ;***** TEST NO-OP CODES 1 AND 21 *****
1922 006744 104400
1923
1924 ;MODULE TESTED M7759
1925 006746 104414 MROP: CLRDCK
1926 006750 042767 000004 172212 BIC #BIT2,ONCEE CLEAR ALL DRIVE REGISTERS
1927 006756 104416 MRDMOD CLEAR ERROR FLAG
1928 006760 104420 MRCK PUT DRIVE INTO MAINT MODE
1929 006762 022701 2270: CHECK MR REG TO EQUAL 22701
1930 006764 104424 MRINT INIT MAINT MODE (CLEAR MRSP)
1931 006766 032767 000010 172174 BIT #BIT3,ONCEE TESTING CODE I
1932 006774 001031 BNE 3S NO CODE 21
1933 006776 012777 000001 172074 MOV $1,RSSCS1 LOAD NO-OP FUNCTION
1934 007004 012767 000001 172204 MOV $1,WORK LOAD NO-OP FUNCTION
1935 007012 005777 172076 TST RSER ANY ERRORS
1936 007016 001403 BEQ 1S NO
1937 007020 004767 012114 JSR PC,NOPERR TYPE IT
1938 007024 104040 HLT !DS TYPE ERROR
1939 007026 022777 010600 172056 1S: CMP $10600,RSDS IS RSDS CORRECT
1940 007034 001403 BEQ 2S YES
1941 007036 004767 012076 JSR PC,NOPERR RSDS SHOULD
1942 007042 104040 HLT !DS EQUAL 10600
1943 007044 042767 000004 172116 2S: BIC #BIT2,ONCEE CLEAR ERROR FLAG
1944
1945 ;TEST NO-OP FUNCTION CODE 21
1946
1947 007052 052767 000010 172110 3S: BIS #BIT3,ONCEE TEST TESTING CODE 21 FLAG
1948 007060 012767 000021 172130 MOV $21,WORK LOAD CODE 21
1949 007066 012777 000021 172004 MOV $21,RSSCS1 LOAD FUNCTION
1950 007074 005777 172014 TST RSER ANY ERRORS?
1951 007100 001403 BEQ 4S NO
1952 007102 004767 012032 JSR PC,NOPERR YES, TYPE ERROR
1953 007106 104040 HLT !DS ERROR DURING NO-OP FUNCTION
1954 007110 022777 010600 171774 4S: CMP $10600,RSDS IS RSDS CORRECT
1955 007116 001403 BEQ 5S YES
1956 007120 004767 012014 JSR PC,NOPERR TYPE ERROR
1957 007124 104040 HLT !DS RSDS SHOULD=10600
1958 007126 042767 000014 172034 5S: BIC $14,ONCEE CLEAR TEST BITS

```

M04

1959 ;*****
 1960 :TEST 41 TEST NO-OP FUNCTION WITH ERROR BITS SET
 1961 ;*****
 1962 007134 104400 TST41: SCOPE
 1963 ;*****
 1964 :MODULE TESTED M7759
 1965 007136 104414 MROPER: CLRDK CLEAR ALL REGISTERS
 1966 007140 104416 MRDMO PUT DRIVE INTO MAINT MODE
 1967 007142 104420 MRCK CHECK MR REG
 1968 007144 022701 22701 TO EQUAL 22701
 1969 007146 104424 MRINT INIT MAINT MODE (CLEAR MRSP)
 1970 007150 104430 MRIND SEND INDEX PULSE
 1971 ;*****
 1972 007152 012777 177777 171734 MOV #1,RSER LOAD RSER WITH ERRORS
 1973 007160 116701 172002 MOVB UNCMP,GOOD GET DRIVE UNDER TEST
 1974 007164 017700 171726 MOV #RSAS,BAD GET RSAS REG
 1975 007170 020100 CMP GOOD,BAD DID ATA BIT SET CAUSED BY ERROR
 1976 007172 001427 BEQ 1S YES
 1977 007174 104402 007200 TYPE ,+2 ASCIZ <15><12>"SET ERRORS IN RSER-RSAS IS INCORRECT"
 1978 007250 104000 HLT RSAS=BAD GOOD=CORRECT ANS
 1979 007252 012767 000001 171736 1S: MOV #1,WORK SETUP FOR NO-OP CODE 1
 1980 007260 032767 000010 171702 BIT #BIT3,ONCEE TESTING CODE 21?
 1981 007266 001004 BNE 2S YES
 1982 007270 012777 000001 171602 MOV #1,RSSCS1 SEND NO-OP CODE 1
 1983 007276 000406 BR 3S CHECK FOR ERRORS
 1984 007300 012767 000021 171710 2S: MOV #21,WORK SETUP FOR CODE 21
 1985 007306 012777 000021 171564 MOV #21,RSSCS1 SENT NO-OP CODE 21
 1986 007314 017700 171574 3S: MOV #RSER,BAD GET RSER REG
 1987 007320 012701 177017 MOV #177017,GOOD GET CORRECT ANS
 1988 007324 020100 CMP GOOD,BAD DID RSER CHANGE WITH NO-OP
 1989 007326 001411 BEQ 4S NO
 1990 007330 104402 007334 TYPE ,+2 ASCIZ <15><12>"RSER "
 1991 007344 004767 011664 JSR PC,CHG ;*****
 1992 007350 104000 HLT RSER=BAD GOOD=CORRECT ANS
 1993 007352 017700 171540 4S: MOV #RSAS,BAD GET RSAS
 1994 007356 116701 171604 MOVB UNCMP,GOOD GET CORRECT ANS
 1995 007362 020100 CMP GOOD,BAD IS RSAS CORRECT
 1996 007364 001411 BEQ 5S YES
 1997 007366 104402 007372 TYPE ,+2 ASCIZ <15><12>"RSAS "
 1998 007402 004767 011626 JSR PC,CHG TYPE ERROR
 1999 007406 104000 HLT RSAS=BAD GOOD=CORRECT ANS
 2000 007410 017700 171476 5S: MOV #RSDS,BAD GET RSDS
 2001 007414 012701 150600 MOVB #150600,GOOD GET CORRECT ANS
 2002 007420 020100 CMP GOOD,BAD DID RSDS CHANGE
 2003 007422 001411 BEQ 6S NO
 2004 007424 104402 007430 TYPE ,+2 ASCIZ <15><12>"RSDS "
 2005 007440 004767 011570 JSR PC,CHG TYPE ERROR
 2006 007444 104000 HLT RSDS=BAD GOOD=CORRECT ANS
 2007 007446 032767 000010 171514 6S: BIT #BIT3,ONCEE TESTING CODE 21
 2008 007454 001005 BNE 7S YES, GET OUT
 2009 007456 052767 000010 171504 BIS #BIT3,ONCEE SET CODE 21 FLAG
 2010 007464 000167 177446 JMP MROPER TEST CODE 21
 2011 007470 042767 000010 171472 7S: BIC #BIT3,ONCEE DONE CLEAR FLAG AND CONT.

2012 ;*****
 2013 ;TEST 42 BLOCK SEARCH TEST 1
 2014 ;*****
 2015 007476 104400 ;TST42: SCOPE
 2016
 2017 ;MODULE TESTED: M7759, M7754, M7771, M7770
 2018 ;A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3.
 2019 ;(SECTOR 41, IF SECTOR INTERLEAVING IS ENABLED) THE
 2020 ;POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT
 2021 ;(DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE
 2022 ;ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.
 2023
 2024 007500 104414 MRSRCH: CLRDK :CLEAR ALL REGISTERS
 2025 007502 052767 000040 171460 BIS #BITS,ONCEE :SET CLOCK FLAG
 2026 007510 104416 MRDMO :PUT DRIVE INTO MAINTENANCE MOE
 2027 007512 104420 MRCK :CHECK MR REG
 2028 007514 022701 22701 :TO EQUAL 22701
 2029 007516 104 24 MRINT :INIT MR REG (CLEAR MRSP)
 2030 007520 104 30 MRIND :CLOCK INDEX PULSE IN RSMR
 2031 007522 0127 7 000003 171360 MOV #3,RSDA :DO A SEARCH FOR SECTOR 3 OR 41
 2032 007530 022777 000000 171370 CMP #0,RSDT :INTERLEAVED?
 2033 007536 001403 BEQ 4S :NO SECTOR 3
 2034 007540 012777 000041 171342 MOV #41,RSDA :YES SECTOR 41
 2035 007546 012777 000031 171324 4S: MOV #31,RS SCSI :LOAD SEARCH COMMAND (M7759)
 2036 007554 104426 DSCK :CHECK RSDS
 2037 007556 030400 30400 :TO EQUAL 30400
 2038 007560 104000 HLT :PIP SHOULD BE SET AND DRY SHOULD
 2039 :BE 0 FOR A DRIVE SEARCH CMD
 2040 007562 012767 010643 171414 15: MOV #10643,REPT :STEP THROUGH 3 SECTORS
 2041 007570 104422 MRCLK :CLOCK MR
 2042 007572 104426 DSCK :RSDS SHOULD NOT
 2043 007574 030400 30400 :CHANGE TILL CLOCKING IS COMPLETED
 2044 007576 104000 HLT :TO REACH SECTOR 3
 2045 007600 005367 DEC :KEEP CLOCKING TILL
 2046 007604 001371 BNE 1S :SECTOR 3 HAS BEEN REACHED
 2047 ;NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER
 2048 007606 104446 MCLK1 :CLOCK MR REG
 2049 007610 104426 DSCK :CHECK FOR "ATA" AND "DRY"
 2050 007612 110600 110600 :TO BE SET IN RSDS FOR
 2051 007614 104000 HLT :SEARCH FUNCTION SHOULD BE COMPLETED
 2052 007616 022777 104230 171254 CMP #104230,RS SCSI :SET RS SCSI
 2053 007624 001401 BEQ 2S :SC IN RS SCSI SHOULD SET BECAUSE OF
 2054 007626 104140 HLT !DS!AS :COMPLETED SEARCH FUNCTION
 2055 007630 016777 171330 171260 2S: MOV UNITSV,RS SAS :CLEAR ATA
 2056 007636 005777 171254 TST RS SAS :DID ATA CLEAR BY WRITING INTO IT?
 2057 007642 001401 BEQ 3S :YES
 2058 007644 104140 HLT !DS!AS :RS SAS SHOULD=0
 2059 007646 022777 004230 171224 3S: CMP #4230,RS SCSI :DID SC CLEAR BY CLEARING
 2060 007654 001401 BEQ +4 :"ATA" YES
 2061 007656 104140 HLT !DS!AS :NO

NOEC-11-DERSL-B
RS11-R503 MAINTENANCE MODE DIAGNOSTIC
RSRSCB.P11 T5T43 BLOCK SEARCH TEST 2

2116	010034	104422					CLOCK MR
2117	010036	104426					RSDS SHOULD NOT
2118	010040	030400					CHANGE TILL CLOCKING IS COMPLETED
2119	010042	104000					TO REACH SECTOR 3
2120	010044	005367	171134				KEEP CLOCKING TILL
2121	010050	001371					SECTOR 3 HAS BEEN REACHED
2122							THE BEGINNING OF THE NEXT REVOLUTION
2123	010052	104430					
2124	010054	104420					
2125	010056	022701					
2126	010060	104000					
2127							
2128							
2129							
2130	010052	012767	001000	171114			
2131	010070	052767	000040	171072			
2132	010076	104446					
2133	010100	104420					
2134	010102	032711					
2135	010104	104000					
2136	010106	104450					
2137	010110	104420					
2138	010112	022701					
2139	010114	104000					
2140	010116	005367	171062				
2141	010122	001365					
2142							
2143							
2144							
2145	010124	104446					
2146	010126	104420					
2147	010130	032311					
2148	010132	104000					
2149	010134	104450					
2150	010136	104420					
2151	010140	022301					
2152	010142	104000					
2153							
2154							
2155	010144	104446					
2156	010146	104426					
2157	010150	110600					
2158	010152	104000					
2159	010154	022777	104230	170716			
2160	010156	001401					
2161	010164	104140					
2162	010166	016777	170772	170722	25:		
2163	010174	005777	170716				
2164	010200	001401					
2165	010202	104140					
2166	010204	022777	004230	170666	35:		
2167	010212	001401					
2168	010214	104140					

15: MNCLK DSCK 30400 HLT DEC REPT ;ASSERT INDEX PULSE TO SIMULATE ;STEP THRU RESYNC PERIOD ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE ;SP=0 EQUALS SECTOR PULSE ;NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER ;MCLK1 DSCK 110600 HLT CMP \$104230,2RSCS1 BEQ 25: HLT !DS!AS ;TST 2RSAS BEQ 35: HLT !DS!AS ;CMP \$4230,2RSCS1 BEQ +4 HLT !DS!AS ;NO

MRWR1: MOV #512,REPT BIS \$BITS,ONCEE MCLK1 MRCK 32711 HLT MCLK0 MRCK 22701 HLT DEC REPT MRWR1

TYPE OUT CLOCK COUNT IF AN ERROR OCCURS CLOCK MR REG CHECK FOR CORRECT DATA MR = BAD GOOD = CORRECT DATA CLOCK MR REG CHECK FOR CORRECT DATA ERROR WHILE CLOCKING THROUGH RESYNC PERIOD FINISH LOOPING THROUGH RESYNC PERIOD

CLOCK MR REG MR SHOULD EQUAL 32311 MR=BAD GOOD=CORRECT ANSWER CLOCK MR REG CHECK MR TO EQUAL 22301 MR=BAD GOOD=CORRECT ANSWER

CLOCK MR REG CHECK FOR "ATA" AND "DRY" TO BE SET IN RSDS FOR SEARCH FUNCTION SHOULD BE COMPLETED SET RSCS1 SC IN RSCS1 SHOULD SET BECAUSE OF COMPLETED SEARCH FUNCTION CLEAR ATA DID ATA CLEAR BY WRITING INTO IT? YES RSAS SHOULD=0 DID SC CLEAR BY CLEARING "ATA" YES

DOS

MAINDEC-11-DERSC-8 MACYII 27(732) 04-OCT-76 12:56 PAGE 56
 DERSCB.P11 TST44 RS:1-RSC3 MAINTENANCE MODE DIAGNOSTIC DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)

```

2169
2170
2171
2172 C10216 104400 :*****TEST 44 *****DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)
2173
2174
2175
2176
2177
2178 010220 104414 RMRC1: CLR0K :CLEAR ALL DRIVE REGISTERS
2179 010222 042767 000040 170740 BIC #BITS,ONCEE :CLEAR CLK CNT FLAG
2180 010220 104416 MR0MO :PUT DRIVE INTO MAINT MODE
2181 010232 104420 MRCK :CHECK MR REG TO
2182 010234 022701 22701 :EQUAL 22701
2183 010236 104424 RPRINT :INIT MAINT MODE (CLEAR MRSP)
2184 010240 012777 000001 170642 MOV $1,RS0DA :LOAD RS0A
2185 010246 012777 000031 170624 MOV $31,RS0CS1 :LOAD BLOCK SEARCH FUNCTION
2186 010254 104426 DSCK :CHECK RS0S
2187 010256 030400 30400 :TO EQUAL 30400
2188 010260 104000 HLT :DRY IN RS0S SHOULD BE
2189 :Cleared FOR DRIVE WAS
2190 :ISSURED A BLOCK SEARCH FUNCTION
2191 :RS0S=BAD GOOD=CORRECT ANS
2192 010262 012777 000011 170610 MOV $11,RS0CS1 :LOAD A CLEAR FUNCTION
2193 :THIS SHOULD CAUSE AN RMR
2194 :ERROR FOR DRIVE WAS BUSY
2195 :WHEN CLEAR COMMAND WAS GIVEN
2196 010270 017700 170620 MOV RSER,BAD :GET RSER REG
2197 010274 012701 000004 MOV $4,GOOD :GET CORRECT ANS
2198 010300 020100 CMP GOOD,BAD :DID RMR SET IN RSER?
2199 010302 001410 BEQ 1$ :YES
2200 010304 104402 021305 TYPE ,TRMR :ASCIZ "RS0CS1"
2201 010310 104402 010314 TYPE ,+2 :RSER=BAD GOOD=CORRECT ANS
2202 010322 104000 HLT :CHECK RS0S TO
2203 010324 104426 DSCK :EQUAL 150600
2204 010326 150600 150600 :RS0S=BAD GOOD=CORRECT ANS
2205 010330 104000 HLT :DID CORRECT BITS SET IN RS0CS1
2206 010332 022777 104230 170540 CMP $104230,RS0CS1 :YES
2207 010340 001401 BEQ 2$: :RS0CS1 SHOULD=104230
2208 010342 104040 HLT !DS :RS0S SHOULD=150600
2209 :RSER SHOULD=4
2210 :RSER SHOULD=4
2211 010344 022777 000001 170536 2$: CMP $1,RS0DA :DID CLR CLEAR RS0A
2212 010352 001401 BEQ 4$: :NO
2213 010354 104004 HLT !DA :RS0A SHOULD=1
2214 010356 104414 CLR0K :CLEAR ALL REGISTERS
2215 010360 005777 170530 TST RSER :RSER SHOULD CLEAR
2216 010364 001401 BEQ 3$: :RSER OK
2217 010366 104040 HLT !DS :RSER SHOULD=0 FOR THE
2218 :CLEAR BIT WAS LOADED IN RS0CS2
2219 010370 022777 004200 170502 3$: CMP #4200,RS0CS1 :RS0CS1 SHOULD=4200 FOR THE
2220 010376 001401 BEQ 4$: :CLEAR BIT WAS LOADED IN RS0CS2
2221 010400 104040 HLT !DS :RS0CS1 SHOULD=4200
  
```

MAINDEC-11-DERSC-B
DERSCB.P11 TST45 RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 57

```

2222
2223
2224
2225 010402 104400 :***** TEST 45 ***** DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSDA)
2226
2227
2228
2229
2230 010404 104414 RMRC2: CLR0K :CLEAR ALL DRIVE REGISTERS
2231 010406 104416 MR0MD :PUT DRIVE INTO MAINT MODE
2232 010410 104420 MRCK :CHECK MR REG TO
2233 010412 022701 22701 EQUAL 22701
2234 010414 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
2235 010416 012777 000001 170464 MOV #1,RSDA :LOAD RSDA
2236 010424 012777 000031 170446 MOV #31,RSCS1 :LOAD BLOCK SEARCH FUNCTION
2237 010432 104426 DSCK :CHECK RS05
2238 010434 030400 30400 :TO EQUAL 30400
2239 010436 104000 HLT :DRY IN RS05 SHOULD BE
2240 :CLEARED FOR DRIVE WAS
2241 :ISSURED A BLOCK SEARCH FUNCTION
2242 010440 005077 170444 CLR RSDA :RS05=BAD GOOD=CORRECT ANS
2243
2244
2245
2246
2247 010444 017700 170444 MOV RSER,BAD :MODIFY RSDA
2248 010450 012701 000004 MOV #4,GOOD :THIS SHOULD CAUSE AN RMR
2249 010454 020100 CMP GOOD,BAD :ERROR FOR DRIVE WAS BUSY
2250 010456 001410 BEQ 1S :WHEN COMMAND WAS GIVEN
2251 010460 104402 021305 TYPE ,TRMR :GET RSER REG
2252 010464 104402 010470 TYPE ,+2 :GET CORRECT ANS
2253 010476 104000 HLT :DID RMR SET IN RSER?
2254 010500 104426 DSCK :YES
2255 010502 150600 150600 :ASCIIZ "RSDA"
2256 010504 104000 HLT :RSER=BAD GOOD=CORRECT ANS
2257 010506 022777 104230 170364 CMP #104230,RSCS1 :CHECK RS05 TO
2258 010514 001401 BEQ 2S :EQUAL 150600
2259 010516 104040 HLT :RS05=BAD GOOD=CORRECT ANS
2260
2261
2262 010520 022777 000001 170362 2S: CMP #1,RSDA :DID CORRECT BITS SET IN RSCS1
2263 010526 001401 BEQ 4S :YES
2264 010530 104004 HLT :RSCS1 SHOULD=104230
2265 010532 104414 CLR0K :RS05 SHOULD=1
2266 010534 005777 170354 TST RSER :CLEAR ALL REGISTERS
2267 010540 001401 BEQ 3S :RSER SHOULD CLEAR
2268 010542 104040 HLT :RSER OK
2269
2270 010544 022777 004200 170326 3S: CMP #4200,RSCS1 :RSER SHOULD=0 FOR THE
2271 010552 001401 BEQ +4 :CLEAR BIT WAS LOADED IN RSCS2
2272 010554 104040 HLT :RSCS1 SHOULD=4200 FOR THE
2273 :CLEAR BIT WAS LOADED IN RSCS2

```

MAINDEC-11-DERSC-B RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 58
DERSCB.P11 TST46 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)

```

2274 ;*****
2275 ;TEST 46          DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)
2276 ;*****
2277 010556 104400 TST46: SCOPE
2278
2279 ;MODULE TESTED M7759, M7755, M7770
2280 ;RMR ERROR IS CAUSED BY WRITTING INTO RSER WHILE DOING A BLOCK SEARCH FUNCTION
2281 ;CHECK RMR DECODER, E12-M7755, IF THIS TEST FAILS.
2282
2283 010560 104414 RMRC3: CLRDK      :CLEAR ALL DRIVE REGISTERS
2284 010562 042767 000040 170400 BIC      :CLEAR CLOCK COUNT FLAG
2285 010570 104416 MRDMO    :PUT DRIVE INTO MAINT MODE
2286 010572 104420 MRCK     :CHECK MR REG TO
2287 010574 022701 22701   :EQUAL 22701
2288 010576 104424 MRINT    :INIT MAINT MODE (CLEAR MRSP)
2289 010600 012777 000001 170302 MOV      :LOAD RSDA
2290 010606 012777 000031 170264 MOV      :LOAD BLOCK SEARCH FUNCTION
2291 010614 104426 DSCK     :CHECK RSDS
2292 010616 030400 30400   :TO EQUAL 30400
2293 010620 104000 HLT     :DRY IN RSDS SHOULD BE
2294                   :Cleared FOR DRIVE WAS
2295                   :ISSURED A BLOCK SEARCH FUNCTION
2296                   :RSDS=BAD GOOD=CORRECT ANS
2297 010622 012777 177777 170264 MOV      :MODIFY RSER
2298                   :THIS SHOULD CAUSE AN RMR
2299                   :ERROR FOR DRIVE WAS BUSY
2300                   :WHEN COMMAND WAS GIVEN
2301 010630 017700 170260 MOV      :GET RSER REG
2302 010634 012701 000004 MOV      :GET CORRECT ANS
2303 010640 020100 CMP      :DID RMR SET IN RSER?
2304 010642 001410 BEQ      :YES
2305 010644 104402 021305 TYPE    :ASCIIZ "RSER"
2306 010650 104402 010654 TYPE    :RSER=BAD GOOD=CORRECT ANS
2307 010662 104000 HLT     :CHECK RSDS TO
2308 010664 104426 DSCK    :EQUAL 150600
2309 010666 150600 150600 HLT     :RSDS=BAD GOOD=CORRECT ANS
2310 010670 104000 HLT     :DID CORRECT BITS SET IN RSCSI
2311 010672 022777 104230 170200 CMP      :YES
2312 010700 001401 BEQ      :RSCSI SHOULD=104230
2313 010702 104040 HLT     :RSDS SHOULD=150600
2314
2315
2316 010704 104414 4S: CLRDK      :RSER SHOULD=4
2317 010706 005777 170202 TST      :CLEAR ALL REGISTERS
2318 010712 001401 BEQ      :RSER SHOULD CLEAR
2319 010714 104040 HLT      :RSER OK
2320
2321 010716 022777 004200 170154 3S: CMP      :RSER SHOULD=0 FOR THE
2322 010724 001401 BEQ      :CLEAR BIT WAS LOADED IN RSCS2
2323 010726 104040 HLT      :RSCS1 SHOULD=4200 FOR THE
                           :CLEAR BIT WAS LOADER IN RSCS2
                           :RSCS1 SHOULD=4200

```

2324 ;*****
 2325 ;TEST 47 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSAS)
 2326 ;*****
 2327 010730 104400 ;TST47: SCOPE
 2328
 2329 ;MODULE TESTED: M7759, M7755, M7770
 2330 ;RMR ERROR SHOULD NOT SET BY WRITTING INTO RSAS WHILE DOING A BLOCK SEARCH FUNCTION
 2331 ;IF TEST FAILS, CHECK RMR DECODER E12-M7755.
 2332
 2333 010732 104414 RMRC4: CLRDK :CLEAR ALL DRIVE REGISTERS
 2334 010734 104416 MRDMD :PUT DRIVE INTO MAINT MODE
 2335 010736 104420 MRCK :CHECK MR REG TO
 2336 010740 022701 22701 EQUAL 22701
 2337 010742 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
 2338 010744 012777 000001 170136 MOV #1,RSDA :LOAD RSDA
 2339 010752 012777 000031 170120 MOV #31,RSCLSI :LOAD BLOCK SEARCH FUNCTION
 2340 010760 104426 DSCK :CHECK RSDS
 2341 010762 030400 30400 :TO EQUAL 30400
 2342 010764 104000 HLT :DRY IN RSDS SHOULD BE
 2343 :Cleared FOR DRIVE WAS
 2344 :ISSURED A BLOCK SEARCH FUNCTION
 2345 :RSDS=BAD GOOD=CORRECT ANS
 2346 010766 005077 170124 CLR 2RSAS :WRITE INTO ATTENTION SUMMARY REGISTER
 2347 :SHOULD BE NO RMR ERROR BECAUSE
 2348 :WRITING RSAS IS ALLOWED ANYTIME.
 2349 010772 017700 170116 MOV RSER,BAD :GET RSER REG
 2350 010776 012701 000000 MOV \$0,GOOD :GET CORRECT ANS
 2351 011002 020100 CMP GOOD,BAD :DID RMR SET IN RSER?
 2352 011004 001435 BEQ 15 :NO
 2353 011006 104402 011012 TYPE ..+2 :ASCIZ <15><12>"RMR ERROR SHOULD NOT SET WHILE WRITING
 2354 011076 104000 HLT :RSER=BAD GOOD=CORRECT ANS
 2355 011100 104426 DSCK :CHECK RSDS TO
 2356 011102 030400 30400 :EQUAL 30400
 2357 011104 104000 HLT :RSDS=BAD GOOD=CORRECT ANS
 2358 011106 022777 004231 167764 CMP #4231,RSCLSI :DID CORRECT BITS SET IN RSCLSI
 2359 011114 001401 BEQ 45 :YES
 2360 011116 104040 HLT !DS :RSCLSI SHOULD=4231
 2361 :RSDS SHOULD=30400
 2362 :RSER SHOULD=0
 2363 011120 104414 4S: CLRDK :CLEAR ALL REGISTERS
 2364 011122 005777 167766 TST RSER :RSER SHOULD CLEAR
 2365 011126 001401 BEQ 35 :RSER OK
 2366 011130 104040 HLT !DS :RSER SHOULD=0 FOR THE
 2367 :CLEAR BIT WAS LOADED IN RSCLSI
 2368 011132 022777 004200 167740 3S: CMP #4200,RSCLSI :RSCLSI SHOULD=4200 FOR THE
 2369 011140 001401 BEQ +4 :CLEAR BIT WAS LOADED IN RSCLSI
 2370 011142 104040 HLT !DS :RSCLSI SHOULD=4200

MAINDEC-11-DERSC-B
DERSCB.P11 RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC
TST50 DRIVE SELECT TEST MACY11 27(732) 04-OCT-76 12:56 PAGE 60

```

2371
2372
2373
2374 011144 104400 :*****TEST 50 DRIVE SELECT TEST*****
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384 011146 104414 MROSEL: CLR0K ;CLEAR ALL REGISTERS
2385 011150 104416 MR0MD ;PUT DRIVE INTO MAINT MODE
2386 011152 104420 MRCK ;CHECK MAINT REG
2387 011154 022701 22701 ;TO EQUAL 22701
2388 011156 104424 MRINT ;INITIALIZE MAINT MODE (CLEAR MRSP)
2389 ;BY SENDING 2 CLOCK PULSES
2390 011160 012777 177777 167722 MOV #1,0R5DA ;LOAD DISK ADDR REG OF DRIVE UNDER TEST
2391
2392
2393
2394 011166 012767 000401 170022 MOV #401,WORK
2395 011174 005001 CLR GOOD
2396 011176 010177 167700 1$: MOV GOOD,0RSCS2 ;LOAD UNIT NO
2397 011202 005777 167706 TST 0RSER ;IS THIS A NED?
2398 011206 032777 010000 167666 BIT #BIT12,0RSCS2 ;IS THIS A NED?
2399 011214 001005 BNE 2$ ;FOUND NED
2400 011216 005201 INC GOOD ;UPDATE UNIT NUMBER
2401 011220 006167 167772 ROL WORK ;KEEP LOOKING FOR NED
2402 011224 103460 BCS NEDON ;COULD NOT FIND ANY NON EXISTENT DRIVES
2403 011236 000763 BR 1$ ;LOOK FOR NED
2404 011230 012777 004000 167642 2$: MOV #4000,0RSCS1 ;CLEAR NED
2405 011236 010167 167760 MOV GOOD,WORK1 ;SAVE NED NUMBER
2406 011242 010177 167634 MOV GOOD,0RSCS2 ;LOAD UNIT # OF NED INTO RSCS2
2407 011246 005077 167636 CLR 0RSDA ;WRITE INTO A NON EXISTENT DRIVE REG
2408
2409
2410 011252 017700 167624 MOV 0RSCS2,BAD ;THIS SHOULD CAUSE NED TO
2411 011256 052701 010100 BIS #10100,GOOD ;SET IN RSCS2
2412
2413
2414
2415
2416
2417 011270 022777 160200 167602 CMP #160200,0RSCS1 ;IS CS1 CORRECT
2418 011276 001401 BEQ +4 ;YES
2419 011300 104004 HLT !DA ;THE SHOULD BE SET IN CS1 BECAUSE
2420
2421

```

MAINDEC-11-DERSC-B
DERSCB.P11 TST50 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 61

2422	011302	005777	167610	TST	JRSAS	DID ANY ATTENTION BITS SET?
2423	011306	001401		BEQ	+4	NO
2424	011310	104100		HLT	:AS	NO ATTENTION BITS SHOULD BE SET
2425	011312	112777	000100 167614	MOVB	#100,JRSCS1B	CLEAR TRE
2426	011320	032777	010000 167554	BIT	#NED,JRSCS2	DID NED CLEAR
2427	011326	001401		BEQ	+4	YES
2428	011330	104040		HLT	:DS	NED DID NOT CLEAR IN RSCS2
2429						BY CLEARING TRE BIT IN RSCS1
2430	011332	016777	167624 167542	MOV	UNNUM,JRSCS2	LOAD CORRECT UNIT NUMBER
2431	011340	022777	177777 167542	CMP	#-1,JRSDA	DID RSDA GET MODIFIED
2432						WHILE WRITING INTO A NON EXISTENT DRIVE?
2433						NO
2434	011346	001443		BEQ	NNOD	RSDA SHOULD= -1
2435	011350	104004		HLT	:DA	
2436	011352	016700	167644	MOV	WORK1,BAD	IT GOT MODIFIED WHILE WRITING
2437	011356	016701	167600	MOV	UNNUM,GOOD	INTO A NED
2438	011362	104000		HLT		GOOD=DRIVE UNDER TEST
2439	011364	000434		BR	NNOD	BAD=NON EXISTENT DRIVE THAT WAS
2440						IN RSCS2 WHEN RSDA GOT MODIFIED
2441	011366	032767	010000 167574	NEDDON:	BIT	WAS THIS TYPED BEFORE?
2442	011374	001030		BNE	NNOD	YES
2443	011376	104402	011402	TYPE	+2	ASCIZ <15><12>"COULD NOT FIND A NON-EXISTENT DRIVE"
2444	011450	052767	010000 167512	BIS	#BIT12,ONCEE	SET TYPED MESSAGE FLAG
2445	011456			NNOD:		

MAINDEC-11-DERSC-B
DERSCB.P11 TST51 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 62
MAINTENANCE MODE WRITE TEST

```

2446 ;*****
2447 ;TEST 51          MAINTENANCE MODE WRITE TEST
2448 ;*****
2449 011456 104400 TST51: SCOPE
2450
2451 ;MODULE TESTED: M7771, M7753, M7751
2452 ;THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR
2453 ;WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA
2454 ;TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES IS
2455 ;CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT THE END
2456 ;OF THE SECTOR. INDEX PULSES, RESYNC, TIMING PREAMBLE, AND SECTOR
2457 ;PULSES ARE ALSO CHECKED.
2458
2459 011460 012767 001602 167456 MRWRT: MOV    $1602,FLAG2   ;SET TEST FLAG
2460 011466 104414      CLRDK          ;CLEAR DRIVE REGISTERS
2461 011470 012767 000040 167472      MOV    #40,ONCEE     ;SETUP TEST FLAGS
2462 011476 104430      MRIND          ;SEND INDEX PULSE TO MR REG
2463 011500 104420      MRCK           ;CHECK MR REG
2464 011502 022701      22701         ;TO EQUAL 22701
2465 011504 104424      MRINT          ;INIT MAINT MODE (CLEAR MRSP)
2466 ;BY SENDING 2 CLOCK PULSES
2467
2468 ;FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
2469 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
2470 ;                           A WORD OF ALL 1'S
2471 ;                           FLOATING 1'S PATTERN (16 WORDS)
2472 ;                           A PATTERN OF 146314 (46 WORDS)
2473
2474 011506 012702 026666      MOV    #INBUF,R2      ;GET LOCATION OF OUTBUF
2475 011512 005022      CLR    (R2)+     ;CLEAR 1ST LOCATION
2476 011514 012722 177777      MOV    #-1,(R2)+   ;2ND WORD OF ALL ONES
2477 011520 005003      CLR    R3        ;CLEAR WORK LOC TO GENERATE
2478 011522 000261      SEC    R3        ;A PATTERN OF FLOATING ONES
2479 011524 006103      1$:    ROL    R3        ;GET PATTERN
2480 011526 103402      BCS    2$        ;DONE GET OUT
2481 011530 010322      MOV    R3,(R2)+   ;FILL BUFFER
2482 011532 000774      BR    1$        ;CONT
2483 011534 012703 000056      2$:    MOV    #46.,R3      ;FILL REMAINING PORTION OF
2484
2485 011540 012704 146314      3$:    MOV    #146314,R4   ;BUFFER WITH A PATTERN OF 146314
2486 011544 010422      MOV    R4,(R2)+   ;LOAD BUFFER
2487 011546 005303      DEC    R3        ;DONE YET?
2488 011550 001375      BNE    3$        ;NO
2489
2490 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) TO SECTOR 0
2491
2492 011552 012777 026666 167326      MOV    #INBUF,JRSBA   ;LOAD BUS ADDR REG
2493 011560 012777 177700 167316      MOV    #177700,JRSHC   ;LOAD WORD COUNT REG
2494 011566 012777 000061 167304      MOV    #61,JRSCL1    ;LOAD WRITE COMMAND
2495 011574 104454      GETSP          ;CLOCK ROUTINE TO GET SECTOR PULSE
2496 ;TO CLEAR OUT COUNTERS AND REGISTERS
2497 ;THAT OTHERWISE COULD NOT BE CLEARED.
2498 011576 104220      HLT    !MR       ;COULD NOT SET SECTOR PULSE (0)
2499 011600 104456      SPASS          ;CLOCK MR REG SP = 1

```

KOS

MAINDEC-11-DERSC-B
DERSCB.P11 TSTS1 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 63

```

2500 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
2501 011602 104430 MRIND
2502 011604 104420 MRCK
2503 011606 020501 20501 ,CHECK MR REG TO EQUAL
2504 011610 104000 HLT 20501 FOR A
2505 ,;WRITE COMD HAS BEEN ISSUED
2506 ;STEP THRU RESYNC PERIOD
2507
2508 011612 012767 001000 167364 MOV #512.,REPT
2509 011620 052767 000040 167342 8IS #BITS,ONCEE ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
2510 011626 104446 MRWRT1: MCLK1 ;CLOCK MR REG
2511 011630 104420 MRCK ;CHECK FOR
2512 011632 030511 30511 ;CORRECT DATA
2513 011634 104000 HLT ;MR = BAD GOOD = CORRECT DATA
2514 011636 104450 MCLK0 ;CLOCK MR REG
2515 011640 104420 MRCK ;CHECK FOR
2516 011642 020501 20501 ;CORRECT DATA
2517 011644 104000 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
2518 011646 005367 167332 DEC REPT
2519 011652 001365 BNE MRWRT1 ;FINISH LOOPING
2520 ;THROUGH RESYNC PERIOD
2521 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
2522 ;SP=0 EQUALS SECTOR PULSE
2523 011654 104446 MCLK1 ;CLOCK MR REG
2524 011656 104420 MRCK ;MR SHOULD
2525 011660 030111 30111 ;EQUAL 30111
2526 011662 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2527 011664 104450 MCLK0 ;CLOCK MR REG
2528 011666 104420 MRCK ;CHECK MR
2529 011670 020101 20101 ;TO EQUAL 20101
2530 011672 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2531
2532 ;PERFORM 63 MAINT CLOCK OPERATIONS--WRITING PREAMBLE
2533
2534 011674 012767 000077 167302 MOV #63.,REPT
2535 011702 104446 MRWRT2: MCLK1 ;CLOCK MR REG
2536 011704 104420 MRCK ;CHECK MR REG
2537 011706 031511 31511 ;TO EQUAL 31511
2538 011710 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2539 011712 104450 MCLK0 ;CLOCK MR REG
2540 011714 104420 MRCK ;CHECK MR REG
2541 011716 021501 21501 ;TO EQUAL 21501
2542 011720 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2543 011722 005367 167256 DEC REPT
2544 011726 001365 BNE MRWRT2 ;DONE YET
2545 ,;NO LOOP

```

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 64
DERSCB.P11 TST51 MAINTENANCE MODE WRITE TEST

```

2545 ;DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN
2546
2547 011730 104446 MCLK1 :CLOCK MR REG
2548 011732 104420 MRCK :CHECK MR REG
2549 011734 131511 131511 :TO EQUAL 131511
2550 011736 104000 HLT :MR REG=BAD GOOD=CORRECT ANS
2551 011740 104450 MCLK0 :CLOCK MR REG
2552 011742 104420 MRCK :MR REG SHOULD
2553 011744 025501 25501 :EQUAL 25501
2554 011746 104000 HLT :MR REG=BAD GOOD=CORRECT ANS
2555 011750 104446 MCLK1 :CLOCK MR REG
2556 011752 104420 MRCK :MR SHOULD EQUAL
2557 011754 135511 135511 :35511
2558 011756 104000 HLT

2559 ;PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE
2560 011760 012767 000010 167216 MOV $10,REPT
2561 011766 104450 MRWRT3: MCLK0 :CLOCK MR REG
2562 011770 104420 MRCK :CHECK MR REG
2563 011772 025501 25501 :TO EQUAL 25501
2564 011774 104000 HLT :MR=BAD GOOD=CORRECT ANS
2565 011776 104446 MCLK1 :CLOCK MR REG
2566 012000 104420 MRCK :CHECK MR REG
2567 012002 135511 135511 :TO EQUAL 135511
2568 012004 104000 HLT :MR REG=BAD GOOD=CORRECT ANS
2569 012006 00536? 167172 DEC REPT :DONE YES?
2570 012012 001365 BNE MRWRT3 :NO LOOP BACK

2571 ;MOVE DATA WORD INTO RS03 SHIFT REGISTER (M7753)
2572
2573
2574 012014 104450 MCLK0 :CLOCK MR REG
2575 012016 104420 MRCK :CHECK MR REG
2576 012020 021501 21501 :TO EQUAL 21501
2577 012022 104000 HLT :MR=BAD GOOD=CORRECT ANS
2578
2579 ;ENCODE SYNC 1 (M7751)
2580
2581 012024 104446 MCLK1 :CLOCK MR REG
2582 012026 104420 MRCK :MR REG SHOULD
2583 012030 123511 123511 :EQUAL 123511
2584 012032 104000 HLT :MR=BAD GOOD=CORRECT ANS
2585 012034 104450 MCLK0 :CLOCK MR REG
2586 012036 104420 MRCK :MR REG SHOULD NOW
2587 012040 033501 33501 :EQUAL 33501
2588 012042 104000 HLT :MR=BAD GOOD=CORRECT ANS
2589 012044 012705 026666 MOV #INBUF,RS :GET STARTING ADDR FOR DATA BUFFER
2590 012050 011504 MOV (RS),R4 :GET DATA

```

18INDEC-11-DERSC-B
DERSCB.P11 TST51 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 65

2591	012052	012767	002156	167136		MOV	\$1134., WORK	DOING A 1 SECTOR TRANSFER 63 WORDS 18 BITS PER WORD-CLOCK LOOPS TAKE CARE OF 1 BIT AT A TIME 63 TIMES 18 EQUALS 1134 LOOPS TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY)
2592						BIS		SET 1ST TRANSFER WORD FLAG
2593						XBIT		GET 1 BIT OF DATA
2594						CLKD1		SET MCLK IN RSMR
2595								AND CALCULATE MR REG
2596	012060	052767	000100	167102	1S:		#BITS, ONCEE	FOR CORRECT DATA (MWDB)
2597	012066	104432						MR REG NOT CORRECT
2598	012070	104434						CLEAR MCLK TO
2599								COMPLETE TRANSFER OF THIS BIT
2600								CALCULATE CORRECT ANS FOR
2601	012072	104000				HLT		MR REG (MWDB)
2602	012074	104436				CLKD0		MR=BAD GOOD=CORRECT ANS
2603								ON LAST WORD YET?
2604								YES
2605								ON CRC WORD YET?
2606	012076	104000				HLT		YES
2607	012100	032767	000200	167062		BIT	#BIT7, ONCEE	DONE WITH 63 WORDS?
2608	012106	001015				BNE	2S	NO
2609	012110	032767	000400	167052		BIT	#BIT8, ONCEE	
2610	012116	001040				BNE	3S	
2611	012120	005367	167072			DEC	WORK	
2612	012124	001360				BNE	1S	
2613								
2614	012126	052767	000200	167034		BIS	#BIT7, ONCEE	SET LAST WORD FLAG
2615	012134	012767	000023	167054		MOV	\$19., WORK	SET UP TO TRANSFER LAST WORD
2616	012142	005367	167050		2S:	DEC	WORK	DONE YET?
2617	012146	001347				BNE	1S	NO
2618	012150	052767	000400	167012		BIS	#BIT8, ONCEE	SET TRANSFERRING CRC WORD
2619	012156	042767	000200	167004		BIC	#BIT7, ONCEE	CLEAR LAST WORD FLAG
2620	012164	004767	011352			JSR	PC, GENCRC	GENERATE CRC WORD
2621								AND LEAVE IN "WORK"
2622	012170	012702	026666			MOV	\$INBUF, R2	GO TO END
2623	012174	062702	000200			ADD	\$200, R2	OF DATA BUFFER
2624	012200	016712	167012			MOV	WORK, R2	LOAD CRC WORD
2625	012204	010205				MOV	R2, R5	RESET POINTER FOR
2626	012206	162705	000002			SUB	\$2, R5	R5 FOR CRC WD
2627	012212	012767	000023	166776	3S:	MOV	\$19., WORK	SETUP TO XFER CRC
2628	012220	005367	166772			DEC	WORK	DONE YET
2629	012224	001320				BNE	1S	NO
2630								
2631								;EBL SHOULD NOW ASSERT
2632								
2633	012226	104446				MCLK1		CLOCK MR REG TO STOP THROUGH
2634								THE RS03 SECTOR DEAD BAND AREA
2635	012230	104420				MRCK		CHECK MR REG
2636	012232	113511				113511		TO EQUAL 113511
2637	012234	104000				HLT		MR REG=BAD GOOD=CORRECT ANS

MAINDEC-11-DERSC-B
DERSC8.P11 TSTS1RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
MAINTENANCE MODE WRITE TEST

MACY11 27(732) 04-OCT-76 12:56 PAGE 66

;LOOP 17 TIMES

2638
 2639
 2640 012236 012767 000017 166740 4S: MOV \$17,REPT
 2641 012244 104450 MCLK0 ;CLOCK MR REG
 2642 012246 104420 MRCK ;CHECK MR REG
 2643 012250 003501 3501 ;TO EQUAL 3501
 2644 012252 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2645 012254 104446 MCLK1 ;CLOCK MR REG
 2646 012256 104420 MRCK ;CHECK MR REG
 2647 012260 113511 113511 ;TO EQUAL 113511
 2648 012262 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2649 012264 005367 166714 DEC REPT ;DONE LOOPING YET?
 2650 012270 001365 BNE 4S ;NO
 2651

;FINISH UP

2652
 2653 012272 104450 MCLK0 ;CLOCK MR REG
 2654 012274 104420 MRCK ;CHECK MR REG
 2655 012276 003501 3501 ;TO EQUAL 3501
 2656 012300 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
 2657 012302 104446 MCLK1 ;CLOCK MR REG
 2658 012304 104420 MRCK ;CHECK MR REG
 2659 012306 111511 111511 ;TO EQUAL 111511
 2660 012310 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2661 012312 104450 MCLK0 ;CLOCK MR REG
 2662 012314 104420 MRCK ;CHECK MRE REG
 2663 012316 001501 1501 ;TO EQUAL 1501
 2664 012320 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2665
 2666 ;TRANSFER SHOULD NOW BE COMPLETE

2667
 2668 012322 104446 MCLK1 ;CLOCK MR REG
 2669 012324 104420 MRCK ;CHECK MR
 2670 012326 012711 12711 ;REG TO
 2671 012330 104000 HLT ;EQUAL 12711
 2672 012332 104450 MCLK0 ;CLOCK MR REG
 2673 012334 104420 MRCK ;CHECK MR REG
 2674 012336 002701 2701 ;TO
 2675 012340 104000 HLT ;EQUAL 2701

;NOW TEST CONTROLLER

2677
 2678
 2679 012342 005777 166532 TST #RS03S1 ;ANY ERRORS?
 2680 012346 100001 BPL 5\$;NO
 2681 012350 104014 HLT !DA!WC ;YES
 2682 012352 005777 166526 5\$: TST #RS03WC ;DID WC GO TO 0
 2683 012356 001401 BEQ +4 ;YES
 2684 012360 104010 HLT !WC ;WC SHOULD BE = TO 0
 2685 012362 022777 000001 166520 CMP #1, #RS0DA ;DID RSDA INCREMENT TO A 1
 2686 012370 001401 BEQ +4 ;YES
 2687 012372 104004 HLT !DA ;NO RSDA SHOULD=1
 2688 012374 032767 000002 166542 BIT #BIT1, FLAG2 ;IN MAINT VERIFY TEST?
 2689 012402 001002 BNE +6 ;NO
 2690 012404 000137 020564 JMP #MRVR2 ;YES, GO TO VERIFY TEST

MAINDEC-11-DERSC-B
DERSC8.P11 TSTS2RS11-RSG3 MAINTENANCE MODE DIAGNOSTIC
MAINTENANCE READ TEST

MACY11 27(732) 04-OCT-76 12:56 PAGE 67

2691
 2692
 2693
 2694 012410 104400 :*****
 2695 :TEST 52 MAINTENANCE READ TEST
 2696 :*****
 2697 :TSTS2: SCOPE
 2698 :
 2699 :MODULE TESTED: M7771, M7753, M7751
 2700 :THIS IS AN RSG3 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR READ TIMING
 2701 :TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE DISK DECODING LOGIC
 2702 :TO CORE MEMORY. (THE PHASE LOCK LOOP IS NOT TESTED)
 2703 012412 104414 MRD: CLR0K :CLEAR DRIVE REGISTERS
 2704 012414 052767 000040 166546 BIS #BITS,ONCEE :SET TYPE CLOCK COUNT FLAG
 2705 012422 042767 047716 166540 BIC #47716,ONCEE :CLEAR ALL OTHER FLAG BITS
 2706 012430 104430 MRIND :SEND INDEX PULSE TO MR REG
 2707 012432 104420 MRCK :CHECK MR REG
 2708 012434 022701 22701 :TO EQUAL 22701
 2709 012436 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
 2710 :BY SENDING 2 CLOCK PULSES
 2711 012440 005067 166500 CLR F1ACE :CLEAR FLAG TEST BITS
 2712 :
 2713 :FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
 2714 :DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
 2715 : :A WORD OF ALL 1'S
 2716 : :FLOATING 1'S PATTERN (15 WORDS)
 2717 : :A PATTERN OF 146314 (46 WORDS)
 2718 012444 012702 026666 MOV #INBUF,R2 :GET LOCATION OF INBUF
 2719 012450 005065 CLR (R2)+ :CLEAR 1ST LOCATION
 2720 012452 012722 177777 MOV \$-, (R2)+ :2ND WORD OF ALL ONES
 2721 012453 005063 CLR R3 :CLEAR WORK LOC TO GENERATE
 2722 012454 005061 SEC :A PATTERN OF FLOATING ONES
 2723 012455 005062 ROL R3 :GET PATTERN
 2724 012456 010303 BCS 25 :DONE GET OUT
 2725 012457 010302 MOV R3, (R2)+ :FILL BUFFER
 2726 012458 000274 BR 15 :CONT
 2727 012459 012703 000056 MOV #46, R3 :FILL REMAINING PORTION OF
 2728 012460 012704 146314 MOV \$146314, R4 :BUFFER WITH A PATTERN OF 146314
 2729 012461 010422 MOV R4, (R2)+ :LOAD BUFFER
 2730 012462 005303 DEC R3 :DONE YET
 2731 012463 001375 BNE 38 :NO
 2732 :
 2733 :NOTE
 2734 :INBUF CONTAINS THE TABLE OF DATA WHICH IS "READ"
 2735 :VIA THE MRDB BIT IN RSPR.
 2736 :OUTBUF IS WHERE THE DATA WORDS FROM THE
 2737 :MASSBUS ARE STORED.

2738 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0

2739

2740 012510 012777 027466 166370 MOV #OUTBUF,DRSBA LOAD BUS ADDRESS REG
 2741 012516 012777 177700 166360 MOV #177700,DRSHC LOAD WORD COUNT REG
 2742 012524 012777 000071 166346 MOV #71,DRSCS1 LOAD READ COMMAND
 2743 012532 012702 000100 CLR #100,R2 CLEAR THE OUTBUF TABLE SO THAT
 2744 012536 012703 027466 MOV #OUTBUF,R3 WHEN THE READ IS FINISHED, WE CAN
 2745 012542 005023 CLR (R3)+ COMPARE WHAT WE GOT (OUTBUF)
 2746 012544 005302 DEC R2 WITH WHAT WE EXPECTED (INBUF).
 2747 012546 001375 BNE 4\$
 2748 012550 104454 GETSP
 2749
 2750 012552 104220 HLT !MR
 012554 104456 SPASS
 2751 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 2752 012556 104430 MRIND
 2753 012560 104420 MRCK
 2754 012562 022601 22601
 2755 012564 104000 HLT
 2756 ;CHECK MR REG TO EQUAL
 2757 ;22601 FOR A
 2758 ;READ COMD
 2759
 2760 ;STEP THRU RESYNC PERIOD
 2761
 2762 012566 012767 001000 166410 MOV #512,REPT
 2763 012574 052767 000040 166366 BIS #BITS,ONCEE
 2764 012602 104446 MRRD1: MCLK1 TYPE OUT CLOCK COUNT
 2765 012604 104440 MRCK
 2766 012606 032611 32611 CLOCK MR REG
 2767 012610 104000 HLT CHECK FOR
 2768 012612 104450 MCLK0 CORRECT DATA
 2769 012614 104420 MRCK MR=BAD GOOD=CORRECT DATA
 2770 012616 022601 22601 CLOCK MR REG
 2771 012620 104000 HLT CHECK FOR
 2772 012622 005367 DEC REPT
 2773 012626 001365 166356 BNE MRRD1 FINISH LOOPING
 2774 ;THROUGH RESYNC PERIOD
 2775 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 2776 ;SP=0 EQUALS SECTOR PULSE
 2777 012630 104446 MCLK1 CLOCK MR REG
 2778 012632 104420 MRCK MR SHOULD
 2779 012634 032211 32211 EQUAL 32211
 2780 012636 104000 HLT MR=BAD GOOD=CORRECT ANSWER
 2781 012640 104450 MCLK0 CLOCK MR REG
 2782 012642 104420 MRCK CHECK MR
 2783 012644 022201 22201 TO EQUAL 22201
 2784 012646 104000 HLT MR=BAD GOOD=CORRECT ANSWER

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 69
 DEPSCB P11 ST52 MAINTENANCE READ TEST

2785 ;PERFORM 71 MAINT CLOCK OPERATIONS--
 2786
 2787 012650 012767 000107 166326 MRRD2: MOV #71.,REPT
 2788 012656 104446 MCLK1 :CLOCK MR REG
 2789 012660 104420 MRCK :CHECK MR REG
 2790 012662 033611 33611 :TO EQUAL 33611
 2791 012664 104000 HLT :MR=BAD GOOD=CORRECT ANS
 2792 012666 104450 MCLK0 :CLOCK MR REG
 2793 012670 104420 MRCK :CHECK MR REG
 2794 012672 023601 23601 :TO EQUAL 23601
 2795 012674 104000 HLT :MR=BAD GOOD=CORRECT ANS
 2796 012676 005367 166302 DEC :DONE YET
 2797 012702 001365 BNE MRRD2 :NO LOOP
 2798
 2799 ;READ SYNC"1"
 2800
 2801 012704 012777 000005 166212 MOV #15,DRSMR
 2802 012712 012777 000015 166204 MOV #15,DRSMR
 2803 012720 104420 MRCK
 2804 012722 133615 133615
 2805 012724 104000 HLT
 2806
 2807 ;READ DATA
 2808 012726 005067 166274 MRRD3: CLR WORK3 :CLEAR CLOCK COUNT FOR DATA WD
 2809 012732 012705 026666 MOV \$INBUF,RS :GET STARTING ADDRESS FOR DATA BUFFER
 2810 012736 162705 000002 SUB #2,RS
 2811 012742 012767 000045 166236 MOV #45,REPT1 :SETUP COUNTER FOR 1ST SB BIT
 2812 012750 012767 002200 166226 MOV #1152.,REPT :SETUP COUNTER TO TRANSFER
 2813 64 WORDS-15X64=1152
 2814 ;1 CLOCK PER 1 BIT OF DATA
 2815 012756 104444 1S: RBIT :GET 1 DATA BIT
 2816 012760 104440 CLKR1 :CLOCK MR REG
 2817 012762 104000 HLT :MR NOT CORRECT
 2818
 2819 012764 104442 CLKR0 :CLOCK MR REG
 2820 012766 104000 HLT :MR REG NOT CORRECT
 2821
 2822 012770 005367 166210 DEC :DONE WITH COMPLETE TRANSFER
 2823 012774 001370 BNE :NO

MAINDEU-11-DERSC-B
DERSC8.P11 TST52 RS11-RSG3 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 70

2824	012776	032767	000400	166164	2\$:	BIT BNE BIS MOV JSR	#BIT8,ONCEE 3\$ #BIT8,ONCEE REPT1,SAVEE PC,GENCRC	DID WE ALREADY DO CRC? YES NO SET CRC FLAG SAVE REPT1 GENERATE CRC WORD AND LEAVE IN LOC "WORK"
2825	013004	001030						
2826	013006	052767	000400	166154				
2827	013014	016767	166166	166152				
2828	013022	004767	010514					
2829								
2830	013026	012702	026666			MOV	\$INBUF,R2	
2831	013032	016767	166136	166146		MOV	SAVEE,REPT1	RESTORE REPT1
2832	013040	062702	000200			ADD	\$200,R2	STORE CRC WORD AT END OF
2833	013044	016712	166146			MOV	WORK,2R2	INBUF TABLE
2834	013050	010205				MOV	R2,RS	
2835	013052	162705	000002			SUB	\$2,RS	
2836	013056	012767	000022	166120		MOV	\$18.,REPT	SETUP TO TRANSFER 1 WD
2837	013064	000734				BR	1\$	TRANSFER CRC WD
2838	013066	104446				MCLK1		CLOCK MR REG
2839	013070	104420				MRCK		CHECK MR REG
2840	013072	117611				117611		TO EQUAL
2841	013074	104000				HLT		117611
2842	013076	104450				MCLK0		CLOCK MR REG
2843	013100	104420				MRCK		CHECK MR
2844	013102	003601				3601		TO EQUAL
2845	013104	104000				HLT		3601
2846	013106	104446				MCLK1		CLOCK MR REG
2847	013110	104420				MRCK		CHECK MR
2848	013112	113611				113611		TO EQUAL
2849	013114	104000				HLT		113611
2850	013116	104450				MCLK0		CLOCK MR REG
2851	013120	104420				MRCK		CHECK MR
2852	013122	003601				3601		TO EQUAL
2853	013124	104000				HLT		3601
2854								
2855								: PERFORM 20 MAINTENANCE CLOCK OPERATIONS
2856								: STEP INTO END OF SECTOR DEAD BAND
2857								: EBL IS NOW ASSERTED
2858								
2859	013126	012767	000020	166050	MR04:	MOV	\$20,REPT	
2860	013134	104446			1\$:	MCLK1		CLOCK MR REG
2861	013136	104420				MRCK		CHECK MR REG
2862	013140	113611				113611		TO EQUAL
2863	013142	104000				HLT		113611
2864	013144	104450				MCLK0		CLOCK MR REG
2865	013146	104420				MRCK		CHECK MR
2866	013150	003601				3601		REG TO
2867	013152	104000				HLT		EQUAL 3601!
2868	013154	005367				DEC	REPT	DONE YET?
2869	013160	001365		166024		BNE	1\$:NO
2870								
2871								: PERFORM ONE MAINTENANCE CLOCK OPERATION
2872								: SHOULD GET STROBE BUFFER
2873								
2874	013162	104446				MCLK1		CLOCK MR REG
2875	013164	104420				MRCK		CHECK MR
2876	013166	117611				117611		REG TO
2877	013170	104000				HLT		EQUAL 117611

F06 P1 DE5C-6 TST52 RSII-RSCG MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 71

2878 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
 2879 ;SHOULD COMPLETE TRANSFER.
 2880
 2881 013172 104450 MRD5: MCLK0 ;CLOCK MR REG
 2882 013174 022777 004270 165676 CMP \$4270,0RSC51 ;ANY ERRORS?
 2883 013202 001401 BEQ 1S ;NO
 2884 013204 104054 HLT !DA!DS!WC
 2885 013206 005777 165672 1S: TST 0RSWC ;DID WC GO TO 0
 2886 013212 001401 BEQ +4 ;YES
 2887 013214 104010 HLT !WC ;WC REG SHOULD=0
 2888 013216 022777 000001 165664 CMP \$1 0RSDA ;DOES RSAD=1
 2889 013224 001401 BEQ +4 ;YES
 2890 013226 104004 HLT !DA ;NO RSDA SHOULD=1
 2891
 2892 ;COMPARE DATA READ WITH INPUT BUFFER
 2893 ;WILL ONLY TYPEOUT 10 ERRORS --- BUT IF SW12 IS SET
 2894 ;IT WILL TYPE OUT ALL ERRORS
 2895
 2896 013230 012700 026666 MRD6: MOV #INBUF,BAD ;GET STARTING LOC OF EXPECTED DATA
 2897 013234 012701 027466 MOV #OUTBUF,GOOD ;GET STARTING LOC OF DATA "READ" FROM DISK
 2898 013240 012767 000012 165736 MOV #12 REPT ;SET UP ERROR COUNTER
 2899 013246 012705 000101 MOV #101,RS ;COMPARE 1 SECTOR
 2900 013252 005305 3S: DEC RS ;DONE WITH SECTOR
 2901 013254 001433 BEQ 2S ;YES GET OUT
 2902 013256 022021 CMP (BAD)+,(GOOD)+ ;IS DATA CORRECT?
 2903 013260 001774 BEQ 3S ;YES
 2904 013262 032777 010000 164300 BIT #BIT12,0SWR ;TYPE ALL ERRORS?
 2905 013270 001003 165706 BNE 1S ;YES
 2906 013272 005367 DEC REPT ;TYPED OUT 10 ERRORS YET?
 2907 013276 001422 BEQ 2S ;YES GET OUT
 2908 013300 024041 1S: CMP -(BAD),-(GOOD) ;GET ERROR
 2909 013302 104000 HLT ;TYPE OUT ERROR
 2910 013304 010067 165706 MOV BAD,WORK ;.ASCIZ "BAD ADDRESS= "
 2911 013310 104402 013314 TYPE +2 ;PUT WORK ON STACK
 2912 013332 016746 165660 MOV WORK,-(6) ;TYPE STACK IN OCTAL - SUPPRESS
 2913 013336 104406 TYPES
 2914 013340 022021 CMP (BAD)+,(GOOD)+
 2915 013342 000743 BR 3S ;DONE
 2916 013344

2917
 2918 :*****
 2919 TEST 53 MAINTENANCE MODE DATA WRITE CHECK TEST
 2920 *****
 2921 013344 104400 TST53: SCOPE
 2922 :*****
 2923 : MODULE TESTED: M7771, M7753, M7751
 2924 : A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION.
 2925 : WITHIN THE RS03, A WRITE CHECK FUNCTION IS IDENTICAL TO A
 2926 : READ FUNCTION.
 2927 013346 104414 MRWCK: CLRDK :CLEAR DRIVE REGISTERS
 2928 013350 052767 000040 165612 BIS #BITS,ONCEE :SET TYPE CLOCK COUNT FLAG
 2929 013356 042767 047716 165604 BIC #47716,ONCEE :CLEAR ALL OTHER FLAG BITS
 2930 013364 104430 MRIND :SEND INDEX PULSE TO MR REG
 2931 013366 104420 MRCK :CHECK MR REG
 2932 013370 022701 22701 :TO EQUAL 22701
 2933 013372 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
 2934 :BY SENDING 2 CLOCK PULSES
 2935 013374 012767 000004 165542 MOV #4,FLAG2 ;SET WC FLAG FOR CLKR1 ROUTINE
 2936 :*****
 2937 :FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
 2938 :DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
 2939 : :A WORD OF ALL 1'S
 2940 : :FLOATING 1'S PATTERN (16 WORDS)
 2941 : :A PATTERN OF 146314 (48 WORDS)
 2942 :
 2943 013402 012702 026666 MOV \$INBUF,R2 ;GET LOCATION OF INBUF
 2944 013405 005022 CLR (R2)+ ;CLEAR 1ST LOCATION
 2945 013410 012722 177777 MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
 2946 013414 005003 CLR R3 ;CLEAR WORK LOC TO GENERATE
 2947 013416 000261 SEC ;A PATTERN OF FLOATING ONES
 2948 013420 006103 1S: ROL R3 ;GET PATTERN
 2949 013422 103402 BCS 2\$;DONE GET OUT
 2950 013424 010322 MOV R3,(R2)+ ;FILL BUFFER
 2951 013426 000774 BR 1\$;CONT
 2952 013430 012703 000056 2S: MOV #46,R3 ;FILL REMAINING PORTION OF
 2953 013434 012704 146314 MOV \$146314,R4 ;BUFFER WITH A PATTERN OF 146314
 2954 013440 010422 3S: MOV R4,(R2)+ ;LOAD BUFFER
 2955 013442 005303 DEC R3 ;DONE YET
 2956 013444 001375 BNE 3S ;NO
 2957 :
 2958 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
 2959 :
 2960 013446 012777 026666 165432 MOV #INBUF,RSBA ;LOAD BUS ADDR REG
 2961 013454 012777 177700 165422 MOV \$177700,RSWC ;LOAD WORD COUNT REG
 2962 013462 012777 000051 165410 MOV #51,RSCS1 ;LOAD WRITE CHECK COMMAND
 2963 013470 104454 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
 2964 :TO CLEAR OUT COUNTERS AND REGISTERS
 2965 :THAT OTHERWISE COULD NOT BE CLEARED.
 2966 :
 2967 013472 104220 HLT ;COULD NOT SET SECTOR PULSE (0)
 2968 013474 104456 SPASS ;CLOCK MR REG SP = 1

MAINDEC-11-DERSC-B
DERSCB.P11 TST53 RSII-RSC3 MAINTENANCE MODE DIAGNOSTIC
MAINTENANCE MODE DATA WRITE CHECK TEST MACY11 27(732) 04-OCT-76 12:56 PAGE 73

```

2969 .ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
2970 013476 104430 MRIND
2971 013500 104420 MRCK ;CHECK MR REG TO EQUAL
2972 013502 022701 22701 ;22701
2973 013504 104000 HLT

2974
2975 ;STEP THRU RESYNC PERIOD
2976
2977 013506 012767 001000 165470 MOV $512.,REPT
2978 013514 052767 000040 165446 BIS #BITS,ONCEE ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
2979 013522 104446 MRWCK1: MCLK1 ;CLOCK MR REG
2980 013524 104420 MRCK ;CHECK FOR
2981 013526 032711 32711 ;CORRECT DATA
2982 013530 104000 HLT ;MR=BAD GOOD=CORRECT DATA
2983 013532 104450 MCLK0 ;CLOCK MR REG
2984 013534 104420 MRCK ;CHECK FOR
2985 013536 022701 22701 ;CORRECT DATA
2986 013540 104000 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC
2987 013542 005367 DEC REPT ;FINISH LOOPING
2988 013546 001365 BNE MRWCK1 ;THROUGH RESYNC PERIOD

2989
2990 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
2991 ;SP=0 EQUALS SECTOR PULSE
2992 013550 104446 MCLK1 ;CLOCK MR REG
2993 013552 104420 MRCK ;MR SHOULD
2994 013554 032311 32311 ;EQUAL 32311
2995 013556 104000 HLT ;MR=BAD GOOD=CORRECT ANS
2996 013560 104450 MCLK0 ;CLOCK MR REG
2997 013562 104420 MRCK ;CHECK MR
2998 013564 022301 22301 ;TO EQUAL 22301
2999 013566 104000 HLT ;MR=BAD GOOD=CORRECT ANS

3000
3001 ;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--
3002
3003 013570 012767 000107 165406 MOV $71.,REPT
3004 013576 104446 MRWCK2: MCLK1 ;CLOCK MR REG
3005 013600 104420 MRCK ;CHECK MR REG
3006 013602 033711 33711 ;TO EQUAL 33711
3007 013604 104000 HLT ;MR=BAD GOOD=CORRECT ANS
3008 013606 104450 MCLK0 ;CLOCK MR REG
3009 013610 104420 MRCK ;CHECK MR REG
3010 013612 023701 23701 ;TO EQUAL 23701
3011 013614 104000 HLT ;MR=BAD GOOD=CORRECT ANS
3012 013616 005367 DEC REPT ;DONE YET
3013 013622 001365 BNE MRWCK2 ;NO LOOP

```

MAINDEC-11-DERSC-B RS11-RSD3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:55 PAGE 74
DERSCB.P11 TST53 MAINTENANCE MODE DATA WRITE CHECK TEST

:READ SYNC"1"									
3014									
3015									
3016	013624	012777	000005	165272	MOV	\$5,DRSMR			
3017	013632	012777	000015	165264	MOV	\$15,DRSMR			
3018	013640	104420			MRCK				
3019	013642	133715			133715				
3020	013644	104000			HLT				
3021									
3022					: READ DATA				
3023	013646	005067	165354		MRWCK3: CLR	WORK3			
3024	013652	012705	026666		MOV	\$INBUF,RS			
3025	013656	162705	000002		SUB	\$2,RS			
3026	013662	012767	000045	165316	MOV	\$45,REPT1			
3027	013670	012767	002200	165306	MOV	\$1152.,REPT			
3028									
3029									
3030	013676	104444			1\$: RBIT				
3031	013700	104440			CLKR1				
3032	013702	104000			HLT				
3033									
3034	013704	104442			CLKR0				
3035	013706	104000			HLT				
3036									
3037	013710	005367	165270		DEC	REPT			
3038	013714	001370			BNE	1\$			
3039	013716	032767	000400	165244	2\$: BIT	\$BITB,ONCEEE			
3040	013724	001430			BNE	3\$			
3041	013726	052767	000400	165234	BIS	\$BITB,ONCEEE			
3042	013734	016767	165246	165232	MOV	REPT1,SAVEE			
3043	013742	004787	007574		JSR	PC,GENCRC			
3044									
3045	013746	012702	026666		MOV	\$INBUF,R2			
3046	013752	016767	165216		MOV	SAVEE,REPT1			
3047	013760	062702	000200	165226	ADD	\$200,R2			
3048	013764	016712	165226		MOV	WORK,2R2			
3049	013770	010205			MOV	R2,RS			
3050	013772	162705	000002		SUB	\$2,RS			
3051	013776	012767	000022	165200	MOV	\$18.,REPT			
3052	014004	000734			BR	1\$			

J06

MAINDEC-11-DERSC-B
DERSCB.P11 TST

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE DATA WRITE CHECK TEST

MACY11 27(732) 04-OCT-76 12:56 PAGE 75

3053	014006	104446		35:	MCLK1	CLOCK MR REG
3054	014010	104420			MRCK	CHECK MR REG
3055	014012	117711			117711	TO EQUAL
3056	014014	104000			HLT	117711
3057	014016	104450			MCLK0	CLOCK MR REG
3058	014020	104420			MRCK	CHECK MR
3059	014022	003701			3701	TO EQUAL
3060	014024	104000			HLT	3701
3061	014026	104446			MCLK1	CLOCK MR REG
3062	014030	104420			MRCK	CHECK MR
3063	014032	113711			113711	TO EQUAL
3064	014034	104000			HLT	113711
3065	014036	104450			MCLK0	CLOCK MR REG
3066	014040	104420			MRCK	CHECK MR
3067	014042	003701			3701	TO EQUAL
3068	014044	104000			HLT	3701

;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
;STEP INTO END OF SECTOR DEAD BAND
;EBL IS NOW ASSERTED

;PERFORM ONE MAINTENANCE CLOCK OPERATION
;SHOULD GET STROBE BUFFER

3088	014102	104446	MCLK1	CLOCK MR REG
3089	014104	104420	MRCK	CHECK MR
3090	014106	117711	117711	REG TO EQUAL
3091	014110	104000	HLT	117711

;PERFORM ONE MAINTENANCE CLOCK OPERATION
;SHOULD COMPLETE TRANSFER.

3097	014112	104450		MRWCKS:	MCLK0		: CLOCK MR REG
3098	014114	022777	004250	CMP	84250,2RSCL1		: ANY ERRORS?
3099	014122	001401		BEQ	IS		: NO
3100	014124	104054		HLT	:DA!DS!MC		
3101	014126	005777	164752	TST	3RSCLC		: DID MC GO TO 0
3102	014132	001401		BEQ	+4		: YES
3103	014134	104010		HLT	:MC		: MC REG SHOULD=0
3104	014136	022777	000001	CMP	#1,2RSCL0		: DOES RSCL0=1
3105	014144	001401		BEQ	+4		: YES
3106	014146	104004		HLT	:DA		: RSCL0 SHOULD=1

MAINDEC-11-DERSC-B
DERSCB.P11 TST54 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 76
MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

```

3107 ;*****TEST 54 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)*****
3108
3109
3110 014150 104400 TST54: SCOPE
3111
3112 :MODULES TESTED: M7753)
3113 :THE RS03 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE
3114 :SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY
3115 :ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC
3116 :WORD. THE CORRESPONDING CRC WORD IS THEN "READ" RESULTING
3117 :IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY
3118 :SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL
3119 :16 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.
3120
3121 014152 012767 000040 164764 MRCRC: MOV #40,FLAG2 :CLEAR TST FLAG
3122 014160 104414 CLRDK :CLEAR DRIVE REGISTERS
3123 014162 052767 000040 165000 BIS #BITS,ONCEE :TYPE CLOCK COUNT IF ERROR OCCURS
3124 014170 042767 047716 164772 BIC #47716,ONCEE :CLEAR ALL OTHER FLAG BITS
3125 014176 104430 MRIND :SEND INDEX PULSE TO MR REG
3126 014200 104420 MRCK :CHECK MR REG
3127 014202 022701 22701 :TO EQUAL 22701
3128 014204 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
3129 :BY SENDING 2 CLOCK PULSES
3130 014206 032767 000020 164730 BIT #BIT4,FLAG2 :FIRST TIME THROUGH
3131 014214 001023 BNE 35 :NO
3132 014216 012767 000001 164750 MOV #1,SAVEE :LOAD 1ST CRC WORD
3133
3134 :FILL MEMORY DATA BUFFER (INBUF) WITH 1 SECTOR
3135 :CREATE BUFFER WITH 72 WORDS OF 16 BITS WHICH EQUALS THE NO. OF BITS IN 64 18 BITS WORDS
3136 :DATA BUFFER CONTAINS 6 WORDS OF ZEROS
3137 :A WORD OF 236
3138 :A WORD OF 140000
3139 :64 WORDS OF ZEROS
3140 :IN THIS TEST, ALL 18 BITS OF THE RS03 DATA WORD MUST BE
3141 :MANIPULATED. HENCE A TABLE CONTAINING 1152 BITS (64X18) IS
3142 :REQUIRED INSTEAD OF A TABLE CONTAINING 64 WORDS.
3143 014224 012702 026666 MOV #INBUF,R2 :GET LOCATION OF INBUF
3144 014230 012703 000006 MOV #6,R3 :SETUP COUNTER
3145 014234 005022 1S: CLR (R2)+ :TO CLEAR THE
3146 014236 005303 DEC R3 :FIRST 6
3147 014240 001375 BNE 1S :WORDS
3148 014242 012722 000236 MOV #236,(R2)+ :LOAD A 236
3149 014246 012722 140000 MOV #140000,(R2)+ :LOAD A 140000
3150 014252 012703 000100 MOV #64,R3 :SETUP COUNTER
3151 014256 005022 2S: CLR (R2)+ :TO CLEAR THE
3152 014260 005303 DEC R3 :REMAINING WORDS
3153 014262 001375 BNE 2S :FOR

```

MAINDEC-11-DERSC-B
DERSC8.P11 TST54RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 77
MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3154 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0

3155

3156 014264 012777 027466 164614 3S: MOV #OUTBUF,JRSBA ;LOAD BUS ADDR REG
 3157 014272 012777 177700 164604 MOV #177700,JRSWC ;LOAD WORD COUNT REG
 3158 014300 012777, 000071 164572 MOV #71,JRS0\$1 ;LOAD READ COMMAND
 3159 014306 012777, 000200 164620 4S: MOV #200,R2
 3160 014312 012703 027466 BIS #OUTBUF,R3
 3161 014316 052767 000020 164620 CLR (R3)+ ;NO SET FLAG FOR 1ST TIME THROUGH TEST
 3162 014324 005023 DEC R2
 3163 014326 005302 BNE 4S
 3164 014330 001375 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
 3165 014332 104454 ;TO CLEAR OUT COUNTERS AND REGISTERS
 3166 ;THAT OTHERWISE COULD NOT BE CLEARED.
 3167 ;COULD NOT SET SECTOR PULSE (0)
 3168 014334 104220 HLT !MR ;CLOCK MR REG SP = 1
 3169 014336 104456 SPASS ;
 3170 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 3171 014340 104430 MRIND ;CHECK MR REG TO EQUAL
 3172 014342 104420 MRCK ;22601 FOR A
 3173 014344 022601 22601 ;READ COMD
 3174 014346 104000 HLT ;
 3175 ;STEP THRU RESYNC PERIOD
 3176
 3177 ;STEP THRU RESYNC PERIOD
 3178
 3179 014350 012767 001000 164626 MOV #512.,REPT ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
 3180 014356 052767 000040 164604 BIS #BITS,ONCEE ;CLOCK MR REG
 3181 014364 104446 MRCRC1: MCLK1 ;CHECK FOR
 3182 014366 104420 MRCK ;CORRECT DATA
 3183 014370 032611 32611 ;MR=BAD GOOD=CORRECT DATA
 3184 014372 104000 HLT ;CLOCK MR REG
 3185 014374 104450 MCLK0 ;CHECK FOR
 3186 014376 104420 MRCK ;CORRECT DATA
 3187 014400 022601 22601 ;ERROR WHILE CLOCKING THROUGH RESYNC
 3188 014402 104000 HLT ;FINISH LOOPING
 3189 014404 005367 164574 DEC REPT ;THROUGH RESYNC PERIOD
 3190 014410 001365 BNE MRCRC1 ;
 3191 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 3192 ;SP=0 EQUALS SECTOR PULSE
 3193 014412 104446 MCLK1 ;CLOCK MR REG
 3194 014414 104420 MRCK ;MR SHOULD
 3195 ;EQUAL 32211
 3196 014416 032211 32211 ;MR=BAD GOOD=CORRECT ANS
 3197 014420 104000 HLT ;CLOCK MR REG
 3198 014422 104450 MCLK0 ;CHECK MR
 3199 014424 104420 MRCK ;TO EQUAL 22201
 3200 014426 022201 22201 ;MR=BAD GOOD=CORRECT ANS
 3201 014430 104000 HLT ;

HINDEC-11-DERSC-8 MACY11 27(732) 04-OCT-76 12:56 PAGE 78
 JERSCB.P11 TST54 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3202 ;PERFORM 71 MAINT CLOCK OPERATIONS--
 3203
 3204 014432 012767 000107 164544 MOV #71.,REPT
 3205 014440 104446 MRCRC2: MCLK1 :CLOCK MR REG
 3206 014442 104420 MRCK :CHECK MR REG
 3207 014444 033611 33611 :TO EQUAL 33611
 3208 014446 104400 HLT :MR=BAD GOOD=CORRECT ANS
 3209 014450 104450 MCLK0 :CLOCK MR REG
 3210 014452 104420 MRCK :CHECK MR REG
 3211 014454 023601 23601 :TO EQUAL 23601
 3212 014456 104400 HLT :MR=BAD GOOD=CORRECT ANS
 3213 014460 005367 164520 DEC REPT
 3214 014464 001365 BNE MRCRC2 :DONE YET
 3215 :NO LOOP
 3216 ;READ SYNC"1"
 3217 014466 012777 000005 164430 MOV #5,WRSMR
 3218 014474 012777 000015 164422 MOV #15,WRSMR
 3219 014502 104420 MRCK
 3220 014504 133615 133615
 3221 014506 104400 HLT
 3222
 3223 ;READ DATA
 3224 014510 005067 164512 MRCRC3: CLR WORK3 :CLEAR CLOCK COUNT FOR DATA WD
 3225 014514 012705 026666 MOV #INBUF,R5 :GET STARTING ADDRESS FOR DATA BUFFER
 3226 014520 162705 000002 SUB #2,R5
 3227 014524 012767 000045 164454 MOV #45,REPT1 :SETUP COUNTER FOR 18 WORDS
 3228 014532 012767 002200 164444 MOV #1152.,REPT :SETUP COUNTER TO TRANSFER
 3229 :64 WORDS-18X64=1152
 3230 :1 CLOCK PER 1 BIT OF DATA
 3231 014540 104444 1\$: RBIT :GET 1 DATA BITS
 3232 014542 104440 CLKR1 :CLOCK MR REG
 3233 014544 104400 HLT :MR NOT CORRECT
 3234
 3235 014546 104442 CLKR0 :CLOCK MR REG
 3236 014550 104400 HLT :MR REG NOT CORRECT
 3237
 3238 014552 005367 164426 DEC REPT :DONE WITH COMPLETE TRANSFER
 3239 014556 001370 BNE 1\$:NO

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 79
DERSCB.P11 TST54 MAINTENANCE MODE CRC TEST I (NO DCK ERRORS)

3240	014560	032767	000400	164402	2\$:	BIT	#BIT8,ONCEE	DID WE ALREADY DO CRC?
3241	014566	001020				BNE	3\$	YES
3242	014570	052757	000400	164372		BIS	#BIT8,ONCEE	NO SET CRC FLAG
3243	014576	012702	026666			MOV	#INBUF,R2	MOVE CRC
3244	014602	062702	000220			ADD	#220,R2	WORD TO END OF
3245	014606	016712	164362		4\$:	MOV	SAVEE,3R2	INBUF TABLE
3246	014612	010205			5\$:	MOV	R2,R5	GET CRC WORD
3247	014614	162705	000002			SUB	#2,RS	
3248	014620	012767	000022	164356		MOV	#18.,REPT	SETUP TO TRANSFER 1 WD
3249	014626	000744				BR	1\$	TRANSFER CRC WD
3250	014630	104446			3\$::	MCLK1		CLOCK MR REG
3251	014632	104420				MRCK		CHECK MR REG
3252	014634	117611				117611		TO EQUAL
3253	014636	104000				HLT		117611
3254	014640	104450				MCLK0		CLOCK MR REG
3255	014642	104420				MRCK		CHECK MR
3256	014644	003601				3601		TO EQUAL
3257	014646	104000				HLT		3601
3258	014650	104446				MCLK1		CLOCK MR REG
3259	014652	104420				MRCK		CHECK MR
3260	014654	113611				113611		TO EQUAL
3261	014656	104000				HLT		11361!
3262	014660	104450				MCLK0		CLOCK MR REG
3263	014662	104420				MRCK		CHECK MR
3264	014664	003601				3601		TO EQUAL
3265	014666	104000				HLT		3601

MAINDEC-11-DERSC-B RS,1-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE B0
DERSCB.P11 TST54 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3266
3267
3268
3269
3270 014670 012767 000020 164306 MRCRC4: MOV \$20,REPT
3271
3272 014676 104446 1S: MCLK1 :CLOCK MR REG
3273 014700 104420 MRCX :CHECK MR REG
3274 014702 113611 113611 :TO EQUAL
3275 014704 104000 HLT :113611
3276 014706 104450 MCLK0 :CLOCK MR REG
3277 014710 104420 MRCX :CHECK MR
3278 014712 003601 3601 :REG TO
3279 014714 104000 HLT :EQUAL 3601
3280 014716 005367 DEC :DONE YET?
3281 014722 001365 164262 REPT
3282 BNE 1S :NO
3283
3284 :PERFORM ONE MAINTENANCE CLOCK OPERATION
3285 :SHOULD GET STROBE BUFFER
3286 014724 104446 MCLK1 :CLOCK MR REG
3287 014726 104420 MRCX :CHECK MR
3288 014730 117611 117611 :REG TO
3289 014732 104000 HLT :EQUAL 117611
3290
3291 :PERFORM ONE MAINTENANCE CLOCK OPERATION
3292 :SHOULD COMPLETE TRANSFER.
3293
3294 014734 104450 MRCRCS: MCLK0 :CLOCK MR REG
3295 014736 022777 004270 164134 CMP 164270,0RSCL1 :ANY ERRORS?
3296 014744 001401 BEQ 1S :NO
3297 014746 104054 HLT :DA!DS!WC
3298 014750 005777 164130 1S: TST :RSWC
3299 014754 001401 BEQ :+4
3300 014756 104010 HLT :WC
3301 014760 006167 164210 ROL :SAVEE
3302 014764 103404 BCS :23
3303 014766 004767 010670 JSR :PC,MDATA
3304 014772 000167 177162 JMP :MRCRC
3305 014776 :
2S:
3306

:PERFORM 20 MAINTENANCE CLOCK OPERATIONS
:STEP INTO END OF SECTOR DEAD BAND
:EBL IS NOW ASSERTED.

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS) MACY11 27(732) 04-OCT-76 12:56 PAGE 81

24-OCT-76-DERSC-B RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 82
JCRSCB.P11 TST55 MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

```

3360 015160 104454           GETSP          ;CLOCK ROUTINE TO GET SECTOR PULSE
3361                                         ;TO CLEAR OUT COUNTERS AND REGISTERS
3362                                         ;THAT OTHERWISE COULD NOT BE CLEARED.
3363 015162 104420             HLT   !MR      ;COULD NOT SET SECTOR PULSE (0)
3364 015164 104456             SPASS          ;CLOCK MR REG SP = 1
3365 :ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
3366 015166 104430             MRIND          ;CHECK MR REG TO EQUAL
3367 015170 104420             MRCK           ;22601
3368 015172 022601             22601          ;HLT
3369 015174 104000             .               ;STEP THRU RESYNC PERIOD
3370
3371
3372
3373 015176 012767 001000 164000    MOV   $512, REPT    ;TYPE OUT CLOCK COUNT
3374 015204 052767 000040 163756    BIS   #BITS,ONCEE  ;CLOCK MR REG
3375 015212 104446             MROCK1: MCLK1    ;CHECK FOR
3376 015214 104420             MRCK           ;CORRECT DATA
3377 015216 032611             32611          ;MR=BAD GOOD=CORRECT DATA
3378 015220 104000             HLT             ;CLOCK MR REG
3379 015222 104450             MCLK0          ;CHECK FOR
3380 015224 104420             MRCK           ;CORRECT DATA
3381 015226 022601             22601          ;ERROR WHILE CLOCKING THROUGH RESYNC
3382 015230 104000             HLT             ;FINISH LOOPING
3383 015232 005367             DEC             ;THROUGH RESYNC PERIOD
3384 015236 001365             BNE   MROCK1    ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
3385                                         ;SP=0 EQUALS SECTOR PULSE
3386                                         ;MCLK1          ;CLOCK MR REG
3387                                         ;MRCK           ;MR SHOULD
3388 015240 104446             322             ;EQUAL 32211
3389 015242 104420             HLT             ;MR=BAD GOOD=CORRECT ANSWER
3390 015244 032211             MRCK           ;CLOCK MR REG
3391 015246 104000             22201          ;CHECK MR
3392 015250 104450             MCLK0          ;TO EQUAL 22201
3393 015252 104420             MRCK           ;MR=BAD GOOD=CORRECT ANSWER
3394 015254 022201             HLT
3395 015256 104000

```

;PERFORM ?1 MAINT CLOCK OPERATIONS--

3406	015260	012767	000107	163716		MOV	\$71.,REPT	
3409	015266	1044446			MROCK2:	MCLK1		:CLOCK MR REG
3410	015270	104420				MRCK		:CHECK MR REG
3411	015272	033611				33611		:TO EQUAL 33611
3412	015274	104000				HLT		:MR=BAD GOOD=CORRECT ANS
3413	015276	104450				MCLK0		:CLOCK MR REG
3414	015300	104420				MRCK		:CHECK MR REG
3415	015302	023601				23601		:TO EQUAL 23601
3416	015304	104000				HLT		:MR=BAD GOOD=CORRECT ANS
3417	015306	005367		163672		DEC	REPT	:DONE YET
3418	015312	001365			BNE	MROCK2		:NO LOOP
3419								
3420								
3421								
3422								
3423								
3424								
3425	015366	1044444			IS:	RBIT		:GET 1 DATA BITS
3426	015370	1044440				CLKR1		:CLOCK MR REG
3427	015372	104000				HLT		:MR NOT CORRECT
3428								
3429	015374	1044442				CLKR0		:CLOCK MR REG
3430	015376	104000				HLT		:MR REG NOT CORRECT
3431								
3432	015400	005367		163600		DEC	REPT	:DONE WITH COMPLETE TRANSFER
3433	015404	001370			BNE	IS		:NO

MAINDEC-11-DERSC-B
DERSCB.P11 TST55 RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACYII 27(732) 04-OCT-76 12:56 PAGE 84
MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

3434	015406	032767	000400	163554	2S:	B1T	#BIT8,ONCEE	; DID WE ALREADY DO CRC?
3435	015414	001020				BNE	3S	; YES
3436	015416	052767	000400	163544		BIS	#BIT8,ONCEE	; NO SET CRC FLAG
3437	015424	012702	026666			MOV	#INBUF R2	; MOVE CRC
3438	015430	062702	000220			ADD	#220,R2	; WORD TO END OF
3439	015434	012712	000000		4S:	MOV	#0,R2	; INBUF TABLE
3440	015440	010205			5S:	MOV	R2,R5	; GET CRC WORD
3441	015442	162705	000002	163530		SUB	#2,R5	
3442	015446	012767	000022			MOV	#18.,REPT	; SETUP TO TRANSFER 1 WD
3443	015454	000744				BR	1S	; TRANSFER CRC WD
3444	015456	104446			3S:	MCLK1		; CLOCK MR REG
3445	015460	104420				MRCK		; CHECK MR REG
3446	015462	117611				117611		; TO EQUAL
3447	015464	104000				HLT		; 117611
3448	015466	104450				MCLK0		; CLOCK MR REG
3449	015470	104420				MRCK		; CHECK MR
3450	015472	003601				3601		; TO EQUAL
3451	015474	104000				HLT		; 3601
3452	015476	104446				MCLK1		; CLOCK MR REG
3453	015500	104420				MRCK		; CHECK MR
3454	015502	113611				113611		; TO EQUAL
3455	015504	104000				HLT		; 113611
3456	015506	104450				MCLK0		; CLOCK MR REG
3457	015510	104420				MRCK		; CHECK MR
3458	015512	003601				3601		; TO EQUAL
3459	015514	104000				HLT		; 3601

1-DERSC-9
JESUB.P1 7555 RS 1-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 85
MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

```

3450 ;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
3461 ;STEP INTO END OF SECTOR DEAD BAND
3462 ;EBL IS NOW ASSERTED
3463
3464 015516 012767 0C0020 163460 MRDCK4: MOV #20,REPT
3465 015524 104446 IS: MCLK1 :CLOCK MR REG
3466 015526 104420 MRCK :CHECK MR REG
3467 015530 113611 113611 :TO EQUAL
3468 015532 104000 HLT :113611
3469 015534 104450 MCLK0 :CLOCK MR REG
3470 015536 104420 MRCK :CHECK MR
3471 015540 003601 3601 :REG TO
3472 015542 104000 HLT :EQUAL 3601
3473 015544 005367 DEC REPT :DONE YET?
3474 015550 001365 BNE IS :NO
3475
3476
3477 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3478 ;SHOULD GET STROBE BUFFER
3479
3480 015552 104446 MCLK1 :CLOCK MR REG
3481 015554 104420 MRCK :CHECK MR
3482 015556 117611 117611 :REG TO
3483 015560 104000 HLT :EQUAL 117611
3484
3485 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
3486 ;SHOULD COMPLETE TRANSFER.
3487
3488 015562 104450 MRDCK5: MCLK0 :CLOCK MR REG
3489 015564 022777 144270 163306 CMP #144270,RSRCS1 :ANY ERRORS?
3490 015572 001401 BEQ IS :NO
3491 015574 104054 HLT !DA!DS!WC
3492 015576 005777 163302 IS: TST RSRWC :DID WC GO TO 0
3493 015602 001401 BEQ +4 :YES
3494 015604 104010 HLT !WC :WC REG SHOULD=0
3495 015606 022777 100000 163300 CMP $100000,RSRER :DID DCK SET?
3496 015614 001417 BEQ 3$ :YES
3497 015616 104050 HLT !DS!WC
3498 015620 104402 015624 TYPE +2 :ASCIZ <15><12>"DCK DID NOT SET "
3499 015650 004767 004244 JSR PC,CRCTYP :GET IC THAT FAILED AND TYPE IT
3500 015654 000241 3$: CLC
3501 015656 006167 163312 ROL SAVEE :GET NEXT CRC WORD
3502 015662 103404 BCS 2$ :DONE - BRANCH
3503 015664 004767 007772 JSR PC,MDATA :SHIFT DATA PATTERN
3504 015670 000167 177112 JMP MRDCK :RESTART TEST WITH NEW DATA PATTERN
3505 015674
2$:
```

MAINDEC-11-DERSC-B
DERSCB.P11 TST55

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC
IGNORE FUNCTION TEST

MACYII 27(732) 04-OCT-7E 12:56 PAGE 86

H07

3506 ;*****
3507 ;TEST 56 IGNORE FUNCTION TEST
3508 ;*****
3509 015674 104400 ;TST56: SCOPE
3510
3511 ;MODULE TESTED: M7759, M7770
3512 ;PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN THE DRIVE
3513 ;ERROR REGISTER (RSER). TRY TO START A READ TRANSFER. THE "GO" BIT IN
3514 ;RSCS1 SHOULD NOT SET. MISSED TRANSFER ERROR (MXF) SHOULD SET IN RSCS2
3515 ;WHICH IN TURN SHOULD CAUSE "TRE" AND "SC" TO SET IN RSCS1.
3516
3517 015676 104414 MRIFT: CLRDK ;CLEAR ALL REGISTERS
3518 015700 104416 MRDMO ;PUT DRIVE INTO MAINT MODE
3519 015702 104420 MRCK ;CHECK MR REG
3520 015704 022701 22701 ;TO EQUAL 22701
3521 015706 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
3522 015710 012777 177777 163176 MOV #1,RSER ;SET ERRORS
3523 015716 016777 163242 163172 MOV UNITSV,RSAS ;CLEAR ATA BIT IN RSAS
3524 ;AND ERROR BITS IN RSCS1
3525 015724 012777 027466 163154 MOV #OUTBUF,RSBA ;LOAD RSBA
3526 015732 012777 177777 163144 MOV #1,RSWC ;LOAD RSWC
3527 015740 012777 000071 163132 MOV #71,RSCS1 ;LOAD READ FUNCTION
3528 015746 032777 000001 163124 BIT #BIT0,RSCS1 ;IS "GO" BIT ZERO?
3529 015754 001401 BEQ IS ;YES
3530 015756 104140 HLT !DS!AS ;"GO" BIT IN RSCS1 SHOULD NOT
3531 ;LOAD IF ERRORS ARE PRESENT IN THE DRIVE
3532 015760 012767 177777 163230 1\$: MOV #177777,WORK ;LOAD IF ERRORS ARE PRESENT IN THE DRIVE
3533 015766 005367 163224 5\$: DEC WORK ;SETUP TIMEOUT FOR MXF ERROR
3534 015772 000240 NOP
3535 015774 000240 NOP
3536 015776 001373 BNE 5\$
3537 016000 017700 163076 MOV #RSCS2,BAD ;CHECK RSCS2 FOR MXF
3538 016004 012701 001100 MOV #1100,GOOD ;GET CORRECT ANSWER
3539 016010 056701 163146 BIS UNNUM,GOOD ;FOR RSCS2
3540 016014 020001 CMP BAD,GOOD ;IS RSCS2 CORRECT
3541 016016 001401 BEQ 2\$;YES
3542 016020 124000 HLT ;BAD=RSCS2 GOOD=CORRECT ANSWER
3543 ;MXF SHOULD BE SET IN RSCS2
3544 ;FOR A READ WAS ISSUED
3545 ;WITH ERROR BITS SET IN RSER.
3546 016022 022777 144270 163050 2\$: CMP #144270,RSCS1 ;IS RSCS1 CORRECT?
3547 016030 001401 BEQ 3\$;YES
3548 016032 104042 HLT !DS!ER ;SC AND TRE SHOULD BE SET FOR
3549 ;MXF SHOULD BE SET IN RSCS2

107

RAINDEC-11-DERSC-B RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 87
DERSCB.P11 TST56 IGNORE FUNCTION TEST

MAINDEC-11-DERSC-B
DERSCB.P11 TST57RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
INVALID ADDRESS ERROR (IAE) TEST MACY11 27(732) 04-OCT-76 12:56 PAGE 88

3574 ;*****
 3575 ;TEST 57 INVALID ADDRESS ERROR (IAE) TEST
 3576 ;*****
 3577 016114 104400 TST57: SCOPE
 3578
 3579 :MODULE TESTED M7754, M7770
 3580 :FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK
 3581 :ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN
 3582 :THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO
 3583 :RSCSI WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE
 3584 :DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE
 3585 :CONTROL REGISTER (RSCS1).

3586 016116 042767 000040 163044	BIC #BIT5,ONCEE	CLEAR CLK CNT FLAG
3587 016124 012702 004000 162652	MOV #4000,R2	LOAD R2 WITH INVALID ADDR
3588 016130 012767 016136 162652	MOV #4\$,LA0	LOOP HERE ON ERROR
3589 016136 104416	MRDMD	PUT DRIVE IN MAINT MODE
3590 016140 104420	MRCK	CHECK MAINT REG
3591 016142 022701	22701	
3592 016144 104424	MRINT	
3593 016146 032767 000004 163014	BIT #BIT2,ONCEE	INIT MAINT MODE (CLEAR MRSP) LOOPING ON ERRORS>
3594 016154 001002	BNE 1\$	YES
3595 016156 006102	ROL R2	GET INVALID ADDRESS
3596 016160 103454	BCS IADONE	DONE FLOATING A ONE YET?
3597 016162 010277 162722	MOV R2,RSDA	LOAD RSDA WITH INVALID ADDRESS
3598 016166 012777 000071 162704	MOV #71,RSCS1	DO A READ TO INVALID ADDR
3599 016174 022777 002000 162712	CMP #2000,RSER	IS RSER CORRECT?
3600 016202 001404	BEQ 2\$	YES
3601 016204 052767 000004 162756	BIS #BIT2,ONCEE	SET ERROR BIT
3602 016212 104044	HLT !DS!DA	RSER SHOULD=2000 FOR A READ COMMAND WAS GIVEN TO AN ILLEGAL ADDRESS
3603		CLEAR ERROR FLAG
3604		DID IAE SET?
3605 016214 042767 000004 162746	2\$: BIC #BIT2,ONCEE	YES
3606 016222 022777 150600 162662	CMP #150600,RSDS	SET ERROR BIT
3607 016230 001404	BEQ 3\$	RSDS SHOULD=150600 FOR
3608 016232 052767 000004 162730	BIS #BIT2,ONCEE	IAE SHOULD BE SET IN RSER
3609 016240 104044	HLT !DS!DA	CLEAR ERROR FLAG
3610		DID SC SET?
3611 016242 042767 000004 162720	3\$: BIC #BIT2,ONCEE	YES
3612 016250 032777 100000 162622	BIT #BIT15,RSCS1	SET ERROR BIT
3613 016256 001004	BNE 5\$	SC SHOULD BE SET IN RSCS1
3614 016260 052767 000004 162702	BIS #BIT2,ONCEE	FOR IAE SHOULD BE SET IN RSER
3615 016266 104044	HLT !DA!DS	CLEAR ERROR BIT
3616		CLEAR ALL ERRORS
3617 016270 042767 000004 162672	5\$: BIC #BIT2,ONCEE	DID IAE CLEAR?
3618 016276 104414	CLRDCK	YES
3619 016300 005777 162610	TST RSER	IAE DID NOT CLEAR
3620 016304 001401	BEQ +4	CONTINUE
3621 016306 104040	HLT !DS	DONE
3622 016310 000712	BR 4\$	
3623 016312	IADONE:	

K07

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 89
DERSCB.P1 TST60 OPERATION INCOMPLETE ERROR TEST

```

3624 ; **** TEST 60 ****
3625 ; **** OPERATION INCOMPLETE ERROR TEST ****
3626 ; ****
3627 016312 104400
3628 ; **** TST60: SCOPE ****
3629 ; **** MODULE TESTED M7770 ****
3630 ; **** PUT THE DISK IN MAINTENANCE MODE AND START A READ COMMAND ****
3631 ; **** THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE ****
3632 ; **** ROTATION OF THE DISK SURFACE. THE THIRD INDEX PULSE SHOULD ****
3633 ; **** CAUSE OPERATION INCOMPLETE "OPI" TO APPEAR IN THE DRIVE ERROR ****
3634 ; **** REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS) ****
3635
3636 016314 104414 MROPI: CLRDK :CLEAR ALL DRIVE REGISTERS
3637 016316 013777 027466 162562 MOV #OUTBUF,RSBA :SETUP RSBA
3638 016324 012777 177777 162552 MOV #-1,RSWC :SETUP RSWC
3639
3640 016332 104416 MRDMO :PUT DRIVE INTO MAINT MODE
3641 016334 104420 MRCK :CHECK MAINT REG
3642 016336 022701 22701 :TO EQUAL 22701
3643 016340 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
3644
3645 016342 012777 000071 162530 MOV #71,RSCL1 :LOAD A READ COMMAND
3646
3647 016350 104430 MRIND :ISSUE THREE INDEX
3648 016352 104430 MRIND PULSES TO
3649 016354 104430 MRIND CAUSE OPI
3650
3651 ; NOW CHECK FOR CORRECT ERRORS IN RSER AND RSDS
3652 016356 017700 162532 MOV #RSER,BAD :GET RSER
3653 016362 012701 020000 MOV #20000,GOOD :GET CORRECT ANSWER
3654 016366 020100 CMP GOOD,BAD :DID OPI SET IN RSER?
3655 016370 001434 BEQ 1$ :YES
3656 016372 104402 016376 TYPE ..+2 :ASCIZ <15><12>"OPI IN RSER SHOULD SET-3 INDEX PULSES W
3657 016460 104000 HLT :RSER=BAD GOOD=CORRECT ANSWER
3658
3659 016462 022777 150600 162422 1$: CMP #150600,RSDS :DID CORRECT ERRORS SET?
3660 016470 001401 BEQ 2$ :YES
3661 016472 104040 HLT !DS :RSDS SHOULD=150600 BECAUSE
3662 :OF OPI ERROR IN RSER
3663 016474 022777 144270 162376 2$: CMP #144270,RSCL1 :DID SC AND TRE SET IN RSCL1?
3664 016502 001401 BEQ MROPIA :YES
3665 016504 104050 HLT !DS!WC :SC AND TRE SHOULD SET IN RSCL1
3666 :BECAUSE OF ERROR IN RSER
3667 016506 104414 MROPIA: CLRDK :CLEAR ALL ERRORS
3668 016510 005777 162400 TST #RSER :DID OPI CLEAR IN RSER ?
3669 016514 001437 BEQ 1$ :YES
3670 016516 104402 016522 TYPE ..+2 :ASCIZ <15><12>"OPI IN RSER DID NOT CLEAR BY SETTING CL
3671 016612 104040 HLT !DS :RSER SHOULD=0
3672 016614 022777 010600 162270 1$: CMP #10600,RSDS :DID ERROR BITS CLEAR IN RSDS
3673 :BY SETTING CLR BIT IN RSCL2
3674 016622 001401 BEQ ..+4 :YES
3675 016624 104040 HLT !DS :RSDS SHOULD=10600

```

MAINDEC-11-DERSC-8
DERSC8.P11 TST61

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
PARITY ERROR TEST

MACY11 27(732) 04-OCT-76 12:56 PAGE 90

L07

3676

3677

3678

3679

016626 104400

3680

3681

3682

3683

3684

3685

3686

016630 104414

3687

016632 042767 000040 162330

3688

016640 104416

3689

016642 104420

3690

016644 022701

3691

016646 104424

3692

016650 052777 000020 162224

3693

016656 012777 000077 162224

3694

016664 022777 000010 162222

3695

016672 001401

3696

016674 104040

3697

3698

3699

3700

016676 022777 104200 162174

3701

016704 001401

3702

016706 104044

3703

016710 022777 000077 162172

3704

016716 001401

3705

016720 104004

3706

3707

3708

3709

016722 104414

3710

016724 022777 004200 162146

3711

016732 001401

3712

016734 104044

3713

3714

016736 005777 162152

3715

016742 001401

3716

016744 104044

3717

TEST 61 PARITY ERROR TEST

TST61: SCOPE

;MODULES TESTED: M7754, M7770
;SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN
;THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSAS
;AND 'SC' TO SET IN RSCS1.

	MRPAR:	CLRDK	BIC	#BIT5,ONCEE	CLEAR ALL REGISTERS
		MRDMO	MRCK	22701	CLEAR CLK CNT FLAG
		MAINT	BIS	#BIT4,RSCS2	PUT DRIVE IN MAINT MODE
		MOV	BEQ	#77,RSDA	CHECK MAINT TO EQUAL 22701
		CMP	BEQ	\$10,RSER	INIT MAINT MODE (CLEAR MRSP)
		HLT	+4		SET THE "PAT" BIT.
					BY WRITING INTO THIS REGISTER,
					PAR SHOULD SET IN RSER
					DID PAR SET?
					YES
					"PAT" IN RSER SHOULD BE SET FOR
					THE "PAT" BIT WAS SET IN RSCS2
					WHEN PROGRAM TRIED TO WRITE INTO RSDA
					DID PAR CAUSE SC TO SET?
					YES
					SC SHOULD BE SET IN RSCS1 FOR
					PAR SHOULD BE SET IN RSER
					DID RSDA GET LOADED?
					YES
					RSDA SHOULD=77 FOR PAT
					BIT WAS SET WHEN PROGRAM
					TRIED TO WRITE INTO RSDA
					CLEAR ALL ERRORS
					DID ERRORS CLEAR?
					YES
					SC DID NOT CLEAR BY USING
					THE "CLR" BIT IN RSCS2
					DID PAR CLEAR?
					YES
					PAR DID NOT CLEAR BY USING
					THE CLR BIT IN RSCS2

3718 ;*****
 3719 ;TEST 62 MAINTENANCE MODE INTERRUPT TEST
 3720 ;*****
 3721 016746 104400 ;TST62: SCOPE
 3722
 3723 ;MODULE TESTED M7771
 3724 ;IN THIS TEST THE INTERRUPT ENABLE BIT IS SET (I.E.).
 3725 ;A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMR"
 3726 ;ERROR IS CREATED WHILE THE FIRST SECTOR IS BEING WRITTEN
 3727 ;THIS SHOULD CAUSE THE DRIVE TO INTERRUPT AFTER THE FIRST
 3728 ;SECTOR IS WRITTEN. AND CAUSE THE TRANSFER TO TERMINATE
 3729

3730 016750 012767 001602 162166	MREX:	MOV #1602,FLAG2	
3731 016756 104414	CLRD0K		;CLEAR DRIVE REGISTERS
3732 016760 012737 000200 177776	MOV \$200,2IPS		;SETUP FOR INTERRUPT
3733 016766 012706 000500	MOV #500,SP		
3734 016772 012767 000040 162170	MOV #40,ONCEE		;SET TYPE CLOCK CNT WITH ERROR MESSAGE FLAG
3735 017000 104430	MRIND		;SEND INDEX PULSE TO MR REG
3736 017002 104420	MRCK		;CHECK MR REG
3737 017004 022701	22701		;TO EQUAL 22701
3738 017006 104424	MRINT		;INIT MAINT MODE (CLEAR MRSP) ;BY SENDING 2 CLOCK PULSES

3740
 3741 ;FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (2 SECTORS)
 3742 ;DATA BUFFER WORDS ARE : A WORD OF ALL 0'S - ALL 1'S
 3743 ; FLOWING 1'S PATTERN (16 WORDS)
 3744 ; A PATTERN OF 146314 (110 WORDS)

3745 017010 012702 026666	MOV #INBUF,R2		;GET LOCATION OF OUTBUF
3746 017014 005022	CLR (R2)+		;CLEAR 1ST LOCATION
3748 017016 012722 177777	MOV #-1,(R2)+		;2ND WORD OF ALL ONES
3749 017022 005003	CLR R3		;CLEAR WORK LOC TO GENERATE
3750 017024 000261	SEC		A PATTERN OF FLOATING ONES
3751 017026 006103	15: ROL R3		GET PATTERN
3752 017030 103402	BCS 2S		DONE GET OUT
3753 017032 010322	MOV R3,(R2)+		FILL BUFFER
3754 017034 000774	BR 1S		CONT
3755 017036 012703 000156	2S: MOV \$110,R3		FILL REMAINING PORTION OF
3756 017042 012704 146314	MOV \$146314,R4		BUFFER WITH A PATTERN OF 146314
3757 017046 010422	3S: MOV R4,(R2)+		LOAD BUFFER
3758 017050 005303	DEC R3		DONE YET?
3759 017052 001375	BNE 3S		NO

3760
 3761 ;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (2 SECTORS)

3762 017054 012777 017674 162046	MOV \$INTMR,2RSVEC		;SETUP INTERRUPT VECTOR
3763 017062 012777 000340 162042	MOV #340,2RSVCP		
3764 017070 012777 026666 162010	MOV \$INBUF,2RSBA		;LOAD BUS ADDR REG
3765 017076 012777 177600 162000	MOV \$177600,2RSWC		;LOAD WORD COUNT REG
3766 017104 012777 000161 161766	MOV \$161,2RSCS1		;LOAD WRITE COMMAND I/E
3767 017112 104454	GETSP		CLOCK ROUTINE TO GET SECTOR PULSE
3768			TO CLEAR OUT COUNTERS AND REGISTERS
3769			THAT OTHERWISE COULD NOT BE CLEARED.
3770 017114 104220	HLT	!MR	COULD NOT SET SECTOR PULSE (0)
3771 017116 104456	SPASS		CLOCK MR REG SP = 1

MAINDEC-11-DERSC-B
DERSCB.P11 TST62RS11-R503 MAINTENANCE MODE DIAGNOSTIC
MAINTENANCE MODE INTERRUPT TEST MACY11 27(732) 04-OCT-76 12:56 PAGE 92

3772 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 3773 017120 104430 MRIND
 3774 017122 104420 MRCK ;CHECK MR REG TO EQUAL
 3775 017124 020501 20501 ;20501
 3776 017126 104000 HLT

3777
 3778 ;STEP THRU RESYNC PERIOD
 3779

3780 017130 012767 001000 162046	MOV #512,REPT	
3781 017136 052767 000040 162024	BIS #BITS,ONCEE	;TYPE OUT CLOCK COUNT IF ERROR OCCURS
3782 017144 104446	MREX1: MCLK1	CLOCK MR REG
3783 017146 104420	MRCK	CHECK FOR
3784 017150 030511	30511	CORRECT DATA
3785 017152 104000	HLT	MR = BAD GOOD = CORRECT DATA
3786 017154 104450	MCLK0	CLOCK MR REG
3787 017156 104420	MRCK	CHECK FOR
3788 017160 020501	20501	CORRECT DATA
3789 017162 104000	HLT	ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
3790 017164 005367	DEC REPT	FINISH LOOPING
3791 017170 001365 162014	BNE MREX1	THROUGH RESYNC PERIOD

3792
 3793 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 3794 ;SP=0 EQUALS SECTOR PULSE

3795 017172 104446	MCLK1	CLOCK MR REG
3796 017174 104420	MRCK	MR SHOULD
3797 017176 030111	30111	EQUAL 30111
3798 017200 104000	HLT	MR=BAD GOOD=CORRECT ANS
3799 017202 104450	MCLK0	CLOCK MR REG
3800 017204 104420	MRCK	CHECK MR
3801 017206 020101	20101	TO EQUAL 20101
3802 017210 104000	HLT	MR=BAD GOOD=CORRECT ANS

3803
 3804 ;PERFORM 63 MAINT CLOCK OPERATIONS--WRITING PREAMBLE
 3805

3806 017212 012767 000077 161764	MOV #63.,REPT	
3807 017220 104446	MREX2: MCLK1	CLOCK MR REG
3808 017222 104420	MRCK	CHECK MR REG
3809 017224 031511	31511	TO EQUAL 31511
3810 017226 104000	HLT	MR=BAD GOOD=CORRECT ANS
3811 017230 104450	MCLK0	CLOCK MR REG
3812 017232 104420	MRCK	CHECK MR REG
3813 017234 021501	21501	TO EQUAL 21501
3814 017236 104000	HLT	MR=BAD GOOD=CORRECT ANS
3815 017240 005367	DEC REPT	DONE YET
3816 017244 001365 161740	BNE MREX2	NO LOOP

VERS 5.6
P11 5162 M-A-RREG MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-007-76 12:56 PAGE 93

;DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN

3817				
3818				
3819				
3820	017245	104446	MCLK1	:CLOCK MR REG
3821	017250	104420	MRCK	:CHECK MR REG
3822	017252	131511	131511	:TO EQUAL 131511
3823	017254	104000	HLT	:MR REG=BAD GOOD=CORRECT ANSWER
3824	017256	104450	MCLK0	:CLOCK MR REG
3825	017260	104420	MRCK	:MR REG SHOULD
3826	017262	025501	25501	:EQUAL 25501
3827	017264	104000	HLT	:MR REG=BAD GOOD=CORRECT ANSWER
3828	017266	104446	MCLK1	
3829	017271	104420	MRCK	
3830	017272	135511	135511	
3831	017274	104000	HLT	

;PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE

3832	017276	012767	000010 161700	MOV \$10,REPT	
3833	017304	104450	MREX3:	MCLK0	:CLOCK MR REG
3834	017306	104420	MRCK	:CHECK MR REG	
3835	017310	025501	25501	:TO EQUAL 25501	
3836	017312	104000	HLT	:MR=BAD GOOD=CORRECT ANSWER	
3837	017314	104446	MCLK1	:CLOCK MR REG	
3838	017316	104420	MRCK	:CHECK MR REG	
3839	017320	135511	135511	:TO EQUAL 135511	
3840	017322	104000	HLT	:MR REG=BAD GOOD=CORRECT ANSWER	
3841	017324	005367	DEC	REPT	:DONE YES?
3842	017330	001365	BNE	MREX3	:NO LOOP BACK

;MOVE DATA WORD INTO RS03 SHIFT REGISTER

3844				
3845				
3846	017332	104450	MCLK0	:CLOCK MR REG
3847	017334	104420	MRCK	:CHECK MR REG
3848	017336	021501	21501	:TO EQUAL 21501
3849	017340	104000	HLT	:MR=BAD GOOD=CORRECT ANSWER
3850	017342	104446	MCLK1	:CLOCK MR REG
3851	017344	104420	MRCK	:MR REG SHOULD
3852	017346	123511	123511	:EQUAL 123511
3853	017350	104000	HLT	:MR=BAD GOOD=CORRECT ANSWER

;ENCODE SYNC 1

3854				
3855	017352	104450	MCLK0	:CLOCK MR REG
3856	017354	104420	MRCK	:MR REG SHOULD NOW
3857	017356	033501	33501	:EQUAL 33501
3858	017360	104000	HLT	:MR=BAD GOOD=CORRECT ANSWER
3859	017362	012705	MOV	\$INBUF,R5
3860	017366	011504	MOV	(RS1),R4
3861				:GET STARTING ADOR FOR DATA BUFFER
3862				:GET DATA

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 94
DERSC8.P11 TST62 MAINTENANCE MODE INTERRUPT TEST

3863	017370	012767	002156	161620		MOV	#1134.,WORK	DOING A 1 SECTOR TRANSFER 127 WORDS
3864								18 BITS PER WORD-CLOCK LOOPS
3865								TAKE CARE OF 2 BITS AT A TIME
3866								64 TIMES 18 EQUALS 1134 LOOPS
3867								TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY).
3868	017376	052767	000100	161564		BIS	#BIT6,ONCEE	SET 1ST TRANSFER WORD FLAG
3869	017404	104432			1\$:	XBIT		GET 1 BIT OF DATA
3870	017406	104434				CLKD1		SET MCLK
3871								AND CALCULATE MR REG
3872								FOR CORRECT DATA (MWD8)
3873	017410	104000				HLT		MR REG NOT CORRECT
3874	017412	104436				CLKD0		CLEAR MCLK TO
3875								COMPLETE TRANSFER OF 1 BIT
3876								CALCULATE CORRECT ANS FOR
3877								MR REG (MWD8)
3878	017414	104000				HLT		MR=BAD GOOD=CORRECT ANS
3879	017416	032767	000200	161544		BIT	#BIT7,ONCEE	ON LAST WORD YET?
3880	017424	001015				BNE	25	YES
3881	017426	032767	000400	161534		BIT	#BIT8,ONCEE	ON CRC WORD YET?
3882	017434	001043				BNE	35	YES
3883	017436	005367	161554			DEC	WORK	DONE WITH 63 WORDS?
3884	017442	001360				BNE	15	NO
3885								
3886	017444	052767	000200	161516		BIS	#BIT7,ONCEE	SET LAST WORD FLAG
3887	017452	012767	000023	161536		MOV	#19.,WORK	SET UP TO TRANSFER LAST WORD
3888	017460	005367	161532		2\$:	DEC	WORK	DONE YET
3889	017464	001347				BNE	15	
3890								
3891	017466	052767	000400	161474		BIS	#BIT8,ONCEE	SET TRANSFERRING CRC WORD
3892	017474	042767	000200	161466		BIC	#BIT7,ONCEE	CLEAR LAST WORD FLAG
3893								
3894								GENERATE RMR ERROR BY ATTEMPTING TO WRITE RSER
3895								; EXC SHOULD THEN BE ASSERTED
3896								
3897	017502	012777	177777	161404		MOV	#-1,RSER	
3898	017510	004767	004026			JSR	PC,GENCRC	GENERATE CRC WORD
3899								AND LEAVE IN "WORK"
3900	017514	012702	026666			MOV	\$1MBUF,R2	GO TO END
3901	017520	062702	000200			ADD	#200,R2	OF DATA BUFFER
3902	017524	016712	161466			MOV	WORK,2R2	LOAD CRC WORD
3903	017530	010205				MOV	R2,RS	RESET POINTER FOR
3904	017532	162705	000002			SUB	#2,RS	RS FOR CRC WD
3905	017536	012767	000023	161452	3\$:	MOV	#19.,WORK	SETUP TO XFER CRC
3906	017544	005367	161446			DEC	WORK	DONE YET?
3907	017550	001315				BNE	15	NO

D08

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 95
MAINTENANCE MODE INTERRUPT TEST

: EBL SHOULD NOW ASSERT AND CRC BE WRITTEN

MACY11 27(732) 04-OCT-76 12:56 PAGE 96
NOE 11-DERSC-B RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC
DERSC-B.P11 *5162 MAINTENANCE MODE INTERRUPT TEST

3959 ;NOW TEST CONTROLLER

3960
3961 017674 022777 144260 161176 INTMR: CMP #144260,RSRCS1 :IS CS1 CORRECT?
3962 017702 001401 BEQ .+4 YES
3963 017704 104014 HLT !DA!WC YES
3964 017706 022777 000001 161174 SS: CMP #1,RSRDA :IS RSDA CORRECT?
3965 017714 001401 BEQ .+4 YES
3966 017716 104004 HLT !DA DA SHOULD = 1
3967 017720 022777 000004 161166 CMP #4,RSER DID RMR SET IN RSER
3968 017726 001401 BEQ .+4 YES
3969 017730 104050 HLT !DS!WC RSER SHOULD = 4
3970 017732 022777 000001 161150 CMP #1,RSRDA DOES RSDA=1
3971 017740 001401 BEQ .+4 YES
3972 017742 104004 HLT !DA RSDA SHOULD=1
3973 017744 000240 INTMR1: NOP DONE

*RINDEC-11-DERSC-B MACY11 27(732) 04-OCT-76 12:56 PAGE 97
 DERSCB.P11 *ST63 RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC DISK ADDRESS OVERFLOW TEST

```

3974 ;*****
3975 ;EST 63          DISK ADDRESS OVERFLOW TEST
3976 ;*****
3977 017746 104400  ;ST63: SCOPE
3978
3979 ;MODULES TESTED: M7754, M7771, M7770
3980 ;SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77
3981 ;TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER
3982 ;(LBT) BIT TO SET IN THE RSDS REGISTER.
3983
3984 017750 104414   MRAOE: CLRDK      ;CLEAR ALL REGISTERS
3985 017752 012706 000500    MOV #500,SP    ;SETUP STACK POINTER
3986 017756 104430    MRIND       ;SEND INDEX PULSE TO MR REG
3987 017760 104420    MRCK        ;CHECK MAINT REG
3988 017762 022701    22701       ;TO EQUAL 22701
3989 017764 104424    MRINT       ;INITIALIZE MAINT REG BY SENDING
3990                   ;2 CLOCK PULSES (CLEAR MRSP)
3991 017766 012777 007777 161114    MOV #7777,RSDSA  ;SETUP DISK ADDRESS
3992 017774 012777 177400 161102    MOV #400,RSWIC  ;SETUP FOR A 2 SECTOR TRANSFER
3993 020002 012777 027466 161076    MOV OUTBUF,RSB8A ;GET OUTPUT BUFFER
3994
3995 ;SETUP BUFFER WITH ALL ONES
3996 020010 012705 027466    MOV #OUTBUF,RS  ;GET STARTING ADDRESS OF OUTBUF
3997 020014 012767 000400 161162    MOV #400,REPT  ;LOAD 2 SECTORS
3998 020022 012725 177777    1$:        MOV #1,(RS)+ ;WITH WORDS
3999 020026 005367 161152    DEC REPT+  ;OF ALL ONES
4000 020032 001373           BNE 1$      ;
4001
4002 020034 012777 000061 161036    MOV #61,RS SCSI ;LOAD WRITE COMMAND
4003 020042 104430           MRIND      ;SET INDEX PULSE
4004
4005 ;SUPPLY CLOCKS TO STEP THROUGH A TRACK
4006
4007 020044 012767 000002 161132    5$:        MOV #2,REPT  ;SETUP FOR FAST CLOCK PULSES 172032 CLOCKS
4008 020052 012704 124000           MOV #43008.,R4
4009 020056 012702 000011           MOV #11,R2
4010 020062 012703 000001           MOV #1,R3
4011 020066 010277 161032           2$:        MOV R2,RSMR
4012 020072 010377 161026           MOV R3,RSMR
4013 020076 005304               DEC R4
4014 020100 001372               BNE 2$    ;CLOCK A 11 AND A 1 INTO RSMR
4015 020102 005367 161076           DEC REPT
4016 020106 001361               BNE 5$    ;CHECK MR
4017
4018 020110 104422               MRCLK     ;TO EQUAL 12400
4019 020112 104426               DSCK      ;LBT SHOULD BE SET IN RSDS
4020 020114 012400               12400
4021 020116 104000               HLT

```

RINDEC-11-DERSC-B
RERSCB.PII ST63 RS11-R503 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12 56 PAGE 48

```

4022 :ASSERT MAINTENANCE INDEX PULSE TO RESET DRIVE
4023 ;FOR THE SECOND REVOLUTION
4024
4025 020120 104430 151050 MRIND :ASSERT MAINT INDEX PULSE
4026 020122 005067 CLR MCNT ;CLEAR THE CLOCK COUNTER
4027 020126 104420 MRCK ;CHECK MR REG
4028 020130 002501 2501 ;TO EQUAL 2501. SHOULD STILL BE WRITING
4029 020132 104000 HLT
4030
4031 ;SUPPLY ENOUGH CLOCKS TO STEP THROUGH THE R503 RESYNC PERIOD
4032 020134 012767 001000 161042 MOV #512.,REPT ;CLOCK COUNT TO STEP THRU RESYNC
4033 020142 104446 4S: MCLK1 ;2ND REVOLUTION
4034 020144 104420 MRCK ;CHECK MR
4035 020146 012511 12511 ;TO EQUAL 12511
4036 020150 104000 HLT ;MR=BAD GOOD=CORRECT ANS
4037 020152 104450 MCLK0 ;CLOCK MR REG
4038 020154 104420 MRCK ;CHECK MR
4039 020156 002501 2501 ;REG TO
4040 020160 104000 HLT ;EQUAL 2501
4041 020162 005367 161016 DEC REPT
4042 020166 001365 BNE 4S ;LOOP TILL DONE
4043
4044 ;SUPPLY 2 CLOCKS TO CAUSE THE SECTOR PULSE TO APPEAR IN
4045 ;THE MR REGISTER AND THE "AOE" ERROR TO APPEAR IN
4046 ;THE RSER REGISTER
4047
4048 020170 104422 AOECK: MRCLK :CAUSE SECTOR PULSE AND AOE ERROR
4049 020172 104422 MRCLK ;CHECK FOR SECTOR PULSE
4050 020174 104420 MRCK ;IN RSMR
4051 020176 022701 22701 ;MR=BAD GOOD=CORRECT ANS
4052 020200 104000 HLT ;DID AOE SET IN RSER?
4053 020202 022777 001000 160704 CMP $1000,RSER ;AOE SHOULD BE SET IN RSER
4054 020210 001401 BEQ 1S ;RSER SHOULD EQUAL 1000
4055 020212 104040 HLT ;IS RSRS CORRECT
4056 020214 022777 152600 160670 1S: CMP $152600,RSOS
4057 020222 001401 BEQ 2S ;YES
4058 020224 104040 HLT !DS ;ERR & ATA SHOULD BE SET IN RSOS
4059 ;BECAUSE OF AOE ERROR IN RSER
4060 020226 104414 2S: CLRDK ;CLEAR ERROR
4061 020230 005777 160660 TST RSER ;DID ERROR CLEAR?
4062 020234 001401 BEQ 3S ;YES
4063 020236 104040 HLT !DS ;AOE DID NOT CLEAR BY SETTING CLR IN RSCS2
4064 020240 022777 010600 160644 3S: CMP $10600,RSOS ;DID ERRORS CLEAR
4065 020246 001401 BEQ 4S ;YES
4066 020250 104040 HLT !DS ;ERR AND ATA & LBT SHOULD ALL BE CLEARED
4067 ;FOR CLR WAS SET IN RSCS2

```

PRINDEC-11-DERSC-B
DERSCB.P11 TST63RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 99
DISK ADDRESS OVERFLOW TEST

4068 ;MAINTENANCE MODE VERIFY TEST
 4069 ;----DANGER---THIS TEST DESTROYS DATA ON DISKS--DANGER
 4070 ;THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH
 4071 ;REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT
 4072 ;WILL WRITE ONE TRACK OF ALL ONES. THE PROGRAM THEN GOES BACK
 4073 ;TO THE MAINT WRITE TEST AND WRITES ONE SECTOR OF DATA (ZERO)'S, ONES, FLOATING
 4074 ;ONES AND FILLS THE REMAINDER OF SECTOR WITH A PATTERN OF 1463|4)
 4075 ;THE DRIVE IS THEN TAKEN OUT OF
 4076 ;"MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK
 4077 ;SHOULD CONTAIN ALL ONES.

4078 ;*****
 4079 ;TEST 64 MAINTENANCE MODE VERIFY TEST
 4080 ;*****

4081 TST64: SCOPE

4082 020252 104400 ;MODULE TESTED G182

4083	020254	032767	004000	157306	MRVR: 3\$:	BIT BNE JMP MOV CLRDK MOV DEC BNE	#BIT11,SWR #1600,FLAG2 #177777,WORKS WORKS 45	:DO THIS TEST? :YES :NO :SET VERIFY TEST FLAG :CLEAR ALL DRIVES :STALL TO RESYNC :DRIVE :TIMING LOGIC
------	--------	--------	--------	--------	------------	-----------------------------------	---	--

4084 ;STEP THRU RESYNC PERIOD

4085	020262	001002						
4086	020264	000137	020774	001600	160646			
4087	020270	012767	001600	160646				
4088	020276	104414						
4089	020300	012767	177777	160724				
4090	020306	005367	160720					
4091	020312	001375						
4092								
4093								
4094								
4095								
4096	020314	012777	170000	160562				
4097	020322	012767	177777	006336				
4098	020330	052777	000010	160544				
4099	020336	012777	026666	160542				
4100	020344	012767	177777	160632				
4101	020352	012777	000061	160520				
4102	020360	105777	160514					
4103	020364	100404						
4104	020366	005367	160612					
4105	020372	001372						
4106	020374	104000						
4107	020376	005777	160476					
4108	020402	100002						
4109	020404	104050						
4110	020406	000433						

MRINDEC-11-DERSC-B
DERSC8.P11 T5T64 RSII-R503 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 100

4112	020410	104414		MRVR1:	CLRDK		CLEAR ALL REGISTERS
4113	020412	012777	170000	MOV	#-10000, JRSWC		SETUP WC
4114	020420	052777	000010	BIS	#BIT3, JRSCS2		SET BAI
4115	020426	012777	026666	MOV	#INBUF, JRSBA		SETUP RSBA
4116	020434	012767	177777	MOV	#177777, REPT		SETUP WAIT LOOP
4117	020442	012777	000051	MOV	#51, JRSCS1		DO A WRITE CHECK TO VERIFY DISK
4118	020450	105777	160424	1\$: TSTB	JRSCS1		TEST
4119	020454	100404		BMI	2\$		FOR READY TO COME BACK
4120	020456	005367	160522	DEC	REPT		WAIT
4121	020462	001372		BNE	1\$		
4122	020464	104000		HLT			READY NEVER CAME BACK
4123	020466	005777	160406	2\$: TST	JRSCS1		ANY ERRORS?
4124	020472	100032		BPL	MRVRR		NO
4125	020474	104050		HLT	!DS!WC		STOP HERE WC FAILED
4126							GO TO DZRSB DIAG
4127							BEFORE TRYING TO DEBUG
4128							THIS TEST
4129	020476			TBDIA:			
4130	020476	104402	020502	MRVRR:	TYPE	+2	: ASCIZ <15><12>"FAILED VERIFY TEST --- RUN DZRSB DIAGNO
4131	020560	000137	011465	JMP	JMPWR		: GO WRITE IN MAINTENANCE MODE
4132				; NOW CHECK TO SEE IF DRIVE WAS WRITTEN ON IN MAINTENANCE MODE			
4133							
4134	020564	104414		MRVR2:	CLRDK		CLEAR ALL REGISTERS
4135	020566	012767	177777	MOV	#177777, WORK		STALL
4136	020574	005367	160416	3\$: DEC	WORK		WAITING FOR
4137	020600	001375		BNE	3\$		DRIVE TO GET IN SYNC WITH INDEX PULSE
4138	020602	012777	170000	MOV	#-10000, JRSWC		SETUP WC FOR 1 TRACK
4139	020610	052777	000010	BIS	#BAI, JRSCS2		SET BAI
4140	020616	012777	026666	MOV	#INBUF, JRSBA		SETUP RSBA
4141	020624	012767	177777	MOV	#177777, INBUF		SETUP FOR COMPARE
4142	020632	012777	000051	MOV	#51, JRSCS1		DO A WRITE CHECK
4143	020640	105777	160234	1\$: TSTB	JRSCS1		TEST FOR
4144	020644	100375		BPL	1\$		READY TO COME BACK
4145	020646	032777	040000	BIT	SHCE, JRSCS2		DID HCE SET?
4146	020654	001442		BEQ	2\$		NO
4147	020656	104402	020662	TYPE	+2		: ASCIZ <15><12> "WRITE AMPLIFIER DID NOT GET DISABLED B
4148	020756	104040		HLT	:DS		
4149	020760	000404		BR	:S		GET OUT
4150	020762	005777	160112	2\$: TST	JRSCS1		ANY ERRORS?
4151	020766	100001		BPL	+4		NO
4152	020770	104040		HLT	:DS		SHOULD NOT HAVE ANY ERRORS HERE
4153	020772	000240		MOP			TRY DZRSB DIAGNOSTIC
4154							
4155							
4156	020774	052767	000091	INFTST:	BIS		SET FOUND DRIVE FLAG
4157	021002	000137	002126	JMP	JMP		GET NEXT DRIVE

MRAINDEC-11-DERSC-8
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
\$DONE - BELL AND SCOPE ROUTINE

MACY11 27(732) 04-OCT-76 12:56 PAGE 101

4158				.SBTTL	\$DONE - BELL AND SCOPE ROUTINE	
4159						
4160	021006	104400		DONE:	SCOPE	TERMINATING SCOPE FOR LOOPING
4161	021010	062767	000001	157770	ADD #1, PCNT+2	ADD 1 TO THE PASS COUNT
4162	021016	005567	157762		ADC PCNT	MAKE IT DOUBLE PREC.
4163	021022	032737	002000	177570	BIT #SW10, 2#SWR	RING THE BELL?
4164	021030	001004			BNE 45	NO!
4165	021032	104402	021036		TYPE .+2	ASCIZ < BELL > (177)
4166	021042	013700	000042		45: MOV #42, R0	GET MONITOR ADDRESS
4167	021046	001404			BEQ 35	IF NONE
4168	021050	004710			JSR 7, (0)	GO TO MONITOR
4169	021052	000240	000240		240, 240, 240	SAVE ROOM FOR ACT11
4170	021060	000167	000002		35: JMP MULSYS	RETURN
4171						
4172	021064	000000		.TBIT:	0	; T BIT FLAG
4173						
4174						; MULTI DRIVE SYSTEM?
4175						
4176	021066			MULSYS:		
4177	021066	104402	021072		TYPE .+2	ASCIZ < 15 > (12) "END OF PASS"
4178	021110	005067	157674		CLR LAD	
4179	021114	005067	157660		CLR ICNT	
4180	021120	032767	000020	160020	BIT #BIT4, FLAG3	MULTI DRVIE?
4181	021126	001002			BNE 15	NO
4182	021130	000137	001702		JMP #MULTII	YES
4183	021134	000137	002332		15: JMP #NOWGO	TEST ONLY ONE DRIVE
4184						
4185						; ERROR TIMEOUT ROUTINE FOR NO-OP TEST
4186						
4187	021140	032767	000004	160022	NOPERR: BIT #BIT2, ONCEE	HERE WE HERE BEFORE?
4188	021146	001031			BNE 15	YES
4189	021150	052767	000004	160012	BIS #BIT2, ONCEE	SET BEEN HERE BEFORE FLAG
4190	021156	104402	021162		TYPE .+2	ASCIZ < 15 > (12) "ERROR CAUSED BY NO-OP FUNCTION "
4191	021224	016746	157766		MOV WORK, -(6)	PUT WORK ON STACK
4192	021230	104406			TYPES RTS PC	TYPE STACK IN OCTAL - SUPPRESS
4193	021232	000207				

4194 021234 104402 021250 CHG: TYPE REGCHG ;TYPE MESSAGE
 4195 021240 016746 157752 MOV WORK,-(6) ;PUT WORK ON STACK
 4196 021244 104406 TYPES ;TYPE STACK IN OCTAL - SUPPRESS
 4197 021246 000207 RTS PC
 4198
 4199 021250 044103 047101 042507 REGCHG: .ASCIZ "CHANGED WITH NO-OP FUNCTION"
 4200 021258 020104 044527 044124
 4201 021264 047040 026517 050117
 4202 021272 043040 047125 052103
 4203 021300 047511 020116 000
 4204
 4205 021305 015 051012 051115 TRMR: .ASCIZ <15><12>"RMR DID NOT SET BY WRITING INTO"
 4206 021312 020040 044504 020104
 4207 021320 047516 020124 042523
 4208 021326 020124 054502 053440
 4209 021334 044522 044524 043516
 4210 021342 044440 052116 020117
 4211 021350 000
 4212 021352 .EVEN
 4213
 4214 021352 104422 .MRINT: MRCLK ;CLOCK THE MAINT REG WITH A 11 AND A 1
 4215 021354 104422 MRCLK ;SAME
 4216 021356 000002 RTI ;RETURN
 4217
 4218 021360 012777 000011 157536 .MRCLK: MOV #1, RSMR ;CLOCK THE
 4219 021366 012777 000001 157530 MOV #1, RSMR ;MAINT REG
 4220 021374 062767 000001 157576 ADD #1, MCCNT+2 ;ADD 1 TO CLOCK COUNT
 4221 021402 005567 157570 ADC MCCNT ;MAKE DOUBLE PRECISION
 4222 021406 000002 RTI
 4223
 4224 021410 017700 157510 .MRCK: MOV RSMR, BAD ;GET THE CONTENTS OF RSMR
 4225 021414 017601 000000 MOV #2, (SP), GOOD ;GET THE CORRECT ANSWER
 4226 021420 062716 000002 ADD #2, (SP) ;UPDATE THE RETURN ADDRESS FOR AN ERROR
 4227 021424 020100 CMP GOOD, BAD ;IS THE MR REG CORRECT?
 4228 021426 001002 BNE 15 ;NO EXIT
 4229 021430 052716 000002 ADD #2, (SP) ;UPDATE RETURN ADDRESS TO SKIP THE HLT FOR CORRECT ANS
 4230 021434 000002 15: RTI ;RETURN
 4231
 4232 021436 012777 000021 157460 ;SEND INDEX PULSE TO THE MAINTENANCE REGISTER
 4233 021444 012777 000001 157452 .MRIND: MOV #21, RSMR ;SEND INDEX
 4234 021452 000002 RTI ;PULSE TO MR REG
 4235 021454 017700 157432 .DSCK: MOV RSDS, BAD ;GET THE CONTENTS OF RSDS
 4236 021460 017601 000000 MOV #2, (SP), GOOD ;GET THE CORRECT ANS
 4237 021464 062716 000002 ADD #2, (SP) ;UPDATE THE RETURN ADDR FOR AN ERROR
 4238 021470 020100 CMP GOOD, BAD ;IS RSDS CORRECT
 4239 021472 001002 BNE 15 ;NO EXIT
 4240 021474 062716 000002 ADD #2, (SP) ;UPDATE RETURN ADDR TO SKIP THE HLT FOR CORRECT ANS
 4241 021500 000002 15: RTI
 4242

4243 ;GET 1 BIT OF DATA FROM BUFFER
 4244 ;SAVE THE LAST BIT TRANSFERED IN LOCATION LSTOD

4246 021502 032767	000200 157434	.XBIT:	BIT	#BIT7,FLAG2	1ST 1 BIT OF 1ST WD?
4247 021510 001446	000001 157432	BNE	2\$	NO	
4248 021512 012767		MOV	\$1,LSTOD	YES SETUP SYNC 1 BIT FOR END OF PREAMBLE; TO CALCULATE BOTTOM BIT	
4249 021520 032767	000100 157442	BIT	#BIT6,ONCEE	1ST TIME THROUGH?	
4250 021526 001006	000200 157406	BNE	5\$	YES	
4251 021530 042767	000000 157406	BIC	#BIT7,FLAG2		
4252 021536 012767	000100 157416	MOV	\$0,LSTOD		
4253 021544 042767	157432	5\$:	BIC	#BIT6,ONCEE	
4254 021552 005067	000100 157416	4\$:	CLR	CLKCNT	
4255 021556 032767	000400 157404	BIT	#BIT8,ONCEE	CLEAR 1ST TIME THROUGH FLAG CLEAR CLOCK COUNTER AT START OF EACH WD	
4256 021564 001062		BNE	1\$	ON CRC WD?	
4257 021566 005067	157364	CLR	NOWOD	YES	
4258 021572 032767	000400 157344	BIT	#BIT8,FLAG2	NO BITS 16 & 17 ARE 0	
4259 021600 001003		BNE	7\$		
4260 021602 042767	001000 157334	BIC	#BIT9,FLAG2	XFERING BIT 17?	
4261 021610 042767	000400 157326	7\$:	BIC	YES	
4262 021616 012767	000020 157402	6\$:	MOV	#BIT9,FLAG2	
4263 021624 000002		RTI	\$15,,WORK3	CLEAR FLAG FOR BIT 16	
4264 021626 016767	157324	2\$:	MOV	\$15,,WORK3	
4265 021634 032767	001000 157302	BIT	NOWOD,LSTOD	CLEAR FLAG FOR BIT 17	
4266 021642 001343		BNE	#BIT9,FLAG2	LOOP 16 TIMES 1 FOR EACH BIT	
4267 021644 005767	157356	TST	WORK3	EXIT	
4268 021650 001013		BNE	3\$	SAVE LAST BIT XFERED	
4269 021652 032767	002000 157264	BIT	#BIT10,FLAG2		
4270 021660 001334		BNE	4\$	DONE WITH WD YET?	
4271 021662 062705	000002	ADD	5\$	NO	
4272 021666 011504		MOV	#2,R5		
4273 021670 052767	001400 157246	BIS	(R5),R4	UPDATE BUFFER WD	
4274 021676 000725		BR	#1400,FLAG2	GET DATA WD	
4275 021700 005067	157252	3\$:	CLR	SET BITS 8 & 9 IN FLAG2	
4276 021704 032767	001000 157232	BIT	NOWOD		
4277 021712 001317		BNE	#BIT9,FLAG2	CLEAR PRESENT BIT	
4278 021714 000241		CLC	4\$	DID WE XFER BITS 16 & 17 YET?	
4279 021716 006104		ROL	R4	NO	
4280 021720 006167	157232	ROL	NOWOD		
4281 021724 005367	157276	DEC	WORK3	GET NEXT DATA BIT	
4282 021730 000002		RTI		PUT IT INTO NOWOD	
4283				KEEP COUNT OF BITS IN THE WORD	
4284				EXIT	
4285					
4286				;CRC IS BEING WRITTEN. BITS 17 & 16 ARE DATA BITS	
4287				;BITS 0 & 1 ARE ALWAYS 0	
4288					
4289 021732 005067	157220	1\$:	CLR	NOWOD	CLEAR PRESENT BIT
4290 021736 006104		ROL	R4	GET NEXT BIT	
4291 021740 006167	157212	ROL	NOWOD	TO BE XFERED	
4292 021744 032767	002000 157172	BIT	#BIT10,FLAG2	DONE WITH BITS 16 & 17 YET?	
4293 021752 001321		BNE	6\$	YES	
4294 021754 052767	002000 157162	BIS	#BIT10,FLAG2	NO	
4295 021762 042767	001000 157154	BIC	#BIT9,FLAG2		
4296 021770 000002		RTI		EXIT	

INDEC-11-DERSC-B
JERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
\$DONE - BEL_ AND SCOPE ROUTINE

4297 ;CLOCK ROUTINE (1ST OF ONE) WHICH IS USED TO CLOCK ONE BIT OF
 4298 ;DATA TO THE DRIVE AT A TIME. THIS ROUTINE ALSO CHECKS THE PREVIOUS
 4299 ;BITS THAT HAVE BEEN TRANSFERRED AND CALCULATES WHICH STATE
 4300 ;THE MWDB BIT (BIT 12 IN THE MR REG) SHOULD BE IN
 4301
 4302
 4303 021772 104446 .CLKD1: MCLK1 :CLOCK MR REG WITH AN 11
 4304 021774 005003 CLR R3 :CLEAR WORK LOCATION
 4305 021776 005767 157154 TST NOWOD :TEST ODD BIT NOW BEING SENT FOR A 1 OR A 0
 4306 022002 001005 BNE TSTEVB :NOW TEST EVEN DATA BIT ON 1ST CLOCK
 4307
 4308 022004 005767 157142 1\$: TST LS1OD :TEST THE LAST ODD DATA BIT THAT WAS SENT
 4309 022010 001002 BNE TSTEVB :LAST ODD DATA BIT WAS A 1
 4310
 4311 022012 052703 010000 2\$: BIS #BIT12,R3 :MWDB IS A 0
 4312
 4313 022016 012701 123511 TSTEVB: MOV #123511,GOOD :SET MWDB FOR LATER COMPARE WITH MR REG
 4314 022022 050301 BIS R3,GOOD :GET CORRECT ANSWER FOR MR REG
 4315 022024 004767 001306 JSR PC_MRCAL :DETERMINE STATE OF SB & LSR BITS
 4316 022030 017700 157070 MOV #RSMR,BAD :GET CONTENTS OF MR REG
 4317 022034 020100 CMP GOOD,BAD :IS MR REG CORRECT?
 4318 022036 001002 BNE 2\$:NO TYPE OUT MR REG
 4319 022040 062716 000002 ADD #2,(SP) :UPDATE RETURN ADDR FOR CORRECT ANSWER
 4320 022044 000002 2\$: RTI :RETURN

MAINDEC-11-DERSC-B
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
SDONE - BELL AND SCOPE ROUTINE

MACY11 27(732) 04-OCT-76 12:56 PAGE 105

4321 ;SECOND CLOCK ROUTINE WHICH WILL FINISH TRANSFERRING THE DATA BIT
 4322 ;THIS ROUTINE WILL CALCULATE WHAT MWDB SHOULD EQUAL IN THE
 4323 ;MAINTENANCE REGISTER

4325 022046 104450	022050 005767	157102	.CLKDO: MCLKO	CLOCK MR REG
4326			TST NOWOD	IS THE PRESENT DATA BIT A 1?
4327 022054 001403	022055 052703	010000	BEQ 1S	NO IT IS A 0
4328			BIS #BIT12,R3	SET MWDB FOR BIT BEING SENT IS A 1
4329 022062 000402	022064 042703	010000	BR 4S	
4330			1S: BIC #BIT12,R3	CLEAR MWDB FOR PRESENT BIT IS A 0
4331 022070 012701	022074 050201	023501	4S: MOV #23501,GOOD	GET CORRECT ANS
4332			BIS R3,GOOD	FOR MR REG
4333 022076 004767	022102 017700	001234	JSR PC,MRCAL	DETERMINE STATE OF SB & LSR BITS
4334			MOV #RSMSR,BAD	GET CONTENTS OF MR REG
4335 022106 020100	022110 001002	157016	CMP GOOD,BAD	IS MR REG CORRECT?
4336			BNE 5S	NO TIMEOUT ERROR
4337 022112 062716	022116 000002	000002	5S: ADD #2,(SP)	UPDATE ADDR FOR CORRECT ANS
4338			RTI	RETURN

4340 ;TYPEOUT ROUTINE TO DETERMINE WHICH IC FAILED IN CRC TEST2
 4341 ;AND TO TYPE IT OUT

4343 022120 012767	022230 022226	157070 012767	CRCTYP: MOV #CRCTAB,WORK	GET STARTING LOC OF IC TABLE
4344			MOV \$1,WORK1	SETUP TO TEST FIRST CHIP
4345 022134 036767	022142 001006	157062 022144	1S: BIT WORK1,SAVEE	WAS IT THIS BIT?
4346			BNE 2S	YES TYPE IT
4347 022144 062767	022152 000006	157044 022156	ADD #6,WORK	NO INDEX TABLE POINTER
4348			ROL WORK1	SETUP TO TEST NEXT CHIP
4349 022156 000766	022160 004777	157032 022164	BR 1S	NOW TES IT
4350			JSR PC,WORK	TYPE OUT CHIP
4351 022164 104402	022226 000207	022170	TYPE #2	,ASCIZ " IN THE CRC REG SHOULD BE SET"
4352			RTS PC	

MAINDEC-11-DERSC-B
DERSC8.P11RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC
SDONE - BELL AND SCOPE ROUTINE

MACY11 27(732) 34-OCT-76 12:56 PAGE 106

;TABLE FOR CRC TEST 2 TYPEOUT ROUTINE

4360	022320	104402	022420	CRC TAB:	TYPE	E302
4361		000207			RTS	PC
4362		104402	022426		TYPE	E305
4363		000207			RTS	PC
4364		104402	022434		TYPE	E307
4365		000207			RTS	PC
4366		104402	022442		TYPE	E3010
4367		000207			RTS	PC
4368		104402	022451		TYPE	E3012
4369		000207			RTS	PC
4370		104402	022460		TYPE	E3015
4371		000207			RTS	PC
4372		104402	022467		TYPE	E242
4373		000207			RTS	PC
4374		104402	022475		TYPE	E245
4375		000207			RTS	PC
4376		104402	022503		TYPE	E247
4377		000207			RTS	PC
4378		104402	022511		TYPE	E2410
4379		000207			RTS	PC
4380		104402	022520		TYPE	E2412
4381		000207			RTS	PC
4382		104402	022527		TYPE	E2415
4383		000207			RTS	PC
4384		104402	022536		TYPE	E192
4385		000207			RTS	PC
4386		104402	022544		TYPE	E197
4387		000207			RTS	PC
4388		104402	022552		TYPE	E1910
4389		000207			RTS	PC
4390		104402	022561		TYPE	E1915
4391		000207			RTS	PC

;CLOCK MR REG WITH A 0-1

4390	022370	012777	000001	156526	.MCLKB:	MOV	S1 ARSMR
4391	022376	012777	000011	156520		MOV	S1 ARSMR
4392	022404	062767	000001	156566		ADD	S1 MCCNT+2
4393	022412	005567	156560			ADC	MCCNT
4394	022416	000002				RTI	

PAGE 107
MACY11 27(732) 04-OCT-76 12:56
JFRSCB.P11M6800-M6803 MAINTENANCE MODE DIAGNOSTIC
SCENE - BELL AND SCOPE ROUTINE

4395	0224420	031505	026460	000062	E302:	.ASCIZ	"E30-2"	
4396	0224426	031505	026460	000065	E305:	.ASCIZ	"E30-5"	
4397	0224434	031505	026460	000067	E307:	.ASCIZ	"E30-7"	
4398	0224443	031505	026460	030061	E3010:	.ASCIZ	"E30-10"	
4399	0224453	000065	026460	030063	E3012:	.ASCIZ	"E30-12"	
4400	0224451	105	026460	030455	E3015:	.ASCIZ	"E30-15"	
4401	0224456	0000653	026460	032461	E242:	.ASCIZ	"E24-2"	
4402	0224463	000065	032062	031055	E245:	.ASCIZ	"E24-5"	
4403	0224467	000065	032062	032455	E247:	.ASCIZ	"E24-7"	
4404	0224474	000065	032062	033455	E2410:	.ASCIZ	"E24-10"	
4405	0224479	000065	032062	030455	E2412:	.ASCIZ	"E24-12"	
4406	0225002	000065	026464	031061	E2415:	.ASCIZ	"E24-15"	
4407	0225003	000065	032062	030455	E2417:	.ASCIZ	"E24-17"	
4408	0225010	000065	032062	030455	E2410:	.ASCIZ	"E24-10"	
4409	0225111	000065	031165	026464	031061	E2412:	.ASCIZ	"E24-12"
4410	0225115	000065	032062	030455	E2415:	.ASCIZ	"E24-15"	
4411	0225116	000065	026471	000062	E192:	.ASCIZ	"E19-2"	
4412	0225117	000065	026471	000067	E197:	.ASCIZ	"E19-7"	
4413	0225118	000065	026471	030061	E1910:	.ASCIZ	"E19-10"	
4414	0225119	000065	034461	030455	E1915:	.ASCIZ	"E19-15"	
4415	0225120	000065	026471	000065	RTI			

;CLOCK MR REG WITH A 1

4416	022570	012777	000011	156326	MCLK1:	MOV	\$11,3RSMR
4417	022576	062767	000001	156374	ADD	\$1	ACCNT+2
4418	022604	005567	156366		ADC		ACCNT
4419	022610	000002			RTI		
4420							
4421							

;CLOCK MR REG WITH AD

4422	022612	012777	000001	156304	MCLK0:	MOV	\$1,3RSMR
4423	022620	000002			RTI		

4434 :GET ONE BIT OF DATA FROM INBUF
 4435 :FOR READING FROM DRIVE TO DETERMINE THE
 4436 :STATE OF MRDB IN THE MR REG.
 4437
 4438 022622 005767 156400 .RBIT: TST WORK3 :STARTING NEW WD?
 4439 022623 001035 BNE 39 :NO
 4440 022624 062705 000002 ADD R2,R5 :UPDATE BUFFER WD
 4441 022625 011504 MOV (R5) R4 :GET DATA WD
 4442 022626 062767 004000 156300 SS: BIS #BIT11,FLAG2 :SET TO INDICATE BIT 17
 4443 022627 005067 156340 CLR CLKCNT :CLEAR CLOCK COUNTER AT START OF EACH WD
 4444 022628 062767 000400 156312 BIT #BIT8,ONCEE :ON CRC WD?
 4445 022629 001041 BNE 1S :YES
 4446 022630 062767 000400 156256 BIT #BIT5,FLAG2 :IN CRC TEST ????
 4447 022631 001407 BEQ 7S :NO
 4448 022632 012767 000020 156330 MOV 816,WORK3 :FOR CRC TEST
 4449 022633 062767 004000 156240 BIC #BIT11,FLAG2 :FOR CRC TEST
 4450 022701 000416 BR 4S :BITS 16 + 17 OF DATA WORD ARE 0
 4451 022702 005067 156244 SS: CLR NOW00 :16 LOOPS FOR REMAINING 16 BITS OF WORD
 4452 022712 012767 000020 156306 6S: MOV 816.,WORK3 :IS THIS BIT 16?
 4453 022720 000002 RTI :NO
 4454 022721 032767 004000 156214 3S: BIT #BIT11,FLAG2 :NO
 4455 022722 001404 BEQ 4S: BIC #BIT11,FLAG2 :RTRANSFER BIT 16
 4456 022723 001404 DEC WORK3 :KEEP COUNT OF BITS IN THE WORD
 4457 022740 000741 RTI :RETURN
 4458 022742 005067 156210 4S: CLR NOW00 :CLEAR PRESENT BIT
 4459 022746 006104 ROL R4 :GET NEXT DATA BIT
 4460 022750 006167 ROL NOW00 :SAVE IT IN 000 BIT
 4461 022754 005367 156246 DEC WORK3 :KEEP COUNT OF BITS IN THE WORD
 4462 022760 000002 RTI :RETURN
 4463 022762 005067 156170 IS: CLR NOW00 :CRC WORD IS BEING WRITTEN BIT 17 & 16 ARE DATA BITS, 0 & 1 ARE ALWAYS 0
 4464 022766 006104 ROL R4 :GET BITS 17
 4465 022770 006167 ROL NOW00 :AND 16
 4466 022774 000746 BR 6S :FOR CRC WORD
 4467 :CONTINUE

MAINDFC-11-DERSC-B
DERSC8.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 109
SDONE - BELL AND SCOPE ROUTINE

4468	022775	004767	000312	.CLKR1:	JSR	PC CALRTB	CALCULATE MR08 BIT FOR MR REG	
4469	023002	012703	000011		MOV	\$11, R3	SETUP CLOCK BITS	
4470	023006	022767	000001	156164	ADD	\$1, ACCNT+2	INCREMENT	
4471	023014	022567	156156		ADC	ACCNT	CLOCK COUNT	
4472	023020	056703	156172		BIS	WORK, R3	SET BOTTOM BITS	
4473	023024	010377	156074		MOV	R3, JRSMR	SEND	
4474	023030	012701	133611		MOV	\$133611, GOOD	CALCULATE CORRECT ANS FOR MR REG	
4475	023034	032767	000004	156102	BIT	\$8BIT2, FLAG2	WRITE CK TEST?	
4476	023042	001402			BEQ	75	NO	
4477	023044	052701	000100		BIS	\$8BIT6, GOOD	YES SET RD IN MP REG	
4478	023050	050301		75:	BIS	R3, GOOD		
4479	023052	032767	000400	156110	BIT	\$8BIT8, ONCEE	ON CRC HD?	
4480	023056	001406			BEQ	25	NO	
4481	023062	022767	000022	156114	CMP	\$22, REPT	SHOULD CRCW BE SET?	
4482	023070	001402			BEQ	25	YES	
4483	023072	042701	020000		BIC	\$20000, GOOD	CLEAR CRCW	
4484	023076	005367	156104	25:	DEC	REPT1	SHOULD SB SET	
4485	023102	001017			BNE	65	NO	
4486	023104	012767	000044	156074	MOV	\$44, REPT1	RESET SB COUNTER	
4487	023112	052701	004000		BIS	\$8BIT11, GOOD	SET SB	
4488	023116	032767	000400	156044	35:	BIT	\$8BIT8, ONCEE	ON CRC HD?
4489	023124	001406			BEQ	65	NO	
4490	023126	022767	000043	156052	CMP	\$43, REPT1	SHOULD SB AND CRCW BE SET ?	
4491	023134	001002			BNE	65	NO	
4492	023136	052701	020000		BIS	\$20000, GOOD	SET SB AND CRCW	
4493	023142	017700	155756	65:	MOV	JRSMR, BAD	GET MR REG	
4494	023146	020100			CMP	GOOD, BAD	'S RSMR CORRECT?	
4495	023150	001002			BNE	45	NO	
4496	023152	062716	000002		ADD	\$2, (SP)	YES	
4497	023156	000002		45:	RTI		RETURN	

PAGE 110
RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC
RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC

MACY11 27(732) 04-OCT-76 12:56 PAGE 110

4498	023160	056703	156032	CLKRD: 81S	WORK R3	;SET BOTTOM BITS
4499	023164	042703	000010	BIC	#BIT3, R3	
4500	023170	010377	155730	MOV	R3 & RSMR	SEND
4501	023174	012701	023601	MOV	#23601, GOOD	CALCULATE CORRECT ANS FOR MR REG
4502	023200	032767	000004	BIT	#BIT2, FLAG2	WRITE CK TEST?
4503	023206	001402		BEQ	79	NO
4504	023210	052701	000100	BIS	#BIT6, GOOD	YES SET RD IN MR REG
4505	023214	050301		BIS	R3 GOOD	
4506	023216	032767	000400	7\$: BIT	#BIT8, ONCEEE	ON CRC WD?
4507	023224	001402	155744	BEQ	29	NO
4508	023226	042701	020000	BIC	#20000, GOOD	CLEAR CRCW
4509	023232	005367	155750	2\$: DEC	REPT1	SHOULD SB SET?
4510	023236	001017		BNE	69	NO
4511	023240	012767	000022	MOV	#18, REPT1	RESET SB COUNTER
4512	023246	052701	004000	BIS	#BIT11, GOOD	SET SB
4513	023252	032767	000400	155710	3\$: BIT	ON CRC WD?
4514	023260	001406		BEQ	69	NO
4515	023262	022767	000022	155716	CMP	SHOULD SB AND CRCW BE SET ?
4516	023270	001002		BNE	69	NO
4517	023272	052701	020000	BIS	#20000, GOOD	SET SB AND CRCW
4518	023276	017700	155622		MOV	GET MR REG
4519	023302	020100		CMP	RSMR BAD	IS RSMR CORRECT?
4520	023304	001002		BNE	GOOD, BAD	NO
4521	023306	062716	000002	ADD	49	YES
4522	023312	000002		RTI	#2, (SP)	RETURN

4523 ;CALCULATE THE STATE OF MRDB FROM CURRENT INPUT BIT
 4524 ;LOCATION WORK CONTAINS CORRECT DATA FOR MRDB
 4525 023314 005067 155676 CALRTB: CLR WORK ;CLEAR WORK LOCATION
 4526 023320 005767 155632 TST NOWOD ;IS CURRENT BIT A 0?
 4527 023324 001403 BEQ 2\$;YES
 4528 023326 052767 000004 155662 BIS #BIT2,WORK ;NO SET MRDB
 4529 023334 000207 2\$: RTS PC ;RETURN
 4530
 4531 ;CALCULATE MR REG TO DETERMINE THE STATE OF THE CRC-S8 AND LSR BITS
 4532 ;ON THE DIFFERENT CLOCKS ON THE DIFFERENT WORDS THROUGHOUT THE SECTOR
 4533
 4534 023336 005267 155646 MRCAL: INC CLKCNT ;ADD ONE TO CLOCK COUNT OF WORD
 4535 023342 032767 000200 155620 BIT #BIT7,ONCEE ;TRANSFERRING LAST WORD?
 4536 023350 001032 BNE LSTWD ;YES
 4537 023352 032767 000400 155610 BIT #BIT8,ONCEE ;TRANSFERRING CRC WORD?
 4538 023360 001051 BNE CRCWD ;YES
 4539 023362 022767 000016 155620 CMP \$16,CLKCNT ;CLOCK COUNT 16 OR GREATER?
 4540 023370 101401 BLOS 1\$;YES
 4541 023372 000406 BR 2\$;GET OUT
 4542 023374 022767 000040 155606 1\$: CMP #40,CLKCNT ;CLOCK COUNT 40 OR GREATER?
 4543 023402 101402 BLOS 2\$;YES GET OUT
 4544 023404 052701 004000 155572 2\$: CMP #37,CLKCNT ;SET S8 BIT
 4545 023410 022767 000037 155572 BIS #BIT11,GOOD
 4546 023416 001404 3\$: BEQ 3\$
 4547 023420 022767 000040 155562 CMP #40,CLKCNT
 4548 023426 001002 BNE 4\$
 4549 023430 042701 002000 3\$: BIC #BIT10,GOOD ;CLEAR LSR
 4550 023434 000207 4\$: RTS PC ;RETURN
 4551
 4552 ;CALCULATE MR FOR LAST DATA WORD
 4553 023436 022767 000036 155544 LSTWD: CMP #36,CLKCNT ;IS THIS CLOCK 36 OR LESS?
 4554 023444 103016 BHIS 2\$;YES GET OUT
 4555 023446 022767 000037 155534 CMP #37,CLKCNT ;IS THIS CLOCK 15?
 4556 023454 001003 BNE 3\$;NO
 4557 023456 042701 002000 4\$: BIC #BIT10,GOOD ;YES CLEAR LSR
 4558 023462 000407 BR 2\$
 4559 023464 022767 000040 155516 3\$: CMP #40,CLKCNT
 4560 023472 001001 BNE 5\$
 4561 023474 000770 BR 4\$
 4562 023476 042701 020000 5\$: BIC #BIT13,GOOD ;CLEAR CRCW BIT
 4563 023502 000207 2\$: RTS PC
 4564
 4565 ;CALCULATE MR FOR CRC WORD
 4566
 4567 023504 042701 020000 CRCWD: BIC #BIT13,GOOD ;CLEAR CRCW BIT
 4568 023510 022767 000037 155472 CMP #37,CLKCNT ;IS THIS CLOCK 17?
 4569 023516 001002 BNE 2\$;NO
 4570 023520 042701 002000 155456 2\$: BIC #BIT10,GOOD ;CLEAR LSR BIT
 4571 023524 022767 000040 BNE 1\$
 4572 023532 001002 BIC #BIT10,GOOD
 4573 023534 042701 002000 1\$: RTS PC ;RETURN
 4574 023540 000207

4575
 4576 ;GENERATE A CRC WORD FROM THE DATA BUFFER
 4577 ;AND LEAVE THE CRC WORD IN "WORK" LOCATION
 4578 ;EXIT ROUTINE WITH RTS PC
 4579
 4580 023542 012767 000100 155434 GENCRC: MOV #64, REPT
 4581 023550 032767 000040 155366 BIT #BITS,FLAG2 ;64 WORDS PER SECTOR
 4582 023556 001403 BEQ 13\$;IN CRC TEST?
 4583 023560 012767 000110 155416 MOV #72, REPT ;NO
 4584 023566 012705 026666 13\$: MOV #INBUF,R5 ;YES
 4585 023572 011504 MOV (RS),R4 ;GET STARTING ADDR OF OUTPUT BUFFER
 4586 023574 005067 155420 CLR WORK0 ;GET DATA WD
 4587 ;CLEAR WORK LOCATION
 4588
 4589 ;INBIT CONTAINS PRESENT INPUT BIT
 4590 ;WK15 = BIT15 IF CRC AT TIME T
 4591 ;WORK0 = CRC AT TIME T + DURING FINAL MANIPULATION
 4592 ;WORK = BITS FROM SAVED CRC WORD (WCRC)
 4593 023600 012767 000022 155400 1\$: MOV #18, REPT1 ;GET 18 BITS PER WD
 4594 023606 032767 000040 155330 BIT #BITS,FLAG2 ;IN CRC TEST?
 4595 023614 001403 BEQ 25 ;NO
 4596 023616 012767 000020 155362 2\$: MOV #16, REPT1 ;YES
 4597 023624 016767 155370 155350 CLR WORK0,WCRC ;SAVE CURRENT CRC WD
 4598 023632 005067 155356 CLC WK15 ;CLEAR BIT 15 FROM CRC AT T 1
 4599 023636 000241 ROL WORK0 ;CLEAR CARRY
 4600 023640 006167 155354 ROL WK15 ;SHIFT CRC WD LEFT
 4601 023644 006167 155344 BIT #BITS,FLAG2 ;CONTAINS BIT 15 OF CRC
 4602 023650 032767 000040 155266 BNE 12\$;IN CRC TEST?
 4603 023656 001004 CMP #17..REPT1 ;YES
 4604 023660 022767 000021 155320 BLOS 3\$;DONE BITS 16 AND 17 YET?
 4605 023666 101406 12\$: CLR INBIT ;NO
 4606 023670 005067 155316 ROL R4 ;CLEAR WORK LOC
 4607 023674 006104 ROL INBIT ;PUT DATA BIT FROM BUFFER
 4608 023676 006167 155310 ROL INBIT ;IN WORK1 LOC
 4609 023702 000402 BR 4\$
 4610 023704 005067 155302 3\$: CLR INBIT ;FOR BITS 16 AND 17
 4611 023710 016767 155300 4\$: MOV WK15,WORK ;GET BIT 15 OF CRC
 4612 023716 004767 000220 5\$: JSR PC,XXOR ;XOR BIT15 WITH INPUT BIT
 4613 023722 042767 000001 155270 BIC #BIT0,WORK0
 4614 023730 005767 155256 TST INBIT ;TEST RESULT OF XOR
 4615 023734 001403 BEQ 6\$
 4616 023736 052767 000001 155254 BIS #BIT0,WORK0
 4617 023744 016767 155242 6\$: MOV INBIT,RS0 ;SAVE XOR SESULT OF BIT 0 AND INPUT

MAINDEC-11 CERSC-B
CERSCB.P11PS11-REC3 MAINTENANCE MODE DIAGNOSTIC
\$DONE - BELL AND SCOPE ROUTINE MACY11 27(732) 04-OCT-76 12:56 PAGE 113

4618 ;FROM B0 IN WORKO AND B1 IN SAVED CRC (WCRC) CLACULATE
 4619 ;NEW B2 FOR WORKO
 4620
 4621 023752 005067 155240 CLR WORK
 4622 023756 032767 000002 155216 BIT #BIT1,WCRC
 4623 023764 001403 BEO 7S
 4624 023766 052767 000001 155222 BIS #BIT0,WORK
 4625 023774 016767 155160 155210 7S: MOV RSO,INBIT
 4626 024002 004767 000134 JSR PC,XXOR
 4627 024006 042767 000004 155204 BIC #BIT2,WORKO
 4628 024014 005767 155172 TST INBIT ; TEST RESULT OF XOR
 4629 024020 001403 BEQ 8S
 4630 024022 052767 000004 155170 BIS #BIT2,WORKO
 4631
 4632 ;FROM B0 IN WORKO AND B14 IN WCRC CLACULATE BIT15 IN WORKO
 4633
 4634 024030 005067 155162 8\$: CLR WORK
 4635 024034 032767 040000 155140 BIT #BIT14,WCRC
 4636 024042 001403 BEO 9S
 4637 024044 052767 000001 155144 BIS #BIT0,WORK
 4638 024052 016767 155102 155132 9\$: MOV RSO,INBIT
 4639 024060 004767 000056 JSR PC,XXOR
 4640 024064 042767 100000 155126 BIC #BIT15,WORKO
 4641 024072 005767 155114 TST INBIT ; TEST RESULT OF XOR
 4642 024076 001403 BEQ 10S
 4643 024100 052767 100000 155112 BIS #BIT15,WORKO
 4644 024106 005367 155074 10\$: DEC REPT1 ; DONE WITH HD
 4645 024112 001244 BNE 2S ; NO
 4646 024114 005367 155064 DEC REPT ; DONE WITH SECTOR?
 4647 024120 001404 BEQ 11S ; YES
 4648 024122 062705 000002 ADD #2,RS ; GET NEXT HD
 4649 024126 011504 MOV (RS),R4 ; GET DATA HD
 4650 024130 000623 BR 1S
 4651 024132 016767 155062 11\$: MOV WORKO,WORK ; SAVE CRC WORD IN WORK
 4652 024140 000207 RTS PC ; EXIT
 4653 ;XOR SUBROUTINE
 4654
 4655 024142 016703 155050 XXOR: MOV WORK,R3
 4656 024146 046703 155040 BIC INBIT,R3
 4657 024152 046767 155040 BIC WORK,INBIT
 4658 024160 050367 155026 BIS R3,INBIT
 4659 024164 000207 RTS PC

4661 .SBTTL STYPE - TTY TYPEOUT ROUTINE

4662
 4663 ;THIS ROUTINE IS USE TO TYPE ASCII MESSAGES ON THE TTY. THE
 4664 CALL CAN BE IN ONE OF 3 FORMS: 1) "TYPE ADR" - TYPES THE
 4665 MESSAGE STARTING IN LOCATION "ADR:" 2) "TYPE CHAR" - TYPES
 4666 THE ASCII "CHAR", AND 3) "PRINT <(15)<(12)>MESSAGE" - TYPES
 4667 THE MESSAGE WHICH IS INLINE ASCII. THE FILLER CHARACTER WHICH IS
 4668 TYPED AFTER A LINE FEED IS IN FILCHR AND THE NUMBER OF FILLERS
 4669 IS IN FILCHR+1.

4671 024166 010446	010546	000004	.TYPE:	MOV R4,-(6)	SAVE R4
4672 024170 010546				MOV RS,-(6)	SAVE RS
4673 024172 017605	032705	177400		MOV 34(6),RS	GET ADDRESS TO BE TYPED
4674 024176 032705				BIT \$177400,RS	IS IT A TYPED?
4675 024202 001002				BNE 1S	NO
4676 024204 016605				MOV 4(6),RS	GET ADDRESS OF CHARACTER
4677 024210 105715			1S:	TSTB (RS)	TERMINATOR?
4678 024212 001423				BEQ 2S	GET OUT IF SO
4679 024214 122715	000012			CMPB \$12,(RS)	IS THE CHAR A LINE FEED
4680 024220 001012				BNE 4S	NO - GET OUT
4681 024222 116704	154567			MOV B FILCHR+1,R4	GET THE FILL COUNT
4682 024226 116777	154562	154564	5S:	MOV B FILCHR,ATPB	TYPE A FILLER
4683 024234 105777	154556			TSTB ATPS	DONE YET?
4684 024240 100375				BPL .-4	NO - WAIT
4685 024242 0005304				DEC R4	DEC COUNT
4686 024244 001370				BNE 5S	LOOP UNTIL 0
4687 024246 112577	154546		4S:	MOV B (RS)+,ATPB	LOAD AND TYPE THE CHARACTER
4688 024252 105777	154540			TSTB ATPS	IS THE PRINTER READY
4689 024256 100375				BPL .-4	WAIT UNTIL IT IS
4690 024260 000753				BR 1S	GET THE NEXT CHARACTER
4691 024262 017646	000004		2S:	MOV B 24(6),-(6)	GET ADDRESS TO BE TYPED
4692 024266 062766	000002	000006		ADD #2,6(6)	ADD 2 TO THE ADDRESS
4693 024274 022666	000004			CMP (6)+,4(6)	IS IT .+2?
4694 024300 001006				BNE 3S	NO
4695 024302 062705	000002			ADD #2,RS	ADD 2 TO THE ADDRESS
4696 024306 042705	000001			BIC #1,RS	BACK UP TO AN EVEN BYTE
4697 024312 010566	000004			MOV RS,4(6)	RESTORE ADDRESS
4698 024316 012605			3S:	MOV (6)+,RS	RESTORE RS
4699 024320 012604				MOV (6)+,R4	RESTORE R4
4700 024322 000002				RTI	RETURN

4701 .SBTTL \$SCOPE - SCOPE LOOP HANDLER

4702

4703 ;THIS ROUTINE HANDLES THE ITERATIONS, LOOPING, ERROR

4704 ;LOOPING, AND THE DISPLAYING OF THE TEST NUMBER.

4705 ;"SCOPE" IS PLACED BETWEEN EACH SUBTEST IN THE TEST AND

4706 ;RECORDS THE STARTING ADDRESS OF THE SUBTEST IN "LAD:"

4707

4708 024324 032737 000400 177570	.SCOPE: BIT	\$SW9,2#SWR	LOOP ON SPEC. TEST?
4709 024332 001404	BEQ 1\$		NO LOOP ON SPEC. TEST
4710 024334 123767 177570 154436	CMPB 2#SWR,ICNT	ON RIGHT TEST? *SW7-0*	
4711 024342 001453	BEQ .OVER	NOT RIGHT TEST	
4712 024344 032737 040000 177570	1\$: BIT	LOOP ON TEST?	
4713 024352 001045	BNE .KIT	LOOP ON TEST IS SET	
4714 024354 000416	BR 3\$	SKIP - NOP FOR XOR TESTER	
4715 024356 013746 000004	MOV 2#4,-(6)	PUSH 2#4 ON STACK	
4716 024362 012737 024402 000004	MOV #4\$,#4	SET FOR TIMEOUT	
4717 024370 005737 177060	TST 2#177060	ERROR ON XOR?	
4718 024374 012637 000004	MOV (6)+,2#4	POP STACK INTO 2#4	
4719 024400 000422	BR .SVLAD	NO ERROR - GO TO NEXT TEST	
4720 024402 022626	CMP (6)+,(6)+	CLEAR STACK	
4721 024404 012637 000004	MOV (6)+,2#4	POP STACK INTO 2#4	
4722 024410 000426	BR .KIT	ERROR - LOOP ON TEST	
4723 024412 032737 004000 177570	3\$: BIT	KILL ITERATIONS	
4724 024420 001012	BNE \$W11,2#SWR	YES - KILL ITERATIONS	
4725 024422 105767 154353	SVLAD	FIRST ONE?	
4726 024426 001404	TSTB ICNT+1	BRANCH IF FIRST	
4727 024430 126767 000060 154343	BEQ 2\$	DONE?	
4728 024436 003013	CMPB TIMES,ICNT+1	BRANCH IF NOT	
4729 024440 112767 000001 154333	BGT .KIT	FIRST ITERATION	
4730 024446 105267 154326	MOV #1,ICNT+1	COUNT TEST NUMBERS	
4731 024452 011667 154332	.SVLAD: INC# ICNT	SAVE LOOP ADDRESS	
4732 024456 016737 154316 177570	MOV (6),LAD	DISPLAY TEST NO. AND ITERATION COUNT	
4733 024464 000002	MOV ICNT,2#DISPLAY	RETURN	
4734	RTI		
4735 024466 105267 154307	.KIT: INC# ICNT+1	INC THE ITERATION COUNT	
4736 024472 016737 154302 177570	:OVER: MOV ICNT,2#DISPLAY	SET UP DISPLAY	
4737 024500 005767 154304	TST LAD	FIRST ONE?	
4738 024504 001760	BEQ .SVLAD	YES	
4739 024506 016716 154276	MOV LAD,(6)	FUDGE RETURN ADDRESS	
4740 024512 000002	RTI	FIXES PS	
4741			
4742 024514 000001	TIMES: 1	;RUN 1 TIMES	

M21NDEC-11-DERSC-B
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 116
SHLT - HLT ROUTINE (ERROR TYPEOUT)

4743 .SBTTL SHLT - HLT ROUTINE (ERROR TYPEOUT)

4744

4745 ;THIS ROUTINE PRINTS OUT ERROR MESSAGES STARTING WITH THE

4746 ;ADDRESS OF THE "HLT". IT ALSO COUNTS THE NUMBER OF ERRORS

4747 ;AND HAS THE CAPABILITY OF LOOPING ON ERROR, BELL ON ERROR,

4748 ;"HALT" ON ERROR, AND INHIBIT TYPEOUTS. AN OPTIONAL ARGUMENT

4749 ;(HLT+3) WILL BE PLACED IN ".HLTCT:" FOR ADDITIONAL TYPEOUTS.

4750

4751 024516 032737 002000 177570	.HLT:	BIT #SW10,0#SWR	BELL ON ERROR?
4752 024524 001402	BEQ 1\$		NO - SKIP
4753 024526 104402 000007	TYPE BELL		RING BELL
4754 024532 005267 154244	INC ERRORS		COUNT THE NUMBER OF ERRORS
4755 024536 032737 020000 177570	1\$: BIT #SW13,0#SWR		SKIP TYPEOUT IF SET
4756 024544 001025	BNE 2\$		SKIP TYPEOUTS
4757 024546 104402 024552	TYPE +2		ASCIZ <15><12>
4758 024556 011667 154230	MOV (6),HLTAADR		PUT ADDRESS OF INSTRUCTION ON STACK
4759 024562 162767 000002 154222	SUB \$2,HLTAADR		FUDGE ADDRESS
4760 024570 117767 154216 000054	MOVB #HLTAADR,.HLTCT		GET HLT ARGUMENT
4761 024576 016746 154210	MOV HLTAADR,-(6)		PUT HLTAADR ON STACK
4762 024602 104404	TYPEO		TYPE STACK IN OCTAL
4763 024604 104402 024610	TYPE +2		ASCIZ "
4764 024614 004767 001146	JSR PC,RSREG		GO TO USER ERROR ROUTINE
4765 024620 005737 177570	2\$: TST 0#SWR		HALT ON ERROR
4766 024624 100001	BPL .+4		SKIP IF CONTINUE
4767 024626 000000	HALT		HALT ON ERROR!
4768 024630 032737 001000 177570	BIT #SW9,0#SWR		CHECK FOR INHIBIT LOOP ON ERROR
4769 024636 001003	BNE 3\$		SKIP IF LOOP ON ERROR
4770 024640 105067 154135	CLR8 ICNT+1		CLEAR ITERATION COUNT
4771 024644 000002	RTI		RETURN
4772 024646 000167 177614	3\$: JMP .KIT		LOOP ON TEST UNTIL NO ERRORS
4773			
4774 024652 000000	.HLTCT: 0		HLT ARGUMENT

MAINDEC-11-DERSL-B
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
SOCTAL - OCTAL TYPEOUT ROUTINE

MACY11 27(732) 04-OCT-76 12:56 PAGE 117

4775			.SBTTL	SOCTAL - OCTAL TYPEOUT ROUTINE		
4776						
4777				;THIS ROUTINE IS USED TO TYPE AN OCTAL NUMBER ON THE TTY. IT WILL TYPE		
4778				;ALL 6 CHARACTERS, SUPPRESS LEADING ZEROES, OR TYPE THE		
4779				;16 BITS. IT IS CALLED VIA THE TYP0CT, TYPBIT, OR TYP0CS MACRO'S.		
4780						
4781	024654	012767	170101	000160	.TYPEB: MOV #170101,.PR	SET BIT FLAG AND 16. CHARACTER COUNT
4782	024662	000411			BR .PTIT	NOW TYPE IT IN BIT FORM
4783	024664	112767	000001	000150	.TYPEO: MOVB #1,.PR	SET ZERO FILL SWITCH
4784	024672	000402			BR .+6	SKIP
4785	024674	005067	000142		.TYPES: CLR .PR	SUPPRESS LEADING ZERO'S
4786	024700	112767	177772	000135	MOVB #-6,.PR+1	SET COUNT
4787	024706				.PTIT:	
4788	024706	010446			MOV R4,-(6)	PUSH R4 ON STACK
4789	024710	010546			MOV R5,-(6)	PUSH RS ON STACK
4790	024712	016605	000010		MOV 10(6),R5	GET THE DATA
4791	024716	012704	025044		MOV \$.PR+2,R4	SET POINTER TO FIRST ASCII CHAR.
4792	024722	105014			CLRB (4)	CLEAR FIRST BYTE
4793	024724	000411			BR .PRF	ROTATE FIRST BIT
4794	024726	105014			CLR8 (4)	CLEAR BYTE OF CHARACTER
4795	024730	032767	000100	000104	.PRL: CLR8 (4)	BIT TYPING MODE?
4796	024736	001004			BIT #100,.PR	YES - SKIP 2 ROTATES
4797	024740	006105			BNE .PRF	ROTATE BIT INTO C
4798	024742	106114			ROL R5	PACK IT
4799	024744	006105			ROL (4)	ROTATE BIT INTO C
4800	024746	106114			ROLB R5	PACK IT
4801	024750	006105			ROLB (4)	ROTATE BIT INTO C
4802	024752	106114			ROLB (4)	PACK IT
4803	024754	105714			TSTB (4)	IS IT ZERO?
4804	024756	001402			BEQ .+6	SKIP INC
4805	024760	105267	000056		INC8 .PR	SET FILL SWITCH
4806	024764	105767	000052		TSTB .PR	CHECK FILL SWITCH
4807	024770	001402			BEQ .+6	SKIP BITSET
4808	024772	152724	000060		BIS8 \$'0,(4)+	MAKE INTO ASCII CHAR
4809	024776	105267	000041		INC8 .PR+1	INC COUNT
4810	025002	001351			BNE .PRL	REPEAT
4811	025004	022704	025044		CMP \$.PR+2,R4	EMPTY BUFFER?
4812	025010	001002			BNE .+6	SKIP IF NOT
4813	025012	112724	000060		MOVB #'0,(4)+	LOAD 1 ZERO
4814	025016	105014			CLRB (4)	NULL TERMINATOR
4815	025020	104402	025044		TYPE .PR+2	TYPE IT
4816	025024	012605			MOV (6)+,RS	POP STACK INTO RS
4817	025026	012604			MOV (6)+,R4	POP STACK INTO R4
4818	025030	016666	000002	000004	MOV 2(6),4(6)	GET RID OF
4819	025036	012616			MOV (6)+,(6)	DATA WORD
4820	025040	000002			RTI	RETURN
4821					.PR: .BLKW 12	COUNT, SWITCH, AND OUTPUT BUFFER
4822	025042	000012				

.SBTTL SPOWER - POWER DOWN AND UP ROUTINES

4823
4824
4825
4826
4827
4828
4829
4830
4831 025066 012777 025214 000126 .POWER: MOV #.ILLUP J.PUVEC
4832 025074 012777 000340 000122 MOV #340 J.PUVECS+2 ;SET FOR FAST UP
4833 025102 010046 MOV R0,-(6) ;PUSH R0 ON STACK
4834 025104 010146 MOV R1,-(6) ;PUSH R1 ON STACK
4835 025106 010246 MOV R2,-(6) ;PUSH R2 ON STACK
4836 025110 010346 MOV R3,-(6) ;PUSH R3 ON STACK
4837 025112 010446 MOV R4,-(6) ;PUSH R4 ON STACK
4838 025114 010546 MOV RS,-(6) ;PUSH RS ON STACK
4839 025116 010667 000076 MOV SP,SAVR6 ;SAVE SP
4840 025122 012777 025132 000072 MOV #.POWUP,J.PUVEC ;SET UP VECTOR
4841 025130 000000 HALT ;WAIT FOR PF

4842
4843 025132 016706 000062 .POWUP: MOV .SAVR6,SP ;GET SP
4844 025136 005001 CLR R1 ;WAIT LOOP FOR THE TTY
4845 025140 005201 INC R1 ;WAIT FOR THE INC
4846 025142 001376 BNE 1\$;OF WORD
4847 025144 012605 MOV (6)+,RS ;POP STACK INTO RS
4848 025146 012604 MOV (6)+,R4 ;POP STACK INTO R4
4849 025150 012603 MOV (6)+,R3 ;POP STACK INTO R3
4850 025152 012602 MOV (6)+,R2 ;POP STACK INTO R2
4851 025154 012601 MOV (6)+,R1 ;POP STACK INTO R1
4852 025156 012600 MOV (6)+,R0 ;POP STACK INTO R0
4853 025160 012737 025066 000024 MOV #.POWER,2#24 ;SET UP THE POWER DOWN VECTOR
4854 025166 012737 000340 000026 MOV #340,2#26 ;PRIO:7
4855 025174 104402 025200 TYPE +2 ;ASCIZ <15><12>"POWER"
4856 025210 000167 173652 JMP MULSYS ;JMP TO USER ADDRESS

4857
4858 025214 000000 .ILLUP: HALT ;THE POWER UP SEQUENC_ WAS STARTED
4859 025216 000776 BR .-2 ;BEFORE THE POWER DOWN WAS COMPLETE
4860
4861 025220 000000 .SAVR6: 0 ;PUT THE SP HERE
4862 025222 000024 000026 .PUVEC: 24,26 ;POWER UP VECTOR

*PINDOC 11 DERSO-5
DERSOB PII

PSA1-PCOC MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 119
\$ROUT - OCTAL INPUT ROUTINE

.SBTTL SROUT - OCTAL INPUT ROUTINE

:THIS ROUTINE CALLS ROLIN, INPUTS A LINE FROM THE TTY AND CONVERTS
:IT INTO AN OCTAL NUMBER WHICH IS THE FIRST WORD ON THE STACK.

4868	025226	011646		.RDOCT:	MOV	(6) -(6)	MOVE THE PC
4869	025230	016666	000004	000002	MOV	4(6) 2(6)	MOVE THE PS
4870	025236	010146			MOV	R1,-(6)	PUSH R1 ON STACK
4871	025240	010246			MOV	R2,-(6)	PUSH R2 ON STACK
4872	025242	010346			MOV	R3,-(6)	PUSH R3 ON STACK
4873	025244	104412		4\$:	RDLIN		READ A LINE INTO INPUT
4874	025246	005001			CLR	R1	INIT DATA WORD
4875	025250	012703	025450		MOV	\$INPUT,R3	INIT POINTER
4876	025254	112302		1\$:	MOVB	(3)+,R2	GET A BYTE
4877	025256	001417			BEQ	25	GET OUT IF ZERO
4878	025260	122702	000060		CMPB	\$'0,R2	CHECK FOR 0 OR GREATER
4879	025264	003022			BGT	35	ERROR - LESS THAN 0
4880	025266	122702	000067		CMPB	\$'7,R2	CHECK FOR 7 OR LESS
4881	025272	002417			BLT	35	ERROR - GREATER THAN 7
4882	025274	005002			ROR	R2	GET
4883	025276	005003			ROR	R3	INTO
4884	025280	005003			ROR	R2	POSITION
4885	025282	006101			ROL	R1	FIRST BIT
4886	025284	006102			ROL	R2	GET
4887	025286	006101			ROL	R1	SECOND BIT
4888	025288	006102			ROL	R2	GET
4889	025292	006101			ROL	R1	THIRD BIT
4890	025294	000757	000012		BR	15	LOOP
4891	025296	010166		2\$:	MOV	R1,12(6)	SAVE THE RESULT
4892	025298	012603			MOV	(6)+,R3	POP STACK INTO R3
4893	025302	012602			MOV	(6)+,R2	POP STACK INTO R2
4894	025306	012601			MOV	(6)+,R1	POP STACK INTO R1
4895	025310	000002			RTI		RETURN
4896							
4897	025332			3\$:	TYPE	+2	
4898	025332	104402	025336		BR	45	; ASCIZ "?"(15)(12)
4899	025342	000740					; TRY AGAIN

4900- JEXS 8
JERSCB.PIIRSI.-RSCB MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 120
SRDLIN - TTY INPUT ROUTINE

4900 .SBTTL SRDLIN - TTY INPUT ROUTINE

4901

4902 :THIS ROUTINE INPUTS A LINE TERMINATED BY A RETURN INTO ADDRESS

4903 :INPUT AND RETURNS A LINE FEED. THE BUFFER HAS A NULL TERMINATOR

4904 :INSTEAD OF THE RETURN. RUBOUTS ARE HANDLED BY RETYPING

4905 :THE LINE. BUFFER OVERFLOW ERRORS LIKE A RUBOUT.

4906

4907 025344 010546	025450	ROLIN: MOV RS -(6)	SAVE RS
4908 025346 012705	025470	1\$: MOV #INPUT,RS	GET ADDRESS
4909 025352 022705		2\$: CMP #INPUT+16.,RS	BUFFER FULL?
4910 025356 001412		BEQ 4\$	YES - TYPE "?"
4911 025360 105737	177560	TSTB 38177560	WAIT FOR
4912 025364 100375		BPL .-4	A CHARACTER
4913 025366 113715	177562	MOV B 38177562,(5)	GET CHARACTER
4914 025372 142715	000200	BICB #200,(5)	GET RID OF JUNK
4915 025376 122715	000177	CMPB #177,(5)	IS IT A RUBOUT
4916 025402 001005		BNE 3\$	SKIP IF NOT
4917 025404		4\$: TYPE +2	
4918 025404 1044102	025410	BR 1\$	ASCIIZ "?"<15><12>
4919 025414 000754		3\$: MOVB (5),#0	ZAP THE BUFFER AND LOOP
4920 025416 111527	000000	TYPE 3\$+2	SET UP FOR TYPING
4921 025422 1044102	025420	CMPB #15,(5)+	ECHO IT
4922 025426 122725	000015	BNE 2\$	CHECK FOR RETURN
4923 025432 001347		CLRB -1(5)	LOOP IF NOT RETURN
4924 025434 105065	177777	TYPE 12	ZAP RETURN (THE 15)
4925 025440 1044102	000012	MOV (6)+,RS	TYPE A LINE FEED
4926 025444 012605		RTI	RESTORE RS
4927 025446 000002			RETURN
4928			
4929 025450 000020		INPUT: .BLKB 16.	;TTY INPUT AREA

MAINDEC-11-DERSC-B
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 122
STRAP - TRAP HANDLER

4967					:CLEAR ALL DISK REGISTERS	
4968	025570	012777	000040	153304	.CLROK: MOV \$40, JRS0CS2	;CLEAR ALL DSK REG
4969	025576	016777	153360	153276	MOV UNNUM, JRS0CS2	;GET UNIT NUMBER
4970	025604	005067	153366		CLR MCCNT	;CLEAR MAINT CLOCK COUNT
4971	025610	005067	153364		CLR MCCNT+2	
4972	025614	000002			RTI	
4973						
4974	025616	012777	000001	153300	.MR0MD: MOV #1, JRS0MR	;PUT DRIVE INTO MAINT MODE
4975	025624	000002			RTI	
4976						
4977	025625	005067	153364		WAITRY: CLR WORK	;CLEAR COUNTER
4978	025632	105777	153242		15: TSTB JRS0CS1	;TEST READY
4979	025636	100406			BMI 25	;OK CONT
4980	025640	005267	153352		INC WORK	UPDATE COUNTER
4981	025644	005767	153346		TST WORK	DONE YET?
4982	025650	001403			BEQ 35	READY DID NOT COME UP
4983	025652	000767			BR 15	CONTINUE WAITING
4984	025654	062716	000002		25: R00 02, (SP)	UPDATE RETURN PC
4985	025660	000207			35: RTS PC	RETURN
4986						
4987					:ROUTINE TO SHIFT COMPLETE DATA TABLE ONE BIT	
4988					:TO THE LEFT. CARRIES BIT 15 IF ONE RVD TO BIT 0 OF THE NEXT WORD	
4989						
4990	025662	012702	026666		MDATA: MOV #1MBUF, R2	;GET LEFT ADDRESS OF
4991	025666	062702	000442		R00 #442, R2	DATA TABLE
4992	025672	012703	000220		MOV #220, R3	SETUP COUNTER FOR 200 WORDS
4993	025676	000241			CLC	CLEAR CARRY
4994	025700	006142			15: ROL -(R2)	SHIFT DATA PATTERN
4995	025702	005303			DEC R3	DO ALL
4996	025704	001375			BNE 15	WORDS
4997	025706	000207			RTS PC	
4998	025710	012767	001001	153266	.GETSP: MOV #1001, REPT	;SETUP COUNTER
4999	025716	104430			MRIND	;SEND INDEX PULSE TO MR REG
5000	025720	104422			MRCLK	CLOCK MR
5001	025722	005367	153256		15: DEC	TO REACH
5002	025726	001374			BNE 15	SECTOR PULSE
5003	025730	032777	000400	153166	BIT #400, JRS0MR	DID SECTOR PULSE SET?????
5004	025736	001401			BEQ 25	YES
5005	025740	000002			RTI	NO REPORT ERROR
5006	025742	062716	000002		R00 02, (SP)	UPDATE RETURN ADDR
5007	025746	000002			RTI	
5008						
5009	025750	104422			.SPASS: MRCLK	;CLOCK PAST SECTOR PULSE
5010	025752	104422			MRCLK	
5011	025754	005067	153216		CLR MCCNT	;RESET MAINT CLOCK COUNTERS
5012	025760	005067	153214		CLR MCCNT+2	
5013	025764	000002			RTI	

5014 ;ERROR TYPTXTOUT ROUTINE

5015

5016 025766 005767 176660 RSREG: TST .HLTCT SHOULD WE TYPTXT GOOD AND BAD
5017 025772 001022 BNE BS NO
5018 025774 104402 TYPE +2 ASCIZ " BAD="
5019 026006 010046 MOV BAD,-(6) PUT BAD ON STACK
5020 026010 104404 TYPEO TYPE STACK IN OCTAL
5021 026012 104402 026016 TYPE +2 ASCIZ " GOOD="
5022 026026 010146 MOV GOOD,-(6) PUT GOOD ON STACK
5023 026030 104404 TYPEO TYPE STACK IN OCTAL
5024 026032 000402 BR BS TYPEOUT REGISTERS
5025 026034 000167 000432 JMP PTDONE GET OUT

5026

5027 026040 104402 026044 BS: TYPE +2 ASCIZ " CS1="
5028 026052 017746 153022 MOV &RSCSI,-(6) PUT &RSCSI ON STACK
5029 026056 104404 TYPEO TYPE STACK IN OCTAL

5030

5031 026060 104402 026064 1S: TYPE +2 ASCIZ " ER="
5032 026072 017746 153016 MOV &RSER,-(6) PUT &RSER ON STACK
5033 026076 104404 TYPEO TYPE STACK IN OCTAL

5034

5035 026100 104402 026104 2S: TYPE +2 ASCIZ " CS2="

5036 026112 017746 152764 MOV &RSCS2,-(6) PUT &RSCS2 ON STACK
5037 026116 104404 TYPEO TYPE STACK IN OCTAL
5038 026120 032767 000200 176524 BIT #200,.HLTCT TYPTXT SECOND SET ?
5039 026126 001076 BNE SEEC YES
5040 026130 032767 000100 176514 BIT #85,.HLTCT TYPTXT ER ?
5041 026136 001410 BEQ 35 NO

5042 026140 104402 026144 TYPE +2 ASCIZ " RS="

5043 026152 017746 152740 MOV &RSAS,-(6) PUT &RSAS ON STACK
5044 026156 104404 TYPEO TYPE STACK IN OCTAL
5045 026160 032767 000020 176464 3S: BIT #8A,.HLTCT TYPTXT BUS ASSRESS
5046 026166 001410 BEQ 45 NO

5047 026170 104402 026174 TYPE +2 ASCIZ " RA="

5048 026192 017746 152700 MOV &RSRA,-(6) PUT &RSRA ON STACK
5049 026206 104404 TYPEO TYPE STACK IN OCTAL
5050 026210 032767 000004 176434 4S: BIT #DA,.HLTCT TYPTXT DA ?
5051 026216 001410 BEQ 55 NO

5052 026220 104402 026224 TYPE +2 ASCIZ " DA="

5053 026226 017746 152652 MOV &RSDA,-(5) PUT &RSDA ON STACK
5054 026236 104404 TYPEO TYPE STACK IN OCTAL
5055 026240 032767 000010 176404 5S: BIT #WC,.HLTCT TYPTXT WC ?
5056 026246 001410 BEQ 65 NO

5057 026250 104402 026254 TYPE +2 ASCIZ " WC="

5058 026252 017746 152616 MOV &RSWC,-(6) PUT &RSWC ON STACK
5059 026266 104404 TYPEO TYPE STACK IN OCTAL

MAINDEC-11-DERSC-B
DERSCB.P11

351-PSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 124

5060	026270	032767	000040	176354	6\$:	BIT	0DS,.HLTCT	DRIVE STATUS
5061	026276	001475	026304			BEQ	PTDONE	NO
5062	026300	104402				TYPE	.+2	.ASCIZ " DS="
5063	026312	017746	152574			MOV	0RSDS,-(6)	PUT 0RSDS ON STACK
5064	026316	104404				TYPEO		TYPE STACK IN OCTAL
5065	026320	000167	000146			JMP	PTDONE	GET OUT
5066	026324	045767	000208	176320	SEEC:	BIC	#200,.HLTCT	CLEAR COMMON BIT
5067	026328	032767	000240	176312		BIT	#DT,.HLTCT	TYPTXT DRIVE TYPE?
5068	026340	001410				BEG	95	NO
5069	026342	104402	026346			TYPE	.+2	.ASCIZ " DT="
5070	026354	017746	152546			MOV	0RSDT,-(6)	PUT 0RSDT ON STACK
5071	026360	104404				TYPEO		TYPE STACK IN OCTAL
5072	026362	032767	000210	176262	9\$:	BIT	#DB,.HLTCT	TYPTXT DATA BUFFER
5073	026370	001410				BEO	10S	NO
5074	026372	104402	026376			TYPE	.+2	.ASCIZ " DB="
5075	026404	017746	152512			MOV	0RSDB,-(6)	PUT 0RSDB ON STACK
5076	026410	104404				TYPEO		TYPE STACK IN OCTAL
5077	026412	032767	000220	176232	10\$:	BIT	#MR,.HLTCT	TYPTXT MN?
5078	026420	001410				BEO	11S	NO
5079	026422	104402	026426			TYPE	.+2	.ASCIZ " MR="
5080	026434	017746	152464			MOV	0RSMR,-(6)	PUT 0RSMR ON STACK
5081	026440	104404				TYPEO		TYPE STACK IN OCTAL
5082	026442	032767	000204	176202	11\$:	BIT	#LA,.HLTCT	TYPTXT LA?
5083	026450	001410				BEO	PTDONE	NO
5084	026452	104402	026456			TYPE	.+2	.ASCIZ " LA="
5085	026464	017746	152430			MOV	0RSLA,-(6)	PUT 0RSLA ON STACK
5086	026470	104404				TYPEO		TYPE STACK IN OCTAL
5087	026472	052767	100000	152470	PTDONE:	BIS	#BIT15,ONCEE	SET FORMD ERROR FLAG
5088	026500	032767	000040	152462		BIT	#BITS,ONCEE	
5089	026506	001466				BEO	1S	
5090	026510	104402	026514			TYPE	.+2	.ASCIZ '15)<12>"MAINT CLOCK COUNT "
5091	026542	016767	152430	152460		MOV	MCCNT,WORK4	GET MAINT CLOCK COUNT
5092	026550	016767	152424	152446		MOV	MCCNT+2,WORK2	CAL NUMBERS FOR DOUBLE PRECISION
5093	026555	006167	152442			ROL	WORK2	
5094	026562	006167	152442			ROL	WORK4	
5095	026566	000241				CLC		
5096	026570	016746	152434			MOV	WORK4,-(6)	PUT WORK4 ON STACK
5097	026574	104406				TYPES		TYPE STACK IN OCTAL - SUPPRESS
5098	026576	012767	000005	152426	2\$:	MOV	15,WORK5	
5099	026604	005067	152424			CLR	WORK5	
5100	026610	006167	152410			ROL	WORK2	
5101	026614	006167	152414			ROL	WORK6	
5102	026620	006167	152400			ROL	WORK2	
5103	026624	006167	152404			ROL	WORK6	
5104	026630	006167	152379			ROL	WORK2	
5105	026634	006167	152374			ROL	WORK6	
5106	026640	016746	152370			MOV	WORK6,-(6)	PUT WORK6 ON STACK
5107	026644	104406				TYPES		TYPE STACK IN OCTAL - SUPPRESS
5108	026646	005367	152360			DEC	WORK5	
5109	026652	001354				BNE	2S	
5110	026654	104402	026660			TYPE	.+2	.ASCIZ <15><12>
5111	026664	000207				RTS	PC	
5112	026666	000300				INBUF:	.BLKW	300
5113	027466	000300				OUTBUF:	.BLKW	300

5114 :THIS ROUTINE IS FOR PROGRAMMERS ONLY !!!!!!!THIS ROUTINE IS USED TO "DETERMINE" A
 5115 SO THAT A 1 CAN BE ROTATED THROUGH THE CRC REGISTER BY ROTATING THE DATA PATTERN

5116 030266 012767	000040 150650	CRCAL: MOV #40, FLAG2	
5117 030274 012706	000500	MOV #500, SP	
5118 030300 005067	150722	CLR WORK3	
5119 030304 012702	026666	MOV #INBUF, R2	
5120 030310 012701	000221	MOV #145., R1	
5121 030314 005022		1\$: CLR (R2)+	;CLEAR DATA BUFFER
5122 030316 005301		DEC R1	
5123 030320 001375		BNE 1\$	
5124 030322 012767	000401 150676	MOV #401, WORK3	,START WITH A NUMBER OF 401
5125 030330 012702	026666	MOV #INBUF, R2	
5126 030334 062702	000100	ADD #100, R2	
5127 030340 062767	000003 150660	ADD #3, WORK3	
5128 030346 016712	150654	MOV WORK3, (R2)	;PUT NUMBER INTO BUFFER
5129 030352 012701	001001	MOV #513., R1	;513=32 WORDS X 16 BITS
5130 030356 005301		DEC R1	
5131 030360 001763		BEQ 3\$	
5132 030362 012700	000040	MOV #40, R0	
5133 030366 012702	026666	MOV #INBUF, R2	
5134 030372 062702	000102	ADD #102, R2	
5135 030376 000241		CLC	
5136 030400 006142		5\$: ROL -(R2)	
5137 030402 005300		DEC R0	
5138 030404 001375		BNE 5\$	
5139 030406 004767	173130	JSR PC, GENCRC	
5140 030412 022767	000001 150576	CMP #1, WORK	
5141 030420 001013		BNE 4\$	
5142 030422 104402	030426	TYPE +2	;.ASCIZ <15><12>"CRC= "
5143 030436 016746	150554	MOV WORK, -(6)	;PUT WORK ON STACK
5144 030442 104404		TYPEO	;TYPE STACK IN OCTAL
5145 030444 004767	000040	JSR PC, TABTYP	
5146 030450 022767	000002 150540	CMP #2, WORK	
5147 030456 001337		BNE 6\$	
5148 030460 104402	030464	TYPE +2	;.ASCIZ <15><12>"CRC= "
5149 030474 016746	150516	MOV WORK, -(6)	;PUT WORK ON STACK
5150 030500 104404		TYPEO	;TYPE STACK IN OCTAL
5151 030502 004767	000002	JSR PC, TABTYP	
5152 030506 000723		BR 6\$	
5153 030510 012702	026666	TABTYP: MOV #INBUF, R2	
5154 030514 012705	000220	MOV #220, RS	
5155 030520 012767	000004 150456	2\$: MOV #4, REPT	
5156 030526 012246		1\$: MOV (R2)+, -(6)	;PUT (R2)+ ON STACK
5158 030530 104404	000040	TYPEO	;TYPE STACK IN OCTAL
5159 030532 104402		TYPE +40	
5160 030536 005305		DEC R5	
5161 030540 001410		BEQ 3\$	
5162 030542 005367	150436	DEC REPT	
5163 030546 001367		BNE 1\$	
5164 030550 104402	030554	TYPE +2	;.ASCIZ <15><12>
5165 030560 000757		BR 2\$	
5166 030562 000207		RTS PC	
5167	000001	.END	

I 10

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 127
DERSCB P11 CROSS REFERENCE TABLE -- USER SYMBOLS

MAINDEC-11-DERSC-B
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- USER SYMBOLS

MACY11 27(732)

04-OCT-76 12:56 PAGE 128

CS2 = 000200	832*	1048	1112	1182	1192	1196	1201	1447	2419	2435	2681	2687	2884
DA = 000004	827*	1062	1284	1288	1292	1313	2213	2264	3702	3706	3712	3716	3963
	2890	3100	3106	3297	3491	3602	3609	3615					
	3966	3972	5050										
D90 = 001000	853*												
DB = 000210	834*	5072											
DCX = 100000	854*												
DISPLA= 177570	752*	4732*	4736*										
DLT = 100000	847*												
DONE = 021006	021	4160*											
DONEE = 002326	1003	1009	1021*										
DRY = 000200	848*												
DS = 000040	830*	1052	1872	1938	1942	1953	1957	2054	2058	2061	2161	2165	2168
	2208	2217	2221	2259	2268	2272	2313	2319	2323	2360	2366	2370	2429
	2884	3100	3297	3491	3497	3530	3548	3602	3609	3615	3621	3661	3665
	3671	3675	3697	3702	3712	3716	3955	3969	4055	4058	4063	4066	4110
DSCK = 104426	4125	4148	4152	5060									
	2036	2042	2049	2111	2117	2156	2186	2203	2237	2254	2291	2308	2340
	2355	4019	4954*										
DT = 000240	836*	5067											
DVNUM = 001732	974	977*											
ER = 000002	826*	1074	1133	1321	1325	1332	1338	1345	3548				
ERR = 040000	851*												
ERRORS = 001002	784*	4754*	4774										
E1910 = 022552	4383	4418*											
E1915 = 022561	4385	4420*											
E192 = 022536	4379	4416*											
E197 = 022544	4381	4417*											
E2410 = 022511	4373	4410*											
E2412 = 022520	4375	4412*											
E2415 = 022527	4377	4414*											
E242 = 022467	4367	4404*											
E245 = 022475	4369	4406*											
E247 = 022503	4371	4408*											
E3010 = 022442	4361	4398*											
E3012 = 022451	4363	4400*											
E3015 = 022460	4365	4402*											
E302 = 022420	4365	4395*											
E305 = 022426	4357	4396*											
E307 = 022434	4359	4397*											
FILCHR = 001014	788*	4681	4682										
FLAG2 = 001144	859*	929*	2459*	2688	2710*	2936*	3121*	3130	3161*	3318*	3327	3356*	3730*
	4089*	4246	4252*	4260	4262*	4263*	4267	4271	4275*	4278	4292	4294*	4295*
FLAG3 = 001146	739*	742*	860*	928*	931	939*	1002	4180	4594	4602	5116*		
FLOTBA = 003364	1222*												
FLOTDA = 003664	1297*												
FLOTMC = 003524	1260*												
GENDRC = 023542	2620	2828	3043	3898	4580*	5139	4965*						
GETSP = 104454	2495	2748	2964	3165	3360	3767							
G000 = %000001	778*	963*	1187*	1222*	1224	1226	1229*	1260*	1262	1264	1267*	1297*	1299
	1301	1304*	1400*	1401*	1403	1440*	1441*	1443	1448*	1450	1453*	1455	1641*
	1642	1653*	1654	1718*	1719	1729*	1730	1741*	1742	1753*	1754	1785*	1786
	1807*	1808	1818*	1819	1825*	1826	1863*	1864	1876*	1877	1885*	1886	1893*
	1894	1973*	1975	1987*	1988	1994*	1995	2001*	2002	2197*	2198	2248*	2249
	2302*	2303	2350*	2351	2395*	2396	2400*	2405	2406	2411*	2413	2437*	2897*

WINDEC-11-DERSC-B
DERSC9.P11 CRO

**RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
REFERENCE TABLE -- USER SYMBOLS**

K1C
MACY11 27(732) 04-OCT-76 12:56 PAGE .29

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
DERSCB.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

	1294*	1307	1308*	1314	1315*	1327	1328*	1333	1334*	1339	1340*	1346	1347*
	1356	1357*	1363	1364*	1371	1372*	1379	1383*	1395	1396*	1407	1408*	1419
	1420*	1431	1435*	1460	1464*	1479	1483*	1657	1661*	1832	1836*	1919	1923*
	1959	1963*	2012	2016*	2062	2066*	2169	2173*	2222	2226*	2274	2278*	2324
	2328*	2371	2375*	2446	2450*	2691	2695*	2917	2921*	3107	3111*	3306	3310*
	3506	3510*	3574	3578*	3624	3628*	3676	3680*	3718	3722*	3974	3978*	4079
	4083*												
NED = 010000	845*	2426											
NEDDON 011366	2402	2441*											
MNDD 011456	2434	2439	2442	2445*	4187*								
NOPERR 021140	1937	1941	1952	1956									
NOWEV 001154	863*												
NOWGO 002332	967	1001	1020	1026*	4183								
NOWOO 001156	864*	4258*	4266	4277*	4282*	4289*	4291*	4305	4326	4451*	4458*	4460*	4464*
ONCEE 001170	4466*	4526											
	869*	930*	983*	993	1000*	1008	1026*	1494*	1631	1633*	1636*	1672*	1673*
	1768	1775	1777*	1779*	1784*	1801*	1847*	1848	1870*	1874*	1879*	1881*	1889*
	1891*	1896*	1899*	1926*	1931	1943*	1947*	1958*	1980	2007	2009*	2011*	2025*
	2074*	2086*	2131*	2179*	2284*	2441	2444*	2461*	2509*	2596*	2607	2609	2614*
	2618*	2619*	2702*	2703*	2763*	2824	2826*	2828*	2929*	2978*	3039	3041*	3123*
	3124*	3180*	3240	3242*	3320*	3321*	3374*	3434	3436*	3586*	3593	3601*	3605*
	3608*	3611*	3614*	3617*	3687*	3734*	3781*	3868*	3879	3881	3885*	3891*	3892*
	4156*	4187	4189*	4250	4254*	4256	4444	4479	4488	4506	4513	4535	4537
	5087*	5088											
OR = 000200	843*												
OUTBUF 027466	2740	2744	2897	3156	3160	3351	3355	3525	3555	3558	3637	3993	3996
PC = 0000007	5113*												
	761*	1937*	1941*	1952*	1956*	1991*	1998*	2005*	2620*	2828*	3043*	3303*	3499*
	3503*	3898*	4193*	4197*	4315*	4333*	4350*	4352*	4356*	4358*	4360*	4362*	4364*
	4366*	4368*	4370*	4372*	4374*	4376*	4378*	4380*	4382*	4384*	4386*	4468*	4529*
	4550*	4563*	4574*	4612*	4626*	4639*	4652*	4660*	4764*	4941*	4985*	4997*	5111*
PCNT 001004	5139*	5145*	5151*	5166*									
PGE = 002000	785*	4161*	4162*	4172									
PGTRAP 004676	1465	1474*											
PIP = 020000	849*												
PS = 177776	749*	750	1033*	1098*	1467*	3732*							
PSM = 177776	750*												
PTDOME 026472	5025	5061	5065	5083	5087*								
QQ = 000001	1029*	1093*	1144*	1165*	1174*	1203*	1219*	1231*	1240*	1256*	1270*	1277*	1293*
	1307*	1314*	1327*	1333*	1339*	1346*	1356*	1363*	1371*	1379*	1395*	1407*	1419*
	1431*	1460*	1479*	1657*	1832*	1919*	1959*	2012*	2062*	2169*	2222*	2274*	2324*
	2371*	2446*	2691*	2917*	3107*	3306*	3506*	3574*	3624*	3676*	3718*	3974*	4079*
RBIT = 104444	2815	3030	3231	3425	4961*								
RDOLIN = 104412	936	4873	4948*										
ROOT = 104410	942	4947*											
REGCHG 021250	4194	4199*											
REPT 001204	875*	1518*	1527*	1547*	1556*	1560*	1569*	1574*	1583*	1617*	1619*	1648*	1650*
	1689*	1701*	1726*	1733*	1749*	1789*	1800*	1804*	1811*	2040*	2045*	2085*	2095*
	2106*	2108*	2115*	2120*	2130*	2140*	2508*	2518*	2534*	2543*	2560*	2569*	2640*
	2649*	2762*	2772*	2787*	2796*	2812*	2822*	2836*	2859*	2868*	2898*	2906*	2977*
	2987*	3003*	3012*	3027*	3037*	3051*	3074*	3083*	3179*	3189*	3204*	3213*	3228*
	3238*	3248*	3270*	3280*	3373*	3383*	3398*	3407*	3422*	3432*	3442*	3464*	3474*
	3780*	3790*	3806*	3815*	3832*	3841*	3917*	3926*	3997*	3999*	4007*	4015*	4032*
REPT1 001206	4041*	4101*	4105*	4116*	4120*	4481	4560*	4583*	4646*	4998*	5001*	5155*	5162*
	876*	1616*	1646*	1750*	1757*	1799*	2811*	2827	2831*	3026*	3042	3046*	3227*

MAIN INDEX-11-DERSO-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-'8 12:56 PAGE 133
DERSOB.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

RMR1	010220	3421*	4484*	4486*	4490	4509*	4511*	4515	4593*	4596*	4604	4644*		
RMR2	010404	2178*												
RMR3	010560	2230*												
RMR4	010732	2263*												
RSAS	001116	8038	960	962	977	1090	1974	1993	2055*	2056	2152*	2163	2346*	2422
		3623*	5043											
RSB9	001106	7998	1036*	1060	1102*	1119	1206*	1207	1210*	1211	1214*	1215	1224*	1225
		1235*	1236*	1237	1421*	1423	1426*	1427	2492*	2740*	2961*	3156*	3351*	3525*
RSB9B	001142	8138	1422*											
RSCS1	001100	796*	1035*	1055	1100*	1114	1153*	1154	1157*	1159	1161*	1162	1168*	1169*
		1170	1385*	1387	1390*	1391	1468*	1475	1861*	1933*	1949*	1982*	1985*	2035*
		2052	2059	2110*	2159	2166	2185*	2192*	2206	2219	2236*	2257	2270	2290*
		2311	2321	2339*	2358	2368	2404*	2417	2494*	2679	2742*	2882	2963*	3098
		3159*	3295	3353*	3489	3527*	3528	3546	3598*	3612	3645*	3663	3700	3710
		3766*	3961	4002*	4102*	4103	4108	4117*	4118	4123	4142*	4143	4150	4978
		5028												
RSOS1B	001134	8108	1386*	2425*										
RSOS2	001102	797*	956*	971*	975*	986*	1034*	1041*	1046	1049*	1099*	1101*	1107*	1109*
		1110	1113*	1180	1183*	1184	1186	1189*	1190	1193*	1194	1197*	1198*	1199
		1202*	1397*	1398*	1402	1442	2396*	2398	2406*	2410	2426	2430*	3537	3566
RSCS2B	001136	8118	1399*											
RSDA	001110	8008	1037*	1066	1103*	1125	1281*	1282	1285*	1286	1289*	1290	1299*	1300
		1309*	1310*	1311	2031*	2034*	2184*	2211	2235*	2243*	2262	2289*	2338*	2390*
RSD8	001122	2407*	2431	2685	2888	3104	3597*	3693*	3704	3964	3970	3991*	5053	
RSD5	001112	8058	1105*	1437*	1438*	1449	1454	5075						
		8018	1050	1862	1884	1939	1954	2000	3606	3659	3672	4056	4064	4236
RSOT	001126	5063												
RSER	001114	8078	987	989	1603	1629	1766	2032	5070					
		8028	957*	972*	1038*	1072	1104*	1131	1318*	1349	1322*	1323	1329*	1330
		1335*	1336	1341*	1342*	1343	1875	1692	1935	1950	1972*	1986	21%	2215
		2247	2266	2297*	2301	2317	2349	2364	2397	3495	3522*	3599	3619	3652
		3648	3649	3714	3897*	3967	4053	4061	5032					
RSLA	001120	8048	1578	1540	1608	1640	1652	1698	1717	1728	1740	1752	1765	1806
RSMR	001124	1817	1824	5085										
		8068	1039*	1078	1108*	1136	1250*	1351	1358*	1359*	1360	1365*	1366	1373*
		1374	2801*	2802*	3016*	3017*	3217*	3218*	3411*	3412*	4011*	4012*	4218*	4219*
		4224	4233*	4234*	4316	4334	4390*	4391*	4425*	4432*	4473*	4493	4500*	4518
RSREG	025796	4974*	5003	5080										
RSVOPS	001138	4764	5016*											
RSVEC	001130	8098	1466*	3763*										
RSVC	001104	8088	1465*	3762*										
		7988	1040*	1084	1106*	1141	1244*	1245	1248*	1249	1252*	1253	1262*	1263
		1272*	1273*	1274	1409*	1411	1414*	1415	2493*	2682	2741*	2885	2962*	3101
		3157*	3268	3552*	3492	3526*	3550	3638*	3765*	3992*	4097*	4113*	4138*	5058
RSMCB	001140	8128	1410*											
RSO	001160	8658	4617*	4625	4638	4639	5132*	5137*						
RD	=2000000	7948	4166*	4833	4852*	5132*	5137*	4851*	4870	4874*	4885*	4887*	4889*	4891
R1	=2000001	7558	970*	973*	4834	4844*	4845*	4851*	4870	4874*	4885*	4887*	4889*	4891
R2	=2000002	4694*	5120*	5122*	5129*	5130*								
		7568	947*	949*	954	955	1546*	1605*	1607*	1609	1634*	1637*	1639*	1641
		1675*	1718	1729	1739*	1741	1763	1764*	1764*	1780*	1782*	1783*	1785	1794
		1807*	1850*	1861	1867	1902*	1913	1905	1907	1909	1911	1913	1915	2474*
		2476*	2476*	2481*	2486*	2622*	2623*	2624*	2625	2718*	2719*	2720*	2725*	2729*

011

MINDEC-11-DEPSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 135
DEPSCB.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

MACY11 27(732)

04-OCT-76

12:56

PAGE 136

MAINDEC-11-DERS--B
VERSCH.P11 RS11-RS13 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- USER SYMBOLS

TYPE0 = 1044404	4762	4945*	5020	5023	5029	5033	5037	5044	5049	5054	5059	5064	5071
	5076	5081	5086	5144	5150	5158	5160	5167	5173	5179	5185	5191	5197
TYPES = 1044406	998	1015	1069	2913	4182	4196	4946*	5097	5107	5114	5120	5126	5132
UNCMR 001166	868*	955*	978*	984	1004*	1010*	1018*	1973	1994	2014	2034	2054	2074
UNITSV 001164	867*	954*	960	963	977*	984	2055	2162	3523	3534	3544	3554	3564
JNUMM 001162	866*	946*	956	979*	986	997	1006*	1011*	1014	1024	1034	1049	1099
WAITRY 025626	1202	1397	1400	1441	2430	2437	3539	3568	4969	5009	5034	5049	5113
MC = 000010	4977*	828*	1086	1143	1247	1251	1255	1276	1413	1417	2681	2684	2887
	3100	3103	3297	3300	3491	3494	3497	3552	3665	3955	3963	3969	4110
ACE = 0400000	8468	4145											
WCRC 001202	874*	4597*	4622	4635									
WK15 001214	879*	4598*	4601*	4611									
WORK 001216	880*	1351*	1352*	1353	1366*	1367*	1368	1374*	1375*	1376	1439*	1445*	1469*
	1470*	1867*	1868	1934*	1948*	1979*	1984*	2394*	2401*	2591*	2611*	2615*	2616*
	2624	2627*	2628*	2833	2910*	2912	3048	3532*	3533*	3863*	3883*	3887*	3888*
	3902	3905*	3906*	4135*	4136*	4191	4195	4343*	4347*	4350	4472	4498	4525*
	4528*	4611*	4621*	4624*	4634*	4637*	4651*	4656	4658	4977*	4980*	4981	5140
	5143	5146	5149										
WORK0 001220	881*	458*	4597	4600*	4613*	4616*	4627*	4630*	4640*	4643*	4651		
WORK1 001222	882*	2405*	2436	4344*	4345	4348*							
WORK2 001224	883*	5092*	5093*	5100*	5102*	5104*							
WORK3 001226	884*	2808*	3023*	3224*	3418*	4264*	4269	4283*	4438	4448*	4452*	4461*	5118*
WORK4 001230	5124*	2427*	2428										
WORK5 001232	885*	5091*	5094*	5096									
WORK6 001234	886*	4091*	4092*	5098*	5108*								
XBIT = 104432	887*	5099*	5101*	5103*	5105*	5106							
XXOR 024142	2597	3669	4656*										
ZERONE 004514	4612	4626	4639	4656*									
.	1436*												
.	734*	735*	738*	781*	792*	935	936*	941	958	959*	982	995	1017
.	1018*	1047	1051	1056	1061	1067	1073	1079	1085	1091	1111	1115	1120
.	1126	1132	1137	1142	1155	1159	1163	1171	1181	1191	1195	1200	1208
.	1212	1216	1227	1238	1246	1250	1254	1265	1275	1283	1287	1291	1302
.	1312	1320	1324	1331	1337	1344	1354	1361	1369	1377	1388	1392	1404
.	1412	1416	1424	1428	1451	1456	1476	1509	1655	1699	1866	1888	1889*
.	1897	1898*	1977	1978*	1990	1997	2004	2060	2167	2201	2220	2252	2253*
.	2271	2306	2307*	2322	2353	2354*	2369	2414	2418	2423	2427	2443	2683
.	2686	2689	2886	2889	2911	3102	3105	3299	3493	3498	3499*	3551	3570
.	3620	3656	3670	3674	3696	3701	3705	3711	3715	3962	3965	3968	3971
.	4065	4130	4147	4148*	4151	4165	4166*	4172	4177	4190	4212*	4351	4684
.	4689	4742	4757	4758*	4763	4764*	4766	4774	4775	4784	4804	4807	4812
.	4822*	4855	4859	4898	4912	4918	4929*	5018	5021	5022*	5027	5031	5032*
.	5035	5042	5043*	5047	5048*	5052	5053*	5057	5058*	5062	5063*	5069	5070*
.	5074	5075*	5079	5080*	5084	5085*	5090	5091*	5110	5111*	5112*	5113*	5142
.	5148	5164	5165*										
CLK00 022046	4325*	4958											
CLK01 021772	4303*	4957											
CLKR0 023160	4498*	4960											
CLKR1 022776	4468*	4959											
CLRDK 025570	4949	4968*											
DSCK 021454	4236*	4954											
GETSP 025710	4965	4998*											
HLT 024516	922	4751*											
LTCI 024652	4760*	4774*	5016	5038	5040	5045	5050	5055	5060	5066*	5067	5072	5077

MACY11 27(732)

04-OCT-76

12:56

PAGE 141

 MAINDEC-11-DERSC-6
 DERSCB,P11 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

800	4162	4221	4393	4427	4471	4472	4473	4474	4475	4476	4477	4478	4479	4480	4481	4482	4483	4484	4485	4486	4487	4488	4489	4490	4491	4492	4493	4494	4495	4496	4497	4498	4499	449A	449B	449C	449D	449E	449F	449G	449H	449I	449J	449K	449L	449M	449N	449O	449P	449Q	449R	449S	449T	449U	449V	449W	449X	449Y	449Z																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
800	1607	1607	1637	1639	1782	1902	2623	2832	3047	3244	3438	3901	4161	4220	4226	4238	4241	4273	4319	4337	4347	4392	4426	4440	4470	4496	4521	4648	4692	4721	4728	4734	4737	4741	4744	4747	4750	4753	4756	4759	4762	4765	4768	4771	4774	4777	4780	4783	4786	4789	4792	4795	4798	4801	4804	4807	4810	4813	4816	4819	4822	4825	4828	4831	4834	4837	4840	4843	4846	4849	4852	4855	4858	4861	4864	4867	4870	4873	4876	4879	4882	4885	4888	4891	4894	4897	4900	4903	4906	4909	4912	4915	4918	4921	4924	4927	4930	4933	4936	4939	4942	4945	4948	4951	4954	4957	4960	4963	4966	4969	4972	4975	4978	4981	4984	4987	4990	4993	4996	4999	5002	5005	5008	5011	5014	5017	5020	5023	5026	5029	5032	5035	5038	5041	5044	5047	5050	5053	5056	5059	5062	5065	5068	5071	5074	5077	5080	5083	5086	5089	5092	5095	5098	5101	5104	5107	5110	5113	5116	5119	5122	5125	5128	5131	5134	5137	5140	5143	5146	5149	5152	5155	5158	5161	5164	5167	5170	5173	5176	5179	5182	5185	5188	5191	5194	5197	5200	5203	5206	5209	5212	5215	5218	5221	5224	5227	5230	5233	5236	5239	5242	5245	5248	5251	5254	5257	5260	5263	5266	5269	5272	5275	5278	5281	5284	5287	5290	5293	5296	5299	5302	5305	5308	5311	5314	5317	5320	5323	5326	5329	5332	5335	5338	5341	5344	5347	5350	5353	5356	5359	5362	5365	5368	5371	5374	5377	5380	5383	5386	5389	5392	5395	5398	5401	5404	5407	5410	5413	5416	5419	5422	5425	5428	5431	5434	5437	5440	5443	5446	5449	5452	5455	5458	5461	5464	5467	5470	5473	5476	5479	5482	5485	5488	5491	5494	5497	5490	5493	5496	5499	5502	5505	5508	5511	5514	5517	5520	5523	5526	5529	5532	5535	5538	5541	5544	5547	5550	5553	5556	5559	5562	5565	5568	5571	5574	5577	5580	5583	5586	5589	5592	5595	5598	5601	5604	5607	5610	5613	5616	5619	5622	5625	5628	5631	5634	5637	5640	5643	5646	5649	5652	5655	5658	5661	5664	5667	5670	5673	5676	5679	5682	5685	5688	5691	5694	5697	5690	5693	5696	5699	5702	5705	5708	5711	5714	5717	5720	5723	5726	5729	5732	5735	5738	5741	5744	5747	5750	5753	5756	5759	5762	5765	5768	5771	5774	5777	5780	5783	5786	5789	5792	5795	5798	5801	5804	5807	5810	5813	5816	5819	5822	5825	5828	5831	5834	5837	5840	5843	5846	5849	5852	5855	5858	5861	5864	5867	5870	5873	5876	5879	5882	5885	5888	5891	5894	5897	5890	5893	5896	5899	5902	5905	5908	5911	5914	5917	5920	5923	5926	5929	5932	5935	5938	5941	5944	5947	5950	5953	5956	5959	5962	5965	5968	5971	5974	5977	5980	5983	5986	5989	5992	5995	5998	6001	6004	6007	6010	6013	6016	6019	6022	6025	6028	6031	6034	6037	6040	6043	6046	6049	6052	6055	6058	6061	6064	6067	6070	6073	6076	6079	6082	6085	6088	6091	6094	6097	6100	6103	6106	6109	6112	6115	6118	6121	6124	6127	6130	6133	6136	6139	6142	6145	6148	6151	6154	6157	6160	6163	6166	6169	6172	6175	6178	6181	6184	6187	6190	6193	6196	6199	6202	6205	6208	6211	6214	6217	6220	6223	6226	6229	6232	6235	6238	6241	6244	6247	6250	6253	6256	6259	6262	6265	6268	6271	6274	6277	6280	6283	6286	6289	6292	6295	6298	6301	6304	6307	6310	6313	6316	6319	6322	6325	6328	6331	6334	6337	6340	6343	6346	6349	6352	6355	6358	6361	6364	6367	6370	6373	6376	6379	6382	6385	6388	6391	6394	6397	6400	6403	6406	6409	6412	6415	6418	6421	6424	6427	6430	6433	6436	6439	6442	6445	6448	6451	6454	6457	6460	6463	6466	6469	6472	6475	6478	6481	6484	6487	6490	6493	6496	6499	6502	6505	6508	6511	6514	6517	6520	6523	6526	6529	6532	6535	6538	6541	6544	6547	6550	6553	6556	6559	6562	6565	6568	6571	6574	6577	6580	6583	6586	6589	6592	6595	6598	6601	6604	6607	6610	6613	6616	6619	6622	6625	6628	6631	6634	6637	6640	6643	6646	6649	6652	6655	6658	6661	6664	6667	6670	6673	6676	6679	6682	6685	6688	6691	6694	6697	6690	6693	6696	6699	6702	6705	6708	6711	6714	6717	6720	6723	6726	6729	6732	6735	6738	6741	6744	6747	6750	6753	6756	6759	6762	6765	6768	6771	6774	6777	6780	6783	6786	6789	6792	6795	6798	6801	6804	6807	6810	6813	6816	6819	6822	6825	6828	6831	6834	6837	6840	6843	6846	6849	6852	6855	6858	6861	6864	6867	6870	6873	6876	6879	6882	6885	6888	6891	6894	6897	6890	6893	6896	6899	6902	6905	6908	6911	6914	6917	6920	6923	6926	6929	6932	6935	6938	6941	6944	6947	6950	6953	6956	6959	6962	6965	6968	6971	6974	6977	6980	6983	6986	6989	6992	6995	6998	7001	7004	7007	7010	7013	7016	7019	7022	7025	7028	7031	7034	7037	7040	7043	7046	7049	7052	7055	7058	7061	7064	7067	7070	7073	7076	7079	7082	7085	7088	7091	7094	7097	7100	7103	7106	7109	7112	7115	7118	7121	7124	7127	7130	7133	7136	7139	7142	7145	7148	7151	7154	7157	7160	7163	7166	7169	7172	7175	7178	7181	7184	7187	7190	7193	7196	7199	7202	7205	7208	7211	7214	7217	7220	7223	7226	7229	7232	7235	7238	7241	7244	7247	7250	7253	7256	7259	7262	7265	7268	7271	7274	7277	7280	7283	7286	7289	7292	7295	7298	7301	7304	7307	7310	7313	7316	7319	7322	7325	7328	7331	7334	7337	7340	7343	7346	7349	7352	7355	7358	7361	7364	7367	7370	7373	7376	7379	7382	7385	7388	7391	7394	7397	7400	7403	7406	7409	7412	7415	7418	7421	7424	7427	7430	7433	7436	7439	7442	7445	7448	7451	7454	7457	7460	7463	7466	7469	7472	7475	7478	7481	7484	7487	7490	7493	7496	7499	7502	7505	7508	7511	7514	7517	7520	7523	7526	7529	7532	7535	7538	7541	7544	7547	7550	7553	7556	7559	7562	7565	7

MACYII 27(732)

04-OCT-76

12:56

PAGE 143

MAINDEC-11-DERSC-B
DERSCB.P11 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

2740	2741	2742	2743	2744	2762	2787	2801	2802	2809	2811	2812	2827	2830	2831
2833	2834	2836	2859	2896	2897	2898	2899	2910	2912	2936	2944	2946	2951	2953
2954	2955	2961	2962	2963	2977	3003	3016	3017	3024	3026	3027	3042	3045	3046
3048	3049	3051	3074	3121	3132	3143	3144	3148	3149	3150	3156	3157	3158	3159
3160	3179	3204	3217	3218	3225	3227	3228	3243	3245	3246	3248	3270	3318	3329
3338	3339	3343	3344	3345	3351	3352	3353	3354	3355	3373	3398	3411	3412	3419
3421	3422	3437	3439	3440	3442	3464	3523	3525	3526	3527	3532	3537	3538	3539
3557	3558	3566	3567	3587	3748	3753	3755	3756	3757	3762	3763	3764	3766	3780
3732	3733	3734	3746	3748	3863	3887	3897	3900	3902	3903	3905	3917	3985	3991
3806	3832	3861	3862	3887	3998	4002	4007	4008	4009	4010	4011	4032	4089	4091
3993	3996	3997	3998	4002	4007	4008	4011	4012	4013	4138	4140	4141	4142	4191
4098	4100	4101	4102	4113	4115	4116	4117	4135	4237	4248	4253	4264	4266	4274
4195	4218	4219	424	4225	4233	4234	4236	4237	4432	4441	4448	4452	4469	4473
4316	4331	4334	4	4344	4390	4391	4425	4426	4432	4441	4448	4452	4469	4474
4486	4493	4500	501	4511	4518	4580	4583	4584	4585	4593	4596	4597	4611	4617
4625	4638	4649	4651	4656	4671	4672	4673	4676	4691	4697	4698	4699	4715	4716
4718	4721	4731	4732	4736	4739	4758	4761	4781	4788	4789	4790	4791	4816	4817
4818	4819	4831	4832	4833	4834	4835	4836	4837	4838	4839	4840	4843	4847	4848
4849	4850	4851	4852	4853	4854	4868	4869	4870	4871	4872	4875	4891	4892	4893
4894	4907	4908	4926	4937	4939	4941	4968	4969	4974	4990	4992	4998	5019	5022
5028	5032	5036	5043	5048	5053	5058	5063	5070	5075	5080	5085	5091	5092	5096
5098	5106	5116	5117	5119	5120	5124	5125	5128	5129	5132	5133	5143	5149	5153
5154	5155	5157												
1322	1386	1390	1410	1414	1422	1426	1973	1994	2425	4681	4682	4687	4729	4760
4783	4786	4813	4876	4913	4920									
3534	3535	3954	3973	4153										
MOV8														
NOP														
RESET														
ROL														
ROLB														
ROR														
RTI														
RTS														
SEC														
SUB														
TRAP														
TST														
4957	4958	4959	4960	4961	4962	4963	4964	4965	4966	4967	4975	5005	5007	5013
950	1060	1066	1072	1090	1119	1125	1237	1274	1311	1343	1508	1540	1935	1950
2056	2163	2215	2266	2317	2364	2397	2422	2579	2682	2885	3101	3298	3492	3619
3668	3714	4061	4108	4123	4150	4269	4305	4308	4326	4438	4526	4614	4628	4641
4717	4737	4765	4981	5016	4683	4688	4725	4803	4806	4911	4978	1998	2005	2253
TSTB														
ASC1Z														
BLKB														
BLKH														
ENABL														
END														
ENDC														
5167	5168	5112	718	5113										
778	920	926	1032	1096	1147	1165	1177	1203	1219	1231	1240	1256	1270	1277
1293	1307	1314	1327	1333	1339	1346	1356	1363	1371	1382	1395	1407	1419	1434

L11

MAINDEC-11-DERSCB-P11 RS11-R503 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

MACY11 27(732) 04-OCT-76 12:56 PAGE 145

.SBTTL	1029	1093	1144	1174	1379	1431	1460	1479	1657	1832	1919	1959	2012	2062	2169
	2222	2274	2324	2371	2446	2691	2917	3107	3306	3506	3574	3624	3676	3718	3974
.TITLE	4079	4158	4661	4701	4743	4775	4823	4863	4900	4930					
	718														

ERRORS DETECTED: 0

DEFAULT GLOBALS GENERATED: 0

*.DERSCB.SEO/SOL/CRF/PAGNUM/NL:TOC/DS:ERFZ=SYSMAC.SML,DERSCB.P11

RUN-TIME: 29 47 7 SECONDS

RUN-TIME RATIO: 235/83=2.8

CORE USED: 22K (43 PAGES)