

.RL4 \

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DEKBH-A-D
PRODUCT NAME: PDP-11/70 DIAGNOSTIC/BOOTSTRAP (M9381-YC) PATTERN
DATE CREATED: 21-JULY-75
MAINTAINER: DIAGNOSTIC ENGINEERING
AUTHOR: DALE A. ROLOGER

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITAL'S COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1975 BY DIGITAL EQUIPMENT CORPORATION

.REM \

1) ABSTRACT

THIS PROGRAM IS THE ROM DIAGNOSTIC/BOOTSTRAP FOR THE M9381-YC
IT IS MEANT TO BE FOR THE PDP-11/70 ONLY, AND WILL FAIL ON ALL
OTHER PDP-11 PROCESSORS.

THE DIAGNOSTIC PORTION OF THE PROGRAM WILL TEST THE BASIC CPU,
INCLUDING: THE BRANCHES, THE REGISTERS, ALL ADDRESSING MODES,
AND MOST OF THE INSTRUCTIONS IN THE PDP-11 REPERTOIRE. IT WILL
THEN SET THE STACK POINTER TO KERNEL D-SPACE P.A.R. 7, CHECK
AND TURN ON, IF REQUESTED, MEMORY MANAGEMENT AND THE UNIBUS MAP,
AND CHECK MEMORY FROM VIRTUAL ADDRESS 1000 TO 157770. AFTER
MAIN MEMORY HAS BEEN VERIFIED, WITH THE CACHE OFF, THE CACHE
MEMORY WILL BE TESTED TO VERIFY THAT "HITS" OCCUR PROPERLY,
THEN MAIN MEMORY WILL BE SCANNED AGAIN TO INSURE THAT THE CACHE
IS WORKING PROPERLY THROUGHOUT THE 20K OF MEMORY TO BE USED IN
THE "BOOT" OPERATION.

IF ONE OF THE CACHE MEMORY TESTS FAILS, THE OPERATOR CAN ATTEMPT
TO "BOOT" THE SYSTEM ANYWAY BY PRESSING "CONTINUE". THIS WILL
CAUSE THE PROGRAM TO FORCE "MISSES" IN BOTH GROUPS OF THE CACHE
BEFORE GOING TO THE BOOTSTRAP SECTION OF THE PROGRAM.

THE BOOTSTRAP PORTION OF THE PROGRAM LOOKS AT THE LOWER BYTE OF
THE SWITCH REGISTER TO DETERMINE WHICH ONE OF 9 DEVICES AND WHICH
DRIVE NUMBER TO ATTEMPT THE "BOOT" FROM. SWITCHES <02 | 00>
SELECT THE DRIVE NUMBER (0 - 7), AND SWITCHES <06 | 03> SELECT
THE DEVICE CODE (1 - 11). IF THE LOWER BYTE OF THE SWITCH REGIS-
TER IS ZERO, THE PROGRAM WILL READ THE SET OF SWITCHES ON THE
M9381-YC TO DETERMINE THE DEVICE AND DRIVE NUMBER. THESE SWITCHES
CAN BE SET BY FIELD SERVICE TO SELECT A "DEFAULT BOOT" DEVICE.

IF THE BOOTSTRAP OPERATION FAILS AS A RESULT OF A HARDWARE ERROR
IN THE PERIPHERAL DEVICE THE PROGRAM WILL DO A "RESET" INSTRU-
CTION AND JUMP BACK TO THE TEST THAT SETS UP AND TURNS ON MEMORY
MANAGEMENT AND TESTS MEMORY. THEN THE PROGRAM WILL ATTEMPT TO
"BOOT" AGAIN.

.REM \

2) STARTING PROCEDURE

2.1 SWITCH SETTINGS

THE LOWER BYTE OF THE SWITCH REGISTER SHOULD BE SET TO HAVE THE DRIVE NUMBER (0 - 7) IN SWITCHES <02 ! 00>, AND THE DEVICE CODE (1 - 11) IN SWITCHES <06 ! 03>.

THE UPPER BYTE OF THE SWITCH REGISTER SHOULD BE SET TO HAVE THE BANK NUMBER OF THE 32K BLOCK OF MEMORY TO BE USED FOR THE BOOTSTRAP OPERATION (0 - 17) IN SWITCHES <10 ! 12>.

THE DEVICE CODES ARE AS FOLLOWS:

- 1) TM11/TU10 MAGNETIC TAPE, TM11
- 2) TC11/TU50 DECTAPE, TC11-0
- 3) RK11/RK05 DECPACK DIS CARTRIDGE, RK11-0
- 4) RP11/RP03 DISK PACK, RP11-C
- 5) RESERVED FOR FUTURE DEVICE
- 6) RH70/TU16 MAGNETIC TAPE SYSTEM, THU16
- 7) RH70/RP04 DISK PACK, RHP04
- 10) RH70/RS04 FIXED HEAD DISK, RWS04 (OR MWS03)
- 11) RX11/RX01 DISKETTE

THE MEMORY BLOCKS ARE AS FOLLOWS:

- 0) PHYSICAL MEMORY 0 - 20K
- 1) PHYSICAL MEMORY 32K - 60K
- 2) PHYSICAL MEMORY 64K - 92K
- 3) { PHYSICAL MEMORY 96K - 124K
- 4) PHYSICAL MEMORY 128K - 156K
- .
- 13) PHYSICAL MEMORY 256K - 284K
- .
- 14) PHYSICAL MEMORY 384K - 412K
- 15) PHYSICAL MEMORY 416K - 444K
- 16) PHYSICAL MEMORY 448K - 476K
- 17) PHYSICAL MEMORY 480K - 508K

.REM \

2.2 STARTING ADDRESSES

THE NORMAL STARTING ADDRESS FOR THIS PROGRAM IS 177765000.

IF THE DIAGNOSTIC PORTION OF THIS PROGRAM FAILS AND THE OPERATOR WANTS TO ATTEMPT TO "BOOT" ANYWAY, HE MUST FOLLOW THESE STEPS:

- 1) SET UP MEMORY MANAGEMENT IF "BOOTING" INTO OTHER THAN THE LOWER 20K OF MEMORY.
- 2A) IF DEVICE IS ON MASSBUS;
SET STACK POINTER TO A VALID ADDRESS AND LOAD THAT ADDRESS WITH THE MEMORY BANK NUMBER HE WOULD PUT INTO SWITCHES <15112>.
- 2B) IF DEVICE IS ON UNIBUS;
SET UP UNIBUS MAP REGISTERS B THRU 6 TO MAP TO SAME MEMORY AS MEMORY MANAGEMENT.
- 3) DEPOSIT ADDRESS 173000 INTO THE PC.
- 4) SET THE DEVICE CODE AND DRIVE NUMBER IN THE LOWER BYTE OF THE SWITCH REGISTER.
- 5) PRESS CONTINUE.

EXAMPLES:

- A) RPB4 -- SET STACK POINTER TO 40000
LOAD 000000 INTO ADDRESS 40000
LOAD 173000 INTO THE PC (17777707)
SET 000070 INTO SWITCHES (RPB4 DRIVE 0)
PRESS "CONTINUE"
- B) RK05 -- LOAD 173000 INTO THE PC (17777707)
SET 000050 INTO SWITCHES (RK05 DRIVE 0)
PRESS "CONTINUE"

2.3 OPERATOR ACTION

IF THE DIAGNOSTIC PORTION OF THE ROM FAILS BEYOND THE PC OF THE "HALT" INSTRUCTION AND REFER TO THE LISTING TO FIND OUT WHAT PORTION OF THE MACHINE FAILED.

.REM \

3) ERRORS

3.1 LIST OF ERROR HALTS INDEXED BY THE ADDRESS DISPLAYED

ADDRESS DISPLAYED	TEST NUMBER AND SUBSYSTEM UNDER TEST
17765004	TEST 1 BRANCH TEST
17765020	TEST 2 BRANCH TEST
17765036	TEST 3 BRANCH TEST
17765052	TEST 4 BRANCH TEST
17765066	TEST 5 BRANCH TEST
17765076	TEST 6 BRANCH TEST
17765134	TEST 7 REGISTER DATA PATH TEST
17765146	TEST 10 BRANCH TEST
17765166	TEST 11 CPU INSTRUCTION TEST
17765204	TEST 12 CPU INSTRUCTION TEST
17765214	TEST 13 CPU INSTRUCTION TEST
17765222	TEST 14 "COM" INSTRUCTION TEST
17765236	TEST 14 CPU INSTRUCTION TEST
17765260	TEST 15 CPU INSTRUCTION TEST
17765270	TEST 16 BRANCH TEST
17765312	TEST 16 CPU INSTRUCTION TEST
17765346	TEST 17 CPU INSTRUCTION TEST
17765360	TEST 20 CPU INSTRUCTION TEST
17765374	TEST 20 CPU INSTRUCTION TEST
17765450	TEST 21 KERNEL P.A.R. TEST
17765474	TEST 22 KERNEL P.D.R. TEST
17765510	TEST 23 "JSR" TEST
17765520	TEST 23 "JSR" TEST
17765530	TEST 23 "RTS" TEST
17765542	TEST 23 "RTI" TEST
17765550	TEST 23 "JMP" TEST
17765760	TEST 25 MAIN MEMORY DATA COMPARE ERROR
17766000	TEST 25 MAIN MEMORY PARITY ERROR NO RECOVERY POSSIBLE FROM THIS ERROR
17773644	TEST 26 CACHE MEMORY DATA COMPARE ERROR
17773654	TEST 26 CACHE MEMORY NO "HIT" PRESSING "CONTINUE" HERE WILL CAUSE "BOOT" ATTEMPT FORCING "MISSES"
17773736	TEST 27 CACHE MEMORY DATA COMPARE ERROR
17773746	TEST 27 CACHE MEMORY NO "HIT" PRESSING "CONTINUE" HERE WILL CAUSE "BOOT" ATTEMPT FORCING "MISSES"
17773764	TEST 25 OR 26 CACHE MEMORY PARITY ERROR PRESSING "CONTINUE" HERE WILL CAUSE "BOOT" ATTEMPT FORCING "MISSES"

3.2 ERROR RECOVERY

MOST OF THE ABOVE ERROR HALTS ARE "HARD" FAILURES, WHICH MEANS
THAT THERE IS NO RECOVERY FROM THEM, ESPECIALLY THE TWO (2) MAIN

MEMORY HALTS ARE NOT RECOVERABLE, YOUR BEST BET IS TO TRY TO
"BOOT" INTO ANOTHER 32K BANK OF MEMORY IF IT APPEARS TO
BE A MAIN MEMORY FAILURE.

IF THE PROCESSOR HALTS IN ONE OF THE TWO CACHE TESTS THE ERROR
CAN BE RECOVERED FROM. BY PRESSING "CONTINUE" THE PROGRAM WILL
EITHER ATTEMPT TO FINISH THE TEST (IF AT EITHER: 17773644 OR
17773736) OR FORCE "MISSES" IN BOTH GROUPS OF THE CACHE AND
ATTEMPT TO "BOOT" THE SYSTEM MONITOR WITH THE CACHE FULLY
DISABLED (IF AT EITHER: 17773654, 17773740, OR 17773764).

4) EXECUTION TIME

THE RUN TIME FOR THIS PROGRAM IS APPROXIMATELY 3 SECONDS.

.END

ERRORS DETECTED: 0

*DEKBHA/NL:SEQ/NL:LOC/NL:BIN/NL:SYM=DEKBHA.MAN
RUN-TIME: 0 1 0 SECONDS
CORE USED: 4K

120	TEST1	THIS TEST VERIFIES THE UNCONDITIONAL BRANCH
130	TEST2	TEST "SUB", MODE "0", AND "BHI", "BVS", "BHI", "BLOS"
147	TEST3	TEST "DEC", MODE "0", AND "BPL", "BEQ", "BGE", "BGT", "BLE"
169	TEST4	TEST "ROR", MODE "0", AND "BVC", "BHS", "BHI", "BNE"
190	TEST5	TEST "BHI", "BLT", AND "BLOS"
210	TEST6	TEST "BLE" AND "BGT"
220	TEST7	TEST REGISTER DATA PATH AND MODES "2", "3", "6"
257	TEST10	TEST "ROL", "BCC", "BLT", AND MODE "6"
277	TEST11	TEST "ADD", "INC", "COM", AND "MCS", "BLE"
301	TEST12	TEST "ROR", "BIS", "ADD", AND "BLO", "BGE"
324	TEST13	TEST "DEC" AND "BLOS", "BLT"
343	TEST14	TEST "COM", "BIC", AND "BGT", "BGE", "BLE"
360	TEST15	TEST "ADC", "CMP", "BIT", AND "BNE", "MGT", "BEQ"
394	TEST16	TEST "MOVB", "SOB", "CLR", "TST" AND "BPL", "BNE"
421	TEST17	TEST "ASR", "ASL"
452	TEST20	TEST ASH, AND SWAB
480	TEST21	TEST 16 KERNEL P.A.R.'S
507	TEST22	TEST AND LOAD KIPDR'S
545	TEST23	TEST "JSR", "RTS", "RTI", & "JMP"
576	TEST24	LOAD AND TURN ON MEMORY MANAGEMENT AND THE UNIBUS MAP
630	TEST25	TEST MAIN MEMORY FROM VIRTUAL 1000 TO 20K
682	BOOTSTRAP ENTRY POINT IS AT 17773000	
707	CODE TO WAIT FOR TU10 TO COME ON LINE	
714	THIS IS THE CODE TO READ THE SWITCH REGISTER AND DECODE IT	
736	THIS IS THE START OF THE TM11/TU10 BOOT STRAP (MAGNETIC TAPE, TM11)	
754	THIS IS THE START OF THE TC11/TU56 BOOT STRAP (DECTAPE, TC11-G)	
767	THIS IS THE START OF THE RK11/RK09 BOOT STRAP (DECPACK DISK CARTRIDGE, RK11-D)	
775	THIS IS THE START OF THE RP11/RP03 BOOT STRAP (DISK PACK, RP11-C)	
780	THIS IS THE START OF THE COMMON READ CODE	
800	THIS IS THE START OF THE RH70/TU16 BOOT STRAP (MAGNETIC TAPE SYSTEM, THU16)	
822	THIS IS THE START OF THE RH70/RP04 BOOT STRAP (DISK PACK, RMP04)	
832	THIS IS THE START OF THE RH70/R304 BOOT STRAP (FIXED HEAD DISK, RMS04)	
839	THIS IS THE START OF THE COMMON RH-70 CODE	
845	THIS IS THE START OF THE RX11/RX01 BOOT STRAP (FLOPPY DISK)	
872	THIS IS THE START RESERVED FOR A FUTURE DEVICE	
887	FUNCTION CODES FOR THE ALL OF THE DEVICES	
912	COMMAND AND STATUS REGISTER ADDRESS TABLE	
924	FUNCTION POINTER TABLE	
936	STARTING ADDRESS TABLE	
949	CACHE MEMORY DIAGNOSTIC TESTS	
967	TEST26	TEST CACHE UATA MEMORY
1009	TEST27	TEST VIRTUAL 20K WITH CACHE ON

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

.TITLE PDP-11/70 DIAGNOSTIC/BOOTSTRAP (M93B1-YC) PATTERN
* COPYRIGHT (C) JUNE 21, 1979
* DIGITAL EQUIPMENT CORPORATION
* MAYNARD, MASS. 01754
*
* PROGRAMMER DALE A. ROEDGER
*


```

129
130
131
132
133
134
135
136
137 169004
138
139 169004 005006
140 169006 000403
141 169010 022402
142 169012 001001
143 169014 001401
144 169016 000000
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159 169020
160 169020 005306
161 169022 000004
162 169024 001403
163 169026 002002
164 169030 003001
165 169032 003401
166 169034 000000
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181 169036
182 169036 000006
    
```

```

;|.....
    .SBTTL TEST2  TEST "SUB", MODE "0", AND "0M1","0VS","0M1","0LOS"
;|
;|   THE REGISTERS AND CONDITION CODES ARE ALL UNDEFINED WHEN
;|   THIS TEST IS ENTERED.  UPON COMPLETION OF THIS TEST THE "SP"
;|   (R6) SHOULD BE ZERO AND ONLY THE "Z" FLIP-FLOP WILL BE SET.
;|.....
TST2:
    CLR      SP      ;N=0,Z=1;V=0,C=0,SP=000000
    0M1     10      ; V 324 BRANCH IF N=1
    0VS     10      ; V 324 BRANCH IF V=1
    0M1     10      ; V 321 BRANCH IF Z AND C ARE BOTH 0
    0LOS    TST3    ;  325 BRANCH IF (Z XOR C)=1
;|
;|   HALT
;|.....
    .SBTTL TEST3  TEST "DEC", MODE "0", AND "0PL","0EQ","0GE","0GT","0LE"
;|
;|   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
;|   N = 0, Z = 1, V = 0, AND C = 0.
;|   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
;|   R3 = ? R4 = ? R5 = ? SP = 000000
;|   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
;|   N = 1, Z = 0, V = 0, AND C = 0
;|   THE REGISTERS AFFECTED BY THE TEST ARE:
;|   SP = 177777
;|.....
TST3:
    DEC     SP      ;N=1,Z=0;V=0,C=0,SP=177777
    0PL     10      ; V 321 BRANCH IF N=0
    0EQ     10      ; V 324 BRANCH IF Z=1
    0GE     10      ; V 322 BRANCH IF (N XOR V)=0
    0GT     10      ; V 322 BRANCH IF Z AND (N XOR V) ARE BOTH 0
    0LE     TST4    ;  326 BRANCH IF [Z OR (N XOR V)]=1
;|
;|   HALT
;|.....
    .SBTTL TEST4  TEST "ROR", MODE "0", AND "0VC","0M1S","0M1","0NE"
;|
;|   UPON ENTERING THIS TEST THE CONDITION CODES ARE:
;|   N = 1, Z = 0, V = 0, AND C = 0.
;|   THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
;|   R3 = ? R4 = ? R5 = ? SP = 177777
;|   UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
;|   N = 0, Z = 0, V = 1, AND C = 1
;|   THE REGISTERS AFFECTED BY THE TEST ARE:
;|   SP = 077777
;|.....
TST4:
    ROR     SP      ;N=0,Z=0;V=1,C=1,SP=077777
    
```

```

183 169040 122003          BVC      15          : V 321 BRANCH IF V=0
184 169042 103002          BMS      15          : V 321 BRANCH IF C=0
185 169044 101001          BHI      15          : V 321 BRANCH IF C AND Z ARE BOTH 0
186 169046 021001          BNE      TST5         :   320 BRANCH IF Z=0
187 169050 020000          18:      HALT
188
189 | |.....
190 | |.SBTTL TEST5 TEST "BHI", "BLT", AND "BLOS"
191 | |
192 | |UPON ENTERING THIS TEST THE CONDITION CODES ARE:
193 | |N = 0, Z = 0, V = 1, AND C = 1.
194 | |THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
195 | |R3 = ? R4 = ? R5 = ? SP = 077777
196 | |UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
197 | |N = 1, Z = 1, V = 1, AND C = 1
198 | |THE REGISTERS ARE ALL UNAFFECTED BY THE TEST.
199 | |
200 | |.....
201 169052
202 169052 000204          TST5:      SEE          :N=0,Z=1;V=1,C=1
203 169054 101003          BHI      15          : V 321 BRANCH IF Z AND C ARE BOTH 0
204 169056 000270          SEN          :N=1,Z=1;V=1,C=1
205 169060 002401          BLT      15          : V 324 BRANCH IF (N XOR V)=1
206 169062 101401          BLOS    TST6         :   325 BRANCH IF (Z OR C)=1
207 169064 000000          18:      HALT          :STOP HERE IF A BRANCH FAILED
208
209 | |.....
210 | |.SBTTL TEST6 TEST "BLE" AND "BGT"
211 | |
212 | |UPON ENTERING THIS TEST THE CONDITION CODES ARE:
213 | |N = 1, Z = 1, V = 1, AND C = 1.
214 | |THE REGISTERS ARE: R0 = ?, R1 = ? R2 = ?
215 | |R3 = ? R4 = ? R5 = ? SP = 077777
216 | |UPON COMPLETION OF THIS TEST THE CONDITION CODES WILL BE:
217 | |N = 1, Z = 0, V = 1, AND C = 1
218 | |THE REGISTERS ARE ALL UNAFFECTED BY THE TEST.
219 | |
220 | |.....
221 169066
222 169066 000244          TST6:      CLE          :N=1,Z=0;V=1,C=1
223 169070 003401          BLE      15          : V 324 BRANCH IF (Z OR (N XOR V))=1
224 169072 003001          BGT     TST7         :   320 BRANCH IF Z AND (N XOR V) ARE BOTH 0
225 169074 000000          18:      HALT          :STOP HERE IF A BRANCH FAILED
226
227 | |.....
228 | |.SBTTL TEST7 TEST REGISTER DATA PATH AND MODES "2", "3", "4"
229 | |
230 | |WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
231 | |N = 1, Z = 0, V = 1, AND C = 1.
232 | |THE REGISTERS ARE: R0 = ?, R1 = ?, R2 = ?
233 | |R3 = ?, R4 = ?, R5 = ?, SP = 077777.
234 | |UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
235 | |N = 0, Z = 1, V = 0, AND C = 0.
236 | |THE REGISTERS ARE LEFT AS FOLLOWS:

```

```

237          ;0      R0 = 129292, R1 = 000000, R2 = 129292, R3 = 129292
238          ;0      R4 = 129292, R5 = 129292, SP = 129292, AND MAPL00 = 129292
239          ;0
240          ;1.....
241 169070          TEST7:
242 169070 012700 129292      MOV      0129292,SP      ;N=1,Z=0;V=0,C=1,SP=129292
243 169102 010600          MOV      SP,R0          ;N=1,Z=0;V=0,C=1,R0=129292
244 169104 010001          MOV      R0,R1          ;N=1,Z=0;V=0,C=1,R1=129292
245 169106 010102          MOV      R1,R2          ;N=1,Z=0;V=0,C=1,R2=129292
246 169110 010203          MOV      R2,R3          ;N=1,Z=0;V=0,C=1,R3=129292
247 169112 010304          MOV      R3,R4          ;N=1,Z=0;V=0,C=1,R4=129292
248 169114 010405          MOV      R4,R5          ;N=1,Z=0;V=0,C=1,R5=129292
249 169116 010537          MOV      R5,0(PC)+     ;N=1,Z=0;V=0,C=1
250 169120 170200          ;NOHAP: .WORD      MAPL0      ;MAPL0=129292
251 169122 167701 177772      SUB      0(INHAP,R1    ;N=0,Z=1,V=0,C=0, AND R1=000000
252 169126 002401          BLT      18            ; V 324 BRANCH IF (N XOR V)=1
253 169130 031401          BEQ      TEST10       ; = 326 BRANCH IF Z=1
254 169132 000000          18:      HALT
255
256          ;1.....
257          .SBTTL TEST10 TEST "ROL", "OCC", "BLT", AND MODE "6"
258          ;0
259          ;0      WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
260          ;0      N = 0, Z = 1, V = 0, AND C = 0.
261          ;0      THE REGISTERS ARE: R0 = 129292, R1 = 000000, R2 = 129292
262          ;0      R3 = 129292, R4 = 129292, R5 = 129292, SP = 129292.
263          ;0      MAPL00 = 129292
264          ;0      UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
265          ;0      N = 0, Z = 0, V = 1, AND C = 1.
266          ;0      THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
267          ;0      MAPL00 WHICH SHOULD NOW EQUAL 052524,
268          ;0
269          ;1.....
270 169134          TEST10:
271 169134 000107 003040      ROL      MAPL0          ;N=0,Z=0;V=1,C=1, AND MAPL00 = 052524
272 169140 103001          OCC      18            ; V 321 BRANCH IF C=0
273 169142 002401          BLT      TEST11       ; = 326 BRANCH IF (N XOR V)=1
274 169144 000000          18:      HALT
275
276          ;1.....
277          .SBTTL TEST11 TEST "ADD", "INC", "COM", AND "OCS", "OLE"
278          ;0
279          ;0      WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
280          ;0      N = 0, Z = 0, V = 1, AND C = 1.
281          ;0      THE REGISTERS ARE: R0 = 129292, R1 = 000000, R2 = 129292
282          ;0      R3 = 129292, R4 = 129292, R5 = 129292, SP = 129292
283          ;0      MAPL00 = 052524.
284          ;0      UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
285          ;0      N = 0, Z = 1, V = 0, AND C = 0.
286          ;0      THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
287          ;0      R3 WHICH NOW EQUALS 000000, AND R1 WHICH IS ALSO 000000
288          ;0
289          ;1.....
290 169146          TEST11:
    
```

291
 292 169146 060703 013026
 293 169152 025203
 294 169154 025103
 295 169156 060301
 296 169162 103401
 297 169162 003401
 298 169164 020000

```

ADD MAPL0,R3      ;(MAPL00 = 092924) * (R3 = 129292)
INC R3            ;N=1,Z=0,V=0,C=0, AND R3=177776
COM R3            ;N=1,Z=0,V=0,C=0, AND R3=177777
ADD R3,M1        ;N=0,Z=1,V=0,C=1, AND R3 = 000000
BCS 15           ;N=0,Z=1,V=0,C=0, AND R1 = 000000
BLE TST12       ; V 324 BRANCH IF C=1
                ; * 326 BRANCH IF (Z OR (N XOR V))=1
    
```

299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313

```

;.....
;SOTTL TEST12 TEST "ROR", "BIS", "ADD", AND "BLO", "BGE"
;
; WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
; N = 0, Z = 1, V = 0, AND C = 0.
; THE REGISTERS ARE: R0 = 129292, R1 = 000000, R2 = 129292
; R3 = 000000, R4 = 129292, R5 = 129292, SP = 129292.
; UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
; N = 0, Z = 1, V = 0, AND C = 0.
; THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
; R3 WHICH SHOULD BE MODIFIED BACK TO 000000, AND
; R4 WHICH SHOULD NOW EQUAL 092920
;.....
    
```

314 169166
 315 169166 006004
 316 169170 050403
 317 169172 060503
 318 169174 009203
 319 169176 103401
 320 169200 022001
 321 169222 000000

```

TST12:
ROR R4            ;N=0,Z=0,V=1,C=0, AND R4 = 092920
BIS R4,R3        ;N=0,Z=0,V=0,C=0, AND R3 = 092920
ADD R5,R3        ;N=1,Z=0,V=0,C=0, AND R3 = 177777
INC R3           ;N=0,Z=1,V=0,C=0, AND R3 = 000000
BLO 15           ; V 324 BRANCH IF C=1
BGE TST13       ; * 326 BRANCH IF (N XOR V)=0
    
```

322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335

```

;.....
;SOTTL TEST14 TEST "DEC" AND "BLOS", "BLT"
;
; WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
; N = 0, Z = 1, V = 0, AND C = 0.
; THE REGISTERS ARE: R0 = 129292, R1 = 000000, R2 = 129292
; R3 = 000000, R4 = 092920, R5 = 129292, SP = 129292.
; UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
; N = 1, Z = 0, V = 0, AND C = 0.
; THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
; R1 WHICH SHOULD NOW EQUAL 177777
;.....
    
```

336 169204
 337 169204 005301
 338 169206 131401
 339 169210 022401
 340 169212 000000

```

TST13:
DEC R1            ;N=1,Z=0,V=0,C=0,R1=177777
BLOS 15          ; V 324 BRANCH IF (Z OR C)=1
BLT TST14       ; * 326 BRANCH IF (N XOR V)=1
    
```

341
 342
 343
 344

```

;.....
;SOTTL TEST16 TEST "COM", "BIC", AND "BGT", "BGE", "BLE"
;
    
```

345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398

165214
165214 205100
165216 101401
165220 000000
165222 040001
165224 060101
165226 033002
165230 002001
165232 003401
165234 000000

165236
165236 005501
165240 020401
165242 001005

165244 030105
165246 003003
165250 005105
165252 100501
165254 001401
165256 000000

```

10      WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
10      N = 1, Z = 0, V = 0, AND C = 0.
10      THE REGISTERS ARE: R0 = 129252, R1 = 177777, R2 = 129252
10      R3 = 000000, R4 = 052525, R5 = 125252, SP = 129252.
10      UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
10      N = 0, Z = 0, V = 1, AND C = 1.
10      THE REGISTER ARE LEFT UNCHANGED EXCEPT FOR
10      R0 WHICH SHOULD NOW EQUAL 052525, AND
10      R1 WHICH SHOULD NOW EQUAL 052524
10
11.....
TST14:
      COM      R0      ;N=0,Z=0,V=0,C=1, AND R0 = 052525
      BLOS    28      ; 325 BRANCH IF (Z OR C)=1
      HALT                    ;STOP HERE IF BRANCH FAILED
25:      ADD    R0,R1    ;N=1,Z=0,V=0,C=1, AND R1 = 129252
      ADD    R1,R1    ;N=0,Z=0,V=1,C=1, AND R1 = 052524
      BGT    15      ; V 322 BRANCH IF Z AND (N XOR V) ARE BOTH 0
      BGE    18      ; V 322 BRANCH IF (N XOR V)=0
      BLE    TST15   ; 326 BRANCH IF (Z OR (N XOR V))=1
15:      HALT

11.....
      .BOTTL TEST14 TEST "ADC", "CMP", "BIT", AND "BNE","BGT","BEQ"
10
10      WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
10      N = 0, Z = 0, V = 1, AND C = 1.
10      THE REGISTERS ARE: R0 = 052525, R1 = 052524, R2 = 129252
10      R3 = 000000, R4 = 052525, R5 = 125252, SP = 129252.
10      UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
10      N = 0, Z = 1, V = 0, AND C = 0.
10      THE REGISTERS ARE NOW:
10      R0 = 052525, R1 = 000000, R2 = 125252, R3 = 000000
10      R4 = 052525, R5 = 052525, SP = 125252.
10
11.....
TST15:
      ADC    R1      ;N=0,Z=0,V=0,C=0, AND R1 = 052525
      CMP    R4,R1   ;N=0,Z=1,V=0,C=0
      BNE    15      ; V 322 BRANCH IF Z=0
                        ;R1 = 052525 R5 = 125252
      BIT    R1,R5   ;N=0,Z=1,V=0,C=0
      BGT    15      ; V 322 BRANCH IF Z AND (N XOR V) ARE BOTH 0
      COM    R5      ;N=0,Z=0,V=0,C=1, AND R5 = 052525
      SUB    R9,R1   ;N=0,Z=1,V=0,C=0, AND R1 = 000000
      BEQ    TST16   ; 326 BRANCH IF Z=1
15:      HALT

11.....
      .BOTTL TEST10 TEST "MOVB", "SOB", "CLR", "TST" AND "OPL", "BNE"
10
10      WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
10      N = 0, Z = 1, V = 0, AND C = 0.
10      THE REGISTERS ARE: R0 = 052525, R1 = 000000, R2 = 125252

```

399
 400
 401
 402
 403
 404
 405
 426 165248
 407 165260 112700 177401
 408 165264 130001
 409 165266 000000
 410 165270 177002
 411 165272 005001
 412 165274 005201
 413 165276 077002
 414 165300 005700
 415 165302 001002
 416 165304 005701
 417 165306 001401
 418 165310 000000
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435 165312
 436 165312 212700 100000
 437 165316 025201
 438 165320 012702 330020
 439 165324 006200
 440 165326 005500
 441 165330 006301
 442 165332 025501
 443 165334 077205
 444
 445
 446 165336 060001
 447 165340 003401
 448 165342 003001
 449 165344 000000
 450
 451
 452

```

10 R3 = 000000, R4 = 052525, R5 = 052525, SP = 129252.
10 UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
10 N = 0, Z = 1, V = 0, AND C = 0.
10 R0 IS DECREMENTED BY A SOB INSTRUCTION TO 000000
10 R1 IS CLEARED AND THEN INCREMENTED AROUND TO 000000
10
10.....
TST16:
MOV B177401,R0 ;N=0,Z=0,V=0,C=0, AND R0 = 000001
SPL 25 ; V 320 BRANCH IF N=0
15: HALT ;STOP IF "SPL" FAILED
25: SOB R0,15 ;DO NOT LOOP SINCE (R0 - 1) = 0
CLR R1 ;N=0, Z=1, V=0, C=0, AND R1 = 000000
35: INC R1 ;INCREMENT 04K TIMES (2 * 10)
SOB R0,35 ;LOOP BACK TO "INC" 04K TIMES
TST R0 ;N=0,Z=1,V=0,C=0, AND R0 = 000000
ONE 45 ; V 322 BRANCH IF Z=0
TST R1 ;N=0,Z=1,V=0,C=0, AND R1 = 000000
BEO TST17 ; V 326 BRANCH IF Z=1
45: HALT
10.....
;BTTL TEST17 TEST "ASR", "ASL"
10
10 WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
10 N = 0, Z = 1, V = 0, AND C = 0.
10 THE REGISTERS ARE: R0 = 129252, R1 = 000000, R2 = 129252
10 R3 = 000000, R4 = 052525, R5 = 052525, SP = 129252.
10 UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
10 N = 0, Z = 0, V = 0, AND C = 0.
10 THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
10 R0 WHICH IS NOW EQUAL TO 000000,
10 R1 WHICH IS NOW 000001, AND
10 R2 WHICH IS NOW 000000.
10
10.....
TST17:
MOV #100000,R0 ;R0=100000
INC R1 ;R1=000001
MOV #0D16,R2 ;SET COUNTER TO 16 DECIMAL
15: ASR R0 ;RIGHT SHIFT R0, SIGN EXTEND (16 TIMES)
ADC R0 ;ADD CARRY (0 UNTIL LAST TIME)
ASL R1 ;LEFT SHIFT R1 (16 TIMES)
ADC R1 ;ADD CARRY (0 UNTIL LAST TIME)
SOB R2,15 ;LOOP BACK 16 DECIMAL TIMES
;AT THE END OF THE LOOP
;R0 = 000000 AND R1 = 000001
ADD R0,R1 ;N=0,Z=0,V=0,C=0 R1=000001, R0=000000
BLE 25 ; V 324 BRANCH IF (Z OR (N XOR V))=1
OGT TST20 ; V 328 BRANCH IF Z AND (N XOR V) ARE BOTH 0
25: HALT
10.....
;BTTL TEST20 TEST ASH, AND SWAB
    
```

```

453
454
455
456
457
458
459
460
461
462
463
464 165346
465 165346 272127 300007
466
467 165352 135701
468
469 165354 100401
470 165356 300000
471 165360 000301
472
473 165362 072127 177761
474
475 165366 009201
476 165370 001401
477 165372 000000
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494 165374
495 165374 212700 172340
496 165400 012701 000020
497 165404 005105
498 165406 010420
499 165410 020400 177776
500 165414 001014
501 165416 105140
502 165420 120510
503 165422 001011
504 165424 120440
505 165426 001007
506 165430 105110
    
```

```

:0
:0 WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
:0 N = 0, Z = 0, V = 0, AND C = 0.
:0 THE REGISTERS ARE: R0 = 000000, R1 = 000001, R2 = 000000
:0 R3 = 000000, R4 = 052525, R5 = 052525, SP = 125252.
:0 UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
:0 N = 0, Z = 1, V = 0, AND C = 1.
:0 THE REGISTERS ARE LEFT UNCHANGED EXCEPT FOR
:0 R1 WHICH SHOULD NOW EQUAL 000000
:0
:0.....
TST20:
    ASM      #7,R1          ;LEFT SHIFT BITS INTO BIT7
                    ;N=0,Z=0;V=0,C=0, AND R1 = 000200
    TSTB     R1            ;LOWER BYTE SHOULD BE NEGATIVE
                    ;N=1,Z=0;V=0,C=0
                    ; = 325 BRANCH IF N=1
    BHI     15            ;"ASM" MUST HAVE FAILED
    HALT
15:    SWAB     R1          ;SWITCH BYTES OF R1, R1 = 100000
                    ;N=1,Z=0;V=0,C=0
    ASM      0=015,R1     ;RIGHT SHIFT R1 15 PLACES SIGN EXTEND
                    ;N=1,Z=0;V=0,C=0, R1 = 177777
    INC     R1            ;N=0,Z=1;V=0,C=1, R1 = 000000
    BEQ     TST21        ; = 326 BRANCH IF Z=1
    HALT                ;EITHER "SWAB" OR "ASM" FAILED
    
```

:0.....
 .BOTTL TEST21 TEST 16 KERNEL P.A.M.'S

```

:0
:0 WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
:0 N = 0, Z = 1, V = 0, AND C = 1.
:0 THE REGISTERS ARE: R0 = 000000, R1 = 000000, R2 = 000000
:0 R3 = 000000, R4 = 052525, R5 = 052525, SP = 120252.
:0 UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
:0 N = 0, Z = 1, V = 0, AND C = 0.
:0 THE REGISTERS NOW EQUAL:
:0 R0 = 172400, R1 = 000000, R2 = 000000, R3 = 000000
:0 R4 = 052525, R5 = 125252, SP = 125252.
:0 ALL KERNEL P.A.M.'S = 125252.
:0
:0.....
    
```

:0.....
 TST21:

```

MOV      SKIPAND,R0      ;FIRST "PAR" TO BE CHECKED
MOV      #D16,R1        ;DO RIPARB THRU KOPAR7
COM      R5              ;R5=125252
15:    MOV      R4,(R0)+    ;PAR=052525
    CMP      R4,-2(R0)    ;DID IT LOAD PROPERLY?
    BNE     25            ; V BRANCH IF NO R0 = PAR + 2
    COMB    -(R0)         ;COMPLEMENT HIGH BYTE PAR=125125
    CHPS    R5,(R0)      ;CHECK THE HIGH BYTE
    BNE     25            ; V BRANCH IF BAD R0 = PAR + 1
    CHPB    R4,-(R0)     ;CHECK THE LOW BYTE DIDN'T CHANGE
    BNE     25            ; V BRANCH IF IT CHANGED R0 = PAR
    COMB    (R0)         ;COMPLEMENT THE LOW BYTE PAR=125252
    
```

527 169432 120920
 528 169434 051004
 509 169436 120920
 510 169440 051002
 511 169442 077117
 512 169444 000401
 513 169446 050000

```

CMPB   R9,(R0)+      ;CHECK THE LOW BYTE
BNE    Z5             ; V BRANCH IF BAD  R0 = PAR + 1
CMPB   R9,(R0)+      ;CHECK THE HIGH BYTE
BNE    Z5             ; V BRANCH IF IT FAILED  R0 = PAR + 2
BOB    R1,Z5         ; LOOP UNTIL KDPAR7 HAS BEEN TESTED
BR     TST22         ; 0 BRANCH TO NEXT TEST
281:   HALT          ; A P.A.R. FAILED TO HOLD THE RIGHT DATA
                        ; CHECK R0 FOR THE ADDRESS
    
```

;;.....
 ;SBTTL TEST22 TEST AND LOAD KIPDR'S

```

;0
;0 WHEN THIS TEST IS ENTERED THE CONDITION CODES ARE:
;0 N = 0, Z = 1, V = 0, AND C = 0.
;0 THE REGISTERS ARE: R0 = 172400, R1 = 000000, R2 = 000000
;0 R3 = 000000, R4 = 052555, R5 = 125258, SP = 129252.
;0 UPON COMPLETION OF THIS TEST THE CONDITION CODES ARE:
;0 N = 0, Z = 1, V = 0, AND C = 0.
;0 THE REGISTERS THAT ARE MODIFIED ARE:
;0 R0 = 172300, R1 = 000000, R2 = 077400
;0 ALL KERNEL 1-SPACE P.O.R.'S (172300 + 172316) + 077400
;0
    
```

530 169450
 531 169450 012700 172320
 532 169454 012701 000010
 533 169460 012702 077400
 534 169464 010240
 535 169466 021002
 536 169470 031401
 537 169472 000000

```

;;.....
TST22:
MOV    @KIPDR7+2,R0 ;START WITH LAST "PDR"
MOV    @000,R1       ;OO KIPDR7 THRU KIPDR0
MOV    @077400,R2    ;PATTERN TO TEST "PDR'S"
18:   MOV    R2,-(R0) ;LOAD "PDR" UNDER TEST
CMP    (R0),R2      ;SEE IF THE DATA LOADED IS CORRECT
BEQ    Z5           ;BRANCH IF THE DATA MATCHES
HALT   Z5           ;A "PDR" HAS FAILED
                        ;R0 HAS THE ADDRESS OF THE BAD "PDR"
                        ;R2 HAS THE EXPECTED DATA
281:   BOB    R1,Z5  ;LOOP UNTIL ALL EIGHT "PDR'S" HAVE BEEN
                        ;TESTED
    
```

;;.....
 ;SBTTL TEST23 TEST "JSR", "RTS", "RTI", & "JMP"

```

;0
;0 THIS TEST FIRST SETS THE STACK POINTER TO "KDPAR7" (172376),
;0 AND THEN VERIFIES THAT "JSR", "RTS", "RTI", AND "JMP"
;0 ALL WORK PROPERLY.
;0
;0 ON ENTRY TO THIS TEST THE STACK POINTER "SP" IS INITIALIZED
;0 TO 172376 AND IS LEFT THAT WAY ON EXIT.
;0
    
```

555 169476
 556
 557 169476 012706 172370
 558 169502 024707 000002
 559 169506 000000
 560 169510 022716 169506

```

;;.....
TST23:
MOV    @KDPAR7,SP   ;SET UP THE STACK POINTER
JSR    PC,Z5        ;TRY TO JSR TO IS
108:   HALT          ;THE "JSR" MUST HAVE FAILED
18:   CMP    @108,(SP) ;WAS THE CORRECT ADDRESS PUSHED?
    
```

```

561 165514 J01401      BEQ      25          BRANCH IF YES
562 165516 000000      HALT
563 165520 J12716 165530     25:  MOV      038,(R0)  ;WRONG THING PUSHED ON STACK
564 165524 J20207          RTS      PC        ;CHANGE THE ADDRESS ON THE STACK
565 165526 000000      HALT              ;TRY TO RETURN TO 38
566 165530 005046     35:  CLR      -(SP)    ;DID NOT RETURN PROPERLY
567 165532 J12746 165542     MOV      045,-(SP) ;PUSH A ZERO ON THE STACK
568 165536 000000      RTI
569 165540 000000      HALT              ;PUSH THE RETURN ADDRESS ON STACK
570 165542 J20137 165550     45:  JMP      0055     ;SEL IF AN "RTI" WORKS
571 165546 000000      HALT              ;THE "RTI" FAILED
572 165550          ;TRY TO "JMP"
573          ;THE "JMP" FAILED
574          ;ADDRESS TO "JMP" TC
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
    
```

||.....
 ;BOOTL TEST24 LOAD AND TURN ON MEMORY MANAGEMENT AND THE UNIBUS MAP

```

;0
;1 THIS TEST IS ONLY EXECUTED IF THE UPPER 4 BITS (<15:12> OF
;2 THE SWITCH REGISTER ARE NON-ZERO. THE TEST WILL LOAD MEMORY
;3 MANAGEMENT TO RELOCATE TO THE 32K BLOCK NUMBER SPECIFIED,
;4 IT WILL ALSO SET UP THE UNIBUS MAP REGISTERS 0 THRU 6 TO
;5 RELOCATE THE UNIBUS ADDRESSES CORRECTLY. (I.E. IF BITS (<15:12>
;6 SPECIFY BLOCK NUMBER 3, THEN YOU WANT TO BOOT INTO
;7 MEMORY FROM 00K TO 120K. THE KIPAR'S WILL BE LOADED AS FOLLOWS:
;8 KIPAR0 = 000000, KIPAR1 = 006200, KIPAR2 = 006400, KIPAR3 = 006600
;9 KIPAR4 = 007000, KIPAR5 = 007200, KIPAR6 = 007400.)
;A KIPAR7 WILL ALWAYS EQUAL 177600.
;B THE UNIBUS MAP REGISTERS WILL THEN BE SET AS FOLLOWS:
;C MAP0 = 000000, MAP8 = 03, MAP1 = 020000, MAP1 = 03,
;D MAP2 = 040000, MAP2 = 03, MAP3 = 060000, MAP3 = 03,
;E MAP4 = 100000, MAP4 = 03, MAP5 = 120000, MAP5 = 03,
;F MAP6 = 140000, MAP6 = 03.
;G
;H
    
```

||.....
 TEST24:

```

596 165550 013702 177570     MOV      005MR,R2    ;READ THE SWITCH REGISTER
597 165554 001002          ONE      105      ;SKIP THE NEXT INSTRUCTION IF NOT ZERO
598 165556 013702 173024     MOV      00173024,R2 ;READ THE SWITCHES ON THE M9301
599 165562 072227 177776     100:  ASH      0-2,R2    ;RIGHT SHIFT BITS (<15:12> 2 PLACES
600 165566 042702 141777     BIC      0-C03000,R2 ;LEAVE ONLY BITS (<13:10> IN R2
601 165572 001433          BEQ      TEST25    ;GO TO NEXT TEST IF R2 IS ZERO NOW
    
```

```

;0 THIS NEXT PORTION OF CODE WILL BE RUN ONLY IF YOU ARE
;1 BOOTING INTO MEMORY OTHER THAN PHYSICAL 0 TO 20K.
;2
    
```

```

606 165574 012700 172340     MOV      0KIPAR0,R0 ;ADDRESS OF FIRST "PAR" TO LOAD
607 165600 012701 000007     MOV      0-D7,R1    ;LOAD KIPAR0 THRU KIPAR6
608 165604 010220          15:  MOV      R2,(R0)+   ;LOAD THE KERNEL I-SPACE P.A.R.'S
609 165606 062702 0A0200     ADD      0200,R2    ;MAKE R2 POINT TO NEXT 4K BLOCK
610 165612 077104          SOB      R1,15     ;LOOP UNTIL KIPAR6 HAS BEEN LOADED
611 165614 012710 177600     MOV      0177600,(R0);MAP KIPAR7 TO I/O PAGE
    
```

```

;0 NOW LOAD THE UNIBUS MAP TO REFERENCE THE SAME MEMORY
;1 AS MEMORY MANAGEMENT DOES.
;2
    
```

```

615
616 165622 J22227 177760          10      ASH      0+D10,M2      ;RIGHT SHIFT R2 10 PLACES
617 165624 005003                CLR      R3          ;START WITH R3 = 000000
618 165626 J12700 170200          MOV      0MAPL0,M0   ;ADDRESS OF FIRST MAP REGISTER
619 165632 C12701 J30007          MOV      0D7,M1     ;PREPARE TO LOAD SEVEN MAP REGISTERS
620 165636 010320                25:     MOV      R3,(R0)+   ;LOAD LOWER 16 BITS OF THE MAP REGISTER
621 165640 010220                MOV      R2,(R0)+   ;LOAD UPPER 6 BITS OF THE MAP REGISTER
622 165642 062703 J20000          ADD      02000,M3   ;POINT TO THE NEXT 4K BLOCK
623 165646 077105                SOB      R1,25      ;LOOP UNTIL SEVEN MAP RECS ARE LOADED
624
625 165650 J12737 J30060 172016          MOV      000,00MHR3 ;ENABLE 22-BIT MAPPING AND UNIBUS MAP
626 165656 J05237 177572          INC      00MHR0     ;TURN ON FULL RELOCATION
627
628
629
630          ;:.....
631          ;:
632          ;: THIS TEST WILL TEST MAIN MEMORY WITH THE CACHE DISABLED, FROM
633          ;: VIRTUAL ADDRESSES 001000 TO 197776, IF THE DATA DOES NOT COMPARE
634          ;: PROPERLY THE TEST WILL HALT AT EITHER 165740 OR 165796, IF A
635          ;: PARITY ERROR OCCURS THE TEST WILL HALT AT ADDRESS 165776, WITH
636          ;: THE PC + 2 ON THE STACK WHICH IS IN THE KERNEL D-SPACE P,A,R.'S.
637          ;:
638          ;: IN THIS TEST THE REGISTERS ARE INITIALIZED AS FOLLOWS:
639          ;: R0 = 001000, R1 = DATA READ, R2 = 007400, R3 = 001000
640          ;: R4 = 007400, M5 = 177746 (CONTROL REG.) SP = 172376
641          ;:
642          ;:.....
643 165662
644 165662 C10216          TEST25:  MOV      R2,(SP)      ;SAVE R2 FOR THE UPPER SIX BITS
645
646
647
648 165664 C12737 165776 000114          MOV      0PAENL,00114 ;SET UP PARITY VECTOR
649 165672 005037 000110          CLR      00110      ;SET PROCESSOR STATUS WORD TO ZERO
650 165676 012705 177746          MOV      0177740,R5 ;CACHE CONTROL REGISTER ADDRESS
651 165702 012715 000014          MOV      0MISS,(M5) ;FORCE MISS BOTH GROUPS
652 165706 012702 067400          MOV      007400,M2   ;COUNT STORAGE
653 165712 012703 001000          MOV      01000,R3    ;FIRST ADDRESS STORAGE
654 165716 010204          MOV      R2,R4      ;SETUP COUNTER
655 165720 010300          MOV      R3,R0      ;SETUP FIRST ADDRESS
656 165722 010020                15:     MOV      R0,(R0)+   ;LOAD EACH ADDRESS WITH ITS
657
658
659 165724 077402                SOB      R4,15      ;LOOP UNTIL DONE
660 165726 010204          MOV      R2,R4      ;SETUP COUNTER AND FIRST ADDRESS
661 165730 010300          MOV      R3,R0      ;SET STARTING ADDRESS IN R0
662 165732 011001                25:     MOV      (R0),M1     ;GET THE DATA
663 165734 020001          CMP      R0,M1      ;IS IT CORRECT?
664 165736 001401          BEQ      35         ;BRANCH IF YES
665 165740 000000          HALT
666 165742 005120                35:     COM      (R0)+      ;COMPLEMENT DATA AND INCREMENT ADDRESS
667 165744 077406          SOB      R4,25      ;LOOP UNTIL DONE
668 165746 014001                45:     MOV      -(R0),R1   ;READ THE DATA (IT SHOULD NOW BE THE
;COMPLEMENT OF THE ADDRESS)

```

669	169750	J25101			COM	R1		. COMPLEMENT BEFORE CHECKING
670	169752	J20001			CMF	R0,R1		. IS THE DATA CORRECT?
671	169754	J21401			BEQ	SS		. BRANCH IF YES
672	169756	J00000			HALT			. R0=ADDRESS R1=-DATA
673	169760	J77200			SOB	R2,4S		. LOOP UNTIL DONE
674	169762	J12737	173762	E00114	MCV	CONT,00114		. SET PARITY VECTOR TO CODE THAT
675								. WILL TRY TO CONTINUE AND BOOT
676								. IF THE CACHE FAILS.
677	169770	009046			CLR	-(SP)		. SET THE CYCLE FLAG TO ZERO
678	169772	000137	173030		JMP	00TST26		. JUMP TO SECOND HALF OF THE ROM
679	169776	000000			PAHLT: HALT			. HALTING HERE MEANS A PARITY ERROR
680								


```

735
736          .SBTTL THIS IS THE START OF THE TM11/TU10 BOOT STRAP (MAGNETIC TAPE, TM11)
737          ;COMMAND REGISTER ADDRESS IS 172922
738
739 173070 010211 TU10: MOV R2,(R1) ;LOAD UNIT NUMBER INTO C.S.R.
740 173072 000743 BR WAIT ;GO WAIT FOR SELECTED DRIVE TO COME ONLINE
741 173074 052311 TU1021 B18 (R3)+,(R1) ;'ON' REWIND COMMAND INTO C.S.R.
742 ;THIS COMMAND ALSO SETS 000 BPI 9 CHAN.
743 173076 105711 18: TSTB (R1) ;SEE IF THE REWIND IS COMPLETE
744 173100 100370 BPL 18 ;WAIT FOR BIT 07 OF C.S.R. TO BE SET
745 173102 012761 177777 000002 MOV 0-1,2(R1) ;SET RECORD COUNTER TO SKIP ONE RECORD
746 173110 112311 MOVB (R3)+,(R1) ;LOAD SPACE FORWARD COMMAND INTO C.S.R.
747 173112 105711 28: TSTB (R1) ;SEE IF THE SPACE IS COMPLETE
748 173114 100370 BPL 28 ;WAIT FOR BIT 07 OF C.S.R. TO BE SET
749 173116 005711 TST (R1) ;CHECK THE ERROR FLAG FOR THE TM11/TU10
750 173120 100563 BMT AGAIN ;RE-TRY BOOT IF THERE WAS AN ERROR
751 173122 000417 BR CHNSGU ;BRANCH TO COMMON READ CODE IF NO ERRORS
752
753
754          .SBTTL THIS IS THE START OF THE TC11/TU50 BOOT STRAP (DECTAPE, TC11-G)
755          ;COMMAND REGISTER ADDRESS IS 177342
756
757 173124 010211 TU50: MOV R2,(R1) ;LOAD UNIT NUMBER INTO C.S.R.
758 173126 052311 B18 (R3)+,(R1) ;'ON' REWIND COMMAND INTO C.S.R.
759 173130 005711 18: TST (R1) ;SEE IF ERROR BIT IS SET
760 173132 100370 BPL 18 ;WAIT UNTIL BIT 15 OF C.S.R. IS SET
761 173134 005761 177776 TST -2(R1) ;IS THE ERROR 'END ZONE'
762 173140 100153 BPL AGAIN ;BRANCH IF NOT 'END ZONE'
763 173142 010211 MOV R2,(R1) ;RE-LOAD DRIVE NUMBER AND CLEAR REVERSE BIT
764 173144 000406 BR CHNSGU ;BRANCH TO COMMON READ CODE
765
766
767          .SBTTL THIS IS THE START OF THE RK11/RK05 BOOT STRAP (DECPACK DISK CARTRIDGE, RK11-D)
768          ;COMMAND REGISTER ADDRESS IS 177404
769
770 173146 072227 000005 RK05: ASH 09,R2 ;LEFT SHIFT UNIT NUMBER 9 PLACES
771 173152 010261 000006 MOV R2,6(R1) ;LOAD UNIT NUMBER INTO DEVICE
772 173156 000401 BR CHNSGU ;BRANCH TO COMMON READ CODE
773
774
775          .SBTTL THIS IS THE START OF THE RP11/RP03 BOOT STRAP (DISK PACK, RP11-C)
776          ;COMMAND REGISTER ADDRESS IS 170714
777
778 173160 010211 RP03: MOV R2,(R1) ;LOAD THE UNIT NUMBER INTO THE COMMAND REG.
779
780          .SBTTL THIS IS THE START OF THE COMMON READ CODE
781
782 173162 012761 177000 000002 CHNSGU: MOV 0-512,,2(R1) ;LOAD WORD COUNT OF 512 WORDS
783 173170 111311 MOVB (R3),(R1) ;LOAD READ FUNCTION INTO C.S.R.
784 173172 105711 18: TSTB (R1) ;SEE IF FUNCTION IS COMPLETE
785 173174 100370 BPL 18 ;WAIT UNTIL BIT 07 OF C.S.R. IS SET
786 173176 005711 TST (R1) ;WERE THERE ANY ERRORS ON THE TRANSFER
787 173200 100007 BPL 28 ;IF NO ERRORS BRANCH TO SEC. BOOT
788 173202 022704 000012 CMP 012,R4 ;IS THIS THE RH70/TU10?
    
```

```

789 173206 001130      BNE    AGAIN      ;BRANCH IF NOT TO TRY AGAIN
790 173210 022761 031000 000014    CMP    #FCL,14(R1) ;MAX ERROR A FRAME COUNT ERROR?
791 173216 001124      BNE    AGAIN      ;BRANCH IF NOT TO TRY AGAIN
792 173220 005011      CLR    (R1)        ;CLEAR COMMAND REGISTER THIS WILL STOP
793                                ;THE DECTAPE MOTION IF DEVICE WAS TUS0
794 173222 005007      CLR    PC          ;START SECONDARY BOOT AT VIRTUAL ZERO
795
796 173224 165000      .WORD  165000     ;VECTOR TO THE START OF M9301 BOOTSTRAP
797 173226 000340      .WORD  000340     ;PROCESSOR STATUS TO ASSUME AT BOOT TIME
798
799
800      .BPTL  THIS IS THE START OF THE RM70/TU16 BOOT STRAP (MAGNETIC TAPE SYSTEM, TU16)
801      ;COMMAND REGISTER ADDRESS IS 172440
802
803 173230 010002      TU16:  MOV    R0,R2      ;COPY UNIT NUMBER INTO R2
804 173232 052702 001300      BIS    #001300,R2 ;ON: 000 SPI & FORMAT, WITH SLAVE NUMBER
805 173236 010201 000032      MOV    R2,R2(R1)  ;LOAD UNIT NUMBER
806 173242 032761 010000 000012 18:  BIT    #00L,12(R1) ;IS THE MEDIUM ON LINE
807 173250 001774      BEQ    18         ;WAIT FOR BIT 12 OF DRIVE STATUS REG
808 173252 112311      MOVB  (R3)+,(R1)  ;ISSUE REWIND COMMAND
809 173254 105761 000012 28:  TSTB  12(R1)      ;IS DRIVE READY BIT SET YET?
810 173260 100375      SPL    28        ;WAIT FOR DRIVE READY BIT
811 173262 112311      MOVB  (R3)+,(R1)  ;ISSUE DRIVE CLEAR COMMAND
812 173264 105761 000012 38:  TSTB  12(R1)      ;IS DRIVE READY BIT SET?
813 173270 100375      SPL    38        ;WAIT UNTIL BIT 07 IS SET
814 173272 012761 177777 000006      MOV    #01,6(R1)  ;SET SKIP COUNT TO 1 RECORD
815 173300 112311      MOVB  (R3)+,(R1)  ;ISSUE SPACE FORWARD COMMAND
816 173302 105761 000012 48:  TSTB  12(R1)      ;HAS THE DRIVE FINISHED THE SPACE?
817 173306 100375      SPL    48        ;WAIT UNTIL BIT 07 IS SET
818 173310 011661 000034      MOV    (#P),34(R1);LOAD UPPER 6 BITS OF BUS ADDRESS
819 173314 000415      BR    CHNSRM     ;GO JOIN COMMON RM70 CODE
820
821
822      .BPTL  THIS IS THE START OF THE RM70/RP04 BOOT STRAP (DISK PACK, RP04)
823      ;COMMAND REGISTER ADDRESS IS 176700
824
825 173316 110001 000010      RP04:  MOVB  R0,10(R1) ;SELECT UNIT NUMBER TO BOOT FROM
826 173322 112311      MOVB  (R3)+,(R1)  ;ISSUE READ-IN PRESET COMMAND
827 173324 012761 014000 000032      MOV    #14000,32(R1);SET FMT22 & ECC INHIBIT BITS
828 173332 011661 000050      MOV    (#P),50(R1);LOAD UPPER 6 BITS OF BUS ADDRESS
829 173336 000404      BR    CHNSRM     ;GO JOIN THE COMMON RM70 CODE
830
831
832      .BPTL  THIS IS THE START OF THE RM70/R004 BOOT STRAP (FIXED HEAD DISK, R004)
833      ;COMMAND REGISTER ADDRESS IS 172040
834
835 173340 110001 000010      R004:  MOVB  R0,10(R1) ;LOAD THE DRIVE NUMBER TO BOOT FROM
836 173344 011661 000030      MOV    (#P),30(R1);LOAD UPPER 6 BITS OF BUS ADDRESS
837
838
839      .BPTL  THIS IS THE START OF THE COMMON RM-70 CODE
840
841 173350 010101 000010 000016  CHNSRM:  MOV    10(R1),10(R1);TURN OFF ANY ACTIVE ATTENTION FLAGS
842 173356 000701      BR    CHNS00     ;BRANCH TO COMMON READ CODE

```

```

843
844
845          .SBTTL THIS IS THE START OF THE RX11/RX21 BOOT STRAP (FLOPPY DISK)
846          ;COMMAND REGISTER ADDRESS IS 177170
847
848 173360 242700 030020  RX01: BIC    #0,M0      ;MAKE SURE UNIT NUMBER IS ZERO OR ONE
849 173364 001401        BEQ    15          ;SKIP NEXT INST IF UNIT NUMBER IS ZERO
850 173366 002203        INC    R3          ;POINT TO UNIT ONE'S HEAD COMMAND
851 173370 132711 200040 15:  BIT0   #40,(M1)     ;IS THE "DONE" BIT SET?
852 173374 001775        BEQ    15          ;WAIT UNTIL THE DONE BIT IS SET
853 173376 111311        MOV0   (M3),(R1)    ;LOAD THE READ COMMAND
854 173400 012702 200002 25:  MOV    #2,R2      ;LOAD LOOP COUNT INTO R2
855 173404 109711        TST0   (R1)        ;IS THE "TR" BIT SET?
856 173406 100376        BPL    25          ;WAIT UNTIL BIT 07 OF RXCS IS SET
857 173410 112761 200001 200002  MOV0   #001,2(M1)    ;LOAD SECTOR NUMBER OR TRACK ADDRESS
858 173416 277206        SOB    R2,25      ;LOOP BACK TO LOAD SECTOR NUMBER
859 173420 032711 100040 35:  BIT    #100040,(R1)  ;CHECK FOR "ERROR" OR "DONE"
860 173424 001775        BEQ    35          ;WAIT UNTIL BIT 15 OR BIT 09 OF RXCS IS SET
861 173426 100420        BHI    AGAIN       ;BRANCH TO TRY AGAIN IF ERROR
862 173430 112711 000003  MOV0   #003,(R1)    ;LOAD "EMPTY BUFFER" COMMAND INTO RXCS
863 173434 109711        TST0   (R1)        ;IS "TR" BIT SET?
864 173436 100376        BPL    45          ;WAIT UNTIL BIT 07 OF RXCS IS SET
865 173440 116122 000002 45:  MOV0   2(R1),(M2)+  ;STORE DATA (R2 STARTS AT 0 & GOES TO 177)
866 173444 109702        TST0   R2          ;IS BIT 07 OF MEMORY ADDRESS SET?
867 173446 100372        BPL    45          ;BRANCH IF NOT 120 BYTES YET
868 173450 009007        CLR    PC          ;START SECONDARY BOOT AT VIRTUAL ZERO
869
870
871
872          .SBTTL THIS IS THE START RESERVED FOR A FUTURE DEVICE
873
874 173452 000000  FUTDEV: HALT          ;THERE IS NO BOOT YET
875 173454 000000        .WORD  000000      ;RESERVED FOR FUTURE BOOT EXPANSION
876 173456 000000        .WORD  000000      ;RESERVED FOR FUTURE BOOT EXPANSION
877 173460 000000        .WORD  000000      ;RESERVED FOR FUTURE BOOT EXPANSION
878 173462 000000        .WORD  000000      ;RESERVED FOR FUTURE BOOT EXPANSION
879 173464 000000        .WORD  000000      ;RESERVED FOR FUTURE BOOT EXPANSION
880 173466 000000        .WORD  000000      ;RESERVED FOR FUTURE BOOT EXPANSION
881
882
883 173470 000005  AGAIN: RESET        ;CLEAR THE WORLD AFTER ERROR
884 173472 000137 165550  JMP     #0TST24    ;GO SETUP MEMORY MANAGEMENT AND TEST
885                                     ;MAIN MEMORY AND THE CACHE AGAIN,
    
```

THIS IS THE START RESERVED FOR A FUTURE DEVICE

			.SBTTL FUNCTION CODES FOR THE ALL OF THE DEVICES		
886					
887					
888					
889	173476	200017	TU105:	.WORD	000017
890	173500	011		.BYTE	011
891	173501	003		.BYTE	003
892					
893	173502	304003	TU56:	.WORD	004003
894	173504		RK05:		
895	173504	005	RP03:	.BYTE	005
896					
897	173505	007	TU16:	.BYTE	007
898	173506	011		.BYTE	011
899	173507	031		.BYTE	031
900	173510	071		.BYTE	071
901					
902	173511	021	RP04:	.BYTE	021
903	173512	071	RS04:	.BYTE	071
904					
905	173513	007	RK01:	.BYTE	007
906	173514	027		.BYTE	027
907					
908	173515	000	FUTDES:	.BYTE	0
909	173516	000000		.WORD	0
910					

911
 912
 913
 914 173520 172922
 915 173522 177342
 916 173524 177424
 917 173526 176714
 918 173530 172800
 919 173532 172440
 920 173534 176700
 921 173536 172040
 922 173540 177170

.SBTTL COMMAND AND STATUS REGISTER ADDRESS TABLE

CSRPR: .WORD 172922 .THIS IS THE C.S.R. ADDRESS FOR TU10
 .WORD 177342 .THIS IS THE C.S.R. ADDRESS FOR THE TU50
 .WORD 177424 .THIS IS THE C.S.R. ADDRESS FOR THE RK05
 .WORD 176714 .THIS IS THE C.S.R. ADDRESS FOR THE RP03
 .WORD 172800 .THIS IS THE C.S.R. ADDRESS OF A FUTURE DEVICE
 .WORD 172440 .THIS IS THE C.S.R. ADDRESS FOR THE RM70/TU10
 .WORD 176700 .THIS IS THE C.S.R. ADDRESS FOR THE RM70/RP04
 .WORD 172040 .THIS IS THE C.S.R. ADDRESS FOR THE RM70/RB04
 .WORD 177170 .THIS IS THE C.S.R. ADDRESS FOR RX11/RX01

923
 924
 925
 926 173542 173476
 927 173544 173502
 928 173546 173504
 929 173550 173504
 930 173552 173515
 931 173554 173505
 932 173556 173511
 933 173560 173512
 934 173562 173513

.SBTTL FUNCTION POINTER TABLE

CHOPTR: .WORD TU10 .POINTER TO FUNCTION TABLE FOR THE TU10
 .WORD TU50 .POINTER TO FUNCTION TABLE FOR THE TU50
 .WORD RK05 .POINTER TO FUNCTION TABLE FOR THE RK05
 .WORD RP03 .POINTER TO FUNCTION TABLE FOR THE RP03
 .WORD FUT05 .POINTER TO FUNCTION TABLE FOR A FUTURE DEVICE
 .WORD TU10 .POINTER TO FUNCTION TABLE FOR THE RM70/TU10
 .WORD RP04 .POINTER TO FUNCTION TABLE FOR THE RM70/RP04
 .WORD RB04 .POINTER TO FUNCTION TABLE FOR THE RM70/RB04
 .WORD RX01 .POINTER TO FUNCTION TABLE FOR THE RX01

935
 936
 937
 938 173564 173070
 939 173566 173124
 940 173570 173146
 941 173572 173160
 942 173574 173452
 943 173576 173230
 944 173602 173316
 945 173602 173342
 946 173624 173362
 947

.SBTTL STARTING ADDRESS TABLE

ADDRS: .WORD TU10 .STARTING ADDRESS FOR THE TM11/TJ10
 .WORD TU50 .STARTING ADDRESS FOR THE TC11/TJ50
 .WORD RK05 .STARTING ADDRESS FOR THE RK11/RK05
 .WORD RP03 .STARTING ADDRESS FOR THE RP11/RP03
 .WORD FUTJEV .STARTING ADDRESS FOR A FUTURE DEVICE
 .WORD TU10 .STARTING ADDRESS FOR THE RM70/TU10
 .WORD RP04 .STARTING ADDRESS FOR THE RM70/RP04
 .WORD RB04 .STARTING ADDRESS FOR THE RM70/RB04
 .WORD RX01 .STARTING ADDRESS FOR THE RX11/RX01

948
 949
 950
 951
 952
 953
 954
 955
 956
 957
 958
 959
 960
 961
 962
 963
 964
 965
 966
 967
 968
 969
 970
 971
 972
 973
 974
 975
 976
 977
 978
 979
 980
 981
 982
 983
 984
 985
 986
 987
 988
 989
 990
 991
 992
 993
 994
 995
 996
 997
 998
 999
 1000
 1001

173006

.SBTTL CACHE MEMORY DIAGNOSTIC TESTS

|||||
 |||

10 THE FOLLOWING TWO TESTS ARE CACHE MEMORY TESTS, IF EITHER OF
 10 THEM FAILS TO RUN SUCCESSFULLY THEY WILL COME TO A HALT
 10 IN THE M9301 ROM. IF YOU DESIRE TO TRY TO BOOT YOUR SYSTEM, OR
 10 DIAGNOSTIC ANYWAY, YOU CAN PRESS "CONTINUE" AND THE PROGRAM
 10 WILL FORCE MESSAGES IN BOTH GROUPS OF THE CACHE AND GO TO THE
 10 BOOT STRAP THAT HAS BEEN SELECTED.
 10

|||||
 |||

. = PAGE2 + 600

|||||
 .SBTTL TEST20 TEST CACHE DATA MEMORY

10 THIS TEST WILL CHECK THE DATA MEMORY IN THE CACHE, FIRST GROUP
 10 0 AND THEN GROUP 1. IT LOADS 052525 INTO AN ADDRESS COMPLEMENTS
 10 IT TWICE AND THEN READS THE DATA, THEN IT CHECKS TO INSURE THAT
 10 THE DATA WAS A HIT. THEN THE SEQUENCE IS REPEATED ON THE SAME
 10 ADDRESS WITH 125252 AS THE DATA. ALL CACHE MEMORY DATA LOCATIONS
 10 ARE TESTED IN THIS WAY.
 10 IF EITHER GROUP FAILS AND THE OPERATOR PASSES CONTINUE THE
 10 PROGRAM WILL TRY TO BOOT WITH THE CACHE DISABLED.
 10

10 THE REGISTERS ARE INITIALIZED AS FOLLOWS FOR THIS TEST:
 10 R0 = 1000 (ADDRESS) R1 = 2 (COUNT), R2 = 1000 (COUNT)
 10 R3 = 1000 (COUNT), R4 = 125252 (PATTERN) R5 = 177740 (CONTROL REG)
 10 SP = 172374 (FLAG OF ZERO PUSHED ON STACK)
 10

|||||
 TST20:

MOV	0125252,R4	:SET UP R4 FOR THIS TEST	
MOV	00RPE,(R5)	:FORCE REPLACE GROUP 0 AND FORCE MISS GROUP 1	
15:	MOV	R3,R2	:SET COUNT TO CONTENTS OF R3
	MOV	R2,R0	:SET STARTING ADDRESS INTO R0
25:	MOV	02,R1	:USE 2 PATTERNS IN DATA MEMORY
35:	COM	R4	:COMPLEMENT DATA IN R4
	MOV	R4,(R0)	:WRITE THE TEST PATTERN
	COM	(R0)	:DOUBLE COMPLEMENT DATA AND
	COM	(R0)	:MAKE SURE DATA IS IN THE CACHE
	CMF	(R0),R4	:COMPARE DATA & SET BIT 0 IN HIT/MISS REG.
	BEQ	58	:BRANCH IF DATA MATCHES
	HALT		:DATA DIDN'T MATCH R0 = ADDRESS
55:	ROR	00177752	:WAS THE LAST MEMORY REFERENCE A HIT?
	BCS	48	:BRANCH IF YES
	HALT		:CACHE FAILED TO HIT R0 = ADDRESS
	BR	000MISS	:ABORT REST OF TEST IF "CONTINUE" PRESSED
45:	SOB	R1,JS	:GO BACK ONE TIME TO TRY COMPLEMENT DATA

173006
 173006 012704 125252
 173612 012715 000030
 173616 010302
 173620 010200
 173622 012701 000002
 173626 009104
 173630 010410
 173632 005110
 173634 005110
 173636 021004
 173640 001401
 173642 000000
 173644 036037 177752
 173650 103402
 173652 000000
 173654 000444
 173656 277115

1002 173660 029720
 1003 173662 077221
 1004 173664 012715 030044
 1005 173670 029110
 1006 173672 031351
 1007
 1008
 1009
 1010
 1011
 1012
 1013
 1014
 1015
 1016
 1017
 1018
 1019
 1020
 1021
 1022
 1023
 1024
 1025
 1026
 1027
 1028 173674
 1029 173674 012702 067400
 1030 173700 010300
 1031 173702 010204
 1032 173704 010020
 1033 173706 077402
 1034 173710 012710 000030
 1035 173714 012701 000003
 1036 173720 010300
 1037 173722 010204
 1038 173724 009110
 1039 173726 009110
 1040 173730 020020
 1041
 1042 173732 001401
 1043 173734 000000
 1044 173736 006037 177752
 1045 173742 003402
 1046 173744 000000
 1047 173746 000407
 1048 173750 077413
 1049 173752 011615
 1050
 1051 173754 009016
 1052 173756 077120
 1053 173760 000404
 1054
 1055

```

TST      (R0)+      ;MOVE TO NEXT ADDRESS
SOB      R2,25      ;BRANCH IF NOT DONE
MOV      @GRP1,(R0) ;FORCE REPLACE GROUP 1 AND FORCE MISS GROUP 0
COM      (SP)       ;COMPLEMENT THE CYCLE FLAG
BNE      15         ;LOOP IF NOT DONE

;-----
;BTTL TEST2/ TEST VIRTUAL 20K WITH CACHE ON
;
; THIS TEST CHECKS VIRTUAL MEMORY FROM 001000 THRU 197776
; TO INSURE THAT YOU CAN GET HITS ALL THE WAY UP THROUGH MAIN
; MEMORY. IT STARTS WITH GROUP 1 ENABLED, THEN TESTS GROUP 0, AND
; FINALLY CHECKS MEMORY WITH BOTH GROUPS ENABLED. IF ANY OF
; THE THREE PASSES FAIL THE TEST WILL HALT AT "CONT + 2". THEN
; IF THE OPERATOR PASSES "CONTINUE", THE PROGRAM WILL TRY TO
; BOOT WITH THE CACHE DISABLED.
;
; UPON ENTRY THE REGISTERS WILL BE SET UP AS FOLLOWS:
; R0 = 001000 (ADDRESS), R1 = 3 (PASS COUNT), R2 = 07400 (MEMORY COUNTER),
; R3 = 1000 (FIRST ADDRESS), R4 = 07400 (MEMORY COUNTER),
; R5 = 177746 (CONTROL REG.), SP = 172374 (POINTING TO CODE FOR CONTROL REG)
;
; UPON COMPLETION OF THIS TEST MAIN MEMORY FROM VIRTUAL ADDRESS
; 001000 THRU 197776 WILL CONTAIN ITS OWN VIRTUAL ADDRESS.
;-----
TST27:
MOV      @07400,R2   ;COUNT STORAGE (20K - 1000 BYTES)
MOV      R3,R0       ;FIRST ADDRESS IS 1000 OCTAL
MOV      R2,R4       ;SETUP COUNTER
15:      MOV      R0,(R0)+ ;FILL MEMORY WITH ADDRESSES
SOB      R4,15      ;LOOP UNTIL DONE
MOV      @GRP0,(SP) ;LOAD CODE TO FORCE GROUP 0 ONTO STACK
MOV      @3,R1       ;SET PASS COUNT TO THREE
25:      MOV      R3,R0   ;FIRST ADDRESS
MOV      R2,R4       ;COUNTER
35:      COM      (R0)   ;DOUBLE COMPLEMENT DATA AND
COM      (R0)       ;MAKE SURE IT IS IN THE CACHE.
CMP      R0,(R0)+   ;COMPARE DATA, AND SET BIT 0 IN HIT/MISS REG
;ALSO POINT TO NEXT ADDRESS
BEQ      55         ;BRANCH IF DATA MATCHES
HALT     ;DATA DIDN'T MATCH R0 = ADDRESS + 2
55:      ROR      @0177752 ;WAS THE LAST MEMORY REFERENCE A HIT?
BCS     45         ;BRANCH IF YES
HALT     ;HIT FAILED TO OCCUR R0 = ADDRESS + 2
BR      @00THISS   ;ABORT REST OF TEST IF "CONTINUE" PRESSED
45:      SOB      R4,35  ;LOOP UNTIL DONE
MOV      (SP),(R5)   ;FORCE MISS GRP1 ON PASS 2, FULLY
;ENABLE CACHE ON PASS THREE.
CLR      (SP)       ;GET READY TO FULLY ENABLE CACHE ON PASS 3
SOB      R1,25      ;RUN THREE PASSES THRU THIS TEST
BR      JUMP       ;GO TO BOOT STRAP CODE
  
```

1356 173762 000000
1357 173764 222020
1358 173766
1359 173766 212715 070014
1360 173772 205726
1361
1362 173774 000137 173000
1363
1364
1365 000001

CONT: HALT
CMP (SP)+,(SP)+
BOOTMISS!
MOV @MISS,(M5)
JUMP: TST (SP)+
JMP @BOOT

.END

.STOP HERE IF THERE IS A CACHE ERROR
.ADJUST STACK POINTER AFTER ABORT

.FORCE MISSES IN BOTH GROUPS OF CACHE
.POINT TO UPPER SIX BITS OF BUS ADDRESS
.THAT DATA IS IN ADDRESS 1772376 (KUPAR7)
.GO TO BOOT STRAP ENTRY POINT

TU508	173502	0930	927																
WAIT	173002	7090	710	740															
STN	= 200030	10	117	1260	129	1300	143	146	1000	105	100	1020	100	109					
		2020	200	209	2220	224	227	2420	255	256	2710	273	276	2910					
		297	300	3150	320	323	3370	339	342	3570	364	367	3020	390					
		393	4070	417	420	4360	440	491	4000	476	479	4950	512	516					
		5310	944	5560	575	5960	001	029	0440	966	9050	1000	10240						
	= 174000	1100	7040	9640															

ADC	382	440	442												
ADD	292	295	317	361	446	689	622								
ASH	465	473	599	616	726	778									
ASL	441														
ASR	439	723													
BCC	272														
BCS	296	998	1845												
BEQ	162	293	390	417	476	536	561	681	683	671	718	887	849	892	868
	995	1842													
BGE	163	320	363												
BGT	164	224	362	387	448										
BMI	142	185	203												
BHIS	184														
BIC	368	682	725	728	848										
BIS	316	741	758	884											
BIT	386	789	886	859											
BITB	851														
BLE	165	223	297	364	447										
BLO	319														
BLOS	143	286	338	358											
BLT	285	252	273	339											
BMI	148	469	752	861											
BNE	186	384	415	588	583	585	588	518	597	717	789	791	1886		
BPL	161	488	744	748	768	762	789	787	818	813	817	896	884	867	
BR	126	912	785	711	748	751	764	772	819	829	842	1888	1847	1893	
BVC	183														
BVS	141														
CLR	139	411	566	617	649	677	742	794	868	1851					
CLZ	222														
CMP	383	499	535	568	662	678	788	798	994	1848	1857				
CMPB	582	584	587	589											
COM	294	357	388	497	665	669	998	992	993	1888	1838	1839			
COMB	581	586													
DEC	168	337													
HALT	127	144	166	187	287	225	254	274	298	321	348	359	365	391	489
	418	449	473	477	513	537	559	562	565	568	571	664	672	679	874
	996	999	1843	1846	1856										
INC	293	318	412	437	475	626	858								
JMP	578	678	733	884	1862										
JSR	558														
MOV	242	243	244	245	246	247	248	249	436	438	495	496	498	931	932
	533	534	557	563	567	596	598	686	687	688	611	618	619	628	621
	625	644	648	658	651	652	653	654	655	656	659	668	661	667	671
	719	724	729	731	732	739	745	757	763	771	778	782	883	889	814
	818	827	828	836	841	854	985	986	987	988	989	991	1884	1829	1838
	1831	1832	1834	1839	1836	1837	1849	1859							
MOVB	487	716	746	783	888	811	815	825	826	839	853	857	862	865	
RESET	883														
ROL	271														
ROR	182	315	997	1844											
RTI	568														
RTS	564														
SEN	284														
SEZ	282														

	410	413	443	511	540	610	623	650	666	673	690	1001	1003	1033	1040
.SDB	410														
	1052														
.SUB	251	309													
.SWAB	471	730													
.TST	414	416	727	749	759	761	786	1002	1003						
.TSTB	467	743	747	784	809	812	816	855	863	866					
.BYTC	890	891	895	897	898	899	900	902	903	909	900				
.DSABL	1														
.ENABL	1														
.END	1065														
.ENDC	110	125	127	130	137	144	147	159	166	169	181	187	190	201	207
	210	221	225	220	241	254	257	270	274	277	290	290	301	314	321
	324	336	340	343	356	365	368	381	391	394	406	410	421	439	449
	452	464	477	480	494	513	517	530	545	559	576	595	602	630	643
	967	984	1009	1020											
.EQUIV	1														
.IF	117	124	126	129	136	143	146	150	165	168	183	186	189	200	200
	209	220	224	227	240	253	256	269	273	276	289	297	300	313	320
	323	335	339	342	355	364	367	380	390	393	405	417	420	434	440
	451	463	476	479	493	512	516	529	544	556	575	594	601	629	642
	966	983	1000	1027											
.IFF	117	124	126	129	136	143	146	150	165	168	180	186	189	200	200
	209	220	224	227	240	253	256	269	273	276	289	297	300	313	320
	323	335	339	342	355	364	367	380	390	393	405	417	420	434	440
	451	463	476	479	493	512	516	529	544	556	575	594	601	629	642
	966	983	1000	1027											
.IIF	117	110	119	124	129	130	131	136	146	147	148	150	160	169	170
	180	189	190	191	200	209	210	211	220	227	228	229	240	250	257
	258	269	276	277	278	289	300	301	302	313	323	324	325	339	342
	343	344	355	367	368	369	380	393	394	395	405	420	421	422	434
	451	452	453	463	479	480	481	493	516	517	518	529	544	545	546
	554	575	576	577	594	629	630	631	642	966	967	968	983	1000	1009
.LIST	1010	1027													
	1	77	96	100	112	117	126	129	130	146	160	160	162	169	202
	209	222	227	242	256	271	276	291	300	315	323	337	342	397	367
	382	393	407	420	436	451	465	479	495	516	531	544	556	575	596
	629	644	683	700	951	961	966	985	1000	1029					
.MACRO	1	117	129	146	160	169	209	227	296	276	300	323	342	367	393
	420	451	479	510	544	575	620	966	1000						
.QLIST	1	77	96	100	112	117	126	129	130	146	160	160	162	169	202
	209	222	227	242	256	271	276	291	300	310	323	337	342	397	367
	382	393	407	420	436	451	465	479	495	516	531	544	556	575	596
	629	644	683	700	951	961	966	985	1000	1029					
.PAGE	1	21	75	601	886	911	940								
.REPT	77	96	100	112	683	700	875	951	961						
.SBTYL	110	130	147	169	190	210	220	257	277	301	324	343	360	394	421
	452	480	517	545	576	630	602	707	714	730	754	767	775	780	800
	822	832	839	845	872	887	912	924	930	949	967	1009			
.TITLE	13														
.WORD	250	722	796	797	875	876	877	878	879	880	889	893	909	914	915
	916	917	918	919	920	921	922	920	927	920	929	930	931	932	933
	934	936	939	940	941	942	943	944	945	946					

ERRORS DETECTED: 0

*DEKBHA,DEKBHA.LIB/SOL/CRF=DEKBHA.P11
RUN-TIME: 10 15 2 SECONDS
CORE USED: 9K