

## IDENTIFICATION

PRODUCT CODE: AC-F6028 MC

PRODUCT NAME: CJKDFB0 11/24 OPTIONS DIAGNOSTIC

PRODUCT DATE: DEC 84

MAINTAINER: DIAGNOSTIC ENGINEERING

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE  
AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL CORPORATION.  
DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS  
THAT MAY APPEAR IN THIS DOCUMENT.

NO RESPONSIBILITY IS ASSUMED FOR THE USE OR RELIABILITY OF SOFTWARE ON  
EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL OR ITS AFFILIATED COMPANIES.

COPYRIGHT (C): 1981,1984 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL DEC	PDP DECUS	UNIBUS DECTAP <sup>E</sup>	MASSBUS DEC/X11
----------------	--------------	-------------------------------	--------------------

HISTOR

FIRST RELEASE OF DIAGNOSTIC  
THIS REVISION WAS MADE SINCE THE  
WRONG BINARY WAS IN THE FIELD

## TABLE OF CONTENTS

1.0	General Program Information
1.1	Abstract
1.2	System Requirements
	A. Hardware Requirements
	B. Software Environments
1.3	Related Documents and Standards
1.4	Prerequisite Diagnositcs
1.5	Assumptions
2.0	Operating Instructions
2.1	Loading and Starting Procedures
2.1.1	Starting Procedure
2.2	Execution times
3.0	Error Information
3.1	Error Reporting Procedures
3.2	Error Halts
4.0	Performance and Progress Reports
5.0	DEVICE INFORMATION TABLES
6.0	PROGRAM DESCRIPTION
6.1	PROGRAM EXECUTION CHARACTERISTICS
6.2	SUBTEST SUMMARIES
6.3	SPECIAL SUBROUTINE DESCRIPTIONS
6.3.1	ECHO TEST
6.3.2	TERMINA OUTPUT TEST
7.0	LISTING

## 1.1 ABSTRACT

This program tests both serial line units (SLU's) and the line time clock (LTC) on the M7133 module. Its main purpose is to provide scope looping for repair personnel. The program detects from 85-95% of all stuck-at-0, stuck-at-1 faults. Error type-outs identify a function being done or a function that failed and to what logical portion of the board it failed on (i.e., tried to set bit 6 on CSR of SLU1). This program is basically a rewrite of the DL11-W diagnostic and therefore is written in MACRO-11 using the SYSMAC macro package. It is compatible with all existing manufacturing and field service automated test systems.

## 1.2 SYSTEM REQUIREMENTS

## A. HARDWARE REQUIREMENTS

- 11/24 CPU Module
- Minimum 8K of memory
- Turn around jumper installed on SLU2

## B. SOFTWARE ENVIRONMENTS

- XXDP Stand-alone
- XXDP Chain Mode
- APT
- ACT
- SLIDE

## 1.3 RELATED DOCUMENTS AND STANDARDS

Diagnostic Engineering Functional Specification for 11/24 on  
Board Options Test  
BGI 79-004-00 U

KDF11 UA (M7133) Module Specification Rev. 0.  
25-August-78 Bill Bernstein

Standard APT System to PDP-11 Diagnostic Interface Rev. 15  
16-February-76 APT System Group

Diagnostic Engineering Standards and Conventions  
175-003 009 02

#### 1.4 PREREQUISITE DIAGNOSTICS

This program assumes the correct operation of the CPU instruction set.  
This is to be verified by either:

CJKD8XX DCF11-AA CPU Diagnostic  
or  
CJKDEXX F11 Quick Test

If an end pass message is received from CJKDEXX there is no need to run this diagnostic because all devices have been fully tested.

#### 1.5 ASSUMPTIONS

It is assumed that the console device that is connected to SLU1 is operating correctly. If the terminal is not operating correctly false indications can be expected.

### 2.0 OPERATING INSTRUCTIONS

#### 2.1 LOADING AND STARTING PROCEDURES

Use standard procedure for PDP-11 absolute binary formatted tapes.

##### 2.1.1 STARTING PROCEDURE

Load the switch register with setting (Software Switch Register Location = 176)

A. START AT 200.

After checking the transmitter, the program will print its identification and report the number of devices under test (number is octal). "END PASS" is printed after a full pass has been made on all devices under test.

B. START AT 204.

\*\*\*\*NOTE\*\*\*\*  
The "ECHO" test will be executed. An "@" is printed at the beginning of the test. The echo test reads a character from the terminal, writes that character to the terminal, and reports any error flags set in the receiver buffer. A CONTROL-C (^C) halts the test and prints "STOP" at the terminal continuing restarts the ECHO test.

C. START AT 210.

\*\*\*\*NOTE\*\*\*\*

The terminal output test will be executed. Depressing any character at the terminal halts the test. Continuing restarts the test. The test outputs 32 characters on a line and repeats the pattern every three lines. The pattern is as follows (OCTAL code 040 -> 377):

```
(OCTAL CODE)
!" $%(' )@. .-/0123456789:;=>? (040 -> 077
BABCDEFIGHIJKLMNOPQRSTUVWXYZ[] (100 -> 137)
'abcdefghijklmnopqrstuvwxyz (140 -> 177) [LOWER CASE
ALPHA]
```

This bottom line could be the following if the terminal does not have lower case:

```
BABCDEFIGHIJKLMNOPQRSTUVWXYZ[ (UPPER CASE ALPHA)
```

## 2.2 PROGRAM OPTIONS

BIT15	HALT ON ERROR
BIT14	SCOPE LOOP
BIT13	- INHIBIT ERROR TYPEOUT
BIT12	- UNUSED
BIT11	- UNUSED
BIT10	- INHIBIT ERROR FLAGS TEST
BIT09	- LOOP ON ERROR
BIT08	UNUSED
BIT07	- DISABLE SLU2 DATA TEST
BIT06	INHIBIT LTC TESTS
BIT05	INHIBIT ALL SLU TESTS (BOTH SLUS)
BIT04	- INHIBIT SLU1 TESTING
BIT03	- INHIBIT SLU2 TESTING
BIT02	- UNUSED
BIT01	- UNUSED
BIT00	- UNUSED

Built into the program is the ability to dynamically change the contents of the software switch register during execution. To do this the operator must type a "CNTL G" (typing a "G" with the "CTRL" key held down at the same time). This is processed at key times during the program (i.e. on errors, in between each test). A problem can occur since the program may be testing the SLU connected to the console device and have the SLU in maintenance mode. If this happens it should not cause an error but the "CNTL G" may be lost, so if the program does not respond to the first "CNTL G" type a few more until the response is received. When the "CNTL G" is received the program will respond with:

SMR = XXXXXX NEW =

where XXXXXX is equal to the present switch register contents in octal. The operator can then type:

1. <CR> if no changes are to be made.
2. 6 DIGITS <CR> to represent in octal the new switch register setting.
3. CONTROL-U if the operator makes an error while inputting the new switch register setting.

## 2.3 EXECUTION TIMES

1ST PASS RUNTIME(WORST CASE).....15 SECONDS  
LONGEST TEST TIME.....12.5 SECONDS  
ADDITIONAL RUN TIME(EXTRA UNITS).....NONE  
LONGEST PASS TIME.....15 SECONDS

## 3.0 ERROR INFORMATION

### 3.1 ERROR REPORTING PROCEDURES

If a routine fails and the inhibit error timeout (BIT13) of the SWR is not set, a printout results in the form:

"(SOME ASCII MESSAGE)"  
TEST   ERR PC   RCSR   [ANY APPLICABLE DATA HEADINGS]  
XXXXXX  XXXXXX  XXXXXX  [ANY APPLICABLE DATA]

NOTE: "RCSR" IS DEPENDENT ON THE FAILURE THEREFORE  
COULD BE TCSR, RBUF, TBUR, OR LKS

where "XXXXXX" is an octal number.

This error printout occurs provided the error that exists would not hinder the timeout. In cases where it is not possible to print an error message (i.e. fatal console transmitter failures), a halt occurs (See section 3.2 for error halt information.)

for software switch operation, the switch register can be changed by typing a CONTROL G at the console during error or traps. After continuing from the error halt the old SWR contents is displayed and the new contents can be entered. If error halts are disabled, the CONTROL-G response occurs immediately following the typeout.

### 3.2 ERROR HALTS

There are 5 errors in this program that cause a halt. These errors are in tests 1, 2, 3, and 7.

TEST 1 ERROR - Access to SLU1 transmitter CSR cause time-out trap. This problem will probably cause an inability of the MICRO-ODT to run.

TEST 2 ERROR - Access to SLU1 transmitter data buffer caused time out trap. This problem will probably cause an inability of the MICRO-ODT to run.

TEST 3 ERROR - The first error is that DONE did not clear when the transmitter buffer was filled as it should.

The second error indicates that DONE did not reset in a reasonable time after the data buffer was filled, indicating that the character was never transmitted. This could cause MICRO-ODT to not run or garbled output from the MICRO-ODT.

TEST 7 ERROR - This error indicates that the SLU cannot be taken out of maintenance mode. MICRO-ODT should be unaffected by this error.

### 4.0 PERFORMANCE AND PROGRESS REPORTS

The only report from this program other than error reports is the end pass message. It is in the form:

END PASS 0XXXXX

Where XXXXX is the decimal number of end of passes completed.

## 5.0 DEVICE INFORMATION TABLES

SLUI RCSR

Timing diagram showing receiver control signals over 16 time slots:

- Address lines 15-0 (top row)
- Enable signals I1, I2, I3 (second row): Marks at slots 1, 2, and 3.
- Control signals I4, I5 (third row): Marks at slot 1.
- Status signals CEIVER DONE, CEIVER INTERRUPT ENABLE (bottom row): Marks at slot 1.

SLU1 R8UF

SLU1 XCSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	-	-	-	-	-	-	I	I	I	-	-	I	I	-	I
							I	I				I			I
							I	I				I			I
TRANSMITTER READY	-	-	-	-	-	-	I	-	-	-	-	I	-	-	-
TRANSMITTER INTERRUPT ENABLE	-	-	-	-	-	-	-	I	-	-	-	I	-	-	-
MAINTENANCE	-	-	-	-	-	-	-	-	I	-	-	-	-	-	-

K1

SEQ 0010

SLU1 X8UF

### **TRANSMITTER DATA BITS (8)**

LTC CSR

The diagram illustrates a timing sequence for a 16-bit word. The top row shows bit positions from 15 down to 0. Below the word, there are two horizontal dashed lines representing the rising edge of a clock. Vertical tick marks on these lines are labeled I, indicating sampling or monitoring points. The first three sampling points (I1, I2, I3) are aligned with the leading edges of bits 15, 14, and 13 respectively. The next two sampling points (I4, I5) are aligned with the leading edges of bits 12 and 11.

## LINE CLOCK MONITOR INTERRUPT ENABLE -

SLU2 RCSK

A horizontal timeline with numerical labels at the top: 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0. Below the timeline, there are three groups of vertical tick marks. The first group, labeled 'I' above, has four marks at positions 15, 14, 13, and 12. The second group, also labeled 'I' above, has two marks at positions 7 and 6. The third group, also labeled 'I' above, has two marks at positions 1 and 0. Below the timeline, the text 'VER\_DONE' is written.

RECEIVER DONE -  
INTERRUPT ENABLE

SLU2 RBUF

SLU2 XCSR

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRANSMITTER DONE		I	I	I	I									I	I	
INTERRUPT ENABLE		I	I										I			
BREAK				I									I			

SLU2 XBUF

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TRANSMITTER DATA BITS (8)	I				I	I	I	I	I	I	I	I	I	I	I	I
									I							

## 6.0 PROGRAM DESCRIPTION

### 6.1 PROGRAM EXECUTION CHARACTERISTICS

THIS PROGRAM TESTS ALL THE SELECTED DEVICES AS A SINGLE UNIT. IT FIRST VERIFIES THAT ALL REGISTERS CAN BE ACCESSED, THE WRITEABLE BITS ARE ABLE TO BE WRITTEN TO AND ARE UNIQUE ON ALL THREE DEVICES. IT THEN CHECKS EACH DEVICE FOR INTERRUPTS AND FOR DATA RELIABILITY. FINALLY IT SETS ALL SELECTED DEVICES UP TO GO AT THE SAME TIME ENABLES INTERRUPTS AND STARTS THEM OFF. THIS TEST CHECKS SYSTEM INTERACTION. WHEN ALL TESTS HAVE BEEN COMPLETED THE END OF PASS MESSAGE IS TYPED.

### 6.2 SUBTEST SUMMARIES

- TEST1 TEST ABILITY TO ACCESS SLU1 TRANSMITTER CONTROL AND STATUS REGISTER. HALTS IF ACCESS CAUSES TIMEOUT TRAP.
- TEST2 TEST ABILITY TO ACCESS SLU1 TRANSMITTER BUFFER. HALTS IF ACCESS CAUSES TIMEOUT TRAP.
- TEST3 TEST SLU1 TRANSMITTER BIT7 (DONE) CLEARS WHEN TRANSMITTER BUFFER IS LOADED. THE BUFFER IS LOADED WHICH SHOULD CLEAR

THE DONE BIT. AFTER IT IS VERIFIED THAT "DONE" CLEARS THE PROGRAM WAITS TO RECEIVE DONE BACK AFTER THE DATA IS TRANSFERRED OUT OF THE BUFFER. IF DONE DOES NOT INITIALLY CLEAR OR FAILS TO RESET THE PROGRAM HALTS.

- TEST4 TEST THAT SLU1 TRANSMITTER BIT7 (DONE) SETS WITH RESET. THE TRANSMITTER BUFFER IS LOADED WITH A CHARACTER, AS SOON AS "DONE" SETS A SECOND CHARACTER IS LOADED INTO THE BUFFER. BECAUSE THE FIRST CHARACTER IS STILL BEING SHIFTED OUT OF THE UART "DONE" WILL NOT NORMALLY SET FOR AT LEAST 1 MS (DEPENDING ON BAUD RATE). THE PROGRAM ISSUES A RESET BEFORE THE TIME IS UP AND IMMEDIATELY CHECKS FOR "DONE", IF IT IS SET THE PROGRAM ASSUMES IT WAS SET BY THE RESET INSTRUCTION. THIS ERROR DOES NOT CAUSE A HALT.
- TEST5 TEST ABILITY TO ACCESS SLU1 RECEIVER CONTROL AND STATUS REGISTER. AN ERROR IS REPORTED IF ACCESS CAUSES A TIMEOUT TRAP.
- TEST6 TEST ABILITY TO ACCESS SLU1 RECEIVER BUFFER. AN ERROR IS REPORTED IF ACCESS CAUSES A TIMEOUT TRAP.
- TEST7 TEST THAT SLU1 BIT2 (MAINTENANCE) CAN BE SET AND RESET. BECAUSE AN ERROR ON THIS TEST MAY LEAVE THE SLU IN AN UNKNOWN STATE, ERRORS CAUSE THE PROGRAM TO HALT.
- TEST10 TEST THAT SLU1 TRANSMITTER INTERRUPT ENABLE (BIT6) CAN BE SET AND RESET. THIS TEST CHECKS THAT THE BIT CAN BE WRITTEN INTO AND READ, CLEARED BY WRITING A ZERO TO IT AND CLEARED BY A "RESET".
- TEST11 TEST THAT SLU1 RECEIVER INTERRUPT ENABLE (BIT6) CAN BE SET AND RESET. SAME TEST AS FOR TRANSMITTER INTERRUPT ENABLE.
- TEST12 TEST THAT SLU1 RECEIVER TEST 7 (DONE) SETS AND CLEARS PROPERLY. THIS TEST PUTS THE SLU INTO MAINTENANCE MODE AND TRANSMITS A CHARACTER. RECEIVER "DONE" SHOULD SET WHEN CHARACTER IS RECEIVED. AFTER "DONE" SETS THE PROGRAM ATTEMPTS TO CLEAR IT WITH A "RESET".
- TEST13 TEST SLU1 THAT READING RECEIVER BUFFER CLEAR RECEIVER "DONE". A CHARACTER IS TRANSMITTED IN MAINTENANCE MODE, WHEN RECEIVER "DONE" SETS THE RECEIVER BUFFER IS READ WHICH SHOULD CLEAR DONE.
- TEST14 SAME AS TEST1 BUT DONE ON SLU2 AND ERROR DOES NOT CAUSE HALT.
- TEST15 SAME AS TEST2 BUT FOR SLU2 AND ERROR DOES NOT CAUSE HALT.
- TEST16 SAME AS TEST3 BUT FOR SLU2 AND ERROR DOES NOT CAUSE HALT.
- TEST17-21 SAME AS TEST4-6 BUT FOR SLU2.

- TEST22 TEST SLU2 BREAK BIT1 (BIT0) CAN BE SET, CLEARED, AND RESET.
- TEST23-26 SAME AS TEST 10 13 BUT FOR SLU2.
- TEST27 TEST ABILITY TO ACCESS LINE CLOCK STATUS REGISTER. ERROR REPORTED IF ACCESS CAUSES TIMEOUT TRAP.
- TEST30 TEST THAT LINE CLOCK INTERRUPT ENABLE (BIT6) CAN BE SET, CLEARED, AND "RESET".
- TEST31 TEST THAT BIT7 (DONE) OF LINE CLOCK STATUS REGISTER SETS AND CAN BE CLEARED.
- TEST32 UNIQUE INTERNAL ADDRESS TEST. THIS TEST WRITES A BIT INTO ONE OF THE DEVICE REGISTERS AND THEN VERIFIES THAT BIT IS NOT SET IN ANY OTHER REGISTER. THE TEST IS REPEATED FOR ALL THE REGISTERS.
- TEST33 TEST THAT SLU1 TRANSMITTER INTERRUPTS ONLY WHEN ENABLED. THIS TEST CHECKS THAT THE TRANSMITTER ONLY INTERRUPTS WHEN ITS INTERRUPT ENABLE BIT IS SET.
- TEST34 TEST SLU1 TRANSMITTER INTERRUPTS DO NOT OCCUR WHEN DISABLED. THIS TEST CHECKS THAT THE TRANSMITTER DOES NOT INTERRUPT WHEN THE PROCESSOR PRIORITY IS 7 OR THE INTERRUPT ENABLE BIT IS CLEARED.
- TEST35 TEST SLU1 TRANSMITTER FOR DOUBLE INTERRUPTS. THIS TEST FIRST CHECKS THAT THE TRANSMITTER CAN INTERRUPT THEN MAKES SURE THAT ONLY ONE INTERRUPT IS REQUESTED FOR EACH SETTING OF "DONE".
- TEST36 TEST THAT SLU1 TRANSMITTER INTERRUPT CLEARS WITH LOADING OF TRANSMITTER BUFFER. THIS TEST PUTS THE PROCESSOR AT 7, SETS TRANSMITTER INTERRUPT ENABLE AND FILLS THE TRANSMITTER BUFFER. WHEN "DONE" SETS THE SLU SHOULD HAVE AN INTERRUPT PENDING. THE PROGRAM THEN FILLS THE BUFFER AGAIN WHICH SHOULD CLEAR THE INTERRUPT.
- TEST37-42 SAME AS TESTS FOR SLU1 RECEIVER INTERRUPTS AS TRANSMITTER INTERRUPTS.
- TEST43 TEST SLU1 THAT RESET CLEARS RECEIVER INTERRUPTS. SET UP FOR RECEIVER INTERRUPT PENDING WITH PROCESSOR AT PRIORITY 7, ISSUE A "RESET" AND DROP PROCESSOR PRIORITY. THE RECEIVER SHOULD NOT INTERRUPT.
- TEST44 TEST SLU1 THAT OVERRUN AND ERROR (BITS 14 AND 15) CAN BE SET. THIS TEST PUTS THE SLU1 IN MAINTENANCE MODE AND TRANSMITS 3 CHARACTERS WITHOUT READING THE RECEIVER BUFFER. THIS SHOULD CAUSE BITS 14 AND 15 TO SET.
- TEST45 TEST SLU1 DATA PATH USING MAINTENANCE WRAP AROUND. THIS

TEST TRANSMITS AN INCREMENTING DATA PATTERN AND VERIFIES THE CORRECT DATA IS RECEIVED.

TEST46 57 SAME AS TESTS 33-44 EXCEPT FOR SLU2 INSTEAD OF SLU1

TEST60 TEST THAT BREAK TRANSMITS ALL ZEROES. PUT ALL ONES INTO RECEIVER BUFFER THEN ISSUE A BREAK THE RECEIVER BUFFER SHOULD CONTAIN ZEROES.

TEST61 TEST THAT FRAMING ERROR (BIT13) CAN BE SET DURING BREAK. TRANSMIT A BREAK AND A CHARACTER JUST TO LET US KNOW WHEN TO LOOK FOR THE ERROR BIT. WHEN RECEIVER "DONE" SETS BOTH BREAK AND CHARACTER SHOULD BE THERE. CHECK FOR BIT 13 IN RECEIVER STATUS REGISTER.

TEST62 TEST SLU2 DATA PATH USING WRAP CABLE CONNECTOR. SAME AS TEST 45 ON SLU1.

TEST63 TEST LINE TIME CLOCK INTERRUPTS PROPERLY.

TEST64 TEST LINE TIME CLOCK FOR DOUBLE INTERRUPTS.

TEST65 TEST THAT LINE TIME CLOCK INTERRUPT CLEARS WITH RESET.

TEST66 TEST THAT LINE TIME CLOCK INTERRUPT CLEARS BY CLEARING BIT7 OF LINE CLOCK STATUS REGISTER.

TEST67 TEST LINE TIME CLOCK REPEATABILITY THIS TEST VERIFIES THAT THE PROCESSOR DOES THE SAME AMOUNT OF INSTRUCTIONS FOR TWO INTERRUPTS OF THE LINE CLOCK, THUS INDICATING EQUAL TIMES FOR EACH INTERRUPT. BECAUSE OF PROBLEMS OF SYNCHRONIZING THE PROCESSOR AND CLOCK A SMALL DEVIATION IS ALLOWED.

TEST70 BLAST TEST. THIS TEST RUNS ALL SELECTED DEVICES SIMULTANEOUSLY IN INTERRUPT MODE. AFTER 60 INTERRUPTS FROM THE LINE CLOCK OR 256 (10) BYTES HAVE BEEN TRANSFERRED BY THE SLU'S EVERYTHING IS SHUT DOWN. THE PROGRAM THEN VERIFIES THAT NO INTERRUPTS WERE LOST ON EITHER SLU AND THAT THE DATA TRANSFERRED WAS CORRECT.

NOTE IF RUNNING UNDER THE APT ENVIRONMENT MANY OF THE ABOVE TESTS ARE ONLY EXECUTED DURING FIRST PASS.

### 6.3 SPECIAL SUBROUTINE DESCRIPTIONS

#### 6.3.1 ECHO TEST

THIS ROUTINE WILL ECHO ANY CHARACTER TYPED ON EITHER SLU1 OR SLU2. DEFAULT IS TO THE CONSOLE DEVICE SLU1. THE TEST IS HALTED BY TYPING A CONTROL-C. TEST CAN BE RESTARTED AFTER HALTING BY JUST CONTINUING.

#### 6.3.2 TERMINAL OUTPUT TEST

THIS ROUTINE WILL OUTPUT ALL WRITEABLE CHARACTERS FOR THE OCTAL CODE  
040 - 377. 32 CHARACTERS ARE PRINTED ON EACH LINE. THE PATTERN IS  
REPEATED EVERY THREE LINES.

C.  
SEQ 0015

7.0 LISTING

```

1 .TITLE CJKDFB0 11/24 OPTIONS DIAGNOSTIC
2 :*COPYRIGHT (C) DEC-84
3 :*DIGITAL EQUIPMENT CORP.
4 :*MAYNARD, MASS. 01754
5 :*
6 :*
7 :*THIS PROGRAM WAS ASSEMBLED USING THE PDP 11 MAINDEC SYSMAC
8 :*PACKAGE (MAINDEC 11-DZQAC-C5)DEC-84.
9 :*
10:*
11:*
12:*
13:*
14:*
15:*
16:000001
17:1600000 ;;MALT ON ERROR, LOOP ON TEST, INHIBIT ERROR TYPOUT
18:*
19:*
20:001100
21:*
22:STACK= 1100 ;;INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
23:.*EQUIV EMT.ERROR ;;BASIC DEFINITION OF ERROR CALL
24:.*EQUIV IOT.SCOPE ;;BASIC DEFINITION OF SCOPE CALL
25:*
26:000011
27:000012
28:000015
29:000200
30:177776 ;*MISCELLANEOUS DEFINITIONS
31:HT= 11 ;;CODE FOR HORIZONTAL TAB
32:LF= 12 ;;CODE FOR LINE FEED
33:CR= 15 ;;CODE FOR CARRIAGE RETURN
34:CRLF= 200 ;;CODE FOR CARRIAGE RETURN-LINE FEED
35:PS= 177776 ;;PROCESSOR STATUS WORD
36:.*EQUIV PS,PSW
37:STKLM= 177774 ;;STACK LIMIT REGISTER
38:PIRQ= 177772 ;;PROGRAM INTERRUPT REQUEST REGISTER
39:DSWR= 177570 ;;HARDWARE SWITCH REGISTER
40:DDISP= 177570 ;;HARDWARE DISPLAY REGISTER
41:*
42:*
43:*
44:*
45:*
46:*
47:000000
48:000001
49:000002
50:000003
51:000004
52:000005
53:000006
54:000007 ;*GENERAL PURPOSE REGISTER DEFINITIONS
55:R0= $0 ;;GENERAL REGISTER
56:R1= $1 ;;GENERAL REGISTER
57:R2= $2 ;;GENERAL REGISTER
58:R3= $3 ;;GENERAL REGISTER
59:R4= $4 ;;GENERAL REGISTER
60:R5= $5 ;;GENERAL REGISTER
61:R6= $6 ;;GENERAL REGISTER
62:R7= $7 ;;GENERAL REGISTER
63:SP= $6 ;;STACK POINTER
64:PC= $7 ;;PROGRAM COUNTER
65:*
66:*
67:*
68:000000
69:000040
70:000100
71:000140
72:000200
73:000240
74:000300 ;*PRIORITY LEVEL DEFINITIONS
75:PRO= 0 ;;PRIORITY LEVEL 0
76:PR1= 40 ;;PRIORITY LEVEL 1
77:PR2= 100 ;;PRIORITY LEVEL 2
78:PR3= 140 ;;PRIORITY LEVEL 3
79:PR4= 200 ;;PRIORITY LEVEL 4
80:PR5= 240 ;;PRIORITY LEVEL 5
81:PR6= 300 ;;PRIORITY LEVEL 6

```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 3  
BASIC DEFINITIONS

SEQ 001'

57 000340 PR7= 340 ;PRIORITY LEVEL 7  
58  
59 :\* "SWITCH REGISTER" SWITCH DEFINITIONS  
60 100000 SW15= 100000  
61 040000 SW14= 40000  
62 020000 SW13= 20000  
63 010000 SW12= 10000  
64 004000 SW11= 4000  
65 002000 SW10= 2000  
66 001000 SW09= 1000  
67 000400 SW08= 400  
68 000200 SW07= 200  
69 000100 SW06= 100  
70 000040 SW05= 40  
71 000020 SW04= 20  
72 000010 SW03= 10  
73 000004 SW02= 4  
74 000002 SW01= 2  
75 000001 SW00= 1  
76 .EQUIV SW09,SW9  
77 .EQUIV SW08,SW8  
78 .EQUIV SW07,SW7  
79 .EQUIV SW06,SW6  
80 .EQUIV SW05,SW5  
81 .EQUIV SW04,SW4  
82 .EQUIV SW03,SW3  
83 .EQUIV SW02,SW2  
84 .EQUIV SW01,SW1  
85 .EQUIV SW00,SW0  
86  
87 :\* DATA BIT DEFINITIONS (BIT00 TO BIT15)  
88 100000 BIT15= 100000  
89 040000 BIT14= 40000  
90 020000 BIT13= 20000  
91 010000 BIT12= 10000  
92 004000 BIT11= 4000  
93 002000 BIT10= 2000  
94 001000 BIT09= 1000  
95 000400 BIT08= 400  
96 000200 BIT07= 200  
97 000100 BIT06= 100  
98 000040 BIT05= 40  
99 000020 BIT04= 20  
100 000010 BIT03= 10  
101 000004 BIT02= 4  
102 000002 BIT01= 2  
103 000001 BIT00= 1  
104 .EQUIV BIT09,BIT9  
105 .EQUIV BIT08,BIT8  
106 .EQUIV BIT07,BIT7  
107 .EQUIV BIT06,BIT6  
108 .EQUIV BIT05,BIT5  
109 .EQUIV BIT04,BIT4  
110 .EQUIV BIT03,BIT3  
111 .EQUIV BIT02,BIT2  
112 .EQUIV BIT01,BIT1

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN 85 11:44

MAC11 30(1046) 04 JAN-85 11:58 PAGE 4  
BASIC DEFINITIONS

SEQ 001A

113  
114  
115  
116       000004                          ;=BASIC "CPU" TRAP VECTOR ADDRESSES  
117       000010                          ;TIME OUT AND OTHER ERRORS  
118       000014                          ;RESERVED AND ILLEGAL INSTRUCTIONS  
119       000014                          ;TBITVEC-14                          ;"T" BIT  
120       000014                          ;TRTVEC-14                          ;TRACE TRAP  
121       000020                          ;BPTVEC-14                          ;BREAKPOINT TRAP (BPT)  
122       000024                          ;IOTVEC-20                          ;INPUT/OUTPUT TRAP (IOT) ==SCOPE==  
123       000030                          ;PWRVEC-24                          ;POWER FAIL  
124       000034                          ;EMTVEC-30                          ;EMULATOR TRAP (EMT) ==ERROR==  
125       000060                          ;TRAPVEC-34                          ;"TRAP" TRAP  
126       000064                          ;TKVEC-60                          ;TTY KEYBOARD VECTOR  
127       000240                          ;TPVEC-64                          ;TTY PRINTER VECTOR  
128       176500                          ;IRQVEC-240                          ;PROGRAM INTERRUPT REQUEST VECTOR  
129       000300                          ;ABASE- 176500  
130       000400                          ;AVECT1- 300  
131       000001                          ;AUSWR- 400  
132       161000                          ;\$TN- 1  
133       000003                          ;\$SWR- 161000  
134    ;BPT- 000003                          ;THIS IS THE COMMAND FOR A TRAP  
135    ;     THROUGH 14 (BPT TRAP)  
136       000000                          .=0  
137    ;=====  
138    ;\*ALL UNUSED LOCATIONS FROM 4-776 CONTAIN A ".+2,BPT"  
139    ;\*SEQUENCE TO CATCH ILLEGAL TRAPS & INTERRUPTS  
140    ;\*LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS  
141  
142  
143       000014                          .=14                                  ;THE BPT TRAP VECTOR POINTS TO THE  
144 000014 015070                          WORD   CATCH                          ;     ILLEGAL TRAP HANDLER "CATCH"  
145       000016 000340                          WORD   340  
146  
147       000042                          .=      42  
148 000042 000000                          WORD   0  
149  
150  
151  
152  
153       000174                          DISPREG: .WORD   174  
154 000174 000000                          WORD   0  
155 000176 000000                          SWREG: .WORD   0  
156  
157       000200                          .=200  
158 000200 000137 003036                          JMP    START                          ;DO INTERFACE TEST  
159 000204 000137 020106                          JMP    ECHO                          ;DO ECHO TEST  
160 000210 000137 020364                          JMP    OUTTST                          ;DO OUTPUT TEST TO TERMINAL

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 5  
BASIC DEF INITIIONS

560 0019

```

161          000500          .SBTTL ACT11 HOOKS      500
162
163
164
165          ;*****ACT11 HOOKS*****
166          :HOOKS REQUIRED BY ACT11
167          000500          $VPC.                 ;SAVE PC
168          000046          .=46
169          000046 015022    $ENDAD                ;1)SET LOC.46 TO ADDRESS OF $ENDAD IN .SEOP
170          000052          .=52
171          000052 000000    .WORD 0                 ;2)SET LOC.52 TO ZERO
172          000500          .=$VPC                ; RESTORE PC
173          .SBTTL APT PARAMETER BLOCK
174
175          ;*****APT PARAMETER BLOCK*****
176          :SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT
177
178          000500          .$X.                  ;SAVE CURRENT LOCATION
179          000024          .=24                  ;SET POWER FAIL TO POINT TO START OF PROGRAM
180          000024 000200    200                   ;FOR APT START UP
181          000044          .=44                  ;POINT TO APT INDIRECT ADDRESS PNTR.
182          000044 000500    $APTHDR              ;POINT TO APT HEADER BLOCK
183          000500          .=.$X                 ;RESET LOCATION COUNTER
184
185          ;*****APT PARAMETER BLOCK*****
186          :SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC
187          ;INTERFACE SPEC.
188          000500          $APTHD:
189          000500 000000    $HIBTS: .WORD 0       ;TWO HIGH BITS OF 18 BIT MAILBOX ADDR.
190          000502 001100    $MBADR: .WORD $MAIL   ;ADDRESS OF APT MAILBOX (BITS 0-15)
191          000504 000050    $TSTM: .WORD 50      ;RUN TIM OF LONGEST TEST
192          000506 000060    $PASTM: .WORD 60     ;RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
193          000510 000055    $UNITM: .WORD 55      ;ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT
194          000512 000030    .WORD $ETEND-$MAIL/2 ;LENGTH MAILBOX-ETABLE(WORDS)
195

```

196  
 197  
 198  
 199  
 200  
 201  
 202 001000 .=1000  
 203 001000 000000 \$CMTAG: WORD 0 ;START OF COMMON TAGS  
 204 001002 000 \$TSTNM: BYTE 0 ;CONTAINS THE TEST NUMBER  
 205 001003 000 \$ERFLG: BYTE 0 ;CONTAINS ERROR FLAG  
 206 001004 000000 \$ICNT: WORD 0 ;CONTAINS SUBTEST ITERATION COUNT  
 207 001006 000000 \$LPADR: WORD 0 ;CONTAINS SCOPE LOOP ADDRESS  
 208 001010 000000 \$LPERR: WORD 0 ;CONTAINS SCOPE RETURN FOR ERRORS  
 209 001012 000000 \$ERTTL: WORD 0 ;CONTAINS TOTAL ERRORS DETECTED  
 210 001014 000 \$ITEMB: BYTE 0 ;CONTAINS ITEM CONTROL BYTE  
 211 001015 001 \$ERMAX: BYTE 1 ;CONTAINS MAX. ERRORS PER TEST  
 212 001016 000000 \$ERRPC: WORD 0 ;CONTAINS PC OF LAST ERROR INSTRUCTION  
 213 001020 000000 \$GDADR: WORD 0 ;CONTAINS ADDRESS OF 'GOOD' DATA  
 214 001022 000000 \$BDADR: WORD 0 ;CONTAINS ADDRESS OF 'BAD' DATA  
 215 001024 000000 \$GDDAT: WORD 0 ;CONTAINS 'GOOD' DATA  
 216 001026 000000 \$BDDAT: WORD 0 ;CONTAINS 'BAD' DATA  
 217 001030 000000 .WORD 0 ;RESERVED--NOT TO BE USED  
 218 001032 000000 .WORD 0  
 219 001034 000 \$AUTOB: BYTE 0 ;AUTOMATIC MODE INDICATOR  
 220 001035 000 \$INTAG: BYTE 0 ;INTERRUPT MODE INDICATOR  
 221 001036 000000 .WORD 0  
 222 001040 177570 SWR: WORD DSWR ;ADDRESS OF SWITCH REGISTER  
 223 001042 177570 DISPLAY: WORD DDISP ;ADDRESS OF DISPLAY REGISTER  
 224 001044 177560 \$TKS: 177560 ;TTY KBD STATUS  
 225 001046 177562 \$TKB: 177562 ;TTY KBD BUFFER  
 226 001050 177564 \$TPS: 177564 ;TTY PRINTER STATUS REG. ADDRESS  
 227 001052 177566 \$TPB: 177566 ;TTY PRINTER BUFFER REG. ADDRESS  
 228 001054 000 \$NULL: BYTE 0 ;CONTAINS NULL CHARACTER FOR FILLS  
 229 001055 002 \$FILLS: BYTE 2 ;CONTAINS # OF FILLER CHARACTERS REQUIRED  
 230 001056 012 \$FILLC: BYTE 12 ;INSERT FILL CHARS. AFTER A "LINE FEED"  
 231 001057 000 \$TPFLG: BYTE 0 ;"TERMINAL AVAILABLE" FLAG (BIT<07>-0=YES)  
 232 001060 000000 \$TMP0: WORD 0 ;USER DEFINED  
 233 001062 000000 \$TMP1: WORD 0 ;USER DEFINED  
 234 001064 000000 \$TMP2: WORD 0 ;USER DEFINED  
 235 001066 000000 \$TMP3: WORD 0 ;USER DEFINED  
 236 001070 000000 \$TMP4: WORD 0 ;USER DEFINED  
 237 001072 000000 \$ESCAPE: 0 ;ESCAPE ON ERROR ADDRESS  
 238 001074 077 \$QUES: ASCII /?/ ;QUESTION MARK  
 239 001075 015 \$CRLF: ASCII <15> ;CARRIAGE RETURN  
 240 001076 000012 \$LF: ASCII <12> ;LINE FEED  
 241 ;\*\*\*\*\*  
 242 .SBTTL APT MAILBOX-ETABLE  
 243  
 244  
 245 ;\*\*\*\*\*  
 246 .EVEN  
 247 001100 \$MAIL: ;APT MAILBOX  
 248 001100 000000 \$MSGTY: WORD AMSGTY ;MESSAGE TYPE CODE  
 249 001102 000000 \$FATAL: WORD AFATAL ;FATAL ERROR NUMBER  
 250 001104 000000 \$TESTN: WORD ATESTN ;TEST NUMBER  
 251 001106 000000 \$PASS: WORD APASS ;PASS COUNT

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 7  
APT MAILBOX-ETABLE

SEQ 0021

252 001110 000000 \$DEVCT: .WORD ADEVCT :: DEVICE COUNT  
253 001112 000000 \$UNIT: .WORD AUNIT :: I/O UNIT NUMBER  
254 001114 000000 \$MSGAD: .WORD AMSGAD :: MESSAGE ADDRESS  
255 001116 000000 \$MSGLG: .WORD AMSGLG :: MESSAGE LENGTH  
256 001120 000 \$TABLE: :: APT ENVIRONMENT TABLE  
257 001120 000 \$ENV: .BYTE AENV :: ENVIRONMENT BYTE  
258 001121 000 \$ENVM: .BYTE AENVM :: ENVIRONMENT MODE BITS  
259 001122 000000 \$SWREG: .WORD ASWREG :: APT SWITCH REGISTER  
260 001124 000400 \$USR: .WORD AUSR :: USER SWITCHES  
261 001126 000000 \$CPUOP: .WORD ACPUOP :: CPU TYPE,OPTIONS  
262 ::  
263 ::  
264 ::  
265 ::  
266 ::  
267 ::  
268 001130 000 \$MAMS1: .BYTE AMAMS1 :: HIGH ADDRESS,M.S. BYTE  
269 001131 000 \$MTYP1: .BYTE AMTYP1 :: MEM. TYPE,BLK#1  
270 ::  
271 ::  
272 ::  
273 ::  
274 001132 000000 \$MADR1: .WORD AMADR1 :: HIGH ADDRESS,BLK#1  
275 ::  
276 001134 000 \$MAMS2: .BYTE AMAMS2 :: HIGH ADDRESS,M.S. BYTE  
277 001135 000 \$MTYP2: .BYTE AMTYP2 :: MEM. TYPE,BLK#2  
278 001136 000000 \$MADR2: .WORD AMADR2 :: MEM.LAST ADDRESS,BLK#2  
279 001140 000 \$MAMS3: .BYTE AMAMS3 :: HIGH ADDRESS,M.S.BYTE  
280 001141 000 \$MTYP3: .BYTE AMTYP3 :: MEM. TYPE,BLK#3  
281 001142 000000 \$MADR3: .WORD AMADR3 :: MEM.LAST ADDRESS,BLK#3  
282 001144 000 \$MAMS4: .BYTE AMAMS4 :: HIGH ADDRESS,M.S.BYTE  
283 001145 000 \$MTYP4: .BYTE AMTYP4 :: MEM. TYPE,BLK#4  
284 001146 000000 \$MADR4: .WORD AMADR4 :: MEM.LAST ADDRESS,BLK#4  
285 001150 000300 \$VECT1: .WORD AVECT1 :: INTERRUPT VECTOR#1,BUS PRIORITY#1  
286 001152 000000 \$VECT2: .WORD AVECT2 :: INTERRUPT VECTOR#2,BUS PRIORITY#2  
287 001154 176500 \$BASE: .WORD ABASE :: BASE ADDRESS OF EQUIPMENT UNDER TEST  
288 001156 000000 \$DEVM: .WORD ADEVM :: DEVICE MAP  
289 001160 \$ETEND:  
290 .MEXIT

291  
292  
293  
294  
295  
296  
297  
298  
299        EM              ;:POINTS TO THE ERROR MESSAGE  
300        DH              ;:POINTS TO THE DATA HEADER  
301        DT              ;:POINTS TO THE DATA  
302        DF              ;:POINTS TO THE DATA FORMAT  
303  
304  
305 001160              \$ERRTB:  
306  
307 001160              .\$ERRTB:  
308 001160 000020        .BLKW 20              ;THIS BLOCK OF 16 LOCATIONS IS HERE TO PACIFY SYSMAC  
309  
310  
311  
312 001220 020510        EM5              ;SLU1 TCSR DONE NOT SET WITH RESET  
313 001222 027431        DH5              ;"TEST# ERR PC TCSR"  
314 001224 030212        DT5              ;\$TESTN,\$ERRPC,CTCSR  
315 001226 000000        0  
316  
317 001230 020552        EM6              ;SLU1 RCSR DID NOT RETURN SSYNC  
318 001232 027456        DH6              ;"TEST# ERR PC RCSR"  
319 001234 030222        DT6              ;\$TESTN,\$ERRPC,CRCR  
320 001236 000000        0  
321  
322 001240 020611        EM7              ;SLU1 RBUF DID NOT RETURN SSYNC  
323 001242 027503        DH7              ;"TEST# ERR PC RBUF"  
324 001244 030232        DT7              ;\$TESTN,\$ERRPC,CRBUF  
325 001246 000000        0  
326  
327 001250 000004        .BLKW 4              ;MORE PACIFICATION  
328  
329  
330 001260 020650        EM11             ;"CAN NOT SET BIT2 OF SLU1 TCSR"  
331 001262 027431        DH5              ;"TEST# ERR PC TCSR"  
332 001264 030212        DT5              ;\$TESTN,\$ERRPC,CTCSR  
333 001266 000000        0  
334  
335 001270 000004        .BLKW 4              ;STILL MORE PACIFICATION  
336  
337  
338 001300 020706        EM13             ;"RESET DID NOT CLEAR BIT2 OF SLU1 TCSR"  
339 001302 027431        DH5              ;"TEST# ERR PC TCSR"  
340 001304 030212        DT5              ;\$TESTN,\$ERRPC,CTCSR  
341 001306 000000        0  
342  
343 001310 020754        EM14             ;"BIT6 OF SLU1 TCSR NOT CLEAR AFTER RESET2"  
344 001312 027431        DH5              ;"TEST# ERR PC TCSR"  
345 001314 030212        DT5              ;\$TESTN,\$ERRPC,CTCSR  
346 001316 000000        0

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 4  
ERROR POINTER TABLE

SEQ 0023

347				
348	001320	021024	EM15	; "SLU1 XMIT INTERRUPTED WITH PRIORITY 7"
349	001322	027431	DM5	; "TEST# ERR PC TCSR"
350	001324	030212	DT5	; \$TESTN,\$ERRRPC,CTCSR
351	001326	000000	0	
352				
353	001330	021072	EM16	; "CAN NOT SET BIT6 OF SLU1 TCSR"
354	001332	027431	DM5	; "TEST# ERR PC TCSR"
355	001334	030212	DT5	; \$TESTN,\$ERRRPC,CTCSR
356	001336	000000	0	
357				
358	001340	021130	EM17	; "CAN NOT CLEAR BIT6 OF SLU1 TCSR"
359	001342	027431	DM5	; "TEST# ERR PC TCSR"
360	001344	030212	DT5	; \$TESTN,\$ERRRPC,CTCSR
361	001346	000000	0	
362				
363	001350	021170	EM20	; "RESET DID NOT CLEAR BIT6 OF SLU1 TCSR"
364	001352	027431	DM5	; "TEST# ERR PC TCSR"
365	001354	030212	DT5	; \$TESTN,\$ERRRPC,CTCSR
366	001356	000000	0	
367				
368	001360	021236	EM21	; "BIT6 OF SLU1 RCSR NOT CLEAR AFTER RESET"
369	001362	027456	DM6	; "TEST# ERR PC RCSR"
370	001364	030222	DT6	; \$TESTN,\$ERRRPC,CRCCSR
371	001366	000000	0	
372				
373	001370	021306	EM22	; "SLU1 RCVR INTERRUPT WITH PRIORITY 7"
374	001372	027456	DM6	; "TEST# ERR PC RCSR"
375	001374	030222	DT6	; \$TESTN,\$ERRRPC,CRCCSR
376	001376	000000	0	
377				
378	001400	021352	EM23	; "CAN NOT SET BIT6 OF SLU1 RCSR"
379	001402	027456	DM6	; "TEST# ERR PC RCSR"
380	001404	030222	DT6	; \$TESTN,\$ERRRPC,CRCCSR
381	001406	000000	0	
382				
383	001410	021410	EM24	; "CAN NOT CLEAR BIT6 OF SLU1 RCSR"
384	001412	027456	DM6	; "TEST# ERR PC RCSR"
385	001414	030222	DT6	; \$TESTN,\$ERRRPC,CRCCSR
386	001416	000000	0	
387				
388	001420	021450	EM25	; "CAN NOT CLEAR BIT6 OF SLU1 RCSR WITH RESET"
389	001422	027456	DM6	; "TEST# ERR PC RCSR"
390	001424	030222	DT6	; \$TESTN,\$ERRRPC,CRCCSR
391	001426	000000	0	
392				
393	001430	021523	EM26	; "SLU1 RECEIVER DONE NEVER SET"
394	001432	027456	DM6	; "TEST# ERR PC RCSR"
395	001434	030222	DT6	; \$TESTN,\$ERRRPC,CRCCSR
396	001436	000000	0	
397				
398	001440	021560	EM27	; "RESET DID NOT CLEAR SLU1 RCVR DONE"
399	001442	027456	DM6	; "TEST# ERR PC RCSR"
400	001444	030222	DT6	; \$TESTN,\$ERRRPC,CRCCSR
401	001446	000000	0	
402				

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

L2  
MACY11 30(1046) 04 JAN 85 11:58 PAGE 10  
ERROR POINTER TABLE

SEQ 0024

403	001450	021623	EM30	; "READING SLU1 RBUF DID NOT CLEAR RCVR DONE"
404	001452	027456	DH6	; "TEST# ERR PC RCSR"
405	001454	030222	DT6	; \$TESTN,\$ERRRPC,CRCRS
406	001456	000000	0	
407				
408	001460	021675	EM31	; SLU2 TCSR DID NOT RETURN SSYNC
409	001462	027431	DH5	; "TEST# ERR PC TCSR"
410	001464	030242	DT31	; \$TESTN,\$ERRRPC,TCSR
411	001466	000000	0	
412				
413	001470	021734	EM32	; SLU2 TBUF DID NOT RETURN SSYNC
414	001472	027530	DH32	; "TEST# ERR PC TBUF"
415	001474	030252	DT32	; \$TESTN,\$ERRRPC,TBUF
416	001476	000000	0	
417				
418	001500	021773	EM33	; "SLU2 TCSR DONE NOT CLEARED WITH TBUF FULL"
419	001502	027431	DH5	; "TEST# ERR PC TCSR"
420	001504	030242	DT31	; \$TESTN,\$ERRRPC,TCSR
421	001506	000000	0	
422				
423	001510	022045	EM34	; "SLU2 TCSR DONE NOT SET AFTER TRANSMIT"
424	001512	027431	DH5	; "TEST# ERR PC TCSR"
425	001514	030242	DT31	; \$TESTN,\$ERRRPC,TCSR
426	001516	000000	0	
427				
428	001520	022113	EM35	; "SLU2 TCSR DONE NOT SET WITH RESET"
429	001522	027431	DH5	; "TEST# ERR PC TCSR"
430	001524	030242	DT31	; \$TESTN,\$ERRRPC,TCSR
431	001526	000000	0	
432				
433	001530	022155	EM36	; "SLU2 RCSR DID NOT RETURN SSYNC"
434	001532	027456	DH6	; "TEST# ERR PC RCSR"
435	001534	030262	DT36	; \$TESTN,\$ERRRPC,RCSR
436	001536	000000	0	
437				
438	001540	022214	EM37	; "SLU2 RBUF DID NOT RETURN SSYNC"
439	001542	027503	DH7	; "TEST# ERR PC RBUF"
440	001544	030272	DT37	; \$TESTN,\$ERRRPC,RBUF
441	001546	000000	0	
442				
443	001550	022253	EM40	; "BIT0 OF SLU2 TCSR NOT CLEAR AFTER RESET"
444	001552	027431	DH5	; "TEST# ERR PC TCSR"
445	001554	030242	DT31	; \$TESTN,\$ERRRPC,TCSR
446	001556	000000	0	
447				
448	001560	022323	EM41	; "CAN NOT SET BIT0 OF SLU2 TCSR"
449	001562	027431	DH5	; "TEST# ERR PC TCSR"
450	001564	030242	DT31	; \$TESTN,\$ERRRPC,TCSR
451	001566	000000	0	
452				
453	001570	022361	EM42	; "CAN NOT CLEAR BIT0 OF SLU2 TCSR"
454	001572	027431	DH5	; "TEST# ERR PC TCSR"
455	001574	030242	DT31	; \$TESTN,\$ERRRPC,TCSR
456	001576	000000	0	
457				
458	001600	022421	EM43	; "RESET DID NOT CLEAR BIT0 OF SLU2 TCSR"

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 11  
ERROR POINTER TABLE

SEQ 0025

459 001602 027431 DH5 ; "TEST# ERR PC TCSR  
460 001604 030242 DT31 ; \$TESTN,\$ERRPC,TCSR  
461 001606 000000 0  
462  
463 001610 022467 EM44 ; "BIT6 OF SLU2 TCSR NOT CLEAR AFTER RESET2  
464 001612 027431 DH5 ; "TEST# ERR PC TCSR  
465 001614 030242 DT31 ; \$TESTN,\$ERRPC,TCSR  
466 001616 000000 0  
467  
468 001620 022537 EM45 ; "SLU2 XMIT INTERRUPTED WITH PRIORITY 7"  
469 001622 027431 DH5 ; "TEST# ERR PC TCSR  
470 001624 030242 DT31 ; \$TESTN,\$ERRPC,TCSR  
471 001626 000000 0  
472  
473 001630 022605 EM46 ; "CAN NOT SET BIT6 OF SLU2 TCSR"  
474 001632 027431 DH5 ; "TEST# ERR PC TCSR  
475 001634 030242 DT31 ; \$TESTN,\$ERRPC,TCSR  
476 001636 000000 0  
477  
478 001640 022643 EM47 ; "CAN NOT CLEAR BIT6 OF SLU2 TCSR"  
479 001642 027431 DH5 ; "TEST# ERR PC TCSR  
480 001644 030242 DT31 ; \$TESTN,\$ERRPC,TCSR  
481 001646 000000 0  
482  
483 001650 022703 EM50 ; "RESET DID NOT CLEAR BIT6 OF SLU2 TCSR"  
484 001652 027431 DH5 ; "TEST# ERR PC TCSR  
485 001654 030242 DT31 ; \$TESTN,\$ERRPC,TCSR  
486 001656 000000 0  
487  
488 001660 022751 EM51 ; "BIT6 OF SLU2 RCSR NOT CLEAR AFTER RESET"  
489 001662 027456 DH6 ; "TEST# ERR PC RCSR"  
490 001664 030262 DT36 ; \$TESTN,ERRPC,RCSR  
491 001666 000000 0  
492  
493 001670 023021 EM52 ; "SLU2 RCVR INTERRUPT WITH PRIORITY 7"  
494 001672 027456 DH6 ; "TEST# ERR PC RCSR"  
495 001674 030262 DT36 ; \$TESTN,ERRPC,RCSR  
496 001676 000000 0  
497  
498 001700 023065 EM53 ; "CAN NOT SET BIT6 OF SLU2 RCSR"  
499 001702 027456 DH6 ; "TEST# ERR PC RCSR"  
500 001704 030262 DT36 ; \$TESTN,ERRPC,RCSR  
501 001706 000000 0  
502  
503 001710 023123 EM54 ; "CAN NOT CLEAR BIT6 OF SLU2 RCSR"  
504 001712 027456 DH6 ; "TEST# ERR PC RCSR"  
505 001714 030262 DT36 ; \$TESTN,ERRPC,RCSR  
506 001716 000000 0  
507  
508 001720 023163 EM55 ; "CAN NOT CLEAR BIT6 OF SLU2 RCSR WITH RESET2"  
509 001722 027456 DH6 ; "TEST# ERR PC RCSR"  
510 001724 030262 DT36 ; \$TESTN,ERRPC,RCSR  
511 001726 C00000 0  
512  
513 001730 023236 EM56 ; "SLU2 RECEIVER DONE NEVER SET"  
514 001732 027456 DH6 ; "TEST# ERR PC RCSR

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN 85 11:58 PAGE 12  
ERROR POINTER TABLE

SEQ 0026

515 001734 030262 DT36 ;\$TESTN,ERRPC,RCSP  
516 001736 000000 0  
517  
518 001740 023273 EM57 ;"RESET DID NOT CLEAR SLU2 RCVR DONE"  
519 001742 027456 DH6 ;"TEST# ERR PC RCSR"  
520 001744 030262 DT36 ;\$TESTN,ERRPC,RCSP  
521 001746 000000 0  
522  
523 001750 023336 EM60 ;"READING SLU2 RBUF DID NOT CLEAR RCVR DONE"  
524 001752 027456 DH6 ;"TEST# ERR PC RCSR"  
525 001754 030262 DT36 ;\$TESTN,ERRPC,RCSP  
526 001756 000000 0  
527  
528 001760 023410 EM61 ;LKS DID NOT RETURN SSYNC  
529 001762 027555 DH61 ;"TEST# ERR PC LKS"  
530 001764 030302 DT61 ;\$TESTN,ERRPC,LKS  
531 001766 000000 0  
532  
533 001770 023441 EM62 ;"BIT6 OF LKS NOT CLEAR AFTER RESET"  
534 001772 027555 DH61 ;"TEST# ERR PC LKS"  
535 001774 030302 DT61 ;\$TESTN,\$ERRPC,LKS  
536 001776 000000 0  
537  
538 002000 023503 EM63 ;"LKS INTERRUPT WITH PRIORITY 7"  
539 002002 027555 DH61 ;"TEST# ERR PC LKS"  
540 002004 030302 DT61 ;\$TESTN,\$ERRPC,LKS  
541 002006 000000 0  
542  
543 002010 023541 EM64 ;"CAN NOT SET BIT6 OF LKS"  
544 002012 027555 DH61 ;"TEST# ERR PC LKS"  
545 002014 030302 DT61 ;\$TESTN,\$ERRPC,LKS  
546 002016 000000 0  
547  
548 002020 023571 EM65 ;"CAN NOT CLEAR BIT6 OF LKS"  
549 002022 027555 DH61 ;"TEST# ERR PC LKS"  
550 002024 030302 DT61 ;\$TESTN,\$ERRPC,LKS  
551 002026 000000 0  
552  
553 002030 023623 EM66 ;"RESET DID NOT CLEAR BIT6 OF LKS"  
554 002032 027555 DH61 ;"TEST# ERR PC LKS"  
555 002034 030302 DT61 ;\$TESTN,\$ERRPC,LKS  
556 002036 000000 0  
557  
558 002040 023663 EM67 ;"BIT7 OF LKS NOT SET AFTER RESET2"  
559 002042 027555 DH61 ;"TEST# ERR PC LKS"  
560 002044 030302 DT61 ;\$TESTN,\$ERRPC,LKS  
561 002046 000000 0  
562  
563 002050 023723 EM70 ;"CAN NOT CLEAR BIT7 OF LKS"  
564 002052 027555 DH61 ;"TEST# ERR PC LKS"  
565 002054 030302 DT61 ;\$TESTN,\$ERRPC,LKS  
566 002056 000000 0  
567  
568 002060 023755 EM71 ;"BIT7 OF LKS DOES NOT SET"  
569 002062 027555 DH61 ;"TEST# ERR PC LKS"  
570 002064 030302 DT61 ;\$TESTN,\$ERRPC,LKS

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 15  
ERROR POINTER TABLE

SEQ 0027

571	002066	000000	0	
572				
573	002070	024006	EM72	:WRITING TO ONE INTERNAL ADDRESS MODIFIED ANOTHER
574	002072	027601	DM72	:TEST@ ERR PC GOOD BAD GDATA BDATA
575	002074	030312	DT72	:TESTN,\$ERRPC,\$GADDR,\$BDADDR,\$GDATA,\$BDAT
576	002076	000000	0	
577				
578	002100	000004	.BLKW 4	:THE LAST IN A LONG LINE OF PACIFICATION
579				
580				
581	002110	024067	EM74	:SLU1 XMIT INTERRUPTS WHEN DISABLED
582	002112	027431	DM5	:TEST@ ERR PC TCSR
583	002114	030212	DT5	:TESTN,\$ERRPC,CTCSR
584	002116	000000	0	
585				
586	002120	024132	EM75	:SLU1 XMIT DID NOT INTERRUPT
587	002122	027431	DM5	:TEST@ ERR PC TCSR
588	002124	030212	DT5	:TESTN,\$ERRPC,CTCSR
589	002126	000000	0	
590				
591	002130	024166	EM76	:SLU1 XMIT INTERRUPT AT PRIORITY 7
592	002132	027431	DM5	:TEST@ ERR PC TCSR
593	002134	030212	DT5	:TESTN,\$ERRPC,CTCSR
594	002136	000000	0	
595				
596	002140	024230	EM77	:SLU1 XMIT INTERRUPTS WITH ENABLE CLEAR
597	002142	027431	DM5	:TEST@ ERR PC TCSR
598	002144	030212	DT5	:TESTN,\$ERRPC,CTCSR
599	002146	000000	0	
600				
601	002150	024277	EM100	:SLU1 XMIT DID NOT INTERRUPT
602	002152	027431	DM5	:TEST@ ERR PC TCSR
603	002154	030212	DT5	:TESTN,\$ERRPC,CTCSR
604	002156	000000	0	
605				
606	002160	024333	EM101	:SLU1 XMIT RE-INTERRUPTED
607	002162	027431	DM5	:TEST@ ERR PC TCSR
608	002164	030212	DT5	:TESTN,\$ERRPC,CTCSR
609	002166	000000	0	
610				
611	002170	024364	EM102	:LOADING SLU1 TBUF DID NOT CLEAR INTERRUPT
612	002172	027431	DM5	:TEST@ ERR PC TCSR
613	002174	030212	DT5	:TESTN,\$ERRPC,CTCSR
614	002176	000000	0	
615				
616	002200	024436	EM103	:SLU1 RCVR INTERRUPTS WITH ENABLE CLEAR
617	002202	027456	DM6	:TEST@ ERR PC RCSR
618	002204	030222	DT6	:TESTN,\$ERRPC,CRCRSR
619	002206	000000	0	
620				
621	002210	024505	EM104	:SLU1 RCVR DID NOT INTERRUPT
622	002212	027456	DM6	:TEST@ ERR PC RCSR
623	002214	030222	DT6	:TESTN,\$ERRPC,CRCRSR
624	002216	000000	0	
625				
626	002220	024541	EM105	:SLU1 RCVR INTERRUPTS AT PRIORITY 7

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 14  
ERROR POINTER TABLE

SEQ 0028

627	002222	027456	DM6	; "TEST0 ERR PC RCSR"
628	002224	030222	DT6	; \$TESTN,\$ERRPC,CRC5R
629	002226	000000	0	
630				
631	002230	024604	EM106	; "SLU1 RCVR INTERRUPTS WITH INTERRUPT ENABLE CLEAR"
632	002232	027456	DM6	; "TEST0 ERR PC RCSR"
633	002234	030222	DT6	; \$TESTN,\$ERRPC,CRC5R
634	002236	000000	0	
635				
636	002240	024665	EM107	; "SLU1 RCVR DID NOT INTERRUPT"
637	002242	027456	DM6	; "TEST0 ERR PC RCSR"
638	002244	030222	DT6	; \$TESTN,\$ERRPC,CRC5R
639	002246	000000	0	
640				
641	002250	024721	EM110	; "SLU1 RECEIVER RE-INTERRUPTED"
642	002252	027456	DM6	; "TEST0 ERR PC RCSR"
643	002254	030222	DT6	; \$TESTN,\$ERRPC,CRC5R
644	002256	000000	0	
645				
646	002260	024756	EM111	; "SLU1 READING RBUF DID NOT CLEAR INTERRUPT"
647	002262	027456	DM6	; "TEST0 ERR PC RCSR"
648	002264	030222	DT6	; \$TESTN,\$ERRPC,CRC5R
649	002266	000000	0	
650				
651	002270	025030	EM112	; "RESET DID NOT CLEAR SLU1 RCVR INTERRUPT"
652	002272	027456	DM6	; "TEST0 ERR PC RCSR"
653	002274	030222	DT6	; \$TESTN,\$ERRPC,CRC5R
654	002276	000000	0	
655				
656	002300	025100	EM113	; "SLU1 'OR' FLAG DID NOT SET"
657	002302	027456	DM6	; "TEST0 ERR PC RCSR"
658	002304	030222	DT6	; \$TESTN,\$ERRPC,CRC5R
659	002306	000000	0	
660				
661	002310	025133	EM114	; "SLU1 'ERROR' NOT SET WITH OR FLAG"
662	002312	027456	DM6	; "TEST0 ERR PC RCSR"
663	002314	030222	DT6	; \$TESTN,\$ERRPC,CRC5R
664	002316	000000	0	
665				
666	002320	025177	EM115	; "DATA COMPARE ERROR"
667	002322	027657	DM115	; "TEST0 ERR PC CRC5R GOOD BAD"
668	002324	030330	DT115	; \$TESTN,\$ERRPC,CRC5R,GO,BD
669	002326	000000	0	
670				
671	002330	025222	EM116	; "SLU2 XMIT INTERRUPTS WHEN DISABLED"
672	002332	027431	DM5	; "TEST0 ERR PC TCSR"
673	002334	030242	DT31	; \$TESTN,\$ERRPC,TCSR
674	002336	000000	0	
675				
676	002340	025265	EM117	; "SLU2 XMIT DID NOT INTERRUPT"
677	002342	027431	DM5	; "TEST0 ERR PC TCSR"
678	002344	030242	DT31	; \$TESTN,\$ERRPC,TCSR
679	002346	000000	0	
680				
681	002350	025321	EM120	; "SLU2 XMIT INTERRUPT AT PRIORITY "
682	002352	027431	DM5	; "TEST0 ERR PC TCSR"

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 15  
ERROR POINTER TABLE

SEQ 0029

683	002354	030242	DT31	; \$TESTN,\$ERRPC,TCSR
584	002356	000000	0	
685				
686	002360	025363	EM121	; "SLU2 XMIT INTERRUPTS WITH ENABLE CLEAR"
687	002362	027431	DH5	; "TEST\$ ERR PC TCSR"
688	002364	030242	DT31	; \$TESTN,\$ERRPC,TCSR
689	002366	000000	0	
690				
691	002370	025432	EM122	; "SLU2 XMIT DID NOT INTERRUPT"
692	002372	027431	DH5	; "TEST\$ ERR PC TCSR"
693	002374	030242	DT31	; \$TESTN,\$ERRPC,TCSR
694	002376	000000	0	
695				
696	002400	025466	EM123	; "SLU2 XMIT RE-INTERRUPTED"
697	002402	027431	DH5	; "TEST\$ ERR PC TCSR"
698	002404	030242	DT31	; \$TESTN,\$ERRPC,TCSR
699	002406	000000	0	
700				
701	002410	025517	EM124	; "LOADING SLU2 TBUF DID NOT CLEAR INTERRUPT"
702	002412	027431	DH5	; "TEST\$ ERR PC TCSR"
703	002414	030242	DT31	; \$TESTN,\$ERRPC,TCSR
704	002416	000000	0	
705				
706	002420	025571	EM125	; "SLU2 RCVR INTERRUPTS WITH ENABLE CLEAR"
707	002422	027456	DH6	; "TEST\$ ERR PC RCSR"
708	002424	030262	DT36	; \$TESTN,\$ERRPC,RCSR
709	002426	000000	0	
710				
711	002430	025640	EM126	; "SLU2 RCVR DID NOT INTERRUPT"
712	002432	027456	DH6	; "TEST\$ ERR PC RCSR"
713	002434	030262	DT36	; \$TESTN,\$ERRPC,RCSR
714	002436	000000	0	
715				
716	002440	025674	EM127	; "SLU2 RCVR INTERRUPTS AT PRIORITY 7"
717	002442	027456	DH6	; "TEST\$ ERR PC RCSR"
718	002444	030262	DT36	; \$TESTN,\$ERRPC,RCSR
719	002446	000000	C	
720				
721	002450	025737	EM130	; "SLU2 RCVR INTERRUPTS WITH INTERRUPT ENABLE CLEAR"
722	002452	027456	DH6	; "TEST\$ ERR PC RCSR"
723	002454	030262	DT36	; \$TESTN,\$ERRPC,RCSR
724	002456	000000	0	
725				
726	002460	026020	EM131	; "SLU2 RCVR DID NOT INTERRUPT"
727	002462	027456	DH6	; "TEST\$ ERR PC RCSR"
728	002464	030262	DT36	; \$TESTN,\$ERRPC,RCSR
729	002466	000000	0	
730				
731	002470	026054	EM132	; "SLU2 RECEIVER RE-INTERRUPTED"
732	002472	027456	DH6	; "TEST\$ ERR PC RCSR"
733	002474	030262	DT36	; \$TESTN,\$ERRPC,RCSR
734	002476	000000	0	
735				
736	002500	026111	EM133	; "SLU2 READING RBUF DID NOT CLEAR INTERRUPT"
737	002502	027456	DH6	; "TEST\$ ERR PC RCSR"
738	002504	030262	DT36	; \$TESTN,\$ERRPC,RCSR

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 1A  
ERROR POINTER TABLE

SEQ 0030

739 002506 000000 0  
740 002510 026163 EM134 ; "RESET DID NOT CLEAR SLU2 RCVA INTERRUPT"  
741 002512 027456 DM6 ; "TEST# ERR PC RCSR"  
742 002514 030262 DT36 ; \$TESTN,\$ERRPC,RCSR  
743 002516 000000 0  
745 002520 026233 EM135 ; "SLU2 OR' FLAG DID NOT SET"  
746 002522 027456 DM6 ; "TEST# ERR PC RCSR"  
747 002524 030262 DT36 ; \$TESTN,\$ERRPC,RCSR  
748 002526 000000 0  
750 002530 026266 EM136 ; "SLU2 'ERROR' NOT SET WITH 'OR' FLAG"  
751 002532 027456 DM6 ; "TEST# ERR PC RCSR"  
752 002534 030262 DT36 ; \$TESTN,\$ERRPC,RCSR  
753 002536 000000 0  
755 002540 026332 EM137 ; "SLU2 BREAK DID NOT TRANSMIT ALL ZEROES"  
756 002542 027723 DM137 ; "TEST# ERR PC RCSR DATA"  
757 002544 030344 DT137 ; \$TESTN,\$ERRPC,RCSR,\$BDODAT  
758 002546 000000 0  
760 002550 026401 EM140 ; "BREAK DID NOT SET FRAMING ERROR"  
761 002552 027456 DM6 ; "TEST# ERR PC RCSR"  
762 002554 030222 DT6 ; \$TESTN,\$ERRPC,RCSR  
763 002556 000000 0  
765 002560 026441 EM141 ; "SLU2 'ERROR' NOT SET WITH 'FR' FLAG"  
766 002562 027456 DM6 ; "TEST# ERR PC RCSR"  
767 002564 030262 DT36 ; \$TESTN,\$ERRPC,RCSR  
768 002566 000000 0  
770 002570 026505 EM142 ; "DATA COMPARE ERROR WITH CABLE"  
771 002572 027760 DM142 ; "TEST# ERR PC RCSR GOOD BAD"  
772 002574 030356 DT142 ; \$TESTN,\$ERRPC,RCSR.GD.BD  
773 002576 000000 0  
775 002600 026543 EM143 ; "RTC INTERRUPT AT PRIORITY ?"  
776 002602 027555 DM61 ; "TEST# ERR PC LKS"  
777 002604 030302 DT61 ; \$TESTN,\$ERRPC,LKS  
778 002606 000000 0  
780 002610 026577 EM144 ; "RTC INTERRUPTS WHEN DISABLED"  
781 002612 027555 DM61 ; "TEST# ERR PC LKS"  
782 002614 030302 DT61 ; \$TESTN,\$ERRPC,LKS  
783 002616 000000 0  
785 002620 026634 EM145 ; "RTC INTERRUPT DID NOT OCCUR"  
786 002622 027555 DM61 ; "TEST# ERR PC LKS"  
787 002624 030302 DT61 ; \$TESTN,\$ERRPC,LKS  
788 002626 000000 0  
790 002630 026670 EM146 ; "RTC INTERRUPT DID NOT OCCUR"  
791 002632 027555 DM61 ; "TEST# ERR PC LKS"  
792 002634 030302 DT61 ; \$TESTN,\$ERRPC,LKS  
793 002636 000000 0

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 1  
ERROR POINTER TABLE

SEQ 0031

795				
796	002640	026724	EM147	: "RTC DOUBLE INTERRUPT"
797	002642	027555	DH61	: "TEST# ERR PC LKS"
798	002644	030302	DT61	: \$TESTN,\$ERRPC,LKS
799	002646	000000	0	
800				
801	002650	026751	EM150	: "RESET DID NOT CLEAR RTC INTERRUPT"
802	002652	027555	DH61	: "TEST# ERR PC LKS"
803	002654	030302	DT61	: \$TESTN,\$ERRPC,LKS
804	002656	000000	0	
805				
806	002660	027013	EM151	: "RTC INTERRUPT DID NOT CLEAR WITH BIT7 OF LKS"
807	002662	027555	DH61	: "TEST# ERR PC LKS"
808	002664	030302	DT61	: \$TESTN,\$ERRPC,LKS
809	002666	000000	0	
810				
811	002670	027070	EM152	: "CLOCK REPEATABILITY ERROR"
812	002672	030014	DH152	: "TEST# ERR PC LKS CNT1 CNT2"
813	002674	030370	DT152	: \$TESTN,\$ERRPC,LKS,FIRST,SECND
814	002676	000000	0	
815				
816	002700	027122	EM153	: "SLU1 RECEIVER STATUS ERROR"
817	002702	027657	DH115	: "TEST# ERR PC CRC5R GOOD BAD"
818	002704	030330	DT115	: \$TESTN,\$ERRPC,CRC5R,\$GDDTA,\$BDDAT
819	002706	000000	0	
820				
821	002710	027155	EM154	: "SLU2 RECEIVER STATUS ERROR"
822	002712	027760	DH142	: "TEST# ERR PC RCSR GOOD BAD"
823	002714	030356	DT142	: \$TESTN,\$ERRPC,RCSR,\$GDDAT,\$BDDAT
824	002716	000000	0	
825				
826	002720	027210	EM155	: "INCORRECT RECEIVE COUNT SLU1"
827	002722	030061	DH155	: "TEST# ERR PC RCSR TRANS RCV"
828	002724	030404	DT155	: \$TESTN,\$ERRPC,CRC5R,XMTCT1,RCVCT1
829	002726	000000	0	
830				
831	002730	027245	EM156	: "SLU1 DATA COMPARE ERROR IN EXERCISER"
832	002732	027657	DH115	: "TEST# ERR PC CRC5R GOOD BAD"
833	002734	030330	DT115	: \$TESTN,\$ERRPC,CRC5R,GOOD,BAD
834	002736	000000	0	
835				
836	002740	027312	EM157	: "INCORRECT RECEIVE COUNT SLU2"
837	002742	030061	DH155	: "TEST# ERR PC RCSR TRANS RCV"
838	002744	030420	DT157	: \$TESTN,\$ERRPC,RCSR,XMTCT2,RCVCT2
839	002746	000000	0	
840				
841	002750	027347	EM160	: "SLU2 DATA COMPARE ERROR IN EXERCISER"
842	002752	027760	DH142	: "TEST# ERR PC RCSR GOOD BAD"
843	002754	030356	DT142	: \$TESTN,\$ERRPC,RCSR,GOOD,BAD
844	002756	000000	0	
845				
846	002760	027414	EM161	: "TRAP CATCHER"
847	002762	030125	DH161	: "TEST# ERR PC OLDPC TRAP ADR"
848	002764	030434	DT161	: \$TESTN,\$ERRPC,OLDPC,BDVECT
849	002766	000000	0	
850				

CJKDFB0 11 24 OPTIONS DIAGNOSTIC  
CJDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 1A  
ERROR POINTER TABLE

SEQ 0032

851  
852  
853 002770 176500 RCSR: .WORD 176500 ;SLU2 COMMAND/STATUS REGISTER  
854 002772 176502 RBUF: .WORD 176502 ;SLU2 RECEIVER BUFFER  
855 002774 176504 TCSR: .WORD 176504 ;SLU2 TRANSMITTER COMMAND/STATUS REGISTER  
856 002776 176506 TBUF: .WORD 176506 ;SLU2 TRANSMITTER BUFFER  
857 003000 177560 CRCSR: 177560 ;SLU1 RECEIVER COMMAND/STATUS REGISTER  
858 003002 177562 CRBUF: 177562 ;SLU1 RECEIVER BUFFER  
859 003004 177564 CTCSR: 177564 ;SLU1 TRANSMITTER COMMAND/STATUS REGISTER  
860 003006 177566 CTBUF: 177566 ;SLU1 TRANSMITTER BUFFER  
861 003010 177546 LKS: .WORD 177546 ;LTC COMMAND/STATUS REGISTER  
862  
863  
864 ;VECTOR ADDRESSES FOR ON BOARD OPTIONS  
865  
866 003012 000300 RVECT: .WORD 300  
867 003014 000302 RPSW: .WORD 302  
868 003016 000304 TVECT: .WORD 304  
869 003020 000306 TPSW: .WORD 306  
870 003022 000060 CRVECT: 60 ;RECEIVER INTERRUPT VECTOR  
871 003024 000062 CRPSW: 62  
872 003026 000064 CTVECT: 64 ;TRANSMITTER INTERRUPT VECTOR  
873 003030 000066 CTPSW: 66  
874 003032 000100 RTCVT: .WORD 100  
875 003034 000102 RTCPSW: .WORD 102  
876  
877 003036 005037 001102 START: CLR \$FATAL ;CLEAR ERROR NO.  
878 003042 005037 001100 CLR \$MSGTYP ;CLEAR MESSAGE TYPE  
879 003046 005037 001104 CLR \$TESTN ;CLEAR TEST NO.  
880 003052 005037 001156 CLR \$DEVM ;CLEAR FLAGS INDICATING DEVICES UNDER TEST  
881 003056  
882 .SBTTL INITIALIZE THE COMMON TAGS  
883 ::CLEAR THE COMMON TAGS (\$CMTAG) AREA  
884 003056 012706 001000 MOV \$CMTAG,R6 ;FIRST LOCATION TO BE CLEARED  
885 003062 005026 CLR (R6). ;CLEAR MEMORY LOCATION  
886 003064 022706 001040 CMP \$SWR,R6 ;DONE?  
887 003070 001374 BNE -.6 ;LOOP BACK IF NO  
888 003072 012706 001000 MOV \$1000,SP ;SETUP THE STACK POINTER  
889 ::INITIALIZE A FEW VECTORS  
890 003076 012737 015614 000020 MOV \$SCOPE,\$IOTVEC ;IOT VECTOR FOR SCOPE ROUTINE  
891 003104 012737 000340 000022 MOV \$340,\$IOTVEC+2 ;LEVEL 7  
892 003112 012737 015120 000030 MOV \$ERROR,\$EMTVEC ;EMT VECTOR FOR ERROR ROUTINE  
893 003120 012737 000340 000032 MOV \$340,\$EMTVEC+2 ;LEVEL 7  
894 003126 012737 020026 000034 MOV \$TRAP,\$OTRAPVEC ;TRAP VECTOR FOR TRAP CALLS  
895 003134 012737 000340 000036 MOV \$340,\$OTRAPVEC+2 ;LEVEL 7  
896 003142 012737 015436 000024 MOV \$PWRDN,\$OPWRVEC ;POWER FAILURE VECTOR  
897 003150 012737 000340 000026 MOV \$340,\$OPWRVEC+2 ;LEVEL 7  
898 003156 013737 014770 014762 MOV \$ENDCT,\$EOPCT ;SETUP END-OF-PROGRAM COUNTER  
899 003164 005037 001072 CLR \$ESCAPE ;CLEAR THE ESCAPE ON ERROR ADDRESS  
900 003170 112737 000001 001015 MOVB \$1,\$ERMAX ;ALLOW ONE ERROR PER TEST  
901 003176 012737 003176 001006 MOV \$.,\$LPADR ;INITIALIZE THE LOOP ADDRESS FOR SCOPE  
902 003204 012737 003204 001010 MOV \$.,\$LPERR ;SETUP THE ERROR LOOP ADDRESS  
903 ::SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS  
904 ::EQUAL TO A "-1", SETUP FOR A SOFTWARE SWITCH REGISTER.  
905 003212 013746 000004 MOV \$ERRVEC,-(SP) ;SAVE ERROR VECTOR  
906 003216 012737 003252 000004 MOV \$641,\$ERRVEC ;SET UP ERROR VECTOR

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 19  
INITIALIZE THE COMMON TAGS

SEQ 0033

907 003224 012737 177570 001040 MOV #DSWR,SWR ;SETUP FOR A HARDWARE SWICH REGISTER  
908 003232 012737 177570 001042 MOV #DDISP,DISPLAY ;AND A HARDWARE DISPLAY REGISTER  
909 003240 022777 177777 175572 CMP 0-1,DSWR ;TRY TO REFERENCE HARDWARE SWR  
910 003246 001012 BNE 66\$ ;BRANCH IF NO TIMEOUT TRAP OCCURRED  
911 ;AND THE HARDWARE SWR IS NOT = 1  
912 003250 000403 BR 65\$ ;BRANCH IF NO TIMEOUT  
913 003252 012716 003260 64\$: MOV #65\$, (SP) ;SET UP FOR TRAP RETURN  
914 003256 000002 RTI  
915 003260 012737 000176 001040 65\$: MOV #SWREG,SWR ;POINT TO SOFTWARE SWR  
916 003266 012737 000174 001042 MOV #DISPREG,DISPLAY  
917 003274 012637 000004 66\$: MOV (SP)+, #ERRVEC ;RESTORE ERROR VECTOR  
918  
919 003300 005037 001106 CLR \$PASS ;CLEAR PASS COUNT  
920 003304 132737 000200 001121 BITB #APTSIZE,\$ENV ;TEST USER SIZE UNDER APT  
921 003312 001403 BEQ 67\$ ;YES, USE NON-APT SWITCH  
922 003314 012737 001122 001040 MOV #SHREG,SWR ;NO, USE APT SWITCH REGISTER  
923 003322 67\$: .SBTTL GET .VALUE FOR SOFTWARE SWITCH REGISTER  
924 003322 005737 000042 TST #042 ;ARE WE RUNNING UNDER XXDP/ACT?  
925 003326 001012 BNE 68\$ ;BRANCH IF YES  
926 003330 123727 001120 000001 CMPB #ENV, #1 ;ARE WE RUNNING UNDER APT?  
927 003336 001406 BEQ 68\$ ;BRANCH IF YES  
928 003340 023727 001040 000176 CMP SWR, #SHREG ;SOFTWARE SWITCH REG SELECTED?  
929 003346 001005 BNE 69\$ ;BRANCH IF NO  
930 003350 104406 GTSWR ;GET SOFT-SWR SETTINGS  
931 003352 000403 BR 69\$  
932 003354 112737 000001 001034 68\$: MOVB #1, #AUTOB ;SET AUTO-MODE INDICATOR  
933 003362 69\$:  
934 003362 032777 000060 175450 BIT #BIT4#BITS, #BSWR ;IS SLU1 TO BE TESTED  
935 003370 001003 BNE 2\$ ;IF EITHER BIT IS SET THEN DON'T TEST IT  
936 003372 052737 000001 001156 BIS #BIT0, #DEVM ;SET DEVICE FLAG TO TEST SLU1  
937 003400 032777 000050 175432 2\$: BIT #BIT3#BITS, #BSWR ;IS SLU2 TO BE TESTED  
938 003406 001003 BNE 3\$ ;IF EITHER BIT IS SET THEN DON'T TEST IT  
939 003410 052737 000002 001156 BIS #BIT1, #DEVM ;SET DEVICE FLAG TO TEST SLU2  
940 003416 032777 000100 175414 3\$: BIT #BIT6, #BSWR ;IS LTC TO BE TESTED  
941 003424 001003 BNE 4\$ ;IF BIT IS SET THEN DON'T TEST IT.  
942 003426 052737 000004 001156 BIS #BIT2, #DEVM ;SET DEVICE FLAG TO TEST LTC  
943 003434 032737 000001 001156 4\$: BIT #BIT0, #DEVM ;IS SLU1 UNDER TEST  
944 003442 001002 BNE TST1 ;IF YES TEST XMIT REG. BEFORE TYPING TITLE  
945 003444 000137 003700 JMP ID ;IF NO SKIP TESTS AND TYPE IT NOW

16

947  
948  
949  
950 ;\*TEST 1 TEST ABILITY TO ACCESS SLU1 TCSR  
951 ;\*\*\*\*\*  
952 003450 000004 TST1: SCOPE  
953 003452 012737 000001 001104 MOV \$1,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
954 003460 013703 000004 MOV \$04,R3 ;SAVE TIMEOUT VECTOR  
955 003464 012737 003500 000004 MOV \$18,\$04 ;SET UP TIMEOUT VECTOR  
956 003472 005777 177306 TST \$CTCSR ;REFERENCE THE XMIT COMMAND/STATUS REG.  
957 003476 000405 BR 2\$ ;GO TO END OF TEST  
958 003500 022626 1\$: CMP (SP),,(SP). ;RESTORE SP AFTER TIMEOUT  
959 003502 004737 016004 JSR PC,\$ATY4 ;ONLY REPORT A FATAL ERROR  
960 003506 000001 1 HALT ;THE ERROR NUMBER (FROM APT LIST)  
961 003510 000000  
962 003512 010337 000004 2\$: MOV R3,\$04 ;RESTORE TIMEOUT VECTOR  
963  
964  
965  
966 ;\*TEST 2 TEST ABILITY TO ACCESS SLU1 TBUF  
967 ;\*\*\*\*\*  
968 ;\*TEST 3 TEST SLU1 TCSR BIT7(DONE) CLEARS WHEN XBUF IS LOADED  
969 003516 000004 TST2: SCOPE  
970 003520 012737 000002 001104 MOV \$2,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
971 003526 013703 000004 MOV \$04,R3 ;SAVE TIMEOUT VECTOR  
972 003532 012737 003546 000004 MOV \$18,\$04 ;SET UP TIMEOUT VECTOR  
973 003540 005777 177242 TST \$CTBUF ;REFERENCE THE XMIT BUFFER  
974 003544 000405 BR 2\$ ;GO TO END OF TEST  
975 003546 022626 1\$: CMP (SP),,(SP). ;RESTORE SP AFTER TIMEOUT  
976 003550 004737 016004 JSR PC,\$ATY4 ;ONLY REPORT A FATAL ERROR  
977 003554 000002 2 HALT ;THE ERROR NUMBER (FROM APT LIST)  
978 003556 000000  
979 003560 010337 000004 2\$: MOV R3,\$04 ;RESTORE TIMEOUT VECTOR  
980  
981  
982 ;\*TEST 3 TEST SLU1 TCSR BIT7(DONE) CLEARS WHEN XBUF IS LOADED  
983 ;\*\*\*\*\*  
984 ;\*TEST 3 TEST SLU1 TCSR BIT7(DONE) CLEARS WHEN XBUF IS LOADED  
985 003564 000004 TST3: SCOPE  
986 003566 012737 000003 001104 MOV \$3,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
987 003574 032737 000001 001120 BIT \$1,\$04ENV ;ARE WE RUNNING UNDER APT  
988 003602 001405 BEQ 70\$ ;IF NO THEN DO TEST  
989 003604 005737 001106 TST \$04PASS ;IS THIS FIRST PASS  
990 003610 001402 BEQ 70\$ ;IF YES THEN DO THIS SERIES OF TESTS  
991 003612 000137 004726 JMP SLU2RT ;IF NO THEN SKIP THIS SERIES OF TESTS  
992 003616 005077 177164 70\$: CLR \$CTBUF ;LOAD XBUF  
993 003622 105777 177156 TSTB \$CTCSR ;CHECK DONE  
994 003626 100011 BPL 1\$ ;BR IF CLEAR  
995 ;FILL SECOND BUFFER, BECAUSE REFRESH COULD CAUSE  
996 ; FIRST TEST TO FAIL  
997 003630 005077 177152 CLR \$CTBUF ;FILL DOUBLE BUFFER  
998 003634 105777 177144 TSTB \$CTCSR ;CHECK DONE  
999 003640 100004 BPL 1\$ ;BR IF CLEAR  
1000 003642 004737 016004 JSR PC,\$ATY4 ;ONLY REPORT A FATAL ERROR  
1001 003646 000003 3 ;THE ERROR NUMBER (FROM APT LIST)  
1002 003650 000000 HALT ;TCSR "DONE" NOT CLEARED WITH TBUF FULL

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJDFB.P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE <1  
T3 TEST SLU1 TCSR BIT7(DONE) CLEARS WHEN XBUF IS LOADED

SEQ 0035

1003 003652 005000 18:  
1004 003654 105777 177124 2\$:  
1005 003660 100407 CLR R0 :CLEAR TIMER  
1006 003662 005200 TSTB \$CTCSR :CHECK FOR XMIT DONE  
1007 003664 001373 BMI ID :IF DONE SETS, BR TO END OF TEST  
1008 003666 004737 016004 INC R0 :INCREMENT TIMER  
1009 003672 000004 BNE 2\$ :BR IF TIMER NOT DONE  
1010 003674 000000 JSR PC,\$ATY4 ;ONLY REPORT A FATAL ERROR  
1011 003676 000416 4 ;THE ERROR NUMBER (FROM APT LIST)  
1012 HALT  
1013 003676 BR TST4 :BR TO NEXT TEST, AND SKIP THE TYPEOUT THAT FOLLOWS  
1014 003700 023737 000042 000046 ID: ;BECAUSE OF THIS FAILURE  
1015 003706 001412 CMP \$042,\$046 :UNDER ACT11?  
1016 003710 005737 001106 BEQ 6\$ :IF YES, SKIP IDENT. TYPEOUT  
1017 003714 001007 TST \$PASS :IS THIS THE FIRST PASS?  
1018 003716 005737 001110 BNE 6\$ :IF NOT BR TO NEXT TEST & SKIP THE IDENTIFICATION TYPEOUT  
1019 003722 001004 TST \$DEVCT :IS THIS THE FIRST SUBPASS?  
1020 003724 104401 BNE 6\$ :IF NOT, BR TO NEXT TEST  
1021 003726 030176 TYPE :TYPE PROGRAM IDENTIFICATION  
1022 003730 104401 M1 :TYPE NUMBER OF DEVICES UNDER TEST  
1023 003732 030210 TYPE M2  
1024 003734 6\$:  
1025  
1026 ;\*\*\*\*\*  
1027 ;\*TEST 4 TEST THAT SLU1 TCSR "DONE" SETS WITH RESET  
1028 ;\*\*\*\*\*  
1029 003734 000004 TST4: SCOPE  
1030 003736 012737 000004 001104 MOV #4,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
1031 003744 032737 000001 001156 BIT #BIT0,\$#DEVM ;DO THESE TESTS FOR THIS DEVICE?  
1032 003752 001002 BNE 99\$ ;F YES CONTINUE WITH TESTS  
1033 003754 000137 004726 JMP SLU2RT ;IF NO GO TO START OF NEXT SET OF TESTS.  
1034 003760 99\$:  
1035 003760 005077 177022 CLR \$CTBUF ;LOAD TRANSMIT BUFFER  
1036 003764 105777 177014 TSTB \$CTCSR ;WAIT FOR DONE  
1037 003770 100375 BPL 1\$  
1038 003772 005077 177010 CLR \$CTBUF ;LOAD SECOND BUFFER  
1039 003776 000240 NOP  
1040 004000 000005 RESET ;CLEAR DONE WITH RESET  
1041 004002 105777 176776 TSTB \$CTCSR ;CHECK FOR DONE SET  
1042 004006 100401 BMI TSTS ;BR TO NEXT TEST IF DONE SET  
1043  
1044 004010 104005 ERROR 5 ;TCSR "DONE" DOES NOT SET WITH RESET  
1045  
1046  
1047  
1048 ;\*\*\*\*\*  
1049 ;\*TEST 5 TEST ABILITY TO ACCESS SLU1 RCSR  
1050 ;\*\*\*\*\*  
1051 004012 000004 TSTS: SCOPE  
1052 004014 012737 000005 001104 MOV #5,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
1053 004022 013703 000004 MOV \$04,R3 ;SAVE TIMEOUT VECTOR  
1054 004026 012737 004042 000004 MOV #1\$,#04 ;SET UP TIMEOUT VECTOR  
1055 004034 005777 176740 TST \$CRCSR ;ACCESS RCSR  
1056 004040 000402 BR 2\$ ;BR TO END OF TEST  
1057  
1058 004042 022626 1\$: CMP (SP), (SP). ;RESTORE SP AFTER TIMEOUT

CJKDFB0 11'24 OPTIONS DIAGNOSTIC  
CJDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 22  
T5 TEST ABILITY TO ACCESS SLU1 RCSR

SEQ 0036

```

1059 004044 104006          :$:    ERROR   6      ;CAN NOT ACCESS RCSR
1060 004046 010337 000004    MOV    R3,004      ;RESTORE TIMEOUT VECTOR
1061
1062
1063
1064
1065
1066 004052 000004          TST6: SCOPE
1067 004054 012737 000006 001104    MOV    #6,$TESTN    ;SET TEST NUMBER IN APT MAIL BOX
1068 004062 013703 000004          MOV    #04,R3      ;SAVE TIMEOUT VECTOR
1069 004066 012737 004102 000004    MOV    #11,004      ;SET UP TIMEOUT VECTOR
1070 004074 005777 176702          TST   #CRBUF      ;ACCESS RBUF
1071 004100 000402          BR    2$          ;BR TO END OF TEST
1072
1073 004102 022626          1$:   CMP    (SP), (SP)+    ;RESTORE SP AFTER TIMEOUT
1074 004104 104007          ERROR   7      ;CAN NOT ACCESS RBUF
1075 004106 010337 000004          2$:   MOV    R3,004      ;RESTORE TIMEOUT VECTOR
1076
1077
1078
1079
1080
1081
1082 004112 000004          TST7: SCOPE
1083 004114 012737 000007 001104    MOV    #7,$TESTN    ;SET TEST NUMBER IN APT MAIL BOX
1084 004122 042777 000004 176654    BIC    #BIT2,8CTCSR  ;MAKE SURE BIT UNDER TEST IS INITIALIZED
1085 004130 032777 000004 176646    BIT    #BIT2,8CTCSR  ;TEST FOR BIT2 OF TCSR CLEAR
1086 004136 001404          BEQ    1$          ;BR IF CLEAR
1087 004140 004737 016004          JSR    PC,$ATY4      ;ONLY REPORT A FATAL ERROR
1088 004144 000010          10
1089 004146 000000          HALT
1090 004150 052777 000004 176626  1$:   BIS    #BIT2,8CTCSR  ;SET BIT2 OF TCSR
1091 004156 032777 000004 176620    BIT    #BIT2,8CTCSR  ;TEST FOR BIT2 SET
1092 004164 001001          BNE    2$          ;BR IF SET
1093 004166 104011          ERROR   11
1094 004170 042777 000004 176606  2$:   BIC    #BIT2,8CTCSR  ;BIT2 OF TCSR WILL NOT SET
1095 004176 032777 000004 176600    BIT    #BIT2,8CTCSR  ;CLEAR BIT2 OF TCSR
1096 004204 001404          BEQ    3$          ;TEST BIT2 CLEAR
1097 004206 004737 016004          JSR    PC,$ATY4      ;BR IF CLEAR
1098 004212 000012          12
1099 004214 000000          HALT
1100 004216 052777 000004 176560  3$:   BIS    #BIT2,8CTCSR  ;BIT2 OF TCSR WILL NOT CLEAR
1101 004224 000005          RESET
1102 004226 032777 000004 176550    BIT    #BIT2,8CTCSR  ;SET BIT2 OF TCSR
1103 004234 001404          BEQ    TST10      ;CLEAR BIT2 WITH RESET
1104 004236 042777 000004 176540    BIC    #BIT2,8CTCSR  ;TEST FOR BIT2 CLEAR
1105 004244 104013          ERROR   13
1106
1107
1108
1109
1110
1111
1112 004246 000004          TST10: SCOPE
1113 004250 012737 000010 001104    MOV    #10,$TESTN    ;SET TEST NUMBER IN APT MAIL BOX
1114 004256 042777 000100 176520    BIC    #BIT6,8CTCSR  ;MAKE SURE BIT UNDER TEST IS INITIALIZED

```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJDFB.P11 04-JAN-85 11:44

L ?  
MACY11 30(1046) 04-JAN-85 11:58 PAGE 23  
TEST THAT SLU1 BIT6(XMIT INT EN) CAN BE SET & RESET

SEQ 0037

1115 004264 017703 176536  
1116 004270 012777 004320 176530  
1117 004276 004737 015056  
1118 004302 000340  
1119 004304 032777 000100 176472  
1120 004312 001404  
1121 004314 104014  
1122  
1123 004316 000402  
1124  
1125 004320 022626  
1126 004322 104015  
1127  
1128  
1129 004324 052777 000100 176452  
1130 004332 032777 000100 176444  
1131 004340 001001  
1132  
1133 004342 104016  
1134  
1135  
1136 004344 042777 000100 176432  
1137 004352 032777 000100 176424  
1138 004360 001401  
1139 004362 104017  
1140  
1141  
1142 004364 052777 000100 176412  
1143 004364 000005  
1144 004372 000005  
1145 004374 032777 000100 176402  
1146 004402 001401  
1147  
1148 004404 104020  
1149  
1150 004406 010377 176414  
1151  
1152  
1153  
1154 ;\*\*\*\*\*  
;\*TEST 11 TEST THAT SLU1 BIT6 OF RCSR CAN BE SET & RESET  
1155 ;\*\*\*\*\*  
1156 004412 000004  
1157 004414 012737 000011 001104  
1158 004422 042777 000100 176350  
1159 004430 017703 176366  
1160 004434 012777 004464 176360  
1161 004442 004737 015056  
1162 004446 000340  
1163 004450 032777 000100 176322  
1164 004456 001404  
1165 004460 104021  
1166  
1167 004462 000402  
1168  
1169 004464 022626  
1170 004466 104022  
T10  
MOV #8CTVECT,R3 ;SAVE XMIT VECTOR  
MOV #1\$,#8CTVECT ;SET UP INTERRUPT VECTOR FOR ERROR REPORT  
JSR PC,WRPSW ;SET PSW TO PRIORITY=7  
.WORD 340  
BIT #8BIT6,#8CTCSR ;TEST BIT6 OF TCSR  
BEQ 2\$ ;BR IF ZERO  
ERROR 14 ;BIT6 IN TCSR NOT CLEAR AFTER RESET  
BR 2\$ ;RESTORE SP AFTER INTERRUPT  
1\$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT  
ERROR 15 ;XMIT INTERRUPT OCCURRED PRIO=7  
BIS #8BIT6,#8CTCSR ;SET BIT6 OF TCSR  
BIT #8BIT6,#8CTCSR ;TEST BIT6 OF TCSR  
BNE 3\$ ;BR, IF SET  
ERROR 16 ;CANNOT SET BIT6 OF TCSR  
BIC #8BIT6,#8CTCSR ;CLEAR BIT6 OF TCSR  
BIT #8BIT6,#8CTCSR ;TEST BIT6 OF TCSR  
BEQ 4\$ ;BR IF CLEAR  
ERROR 17 ;CANNOT CLEAR BIT6 OF TCSR  
4\$: BIS #8BIT6,#8CTCSR ;SET BIT6 OF TCSR  
RESET #8BIT6,#8CTCSR ;CLEAR BIT6 WITH RESET  
BIT #8BIT6,#8CTCSR ;TEST BIT6 OF TCSR  
BEQ 5\$ ;BR IF CLEAR  
ERROR 20 ;CANNOT CLEAR BIT6 OF TCSR WITH RESET  
5\$: MOV R3,#8CTVECT ;RESTORE XMIT VECTOR  
TST11: SCOPE  
MOV #11,#TESTN ;SET TEST NUMBER IN APT MAIL BOX  
BIC #8BIT6,#8CRCSR ;MAKE SURE BIT UNDER TEST IS INITIALIZED  
MOV #8CRVECT,R3 ;SAVE RECEIVE VECTOR  
JSR PC,WRPSW ;SET UP INTERRUPT VECTOR FOR ERROR REPORT  
.WORD 340 ;SET PSW TO PRIORITY=7  
BIT #8BIT6,#8RCRCSR ;TEST BIT6 OF RCSR  
BEQ 2\$ ;BIT6 OF RCSR NOT CLEAR AFTER RESET  
ERROR 21  
BR 2\$ ;RESTORE SP AFTER INTERRUPT  
1\$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT  
ERROR 22

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJDFB.P11 04-JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 24  
T11 TEST THAT SLU1 BIT6 OF RCSR CAN BE SET & RESET

SEQ 0038

```

1171                                ;RCVR INTERRUPT WITH PRIORITY=7
1172
1173 004470 052777 000100 176302 2$:    BIS    #BIT6,8CRCSR   ;SET BIT6 OF RCSR
1174 004476 032777 000100 176274     BIT    #BIT6,8CRCSR   ;TEST BIT6 OF RCSR
1175 004504 001001                   BNE    3$          ;BR, IF SET
1176
1177 004506 104023                   ERROR   23          ;CANNOT SET BIT6 OF RCSR
1178
1179
1180 004510 042777 000100 176262 3$:    BIC    #BIT6,8CRCSR   ;CLEAR BIT6 OF RCSR
1181 004516 032777 000100 176254     BIT    #BIT6,8CRCSR   ;TEST BIT6 OF RCSR
1182 004524 001401                   BEQ    4$          ;BR, IF CLEAR
1183
1184 004526 104024                   ERROR   24          ;CANNOT CLEAR BIT6 OF RCSR
1185
1186
1187 004530                         4$:    BIS    #BIT6,8CRCSR   ;SET BIT6 OF RCSR
1188 004530 052777 000100 176242     RESET   4$          ;CLEAR BIT6 OF RCSR WITH RESET
1189 004536 000005                   BIT    #BIT6,8CRCSR   ;TEST BIT6 OF RCSR
1190 004540 032777 000100 176232     BEQ    5$          ;BR, IF CLEAR
1191 004546 001401                   ERROR   25          ;CANNOT CLEAR BIT6 OF RCSR WITH RESET
1192
1193 004550 104025                   ERROR   25          ;RESTORE RECEIVE VECTOR
1194
1195 004552 010377 176244           5$:    MOV    R3,8CRVECT
1196
1197
1198
1199
1200 ;***** TEST 12 TEST THAT SLU1 RCVR DONE (7) SET & CLEAR PROPERLY ****
1201 ;*****
1202 004556 000004
1203 004560 012737 000012 001104
1204 004566 052777 000004 176210
1205 004574 005000
1206 004575 005077 176204
1207 004602 105777 176172
1208 004606 100406
1209 004610 005200
1210 004612 001373
1211 004614 042777 000004 176162
1212 004622 104026
1213
1214
1215 004624 000005
1216 004626 105777 176146
1217 004632 001404
1218
1219 004634 042777 000004 176142
1220 004642 104027
1221
1222
1223 004644 042777 000004 176126 2$:    BIC    #BIT2,8CTCSR   ;CLEAR MAINTENANCE BIT
1224
1225
1226 ;*****
```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJ most P11 04 JAN 85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 25  
T13 TEST SLU1 THAT READING RBUF CLEARS RECEIVER DONE

SEQ 0034

```

1227          ;*TEST 13      TEST SLU1 THAT READING RBUF CLEARS RECEIVER DONE
1228          ;*****T13: SCOPE*****
1229 004652 000004
1230 004654 012737 000013 001104
1231 004662 000005
1232 004664 052777 000004 176112
1233 004672 005077 176110
1234 004676 105777 176076
1235 004702 100375
1236 004704 017700 176072
1237 004710 042777 000004 176066
1238 004716 105777 176056
1239 004722 001401
1240 004724 104030
1241

T13: SCOPE
      MOV #13,$TESTN      ;SET TEST NUMBER IN APT MAIL BOX
      RESET                ;CLEAR EVERYTHING
      BIS #BIT2,$CTCSR     ;SET MAINTENANCE WRAP
      CLR $CTBUF            ;LOAD TRANSMITTER
      TSTB $CRCSR           ;WAIT FOR RECEIVER DONE
      BPL 1$                ;RETRY IF NOT DONE
      MOV $CRBUF,RO          ;READ RECEIVE BUFFER
      BIC #BIT2,$CTCSR     ;CLEAR MAINTENANCE BIT
      TSTB $CRCSR           ;CHECK FOR RECEIVE DONE CLEAR
      BEQ TST14              ;BR. IF CLEAR TO NEXT TEST
      ERROR 30               ;READING RBUF DID NOT CLEAR RCVR DONE

```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P1, 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 26  
T13 TEST SLU1 THAT READING RBUF CLEARS RECEIVER DONE

SEG 0040

B4

1242 004725  
1243  
1244  
1245  
1246  
1247 004726 000004  
1248 004730 012737 000014 001104  
1249 004736 032737 000002 001156  
1250 004744 001002  
1251 004746 000137 006152  
1252 004752 013703 000004  
1253 004756 012737 004772 000004  
1255 004764 005777 176004  
1256 004770 000402  
1257 004772 022626  
1258 004774 104031  
1259 004776 010337 000004  
1260  
1261  
1262  
1263  
1264  
1265  
1266 005002 000004  
1267 005004 012737 000015 001104  
1268 005012 013703 000004  
1269 005016 012737 005032 000004  
1270 005024 005777 175746  
1271 005030 000402  
1272 005032 022626  
1273 005034 104032  
1274 005036 010337 000004  
1275  
1276  
1277  
1278  
1279  
1280 005042 000004  
1281 005044 012737 000016 001104  
1282 005052 032737 000001 001120  
1283 005060 001403  
1284 005062 005737 001106  
1285 005066 001022  
1286 005070  
1287 005070 005077 175702  
1288 005074 105777 175674  
1289 005100 100006  
1290  
1291  
1292 005102 005077 175670  
1293 005106 105777 175662  
1294 005112 100001  
1295 005114 104033  
1296 005116 005000  
1297 005120 105777 175650

SLU2RT:

1247 TST14: SCOPE  
1248 MOV #14,\$TESTN  
1249 BIT #01.00\$ENV  
1250 BNE 991  
1251 JMP LTCRT  
1252 991:  
1253 MOV #04,R3  
1254 MOV #18,004  
1255 TST #TCCSR  
1256 BR 28  
1257 18:  
1258 CMP (SP),,(SP).  
1259 ERROR 31  
1260 MOV R3,004  
1261  
1262  
1263 TST15: SCOPE  
1264 MOV #15,\$TESTN  
1265 MOV #04,R3  
1266 MOV #18,004  
1267 TST #TBUF  
1268 BR 28  
1269 18:  
1270 CMP (SP),,(SP).  
1271 ERROR 32  
1272 MOV R3,004  
1273  
1274  
1275  
1276  
1277 TST16: SCOPE  
1278 MOV #16,\$TESTN  
1279 BIT #1.00\$ENV  
1280 BEQ 708  
1281 TST #00\$PASS  
1282 BNE TST17  
1283 708:  
1284 CLR #TBUF  
1285 TSTB #TCCSR  
1286 BPL 18  
1287  
1288  
1289  
1290  
1291  
1292 CLR #TBUF  
1293 TSTB #TCCSR  
1294 BPL 18  
1295 ERROR 33  
1296 CLR R0  
1297 TSTB #TCCSR

;SET TEST NUMBER IN APT MAIL BOX  
;DO THESE TESTS FOR THIS DEVICE?  
;IF YES CONTINUE WITH TESTS  
;IF NO GO TO START OF NEXT SET OF TESTS.  
;SAVE TIMEOUT VECTOR  
;SET UP TIMEOUT VECTOR  
;REFERENCE THE XMIT COMMAND/STATUS REG.  
;GO TO END OF TEST  
;RESTORE SP AFTER TIMEOUT  
;XMIT CSR ADDRESS DOES NOT RETURN SSYNC  
;RESTORE TIMEOUT VECTOR  
;SET TEST NUMBER IN APT MAIL BOX  
;SAVE TIMEOUT VECTOR  
;SET UP TIMEOUT VECTOR  
;REFERENCE THE XMIT BUFFER  
;GO TO END OF TEST  
;RESTORE SP AFTER TIMEOUT  
;XMIT BUFFER ADDRESS DOES NOT RETURN SSYNC  
;RESTORE TIMEOUT VECTOR  
;SET TEST NUMBER IN APT MAIL BOX  
;ARE WE RUNNING UNDER APT  
;IF NO THEN DO TEST  
;IS THIS FIRST PASS  
;IF NO THEN SKIP TO NEXT TEST  
;LOAD XBUF  
;CHECK DONE  
;BR IF CLEAR  
;FILL SECOND BUFFER, BECAUSE REFRESH COULD CAUSE  
; FIRST TEST TO FAIL  
;FILL DOUBLE BUFFER  
;CHECK DONE  
;BR IF CLEAR  
;TCCSR "DONE" NOT CLEARED WITH TBUF FULL  
;CLEAR TIMER  
;CHECK FOR XMIT DONE

CJKDFB0 11'24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 27  
T16 TEST SLU2 TCSR BIT7(DONE) CLEARS WHEN XBUF IS LOADED

SEQ 0041

1298 005124 100403  
1299 005126 005200  
1300 005130 001373  
1301 005132 104034  
1302  
1303  
1304  
1305  
1306  
1307 005134 000004  
1308 005136 012737 000017 001104  
1309 005144 032737 000001 001120  
1310 005152 001403  
1311 005154 005737 001106  
1312 005160 001015  
1313 005162 005077 175610  
1314 005166 105777 175602  
1315 005172 100375  
1317 005174 005077 175576  
1318 005200 000240  
1319 005202 000005  
1320 005204 105777 175564  
1321 005210 100401  
1323 005212 104035  
1324  
1325  
1326  
1327  
1328  
1329  
1330 005214 000004  
1331 005216 012737 000020 001104  
1332 005224 013703 000004  
1333 005230 012737 005244 000004  
1334 005236 005777 175526  
1335 005242 000402  
1337 005244 022626  
1338 005246 104036  
1339 005250 010337 000004  
1340  
1341  
1342  
1343  
1344  
1345  
1346 005254 000004  
1347 005256 012737 000021 001104  
1348 005264 013703 000004  
1349 005270 012737 005304 000004  
1350 005276 005777 175470  
1351 005302 000402  
1353 005304 022626  
  BMI      TST17      ;IF DONE SETS, BR TO NEXT TEST  
  INC      R0      ;INCREMENT TIMER  
  BNE      28      ;BR IF TIMER NOT DONE  
  ERROR      34      ;XMIT DONE BIT DOES NOT RESET AFTER TRANSMIT  
  
;\*\*\*\*\*  
;\*TEST 17 TEST THAT SLU2 TCSR "DONE" SETS WITH RESET  
;\*\*\*\*\*  
TST17: SCOPE  
  MOV      #17,\$TESTN      ;SET TEST NUMBER IN APT MAIL BOX  
  BIT      #1,\$ENV      ;ARE WE RUNNING UNDER APT  
  BEQ      70\$      ;IF NO THEN DO TEST  
  TST      #0,\$PASS      ;IS THIS FIRST PASS  
  BNE      TST20      ;IF NO THEN SKIP TO NEXT TEST  
  
70\$:      ;  
  CLR      \$TBUF      ;LOAD TRANSMIT BUFFER  
  TSTB      \$TCSR      ;WAIT FOR DONE  
  BPL      1\$      ;  
  CLR      \$TBUF      ;LOAD SECOND BUFFER  
  NOP           ;  
  RESET           ;CLEAR DONE WITH RESET  
  TSTB      \$TCSR      ;CHECK FOR DONE SET  
  BMI      TST20      ;BR TO NEXT TEST IF DONE SET  
  
  ERROR      35      ;TCSR "DONE" DOES NOT SET WITH RESET  
  
;\*\*\*\*\*  
;\*TEST 20 TEST ABILITY TO ACCESS SLU2 RCSR  
;\*\*\*\*\*  
TST20: SCOPE  
  MOV      #20,\$TESTN      ;SET TEST NUMBER IN APT MAIL BOX  
  MOV      #04,R3      ;SAVE TIMEOUT VECTOR  
  MOV      #18,\$004      ;SET UP TIMEOUT VECTOR  
  TST      \$RCSTA      ;ACCESS RCSR  
  BR      2\$      ;BR TO END OF TEST  
  
1\$:      ;  
  CMP      (SP)+,(SP)+      ;RESTORE SP AFTER TIMEOUT  
  ERROR      36      ;CAN NOT ACCESS RCSR  
  MOV      R3,#04      ;RESTORE TIMEOUT VECTOR  
  
2\$:      ;  
  ;\*\*\*\*\*  
  ;\*TEST 21 TEST ABILITY TO ACCESS SLU2 RBUF  
  ;\*\*\*\*\*  
TST21: SCOPE  
  MOV      #21,\$TESTN      ;SET TEST NUMBER IN APT MAIL BOX  
  MOV      #04,R3      ;SAVE TIMEOUT VECTOR  
  MOV      #18,\$004      ;SET UP TIMEOUT VECTOR  
  TST      \$RBUF      ;ACCESS RBUF  
  BR      2\$      ;BR TO END OF TEST  
  
1\$:      ;  
  CMP      (SP)+,(SP)+      ;RESTORE SP AFTER TIMEOUT

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04-JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 28  
T21 TEST ABILITY TO ACCESS SLU2 RBUF

SEQ 0042

1354 005306 104037	1355 005310 010337	000004		21: ERROR 37	;CAN NOT ACCESS RBUF
				MOV R3,R04	;RESTORE TIMEOUT VECTOR
 ;TEST 22 TEST SLU2 BIT0(BREAK BIT) CAN BE SET & CLEARED & RESET					
;*****					
1362 005314 000004			TST22: SCOPE		
1363 005316 012737	000022	001104	MOV #22, #TESTN		;SET TEST NUMBER IN APT MAIL BOX
1364 005324 042777	000001	175442	BIC #BIT0,BTCSR		;MAKE SURE BIT UNDER TEST IS INITIALIZED
1365 005332 032777	000001	175434	BIT #BIT0,BTCSR		;CHECK BIT0 OF TCSR CLEAR
1366 005340 001401			BEQ 18		;BR IF CLEAR
1367 005342 104040			ERROR 40		;BIT0 WAS NOT CLEAR AFTER RESET
1368 005344 052777	000001	175422	18: BIS #BIT0,BTCSR		;SET BIT0 IN TCSR
1369 005352 032777	000001	175414	BIT #BIT0,BTCSR		;TEST BIT0 OF TCSR
1370 005360 001001			BNE 28		;BR IF SET
1371 005362 104041			ERROR 41		;BIT0 OF TCSR WILL NOT SET
1372 005364 042777	000001	175402	21: BIC #BIT0,BTCSR		;CLEAR BIT0 OF TCSR
1373 005372 032777	000001	175374	BIT #BIT0,BTCSR		;TEST BIT0 OF TCSR
1374 005400 001401			BEQ 38		
1375 005402 104042			ERROR 42		;BIT0 OF TCSR WILL NOT CLEAR
1376 005404 032737	000001	001120	38: BIT #1, #ENV		;ARE WE RUNNING UNDER APT
1378 005412 001403			BEQ 708		;IF NO THEN DO TEST
1379 005414 005737	001106		TST #001PASS		;IS THIS FIRST PASS
1380 005420 001014			BNE TST23		;IF NO THEN SKIP TO NEXT TEST
1381 005422 052777	000001	175344	708: BIS #BIT0,BTCSR		;SET BIT0 IN TCSR
1382 005430 000005			RESET		;CLEAR BIT0 WITH RESET
1383 005432 032777	000001	175334	BIT #BIT0,BTCSR		;TEST BIT0 CLEAR
1384 005440 001404			BEQ TST23		;BR IF CLEAR
1386 005442 042777	000001	175324	BIC #BIT0,BTCSR		;CLEAR BIT0, TO PRINT ERROR
1387 005450 104043			ERROR 43		;RESET DID NOT CLEAR BIT0 OF TCSR
1388					
1389					
1390			TST23: SCOPE		;*****
1391			MOV #23, #TESTN		;TEST 23 TEST THAT SLU2 BIT6(XMIT INT EN) CAN BE SET & RESET
1392			BIC #BIT6,BTCSR		;*****
1393 005452 000004			MOV #TVECT,R3		
1394 005454 012737	000023	001104	MOV #18,BTVECT		;SET TEST NUMBER IN APT MAIL BOX
1395 005462 042777	000100	175304	JSR PC,WRPSW		;MAKE SURE BIT UNDER TEST IS INITIALIZED
1396 005470 017703	175322		.WORD 340		;SAVE XMIT VECTOR
1397 005474 012777	005524	175314	BIT #BIT6,BTCSR		;SET UP INTERRUPT VECTOR FOR ERROR REPORT
1398 005502 004737	015056		BEQ 28		;SET PSW TO PRIORITY-7
1399 005506 000340			ERROR 44		
1400 005510 032777	000100	175256	BR 28		;TEST BIT6 OF TCSR
1401 005516 001404					;BR IF ZERO
1402 005520 104044					;BIT6 IN TCSR NOT CLEAR AFTER RESET
1403					
1404 005522 000402					
1405					
1406 005524 022626			18: CMP (SP) . , (SP) .		;RESTORE SP AFTER INTERRUPT
1407 005526 104045			ERROR 45		;XMIT INTERRUPT OCCURRED PRIO-7
1408					
1409					

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1045) 04-JAN-85 11:58 PAGE 29  
T23 TEST THAT SLU2 BIT6(XMIT INT EN) CAN BE SET & RESET

SEQ 0043

```

1410 005530 052777 000100 175236 2$: BIS #BIT6,BTCR ;SET BIT6 OF TCSR
1411 005536 032777 000100 175230 BIT #BIT6,BTCR ;TEST BIT6 OF TCSR
1412 005544 C01001 BNE 3$ ;BR, IF SET
1413
1414 005546 104046
1415
1416
1417 005550 042777 000100 175216 3$: BIC #BIT6,BTCR ;CLEAR BIT6 OF TCSR
1418 005556 032777 000100 175210 BIT #BIT6,BTCR ;TEST BIT6 OF TCSR
1419 005564 001401 BEQ 4$ ;BR IF CLEAR
1420 005566 104047 ERROR 47 ;CANNOT SET BIT6 OF TCSR
1421
1422
1423 005570 032737 000001 001120 4$: BIT $1,BR$ENV ;ARE WE RUNNING UNDER APT
1424 005576 001403 BEQ 70$ ;IF NO THEN DO TEST
1425 005600 005737 001106 TST $0$PASS ;IS THIS FIRST PASS
1426 005604 001011 BNE 5$ ;IF NO THEN SKIP TO END OF TEST
1427 005606 052777 000100 175160 70$: BIS #BIT6,BTCR ;SET BIT6 OF TCSR
1428 005614 000005 RESET #BIT6,BTCR ;CLEAR BIT6 WITH RESET
1429 005616 032777 000100 175150 BIT #BIT6,BTCR ;TEST BIT6 OF TCSR
1430 005624 001401 BEQ 5$ ;BR IF CLEAR
1431
1432
1433 005626 104050
1434 005630 010377 175162 5$: ERROR 50 ;CANNOT CLEAR BIT6 OF TCSR WITH RESET
1435 ;RESTORE XMIT VECTOR
1436
1437
1438
1439 ;TEST 24 TEST THAT SLU2 BIT6 OF RCSR CAN BE SET & RESET
1440
1441 005634 000004 TST24: SCOPE ;*****+
1442 005636 012737 000024 001104 MOV #24,$TESTN ;SET TEST NUMBER IN APT MAIL BOX
1443 005644 042777 000100 175116 BIC #BIT6,BRCR ;MAKE SURE BIT UNDER TEST IS INITIALIZED
1444 005652 017703 175134 MOV BRVECT,R3 ;SAVE RECEIVE VECTOR
1445 005656 012777 005706 175126 MOV $1$,BRVECT ;SET UP INTERRUPT VECTOR FOR ERROR REPORT
1446 005664 004737 015056 JSR PC,WRPSW ;SET PSW TO PRIORITY=7
1447 005670 000340 WORD 340
1448 005672 032777 000100 175070 BIT #BIT6,BRCR ;TEST BIT6 OF RCSR
1449 005700 001404 BEQ 2$ ;TEST BIT6 OF RCSR
1450 005702 104051 ERROR 51 ;BIT6 OF RCSR NOT CLEAR AFTER RESET
1451
1452 005704 000402 BR 2$ ;TEST BIT6 OF RCSR
1453
1454 005706 022626 1$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
1455 005710 104052 ERROR 52 ;RCVR INTERRUPT WITH PRIORITY=7
1456
1457
1458 005712 052777 000100 175050 2$: BIS #BIT6,BRCR ;SET BIT6 OF RCSR
1459 005720 032777 000100 175042 BIT #BIT6,BRCR ;TEST BIT6 OF RCSR
1460 005726 001001 BNE 3$ ;BP, IF SET
1461
1462 005730 104053
1463
1464
1465 005732 042777 000100 175030 3$: BIC #BIT6,BRCR ;CLEAR BIT6 OF RCSR

```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 30  
T24 TEST THAT SLU2 BIT6 OF RCSR CAN BE SET & RESET

SEQ 0044

```

1466 005740 032777 000100 175022      BIT    #BIT6,SRCSR   ;TEST BIT6 OF RCSR
1467 005746 001401  BEQ    4$           ;BR, IF CLEAR
1468
1469 005750 104054      ERROR   54          ;CANNOT CLEAR BIT6 OF RCSR
1470
1471
1472 005752 032737 000001 001120 4$:   BIT    #1,$ENV     ;ARE WE RUNNING UNDER APT
1473 005760 001403  BEQ    70$          ;IF NO THEN DO TEST
1474 005762 005737 001106  TST    #0$PASS    ;IS THIS FIRST PASS
1475 005766 001011  BNE    51          ;IF NO THEN SKIP TO END OF TEST
1476 005770 052777 000100 174772 70$:   BIS    #BIT6,SRCSR  ;SET BIT6 OF RCSR
1477 005776 000005  RESET   BIT    #BIT6,SRCSR  ;CLEAR BIT6OF RCSR WITH RESET
1478 006000 032777 000100 174762  BEQ    51          ;TEST BIT6 OF RCSR
1480 006006 001401  BEQ    51           ;BR, IF CLEAR
1481
1482 006010 104055      ERROR   55          ;CANNOT CLEAR BIT6 OF RCSR WITH RESET
1483 006012 010377 174774      5$:   MOV    R3,SRVECT  ;RESTORE RECEIVE VECTOR
1485
1486
1487
1488
1489 ;*TEST 25      TEST THAT SLU2 RCVR DONE (?) SET & CLEAR PROPERLY
1490 ;*****
1491 006016 000004      TST25: SCOPE
1492 006020 012737 000025 001104      MOV    #25,$TESTN  ;SET TEST NUMBER IN APT MAIL BOX
1493 006026 005077 174740  CLR    SRBUF    ;INITIALIZE REGISTER BEFORE TESTING
1494 006032 005000      CLR    R0        ;CLEAR TIMER
1495 006034 005077 174736  CLR    STBUF    ;LOAD TRANSMIT BUFFER
1496 006040 105777 174724  WDONE: TSTB   #RCSR    ;CHECK FOR RECEIVER DONE
1497 006044 100403      BMI    1$           ;BR, IF DONE
1498 006046 005200      INC    R0        ;INCREMENT TIMER, IF NOT DONE
1499 006050 001373      BNE    WDONE    ;CONTINUE WAIT IF TIME REMAINS
1500 006052 104056      ERROR   56          ;RECEIVER DONE NEVER SET
1501
1502
1503 006054 032737 000001 001120 1$:   BIT    #1,$ENV     ;ARE WE RUNNING UNDER APT
1504 006062 001403  BEQ    70$          ;IF NO THEN DO TEST
1505 006064 005737 001106  TST    #0$PASS    ;IS THIS FIRST PASS
1506 006070 001005      BNE    2$           ;IF NO THEN SKIP TO END OF TEST
1507 006072 000005 174670      70$:   RESET   TSTB   #RCSR    ;CLEAR DONE WITH RESET
1508 006074 105777      TSTB   #RCSR    ;CHECK FOR DONE CLEAR
1510 006100 001401  BEQ    2$           ;CLEAR RECEIVER BUFFER
1511
1512 006102 104057      ERROR   57          ;RESET DID NOT CLEAR RCVR DONE
1513
1514 006104 005777 174662      2$:   TST    SRBUF    ;CLEAR RECEIVER BUFFER
1515
1516
1517
1518 ;*TEST 26      TEST SLU2 THAT READING RBUF CLEARS RECEIVER DONE
1519 ;*****
1520
1521 006110 000004      TST26: SCOPE

```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 31  
T26 TEST SLUR THAT READING RBUF CLEARS RECEIVER DONE

ED 0045

1522 006112 012737 000026 001104  
1523 006120 005077 174646  
1524 006124 005077 174646  
1525 006130 105777 174634  
1526 006134 100375  
1527 006136 017700 174630  
1528 006142 105777 174622  
1529 006146 001401  
1530 006150 104060

1531  
1532 006152  
1533  
1534  
1535  
1536  
1537 006152 000004  
1538 006154 012737 000027 001104  
1539 006162 032737 000004 001156  
1540 006170 001002  
1541 006172 000137 006524  
1542 006176 013703 000004  
1543 006176 013703 000004  
1544 006202 012737 006216 000004  
1545 006210 005777 174574  
1546 006214 000402  
1547  
1548 006216 022626  
1549 006220 104061  
1550  
1551 006222 010337 000004  
1552  
1553  
1554  
1555  
1556 006226 000004  
1557 006230 012737 000030 001104  
1558 006236 042777 000100 174544  
1559 006244 017703 174562  
1560 006250 012777 006300 174554  
1561 006256 004737 015056  
1562 006262 000340  
1563 006264 032777 000100 174516  
1564 006272 001404  
1565 006274 104062  
1566  
1567 006276 000402  
1568  
1569 006300 022626  
1570 006302 104063  
1571  
1572  
1573 006304 052777 000100 174476  
1574 006312 032777 000100 174470  
1575 006320 001001  
1576  
1577 006322 104064

1\$: MOV #26,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
CLR #RBUF ;INITIALIZE REGISTER BEFORE TESTING,  
CLR #TBUF ;LOAD TRANSMITTER  
TSTB #RCCSR ;WAIT FOR RECEIVER DONE  
BPL 1\$  
MOV #RBUF,RO ;READ RECEIVE BUFFER  
TSTB #RCCSR ;CHECK FOR RECEIVE DONE CLEAR  
BEQ TST27 ;BR, IF CLEAR TO NEXT TEST  
ERROR 60 ;READING RBUF DID NOT CLEAR RCVR DONE

LTCRT:  
1\$: \*\*\*\* TEST 27 TEST ABILITY TO ACCESS LKS \*\*\*\*  
TST27: SCOPE  
MOV #27,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
BIT #BIT2,#DEV# ;DO THESE TESTS FOR THIS DEVICE?  
BNE 99\$ ;IF YES CONTINUE WITH TESTS  
JMP UNIQUE ;IF NO GO TO START OF NEXT SET OF TESTS.

99\$: MOV #04,R3 ;SAVE TIMEOUT VECTOR  
MOV #1\$,#04 ;SET UP TIMEOUT VECTOR  
TST #LKS ;ACCESS LKS  
BR 2\$ ;NO TIMEOUT - BR TO END OF TEST

1\$: CMP (SP)>,(SP); RESTORE SP AFTER TIMEOUT  
ERROR 61 ;CAN NOT ACCESS LKS

2\$: MOV R3,#04 ;RESTORE TIMEOUT VECTOR

1\$: \*\*\*\* TEST 30 TEST THAT BIT6 OF LKS CAN BE SET & RESET \*\*\*\*  
TST30: SCOPE  
MOV #30,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
BIC #BIT6,#LKS ;MAKE SURE BIT UNDER TEST IS INITIALIZED BEFORE TESTING  
MOV #RTCVT,R3 ;SAVE LINE CLOCK VECTOR  
MOV #1\$,#RTCVT ;SET UP INTERRUPT VECTOR FOR ERROR REPORT  
JSR PC,WRPSW ;SET PSW TO PRIORITY ?  
.WORD 340  
BIT #BIT6,#LKS ;TEST BIT6 OF LKS  
BEQ 2\$ ;BIT6 OF LKS NOT CLEAR AFTER RESET  
ERROR 62 ;BIT6 OF LKS NOT CLEAR AFTER RESET  
BR 2\$ ;BIT6 OF LKS NOT CLEAR AFTER RESET

1\$: CMP (SP)>,(SP); RESTORE SP AFTER INTERRUPT  
ERROR 63 ;LKS INTERRUPT WITH PRIORITY ?

2\$: BIS #BIT6,#LKS ;SET BIT6 OF LKS  
BIT #BIT6,#LKS ;TEST BIT6 OF LKS  
BNE 3\$ ;BR IF SET  
ERROR 64

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 3c  
T30 TEST THAT BIT6 OF LKS CAN BE SET & RESET

SEQ 0046

1578 :CANNOT SET BIT6 OF LK  
1579  
1580 006324 042777 000100 174456 3\$: BIC #BIT6,SLKS :CLEAR BIT6 OF LKS  
1581 006332 032777 000100 174450 BIT #BIT6,SLKS :TEST BIT6 OF LK  
1582 006340 001401 BEQ 4\$  
1583 006342 104065 ERROR 65  
1584 :CANNOT CLEAR BIT6 OF LKS  
1585 006344 032737 000001 001120 4\$: BIT #1,\$0\$ENV :ARE WE RUNNING UNDER APT  
1586 006352 001403 BEQ 70\$ :IF NO THEN DO TEST  
1587 006354 005737 001106 TST #0\$PASS :IS THIS FIRST PASS  
1588 006360 001011 BNE 5\$ :IF NO THEN SKIP TO END OF TEST  
1589 006362 052777 000100 174420 70\$: BIS #BIT6,SLKS :SET BIT6 OF LKS  
1590 006370 000005 RESET #BIT6,SLKS :CLEAR BIT6 OF LKS WITH RESET  
1591 006372 032777 000100 174410 BIT #BIT6,SLKS :TEST BIT6 OF LKS  
1593 006400 001401 BEQ 5\$ :BR IF CLEAR  
1594  
1595 006402 104066 ERROR 66 :CANNOT CLEAR BIT6 OF LKS WITH RESET  
1596 006404 010377 174422 5\$: MOV R3,BRTCVT :RESTORE LINE CLOCK VECTOR  
1598  
1599  
1600  
1601  
1602 :\*\*\*\*\*  
1603 ;\*TEST 31 TEST THAT BIT7 OF LKS SETS & CAN BE CLEARED  
1604 :\*\*\*\*\*  
1605 006410 000004 TST31: SCOPE  
1606 006412 012737 000031 001104 MOV #31,\$TESTN :SET TEST NUMBER IN APT MAIL BOX  
1607 006420 032737 000001 001120 BIT #1,\$0\$ENV :ARE WE RUNNING UNDER APT  
1608 006426 001403 BEQ 70\$ :IF NO THEN DO TEST  
1609 006430 005737 001106 TST #0\$PASS :IS THIS FIRST PASS  
1610 006434 001033 BNE TST32 :IF NO THEN SKIP TO NEXT TEST  
1611 006436 000005 70\$: RESET :CLEAR EVERYTHING & SET BIT7 OF LKS  
1612 006436 000005 1\$: TSTB SLKS :TEST FOR BIT7 OF LKS  
1613 006440 105777 174344 BMI 2\$ :BR IF SET  
1614 006444 100401  
1615  
1616 006446 104067 ERROR 67 :BIT7 OF LKS DID NOT SET WITH RESET  
1617  
1618 006450 042777 000200 174332 2\$: BIC #BIT7,SLKS :CLEAR BIT7 OF LKS  
1619 006456 032777 000200 174324 BIT #BIT7,SLKS :TEST BIT7 OF LKS  
1620 006464 001410 BEQ 3\$  
1621 006466 042777 000200 174314 BIC #BIT7,SLKS :TRY ONE MORE TIME BECAUSE THE CLOCK  
1622 006474 032777 000200 174306 BIT #BIT7,SLKS :MAY HAVE SET IMMEDIATELY AFTER THE FIRST CLEAR  
1623 006502 001401 BEQ 3\$  
1624  
1625 006504 104070 ERROR 70 :CAN NOT CLEAR BIT7 OF LKS  
1626  
1627 006506 005000 3\$: CLR R0 :CLEAR TIMER  
1628 006510 105777 174274 CONT: TSTB SLKS :TEST FOR BIT7 OF LKS  
1629 006514 100403 BMI TST32 :BR, IF SET  
1630 006516 005200 INC R0 :INCREMENT TIMER  
1631 006520 001373 BNE CONT :CONTINUE UNTIL TIME EXPIRES  
1632  
1633 006522 104071 ERROR 71 :BIT7 OF LKS DOES NOT SET

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 33  
T31 TEST THAT BIT7 OF LKS SETS & CAN BE CLEARED

SEQ 0047

14

1634  
1635 006524  
1636  
1637  
1638 ;\*\*\*\*\*  
1639 ;TEST 32 UNIQUE INTERNAL ADDRESS TEST  
1640 TST32: SCOPE  
1641 006524 000004 000032 001104 MOV #32,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
1642 006526 012737 000001 001120 BIT #1,\$ENV ;ARE WE RUNNING UNDER APT  
1643 006534 032737 000001 001120 BEQ 70\$ ;IF NO THEN DO TEST  
1644 006542 001403 TST \$0\$PASS ;IS THIS FIRST PASS  
1645 006544 005737 001106 BNE TST33 ;IF NO THEN SKIP TO NEXT TEST  
1646 006550 001053 70\$: MOV #340,PS ;WE WILL BE PLAYING WITH BIT6  
1647 006552 012737 000340 177776 MOV #RCSR,R0 ;SO LOCK OUT EXTRANEUS INTERRUPTS  
1648 006560 012700 002770 1\$: MOV #RCSR,R3 ;GET LOCATION OF FIRST REGISTER ADDRESS  
1649 006564 012703 002770 ;MAKE R3 POINT TO LOCATION OF FIRST  
1650 ;REGISTER ADDRESS  
1651 006570 012701 000011 MOV #11,R1 ;SET LOOP COUNTER TO CLEAR ALL REG.  
1652 006574 005033 2\$: CLR #R3); ;CLEAR A REGISTER  
1653 006576 077102 SOB R1,2\$ ;LOOP UNTIL ALL REGISTERS CLEARED  
1654 006600 012770 000100 000000 MOV #BIT6,#R0) ;SET TEST BIT IN DEVICE REGISTERS  
1655 006606 012701 002770 MOV #RCSR,R1 ;GET LOCATION OF FIRST REGISTER ADDRESS  
1656 006612 012702 000011 MOV #11,R2 ;SET UP TEST LOOP COUNTER  
1657 006616 032731 000100 3\$: BIT #BIT6,#R1); ;IS TEST BIT SET IN THIS REGISTER  
1658 006622 001006 BNE 5\$ ;IF YES GO SEE IF THERE IS AN ERROR  
1659 006624 077204 4\$: SOB R2,3\$ ;LOOP UNTIL ALL REGISTER CHECKED  
1660 006626 020027 003010 CMP R0,\$LKS ;ARE WE DONE TESTING  
1661 006632 001422 BEQ 7\$ ;IF YES GO TO NEXT TEST  
1662 006634 005030 CLR #R0); ;CLEAR REGISTER JUST TESTED AND POINT  
1663 ;TO NEXT ONE  
1664 ;CONTINUE TESTING  
1665 006636 00:752 5\$: BR 1\$ ;DID WE COMPARE THE REGISTER TO ITSELF?  
1666 006640 021041 CMP (R0),-(R1) ;IF YES GET OVER ERROR CALL  
1667 006642 001413 BEQ 6\$ ;IF NO SET UP ERROR INFORMATION  
1668 006644 011037 001029 MOV (R0),\$GADDR  
1669 006650 011137 001022 MOV (R1),\$BADDR  
1670 006654 017037 000000 001024 MOV (R0),\$GDDAT  
1671 006662 017137 000000 001026 MOV (R1),\$BDDAT  
1672 006670 104072 ERROR 72 ;WRITE TO 1 INTERNAL ADDRESS MODIFIED  
1673 ;ANOTHER SO ADDRESS NOT UNIQUE  
1674 006672 0627C1 000002 6\$: ADD #2,R1 ;RESTORE POINTER  
1675 006676 000752 BR 4\$ ;GET BACK IN TEST LOOP  
1676 006700 7\$: ;  
1677

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 34  
T32 UNIQUE INTERNAL ADDRESS TEST

SEQ 0048

1678 006700 SLU1IT:  
1679  
1680  
1681 ;:\*\*\*\*\*  
1682 ;:TEST 33 TEST THAT SLU1 XMIT INTERRUPTS ONLY WHEN ENABLED  
1683 TST33: SCOPF  
1684 MOV #33,\$TESTN ;:SET TEST NUMBER IN APT MAIL BOX  
1685 BIT #1,\$ENV ;:IF NOT UNDER APT  
1686 BEQ 70\$ ;: THEN RUN THIS SERIES OF TESTS  
1687 TST \$0\$PASS ;: ELSE IF FIRST PASS  
1688 BEQ 70\$ ;: THEN RUN THESE TESTS  
1689 JMP SLU2IT ;: ELSE DO NOT RUN THESE TESTS  
1690 006732 032737 000033 001104 70\$:  
1691 006732 032737 000001 001156 BIT #8BIT0,\$0\$DEVM ;DO THESE TESTS FOR THIS DEVICE?  
1692 006740 001002 000137 010600 BNE 99\$ ;:IF YES CONTINUE WITH TESTS  
1693 006742 000137 010600 JMP SLU2IT ;:IF NO GO TO START OF NEXT SET OF TESTS.  
1694 006746 000005 99\$:  
1695 006750 042777 000100 174026 RESET  
1696 17703 174044 BIC #8BIT6,\$CTCSR ;CLEAR THE WORLD  
1697 017703 174044 MOV BCTVECT,R3 ;CLEAR TRANSMIT INTERRUPT ENABLE  
1698 006762 012777 007006 174036 MOV #2\$,BCTVECT ;SAVE XMIT VECTOR  
1699 105777 174010 1\$: TSTB \$CTCSR ;POINT XMIT VECTOR TO ERROR REPORT  
1700 006774 100375 BPL 1\$ ;WAIT FOR DONE  
1701 006776 004737 015056 JSR PC,WRPSW ;SET PSW TO PRIORITY 3  
1702 007002 000140 .WORD 140  
1703 007004 000402 BR 3\$  
1704  
1705 007006 022626 2\$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT  
1706 007010 104074 ERROR 74  
1707  
1708 007012 012777 007032 174006 3\$: MOV #4\$,BCTVECT ;XMIT INTERRUPTS WITH INTERRUPT ENABLE CLEAR  
1709 007020 052777 000100 173756 BIS #8BIT6,\$CTCSR ;SET XMIT VECTOR TO END OF TEST  
1710 007026 000240 NOP ;ENABLE INTERRUPTS  
1711  
1712 007030 104075 ERROR 75 ;XMIT DID NOT INTERRUPT  
1713  
1714 007032 042777 000100 173744 4\$: BIC #8BIT6,\$CTCSR ;DISABLE INTERRUPTS  
1715 007040 022626 CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT  
1716 007042 010377 173760 MOV R3,BCTVECT ;RESTORE XMIT VECTOR  
1717  
1718  
1719 ;:\*\*\*\*\*  
1720 ;:TEST 34 TEST SLU1 XMIT INTERRUPTS DO NOT OCCUR WHEN DISABLED  
1721 ;:\*\*\*\*\*  
1722 TST34: SCOPE  
1723 007046 000004 MOV #34,\$TESTN ;:SET TEST NUMBER IN APT MAIL BOX  
1724 007050 012737 000034 001104 BIC #8BIT6,\$CTCSR ;:DISABLE INTERRUPTS  
1725 007056 042777 000100 173720 JSR PC,WRPSW ;:SET PSW TO PRIORITY 7  
1726 007064 004737 015056 .WORD 340  
1727 007070 000340 MOV BCTVECT,R3 ;:SAVE XMIT VECTOR  
1728 007072 017703 173730 MOV #2\$,BCTVECT ;:POINT XMIT VECTOR TO ERROR REPORT  
1729 007076 012777 007124 173722 1\$: TSTB \$CTCSR ;:WAIT FOR DONE  
1730 007104 105777 173674 BPL 1\$ ;:ENABLE INTERRUPT  
1731 007110 100375 BIS #8BIT6,\$CTCSR  
1732 007112 052777 000100 173664 NOP  
1733 007120 000240 BR 3\$ ;CONTINUE TEST

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 35  
T34 TEST SLU1 XMIT INTERRUPTS DO NOT OCCUR WHEN DISABLED

SEQ 0049

1734  
1735 007124 022626 2\$: CMP (SP) ., (SP). ; RESTORE SP AFTER INTERRUPT  
1736 007126 104076 ERROR 76  
1737  
1738 007130 042777 000100 173646 5\$: BIC #BIT6, BCTCSR ; XMIT INTERRUPTS AT PRIORITY-7  
1739 007136 012777 007156 173662 MOV #4\$, BCTVECT ; CLEAR INTERRUPT ENABLE  
1740 007144 004737 015056 JSR PC, WRPSW ; POINT XMIT VECTOR TO ERROR REPORT  
1741 007150 000140 .WORD 140 ; SET PSW TO PRIORITY 3  
1742 007152 000240 NOP  
1743 007154 000402 BR 5\$ ; BR TO END OF TEST-NO INTERRUPT  
1744  
1745 007156 022626 4\$: CMP (SP) ., (SP). ; RESTORE SP AFTER INTERRUPT  
1746 007160 104077 ERROR 77  
1747  
1748 007162 010377 173640 5\$: MOV R3, BCTVECT ; XMIT INTERRUPT OCCURES WITH BIT6 CLEAR  
1749 ; RESTORE XMIT VECTOR  
1750  
1751 ;\*\*\*\*\*  
1752 ;\*TEST 35 TEST SLU1 TRANSMITTER FOR DOUBLE INTERRUPTS  
1753 ;\*\*\*\*\*  
1754 007166 000004 TST35: SCOPE  
1755 007170 012737 000035 001104 MOV #35, #TESTN ; SET TEST NUMBER IN APT MAIL BOX  
1756 007176 042777 000100 173600 BIC #BIT6, BCTCSR ; CLEAR INTERRUPT ENABLE  
1757 007204 017703 173616 MOV BCTVECT, R3 ; SAVE XMIT VECTOR  
1758 007210 017704 173614 MOV BCTPSW, R4 ; SAVE XMIT PSW VECTOR  
1759 007214 012777 007256 173604 MOV #2\$, BCTVECT ; SET UP XMIT VECTOR  
1760 007222 012777 000340 173600 MOV #340, BCTPSW ; SET PIO 7 AFTER INTERRUPT  
1761 007230 004737 015056 JSR PC, WRPSW ; SET PSW TO PRIORITY 3  
1762 007234 000140 .WORD 140  
1763 007236 105777 173542 1\$: TSTB BCTCSR ; WAIT FOR DONE  
1764 007242 100375 BPL 1\$  
1765 007244 052777 000100 173532 BIS #BIT6, BCTCSR ; ENABLE INTERRUPTS  
1766 007252 000240 NOP  
1767  
1768 007254 104100 ERROR 100 ; XMIT INTERRUPT DID NOT OCCUR  
1769  
1770 007256 022626 2\$: CMP (SP) ., (SP). ; RESTORE SP AFTER INTERRUPT  
1771 007260 012777 007306 173540 MOV #4\$, BCTVECT ; POINT XMIT VECTOR TO ERROR  
1772 007266 004737 015056 JSR PC, WRPSW ; SET PSW TO PRIORITY 3  
1773 007272 000140 .WORD 140  
1774 007274 000240 NOP ; GIVE TIME FOR ANY INTERRUPTS  
1775 007276 042777 000100 173500 BIC #BIT6, BCTCSR ; DISABLE INTERRUPTS  
1776 007304 000402 BR 5\$ ; BR TO END OF TEST  
1777  
1778 007306 022626 4\$: CMP (SP) ., (SP). ; RESTORE SP AFTER INTERRUPT  
1779 007310 104101 ERROR 101  
1780 ; XMIT RE-INTERRUPTED  
1781 007312 010377 173510 5\$: MOV R3, BCTVECT ; RESTORE XMIT VECTOR  
1782 007316 010477 173506 MOV R4, BCTPSW ; RESTORE XMIT PSW VECTOR  
1783  
1784 ;\*\*\*\*\*  
1785 ;\*TEST 36 TEST THAT SLU1 XMIT INTERRUPT CLEARS WITH LOADING TBUF  
1786 ;\*\*\*\*\*  
1787 007322 000004 TST36: SCOPE  
1788 007324 012737 000036 001104 MOV #36, #TESTN ; SET TEST NUMBER IN APT MAIL BOX  
1789 007332 042777 000100 173444 BIC #BIT6, BCTCSR ; DISABLE INTERRUPTS

L4

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 36  
T36 TEST THAT SLU1 XMIT INTERRUPT CLEARS WITH LOADING TBUF

SEQ 0050

```

1790 007340 004737 015056 JSR PC,WRPSW ;SET PSW TO PRIORITY 7
1791 007344 000340 .WORD 340
1792 007346 017703 173454 MOV BCTVECT,R3 ;SAVE XMIT VECTOR
1793 007352 012777 007424 173446 MOV #28,BCTVECT ;POINT XMIT VECTOR TO ERROR
1794 007360 052777 000100 173416 BIS #BIT6,BCTCSR ;ENABLE INTERRUPTS
1795 007366 005077 173414 CLR BCTBUF ;LOAD TBUF
1796 007372 105777 173406 1$: TSTB BCTCSR ;WAIT FOR DONE (INTERRUPT)
1797 007376 100375 173402 CLR BCTBUF ;FILL SECOND BUFFER TO RESET INT
1798 007400 005077 004737 015056 JSR PC,WRPSW ;ALLOW INTERRUPTS
1800 007410 000140 .WORD 140
1801 007412 000240 NOP
1802 007414 042777 000100 173362 BIC #BIT6,BCTCSR ;GIVE TIME FOR ANY INTERRUPTS
1803 007422 000402 BR 3$ ;DISABLE INTERRUPTS
1804 ;BR TO END OF TEST
1805 007424 022626 2$: CMP (SP)+,(SP)+ ;RESTORE SP AFTER INTERRUPT
1806 007426 104102 ERROR 102
1807 ;LOADING TBUF DID NOT CLEAR INTERRUPT.
1808 007430 010377 173372 3$: MOV R3,BCTVECT ;RESTORE XMIT VECTOR
1809
1810
1811
1812
1813
1814
1815
1816
1817 ;***** TEST 37 TEST THAT SLU1 RCVR INTERRUPTS ONLY WHEN ENABLED *****
1818 ;TEST 37 TEST THAT SLU1 RCVR INTERRUPTS ONLY WHEN ENABLED
1819 ;*****
1820 007434 000004 TST37: SCOPE ;SET TEST NUMBER IN APT MAIL BOX
1821 007436 012737 000037 001104 MOV #37,TESTN ;MAKE SURE NO INTERRUPTS ARE PENDING FROM
1822 007444 000005 RESET ;ANOTHER TEST
1823
1824 007446 042777 000100 173330 BIC #BIT6,BCTCSR ;DISABLE TRANSMIT INTERRUPTS
1825 007454 042777 000100 173316 BIC #BIT6,BRCCSR ;DISABLE RECEIVER INTERRUPTS
1826 007462 052777 000004 173314 BIS #BIT2,BCTCSR ;SET MAINTENANCE WRAP
1827 007470 017703 173326 MOV SCRVECT,R3 ;SAVE RECEIVE VECTOR
1828 007474 012777 007532 173320 MOV #28,BCRVECT ;POINT RCV VECTOR TO ERROR REPORT
1829 007502 004737 015056 JSR PC,WRPSW ;SET PSW TO PRIORITY 3
1830 007506 000140 .WORD 140
1831 007510 005077 173272 CLR BCTBUF ;SEND A CHARACTER
1832 007514 105777 173260 1$: TSTB BCRCSR ;WAIT FOR RECEIVER DONE
1833 007520 100375 BPL 1$ ;CLEAR MAINTENANCE BIT
1834 007522 042777 000004 173254 BIC #BIT2,BCTCSR ;CONTINUE TEST
1835 007530 000405 BR 3$ ;CLEAR MAINTENANCE BIT
1836
1837 007532 042777 000004 173244 2$: BIC #BIT2,BCTCSR ;RESTORE SP AFTER INTERRUPT
1838 007540 022626 CMP (SP)+,(SP)+ ;RECEIVER INTERRUPTS WITH INT. ENABLE CLEAR
1839 007542 104103 ERROR 103
1840
1841 007544 012777 007572 173250 3$: MOV #48,BCRVECT ;POINT RCV VECTOR TO END OF TEST
1842 007552 052777 000100 173220 BIS #BIT6,BRCCSR ;ENABLE RCV INTERRUPTS
1843 007560 000240 NOP ;GIVE ANY INTERRUPTS TIME
1844 007562 042777 000004 173214 BIC #BIT2,BCTCSR ;CLEAR MAINTENANCE BIT

```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 37  
T37 TEST THAT SLU1 RCVR INTERRUPTS ONLY WHEN ENABLED

SEQ 0051

114

```

1846 007570 104104           ERROR    104
1847
1848
1849 007572 042777 000100 173200 4$:   BIC     #BIT6,SCRCSR
1850 007600 042777 000004 173176      BIC     #BIT2,SCTCSR
1851 007606 022626          CMP     (SP) .,(SP) .
1852 007610 010377 173206          MOV     R3,SCRVECT
1853
1854
1855
1856
1857
1858 007614 000004          TST40: SCOPE
1859 007616 012737 000040 001104      MOV     #40,$TESTN
1860 007624 000005          RESET
1861 007626 004737 015056          JSR     PC,WRPSW
1862 007632 000340          MOV     .WORD 340
1863 007634 017703 173162          MOV     SCRVECT,R3
1864 007640 012777 007700 173154      MOV     #2$,SCRVECT
1865 007646 052777 000004 173130      BIS     #BIT2,SCTCSR
1866 007654 005077 173126          CLR     SCTBUF
1867 007660 105777 173114          TSTB
1868 007664 100375          BPL    1$
1869 007666 052777 000100 173104      BIS     #BIT6,SCRCSR
1870 007674 000240          NOP
1871 007676 000405          BR     3$
1872 007700 042777 000004 173076 2$:   BIC     #BIT2,SCTCSR
1873 007706 022626          CMP     (SP) .,(SP) .
1874 007710 104105          ERROR
1875
1876
1877 007712 042777 000100 173060 3$:   BIC     #BIT6,SCRCSR
1878 007720 012777 007746 173074      MOV     #4$,SCRVECT
1879 007725 004737 015056          JSR     PC,WRPSW
1880 007732 000140          .WORD 140
1881 007734 000240          NOP
1882 007736 042777 000004 173040      BIC     #BIT2,SCTCSR
1883 007744 000405          BR     5$
1884
1885 007746 042777 000004 173050 4$:   BIC     #BIT2,SCTCSR
1886 007754 022626          CMP     (SP) .,(SP) .
1887 007756 104106          ERROR
1888
1889 007760 010377 173036          5$:   MOV     R3,SCRVECT
1890
1891
1892
1893
1894
1895 007764 000004          TST41: SCOPE
1896 007766 012737 000041 001104      MOV     #41,$TESTN
1897 007774 000005          RESET
1898 007776 017703 173020          MOV     SCRVECT,R3
1899 010002 017704 173016          MOV     SCRPSW,R4
1900 010006 012777 010070 173006      MOV     #2$,SCRVECT
1901 010014 012777 000340 173002      MOV     #340,SCRPSW

```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN 85 11:58 PAGE 38  
T41 TEST SLU1 RECEIVER FOR DOUBLE INTERRUPTS

SEQ 0052

1902	010022	004737	015056		JSR	PC,WRPSW	;SET PSW TO PRIORITY 3
1903	010026	000140				.WORD 140	
1904	010030	052777	000004	172746	BIS	#BIT2,8CTCSR	;SET MAINTENANCE WRAP
1905	010036	005077	172744		CLR	8CTBUF	;SEND A CHARACTER
1906	010042	105777	172732		TSTB	8CRCSR	;WAIT FOR RCVR DONE
1907	010046	100375			BPL	1\$	
1908	010050	042777	000004	172726	BIC	#BIT2,8CTCSR	;CLEAR MAINTENANCE BIT
1909	010056	052777	000100	172714	BIS	#BIT6,8CRCSR	;ENABLE RCV INTERRUPTS
1910	010064	000240			NOP		;GIVE SOME TIME
1911							
1912	010066	104107			ERROR	107	
1913							;RCVR INTERRUPT DID NOT OCCUR
1914							
1915	010070	022626			2\$:	CMP (SP)+,(SP)+	;RESTORE SP AFTER INTERRUPT
1916	010072	012777	010124	172722	MOV	#3\$,ACRVECT	;POINT RCV VECTOR TO ERROR REPORT
1917	010100	004737	015056		JSR	PC,WRPSW	;PESET PSW TO PRIORITY 3
1918	010104	000140			.WORD	140	
1919	010106	000240			NOP		;GIVE SOME TIME
1920	010110	042777	000100	172662	BIC	#BIT6,8CRCSR	;CLEAR INTERRUPT ENABLE
1921	010116	010477	172702		MOV	R4,ACRPSW	;RESTORE RECEIVE PSW VECTOR
1922	010122	000402			BR	4\$	;BR TO END OF TEST
1923							
1924	010124	022626			3\$:	CMP (SP)+,(SP)+	;RESTORE SP AFTER INTERRUPT
1925	010126	104110			ERROR	110	;RECEIVER RE-INTERRUPTED
1926					4\$:	MOV R3,ACRVECT	;RESTORE RECEIVE VECTOR
1927	010130	010377	172666				
1928							
1929							
1930							*****
1931							;TEST 42 TEST THAT RCVR INTERRUPT CLEARS BY READING RBUF
1932							*****
1933	010134	000004			TST42: SCOPE		
1934	010136	012737	000042	001104	MOV	#42,\$TESTN	;SET TEST NUMBER IN APT MAIL BOX
1935	010144	000005			RESET		;CLEAR EVERYTHING
1936	010146	004737	015056		JSR	PC,WRPSW	;SET PSW PRIORITY TO 7
1937	010152	000340			.WORD	340	
1938	010154	017703	172642		MOV	ACRVECT,R3	;SAVE RECEIVE VECTOR
1939	010160	012777	010246	172634	MOV	#2\$,ACRVECT	;POINT RCV VECTOR TO ERROR REPORT
1940	010166	052777	000100	172604	BIS	#BIT6,8CRCSR	;SET RCVR INTERRUPT ENABLE
1941	010174	052777	000004	172602	BIS	#BIT2,8CTCSR	;SET MAINTENANCE WRAP
1942	010202	005077	172600		CLR	8CTBUF	;SEND A CHARACTER
1943	010206	105777	172566		TSTB	8CRCSR	;WAIT FOR DONE (INTERRUPT)
1944	010212	100375			BPL	1\$	
1945	010214	042777	000004	172562	BIC	#BIT2,8CTCSR	;CLEAR MAINTENANCE BIT
1946	010222	005777	172554		TST	ACRBUF	;READ RBUF TO CLEAR PENDING INTERRUPT
1947	010226	004737	015056		JSR	PC,WRPSW	;SET PSW TO PRIORITY 3
1948	010232	000140			.WORD	140	
1949	010234	000240			NOP		;ALLOW TIME FOR ANY ERRONEOUS INTERRUPT
1950	010236	042777	000100	172534	BIC	#BIT6,8CRCSR	;NO INTERRUPT CLEAR INT. ENABLE
1951	010244	000402			BR	3\$	
1952							
1953	010246	022626			2\$:	CMP (SP)+,(SP)+	;RESTORE SP AFTER INTERRUPT
1954	010250	104111			ERROR	111	;READING RBUF DID NOT CLEAR INTERRUPT
1955							
1956	010252	010377	172544		3\$:	MOV R3,ACRVECT	;RESTORE RECEIVE VECTOR
1957							

1958  
 1959  
 1960  
 1961  
 1962  
 1963 010256 000004  
 1964 010260 012737 000043 001104  
 1965 010266 000005  
 1966 010270 004737 015056  
 1967 010274 000340  
 1968 010276 017703 172520  
 1969 010302 012777 010362 172512  
 1970 010310 052777 000100 172462  
 1971 010316 052777 000004 172460  
 1972 010324 012777 000377 172454  
 1973 010332 105777 172442  
 1974 010336 100375  
 1975 010340 000005  
 1976 010342 004737 015056  
 1977 010346 000140  
 1978 010350 000240  
 1979 010352 042777 000100 172420  
 1980 010360 000402  
 1981  
 1982  
 1983 010362 022626  
 1984 010364 104112  
 1985  
 1986 010366 010377 172430  
 1987  
 1988  
 1989  
 1990  
 1991  
 1992 010372 000004  
 1993 010374 012737 000044 001104  
 1994 010402 032777 002000 170430  
 1995 010410 001032  
 1996 010412 000005  
 1997 010414 052777 000004 172362  
 1998 010422 012700 000003  
 1999 010426 005077 172354  
 2000 010432 105777 172346  
 2001 010436 100375  
 2002 010440 005300  
 2003 010442 001371  
 2004 010444 042777 000004 172332  
 2005 010452 032777 040000 172322  
 2006 010460 001001  
 2007 010462 104113  
 2008  
 2009  
 2010 010464 032777 100000 172310  
 2011 010472 001001  
 2012 010474 104114

BE

```

;***** TEST 43 TEST SLU1 THAT RESET CLEARS RECEIVE INTERRUPT *****
;TEST 43 TEST SLU1 THAT RESET CLEARS RECEIVE INTERRUPT
;***** TEST 44 TEST SLU1 THAT "OVERRUN & ERROR" BITS CAN BE SET *****
;TEST 44 TEST SLU1 THAT "OVERRUN & ERROR" BITS CAN BE SET

TST43: SCOPE
       MOV    #43, TESTN      ;SET TEST NUMBER IN APT MAIL BOX
       RESET
       JSR    PC,WRPSW      ;CLEAR EVERYTHING
       .WORD 340
       MOV    SCRVECT,R3    ;SET PSW TO PRIORITY 7
       SCRVECT
       MOV    #21,SCRCSR     ;SAVE RECEIVE VECTOR
       #BIT6,SCRCSR
       BIS    #BIT6,SCRCSR   ;POINT RCV VECTOR TO ERROR REPORT
       #BIT2,BCTCSR
       BIS    #BIT2,BCTCSR   ;SET RCV INTERRUPT ENABLE
       #BIT2,BCTCSR
       MOV    #377,BCTBUF    ;SET MAINTENANCE WRAP
       #377,BCTBUF
       TSTB   SCRCSR        ;SEND AN ALL 1'S CHARACTER
       SCRCSR
       BPL   18             ;WAIT FOR RCV DONE
       18:
       RESET
       JSR    PC,WRPSW      ;CLEAR RCV INTERRUPT & RBUF
       .WORD 140
       NOP
       BIC    #BIT6,SCRCSR   ;SET PSW TO PRIORITY 3
       BR    38
       #BIT6,SCRCSR
       #38
       #38
       ;ALLOW TIME FOR AN ERRONEOUS INTERRUPT
       ;NO INTERRUPT-CLEAR INT. ENABLE
       ;CONTINUE TEST

18:   CMP   (SP), (SP)      ;RESTORE SP AFTER INTERRUPT
       ERROR  112           ;RESET DID NOT CLEAR RCVR INTERRUPT
       MOV    R3,SCRVECT     ;RESTORE RECEIVE VECTOR

TST44: SCOPE
       MOV    #44, TESTN      ;SET TEST NUMBER IN APT MAIL BOX
       BIT    #BIT10,BSWR     ;IS THIS TEST ENABLED
       BNE   TST45          ;IF DISABLED, BR TO NEXT TEST
       RESET
       CLEAR
       #BIT2,BCTCSR
       BIS    #BIT2,BCTCSR   ;CLEAR EVERYTHING
       #BIT2,BCTCSR
       CLR    BCTBUF         ;SET MAINTENANCE WRAP
       #3,RO
       MOV    #3,RO
       #3,RO
       CLR    BCTBUF         ;SET CHARACTER COUNT TO SEND 3 CHAR.
       #3,RO
       LOAD   BCTBUF         ;LOAD TRANSMIT BUFFER
       #3,RO
       TSTB   BCTCSR        ;WAIT FOR TRANSMIT DONE
       BCTCSR
       BPL   26             ;DECREMENT CHARACTER COUNT
       DEC    RO
       RO
       BNE   18             ;BR IF ALL CHARACTERS NOT TRANSMITTED
       #3,RO
       BIC    #BIT2,BCTCSR   ;CLEAR MAINTENANCE BIT
       #BIT2,BCTCSR
       BIT    #BIT14,BCRBUF   ;TEST FOR "OR" ERROR FLAG
       #BIT14,BCRBUF
       BNE   38             ;BR, IF SET
       #38
       ERROR  113           ;"OR" ERROR FLAG DID NOT SET
       38:
       BIT    #BIT15,BCRBUF   ;TEST "ERROR" FLAG
       BNE   48
       #BIT15,BCRBUF
       #48
       #48
       ERROR  114           ;"ERROR" FLAG DID NOT SET WITH "OR" FLAG
       114
  
```

CJKDFB0 11'24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 40  
744 TEST SLU1 THAT "OVERRUN & ERROR" BITS CAN BE SET

SEQ 005A

2014 010476 :  
2015  
2016  
2017  
2018 ;\*\*\*\*\*  
2019 ;\*TEST 45 TEST SLU1 DATA PATH USING MAINTENANCE WRAP  
2020 TST45: SCOPE  
2021 010500 012737 000045 001104 MOV #45,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2022 010506 000005 RESET ;CLEAR EVERYTHING  
2023 010510 005001 CLR R1 ;CLEAR REGISTER FOR TEST DATA  
2024 010512 052777 000004 172264 BIS #BIT2,\$CTCSR ;SET MAINTENANCE WRAP  
2025 010520 105201 18: INCB R1 ;INCREMENT THE TEST DATA  
2026 010522 010177 172260 MOV R1,\$CTBUF ;XMIT A CHARACTER  
2027 010526 105777 172246 28: TST8 \$CRCR ;WAIT FOR RECEIVER DONE  
2028 010532 100375 BPL 28  
2029 010534 017702 172242 MOV \$CRBUF,R2 ;GET RECEIVED CHARACTER  
2030 010540 020102 CMP R1,R2 ;COMPARE DATA  
2031 010542 001003 BNE 38 ;BR. IF NON-COMPARE  
2032 010544 105701 TST8 R1 ;TEST XMIT DATA FOR ZERO  
2033 010546 001411 BEQ 48 ;BR. IF FINISHED  
2034 010550 000763 BR 18 ;CONTINUE IF NOT  
2035 010552 010137 001024 38: MOV R1,\$GODAT ;STORE THE EXPECTED DATA  
2036 010556 010237 001026 MOV R2,\$BDAT ;STORE RECEIVED DATA  
2037 010562 042777 000004 172214 BIC #BIT2,\$CTCSR ;CLEAR MAINTENANCE BIT  
2038 010570 104115 ERROR 115 ;DATA COMPARE DATA  
2039  
2040 010572 042777 000004 172204 48: BIC #BIT2,\$CTCSR ;CLEAR MAINTENANCE BIT  
2041  
2042

CJKDFB0 11/24 OPTIONS/DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 41  
T45 TEST SLU1 DATA PATH USING MAINTENANCE WRAP

SEQ 0055

2043 010600  
2044  
2045  
2046  
2047  
2048 010600 000004  
2049 010602 012737 000046 001104  
2050 010610 032737 000002 001156  
2051 010616 001002  
2052 010620 000137 012544  
2053 010624 042777 000100 172142  
2054 010632 017703 172160  
2055 010636 012777 010662 172152  
2056 010644 105777 172124  
2057 010650 100375  
2058 010652 004737 015056  
2059 010656 000140  
2060 010660 000402  
2062  
2063 010662 022626  
2064 010664 104116  
2065  
2066 010666 012777 010706 172122  
2067 010674 052777 000100 172072  
2068 010702 000240  
2069  
2070 010704 104117  
2071  
2072 010706 042777 000100 172060  
2073 010714 022626  
2074 010716 010377 172074  
2075  
2076  
2077  
2078  
2079  
2080 010722 000004  
2081 010724 012737 000047 001104  
2082 010732 042777 000100 172034  
2083 010740 004737 015056  
2084 010744 000340  
2085 010746 017703 172044  
2086 010752 012777 011000 172036  
2087 010760 105777 172010  
2088 010764 100375  
2089 010766 052777 000100 172000  
2090 010774 000240  
2091 010776 000402  
2092  
2093 011000 022626  
2094 011002 104120  
2095  
2096 011004 042777 000100 171762  
2097 011012 012777 011032 171776  
2098 011020 004737 015056

SLU2IT:  
;\*\*\*\*\*  
;\*TEST 46 TEST THAT SLU2 XMIT INTERRUPTS ONLY WHEN ENABLED  
;\*\*\*\*\*  
TST46: SCOPE  
MOV #46, #TESTN ;SET TEST NUMBER IN APT MAIL BOX  
BIT #BIT1, #001DEVM ;DO THESE TESTS FOR THIS DEVICE?  
BNE 998 ;IF YES CONTINUE WITH TESTS  
JMP LTCIT ;IF NO GO TO START OF NEXT SET OF TESTS.  
998:  
BIC #BIT6, #BTCSR ;CLEAR TRANSMIT INTERRUPT ENABLE  
MOV #TVECT, R3 ;SAVE XMIT VECTOR  
MOV #24, #TVECT ;POINT XMIT VECTOR TO ERROR REPORT  
TSTB #BTCSR ;WAIT FOR DONE  
BPL 18 ;  
JSR PC, WRPSW ;SET PSW TO PRIORITY 3  
.WORD 140  
BR 38 ;  
;RESTORE SP AFTER INTERRUPT  
28: CMP ERROR (SP), (SP). 116 ;  
;XMIT INTERRUPTS WITH INTERRUPT ENABLE CLEAR  
MOV #48, #TVECT ;SET XMIT VECTOR TO END OF TEST  
BIS #BIT6, #BTCSR ;ENABLE INTERRUPTS  
NOP ;  
;XMIT DID NOT INTERRUPT  
ERROR 117 ;  
;DISABLE INTERRUPTS  
BIC #BIT6, #BTCSR ;RESTORE SP AFTER INTERRUPT  
CMP (SP), (SP). R3, #TVECT ;RESTORE XMIT VECTOR  
;\*\*\*\*\*  
;\*TEST 47 TEST SLU2 XMIT INTERRUPTS DO NOT OCCUR WHEN DISABLED  
;\*\*\*\*\*  
TST47: SCOPE  
MOV #47, #TESTN ;SET TEST NUMBER IN APT MAIL BOX  
BIC #BIT6, #BTCSR ;DISABLE INTERRUPTS  
JSR PC, WRPSW ;SET PSW TO PRIORITY 7  
.WORD 340 ;  
MOV #TVECT, R3 ;SAVE XMIT VECTOR  
MOV #24, #TVECT ;POINT XMIT VECTOR TO ERROR REPORT  
TSTB #BTCSR ;WAIT FOR DONE  
BPL 18 ;  
BIS #BIT6, #BTCSR ;ENABLE INTERRUPT  
NOP ;  
BR 38 ;CONTINUE TEST  
;RESTORE SP AFTER INTERRUPT  
28: CMP ERROR (SP), (SP). 120 ;  
;XMIT INTERRUPTS AT PRIORITY = 7  
MOV #48, #TVECT ;CLEAR INTERRUPT ENABLE  
JSR PC, WRPSW ;POINT XMIT VECTOR TO ERROR REPORT  
;SET PSW TO PRIORITY 3

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN 85 11:44

[ E ]  
MACY11 30(1046) 04-JAN-85 11:58 PAGE 42  
T47 TEST SLU2 XMIT INTERRUPTS DO NOT OCCUR WHEN DISABLED

SEQ 0056

2099 011024 000140 .WORD 140  
2100 011026 000240 NOP  
2101 011030 000402 BR 58 ;BR TO END OF TEST-NO INTERRUPT  
2102  
2103 011032 022626 48: CMP (SP) ., (SP). ;RESTORE SP AFTER INTERRUPT  
2104 011034 104121 ERROR 121  
2105  
2106 011036 010377 171754 58: MOV R3,BTVECT ;XMIT INTERRUPT OCCURES WITH BIT6 CLEAR  
2107  
2108  
2109  
2110  
2111 ;\*\*\*\*\*  
2112 ;\*TEST 50 TEST SLU2 TRANSMITTER FOR DOUBLE INTERRUPTS  
2113 ;\*\*\*\*\*  
2114 011042 000004 TST50: SCOPE  
2115 011044 012737 000050 001104 MOV #50, #TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2116 011052 042777 000100 171714 BIC #BIT6,BTCSR ;CLEAR INTERRUPT ENABLE  
2117 011060 017703 171732 MOV BTVECT,R3 ;SAVE XMIT VECTOR  
2118 011064 017704 171730 MOV BTPSW,R4 ;SAVE XMIT FSW VECTOR  
2119 011070 012777 011132 171720 MOV #21,BTVECT ;SET UP XMIT VECTOR  
2120 011076 012777 000340 171714 MOV #340,BTPSW ;SET PIO 7 AFTER INTERRUPT  
2121 011104 004737 015056 JSR PC,WRPSW ;SET PSW TO PRIORITY 3  
2122 011110 000140 .WORD 14C  
2123 011112 105777 171656 18: TSTB BTCSR ;WAIT FOR DONE  
2124 011116 100375 BPL 18  
2125 011120 052777 000100 171646 BIS #BIT6,BTCSR ;ENABLE INTERRUPTS  
2126 011126 000240 NOP  
2127  
2128 011130 104122 ERROR 122  
2129  
2130 011132 022626 28: CMP (SP) ., (SP). ;XMIT INTERRUPT DID NOT OCCUR  
2131 011134 012777 011162 171654 MOV #48,BTVECT ;RESTORE SP AFTER INTERRUPT  
2132 011142 004737 015056 JSR PC,WRPSW ;POINT XMIT VECTOR TO ERROR  
2133 011146 000140 .WORD 140 ;SET PSW TO PRIORITY 3  
2134 011150 000240 NOP  
2135 011152 042777 000100 171614 BIC #BIT6,BTCSR ;GIVE TIME FOR ANY INTERRUPTS  
2136 011160 000402 BR 58 ;DISABLE INTERRUPTS  
2137  
2138 011162 022626 48: CMP (SP) ., (SP). ;BR TO END OF TEST  
2139 011164 104123 ERROR 123 ;RESTORE SP AFTER INTERRUPT  
2140  
2141 011166 010377 171624 58: MOV R3,BTVECT ;XMIT RE-INTERRUPTED  
2142 011172 010477 171622 MOV R4,BTPSW ;RESTORE XMIT VECTOR  
2143  
2144 ;\*\*\*\*\*  
2145 ;\*TEST 51 TEST THAT SLU2 XMIT INTERRUPT CLEARS WITH LOADING TBUF  
2146 ;\*\*\*\*\*  
2147 011176 000004 TST51: SCOPE  
2148 011200 012737 000051 001104 MOV #51, #TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2149 011206 032737 000001 001120 BIT #1, #ENV ;ARE WE RUNNING UNDER APT  
2150 011214 001403 BEQ 708 ;IF NO THEN DO TEST  
2151 011216 005737 001106 TST #80;PASS ;IS THIS FIRST PASS  
2152 011222 001046 BNE TST52 ;IF NO THEN SKIP TO NEXT TEST  
2153 011224 042777 000100 171542 708: BIC #BIT6,BTCSR ;DISABLE INTERRUPTS  
2154 011224 042777 000100 171542

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 43  
T51 TEST THAT SLU2 XMIT INTERRUPT CLEARS WITH LOADING TB \*

SEQ 005?

2155 011232 004737 015056  
2156 011236 000340  
2157 011240 017703 171552  
2158 011244 012777 011316 171544  
2159 011252 052777 000100 171514  
2160 011260 005077 171512  
2161 011264 105777 171504 1\$: JSR PC,WRPSW ;SET PSW TO PRIORITY  
2162 011270 100375 MOV #WORD 340 ;SAVE XMIT VECTOR  
2163 011272 005077 171500 MOV #24,BTVECT ;POINT XMIT VECTOR TO ERROR  
2164 011276 004737 015056 BIS #BIT6,BTCR ;ENABLE INTERRUPTS  
2165 011312 000140 CLR BTBUF ;LOAD TBUF  
2166 011304 000240 NOP ;WAIT FOR DONE (INTERRUPT)  
2167 011306 042777 000100 171460 BIC #BIT6,BTCR ;FILL SECOND BUFFER TO RESET INT.  
2168 011314 000402 BR 3\$ ;ALLOW INTERRUPTS  
2169 011316 022626 2\$: CMP (SP),,(SP). ;GIVE TIME FOR ANY INTERRUPTS  
2170 011320 104124 ERROR 124 ;DISABLE INTERRUPTS  
2171 011322 005001 3\$: CLR R1 ;BR TO END OF TEST  
2172 011324 005201 4\$: INC R1 ;LOADING TBUF DID NOT CLEAR INTERRUPT.  
2173 011326 001376 BNE 4\$ ;INITIALIZE LOOP COUNTER  
2174 011330 005777 171436 TST BTBUF ;INCREMENT LOOP COUNTER  
2175 011334 010377 171456 MOV R3,BTVECT ;UNTIL LOOP COUNTER EQUALS 0  
2176 011340 000004 ;CLEAR RECEIVER BUFFER  
2177 011342 012737 000052 001104 ;RESTORE XMIT VECTOR  
2178 011350 042777 000100 171416  
2179 011356 042777 000100 171404  
2180 011364 017703 171422  
2181 011370 012777 011420 171414  
2182 011376 004737 015056 TSTS2: SCOPE ;TEST S2 TEST THAT RCVR INTERRUPTS ONLY WHEN ENABLED  
2183 011402 000140 MOV #52,BTESTN ;SET TEST NUMBER IN APT MAIL BOX  
2184 011404 005077 171366 BIC #BIT6,BTCR ;DISABLE TRANSMIT INTERRUPTS  
2185 011410 105777 171354 1\$: BIC #BIT6,BRCR ;DISABLE RECEIVER INTERRUPTS  
2186 011414 100375 MOV BRVECT,R3 ;SAVE RECEIVE VECTOR  
2187 011416 000402 MOV #24,BRVECT ;POINT RCV VECTOR TO ERROR REPORT  
2188 011420 022626 JSR PC,WRPSW ;SET PSW TO PRIORITY 3  
2189 011422 104125 .WORD 140 ;SEND A CHARACTER  
2190 011424 012777 011444 171360 1\$: CLR BTBUF ;WAIT FOR RECEIVER DONE  
2191 011432 052777 000100 171330 TSTB BRCR ;CONTINUE TEST  
2192 011440 000240 BPL 1\$ ;RECEIVER INTERRUPTS WITH INT. ENABLE CLEAR  
2193 011442 104126 NOP ;POINT RCV VECTOR TO END OF TEST  
2194 011444 042777 000100 171316 4\$: BIS #BIT6,BRCR ;ENABLE RCV INTERRUPTS  
2195 011452 022626 CMP (SP),,(SP). ;GIVE ANY INTERRUPTS TIME  
2196 011454 010377 171332 MOV R3,BRVECT ;RCVR DID NOT INTERRUPT  
2197 011456 000402 ;DISABLE INTERRUPTS  
2198 011458 012777 000100 171332 ;RESTORE SP AFTER INTERRUPT  
2199 011460 000240 ;RESTORE RECEIVE VECTOR

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN 85 11:44

MACY11 30(.046) 04 JAN 85 11:58 PAGE 44  
T52 TEST THAT RCVR INTERRUPTS ONLY WHEN ENABLED

ED 0058

G

2211  
2212  
2213  
2214 ;\*:TEST 53 TEST THAT RCVR INTERRUPTS DO NOT OCCUR WHEN DISABLED  
2215  
2216 TST53: SCOPE  
2217 011460 000004 MOV #53,TESTN  
2218 011462 012737 000053 001104 JSR PC,WRPSW  
2219 011470 004737 015056 .WORD 340  
2220 011474 000340  
2221 011476 017703 171310 MOV BRVECT,R3  
2222 011502 012777 011534 171302 MOV #28,BRVECT  
2223 011510 005077 171262 CLR BTBUF  
2224 011514 105777 171250 TSTB BRCSR  
2225 011520 100375 BPL 1\$  
2226 011522 052777 000100 171240 BIS #BIT6,BRCSR  
2227 011530 000240 NOP  
2228 011532 000402 BR 3\$  
2229 011534 022626 CMP (SP)+,(SP)+  
011536 104127 ERROR 127  
2230  
2231  
2232 011540 042777 000100 171222 3\$: BIC #BIT6,BRCSR  
2233 011546 012777 011566 171236 MOV #48,BRVECT  
2234 011554 004737 015056 JSR PC,WRPSW  
2235 011560 000140 .WORD 140  
2236 011562 000240 NOP  
2237 011564 000402 BR 5\$  
2238  
2239 011566 022626 4\$: CMP (SP)+,(SP)+  
2240 011570 104130 ERROR 130  
2241  
2242 011572 010377 171214 5\$: MOV R3,BRVECT  
2243  
2244  
2245 ;\*:TEST 54 TEST SLU2 RECEIVER FOR DOUBLE INTERRUPTS  
2246  
2247  
2248 TST54: SCOPE  
2249 011576 000004 MOV #54,TESTN  
2250 011600 012737 000054 001104 MOV BRVECT,R3  
2251 011606 017703 171200 MOV BRPSW,R4  
2252 011612 017704 171176 MOV #28,BRVECT  
2253 011616 012777 011664 171166 MOV #340,BRPSW  
2254 011624 012777 000340 171162 JSR PC,WRPSW  
2255 011632 004737 015056 .WORD 140  
2256 011640 005077 171132 CLR BTBUF  
2257 011644 105777 171120 1\$: TSTB BRCSR  
2258 011650 100375 BPL 1\$  
2259 011652 052777 000100 171110 BIS #BIT6,BRCSR  
2260 011660 000240 NOP  
2261  
2262 011662 104131  
2263  
2264  
2265 011664 022626 2\$: CMP (SP)+,(SP)+  
011666 012777 011720 171116 MOV #38,BRVECT  
2266  
2267  
2268  
2269  
2270  
2271  
2272  
2273  
2274  
2275  
2276  
2277  
2278  
2279  
2280  
2281  
2282  
2283  
2284  
2285  
2286  
2287  
2288  
2289  
2290  
2291  
2292  
2293  
2294  
2295  
2296  
2297  
2298  
2299  
2300  
2301  
2302  
2303  
2304  
2305  
2306  
2307  
2308  
2309  
2310  
2311  
2312  
2313  
2314  
2315  
2316  
2317  
2318  
2319  
2320  
2321  
2322  
2323  
2324  
2325  
2326  
2327  
2328  
2329  
2330  
2331  
2332  
2333  
2334  
2335  
2336  
2337  
2338  
2339  
2340  
2341  
2342  
2343  
2344  
2345  
2346  
2347  
2348  
2349  
2350  
2351  
2352  
2353  
2354  
2355  
2356  
2357  
2358  
2359  
2360  
2361  
2362  
2363  
2364  
2365  
2366  
2367  
2368  
2369  
2370  
2371  
2372  
2373  
2374  
2375  
2376  
2377  
2378  
2379  
2380  
2381  
2382  
2383  
2384  
2385  
2386  
2387  
2388  
2389  
2390  
2391  
2392  
2393  
2394  
2395  
2396  
2397  
2398  
2399  
2400  
2401  
2402  
2403  
2404  
2405  
2406  
2407  
2408  
2409  
2410  
2411  
2412  
2413  
2414  
2415  
2416  
2417  
2418  
2419  
2420  
2421  
2422  
2423  
2424  
2425  
2426  
2427  
2428  
2429  
2430  
2431  
2432  
2433  
2434  
2435  
2436  
2437  
2438  
2439  
2440  
2441  
2442  
2443  
2444  
2445  
2446  
2447  
2448  
2449  
2450  
2451  
2452  
2453  
2454  
2455  
2456  
2457  
2458  
2459  
2460  
2461  
2462  
2463  
2464  
2465  
2466  
2467  
2468  
2469  
2470  
2471  
2472  
2473  
2474  
2475  
2476  
2477  
2478  
2479  
2480  
2481  
2482  
2483  
2484  
2485  
2486  
2487  
2488  
2489  
2490  
2491  
2492  
2493  
2494  
2495  
2496  
2497  
2498  
2499  
2500  
2501  
2502  
2503  
2504  
2505  
2506  
2507  
2508  
2509  
2510  
2511  
2512  
2513  
2514  
2515  
2516  
2517  
2518  
2519  
2520  
2521  
2522  
2523  
2524  
2525  
2526  
2527  
2528  
2529  
2530  
2531  
2532  
2533  
2534  
2535  
2536  
2537  
2538  
2539  
2540  
2541  
2542  
2543  
2544  
2545  
2546  
2547  
2548  
2549  
2550  
2551  
2552  
2553  
2554  
2555  
2556  
2557  
2558  
2559  
2560  
2561  
2562  
2563  
2564  
2565  
2566  
2567  
2568  
2569  
2570  
2571  
2572  
2573  
2574  
2575  
2576  
2577  
2578  
2579  
2580  
2581  
2582  
2583  
2584  
2585  
2586  
2587  
2588  
2589  
2590  
2591  
2592  
2593  
2594  
2595  
2596  
2597  
2598  
2599  
2600  
2601  
2602  
2603  
2604  
2605  
2606  
2607  
2608  
2609  
2610  
2611  
2612  
2613  
2614  
2615  
2616  
2617  
2618  
2619  
2620  
2621  
2622  
2623  
2624  
2625  
2626  
2627  
2628  
2629  
2630  
2631  
2632  
2633  
2634  
2635  
2636  
2637  
2638  
2639  
2640  
2641  
2642  
2643  
2644  
2645  
2646  
2647  
2648  
2649  
2650  
2651  
2652  
2653  
2654  
2655  
2656  
2657  
2658  
2659  
2660  
2661  
2662  
2663  
2664  
2665  
2666  
2667  
2668  
2669  
2670  
2671  
2672  
2673  
2674  
2675  
2676  
2677  
2678  
2679  
2680  
2681  
2682  
2683  
2684  
2685  
2686  
2687  
2688  
2689  
2690  
2691  
2692  
2693  
2694  
2695  
2696  
2697  
2698  
2699  
2700  
2701  
2702  
2703  
2704  
2705  
2706  
2707  
2708  
2709  
2710  
2711  
2712  
2713  
2714  
2715  
2716  
2717  
2718  
2719  
2720  
2721  
2722  
2723  
2724  
2725  
2726  
2727  
2728  
2729  
2730  
2731  
2732  
2733  
2734  
2735  
2736  
2737  
2738  
2739  
2740  
2741  
2742  
2743  
2744  
2745  
2746  
2747  
2748  
2749  
2750  
2751  
2752  
2753  
2754  
2755  
2756  
2757  
2758  
2759  
2760  
2761  
2762  
2763  
2764  
2765  
2766  
2767  
2768  
2769  
2770  
2771  
2772  
2773  
2774  
2775  
2776  
2777  
2778  
2779  
2780  
2781  
2782  
2783  
2784  
2785  
2786  
2787  
2788  
2789  
2790  
2791  
2792  
2793  
2794  
2795  
2796  
2797  
2798  
2799  
2800  
2801  
2802  
2803  
2804  
2805  
2806  
2807  
2808  
2809  
28010  
28011  
28012  
28013  
28014  
28015  
28016  
28017  
28018  
28019  
28020  
28021  
28022  
28023  
28024  
28025  
28026  
28027  
28028  
28029  
28030  
28031  
28032  
28033  
28034  
28035  
28036  
28037  
28038  
28039  
28040  
28041  
28042  
28043  
28044  
28045  
28046  
28047  
28048  
28049  
28050  
28051  
28052  
28053  
28054  
28055  
28056  
28057  
28058  
28059  
28060  
28061  
28062  
28063  
28064  
28065  
28066  
28067  
28068  
28069  
28070  
28071  
28072  
28073  
28074  
28075  
28076  
28077  
28078  
28079  
28080  
28081  
28082  
28083  
28084  
28085  
28086  
28087  
28088  
28089  
28090  
28091  
28092  
28093  
28094  
28095  
28096  
28097  
28098  
28099  
280100  
280101  
280102  
280103  
280104  
280105  
280106  
280107  
280108  
280109  
280110  
280111  
280112  
280113  
280114  
280115  
280116  
280117  
280118  
280119  
280120  
280121  
280122  
280123  
280124  
280125  
280126  
280127  
280128  
280129  
280130  
280131  
280132  
280133  
280134  
280135  
280136  
280137  
280138  
280139  
280140  
280141  
280142  
280143  
280144  
280145  
280146  
280147  
280148  
280149  
280150  
280151  
280152  
280153  
280154  
280155  
280156  
280157  
280158  
280159  
280160  
280161  
280162  
280163  
280164  
280165  
280166  
280167  
280168  
280169  
280170  
280171  
280172  
280173  
280174  
280175  
280176  
280177  
280178  
280179  
280180  
280181  
280182  
280183  
280184  
280185  
280186  
280187  
280188  
280189  
280190  
280191  
280192  
280193  
280194  
280195  
280196  
280197  
280198  
280199  
280200  
280201  
280202  
280203  
280204  
280205  
280206  
280207  
280208  
280209  
280210  
280211  
280212  
280213  
280214  
280215  
280216  
280217  
280218  
280219  
280220  
280221  
280222  
280223  
280224  
280225  
280226  
280227  
280228  
280229  
280230  
280231  
280232  
280233  
280234  
280235  
280236  
280237  
280238  
280239  
280240  
280241  
280242  
280243  
280244  
280245  
280246  
280247  
280248  
280249  
280250  
280251  
280252  
280253  
280254  
280255  
280256  
280257  
280258  
280259  
280260  
280261  
280262  
280263  
280264  
280265  
280266  
280267  
280268  
280269  
280270  
280271  
280272  
280273  
280274  
280275  
280276  
280277  
280278  
280279  
280280  
280281  
280282  
280283  
280284  
280285  
280286  
280287  
280288  
280289  
280290  
280291  
280292  
280293  
280294  
280295  
280296  
280297  
280298  
280299  
280300  
280301  
280302  
280303  
280304  
280305  
280306  
280307  
280308  
280309  
280310  
280311  
280312  
280313  
280314  
280315  
280316  
280317  
280318  
280319  
280320  
280321  
280322  
280323  
280324  
280325  
280326  
280327  
280328  
280329  
280330  
280331  
280332  
280333  
280334  
280335  
280336  
280337  
280338  
280339  
280340  
280341  
280342  
280343  
280344  
280345  
280346  
280347  
280348  
280349  
280350  
280351  
280352  
280353  
280354  
280355  
280356  
280357  
280358  
280359  
280360  
280361  
280362  
280363  
280364  
280365  
280366  
280367  
280368  
280369  
280370  
280371  
280372  
280373  
280374  
280375  
280376  
280377  
280378  
280379  
280380  
280381  
280382  
280383  
280384  
280385  
280386  
280387  
280388  
280389  
280390  
280391  
280392  
280393  
280394  
280395  
280396  
280397  
280398  
280399  
280400  
280401  
280402  
280403  
280404  
280405  
280406  
280407  
280408  
280409  
280410  
280411  
280412  
280413  
280414  
280415  
280416  
280417  
280418  
280419  
280420  
280421  
280422  
280423  
280424  
280425  
280426  
280427  
280428  
280429  
280430  
280431  
280432  
280433  
280434  
280435  
280436  
280437  
280438  
280439  
280440  
280441  
280442  
280443  
280444  
280445  
280446  
280447  
280448  
280449  
280450  
280451  
280452  
280453  
280454  
280455  
280456  
280457  
280458  
280459  
280460  
280461  
280462  
280463  
280464  
280465  
280466  
280467  
280468  
280469  
280470  
280471  
280472  
280473  
280474  
280475  
280476  
280477  
280478  
280479  
280480  
280481  
280482  
280483  
280484  
280485  
280486  
280487  
280488  
280489  
280490  
280491  
280492  
280493  
280494  
280495  
280496  
280497  
280498  
280499  
280500  
280501  
280502  
280503  
280504  
280505  
280506  
280507  
280508  
280509  
280510  
280511  
280512  
280513  
280514  
280515  
280516  
280517  
280518  
280519  
280520  
280521  
280522  
280523  
280524  
280525  
280526  
280527  
280528  
280529  
280530  
280531  
280532  
280533  
280534  
280535  
280536  
280537  
280538  
280539  
280540  
280541  
280542  
280543  
280544  
280545  
280546  
280547  
280548  
280549  
280550  
280551  
280552  
280553  
280554  
280555  
280556  
280557  
280558  
280559  
280560  
280561  
280562  
280563  
280564  
280565  
280566  
280567  
280568  
280569  
280570  
280571  
280572  
280573  
280574  
280575  
280576  
280577  
280578  
280579  
280580  
280581  
280582  
280583  
280584  
280585  
280586  
280587  
280588  
280589  
280590  
280591  
280592  
280593  
280594  
280595  
280596  
280597  
280598  
280599  
280600  
280601  
280602  
280603  
280604  
280605  
280606  
280607  
280608  
280609  
280610  
280611  
280612  
280613  
280614  
280615  
280616  
280617  
280618  
280619  
280620  
280621  
280622  
280623  
280624  
280625  
280626  
280627  
280628  
280629  
280630  
280631  
280632  
280633  
280634  
280635  
280636  
280637  
280638  
280639  
280640  
280641  
280642  
280643  
280644  
280645  
280646  
280647  
280648  
280649  
280650  
280651  
280652  
280653  
280654  
280655  
280656  
280657  
280658  
280659  
280660  
280661  
280662  
280663  
280664  
280665  
280666  
280667  
280668  
280669  
280670  
280671  
280672  
280673  
280674  
280675  
280676  
280677  
280678  
280679  
280680  
280681  
280682  
280683  
280684  
280685  
280686  
280687  
280688  
280689  
280690  
280691  
280692  
280693  
280694  
280695  
280696  
280697  
280698  
280699  
280700  
280701  
280702  
280703  
280704  
280705  
280706  
280707  
280708  
280709  
280710  
280711  
280712  
280713  
280714  
280715  
280716  
280717  
280718  
280719  
280720  
280721  
280722  
280723  
280724<br

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 45  
T54 TEST SLU2 RECEIVER FOR DOUBLE INTERRUPTS

SEQ 0059

2267 011674 004737 015056  
2268 011700 000140  
2269 011702 000240  
2270 011704 042777 000100 171056  
2271 011712 010477 171076  
2272 011716 000402  
2273  
2274 011720 022626  
2275 011722 104132  
2276  
2277 011724 010377 171062  
2278  
2279  
2280  
2281 :TEST 55 TEST THAT RCVR INTERRUPT CLEARS BY READING RBUF  
2282 :  
2283 011730 000004  
2284 011732 012737 000055 001104  
2285 011740 004737 015056  
2286 011744 000340  
2287 011746 017703 171040  
2288 011752 012777 012024 171032  
2289 011760 052777 000100 171002  
2290 011766 005077 171004  
2291 011772 105777 170772  
2292 011776 100375  
2293 012000 005777 170766  
2294 012004 004737 015056  
2295 012010 000440  
2296 012012 000240  
2297 012014 042777 000100 170746  
2298 012022 000402  
2299  
2300 012024 022626  
2301 012026 104133  
2302  
2303 012030 010377 170756  
2304  
2305  
2306  
2307 :  
2308 :TEST 56 TEST SLU2 THAT RESET CLEARS RECEIVE INTERRUPT  
2309 :  
2310 012034 000004  
2311 012036 012737 000056 001104  
2312 012044 032737 000001 001120  
2313 012052 001403  
2314 012054 005737 001106  
2315 012060 001037  
2316 012062  
2317 012062 000005  
2318 012064 004737 015056  
2319 012070 000340  
2320 012072 017703 170714  
2321 012076 012777 012150 170706  
2322 012104 052777 000100 170656

JSR PC,WRPSW ;RESET PSW TO PRIORITY 3  
.WORD 140  
NOP  
BIC #BIT6,BRCSR  
MOV R4,WRPSW  
BR 41 ;GIVE SOME TIME  
;CLEAR INTERRUPT ENABLE  
;RESTORE RECEIVE PSW VECTOR  
;BR TO END OF TEST  
31: CMP (SP) .,(SP) . ;RESTORE SP AFTER INTERRUPT  
ERROR 132 ;RECEIVER RE INTERRUPTED  
MOV R3,BRVECT ;RESTORE RECEIVE VECTOR

TST55: SCOPE ;  
MOV #55,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
JSR PC,WRPSW ;SET PSW PRIORITY TO 7  
.WORD 340  
MOV BRVECT,R3 ;SAVE RECEIVE VECTOR  
MOV #28,BRVECT ;POINT RCV VECTOR TO ERROR REPORT  
BIS #BIT6,BRCSR ;SET RCVR INTERRUPT ENABLE  
CLR #TBUF ;SEND A CHARACTER  
TSTB BRCSR ;WAIT FOR DONE (INTERRUPT)  
BPL 18 ;  
TST #RBUF ;READ RBUF TO CLEAR PENDING INTERRUPT  
JSR PC,WRPSW ;SET PSW TO PRIORITY 3  
.WORD 140  
NOP  
BIC #BIT6,BRCSR ;ALLOW TIME FOR ANY ERRONEOUS INTERRUPT  
BR 31 ;NO INTERRUPT-CLEAR INT. ENABLE

18: ;  
21: CMP (SP) .,(SP) . ;RESTORE SP AFTER INTERRUPT  
ERROR 133 ;READING RBUF DID NOT CLEAR INTERRUPT  
MOV R3,BRVECT ;RESTORE RECEIVE VECTOR

TST56: SCOPE ;  
MOV #56,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
BIT #1,B#ENV ;ARE WE RUNNING UNDER APT  
BEQ 701 ;IF NO THEN DO TEST  
TST #0#PASS ;IS THIS FIRST PASS  
BNE TST57 ;IF NO THEN SKIP TO NEXT TEST

701: RESET ;CLEAR EVERYTHING  
JSR PC,WRPSW ;SET PSW TO PRIORITY 7  
.WORD 340  
MOV BRVECT,R3 ;SAVE RECEIVE VECTOR  
MOV #28,BRVECT ;POINT RCV VECTOR TO ERROR REPORT  
BIS #BIT6,BRCSR ;SET RCV INTERRUPT ENABLE

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04-JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 46  
T56 TEST SLU2 THAT RESET CLEARS RECEIVE INTERRUPT

EQ 0060

2323 012112 012777 000377 170656 1\$: MOV #377, RBUF ;SEND AN ALL 1'S CHARACTER  
2324 012120 105777 170644 TSTB #RCCSR ;WAIT FOR RCV DONE  
2325 012124 190375 BPL 1\$  
2326 012126 000005 RESET JSR PC,WRPSW ;CLEAR RCV INTERRUPT & RBUF  
2327 012130 004737 015056 .WORD 140 ;SET PSW TO PRIORITY 3  
2328 012134 000140 NOP  
2329 012136 000240 BIC #BIT6, #RCCSR ;ALLOW TIME FOR AN ERRONEOUS INTERRUPT  
2330 012140 042777 000100 170622 BR 3\$ ;NO INTERRUPT-CLEAR INT. ENABLE  
2331 012146 000402  
2332  
2333  
2334 012150 022626 2\$: CMP (SP)+, (SP)+ ;RESTORE SP AFTER INTERRUPT  
2335 012152 104134 ERROR 134 ;RESET DID NOT CLEAR RCVR INTERRUPT  
2336  
2337 012154 010377 170632 3\$: MOV R3, #RVECT ;RESTORE RECEIVE VECTOR  
2338  
2339  
2340  
2341 ;\*\*\*\*\* TEST 57 TEST SLU2 THAT "OVERRUN & ERROR" BITS CAN BE SET \*\*\*\*\*  
2342  
2343 012160 000004 TST57: SCOPE  
2344 012162 012737 000057 001104 MOV #57, #TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2345 012170 032777 002000 166642 BIT #BIT10, #SWR ;IS THIS TEST DISABLED  
2346 012176 001023 BNE TST60 ;IF NOT ENABLED, BR TO NEXT TEST  
2347 012200 012700 000003 MOV #3, R0 ;SET CHARACTER COUNT TO SEND 3 CHAR.  
2348 012204 005077 170566 1\$: CLR RBUF ;LOAD TRANSMIT BUFFER  
2349 012210 105777 170560 2\$: TSTB #TCSR ;WAIT FOR TRANSMIT DONE  
2350 012214 100375 BPL 2\$  
2351 012216 005300 DEC R0 ;DECREMENT CHARACTER COUNT  
2352 012220 001371 BNE 1\$ ;BR IF ALL CHARACTERS NOT TRANSMITTED  
2353 012222 032777 040000 170542 BIT #BIT14, #RBUF ;TEST FOR "OR" ERROR FLAG  
2354 012230 001001 BNE 3\$ ;BR, IF SET  
2355 012232 104135 ERROR 135 ;"OR" ERROR FLAG DID NOT SET  
2356  
2357  
2358 012234 032777 100000 170530 3\$: BIT #BIT15, #RBUF ;TEST "ERROR" FLAG  
2359 012242 001001 BNE 4\$ ;BR, IF SET  
2360 012244 104136  
2361  
2362 012246 4\$: ;"ERROR" FLAG DID NOT SET WITH "OR" FLAG  
2363  
2364  
2365  
2366 ;\*\*\*\*\* TEST 60 TEST THAT BREAK TRANSMITS ALL ZEROES \*\*\*\*\*  
2367  
2368 012246 000004 TST60: SCOPE  
2369 012250 012737 000060 001104 MOV #60, #TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2370 012256 012777 177777 170512 MOV #1, #RBUF ;TRANSMIT ALL ONES TO RCVR  
2371 012264 105777 170500 1\$: TSTB #RCCSR ;WAIT FOR RCVR DONE  
2372 012270 100375 BPL 1\$  
2373 012272 005777 170474 TST RBUF ;CLEAR DONE (LEAVING ALL ONES IN RBUF)  
2374 012276 052777 000001 170470 BIS #BIT0, #TCSR ;TRANSMIT BREAK  
2375 012304 005000 CLR R0 ;CLEAR A TIMER  
2376 012306 105777 170456 2\$: TSTB #RCCSR ;WAIT FOR RCVR DONE  
2377 012312 100406 BMI CONT41 ;BR IF DONE  
2378 012314 005200 INC R0 ;IF NOT, INCREMENT TIMER

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 47  
T60 TEST THAT BREAK TRANSMITS ALL ZEROES

SEQ 0061

2379 012316 001373 BNE 2\$ ;BR IF TIME REMAINS  
2380  
2381 012320 042777 000001 170446 BIC #BIT0, \$TCR ;CLEAR BREAK BITS  
2382 012326 104137 ERROR 137 ;BREAK DID NOT TRANSMIT ANYTHING  
2383  
2384 012330 105777 170436 CONT41: TSTB \$RBUF ;CHECK RECEIVE BUFFER FOR ZERO  
2385 012334 001404 BEQ 3\$ ;BR, IF ZERO  
2386 012336 042777 000001 170430 BIC #BIT0, \$TCR ;CLEAR BREAK BITS  
2387  
2388 012344 104137 ERROR 137 ;BREAK DID NOT TRANSMIT ALL ZEROES  
2389  
2390 012346 042777 000001 170420 3\$: BIC #BIT0, \$TCR ;CLEAR BREAK BITS  
2391  
2392  
2393 ;\*\*\*\*\*  
2394 ;\*TEST 61 TEST THAT "FR" ERROR CAN BE SET DURING BREAK  
2395 ;\*\*\*\*\*  
2396 012354 000004 TST61: SCOPE  
2397 012356 012737 000061 001104 MOV #61, \$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2398 012364 032777 002000 166446 BIT #BIT10, \$SWR ;IS THIS TEST DISABLED  
2399 012372 001025 BNE TST62 ;BR TO NEXT TEST, IF DISABLED  
2400 012374 052777 000001 170372 BIS #BIT0, \$TCR ;SEND BREAK  
2401 012402 005077 170370 CLR \$RBUF ;TRANSMIT A CHARACTER TO TIME BREAK  
2402 012406 105777 170356 1\$: TSTB \$RCR ;WAIT FOR RCVR DONE  
2403 012412 100375 RPL 1\$  
2404 012414 042777 000001 170352 BIC #BIT0, \$TCR ;CLEAR BREAK BITS  
2405 012422 032777 020000 170342 BIT #BIT13, \$RBUF ;CHECK FOR FRAMING ERROR FLAG  
2406 012430 001001 BNE 2\$ ;BR, IF SET  
2407  
2408 012432 104140 ERROR 140 ;BREAK DID NOT SET FRAMING ERROR  
2409  
2410 012434 032777 100000 170330 2\$: BIT #BIT15, \$RBUF ;TEST "ERROR" FLAG  
2411 012442 001001 BNE 3\$ ;BR, IF SET  
2412  
2413 012444 104141 ERROR 141 ;"ERROR" FLAG DID NOT SET WITH "OR" FLAG  
2414  
2415 012446 3\$:  
2416 ;\*\*\*\*\*  
2417 ;\*TEST 62 TEST DATA PATHS USING WRAP CABLE  
2418 ;\*\*\*\*\*  
2419 012446 000004 TST62: SCOPE  
2420 012450 012737 000062 001104 MOV #62, \$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2421 012456 032777 000200 166354 BIT #BIT7, \$SWR ;IS THIS TEST ENABLED  
2422 012464 001027 BNE TST63 ;BR, IF NOT  
2423 012466 005001 CLR R1 ;CLEAR REGISTER FOR TEST DATA  
2424  
2425 ;TRANSMIT A BINARY COUNT PATTERN UP  
2426 ;TO THE BIT POSITION INDICATED BY THE  
2427 012470 105201 1\$: INC B R1 ;CONTENTS OF LOCATION "\$USWR"  
2428 012472 010177 170300 MOV R1, \$TBUF ;INCREMENT THE TEST DATA  
2429 012476 005000 CLR R0 ;XMIT A CHARACTER  
2430 012500 105777 170264 2\$: TSTB \$RCR ;CLEAR A TIMER  
2431 012504 100403 BMI 3\$ ;WAIT FOR RECEIVER DONE  
2432 012506 005200 INC R0 ;BR IF DONE  
2433 012510 001373 BNE 2\$ ;INCREMENT TIMER IF NOT  
2434 ;BR IF TIME REMAINS



CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 49  
T62 TEST DATA PATHS USING WRAP CABLE

2449 012544 LTCIT:  
2450  
2451 ;\*: TEST 63 TEST THAT THE REAL TIME CLOCK INTERRUPTS PROPERLY  
2452 ;\*:\*\*\*\*\*  
2453 TST63: SCOPE  
2454 012544 000004 MOV #63, #TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2455 012546 012737 000063 001104 BIT #BIT2.00#DEVM ;DO THESE TESTS FOR THIS DEVICE?  
2456 012554 032737 000004 001156 BNE 998 ;IF YES CONTINUE WITH TESTS  
2457 012562 001002 JMP BLAST ;IF NO GO TO START OF NEXT SET OF TESTS.  
2458 012564 000137 013600 998:  
2459 012570 004737 015056 JSR PC,WRPSW ;SET PSW TO PRIORITY 7  
2460 012574 00034C .WORD 340  
2461 012576 017703 170230 MOV #RTCVT,R3 ;SAVE LINE CLOCK VECTOR  
2462 012602 017704 170226 MOV #RTCPSW,R4 ;SAVE LINE CLOCK PSW VECTOR  
2463 012606 012777 012650 170216 MOV #24, #RTCVT ;SET RTC INTERRUPT VECTOR TO ERROR REPORT  
2464 012614 012777 000340 170212 MOV #340, #RTCPSW ;KEEP PRIORITY AT 7  
2465 012622 042777 000200 170160 BIC #BIT7.BLKS ;CLEAR CLOCK DONE FLAG  
2466 012630 052777 000100 170152 BIS #BIT6.BLKS ;GET INTERRUPT ENABLE  
2467 012636 105777 170146 18: TSTB BLKS ;WAIT FOR RTC DONE(INTERRUPT REQUEST)  
2468 012642 100375 BPL 18  
2469 012644 000240 NOP  
2470 012646 000402 BR 38 ;GIVE TIME FOR ANY INTERRUPTS  
;BR, IF NO INTERRUPT OCCURS  
2472  
2473 012650 022626 28: CMP (SP) ., (SP) . ;RESTORE SP AFTER INTERRUPT  
2474 012652 104143 ERROR 143 ;RTC INTERRUPTS AT PRIORITY 7  
2475  
2476 012654 005077 170130 38: CLR BLKS ;DISABLE RTC INTERRUPTS & CLEAR DONE  
2477 012660 012777 012706 170144 MOV #48, #RTCVT ;SET RTC INTERRUPT VECTOR FOR ERROR  
2478 012666 004737 015056 JSR PC,WRPSW ;CHANGE PSW TO PRIORITY 5  
2479 012672 000240 .WORD 240  
2480 012674 105777 170110 208: TSTB BLKS ;WAIT FOR DONE (INTERRUPT REQUEST)  
2481 012700 100375 BPL 208  
2482 012702 000240 NOP  
2483 012704 000402 BR 58 ;GIVE TIME FOR ANY INTERRUPT  
;IF NO INTERRUPT - BR TO CONTINUE TEST  
2484  
2485 012706 022626 48: CMP (SP) ., (SP) . ;RESTORE SP AFTER INTERRUPT  
2486 012710 104144 ERROR 144 ;RTC INTERRUPTS WITH INTERRUPTS DISABLED  
2487  
2488 012712 012777 012746 170112 58: MOV #78, #RTCVT ;POINT RTC VECTOR TO END OF TEST  
2489 012720 042777 000200 170062 BIC #BIT7.BLKS ;CLEAR CLOCK DONE FLAG  
2490 012726 052777 000100 170054 BIS #BIT6.BLKS ;ALLOW INTERRUPTS  
2491 012734 105777 170050 68: TSTB BLKS ;WAIT FOR RTC DONE  
2492 012740 100375 BPL 68  
2493 012742 000240 NOP ;GIVE TIME FOR INTERRUPT  
2494  
2495 012744 104145 ERROR 145 ;RTC INTERRUPT DID NOT OCCUR  
2496  
2497 012746 022626 78: CMP (SP) ., (SP) . ;RESTORE SP AFTER INTERRUPT  
2498 012750 042777 000100 170032 BIC #BIT6.BLKS ;DISABLE INTERRUPTS  
2499 012756 010377 170050 MOV R3, #RTCVT ;RESTORE LINE CLOCK VECTOR  
2500 012762 010477 170046 MOV R4, #RTCPSW ;RESTORE LINE CLOCK PSW VECTOR  
2501  
2502  
2503  
2504 ;\*:\*\*\*\*\*

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 50  
T64 TEST RTC FOR DOUBLE INTERRUPTS

SEQ 0064

2505  
2506  
2507 012766 000004 :+TEST 64 TEST RTC FOR DOUBLE INTERRUPTS  
2508 012770 012737 000064 001104 ;:\*\*\*\*\*  
2509 012776 032737 000001 001120 TST64: SCOPE  
2510 013004 001403 MOV #64,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2511 013006 005737 001106 BIT #1,\$ENV ;ARE WE RUNNING UNDER APT  
2512 013012 001052 BEQ 70\$ ;IF NO THEN DO TEST  
2513 013014 017703 170012 TST 00\$PASS ;IS THIS FIRST PASS  
2514 013014 017704 170010 BNE TST65 ;IF NO THEN SKIP TO NEXT TEST  
2515 013020 017704 170010 70\$: MOV BRTCVT,R3 ;SAVE LINE CLOCK VECTOR  
2516 013024 012777 01374 170000 MOV BRTCPSW,R4 ;SAVE LINE CLOCK PSW VECTOR  
2517 013032 012777 000340 167774 MOV #2\$,BRTCVT ;SET UP RTC INTERRUPT VECTOR  
2518 013040 004737 015056 JSR #340,BRTCPSW ;DISALLOW INTERRUPTS AFTER THE INTERRUPT!  
2519 013044 000240 PC,W陷入了PC ;SET PRIORITY TO 5  
2520 013046 042777 000200 167734 BIC #BIT7,SLKS ;CLEAR CLOCK DONE FLAG  
2521 013054 052777 000100 167726 BIS #BIT6,SLKS ;ENABLE CLOCK INTERRUPTS  
2522 013062 105777 167722 1\$: TSTB SLKS ;WAIT FOR DONE  
2523 013066 100375 BPL 1\$ ;GIVE TIME FOR ANY INTERRUPT  
2524 013070 000240 NOP ;RTC INTERRUPT DID NOT OCCUR  
2525  
2526 013072 104146 ERROR 146 ;RTC INTERRUPT DID NOT OCCUR  
2527  
2528 013074 022626 2\$: CMP (SP),,(SP). ;RESTORE SP AFTER INTERRUPT  
2529 013076 012777 013116 167726 MOV #3\$,BRTCVT ;POINT RTC VECTOR TO ERROR REPORT  
2530 013104 004737 015056 JSR PC,W陷入了PC ;SET PSW TO PRIORITY 5  
2531 013110 000240 .WORD 240 ;GIVE SOME TIME FOR AN INTERRUPT  
2532 013112 000240 NOP ;NO INTERRUPT - BR TO END OF TEST  
2533 013114 000402 BR 4\$ ;INTERRUPT REQUEST  
2534  
2535 013116 022626 3\$: CMP (SP),,(SP). ;RESTORE SP AFTER INTERRUPT  
2536 013120 104147 ERROR 147 ;INTERRUPT SEQUENCE DID NOT CLEAR  
2537  
2538  
2539 013122 042777 000100 167660 4\$: BIC #BIT6,SLKS ;DISABLE CLOCK INTERRUPTS  
2540 013130 010377 167676 MOV R3,BRTCVT ;RESTORE LINE CLOCK VECTOR  
2541 013134 010477 167674 MOV R4,BRTCPSW ;RESTORE LINE CLOCK PSW VECTOR  
2542  
2543  
2544  
2545 :+TEST 65 TEST THAT RTC INTERRUPT CLEARS WITH RESET  
2546 ;:\*\*\*\*\*  
2547 013140 000004 TST65: SCOPE  
2548 013142 012737 000065 001104 MOV #65,\$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2549 013150 032737 000001 001120 BIT #1,\$ENV ;ARE WE RUNNING UNDER APT  
2550 013156 001403 BEQ 70\$ ;IF NO THEN DO TEST  
2551 013160 005737 001106 TST 00\$PASS ;IS THIS FIRST PASS  
2552 013164 001036 BNE TST66 ;IF NO THEN SKIP TO NEXT TEST  
2553 013166 004737 015056 70\$: JSR PC,W陷入了PC ;SET PRIORITY TO 7  
2554 013166 004737 015056 .WORD 340 ;GIVE TIME FOR ANY INTERRUPT  
2555 013172 000340 MOV BRTCVT,R3 ;SAVE LINE CLOCK VECTOR  
2556 013174 017703 167632 POINT RTC VECTOR TO ERROR REPORT  
2557 013200 012777 013252 167624 MOV #2\$,BRTCVT ;CLEAR CLOCK DONE FLAG  
2558 013206 042777 000200 167574 BIC #BIT7,SLKS ;ENABLE CLOCK INTERRUPTS  
2559 013214 052777 000100 167566 BIS #BIT6,SLKS ;WAIT FOR DONE (INTERRUPT REQUEST)  
2560 013222 105777 167562 1\$: TSTB SLKS

CJKDFJ0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 51  
T65 TEST THAT RTC INTERRUPT CLEARS WITH RESET

SEQ 0065

2561 013226 100375  
2562 013250 000005  
2563 013232 004737 015056  
2564 013236 000240  
2565 013240 000240  
2566 013242 042777 000100 167540  
2567 013250 000402  
2568  
2569 013252 022626  
2570 013254 104150  
2571  
2572 013256 010377 167550  
2573  
2574  
2575  
2576 ;\*\*\*\*\*  
2577 ;\*TEST 66 TEST THAT RTC INTERRUPT CLEARS BY CLEARING BIT7 OF LKS  
2578 ;\*\*\*\*\*  
2578 013262 000004  
2579 013264 012737 000066 001104  
2580 013272 032737 000001 001120  
2581 013300 001403  
2582 013302 005737 001106  
2583 013306 001043  
2584 013310  
2585 013310 004737 015056  
2586 013314 000340  
2587 013316 017703 167510  
2588 013322 012777 013400 167502  
2589 013330 042777 000200 167452  
2590 013336 052777 000100 167444  
2591 013344 105777 167440  
2592 013350 100375  
2593 013352 042777 000200 167430  
2594 013360 004737 015056  
2595 013364 000240  
2596 013366 000240  
2597 013370 042777 000100 167412  
2598 013376 000402  
2599  
2600  
2601 013400 022626  
2602 013402 104151  
2603  
2604 013404 010377 167422  
2605 013410 004737 015056  
2606 013414 000340  
2607  
2608  
2609 ;\*\*\*\*\*  
2610 ;\*TEST 67 TEST CLOCK REPEATABILITY  
2611 ;\*\*\*\*\*  
2612 013416 000004  
2613 013420 012737 000067 001104  
2614 013426 032737 000001 001120  
2615 013434 001403  
2616 013436 005737 001106

BPL 1\$  
RESET JSR PC,WRPSW  
JSR .WORD 240  
NOP  
BIC #BIT6,BLKS  
BR 3\$  
2\$: CMP (SP)+,(SP)+  
ERROR 150  
MOV R3,BRTCTV  
;CLEAR PENDING INTERRUPT WITH RESET  
;SET PRIORITY TO 5  
;GIVE TIME FOR ANY INTERRUPT  
;DISALLOW INTERRUPTS  
;BR TO END OF TEST  
;RESTORE SP AFTER INTERRUPT  
;RESET DID NOT CLEAR INTERRUPT  
;RESTORE LINE CLOCK VECTOR  
;\*\*\*\*\*  
;TEST 66 TEST THAT RTC INTERRUPT CLEARS BY CLEARING BIT7 OF LKS  
;\*\*\*\*\*  
TST66: SCOPE  
MOV #66,\$TESTN  
BIT #1,\$ENV  
BEQ 70\$  
TST #0\$PASS  
BNE TST67  
;SET TEST NUMBER IN APT MAIL BOX  
;ARE WE RUNNING UNDER APT  
;IF NO THEN DO TEST  
;IS THIS FIRST PASS  
;IF NO THEN SKIP TO NEYT TEST  
70\$: JSR PC,WRPSW  
.WORD 340  
MOV BRTCTV,R3  
MOV #2\$,BRTCTV  
BIC #BIT7,BLKS  
BIS #BIT6,BLKS  
BLKS  
BPL 1\$  
;SAVE LINE CLOCK VECTOR  
;POINT RTC VECTOR TO ERROR REPORT  
;CLEAR CLOCK DONE FLAG  
;ENABLE CLOCK INTERRUPTS  
;WAIT FOR DONE (INTERRUPT REQUEST)  
1\$: TSTB  
BIC #BIT7,BLKS  
JSR PC,WRPSW  
.WORD 240  
NOP  
BIC #BIT6,BLKS  
BR 3\$  
;CLEAR DONE & INTERRUPT  
;ALLOW INTERRUPTS  
;GIVE TIME FOR ANY INTERRUPT  
;DISALLOW INTERRUPTS  
;BR TO END OF TEST  
;RESTORE SP AFTER INTERRUPT  
;CLEARING BIT7 OF LKS DID NOT CLEAR INTERRUPT  
;RESTORE LINE CLOCK VECTOR  
;RESTORE PRIORITY TO 7  
;\*\*\*\*\*  
;\*TEST 67 TEST CLOCK REPEATABILITY  
;\*\*\*\*\*  
TST67: SCOPE  
MOV #67,\$TESTN  
BIT #1,\$ENV  
BEQ 70\$  
TST #0\$PASS  
;SET TEST NUMBER IN APT MAIL BOX  
;ARE WE RUNNING UNDER APT  
;IF NO THEN DO TEST  
;IS THIS FIRST PASS

LARUF BG 11/24 OPTIONS DIAGNOSTIC  
LARDFB P11 04-JAN-85 11.44

MACY11 30(1046) 04 JAN 85 11.58 PAGE 52  
T67 TEST CLOCK REPEATABILITY

320 0066

2617 013442 001056  
2618 013444  
2619 013444 042777 000100 167336  
2620 013452 005000  
2621 013454 012701 177777  
2622 013460 005002  
2623 013462 005077 167322  
2624 013466 105777 167316  
2625 013472 100375  
2626 013474 005077 167310  
2627 013500 105777 167304  
2628 013504 100003  
2629 013506 005202  
2630 013510 005077 167274  
2631 013514 005200  
2632 013516 001370  
2633 013520 005201  
2634 013522 001003  
2635 013524 010237 013574  
2636 013530 000753  
2637 013532 013701 013574  
2638 013536 160201  
2639 013540 100001  
2640 013542 005401  
2641 013544 020127 000002  
2642 013550 003403  
2643  
2644 013552 010237 013576  
2645 013556 104152  
2646  
2647 013560 032777 000040 165252 58:  
2648 013566 001404  
2649 013570 000137 014740  
2650  
2651 013574 000000  
2652 013576 000000

708: BNE TST70 ;IF NO THEN SKIP TO NEXT TEST  
BIC #BIT6.BLKS ;DISALLOW INTERRUPTS  
CLR R0 ;CLEAR A TIMER  
MOV #1,R1 ;SET A FLAG INDICATING FIRST PASS THRU THIS LOOP  
18: CLR R2 ;CLEAR CLOCK COUNTER  
CLR BLKS ;CLEAR DONE  
BPL 28 ;SYNC ON DONE  
BLKS ;CLEAR DONE  
IS CLOCK DONE?  
BPL 48 ;BR IF NOT, TO INCREMENT TIMER  
INC R2 ;IF DONE, INCREMENT CLOCK COUNT  
CLR BLKS ;CLEAR DONE  
INC R0 ;INCREMENT TIMER  
BNE 38 ;BR IF TIME REMAINS  
INC R1 ;INCREMENT LOOP PASS FLAG  
CMPARE ;BR IF TWO PASSES HAVE BEEN MADE  
MOV R2,FIRST ;IF NOT, STORE FIRST CLOCK COUNT  
BR 18 ;DO LOOP AGAIN  
MOV FIRST,R1 ;RECALL FIRST CLOCK COUNT  
SUB R2,R1 ;CALCULATE DIFFERENCE OF TWO COUNTS  
BPL TOLER ;IF POSITIVE, SKIP NEGATION OF DIFFERENCE  
NEG R1 ;MAKE DIFFERENCE A POSITIVE NUMBER  
TOLER: CMP R1,.#2 ;COMPARE DIFFERENCE WITH DESIRED TOLERANCE  
BLE 58 ;BR, IF LOWER/EQUAL TO TOLERANCE  
MOV R2,SECND ;STORE SECOND COUNT  
ERROR 152 ;CLOCK REPEATABILITY ERROR  
BIT #BITS.BSWR ;CLOCK TESTS ONLY?  
BEQ TST70 ;BR IF NOT  
JMP #EOP ;ELSE, JUMP TO END OF PASS ROUTINE  
FIRST: 0  
SECND: 0

PROFB C1. V4 ACTION DIAGNOSTIC  
PROFB D1. 14 JAN 85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 53  
167 TEST CLOCK REPEATABILITY

SEQ 0067

2653 C134C  
2654  
2655  
2656 :;\*\*\*\*\*  
2657 :;TEST 70 TEST ALL INTERNAL OPTIONS SIMULTANEOUSLY  
2658 TST70: SCOPE  
2659 013600 000004 MOV #70, \$TESTN ;SET TEST NUMBER IN APT MAIL BOX  
2660 013602 012737 000070 001104 BIT #BIT0, \$0\$ENV ;ARE WE RUNNING UNDER APT  
2661 013610 032737 000001 001120 BEQ 70\$ ;IF NO DO TEST  
2662 013616 001405 TST #0\$PASS ;IS THIS FIRST PASS  
2663 013620 005737 001106 BEQ 70\$ ;IF YES DO TEST  
2664 013624 001402 JMP \$EOP ;IF NO DO NOT DO TEST  
2665 013626 000137 014740 70\$: RESET ;CLEAR EVERY BODY  
2666 013632 000005 MOV #340, PS ;SET PROCESSOR PRIORITY TO ?  
2667 013634 012737 000340 177776 MOV \$BTVECT, \$TMP0  
2668 013642 017737 167150 001060 MOV \$BRVECT, \$TMP1  
2669 013650 017737 167136 001062 MOV \$BC\$VECT, \$TMP2  
2670 013664 017737 167132 001066 MOV \$SCRVECT, \$TMP3  
2671 013672 017737 167134 001070 MOV \$BRTCVT, \$TMP4  
2672 013700 005037 014726 CLR XMTCT1 ;INITIALIZE COUNTERS  
2673 013704 005037 014730 CLR XMTCT2  
2674 013710 005037 014732 CLR RECCT1  
2675 013714 005037 014734 CLR RECCT2  
2676 013720 005037 014736 CLR COUNT  
2677 013724 012777 014154 167074 MOV #XMIT1, \$CTVECT ;SET UP SLU1 TRANSMIT VECTOR  
2678 013732 012777 000340 167070 MOV #340, \$CTPSW ;AND PSW  
2679 013740 012777 014210 167054 MOV #REC1, \$CRVECT ;SET UP SLU1 RECEIVER VECTOR  
2680 013746 012777 000340 167050 MOV #340, \$CRPSW ;AND PSW  
2681 013754 012777 014270 167034 MOV #XMIT2, \$TVECT ;SET UP SLU2 TRANSMIT VECTOR  
2682 013762 012777 000340 167030 MOV #340, \$TPSW ;AND PSW  
2683 013770 012777 014324 167014 MOV #REC2, \$RVECT ;SET UP SLU2 RECEIVER VECTOR  
2684 013776 012777 000340 167010 MOV #340, \$RPSW ;AND PSW  
2685 014004 012777 014144 167020 MOV #TICKER, \$RTCVT ;SET UP RTC VECTOR  
2686 014012 012777 000340 167014 MOV #340, \$RTCPGW ;AND PSW  
2687 014020 032737 000001 001156 BIT #BIT0, \$DEVM ;IS SLU1 UNDER TEST  
2688 014026 001413 BEQ 1\$ ;IF NO DON'T TURN IT ON  
2689 014030 052777 000004 166746 BIS #BIT2, \$CTCSR ;ENABLE SLU1 MAINTENANCE WRAP  
2690 014036 052777 000100 166740 BIS #BIT6, \$CTCSR ;ENABLE SLU1 XMIT INTERRUPT  
2691 014044 052777 000100 166726 BIS #BIT6, \$CRCSR ;ENABLE SLU1 RECEIVER INTERRUPT  
2692 014052 012702 030450 MOV #BUF1, R2 ;SET UP RECEIVER BUFFER  
2693 014056 032737 000002 001156 18: BIT #BIT1, \$DEVM ;IS SLU2 UNDER TEST  
2694 014064 001410 BEQ 2\$ ;IF NO DON'T SET IT UP  
2695 014066 052777 000100 166700 BIS #BIT6, \$CTCSR ;ENABLE SLU2 XMIT INTERRUPT  
2696 014074 052777 000100 166566 BIS #BIT6, \$CRCSR ;ENABLE SLU2 RECEIVER INTERRUPT  
2697 014102 012703 031050 MOV #BUF2, R3 ;SET UP RECEIVER BUFFER  
2698 014106 032737 000004 001156 28: BIT #BIT2, \$DEVM ;IS LTC UNDER TEST  
2699 014114 001403 BEQ 3\$ ;IF NO DON'T SET IT UP  
2700 014116 052777 000100 166664 BIS #BIT6, \$LKS ;ENABLE RTC INTERRUPTS  
2701 014124 012700 177777 38: MOV #1, R0 ;INITIALIZE DATA FOR SLU1(1ST CHR. 0)  
2702 014130 012701 177777 MOV #1, R1 ;INITIALIZE DATA FOR SLU2(1ST CHR. 0)  
2703 014134 005037 177776 CLR PS ;DROP PROCESSOR PRIORITY TO ZERO  
2704 014140 000001 WAITIO: WAIT ;WAIT FOR INTERRUPT  
2705 014142 000776 BR WAITIO  
2706  
2707 014144 005237 014736 TICKER: INC COUNT ;UPDATE COUNT  
2708 014150 000137 014400 JMP IOMAND ;GO TO INTERRUPT HANDLER

CJWDFB0 11/24 OPTIONS DIAGNOSTIC  
C.JWDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 54  
T70 TEST ALL INTERNAL OPTIONS SIMULTANEOUSLY

2709	014154	005237	014726	XMIT1:	INC	XMTCT1	UPDATE XMIT INTERRUPT COUNT	
2710	014160	005200			INC	R0	UPDATE XMIT DATA	
2711	014162	010077	166620		MOV	R0, BCTBUF	SEND NEXT CHARACTER	
2712	014166	023727	014726	00040C	CMP	XMTCT1, #400	IF 256 CHARACTERS HAVE NOT BEEN	
2713	014174	002403			BLT	18	TRANSFERRED CONTINUE	
2714	014176	042777	000100	166600	BIC	#BIT6, BCTCSR	IF YES TURN OFF TRANSMITTER INTERRUPTS	
2715	014204	000137	014400		JMP	IOHAND	GO TO INTERRUPT HANDLER	
2716				18:				
2717	014210	005237	014732	REC1:	INC	RECCT1	UPDATE RECEIVER INTERRUPT COUNT	
2718	014214	005777	166562		TST	BCRBUF	BIT 15 SET IF ANY ERRORS OCCURRED	
2719	014220	100017			BPL	31	IF BIT IS CLEAR NO ERROR	
2720	014222	017737	166554	001026	MOV	BCRBUF, #B00AT	GET ERROR INFORMATION	
2721	014230	000005			RESET		CLEAR THE WORLD STOP ALL	
2722							INTERRUPTS	
2723	014232	020227	030450		CMP	R2, #BUF1	WAS MORE THAN 1 WORD TRANSFERRED	
2724	014236	003004			BGT	18	IF YES GET LAST GOOD DATA	
2725	014240	012737	177777	001024	MOV	#-1, #GDDAT	MAKE GOOD DATA - -1	
2726	014246	000403			BR	28	GO TO ERROR REPORT	
2727	014250	116237	177777	001024	18:	MOVB	-(R2), #GDDAT	GET LAST GOOD DATA
2728	014256	104153			28:	ERROR	153	RECEIVER STATUS ERROR
2729	014260	117722	166516		38:	MOVB	BCRBUF, (R2),	GET DATA AND STORE IT
2730	014264	000137	014400		JMP	IOHAND	GO TO INTERRUPT HANDLER	
2731								
2732	014270	005237	014730	XMIT2:	INC	XMTCT2	UPDATE XMIT INTERRUPT COUNT	
2733	014274	005201			INC	R1	UPDATE XMIT DATA	
2734	014276	010177	166474		MOV	R1, BCTBUF	SEND NEXT CHARACTER	
2735	014302	023727	014730	000400	CMP	XMTCT2, #400	IF 256 CHARACTERS HAVE NOT	
2736	014310	002403			BLT	18	BEEN TRANSFERRED CONTINUE	
2737	014312	042777	000100	166454	BIC	#BIT6, BCTCSR	ELSE NO MORE XMIT INTERRUPTS	
2738	014320	000137	014400	18:	JMP	IOHAND	GO TO INTERRUPT HANDLER	
2739								
2740	014324	005237	014734	REC2:	INC	RECCT2	UPDATE RECEIVER INTERRUPT COUNT	
2741	014330	005777	166436		TST	SRBUF	BIT 15 SETS IF ANY ERRORS OCCURRED	
2742	014334	100017			BPL	31	IF BIT IS CLEAR NO ERRORS	
2743	014336	017737	166430	001026	MOV	SRBUF, #B00AT	GET ERROR INFORMATION	
2744	014344	000005			RESET		CLEAR THE WORLD - STOP ALL	
2745							INTERRUPTS	
2746	014346	020327	031050		CMP	R3, #BUF2	WAS MORE THAN 1 WORD TRANSFERRED	
2747	014352	003004			BGT	18	IF YES GET LAST GOOD DATA	
2748	014354	012737	177777	001024	MOV	#-1, #GDDAT	IF NO MAKE GOOD DATA -1	
2749	014362	000403			BR	28	AND GET TO ERROR REPORT	
2750	014364	116337	177777	001024	18:	MOVB	-(R3), #GDDAT	GET LAST GOOD DATA RECEIVED
2751	014372	104154			28:	ERROR	154	RECEIVER STATUS ERROR
2752	014374	117723	166372		38:	MOVB	SRBUF, (R3),	GET DATA AND STORE IT
2753								
2754	014400	032737	000004	001156	IOHAND:	BIT	#BIT2, #DEVM	IS RTC UNDER TEST
2755	014406	001416			BEQ	18	IF NO CHECK OTHER DEVICES	
2756	014410	023727	014736	000074	CMP	COUNT, #74	HAS 1 SEC ELAPSED	
2757	014416	002427			BLT	31	IF NO CONTINUE TEST	
2758	014420	042777	000100	166356	BIC	#BIT6, BCTCSR	IF YES STOP TRANSMISSIONS	
2759	014426	042777	000100	166340	BIC	#BIT6, BCTCSR		
2760	014434	042777	000100	166346	BIC	#BIT6, BLKS	TURN OFF LINE CLOCK	
2761	014442	000416			BR	WAITER		
2762	014444	032737	000001	001156	18:	BIT	#BIT0, #DEVM	IS SLU1 UNDER TEST
2763	014452	001405			BEQ	28	IF NO CHECK FOR SLU2	
2764	014454	032777	000100	166322	BIT	#BIT6, BCTCSR	IS TRANSMITTER SHUTDOWN	

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 55  
T70 TEST ALL INTERNAL OPTIONS SIMULTANEOUSLY

SEQ 0064

2765 014462 001405  
2766 014464 000405  
2767  
2768 014466 032777 000100 166300 28: BIT #BIT6, \$TCR  
2769 014474 001001 BNE WAITER ;IS TRANSMITTER SHUT DOWN  
2770  
2771 014476 000002 38: RTI ;IF YES GO WAIT FOR POSSIBLE  
2772  
2773 014500 005037 177776 WAITER: CLR PS ;LAST CHARACTER  
2774 014504 012705 140000 MOV #40000, RS ;RETURN FROM INTERRUPT TO AWAIT NEXT  
2775 014510 062705 000001 18: ADD #1, RS ;MAKE PROCESSOR PRIORITY 0  
2776 014514 001375 BNE 18 ;SET UP LOOP COUNTER  
2777 014516 000005 RESET ;DO LOOP UNTIL RS = 0  
2778 014520 012706 001000 MOV #1000, SP ;STOP EVERYONE SHOULD BE DONE  
2779  
2780 014524 032737 000001 001156 CHECK1: BIT #BIT0, \$DEVM ;RESET STACK AFTER LAST INTERRUPT  
2781 014532 001424 BEQ CHECK2 ;SLU1 UNDER TEST  
2782 014534 023737 014726 014732 CMP XMTCT1, RECCT1 ;IF NO GO CHECK SLU2 DATA  
2783 014542 001401 BEQ 18 ;# OF XMIT INTERRUPTS = REC INTERRUPTS  
2784 014544 104155 ERROR 155 ;IF YES GET OVER ERROR AND CHECK DATA  
2785 014546 012702 030450 18: MOV #BUF1, R2 ;INTERRUPT COMPARISON ERROR  
2786 014552 005000 CLR R0 ;POINT TO FIRST DATA  
2787 014554 013704 014726 MOV XMTCT1, R4 ;INITIALIZE TO FIRST DATA XMIT  
2788 014560 122200 28: CMPB (R2) ., R0 ;GET # OF BYTES TRANSFERRED  
2789 014562 001406 BEQ 38 ;IS RECEIVED DATA = EXPECTED  
2790 014564 114237 001026 MOVB -(R2), \$BDDAT ;IF YES CONTINUE  
2791 014570 010037 001024 MOV R0, \$GODAT ;IF NO GET ERROR INFORMATION  
2792 014574 104156 ERROR 156 ;SLU1 DATA COMPARISON ERROR  
2793 014576 005202 INC R2 ;IF CONTINUE ON ERROR RESET POINTER  
2794 014600 005200 38: INC R0 ;UPDATE TO NEXT GOOD DATA  
2795 014602 077412 SQB R4, 28 ;LOOP UNTIL ALL DATA CHECKED  
2796 014604 032737 000002 001156 CHECK2: BIT #BIT1, \$DEVM ;SLU2 UNDER TEST  
2797 014612 001424 BEQ FINIE ;IF NO WE'RE DONE  
2798 014614 023737 014730 014734 CMP XMTCT2, RECCT2 ;# OF XMIT INTERRUPTS = REC INTERRUPTS  
2799 014622 001401 BEQ 18 ;IF YES CHECK DATA  
2800 014624 104157 ERROR 157 ;INTERRUPT COMPARISON ERROR  
2801 014626 012703 031050 18: MOV #BUF2, R3 ;INITIALIZE TO FIRST RECEIVED DATA  
2802 014632 005001 CLR R1 ;INITIALIZE TO FIRST XMIT DATA  
2803 014634 013704 014730 MOV XMTCT2, R4 ;GET # OF BYTES TRANSFERRED  
2804 014640 122301 28: CMPB (R3) ., R1 ;IS RECEIVED DATA = EXPECTED DATA  
2805 014642 001406 BEQ 38 ;IF YES CONTINUE TESTING  
2806 014644 114337 001026 MOVB -(R3), \$BDDAT ;IF NO GET ERROR INFORMATION  
2807 014650 010137 001024 MOV R1, \$GODAT ;SLU2 DATA COMPARISON ERROR  
2808 014654 104160 ERROR 160 ;IF COONTINUE ON ERROR RESET POINTER  
2809 014656 005203 INC R3 ;UPDATE TO NEXT GOOD DATA  
2810 014660 005201 38: INC R1 ;LOOP UNTIL ALL DATA CHECKED  
2811 014662 077412 SQB R4, 28 ;RESTORE VECTORS  
2812 014664 013777 001060 166124 FINIE: MOV \$TMPO, \$TVECT ;FINISHED TESTING GO TO END OF PASS  
2813 014672 013777 001062 166112 MOV \$TMP1, \$RVECT  
2814 014700 013777 001064 166120 MOV \$TMP2, \$RCTVECT  
2815 014706 013777 001066 166106 MOV \$TMP3, \$CRVECT  
2816 014714 013777 001070 166110 MOV \$TMP4, \$RTCVT  
2817 014722 000137 014740 JMP \$EOP  
2818  
2819 014726 000000 XMTCT1: .WORD 0  
2820 014730 000000 XMTCT2: .WORD 0

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

Ft.  
MACY11 30(1046) 04-JAN-85 11:58 PAGE 56  
T70 TEST ALL INTERNAL OPTIONS SIMULTANEOUSLY

SEQ 0070

2821 014732 000000  
2822 014734 000000  
2823 014736 000000  
2824

RECCT1: .WORD 0  
RECCT2: .WORD 0  
COUNT: .WORD 0

2825  
 2826  
 2827  
 2828  
 2829  
 2830  
 2831  
 2832  
 2833  
 2834 014740  
 2835 014740 000004  
 2836 014742 005037 001002  
 2837 014746 005237 001106  
 2838 014752 042737 100000 001106  
 2839 014760 005327  
 2840 014762 000001  
 2841 014764 003022  
 2842 014766 012737  
 2843 014770 000001  
 2844 014772 014762  
 2845 014774 104401 015041  
 2846 015000 013746 001106  
 2847 015004 104405  
 2848 015006 104401 015036  
 2849 015012 013700 000042  
 2850 015016 001405  
 2851 015020 000005  
 2852 015022 004710  
 2853 015024 000240  
 2854 015026 000240  
 2855 015030 000240  
 2856 015032  
 2857 015032 000137  
 2858 015034 003450  
 2859 015036 377 377 000  
 2860 015041 015 042412 042116  
 2861 015046 050040 051501 020123  
 2862 015054 000043  
 2863  
 2864 015056 011646  
 2865 015060 013616  
 2866 015062 062746 000002  
 2867 015066 000002  
 2868  
 2869 ;SUBROUTINE TO REPORT UNEXPECTED OR ERRONEOUS TRAPS OR INTERRUPTS  
 2870  
 2871 015070 012600  
 2872 015072 162700 000004  
 2873 015076 010037 015116  
 2874 015102 016637 000002 015114  
 2875 015110 104161  
 2876  
 2877 015112 000000  
 2878 015114 000000  
 2879 015116 000000  
 2880

.SBTTL END OF PASS ROUTINE

;\*\*\*\*\*  
;\*INCREMENT THE PASS NUMBER (\$PASS)  
;\*TYPE "END PASS \$XXXXX" (WHERE XXXXX IS A DECIMAL NUMBER)  
;\*IF THERE'S A MONITOR GO TO IT  
;\*IF THERE ISN'T JUMP TO TST1

\$EOP:

SCOPE			
CLR	\$TSTNM		;;ZERO THE TEST NUMBER
INC	\$PASS		;;INCREMENT THE PASS NUMBER
BIC	\$100000,\$PASS		;;DON'T ALLOW A NEG. NUMBER
DEC	(PC).		;;LOOP?
\$EOPCT: .WORD	1		
\$DOAGN			
BGT			;;YES
MOV	(PC).,8(PC).		;;RESTORE COUNTER
\$ENDCT: .WORD	1		
\$EOPCT			
TYPE	,\$ENDMG		;;TYPE "END PASS \$"
MOV	\$PASS,-(SP)		;;SAVE \$PASS FOR TYPEOUT
TYPDS			;;GO TYPE--DECIMAL ASCII WITH SIGN
TYPE	,\$NULL		;;TYPE A NULL CHARACTER
\$GET42: MOV	0042,RO		;;GET MONITOR ADDRESS
BEQ	\$DOAGN		;;BRANCH IF NO MONITOR
RESET			;;CLEAR THE WORLD
\$ENAD: JSR	PC,(R0)		;;GO TO MONITOR
NOP			;;SAVE ROOM
NOP			;;FOR
NOP			;;ACT11
\$DOAGN:			
JMP	8(PC).		;;RETURN
\$RTNA: .WORD	TST1		
\$NULL: .BYTE	-1,-1,0		;;NULL CHARACTER STRING
\$ENDMG: .ASCIZ	<15><12>/END PASS \$		
WRPSW: MOV(SP),-(SP)			;;COPY RETURN PC
MOV	8(SP),,(SP)		;;MOVE NEW PSW TO STACK
ADD	#2,-(SP)		;;ADJUST JSR RETURN
RTI			;;POP RETURN PC & NEW PSW
;SUBROUTINE TO REPORT UNEXPECTED OR ERRONEOUS TRAPS OR INTERRUPTS			
CATCH: MOV	(SP),,RO		;;GET ADDRESS OF TRAP VECTOR + 4
SUB	#4,RO		;;ADJUST TO POINT TO TRAP ADDRESS
MOV	RO,BDVECT		;;STORE TRAP OR INTERRUPT ADDRESS
MOV	2(SP),OLDPC		;;GET PC WHERE TRAP OR INTERRUPT OCCURRED
ERROR	161		;;REPORT ERROR
HALT			;;PROGRAM MUST BE RESTARTED AT THIS POINT
OLDPC: .WORD	0		
BDVECT: .WORD	0		

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 58  
END OF PASS ROUTINE

360 0072

```

2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894 015120
2895 015120 105237 001003
2896 015124 001775
2897 015126 013777 001002 163706
2898 015134 005237 001012
2899 015140 011637 001016
2900 015144 162737 000002 001016
2901 015152 117737 163640 001014
2902 015160 032777 020000 163652
2903 015166 001004
2904 015170 004737 015302
2905 015174 104401 001075
2906 015200
2907 015200 122737 000001 001120
2908 015206 001007
2909 015210 113737 001014 015222
2910 015216 004737 016004
2911 015222 000
2912 015223 000
2913 015224 000777
2914 015226 005777 163606
2915 015232 100001
2916 015234 000000
2917 015236 104407
2918 015240 032777 001000 163572
2919 015246 001402
2920 015250 013716 001010
2921 015254 005737 001072
2922 015260 001402
2923 015262 013716 001072
2924 015266
2925 015266 022737 015022 000042
2926 015274 001001
2927 015276 000000
2928 015300
2929 015300 000002

;***** THIS ROUTINE WILL INCREMENT THE ERROR FLAG AND THE ERROR COUNT,
;*SAVE THE ERROR ITEM NUMBER AND ADDRESS OF THE ERROR CALL
;*AND GO TO $ERRTYP ON ERROR
;*THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
;*SW15=1 HALT ON ERROR
;*SW13=1 INHIBIT ERROR TYPEOUTS
;*SW09=1 LOOP IN ERROR
;*CALL
;*      ERROR N      ;ERROR=EMT AND N=ERROR ITEM NUMBER
;*****



;ERROR:
7$: INCB    $ERFLG      ;SET THE ERROR FLAG
BEQ     7$          ;DON'T LET FLAG GO TO ZERO
MOV     $TSTNM,$DISPLAY ;DISPLAY TEST NUMBER AND ERROR FLAG
INC     $ERTTL       ;INCREMENT ERROR COUNT
MOV     ($P),$ERRPC    ;GET ADDRESS OF ERROR INSTRUCTION
SUB     #2,$ERRPC
MOV     $ERRPC,$ITEMB   ;STRIP AND SAVE THE ERROR ITEM CODE
BIT     #BIT13,$SWR    ;SKIP TYPEOUT IF SET
BNE     20$          ;SKIP TYPEOUTS
JSR     PC,$ERRTYP    ;GO TO USER ERROR ROUTINE
TYPE    ,:$CRLF

20$: CMPB    $APTEV,$ENV   ;RUNNING IN APT MODE
BNE     21$          ;NO, SKIP APT ERROR REPORT
MOV     $ITEMB,21$      ;SET ITEM NUMBER AS ERROR NUMBER
JSR     PC,$ATY4      ;REPORT FATAL ERROR TO APT

21$: .BYTE    0
      .BYTE    0

22$: BR      22$          ;APT ERROR LOOP
TST     $SWR          ;HALT ON ERROR
BPL     3$          ;SKIP IF CONTINUE
HALT    ,          ;HALT ON ERROR!
CKSWR   ,          ;TEST FOR CHANGE IN SOFT SWR
BIT     #BIT09,$SWR    ;LOOP ON ERROR SWITCH SET?
BEQ     4$          ;BR IF NO
MOV     $LPERR,(SP)    ;FUDGE RETURN FOR LOOPING
TST     $ESCAPE        ;CHECK FOR AN ESCAPE ADDRESS
BEQ     5$          ;BR IF NONE
MOV     $ESCAPE,(SP)    ;FUDGE RETURN ADDRESS FOR ESCAPE

5$: CMP     #$ENDAD,$M2    ;ACT-11 AUTO-ACCEPT?
BNE     6$          ;BR IF NO
HALT    ,          ;YES

6$: RTI             ;RETURN

```

2931  
 2932 .SBTTL ERROR MESSAGE TYPEOUT ROUTINE  
 2933  
 2934  
 2935 ;\*THIS ROUTINE USES THE "ITEM CONTROL BYTE" (\$ITEMB) TO DETERMINE WHICH  
 2936 ;\*ERROR IS TO BE REPORTED. IT THEN OBTAINS, FROM THE "ERROR TABLE" (\$ERRTB),  
 2937 ;\*AND REPORTS THE APPROPRIATE INFORMATION CONCERNING THE ERROR.  
 2938  
 2939 \$ERRTYP:  
 2940 015302 104401 001075  
 2941 015306 010046  
 2942 015310 005000  
 2943 015312 153700 001014  
 2944 015316 001004  
 2945  
 2946 015320 013746 001016  
 2947  
 2948 015324 104402  
 2949 015326 000426  
 2950 015330 005300  
 2951 015332 006300  
 2952 015334 006300  
 2953 015336 006300  
 2954 015340 062700 001160  
 2955 015344 012037 015354  
 2956 015350 001404  
 2957 015352 104401  
 2958 015354 000000  
 2959 015356 104401 001075  
 2960 015362 012037 015372  
 2961 015366 001404  
 2962 015370 104401  
 2963 015372 000000  
 2964 015374 104401 001075  
 2965 015400 011000  
 2966 015402 001004  
 2967 015404 012600  
 2968 015406 104401 001075  
 2969 015412 000207  
 2970 015414  
 2971 015414 13046  
 2972 015416 104402  
 2973 015420 005710  
 2974 015422 001770  
 2975 015424 104401 015432  
 2976 015430 000771  
 2977 015432 020040 000  
 2978 015436  
 2979

			TYPE	, \$CRLF	;;"CARRIAGE RETURN" & "LINE FEED"
			MOV	R0, -(SP)	;;SAVE R0
			CLR	R0	;;PICKUP THE ITEM INDEX
			BISB	\$0:\$ITEMB,R0	
			BNE	1\$	;;IF ITEM NUMBER IS ZERO, JUST
					;;TYPE THE PC OF THE ERROR
			MOV	\$ERRPC, -(SP)	;;SAVE \$ERRPC FOR TYPEOUT
					;;ERROR ADDRESS
			TYPOC		;;GO TYPE--OCTAL ASCII(ALL DIGITS)
			BR	6\$	;;GET OUT
		1\$:	DEC	R0	;;ADJUST THE INDEX SO THAT IT WILL
			ASL	R0	;; WORK FOR THE ERROR TABLE
			ASL	R0	
			ASL	R0	
			ADD	\$0:\$ERRTB,R0	;;FORM TABLE POINTER
			MOV	(R0)+,2\$	;;PICKUP "ERROR MESSAGE" POINTER
			BEQ	3\$	;;SKIP TYPEOUT IF NO POINTER
			TYPE		;;TYPE THE "ERROR MESSAGE"
		2\$:	.WORD	0	;;"ERROR MESSAGE" POINTER GOES HERE
			TYPE	, \$CRLF	;;"CARRIAGE RETURN" & "LINE FEED"
		3\$:	MOV	(R0)+,4\$	;;PICKUP "DATA HEADER" POINTER
			BEQ	5\$	;;SKIP TYPEOUT IF 0
			TYPE		;;TYPE THE "DATA HEADER"
		4\$:	.WORD	0	;;"DATA HEADER" POINTER GOES HERE
			TYPE	, \$CRLF	;;"CARRIAGE RETURN" & "LINE FEED"
		5\$:	MOV	(R0),R0	;;PICKUP "DATA TABLE" POINTER
			BNE	7\$	;;GO TYPE THE DATA
		6\$:	MOV	(SP)+,R0	;;RESTORE R0
			TYPE	, \$CRLF	;;"CARRIAGE RETURN" & "LINE FEED"
			RTS	PC	;;RETURN
		7\$:	MOV	\$0:(R0)+,-(SP)	;;SAVE \$0:(R0)+ FOR TYPEOUT
			TYPOC		;;GO TYPE--OCTAL ASCII(ALL DIGITS)
			TST	(R0)	;;IS THERE ANOTHER NUMBER?
			BEQ	6\$	;;BR IF NO
			TYPE	, \$0	;;TYPE TWO(2) SPACES
			BR	7\$	;;LOOP
		8\$:	.ASCIZ	/ /	;;TWO(2) SPACES
			.EVEN		

CJKDFBC 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11.44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 60  
ERROR MESSAGE TYPEOUT ROUTINE

SEQ 0074

```

2980
2981 .SBTTL POWER DOWN AND UP ROUTINES
2982 ;*****
2983 ;*POWER DOWN ROUTINE
2984 ;*****
2985 015436 012737 015576 000024 $PWRDN: MOV    $ILLUP,$PWRVEC ;SET FOR FAST UP
2986 015444 012737 000340 000026      MOV    $340,$PWRVEC+2 ;PRIO:7
2987 015452 010046      MOV    R0,-(SP) ;PUSH R0 ON STACK
2988 015454 010146      MOV    R1,-(SP) ;PUSH R1 ON STACK
2989 015456 010246      MOV    R2,-(SP) ;PUSH R2 ON STACK
2990 015460 010346      MOV    R3,-(SP) ;PUSH R3 ON STACK
2991 015462 010446      MOV    R4,-(SP) ;PUSH R4 ON STACK
2992 015464 010546      MOV    R5,-(SP) ;PUSH R5 ON STACK
2993 015466 017746 163346      MOV    BSWR,-(SP) ;PUSH BSWR ON STACK
2994 015472 010637 015602      MOV    SP,$SAVR6 ;SAVE SP
2995 015476 012737 015510 000024      MOV    $PWRUP,$PWRVEC ;SET UP VECTOR
2996 015504 000000      HALT
2997 015506 000776      BR    ..2          ;HANG UP
2998
2999
3000 ;*****
3001 ;*POWER UP ROUTINE
3002 ;*****
3003 015510 012737 015576 000024 $PWRUP: MOV    $ILLUP,$PWRVEC ;SET FOR FAST DOWN
3004 015516 013706 015602      MOV    $SAVR6,SP ;GET SP
3005 015522 012677 163312      MOV    (SP),BSWR ;POP STACK INTO BSWR
3006 015526 012605      MOV    (SP),R5
3007 015530 012604      MOV    (SP),R4 ;POP STACK INTO R4
3008 015532 012603      MOV    (SP),R3 ;POP STACK INTO R3
3009 015534 012602      MOV    (SP),R2 ;POP STACK INTO R2
3010 015536 012601      MOV    (SP),R1 ;POP STACK INTO R1
3011 015540 012600      MOV    (SP),R0 ;POP STACK INTO R0
3012 015542 012737 015436 000024      MOV    $PWRDN,$PWRVEC ;SET UP THE POWER DOWN VECTOR
3013 015550 012737 000340 000026      MOV    $340,$PWRVEC+2 ;PRIO:7
3014 015556 005037 015602      CLR    $SAVR6 ;WAIT LOOP FOR THE TTY
3015 015562 005237 015602      1$: INC   $SAVR6 ;WAIT FOR THE INC
3016 015566 001375      BNE   1$ ;OF WORD
3017 015570 104401      TYPE
3018 015572 015604      $PWRMG: .WORD $POWER ;POWER FAIL MESSAGE POINTER
3019 015574 000002      ATI
3020 015576 000000      $ILLUP: HALT ;THE POWER UP SEQUENCE WAS STARTED
3021 015600 000776      BR    ..2          ;BEFORE THE POWER DOWN WAS COMPLETE
3022 015602 000000      $SAVR6: 0 ;PUT THE SP HERE
3023 015604 005015 047520 042527 $POWER: .ASCIZ <15><12>"POWER"
3024 015612 000122
3025

```

3026 .SBTTL SCOPE HANDLER ROUTINE  
 3027  
 3028  
 3029 ;\*THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT  
 3030 ;AND LOAD THE TEST NUMBER(\$TSTNM) INTO THE DISPLAY REG.(DISPLAY<7:0>)  
 3031 ;AND LOAD THE ERROR FLAG (\$ERFLG) INTO DISPLAY<15:08>  
 3032 ;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:  
 3033 ;\*SW14=1 LOOP ON TEST  
 3034 ;\*SW09=1 LOOP ON ERROR  
 3035 ;CALL  
 3036 ;\* SCOPE :;SCOPE-IOT  
 3037  
 3038  
 3039 015614 015614 104407 015616 032777 040000 163214 \$SCOPE:  
 3040 015614 104407 CKSWR :;TEST FOR CHANGE IN SOFT-SWR  
 3041 015616 032777 040000 163214 1\$: BIT #BIT14,BSWR :;LOOP ON PRESENT TEST?  
 3042 015624 001052 BNE \$OVER :;YES IF SW14=1  
 3043 ;\*\*\*\*\*START OF CODE FOR THE XOR TESTER\*\*\*\*\*  
 3044 015626 000416 \$XTSTR: BR 6\$: ;IF RUNNING ON THE "XOR" TESTER CHANGE  
 3045 ;THIS INSTRUCTION TO A "NOP" (NOP=240)  
 3046 015630 013746 000004 MOV \$MERRVEC,-(SP) :;SAVE THE CONTENTS OF THE ERROR VECTOR  
 3047 015634 012737 015654 000004 MOV #5,\$MERRVEC :;SET FOR TIMEOUT  
 3048 015642 005737 177060 TST #01177060 :;TIME OUT ON XOR?  
 3049 015646 012637 000004 MOV (SP),\$MERRVEC :;RESTORE THE ERROR VECTOR  
 3050 015652 000421 BR \$SVLAD :;GO TO THE NEXT TEST  
 3051 015654 022626 5\$: CMP (SP),-(SP) :;CLEAR THE STACK AFTER A TIME OUT  
 3052 015656 012637 000004 MOV (SP),\$MERRVEC :;RESTORE THE ERROR VECTOR  
 3053 015662 000407 BR 7\$: ;LOOP ON THE PRESENT TEST  
 3054 015664 105737 001003 6\$: ;\*\*\*\*\*END OF CODE FOR THE XOR TESTER\*\*\*\*\*  
 3055 015664 105737 001003 2\$: TSTB \$ERFLG :;HAS AN ERROR OCCURRED?  
 3056 015670 001412 BEQ \$SVLAD :;BR IF NO  
 3057 015672 032777 001000 163140 BIT #BIT09,BSWR :;LOOP ON ERROR?  
 3058 015700 001404 BEQ 4\$: ;BR IF NO  
 3059 015702 013737 001010 001006 7\$: MOV \$LPER',\$LPADR :;SET LOOP ADDRESS TO LAST SCOPE  
 3060 015710 000420 BR \$OVER :;ZERO THE ERROR FLAG  
 3061 015712 105037 001003 4\$: CLR \$ERFLG :;COUNT TEST NUMBERS  
 3062 015716 105237 001002 \$SVLAD: INC \$TSTNM :;SET TEST NUMBER IN APT MAILBOX  
 3063 015722 113737 001002 001104 MOVB \$TSTNM,\$TESTN :;SAVE SCOPE LOOP ADDRESS  
 3064 015730 011637 001006 MOV (SP),\$LPADR :;SAVE ERROR LOOP ADDRESS  
 3065 015734 011637 001010 MOV (SP),\$LPERR :;CLEAR THE ESCAPE FROM ERROR ADDRESS  
 3066 015740 005037 001072 CLR \$ESCAPE :;ONLY ALLOW ONE(1) ERROR ON NEXT TEST  
 3067 015744 112737 000001 001015 MOVB #1,\$ERMAX :;DISPLAY TEST NUMBER  
 3068 015752 013777 001002 163062 \$OVER: MOV \$TSTNM,\$DISPLAY :;FUDGE RETURN ADDRESS  
 3069 015760 013716 001006 MOV \$LPADR,(SP) :;FIXES PS  
 3070 015764 000002 RTI

3072  
 3073  
 3074  
 3075  
 3076  
 3077 015766 112737 000001 01'232 \$ATY1: MOVB #1,\$FFLG ;TO REPORT FATAL ERROR  
 3078 015774 112737 000001 016230 \$ATY3: MOVB #1,\$MFLG ;TO TYPE A MESSAGE  
 3079 016002 000403 016004 112737 000001 016232 \$ATY4: MOVB #1,\$FFLG ;TO ONLY REPORT FATAL ERROR  
 3080 016012 010046 \$ATYC: BR \$ATYC  
 3081 016012 010046 MOV R0,-(SP) ;PUSH R0 ON STACK  
 3082 016014 010146 MOV R1,-(SP) ;PUSH R1 ON STACK  
 3083 016016 105737 016230 TSTB #MFLG ;SHOULD TYPE A MESSAGE?  
 3084 016022 001450 BEQ S\$ ;IF NOT: BR  
 3085 016024 122737 000001 001120 CMPB #APTEENV,\$ENV ;OPERATING UNDER APT?  
 3086 016032 001031 BNE 3\$ ;IF NOT: BR  
 3087 016034 132737 000100 001121 BITB #APTSPPOOL,\$ENV ;SHOULD SPOOL MESSAGE?  
 3088 016042 001425 BEQ 3\$ ;IF NOT: BR  
 3089 016044 017600 000004 MOV #4(SP),R0 ;GET MESSAGE ADDRESS  
 3090 016050 062766 000002 000004 ADD #2,4(SP) ;BUMP RETURN ADDRESS  
 3091 016056 005737 001100 1\$: TST #MSGTYPE ;SEE IF DONE W/ LAST XMISSION?  
 3092 016062 001375 BNE 1\$ ;IF NOT: WAIT  
 3093 016064 010037 001114 MOV R0,#MSGAD ;PUT ADDRESS IN MAILBOX  
 3094 016070 105720 2\$: TSTB (R0). ;FIND END OF MESSAGE  
 3095 016072 001376 BNE 2\$  
 3096 016074 163700 001114 SUB #MSGAD,R0 ;SUB START OF MESSAGE  
 3097 016100 006200 ASR R0 ;GET MESSAGE LENGTH IN WORDS  
 3098 016102 010037 001116 MOV R0,#MSGLGT ;PUT LENGTH IN MAILBOX  
 3100 016106 012737 000004 001100 MOV #4,#MSGTYPE ;TELL APT TO TAKE MESSAGE  
 3101 016114 000413 BR S\$  
 3102 016116 017637 000004 016142 3\$: MOV #4(SP),4\$ ;PUT MSG ADDR IN JSR LINKAGE  
 3103 016124 062766 000002 000004 ADD #2,4(SP) ;BUMP RETURN ADDRESS  
 3104 016132 013746 177776 MOV 177776,-(SP) ;PUSH 177776 ON STACK  
 3105 016136 004737 016234 JSR PC,\$TYPE ;CALL TYPE MACRO  
 3106 016142 000000 4\$: .WORD 0  
 3107 016144 5\$:  
 3108 016144 105737 016232 10\$: TSTB #FFLG ;SHOULD REPORT FATAL ERROR?  
 3109 016150 001413 BEQ 12\$ ;IF NOT: BR  
 3110 016152 005737 001120 TST #ENV ;RUNNING UNDER APT?  
 3111 016156 001410 BEQ 12\$ ;IF NOT: BR  
 3112 016160 005737 001100 11\$: TST #MSGTYPE ;FINISHED LAST MESSAGE?  
 3113 016164 001375 BNE 11\$ ;IF NOT: WAIT  
 3114 016166 017637 000004 001102 MOV #4(SP),#FATAL ;GET ERROR #  
 3115 016174 005237 001100 INC #MSGTYPE ;TELL APT TO TAKE ERROR  
 3116 016200 062766 000002 000004 12\$: ADD #2,4(SP) ;BUMP RETURN ADDRESS  
 3117 016206 105037 016232 CLR8 #FFLG ;CLEAR FATAL FLAG  
 3118 016212 105037 016231 CLR8 #LFLG ;CLEAR LOG FLAG  
 3119 016216 105037 016230 CLR8 #MFLG ;CLEAR MESSAGE FLAG  
 3120 016222 012601 MOV (SP)+,R1 ;POP STACK INTO R1  
 3121 016224 012600 MOV (SP)+,R0 ;POP STACK INTO R1  
 3122 016226 000207 RTS PC ;RETURN  
 3123 016230 000 \$MFLG: .BYTE 0 ;LOG FLAG  
 3124 016231 000 \$LFLG: .BYTE 0 ;FATAL FLAG  
 3125 016232 000 \$FFLG: .BYTE 0 ;FATAL FLAG  
 3126  
 3127 016234 .EVEN

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04-JAN-85 11:44

MACY11 30(1046) 04-JAN 85 11:58 PAGE 63  
APT COMMUNICATIONS ROUTINE

SEQ 0077

3128 000200 APTSIZE=200  
3129 000001 APTENV=001  
3130 000100 APTSPPOOL=100  
3131 000040 APTCSUP=040  
3132

N6.

```

3133
3134 .SBTTL TYPE ROUTINE
3135
3136 ;:*****ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
3137 ;:THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
3138 ;:NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
3139 ;:NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
3140 ;:NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
3141 ;:
3142 ;:CALL:
3143 ;:1) USING A TRAP INSTRUCTION
3144 ;:    TYPE ,MESADR      ;:MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
3145 ;:OR
3146 ;:    TYPE
3147 ;:    MESADR
3148 ;:
3149 ;:
3150
3151 016234 105737 001057      $TYPE: TSTB   $TPFLG      ;:IS THERE A TERMINAL?
3152 016240 100002      BPL    1$      ;:BR IF YES
3153 016242 000000      HALT   ;:HALT HERE IF NO TERMINAL
3154 016244 000430      BR     3$      ;:LEAVE
3155 016246 010046      1$:   MOV    R0,-(SP)    ;:SAVE R0
3156 016250 017600 000002      MOV    @2(SP),R0    ;:GET ADDRESS OF ASCIZ STRING
3157 016254 122737 000001 001120      CMPB   #APTEENV,$ENV  ;:RUNNING IN APT MODE
3158 016262 001011      BNE    62$    ;:NO, GO CHECK FOR APT CONSOLE
3159 016264 132737 000100 001121      BITB   #APTSPOOL,$ENV  ;:SPOOL MESSAGE TO APT
3160 016272 001405      BEQ    62$    ;:NO, GO CHECK FOR CONSOLE
3161 016274 010037 016304      MOV    R0,61$    ;:SETUP MESSAGE ADDRESS FOR APT
3162 016300 004737 015774      JSR    PC,$ATY3  ;:SPOOL MESSAGE TO APT
3163 016304 000000      61$:  .WORD   0        ;:MESSAGE ADDRESS
3164 016306 132737 000040 001121      62$:  BITB   #APTCSUP,$ENV  ;:APT CONSOLE SUPPRESSED
3165 016314 001003      RMF    60$      ;:YES, SKIP TYPE OUT
3166 016316 112046      2$:   (R0)+,-(SP)  ;:PUSH CHARACTER TO BE TYPED ONTO STACK
3167 016320 001005      L1$:  4$      ;:BR IF IT ISN'T THE TERMINATOR
3168 016322 005726      TST    (SP)+  ;:IF TERMINATOR POP IT OFF THE STACK
3169 016324 012600      60$:  MOV    (SP)+,R0    ;:RESTORE R0
3170 016326 062716 000002      3$:   ADD    @2,(SP)  ;:ADJUST RETURN PC
3171 016332 000002      RTI    ;:RETURN
3172 016334 122716 000011      4$:   CMPB   #HT,(SP)  ;:BRANCH IF <HT>
3173 016340 001430      BEQ    8$      ;:BRANCH IF NOT <CRLF>
3174 016342 122716 000200      CMPB   #CRLF,(SP)  ;:
3175 016346 001006      BNE    5$      ;:
3176 016350 005726      TST    (SP)+  ;:POP <CR><LF> EQUIV
3177 016352 104401      TYPE   ;:TYPE A CR AND LF
3178 016354 001075      $CRLF
3179 016356 105037 016564      CLRB   $CHARCNT  ;:CLEAR CHARACTER COUNT
3180 016362 000755      BR     2$      ;:GET NEXT CHARACTER
3181 016364 004737 016446      5$:   JSR    PC,$TYPEC  ;:GO TYPE THIS CHARACTER
3182 016370 123726 001056      6$:   CMPB   $FILLC,(SP)+  ;:IS IT TIME FOR FILLER CHARS.?
3183 016374 001350      BNE    2$      ;:IF NO GO GET NEXT CHAR.
3184 016376 013746 001054      MOV    $NULL,-(SP)  ;:GET # OF FILLER CHARS. NEEDED
3185                      ;:AND THE NULL CHAR.
3186 016402 105366 000001      7$:   DECB   1(SP)    ;:DOES A NULL NEED TO BE TYPED?
3187 016406 002770      BLT    6$      ;:BR IF NO--GO POP THE NULL OFF OF STACK
3188 016410 004737 016446      JSR    PC,$TYPEC  ;:GO TYPE A NULL

```

```

3189 016414 105337 016564      DECB    $CHARCNT    ;DO NOT COUNT AS A COUNT
3190 016420 000770               BP      78        ;LOOP

3191
3192      :HORIZONTAL TAB PROCESSOR
3193
3194 016422 112716 000040      88:    MOVB    0, (SP)    ;REPLACE TAB WITH SPACE
3195 016426 004737 016446      98:    JSR     PC,$TYPEC   ;TYPE A SPACE
3196 016432 132737 000007 016564  BITB    #7,$CHARCNT ;BRANCH IF NOT AT
3197 016447 001372               BNE    98        ;TAB STOP
3198 016442 003726               TST    (SP).    ;POP SPACE OFF STACK
3199 016444 000724               BR     28        ;GET NEXT CHARACTER
3200 016446
3201 016446 105777 162372      88TYPEC: TSTB    #8TKS    ;CHAR IN KYBD BUFFER?
3202 016452 100022               BPL    108      ;BR IF NOT
3203 016454 017746 162366      MOV    #8TKB,-(SP) ;GET CHAR
3204 016460 042716 177600      BIC    #177600,(SP) ;STRIP EXTRANEOUS BITS
3205 016464 122716 000023      CMPB    #8XOFF,(SP) ;WAS CHAR XOFF
3206 016470 001012               BNE    1028     ;BR IF NOT
3207 016472
3208 016472 105777 162346      1018: TSTB    #8TKS    ;WAIT FOR CHAR
3209 016476 100375               BPL    1018     ;GET CHAR
3210 016500 117716 162342      MOVB    #8TKB,(SP) ;STRIP IT
3211 016504 042716 177600      BIC    #177600,(SP) ;WAS IT XON?
3212 016510 122716 000021      CMPB    #8XON,(SP) ;BR IF NOT
3213 016514 001366               BNE    1018     ;FIX STACK
3214 016516
3215 016516 005726               1028: TST    (SP).    ;WAIT UNTIL PRINTER IS READY
3216 016520
3217 016520 105777 162324      108:   TSTB    #8TPS    ;LOAD CHAR TO BE TYPED INTO DATA REG.
3218 016524 100375               BPL    108      ;IS CHARACTER A CARRIAGE RETURN?
3219 016526 116677 000002 162316  MOVB    2(SP),#8TPB ;BRANCH IF NO
3220 016534 122766 000015 000002  CMPB    #CR,2(SP) ;YES--CLEAR CHARACTER COUNT
3221 016542 001003               BNE    18       ;EXIT
3222 016544 105037 016564      CLR8    $CHARCNT
3223 016550 000406               BR     $TYPEX
3224 016552 122766 000012 000002  18:   CMPB    #LF,2(SP) ;IS CHARACTER A LINE FEED?
3225 016560 001402               BEQ    $TYPEX
3226 016562 105227               INCB    (PC).    ;BRANCH IF YES
3227 016564 000000               $CHARCNT: WORD 0    ;COUNT THE CHARACTER
3228 016566 000207               $TYPEX: RTS   PC    ;CHARACTER COUNT STORAGE
3229
3230      .SBTTL BINARY TO OCTAL (ASCII) AND TYPE
3231
3232      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
3233      ;THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT!
3234      ;OCTAL (ASCII) NUMBER AND TYPE IT.
3235      ;$TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
3236      ;CALL:
3237      ;  MOV    NUM,-(SP)    ;NUMBER TO BE TYPED
3238      ;  $TYPOS          ;CALL FOR TYPEOUT
3239      ;  .BYTE N           ;N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
3240      ;  .BYTE M           ;M=1 OR 0
3241      ;              ; 1-TYPE LEADING ZEROS
3242      ;              ; 0-SUPPRESS LEADING ZEROS
3243
3244      ;$TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST

```

```

3245          ::$TYP0S OR $TYP0C
3246          ::CALL:
3247          ::    MOV    NUM. (SP)      ::NUMBER TO BE TYPED
3248          ::    TYPON             ::CALL FOR TYPEOUT
3249
3250          ::$TYP0C --ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
3251          ::CALL:
3252          ::    MOV    NUM. (SP)      ::NUMBER TO BE TYPED
3253          ::    TYP0C             ::CALL FOR TYPEOUT
3254
3255 016570 017646 000000      ::TYP0S: MOV    B(SP),-(SP)    ::PICKUP THE MODE
3256 016574 116637 000001 017013  MOVB   1(SP),$0FILL     ::LOAD ZERO FILL SWITCH
3257 016602 112637 017015      MOVB   (SP),$0MODE+1     ::NUMBER OF DIGITS TO TYPE
3258 016606 062716 000002      ADD    #2,(SP)           ::ADJUST RETURN ADDRESS
3259 016612 000406
3260 016614 112737 000001 017013  ::TYP0C: MOVB   #1,$0FILL    ::SET THE ZERO FILL SWITCH
3261 016622 112737 000006 017015  MOVB   #6,$0MODE+1     ::SET FOR SIX(6) DIGIT
3262 016630 112737 000005 017012  ::TYP0N: MOVB   #5,$0CNT      ::SET THE ITERATION COUNT
3263 016636 010346
3264 016640 010446
3265 016642 010546
3266 016644 113704 017015      MOVB   $0MODE+1,R4     ::GET THE NUMBER OF DIGITS TO TYPE
3267 016650 005404
3268 016652 062704 000006
3269 016656 110437 017014      MOVB   R4,$0MODE      ::SUBTRACT IT FOR MAX. ALLOWED
3270 016662 113704 017013      MOVB   $0FILL,R4       ::SAVE IT FOR USE
3271 016666 016605 000012      MOV    12(SP),R5       ::GET THE ZERO FILL SWITCH
3272 016672 005003
3273 016674 006105      18:   CLR    R3            ::PICKUP THE INPUT NUMBER
3274 016676 000404
3275 016700 006105      28:   ROL    R5            ::CLEAR THE OUTPUT WORD
3276 016702 006105
3277 016704 006105
3278 016706 010503      ROL    R5            ::ROTATE MSB INTO "C"
3279 016710 006103      38:   ROL    R3            ::GO DO MSB
3280 016712 105337 017014      DEC8   $0MODE      ::FORM THIS DIGIT
3281 016716 100016
3282 016720 042703 177770      BPL    74
3283 016724 001002      BIC    #177770,R3     ::GET RID OF JUNK
3284 016726 005704      BNE    44
3285 016730 001403      TST    R4            ::TEST FOR 0
3286 016732 005204      BEQ    54
3287 016734 052703 000060      INC    R4            ::SUPPRESS THIS 0?
3288 016740 052703 000040      BIS    #0',R3      ::BR IF YES
3289 016744 110337 017010      BIS    #1',R3      ::DON'T SUPPRESS ANYMORE 0'S
3290 016750 104401 017010      MOVB   R3,B8      ::MAKE THIS DIGIT ASCII
3291 016754 105337 017012      TYPE   ,B8      ::MAKE ASCII IF NOT ALREADY
3292 016760 003347      48:   DECB   $0CNT      ::SAVE FOR TYPING
3293 016762 002402
3294 016764 005204      58:   INC    R4            ::GO TYPE THIS DIGIT
3295 016766 000744      BLT    64
3296 016770 012605      BR    24
3297 016772 012604      68:   MOV    (SP),R5      ::COUNT BY 1
3298 016774 012603      MOV    (SP),R4      ::BR IF MORE TO DO
3299 016776 016666 000002 000004  MOV    (SP),R3      ::BR IF DONE
3300 017004 012616      MOV    2(SP),4(SP)    ::INSURE LAST DIGIT ISN'T A BLANK
                                         MOV    (SP),R5      ::RESTORE R4
                                         MOV    (SP),R4      ::RESTORE R3
                                         MOV    (SP),R3      ::RESTORE R3
                                         MOV    2(SP),4(SP)  ::SET THE STACK FOR RETURNING

```

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04-JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 6  
BINARY TO OCTAL (ASCII) AND TYPE

SEQ 0081

3301 017005 000002 RTI ;RETURN  
3302 017010 000 .BYTE 0 ;STORAGE FOR ASCII DIGIT  
3303 017011 000 .BYTE 0 ;TERMINATOR FOR TYPE ROUTINE  
3304 017012 000 .BYTE 0 ;OCTAL DIGIT COUNTER  
3305 017013 000 .BYTE 0 ;ZERO FILL SWITCH  
3306 017014 000000 .WORD 0 ;NUMBER OF DIGITS TO TYPE  
.SBTTL CONVERT BINARY TO DECIMAL AND TYPE ROUTINE  
3307  
3308  
3309  
3310  
3311  
3312  
3313  
3314  
3315  
3316 .CALL:  
3317 : MOV NUM,-(SP) ;PUT THE BINARY NUMBER ON THE STACK  
3318 : TYPDS ;GO TO THE ROUTINE  
3319 017016  
3320 017016 010046  
3321 017020 010146  
3322 017022 010246  
3323 017024 010346  
3324 017026 010546  
3325 017030 012746 020200 MOV R0,-(SP) ;PUSH R0 ON STACK  
3326 017034 016605 000020 MOV R1,-(SP) ;PUSH R1 ON STACK  
3327 017040 100004 MOV R2,-(SP) ;PUSH R2 ON STACK  
3328 017042 005405 MOV R3,-(SP) ;PUSH R3 ON STACK  
3329 017044 112766 000055 000001 MOV R5,-(SP) ;PUSH R5 ON STACK  
3330 017052 005000 18: CLR R0 ;SET BLANK SWITCH AND SIGN  
3331 017054 012703 017232 MOV #DBLK,R3 ;GET THE INPUT NUMBER  
3332 017060 112723 000040 MOVB 0'.,(R3). ;BR IF INPUT IS POS.  
3333 017064 005002 28: NEG R5 ;MAKE THE BINARY NUMBER POS.  
3334 017066 016001 017222 MOVB 0'-.1(SP) ;MAKE THE ASCII NUMBER NEG.  
3335 017072 160105 38: CLR R2 ;ZERO THE CONSTANTS INDEX  
3336 017074 002402 MOV #DTBL(1.),R1 ;SETUP THE OUTPUT POINTER  
3337 017076 005202 48: INC R2 ;SET THE FIRST CHARACTER TO A BLANK  
3338 017100 000774 BR 38 ;CLEAR THE BCD NUMBER  
3339 017102 060105 48: ADD R1,R5 ;GET THE CONSTANT  
3340 017104 005702 TST R2 ;FORM THIS BCD DIGIT  
3341 017106 001002 BNE 58 ;BR IF DONE  
3342 017110 105716 TSTB (SP) ;INCREASE THE BCD DIGIT BY 1  
3343 017112 100407 BMI 78  
3344 017114 106316 58: ASLB (SP) ;ADD BACK THE CONSTANT  
3345 017116 103003 BCC 68 ;CHECK IF BCD DIGIT=0  
3346 017120 116663 000001 177777 MOVB 1(SP),-1(R3) ;FALL THROUGH IF 0  
3347 017126 052702 000060 68: BIS 0',R2 ;STILL DOING LEADING 0'S?  
3348 017132 052702 000040 78: BIS 0',R2 ;BR IF YES  
3349 017136 110223 MOVB R2,(R3). ;MSD?  
3350 017140 005720 TST (R0). ;BR IF NO  
3351 017142 020027 000010 CMP R0,#10 ;YES--SET THE SIGN  
3352 017146 002746 BLT 28 ;MAKE THE BCD DIGIT ASCII  
3353 017150 003002 BGT 88 ;MAKE IT A SPACE IF NOT ALREADY A DIGIT  
3354 017152 010502 MOV R5,R2 ;PUT THIS CHARACTER IN THE OUTPUT BUFFER  
3355 017154 000764 BR 68 ;JUST INCREMENTING  
3356 017156 105726 88: TSTB (SP). ;CHECK THE TABLE INDEX  
;GO DO THE NEXT DIGIT  
;GO TO EXIT  
;GET THE LSD  
;GO CHANGE TO ASCII  
;WAS THE LSD THE FIRST NON ZERO?

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 68  
CONVERT BINARY TO DECIMAL AND TYPE ROUTINE

SEQ 0082

3357	017160	100003		BPL	98	;;BR IF NO
3358	017162	116663	177777 177776	MOV8	-1(SP), -2(R3)	;;YES--SET THE SIGN FOR TYPING
3359	017170	105013		98:	CLR8 (R3)	;;SET THE TERMINATOR
3360	017172	012605		MOV	(SP), R5	;;POP STACK INTO R5
3361	017174	012603		MOV	(SP), R3	;;POP STACK INTO R3
3362	017176	012602		MOV	(SP), R2	;;POP STACK INTO R2
3363	017200	012601		MOV	(SP), R1	;;POP STACK INTO R1
3364	017202	012600		MOV	(SP), R0	;;POP STACK INTO R0
3365	017204	104401	017232	TYPE	, \$DBLK	;;NOW TYPE THE NUMBER
3366	017210	016666	000002 000004	MOV	2(SP), 4(SP)	;;ADJUST THE STACK
3367	017216	012616		MOV	(SP), (SP)	
3368	017220	000002		RTI		;;RETURN TO USER
3369	017222	023420		\$DTBL:	10000.	
3370	017224	001750			1000.	
3371	017226	000144			100.	
3372	017230	000012			10.	
3373	017232	000004		\$DBLK:	.BLKW 4	
3374						

```

3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386 017242 022737 000176 001040 .SBTTL TTY INPUT ROUTINE
3387 017250 001074
3388 017252 105777 161566
3389 017256 100071
3390 017260 117746 161562
3391 017264 042716 177600
3392 017270 022726 000007
3393 017274 001062
3394 017276 123727 001034 000001
3395 017304 001456
3396
3397 017306 104401 017777
3398 017312 104401 020004
3399 017316 013746 000176
3400 017322 104402
3401 017324 104401 020015
3402 017330 005046
3403 017332 005046
3404 017334 105777 161504
3405 017340 100375
3406
3407 017342 117746 161500
3408 017346 042716 177600
3409
3410
3411
3412 017352 021627 000025
3413 017356 001005
3414 017360 104401 017772
3415 017364 062706 000006
3416 017370 000757
3417
3418
3419 017372 021627 000015
3420 017376 001022
3421 017400 005766 000004
3422 017404 001403
3423 017406 016677 000002 161424
3424 017414 062706 000006
3425 017420 104401 001075
3426 017424 123727 001035 000001
3427 017432 001003
3428 017434 012777 000100 161402
3429 017442 000C02
3430 017444 004737 016446
      .ENABL LSB
      ;-----+
      ;*SOFTWARE SWITCH REGISTER CHANGE ROUTINE.
      ;*ROUTINE IS ENTERED FROM THE TRAP HANDLER, AND WILL
      ;*SERVICE THE TEST FOR CHANGE IN SOFTWARE SWITCH REGISTER TRAP CALL
      ;*WHEN OPERATING IN TTY FLAG MODE.
$CKSWR: CMP    #SWREG,SWR   ;IS THE SOFT-SWR SELECTED?
      BNE    158      ;BRANCH IF NO
      TSTB   #8TKS    ;CHAR THERE?
      BPL    158      ;IF NO, DON'T WAIT AROUND
      MOVB   #8TKB,-(SP);SAVE THE CHAR
      BIC    #0C177,(SP);STRIP-OFF THE ASCII
      CMP    #7,(SP)+  ;IS IT A CONTROL G?
      BNE    158      ;NO, RETURN TO USER
      CMPB   #AUTOB,.01;ARE WE RUNNING IN AUTO-MODE?
      BEQ    158      ;BRANCH IF YES
$GTSWR: TYPE   .#CNTLG   ;ECHO THE CONTROL-G (+G)
      TYPE   #MSWR    ;TYPE CURRENT CONTENTS
      MOV    SWREG,-(SP);SAVE SWREG FOR TYPEOUT
      TYPLOC ;GO TYPE--OCTAL ASCII(ALL DIGITS)
      TYPE   .#MNEW    ;PROMPT FOR NEW SWR
      CLR    -(SP)    ;CLEAR COUNTER
      CLR    -(SP)    ;THE NEW SWR
      TSTB   #8TKS    ;CHAR THERE?
      BPL    78       ;IF NOT TRY AGAIN
      MOVB   #8TKB,-(SP);PICK UP CHAR
      BIC    #0C177,(SP);MAKE IT 7-BIT ASCII
      9$:   CMP    (SP),#25  ;IS IT A CONTROL-U?
      BNE    10$      ;BRANCH IF NOT
      TYPE   .#CNTLU   ;YES, ECHO CONTROL-U (+U)
      ADD    #6,SP    ;IGNORE PREVIOUS INPUT
      BR     19$      ;LET'S TRY IT AGAIN
      10$:  CMP    (SP),#15  ;IS IT A <CR>?
      BNE    16$      ;BRANCH IF NO
      TST    4(SP)    ;YES, IS IT THE FIRST CHAR?
      BEQ    11$      ;BRANCH IF YES
      MOV    2(SP),BSWR;SAVE NEW SWR
      ADD    #6,SP    ;CLEAR UP STACK
      TYPE   .#CRLF    ;ECHO <CR> AND <LF>
      CMPB   #INTAG,.01;RE-ENABLE TTY KBD INTERRUPTS?
      BNE    15$      ;BRANCH IF NOT
      MOV    #100,#8TKS;RE-ENABLE TTY KBD INTERRUPTS
      RTI
      15$:  JSR    PC,#TYPEC ;RETURN
      16$:  JSR    PC,#TYPEC ;ECHO CHAR

```

CJDFB0 11/24 OPTIONS DIAGNOSTIC  
CJDFB P11 04 JAN-85 11:44

MACY11 30(1045) 04 JAN 85 11:58 PAGE 70  
TTY INPUT ROUTINE

EB 0084

3431 017450 021627 000060                    CMP     (SP),#60     ;;CHAR < 0?  
3432 017454 002420                            BLT     18     ;;BRANCH IF YES  
3433 017456 021627 000067                    CMP     (SP),#67     ;;CHAR > ?  
3434 017462 003015                            BGT     18     ;;BRANCH IF YES  
3435 017464 042726 000060                    BIC     #60,(SP)     ;;STRIP-OFF ASCII  
3436 017470 005766 000002                    TST     2(SP)     ;;IS THIS THE FIRST CHAR  
3437 017474 001403                            BEQ     17     ;;BRANCH IF YES  
3438 017476 006316                            ASL     (SP)     ;;NO. SHIFT PRESENT  
3439 017500 004716                            ASL     (SP)     ;;CHAR OVER TO MAKE  
3440 017502 001516                            ASL     (SP)     ;;ROOM FOR NEW ONE.  
3441 017504 005266 000002                    17:     INC     2(SP)     ;;KEEP COUNT OF CHAR  
3442 017510 056616 177776                    BIS     -2(SP),(SP)     ;;SET IN NEW CHAR  
3443 017514 000707                            BR     7     ;;GET THE NEXT ONE  
3444 017516 104401 001074                    18:     TYPE     ,1UES     ;;TYPE ?<CR><LF>  
3445 017522 000720                            BR     20     ;;SIMULATE CONTROL U  
3446    .DSABL     LSB  
  
3447  
3448  
3449    ;::::::::::=  
3450    ;THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY  
3451    ;CALL:  
3452    ;\* RDCHR    ;INPUT A SINGLE CHARACTER FROM THE TTY  
3453    ;\* RETURN HERE                                    ;CHARACTER IS ON THE STACK  
3454    ;\*    ;WITH PARITY BIT STRIPPED OFF  
3455    ;  
3456  
3457 017524 011646                            \$RDCHR: MOV     (SP),-(SP)     ;;PUSH DOWN THE PC  
3458 017526 016666 000004 000002            MOV     4(SP),2(SP)     ;;SAVE THE PS  
3459 017534 105777 161304                    1\$:     TSTB     #0TKS     ;;WAIT FOR  
3460 017540 100375                            BPL     1     ;;A CHARACTER  
3461 017542 117766 161300 000004            MOVB     #0TKB,4(SP)     ;;READ THE TTY  
3462 017550 042766 177600 000004            BIC     #0C<177>,4(SP)     ;;GET RID OF JUNK IF ANY  
3463 017556 026627 000004 000023            CMP     4(SP),#23     ;;IS IT A CONTROL S?  
3464 017564 001013                            BNE     3     ;;BRANCH IF NO  
3465 017566 105777 161252                    2\$:     TSTB     #0TKS     ;;WAIT FOR A CHARACTER  
3466 017572 100375                            BPL     2     ;;LOOP UNTIL ITS THERE  
3467 017574 117746 161246                    MOVB     #0TKB,-(SP)     ;;GET CHARACTER  
3468 017600 042716 177600                    BIC     #0C177,(SP)     ;;MAKE IT 7-BIT ASCII  
3469 017604 022627 000021                    CMP     (SP),#21     ;;IS IT A CONTROL-Q?  
3470 017610 001366                            BNE     2     ;;IF NOT DISCARD IT  
3471 017612 000750                            BR     1     ;;YES, RESUME  
3472 017614 026627 000004 000021            3\$:     CMP     4(SP),#0XON     ;;IS IT A RANDOM XON?  
3473 017622 001744                            BEQ     1     ;;BRANCH IF YES     ;RAN001  
3474 017624 026627 000004 000140            CMP     4(SP),#140     ;;IS IT UPPER CASE?  
3475 017632 002407                            BLT     4     ;;BRANCH IF YES  
3476 017634 026627 000004 000175            CMP     4(SP),#175     ;;IS IT A SPECIAL CHAR?  
3477 017642 003003                            BGT     4     ;;BRANCH IF YES  
3478 017644 042766 000040 000004            BIC     #40,4(SP)     ;;MAKE IT UPPER CASE  
3479 017652 000002                            4\$:     RTI    ;GO BACK TO USER  
  
3480    ;::::::::::=  
3481    ;THIS ROUTINE WILL INPUT A STRING FROM THE TTY  
3482    ;CALL:  
3483    ;\* RDLIN    ;INPUT A STRING FROM THE TTY  
3484    ;\* RETURN HERE                                    ;ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK  
3485    ;\*    ;TERMINATOR WILL BE A BYTE OF ALL 0'S  
3486

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 71  
TTY INPUT ROUTINE

SEQ 0085

3487	017654	010346		\$RDLIN: MOV R3,-(SP)	;;SAVE R3
3488	017656	012703	017762	1\$: MOV #\$TTYIN,R3	;;GET ADDRESS
3489	017662	022703	017772	2\$: CMP #\$TTYIN+8.,R3	;;BUFFER FULL?
3490	017666	101405		BLOS 4\$	;;BR IF YES
3491	017670	104410		RDCHR	;;GO READ ONE CHARACTER FROM THE TTY
3492	017672	112513		MOV8 (SP).,(R3)	;;GET CHARACTER
3493	017674	122713	000177	10\$: CMP8 #177,(R3)	;;IS IT A RUBOUT
3494	017700	001003		BNE 3\$	;;SKIP IF NOT
3495	017702	104401	001074	4\$: TYPE ,?QUES	;;TYPE A '?'
3496	017706	000763		BR 1\$	;;CLEAR THE BUFFER AND LOOP
3497	017710	111337	017760	3\$: MOVB (R3),9\$	;;ECHO THE CHARACTER
3498	017714	104401	017760	TYPE ,9\$	
3499	017720	122723	000015	CMP8 #15,(R3).	;;CHECK FOR RETURN
3500	017724	001356		BNE 2\$	;;LOOP IF NOT RETURN
3501	017726	105063	177777	CLR8 -1(R3)	;;CLEAR RETURN (THE 15)
3502	017732	104401	001076	TYPE ,LF	;;TYPE A LINE FEED
3503	017736	012603		MOV (SP).,R3	;;RESTORE R3
3504	017740	011646		MOV (SP),-(SP)	;;ADJUST THE STACK AND PUT ADDRESS OF THE
3505	017742	016666	000004 000002	MOV 4(SP),2(SP)	;; FIRST ASCII CHARACTER ON IT
3506	017750	012766	017762 000004	MOV #\$TTYIN,4(SP)	
3507	017756	000002		RTI	;;RETURN
3508	017760	000		9\$: .BYTE 0	;;STORAGE FOR ASCII CHAR. TO TYPE
3509	017761	000		.BYTE 0	;;TERMINATOR
3510	017762	000010		\$TTYIN: .BLKB 8.	;;RESERVE 8 BYTES FOR TTY INPUT
3511	017772	052536	005015 000	\$CNTLU: .ASCIZ / <sup>t</sup> U/<15><12>	;;CONTROL "U"
3512	017777	136	006507 000012	\$CNTLG: .ASCIZ / <sup>t</sup> G/<15><12>	;;CONTROL "G"
3513	020004	005015	053523 020122	\$MSWR: .ASCIZ <15><12>/SWR = /	
3514	020012	020075	000		
3515	020015	040	047040 053505	\$MNEW: .ASCIZ / NEW = /	
3516	020022	036440	000040		
3517					

3518  
3519  
3520  
3521  
3522  
3523  
3524  
3525  
3526  
3527  
3528 020026 010046  
3529 020030 016600 000002  
3530 020034 005740  
3531 020036 111000  
3532 020040 006300  
3533 020042 016000 020062  
3534 020046 000200  
3535  
3536  
3537 :THIS IS USE TO HANDLE THE "GETPRI" MACRO  
3538  
3539 020050 011646  
3540 020052 016666 000004 000002  
3541 020060 000002  
3542  
3543  
3544  
3545 :THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED  
3546 :BY THE "TRAP" INSTRUCTION.  
3547  
3548  
3549 :ROUTINE  
3550 020062 020050  
3551 020064 016234  
3552 020066 016614  
3553 020070 016570  
3554 020072 016630  
3555 020074 017016  
3556  
3557 020076 017312  
3558  
3559 020100 017242  
3560 020102 017524  
3561 020104 017654  
3562

.SBTTL TRAP DECODER

;\*THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION  
;\*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS  
;\*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL  
;\*GO TO THAT ROUTINE.

\$TRAP: MOV R0,-(SP) ;:SAVE R0  
MOV 2(SP),R0 ;:GET TRAP ADDRESS  
TST -(R0) ;:BACKUP BY 2  
MOVB (R0),R0 ;:GET RIGHT BYTE OF TRAP  
ASL R0 ;:POSITION FOR INDEXING  
MOV #TRPAD(R0),R0 ;:INDEX TO TABLE  
RTS R0 ;:GO TO ROUTINE

\$TRAP2: MOV (SP),-(SP) ;:MOVE THE PC DOWN  
MOV 4(SP),2(SP) ;:MOVE THE PSW DOWN  
RTI ;:RESTORE THE PSW

.SBTTL TRAP TABLE

;\*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED  
;\*BY THE "TRAP" INSTRUCTION.

\$TRPAD: .WORD \$TRAP2  
\$TYPE :;CALL=\$TYPE TRAP+1(104401) TTY TYPEOUT ROUTINE  
\$TYPOC :;CALL=\$TYPOC TRAP+2(104402) TYPE OCTAL NUMBER (WITH LEADING ZEROS)  
\$TYPOS :;CALL=\$TYPOS TRAP+3(104403) TYPE OCTAL NUMBER (NO LEADING ZEROS)  
\$TYPON :;CALL=\$TYPON TRAP+4(104404) TYPE OCTAL NUMBER (AS PER LAST CALL)  
\$TYPDS :;CALL=\$TYPDS TRAP+5(104405) TYPE DECIMAL NUMBER (WITH SIGN)  
\$GTSWR :;CALL=\$GTSWR TRAP+6(104406) GET SOFT-SWR SETTING  
\$CKSWR :;CALL=\$CKSWR TRAP+7(104407) TEST FOR CHANGE IN SOFT-SWR  
\$RDCHR :;CALL=\$RDCHR TRAP+10(104410) TTY TYPEIN CHARACTER ROUTINE  
\$RDLIN :;CALL=\$RDLIN TRAP+11(104411) TTY TYPEIN STRING ROUTINE

3563  
 3564  
 3565  
 3566  
 3567  
 3568  
 3569 .SBTTL ECHO TEST  
 ;\*THIS ROUTINE WILL ECHO ANY CHARACTER TYPED  
 ;\*ON EITHER SLU1 OR SLU2. DEFAULT IS TO THE CONSOLE DEVICE SLU1.  
 ;\*THE TEST IS HALTED BY TYPING A CONTROL-C  
 ;\*TEST CAN BE RESTARTED AFTER HALTING BY JUST CONTINUING  
 3570 020106 012737 000176 001040 ECHO: MOV #SWREG, SWR ;SET UP FOR SOFTWARE SWITCH REGISTER  
 3571 020114 012737 000174 001042 MOV #DISPREG, DISPLAY ;AND DISPLAY REGISTER  
 3572 020122 032777 000020 160710 BIT #BIT4, DSWR ;CHECK IF BIT4 SET IN SWITCH REG  
 3573 020130 001403 BEQ 1\$ ;IF NOT THEN SELECT SLU1  
 3574 020132 012703 002770 MOV #RCRSR, R3 ;IF BIT4 SET THEN SELECT SLU2  
 3575 020136 000402 BR 2\$  
 3576 020140 012703 003000 1\$: MOV #CRCCSR, R3 ;SELECT SLU1 (THIS IS DEFAULT DEVICE)  
 3577 020144 000005 2\$: RESET ;CLEAR EVERYTHING  
 3578 020146 112773 000052 000006 MOVB 0'\*, \$6(R3) ;TRANSMIT PROMPT "  
 3579 020154 105773 000000 3\$: TSTB 0(R3) ;WAIT FOR INPUT  
 3580 020160 100375 BPL 3\$  
 3581 020162 117373 000002 000006 MOVB 02(R3), \$6(R3) ;ECHO INPUT  
 3582 020170 017300 000002 MOV 02(R3), R0 ;STORE INPUT  
 3583 020174 100023 BPL 6\$ ;BR IF "ERROR" NOT SET  
 3584 020176 052701 010000 BIS #BIT12, R1 ;SET PARITY ERROR TEST MASK  
 3585 020202 030100 BIT R1, R0 ;CHECK FOR PARITY ERROR FLAG  
 3586 020204 001403 BEQ 4\$ ;BR IF NOT SET  
 3587 020206 004737 020270 JSR PC, MSG ;REPORT PARITY ERROR  
 3588 020212 020316 MPAR  
 3589 020214 006301 4\$: ASL R1 ;SHIFT MASK TO TEST "FR" FLAG  
 3590 020216 030100 BIT R1, R0 ;TEST FOR FRAMING ERROR FLAG  
 3591 020220 001403 BEQ 5\$ ;BR IF NOT SET  
 3592 020222 004737 020270 JSR PC, MSG ;REPORT FRAMING ERROR  
 3593 020226 020327 MFR  
 3594 020230 006301 5\$: ASL R1 ;SHIFT MASK TO TEST "OR" FLAG  
 3595 020232 030100 BIT R1, R0 ;TEST FOR OVERFLOW ERROR  
 3596 020234 001403 BEQ 6\$ ;BR IF NOT SET  
 3597 020236 004737 020270 JSR PC, MSG ;REPORT OVERFLOW ERROR  
 3598 020242 020341 MOR  
 3599 020244 042700 000200 6\$: BIC #BIT7, R0 ;CLEAR ANY PARITY BIT  
 3600 020250 022700 000003 CMP #3, R0 ;WAS INPUT CONTROL-C  
 3601 020254 001337 BNE 3\$ ;BR IF IS NOT  
 3602 020256 004737 020270 JSR PC, MSG ;REPORT PROGRAM STOP  
 3603 020262 020354 MSTOP  
 3604 020264 000000 HALT  
 3605 020266 000707 BR ECHO ;END OF TEST HALT  
 ;AFTER END OF TEST HALT  
 ;PRESS CONTINUE TO RESTART ECHO TEST  
 3606  
 3607  
 3608 020270 013600 MSG: MOV 0(SP)+, R0 ;PICK UP MESSAGE POINTER  
 3609 020272 062746 000002 ADD #2, -(SP) ;ADJUST RETURN PC  
 3610 020276 105773 000004 WAIT: TSTB 04(R3) ;WAIT FOR XMIT DONE  
 3611 020302 100375 BPL WAIT  
 3612 020304 112073 000006 MOVB (R0)+, \$6(R3) ;SEND CHARACTER  
 3613 020310 105710 TSTB (R0) ;IS THIS END OF MESSAGE?  
 3614 020312 001371 BNE WAIT ;BR IF NOT  
 3615 020314 000207 RTS PC ;RETURN  
 3616  
 3617 020316 005015 040520 044522 MPAR: .ASCIZ <CR><LF>/PARITY/  
 3618 020324 054524 000

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 74  
ECHO TEST

SEQ 0088

3619 020327 015 043012 040522 MFR: .ASCIZ <CR><LF>/FRAMING/  
3620 020334 044515 043516 000 MOR: .ASCIZ <CR><LF>/OVERFLOW/  
3621 020341 015 047412 042526 MSTOP: .ASCIZ <CR><LF>/STOP/  
3622 020346 043122 047514 000127  
3623 020354 005015 052123 050117  
3624 020362 000

3625  
3626  
3627 020364 .EVEN  
3628  
3629  
3630  
3631 ;\*\*\*\*\*  
3632 ;\*THIS ROUTINE WILL OUTPUT ALL WRITABLE CHARACTERS FOR THE  
3633 ;\*THE OCTAL CODE 040 --> 377  
3634 ;\*32 CHARACTERS ARE PRINTED ON EACH LINE  
3635 ;\*THE PATTERN IS REPEATED EVERY THREE LINES  
3636 ;\*  
3637 ;\*\*\*\*\*  
3638  
3639 020364 012737 000176 001040 OUTTST: MOV #SWREG, SWR ;SET UP FOR SOFTWARE SWITCH REGISTER  
3640 020372 012737 000174 001042 MOV #DISPREG, DISPLAY ;AND DISPLAY REGISTER  
3641 020400 032777 000020 160432 BIT #BIT4, BSWR ;CHECK IF BIT4 SET IN SWITCH REG  
3642 020406 001403 BEQ 1\$ ;IF NOT THEN SELECT SLU1  
3643 020410 012703 002770 MOV #RCCSR, R3 ;IF BIT4 SET THEN SELECT SLU2  
3644 020414 000402 BR 2\$  
3645 020416 012703 003000 1\$: MOV #CRCCSR, R3 ;SELECT SLU1 (THIS IS DEFAULT DEVICE)  
3646 020422 000005 2\$: RESET ;CLEAR THE WORLD  
3647 020424 012701 000040 3\$: MOV #40, R1 ;LOAD FIRST WRITABLE CHARACTER  
3648 020430 012700 000040 4\$: MOV #40, R0 ;LOAD CHAR COUNT PER LINE  
3649 020434 105773 000004 5\$: TSTB #4(R3) ;WAIT FOR DONE  
3650 020440 100375 BPL 5\$  
3651 020442 010173 000006 MOV R1, #6(R3) ;TRANSMIT A CHARACTER  
3652 020446 105201 INCB R1 ;INCREMENT CHARACTER CODE  
3653 020450 005300 DEC R0 ;DECREMENT CHAR COUNT  
3654 020452 001370 BNE 5\$ ;BR IF LINE NOT COMPLETE  
3655 020454 004737 020270 JSR PC, MSG ;ISSUE CR,LINE FEED  
3656  
3657 020460 001075 \$CRLF  
3658 020462 105773 000000 TSTB #0(R3) ;ANY CHARACTER RECEIVED?  
3659 020466 100404 BMI 6\$ ;BR IF YES  
3660 020470 032701 000200 BIT #BIT7, R1 ;FINISHED ONE PASS OF WRITABLE CHARACTERS?  
3661 020474 001353 BNE 3\$ ;BR IF YES  
3662 020476 000754 BR 4\$ ;IF NOT WRITE NEXT LINE  
3663  
3664 020500 005073 000002 6\$: CLR #2(R3) ;CLEAR RECEIVER  
3665 020504 000000 HALT ;STOP TEST  
3666 020506 000726 BR OUTTST ;RESTART TEST IF CONTINUED

3667  
3668  
3669 020510 046123 030525 052040 EM5: .ASCIIZ /SLU1 TCSR DONE NOT SET WITH RESET/  
3670 020516 051503 020122 047504  
3671 020524 042516 047040 052117  
3672 020532 051440 052105 053440  
3673 020540 052111 020110 042522  
3674 020546 042523 000124  
3675 020552 046123 030525 051040 EM6: .ASCIIZ /SLU1 RCSR DID NOT RETURN SSYNC/  
3676 020560 051503 020122 044504  
3677 020566 020104 047516 020124  
3678 020574 042522 052524 047122  
3679 020602 051440 054523 041516  
3680 020610 000  
3681 020611 123 052514 020061 EM7: .ASCIIZ /SLU1 RBUF DID NOT RETURN SSYNC/  
3682 020616 041122 043125 042040  
3683 020624 042111 047040 052117  
3684 020632 051040 052105 051125  
3685 020640 020116 051523 047131  
3686 020646 000103  
3687 020650 040503 020116 047516 EM11: .ASCIIZ /CAN NOT SET BIT2 OF SLU1 TCSR/  
3688 020656 020124 042523 020124  
3689 020664 044502 031124 047440  
3690 020672 020106 046123 030525  
3691 020700 052040 051503 000122  
3692 020706 042522 042523 020124 EM13: .ASCIIZ /RESET DID NOT CLEAR BIT2 OF SLU1 TCSR/  
3693 020714 044504 020104 047516  
3694 020722 020124 046103 040505  
3695 020730 020122 044502 031124  
3696 020736 047440 020106 046123  
3697 020744 030525 052040 051503  
3698 020752 000122  
3699 020754 044502 033124 047440 EM14: .ASCIIZ /BIT6 OF SLU1 TCSR NOT CLEAR AFTER RESET/  
3700 020762 020106 046123 030525  
3701 020770 052040 051503 020122  
3702 020776 047516 020124 046103  
3703 021004 040505 020122 043101  
3704 021012 042524 020122 042522  
3705 021020 042523 000124  
3706 021024 046123 030525 054040 EM15: .ASCIIZ /SLU1 XMIT INTERRUPTED WITH PRIORITY 7/  
3707 021032 044515 020124 047111  
3708 021040 042524 051122 050125  
3709 021046 042524 020104 044527  
3710 021054 044124 050040 044522  
3711 021062 051117 052111 020131  
3712 021070 000067  
3713 021072 040503 020116 047516 EM16: .ASCIIZ /CAN NOT SET BIT6 OF SLU1 TCSR/  
3714 021100 020124 042523 020124  
3715 021106 044502 033124 047440  
3716 021114 020106 046123 030525  
3717 021122 052040 051503 000122  
3718 021130 040503 020116 047516 EM17: .ASCIIZ /CAN NOT CLEAR BIT6 OF SLU1 TCSR/  
3719 021136 020124 046103 040505  
3720 021144 020122 044502 033124  
3721 021152 047440 020106 046123  
3722 021160 030525 052040 051503

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE ??  
TERMINAL OUTPUT TEST

SEQ 0091

3723 021166 000122  
3724 021170 042522 042523 020124 EM20: .ASCIZ /RESET DID NOT CLEAR BIT6 OF SLU1 TCSR/  
3725 021176 044504 020104 047516  
3726 021204 020124 046103 040505  
3727 021212 020122 044502 033124  
3728 021220 047440 020106 046123  
3729 021226 030525 052040 051503  
3730 021234 000122  
3731 021236 044502 033124 047440 EM21: .ASCIZ /BIT6 OF SLU1 RCSR NOT CLEAR AFTER RESET/  
3732 021244 020106 046123 030525  
3733 021252 051040 051503 020122  
3734 021260 047516 020124 046103  
3735 021266 040505 020122 043101  
3736 021274 042524 020122 042522  
3737 021302 042523 000124  
3738 021306 046123 030525 051040 EM22: .ASCIZ /SLU1 RCVR INTERRUPT WITH PRIORITY ?/  
3739 021314 053103 020122 047111  
3740 021322 042524 051122 050125  
3741 021330 020124 044527 044124  
3742 021336 050040 044522 051117  
3743 021344 052111 020131 000067  
3744 021352 040503 020116 047516 EM23: .ASCIZ /CAN NOT SET BIT6 OF SLU1 RCSR/  
3745 021360 020124 042523 020124  
3746 021366 044502 033124 047440  
3747 021374 020106 046123 030525  
3748 021402 051040 051503 000122  
3749 021410 040503 020116 047516 EM24: .ASCIZ /CAN NOT CLEAR BIT6 OF SLU1 RCSR/  
3750 021416 020124 046103 040505  
3751 021424 020122 044502 033124  
3752 021432 047440 020106 046123  
3753 021440 030525 051040 051503  
3754 021446 000122  
3755 021450 040503 020116 047516 EM25: .ASCIZ /CAN NOT CLEAR BIT6 OF SLU1 RCSR WITH RESET/  
3756 021456 020124 046103 040505  
3757 021464 020122 044502 033124  
3758 021472 047440 020106 046123  
3759 021500 030525 051040 051503  
3760 021506 020122 044527 044124  
3761 021514 051040 051505 052105  
3762 021522 000  
3763 021523 123 052514 020061 EM26: .ASCIZ /SLU1 RECEIVER DONE NEVER SET/  
3764 021530 042522 042503 053111  
3765 021536 051105 042040 047117  
3766 021544 020105 042516 042526  
3767 021552 020122 042523 000124  
3768 021560 042522 042523 020124 EM27: .ASCIZ /RESET DID NOT CLEAR SLU1 RCVR DONE/  
3769 021566 044504 020104 047516  
3770 021574 020124 046103 040505  
3771 021602 020122 046123 030525  
3772 021610 051040 053103 020122  
3773 021516 047504 042516 000  
3774 021623 122 040505 044504 EM30: .ASCIZ /READING SLU1 RBUF DID NOT CLEAR RCVR DON/  
3775 021630 043516 051440 052514  
3776 021636 020061 041122 043125  
3777 021644 042040 042111 047040  
3778 021652 052117 041440 042514

CJWDFB 11/24 OPTIONS DIAGNOSTIC  
CJWDFB P11 04 JAN 85 11 44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 78  
TERMINAL OUTPUT TEST

3779 021660 051101 051040 053103  
3780 021666 020122 047504 042516  
3781 021674 000  
3782 021675 123 052514 020062 EM31: .ASCIZ /SLU2 TCSR DID NOT RETURN SSYNC/  
3783 021702 041524 051123 042040  
3784 021710 042111 047040 052117  
3785 021716 051040 052105 051125  
3786 021724 020116 051523 047131  
3787 021732 000103  
3788 021734 046123 031125 052040 EM32: .ASCIZ /SLU2 TBUF DID NOT RETURN SSYNC/  
3789 021742 052502 020106 044504  
3790 021750 020104 047516 020124  
3791 021756 042522 052524 047122  
3792 021764 051440 054523 041516  
3793 021772 000  
3794 021773 123 052514 020062 EM33: .ASCIZ /SLU2 TCSR DONE NOT CLEARED WITH TBUF FULL/  
3795 022000 041524 051123 042040  
3796 022006 047117 020105 047516  
3797 022014 020124 046103 040505  
3798 022022 042522 020104 044527  
3799 022030 044124 052040 052502  
3800 022036 020106 052506 046114  
3801 022044 000  
3802 022045 123 052514 020062 EM34: .ASCIZ /SLU2 TCSR DONE NOT SET AFTER TRANSMIT/  
3803 022052 041524 051123 042040  
3804 022060 047117 020105 047516  
3805 022066 020124 042523 020124  
3806 022074 043101 042524 020122  
3807 022102 051124 047101 046523  
3808 022110 052111 000  
3809 022113 123 052514 020062 EM35: .ASCIZ /SLU2 TCSR DONE NOT SET WITH RESET/  
3810 022120 041524 051123 042040  
3811 022126 047117 020105 047516  
3812 022134 020124 042523 020124  
3813 022142 044527 044124 051040  
3814 022150 051505 052105 000  
3815 022155 123 052514 020062 EM36: .ASCIZ /SLU2 RCSR DID NOT RETURN SSYNC/  
3816 022162 041522 051123 042040  
3817 022170 042111 047040 052117  
3818 022176 051040 052105 051125  
3819 022204 020116 051523 047131  
3820 022212 000103  
3821 022214 046123 031125 051040 EM37: .ASCIZ /SLU2 RBUF DID NOT RETURN SSYNC/  
3822 022222 052502 020106 044504  
3823 022230 020104 047516 020124  
3824 022236 042522 052524 047122  
3825 022244 051440 054523 041516  
3826 022252 000  
3827 022253 102 052111 020060 EM40: .ASCIZ /BIT0 OF SLU2 TCSR NOT CLEAR AFTER RESET/  
3828 022260 043117 051440 052514  
3829 022266 020062 041524 051123  
3830 022274 047040 052117 041440  
3831 022302 042514 051101 040440  
3832 022310 052106 051105 051040  
3833 022316 051505 052105 000  
3834 022323 103 047101 047040 EM41: .ASCIZ /CAN NOT SET BIT0 OF SLU2 TCSR/

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 70  
TERMINAL OUTPUT TEST

SEQ 0093

3835 022330 052117 051440 052105  
3836 022336 041040 052111 020060  
3837 022344 043117 051440 052514  
3838 022352 020062 041524 051123  
3839 022360 000  
3840 022361 103 047101 047040 EM42: .ASCIZ /CAN NOT CLEAR BIT0 OF SLU2 TCSR/  
3841 022366 052117 041440 042514  
3842 022374 051101 041040 052111  
3843 022402 020060 043117 051440  
3844 022410 052514 020062 041524  
3845 022416 051123 000  
3846 022421 122 051505 052105 EM43: .ASCIZ /RESET DID NOT CLEAR BIT0 OF SLU2 TCSR/  
3847 022426 042040 042111 047040  
3848 022434 052117 041440 042514  
3849 022442 051101 041040 052111  
3850 022450 020060 043117 051440  
3851 022456 052514 020062 041524  
3852 022464 051123 000  
3853 022467 102 052111 020066 EM44: .ASCIZ /BIT6 OF SLU2 TCSR NOT CLEAR AFTER RESET/  
3854 022474 043117 051440 052514  
3855 022502 020062 041524 051123  
3856 022510 047040 052117 041440  
3857 022516 042514 051101 040440  
3858 022524 052106 051105 051040  
3859 022532 051505 052105 000  
3860 022537 123 052514 020062 EM45: .ASCIZ /SLU2 XMIT INTERRUPTED WITH PRIORITY 7/  
3861 022544 046530 052111 044440  
3862 022552 052116 051105 052522  
3863 022560 052120 042105 053440  
3864 022566 052111 020110 051120  
3865 022574 047511 044522 054524  
3866 022602 033440 000  
3867 022605 103 047101 047040 EM46: .ASCIZ /CAN NOT SET BIT6 OF SLU2 TCSR/  
3868 022612 052117 051440 052105  
3869 022620 041040 052111 020066  
3870 022626 043117 051440 052514  
3871 022634 020062 041524 051123  
3872 022642 000  
3873 022643 103 047101 047040 EM47: .ASCIZ /CAN NOT CLEAR BIT6 OF SLU2 TCSR/  
3874 022650 052117 041440 042514  
3875 022656 051101 041040 052111  
3876 022664 020066 043117 051440  
3877 022672 052514 020062 041524  
3878 022700 051123 000  
3879 022703 122 051505 052105 EM50: .ASCIZ /RESET DID NOT CLEAR BIT6 OF SLU2 TCSR/  
3880 022710 042040 042111 047040  
3881 022716 052117 041440 042514  
3882 022724 051101 041040 052111  
3883 022732 020066 043117 051440  
3884 022740 052514 020062 041524  
3885 022746 051123 000  
3886 022751 102 052111 020066 EM51: .ASCIZ /BIT6 OF SLU2 RCSR NOT CLEAR AFTER RESET/  
3887 022756 043117 051440 052514  
3888 022764 020062 041522 051123  
3889 022772 047040 052117 041440  
3890 023000 042514 051101 040440

CJKDF80 11/24 OPTIONS DIAGNOSTIC  
CJKDF8 P1: 04 JAN-85 11:44

MAC1130(1046) 04 JAN 85 11:58 PAGE 90  
TERMINAL OUTPUT TEST

3891 023006 052106 051105 051040  
3892 023014 051505 052105 000  
3893 023021 12<sup>3</sup> 052514 020062 EM52: .ASCIZ /SLU2 RCVR INTERRUPT WITH PRIORITY ?  
3894 023026 041522 051126 044443  
3895 023034 052116 051105 052522  
3896 023042 052120 053440 052111  
3897 023050 020110 051120 047511  
3898 023056 044522 054524 033440  
3899 023064 000  
3900 023065 103 047101 047040 EM53: .ASCIZ /CAN NOT SET BIT6 OF SLU2 RCSR/  
3901 023072 052117 051440 052105  
3902 023100 041040 052111 020066  
3903 023106 043117 051440 052514  
3904 023114 020062 041522 051123  
3905 023122 000  
3906 023123 103 047101 047040 EM54: .ASCIZ /CAN NOT CLEAR BIT6 OF SLU2 RCSR/  
3907 023130 052117 041440 042514  
3908 023136 051101 041040 052111  
3909 023144 020066 043117 051440  
3910 023152 052514 020062 041522  
3911 023160 051123 000  
3912 023163 103 047101 047040 EM55: .ASCIZ /CAN NOT CLEAR BIT6 OF SLU2 RCSR WITH RESET/  
3913 023170 052117 041440 042514  
3914 023176 051101 041040 052111  
3915 023204 020066 043117 051440  
3916 023212 052514 020062 041522  
3917 023220 051123 053440 052111  
3918 023226 020110 042522 042523  
3919 023234 000124  
3920 023236 046123 031125 051040 EM56: .ASCIZ /SLU2 RECEIVER DONE NEVER SET/  
3921 023244 041505 044505 042526  
3922 023252 020122 047504 042516  
3923 023260 047040 053105 051105  
3924 023266 051440 052105 000  
3925 023273 122 051505 052105 EM57: .ASCIZ /RESET DID NOT CLEAR SLU2 RCVR DONE/  
3926 023300 042040 042111 047040  
3927 023306 052117 041440 042514  
3928 023314 051101 051440 052514  
3929 023322 020062 041522 051126  
3930 023330 042040 047117 000105  
3931 023336 042522 042101 047111 EM60: .ASCIZ /READING SLU2 RBUF DID NOT CLEAR RCVR DONE/  
3932 023344 020107 046123 031125  
3933 023352 051040 052502 020106  
3934 023360 044504 020104 047516  
3935 023366 020124 046103 040505  
3936 023374 020122 041522 051126  
3937 023402 042040 047117 000105  
3938 023410 045514 020123 044504 EM61: .ASCIZ /LKS DID NOT RETURN SSYNC/  
3939 023416 020104 047516 020124  
3940 023424 042522 052524 047122  
3941 023432 051440 054523 041516  
3942 023440 000  
3943 023441 102 052111 020066 EM62: .ASCIZ /BIT6 OF LKS NOT CLEAR AFTER RESET/  
3944 023446 043117 046040 051513  
3945 023454 047040 052117 041440  
3946 023462 042514 051101 040440

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11.44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 81  
TERMINAL OUTPUT TEST

SEQ 0095

EX

3947 023470 052106 051105 051040  
3948 023476 051505 052105 000  
3949 023503 114 051513 044440 EM63: .ASCIZ /LKS INTERRUPT WITH PRIORITY ?/  
3950 023510 052116 051105 052522  
3951 023516 052120 053440 052111  
3952 023524 020110 051120 047511  
3953 023532 044522 054524 033440  
3954 023540 000  
3955 023541 103 047101 047040 EM64: .ASCIZ /CAN NOT SET BIT6 OF LKS/  
3956 023546 052117 051440 052105  
3957 023554 041040 052111 020066  
3958 023562 043117 046040 051513  
3959 023570 000  
3960 023571 103 047101 047040 EM65: .ASCIZ /CAN NOT CLEAR BIT6 OF LKS/  
3961 023576 052117 041440 042514  
3962 023604 051101 041040 052111  
3963 023612 020066 043117 046040  
3964 023620 051513 000  
3965 023623 122 051505 052105 EM66: .ASCIZ /RESET DID NOT CLEAR BIT6 OF LKS/  
3966 023630 042040 042111 047040  
3967 023636 052117 041440 042514  
3968 023644 051101 041040 052111  
3969 023652 020066 043117 046040  
3970 023660 051513 000  
3971 023663 102 052111 020067 EM67: .ASCIZ /BIT7 OF LKS NOT SET AFTER RESET/  
3972 023670 043117 046040 051513  
3973 023676 047040 052117 051440  
3974 023704 052105 040440 052106  
3975 023712 051105 051040 051505  
3976 023720 052105 000  
3977 023723 103 047101 047040 EM70: .ASCIZ /CAN NOT CLEAR BIT7 OF LKS/  
3978 023730 052117 041440 042514  
3979 023736 051101 041040 052111  
3980 023744 020067 043117 046040  
3981 023752 051513 000  
3982 023755 102 052111 020067 EM71: .ASCIZ /BIT7 OF LKS DOES NOT SET/  
3983 023762 043117 046040 051513  
3984 023770 042040 042517 020123  
3985 023776 047516 020124 042523  
3986 024004 000124  
3987 024006 051127 052111 047111 EM72: .ASCIZ /WRITING TO ONE INTERNAL ADDRESS MODIFIED ANOTHER/  
3988 024014 020107 047524 047440  
3989 024022 042516 044440 052116  
3990 024030 051105 040516 020114  
3991 024036 042101 051104 051505  
3992 024044 020123 047515 044504  
3993 024052 044506 042105 040440  
3994 024060 047516 044124 051105  
3995 024066 000  
3996 024067 123 052514 020061 EM74: .ASCIZ /SLU1 XMIT INTERRUPTS WHEN DISABLED/  
3997 024074 046530 052111 044440  
3998 024102 052116 051105 052522  
3999 024110 052120 020123 044127  
4000 024116 047105 042040 051511  
4001 024124 041101 042514 000104  
4002 024132 046123 030525 054040 EM75: .ASCIZ /SLU1 XMIT DID NOT INTERRUPT/

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 82  
TERMINAL OUTPUT TEST

4003 024140 044515 020124 044504  
4004 024146 020104 047516 020124  
4005 024154 047111 042524 051122  
4006 024162 050125 000124  
4007 024166 046123 030525 054040 EM76: .ASCIZ /SLU1 XMIT INTERRUPT AT PRIORITY 7/  
4008 024174 044515 020124 047111  
4009 024202 042524 051122 050125  
4010 024210 020124 052101 050040  
4011 024216 044522 051117 052111  
4012 024224 020131 000067  
4013 024230 046123 030525 054040 EM77: .ASCIZ /SLU1 XMIT INTERRUPTS WITH ENABLE CLEAR/  
4014 024236 044515 020124 047111  
4015 024244 042524 051122 050125  
4016 024252 051524 053440 052111  
4017 024260 020110 047105 041101  
4018 024266 042514 041440 042514  
4019 024274 051101 000  
4020 024277 123 052514 020061 EM100: .ASCIZ /SLU1 XMIT DID NOT INTERRUPT/  
4021 024304 046530 052111 042040  
4022 024312 042111 047040 052117  
4023 024320 044440 052116 051105  
4024 024326 052522 052120 000  
4025 024333 123 052514 020061 EM101: .ASCIZ /SLU1 XMIT RE-INTERRUPTED/  
4026 024340 046530 052111 051040  
4027 024346 026505 047111 042524  
4028 024354 051122 050125 042524  
4029 024362 000104  
4030 024364 047514 0421C1 047111 EM102: .ASCIZ /LOADING SLU1 TBUF DID NOT CLEAR INTERRUPT/  
4031 024372 020107 046123 030525  
4032 024400 052040 052502 020106  
4033 024406 044504 020104 047516  
4034 024414 020124 046103 040505  
4035 024422 020122 047111 042524  
4036 024430 051122 050125 000124  
4037 024436 046123 030525 051040 EM103: .ASCIZ /SLU1 RCVR INTERRUPTS WITH ENABLE CLEAR/  
4038 024444 053103 020122 047111  
4039 024452 042524 051122 050125  
4040 024460 051524 053440 052111  
4041 024466 020110 047105 041101  
4042 024474 042514 041440 042514  
4043 024502 051101 000  
4044 024505 123 052514 020061 EM104: .ASCIZ /SLU1 RCVR DID NOT INTERRUPT/  
4045 024512 041522 051126 042040  
4046 024520 042111 047040 052117  
4047 024526 044440 052116 051105  
4048 024534 052522 052120 000  
4049 024541 123 052514 020061 EM105: .ASCIZ /SLU1 RCVR INTERRUPTS AT PRIORITY 7/  
4050 024546 041522 051126 044440  
4051 024554 052116 051105 052522  
4052 024562 052120 020123 052101  
4053 024570 050040 044522 051117  
4054 024576 052111 020131 000067  
4055 024604 046123 030525 051040 EM106: .ASCIZ /SLU1 RCVR INTERRUPTS WITH INTERRUPT ENABLE CLEAR/  
4056 024612 053103 020122 047111  
4057 024620 042524 051122 050125  
4058 024626 051524 053440 052111

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046), 04 JAN 85 11:58 PAGE 83  
TERMINAL OUTPUT TEST

EQ 0097

4059	024634	020110	047111	042524	
4060	024642	051122	050125	020124	
4061	024650	047105	041101	042514	
4062	024656	041440	042514	051101	
4063	024664	000			
4064	024665	123	052514	020061	EM107: .ASCIZ /SLU1 RCVR DID NOT INTERRUPT/
4065	024672	041522	051126	042040	
4066	024700	042111	047040	052117	
4067	024706	044440	052116	051105	
4068	024714	052522	052120	000	
4069	024721	123	052514	020061	EM110: .ASCIZ /SLU1 RECEIVER RE-INTERRUPTED/
4070	024726	042522	042503	053111	
4071	024734	051105	051040	026505	
4072	024742	047111	042524	051122	
4073	024750	050125	042524	000104	
4074	024756	046123	030525	051040	EM111: .ASCIZ /SLU1 READING RBUF DID NOT CLEAR INTERRUPT/
4075	024764	040505	044504	043516	
4076	024772	051040	052502	020106	
4077	025000	044504	020104	047516	
4078	025006	020124	046103	040505	
4079	025014	020122	047111	042524	
4080	025022	051122	050125	000124	
4081	025030	042522	042523	020124	EM112: .ASCIZ /RESET DID NOT CLEAR SLU1 RCVR INTERRUPT/
4082	025036	044504	020104	047516	
4083	025044	020124	046103	040505	
4084	025052	020122	046123	030525	
4085	025060	051040	053103	020122	
4086	025066	047111	042524	051122	
4087	025074	050125	000124		
4088	025100	046123	030525	023440	EM113: .ASCIZ /SLU1 'OR' FLAG DID NOT SET/
4089	025106	051117	020047	046106	
4090	025114	043501	042040	042111	
4091	025122	047040	052117	051440	
4092	025130	052105	000		
4093	025133	123	052514	020061	EM114: .ASCIZ /SLU1 'ERROR' NOT SET WITH 'OR' FLAG/
4094	025140	042447	051122	051117	
4095	025146	020047	047516	020124	
4096	025154	042523	020124	044527	
4097	025162	044124	023440	051117	
4098	025170	020047	046106	043501	
4099	025176	000			
4100	025177	104	052101	020101	EM115: .ASCIZ /DATA COMPARE ERROR/
4101	025204	047503	050115	051101	
4102	025212	020105	051105	047522	
4103	025220	000122			
4104	025222	046123	031125	054040	EM116: .ASCIZ /SLU2 XMIT INTERRUPTS WHEN DISABLED/
4105	025230	044515	020124	047111	
4106	025236	042524	051122	050125	
4107	025244	051524	053440	042510	
4108	025252	020116	044504	040523	
4109	025260	046102	042105	000	
4110	025265	123	052514	020062	EM117: .ASCIZ /SLU2 XMIT DID NOT INTERRUPT/
4111	025272	046530	052111	042040	
4112	025300	042111	047040	052117	
4113	025306	044440	052116	051105	
4114	025314	052522	052120	000	

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04-JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 84  
TERMINAL OUTPUT TEST

EQ 6098

4115 025321 123 052514 020062 EM120: .ASCIZ /SLU2 XMIT INTERRUPT AT PRIORITY/  
4116 025326 046530 052111 044440  
4117 025334 052116 051105 052522  
4118 025342 052120 040440 020124  
4119 025350 051120 047511 044522  
4120 025356 054524 033440 000  
4121 025363 123 052514 020062 EM121: .ASCIZ /SLU2 XMIT INTERRUPTS WITH ENABLE CLEAR/  
4122 025370 046530 052111 044440  
4123 025376 052116 051105 052522  
4124 025404 052120 020123 044527  
4125 025412 044124 042440 040516  
4126 025420 046102 020105 046103  
4127 025426 040505 000122  
4128 025432 046123 031125 054040 EM122: .ASCIZ /SLU2 XMIT DID NOT INTERRUPT/  
4129 025440 044515 020124 044504  
4130 025446 020104 047516 020124  
4131 025454 047111 042524 051122  
4132 025462 050125 000124  
4133 025466 046123 031125 054040 EM123: .ASCIZ /SLU2 XMIT RE-INTERRUPTED/  
4134 025474 044515 020124 042522  
4135 025502 044455 052116 051105  
4136 025510 052522 052120 042105  
4137 025516 000  
4138 025517 114 040517 044504 EM124: .ASCIZ /LOADING SLU2 TBUF DID NOT CLEAR INTERRUPT/  
4139 025524 043516 051440 052514  
4140 025532 020062 041124 043125  
4141 025540 042040 042111 047040  
4142 025546 052117 041440 042514  
4143 025554 051101 044440 052116  
4144 025562 051105 052522 052120  
4145 025570 000  
4146 025571 123 052514 020062 EM125: .ASCIZ /SLU2 RCVR INTERRUPTS WITH ENABLE CLEAR/  
4147 025576 041522 051126 044440  
4148 025604 052116 051105 052522  
4149 025612 052120 020123 044527  
4150 025620 044124 042440 040516  
4151 025626 046102 020105 046103  
4152 025634 040505 000122  
4153 025640 046123 031125 051040 EM126: .ASCIZ /SLU2 RCVR DID NOT INTERRUPT/  
4154 025646 053103 020122 044504  
4155 025654 020104 047516 020124  
4156 025662 047111 042524 051122  
4157 025670 050125 000124  
4158 025674 046123 031125 051040 EM127: .ASCIZ /SLU2 RCVR INTERRUPTS AT PRIORITY 7/  
4159 025702 053103 020122 047111  
4160 025710 042524 051122 050125  
4161 025716 051524 040440 020124  
4162 025724 051120 047511 044522  
4163 025732 054524 033440 000  
4164 025737 123 052514 020062 EM130: .ASCIZ /SLU2 RCVR INTERRUPTS WITH INTERRUPT ENABLE CLEAR/  
4165 025744 041522 051126 044440  
4166 025752 052116 051105 052522  
4167 025760 052120 020123 044527  
4168 025766 044124 044440 052116  
4169 025774 051105 052522 052120  
4170 026002 042440 040516 046102

4171 026010 020105 046103 040505  
4172 026016 000122  
4173 026020 046123 031125 051040 EM131: .ASCIZ /SLU2 RCVR DID NOT INTERRUPT/  
4174 026026 053103 020122 044504  
4175 026034 020104 047516 020124  
4176 026042 047111 042524 051122  
4177 026050 050125 000124  
4178 026054 046123 031125 051040 EM132: .ASCIZ /SLU2 RECEIVER RE-INTERRUPTED/  
4179 026062 041505 044505 042526  
4180 026070 020122 042522 044455  
4181 026076 052116 051105 052522  
4182 026104 052120 042105 000  
4183 026111 123 052514 020062 EM133: .ASCIZ /SLU2 READING RBUF DID NOT CLEAR INTERRUPT/  
4184 026116 042522 042101 047111  
4185 026124 020107 041122 043125  
4186 026132 042040 042111 047040  
4187 026140 052117 041440 042514  
4188 026146 051101 044440 052116  
4189 026154 051105 052522 052120  
4190 026162 000  
4191 026163 122 051505 052105 EM134: .ASCIZ /RESET DID NOT CLEAR SLU2 RCVR INTERRUPT/  
4192 026170 042040 042111 047040  
4193 026176 052117 041440 042514  
4194 026204 051101 051440 052514  
4195 026212 020062 041522 051126  
4196 026220 044440 052116 051105  
4197 026226 052522 052120 000  
4198 026233 123 052514 020062 EM135: .ASCIZ /SLU2 'OR' FLAG DID NOT SET/  
4199 026240 047447 023522 043040  
4200 026246 040514 020107 044504  
4201 026254 020104 047516 020124  
4202 026262 042523 000124  
4203 026266 046123 031125 023440 EM136: .ASCIZ /SLU2 'ERROR' NOT SET WITH 'OR' FLAG/  
4204 026274 051105 047522 023522  
4205 026302 047040 052117 051440  
4206 026310 052105 053440 052111  
4207 026316 020110 047447 023522  
4208 026324 043040 040514 000107  
4209 026332 046123 031125 041040 EM137: .ASCIZ /SLU2 BREAK DID NOT TRANSMIT ALL ZEROES/  
4210 026340 042522 045501 042040  
4211 026346 042111 047040 052117  
4212 026354 052040 040522 051516  
4213 026362 044515 020124 046101  
4214 026370 020114 042532 047522  
4215 026376 051505 000  
4216 026401 102 042522 045501 EM140: .ASCIZ /BREAK DID NOT SET FRAMING ERROR/  
4217 026406 042040 042111 047040  
4218 026414 052117 051440 052105  
4219 026422 043040 040522 044515  
4220 026430 043516 042440 051122  
4221 026436 051117 000  
4222 026441 123 052514 020062 EM141: .ASCIZ /SLU2 'ERROR' NOT SET WITH 'FR' FLAG/  
4223 026446 042447 051122 051117  
4224 026454 020047 047516 020124  
4225 026462 042523 020124 044527  
4226 026470 044124 023440 051106

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(104F) 04-JAN-85 11:58 PAGE 86  
TERMINAL OUTPUT TEST

SEQ 0100

4227	026476	020047	046106	043501	
4228	026504	000			
4229	026505	104	052101	020101	EM142: .ASCIZ /DATA COMPARE ERROR WITH CABLE/
4230	026512	047503	050115	051101	
4231	026520	020105	051105	047522	
4232	026526	020122	044527	044124	
4233	026534	041440	041101	042514	
4234	026542	000			
4235	026543	122	041524	044440	EM143: .ASCIZ /RTC INTERRUPT AT PRIORITY 7/
4236	026550	052116	051105	052522	
4237	026556	052120	040440	020124	
4238	026564	051120	047511	044522	
4239	026572	054524	033440	000	
4240	026577	122	041524	044440	EM144: .ASCIZ /RTC INTERRUPTS WHEN DISABLED/
4241	026604	052116	051105	052522	
4242	026612	052120	020123	044127	
4243	026620	047105	042040	051511	
4244	026626	041101	042514	000104	
4245	026634	052122	020103	047111	EM145: .ASCIZ /RTC INTERRUPT DID NOT OCCUR/
4246	026642	042524	051122	050125	
4247	026650	020124	044504	020104	
4248	026656	047516	020124	041517	
4249	026664	052503	000122		
4250	026670	052122	020103	047111	EM146: .ASCIZ /RTC INTERRUPT DID NOT OCCUR/
4251	026676	042524	051122	050125	
4252	026704	020124	044504	020104	
4253	026712	047516	020124	041517	
4254	026720	052503	000122		
4255	026724	052122	020103	047504	EM147: .ASCIZ /RTC DOUBLE INTERRUPT/
4256	026732	041125	042514	044440	
4257	026740	052116	051105	052522	
4258	026746	052120	000		
4259	026751	122	051505	052105	EM150: .ASCIZ /RESET DID NOT CLEAR RTC INTERRUPT/
4260	026756	042040	042111	047040	
4261	026764	052117	041440	042514	
4262	026772	051101	051040	041524	
4263	027000	044440	052116	051105	
4264	027006	052522	052120	000	
4265	027013	122	041524	044440	EM151: .ASCIZ /RTC INTERRUPT DID NOT CLEAR WITH BIT7 OF LKS/
4266	027020	052116	051105	052522	
4267	027026	052120	042040	042111	
4268	027034	047040	052117	041440	
4269	027042	042514	051101	053440	
4270	027050	052111	020110	044502	
4271	027056	033524	047440	020106	
4272	027064	045514	000123		
4273	027070	046103	041517	020113	EM152: .ASCIZ /CLOCK REPEATABILITY ERROR/
4274	027076	042522	042520	052101	
4275	027104	041101	046111	052111	
4276	027112	020131	051105	047522	
4277	027120	000122			
4278	027122	046123	030525	051040	EM153: .ASCIZ /SLU1 RECEIVER STATUS ERROR/
4279	027130	041505	044505	042526	
4280	027136	020122	052123	052101	
4281	027144	051525	042440	051122	
4282	027152	051117	000		

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04-JAN-85 11:44

MACY11 30(1046) 04 JAN-85 11:58 PAGE 87  
TERMINAL OUTPUT TEST

SEQ 0101

4283 027155 123 052514 020062 EM154: .ASCIZ /SLU2 RECEIVER STATUS ERROR/  
4284 027162 042522 042503 053111  
4285 027170 051105 051440 040524  
4286 027176 052524 020123 051105  
4287 027204 047522 000122  
4288 027210 047111 047503 051122 EM155: .ASCIZ /INCORRECT RECEIVE COUNT SLU1/  
4289 027216 041505 020124 042522  
4290 027224 042503 053111 020105  
4291 027232 047503 047125 020124  
4292 027240 046123 030525 000  
4293 027245 123 052514 020061 EM156: .ASCIZ /SLU1 DATA COMPARE ERROR IN EXERCISER/  
4294 027252 040504 040524 041440  
4295 027260 046517 040520 042522  
4296 027266 042440 051122 051117  
4297 027274 044440 020116 054105  
4298 027302 051105 044503 042523  
4299 027310 000122  
4300 027312 047111 047503 051122 EM157: .ASCIZ /INCORRECT RECEIVE COUNT SLU2/  
4301 027320 041505 020124 042522  
4302 027326 042503 053111 020105  
4303 027334 047503 047125 020124  
4304 027342 046123 031125 000  
4305 027347 123 052514 020062 EM160: .ASCIZ /SLU2 DATA COMPARE ERROR IN EXERCISER/  
4306 027354 040504 040524 041440  
4307 027362 046517 040520 042522  
4308 027370 042440 051122 051117  
4309 027376 044440 020116 054105  
4310 027404 051105 044503 042523  
4311 027412 000122  
4312 027414 051124 050101 041440 EM161: .ASCIZ /TRAP CATCHER/  
4313 027422 052101 044103 051105  
4314 027430 000  
4315  
4316 027431 124 051505 021524 DH5: .ASCIZ /TEST# ERR PC TCSR/  
4317 027436 020040 042440 051122  
4318 027444 050040 020103 052040  
4319 027452 051503 000122  
4320 027456 042524 052123 020043 DH6: .ASCIZ /TEST# ERR PC RCSR/  
4321 027464 020040 051105 020122  
4322 027472 041520 020040 041522  
4323 027500 051123 000  
4324 027503 124 051505 021524 DH7: .ASCIZ /TEST# ERR PC RBUF/  
4325 027510 020040 042440 051122  
4326 027516 050040 020103 051040  
4327 027524 052502 000106  
4328 027530 042524 052123 020043 DH32: .ASCIZ /TEST# ERR PC TBUF/  
4329 027536 020040 051105 020122  
4330 027544 041520 020040 041124  
4331 027552 043125 000  
4332 027555 124 051505 021524 DH61: .ASCIZ /TEST# ERR PC LKS/  
4333 027562 020040 042440 051122  
4334 027570 050040 020103 046040  
4335 027576 051513 000  
4336 027601 124 051505 021524 DH72: .ASCIZ /TEST# ERR PC GADDR BADDR GDDAT BDDAT/  
4337 027606 020040 042440 051122  
4338 027614 050040 020103 043440

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 88  
TERMINAL OUTPUT TEST

SEQ 0102

4339 027622 040504 051104 020040  
4340 027630 041040 040504 051104  
4341 027636 020040 043440 042104  
4342 027644 052101 020040 041040  
4343 027652 042104 052101 000  
4344 027657 124 051505 021524 DH115: .ASCIZ /TEST# ERR PC RCSR GOOD BAD/  
4345 027664 020040 042440 051122  
4346 027672 050040 020103 051040  
4347 027700 051503 020122 020040  
4348 027706 043440 047517 020104  
4349 027714 020040 041040 042101  
4350 027722 000  
4351 027723 124 051505 021524 DH137: .ASCIZ /TEST# ERR PC RCSR DATA/  
4352 027730 020040 042440 051122  
4353 027736 050040 020103 051040  
4354 027744 051503 020122 020040  
4355 027752 042040 052101 000101  
4356 027760 042524 052123 020043 DH142: .ASCIZ /TEST# ERR PC GOOD BAD/  
4357 027766 020040 051105 020122  
4358 027774 041520 020040 047507  
4359 030002 042117 020040 020040  
4360 030010 040502 000104  
4361 030014 042524 052123 020043 DH152: .ASCIZ /TEST# ERR PC LKS CNT1 CNT2/  
4362 030022 020040 051105 020122  
4363 030030 041520 020040 045514  
4364 030036 020123 020040 020040  
4365 030044 047103 030524 020040  
4366 030052 020040 047103 031124  
4367 030060 000  
4368 030061 124 051505 021524 DH155: .ASCIZ /TEST# ERR PC RCSR TRANS RCV/  
4369 030066 020040 042440 051122  
4370 030074 050040 020103 051040  
4371 030102 051503 020122 020040  
4372 030110 052040 040522 051516  
4373 030116 020040 051040 053103  
4374 030124 000  
4375 030125 124 051505 021524 DH161: .ASCIZ /TEST# ERR PC RCSR OLDPC TRAP ADR/  
4376 030132 020040 042440 051122  
4377 030140 050040 020103 051040  
4378 030146 051503 020122 020040  
4379 030154 047440 042114 041520  
4380 030162 020040 052040 040522  
4381 030170 020120 042101 000122  
4382 030176 005015 045103 042113 M1: .ASCIZ <CR><LF>/CJKDF-B/  
4383 030204 026506 000102 M2: .ASCII <CRLF>  
4384 030210 200  
4385  
4386 030212 001104 001016 003004 DT5: .WORD \$TESTN,\$ERRPC,CTCSR,0  
4388 030220 000000  
4389 030222 001104 001016 003000 DT6: .WORD \$TESTN,\$ERRPC,CRCCSR,0  
4390 030230 000000  
4391 030232 001104 001016 003002 DT7: .WORD \$TESTN,\$ERRPC,CPBUF,0  
4392 030240 000000  
4393 030242 001104 001016 002774 DT31: .WORD \$TESTN,\$ERRPC,TCSR,0  
4394 030250 000000

CJKDFB0\_11/24 OPTIONS DIAGNOSTIC  
CJKDFB.P11 04-JAN-85 11:44

MACY11 30(1046) 04-JAN-85 11:58 PAGE 89  
TERMINAL OUTPUT TEST

SEQ 0103

4395 030252 001104 001016 002776 DT32: .WORD \$TESTN,\$ERRPC,TBUF,0  
4396 030260 000000 001104 001016 002770 DT36: .WORD \$TESTN,\$ERRPC,RCSR,0  
4397 030262 001104 001016 002770 DT37: .WORD \$TESTN,\$ERRPC,RBUF,0  
4398 030270 000000 001104 001016 002772 DT61: .WORD \$TESTN,\$ERRPC,LKS,0  
4399 030272 001104 001016 003010 DT72: .WORD \$TESTN,\$ERRPC,\$GDADR,\$BDA,,\$BDDAT,\$BDDAT,0  
4400 030300 000000 001022 001024 001026  
4401 030302 001104 001016 003010 DT61: .WORD \$TESTN,\$ERRPC,LKS,0  
4402 030310 000000 001024 001026  
4403 030312 001104 001016 001020 DT72: .WORD \$TESTN,\$ERRPC,\$GDADR,\$BDA,,\$BDDAT,\$BDDAT,0  
4404 030320 001024 001026  
4405 030326 000000 001024 001026  
4406 030330 001104 001016 003000 DT115: .WORD \$TESTN,\$ERRPC,CRCR,\$GDDAT,\$BDDAT,0  
4407 030336 001024 001026 000000 002770 DT137: .WORD \$TESTN,\$ERRPC,RCSR,\$BDDAT,0  
4408 030344 001104 001016 002770 DT137: .WORD \$TESTN,\$ERRPC,RCSR,\$BDDAT,0  
4409 030352 001026 000000 001024 DT142: .WORD \$TESTN,\$ERRPC,\$GDDAT,\$BDDAT,0  
4410 030356 001104 001016 001024 DT142: .WORD \$TESTN,\$ERRPC,\$GDDAT,\$BDDAT,0  
4411 030364 001026 000000 003010 DT152: .WORD \$TESTN,\$ERRPC,LKS,FIRST,SECND,0  
4412 030370 001104 013574 013576 000000 DT155: .WORD \$TESTN,\$ERRPC,CRCR,XMTCT1,RECCT1,0  
4413 030404 001104 001016 003000 DT155: .WORD \$TESTN,\$ERRPC,CRCR,XMTCT1,RECCT1,0  
4415 030412 014726 014732 000000 002770 DT157: .WORD \$TESTN,\$ERRPC,RCSR,XMTCT2,RECCT2,0  
4416 030420 001104 001016 002770 DT157: .WORD \$TESTN,\$ERRPC,RCSR,XMTCT2,RECCT2,0  
4417 030426 014730 014734 000000 015116 000000 DT161: .WORD \$TESTN,\$ERRPC,RCSR,OLDPC,BVECT,0  
4418 030434 001104 001016 002770 DT161: .WORD \$TESTN,\$ERRPC,RCSR,OLDPC,BVECT,0  
4419 030442 015114 015116 000000 .BLKW 200 ;SLU1 INPUT BUFFER FOR BLAST TEST  
4420 030450 000200 .BLKW 200 ;SLU2 INPUT BUFFER FOR BLAST TEST  
4421 031050 000200 .END  
4422 000001

CJKDFB0 11/24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN-85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 9:  
SYMBOL TABLE

N8

SEQ 0104

Aibase - 176500	BIT0 - 000001	DH142 027760	EM125 025571	EM43 022421
ACDW1 - 000000	BIT00 - 000001	DH152 030014	EM126 025640	EM44 022467
ACDW2 - 000000	BIT01 - 000002	DH155 030061	EM127 025674	EM45 022537
ACPUOP - 000000	BIT02 - 000004	DH161 030125	EM13 020706	EM46 022605
ADDW0 - 000000	BIT03 - 000010	DH32 027530	EM130 025737	EM47 022643
ADDW1 - 000000	BIT04 - 000020	DH5 027431	EM131 026020	EM5 020510
ADDW10 - 000000	BIT05 - 000040	DH6 027456	EM132 026054	EM50 022703
ADDW11 - 000000	BIT06 - 000100	DH61 027555	EM133 026111	EM51 022751
ADDW12 - 000000	BIT07 - 000200	DH7 027503	EM134 026163	EM52 023021
ADDW13 - 000009	BIT08 - 000400	DH72 027601	EM135 026233	EM53 023065
ADDW14 - 000000	BIT09 - 001000	DISPLA 001042	EM136 026266	EM54 023123
ADDW15 - 000000	BIT1 - 000002	DISPRE 000174	EM137 026332	EM55 023163
ADDW2 - 000000	BIT10 - 002000	DSWR - 177570	EM14 020754	EM56 023236
ADDW3 - 000000	BIT11 - 004000	DT115 030330	EM140 026401	EM57 023273
ADDW4 - 000000	BIT12 - 010000	DT137 030344	EM141 026441	EM6 020552
ADDW5 - 000000	BIT13 - 020000	DT142 030356	EM142 026505	EM60 023336
ADDW6 - 000000	BIT14 - 040000	DT152 030370	EM143 026543	EM61 023410
ADDW7 - 000000	BIT15 - 100000	DT155 030404	EM144 026577	EM62 023441
ADDW8 - 000000	BIT2 - 000004	DT157 030420	EM145 026634	EM63 023503
ADDW9 - 000000	BIT3 - 000010	DT161 030434	EM146 026670	EM64 023541
ADEVCT - 000000	BIT4 - 000020	DT31 030242	EM147 026724	EM65 023571
ADEVM - 000000	BIT5 - 000040	DT32 030252	EM15 021024	EM66 023623
AENV - 000000	BIT6 - 000100	DT36 030262	EM150 026751	EM67 023663
AENVM - 000000	BIT7 - 000200	DT37 030272	EM151 027013	EM7 020611
AFATAL - 000000	BIT8 - 000400	DT5 030212	EM152 027070	EM70 023723
AMADR1 - 000000	BIT9 - 001000	DT6 030222	EM153 027122	EM71 023755
AMADR2 - 000000	BLAST 013600	DT61 030302	EM154 027155	EM72 024006
AMADR3 - 000000	BPT - 000003	DT7 030232	EM155 027210	EM74 024067
AMADR4 - 000000	BPTVEC - 000014	DT72 030312	EM156 027245	EM75 024132
AMAMS1 - 000000	BUF1 030450	ECHO 020106	EM157 027312	EM76 024166
AMAMS2 - 000000	BUF2 031050	EMTVEC - 000030	EM16 021072	EM77 024230
AMAMS3 - 000000	CATCH 015070	EM100 024277	EM160 027347	ERRVEC - 000004
AMAMS4 - 000000	CHECK1 014524	EM101 024333	EM161 027414	FINIE 014664
AMSGAO - 000000	CHECK2 014604	EM102 024364	EM17 021130	FIRST 013574
AMSGLG - 000000	CKSWR - 104407	EM103 024436	EM20 021170	GTSWR - 104406
AMSGTY - 000000	CMPARE 013532	EM104 024505	EM21 021236	HT - 000011
AMTYP1 - 000000	CONT 006510	EM105 024541	EM22 021306	ID 003700
AMTYP2 - 000000	CONT41 012330	EM106 024604	EM23 021352	IOHAND 014400
AMTYP3 - 000000	COUNT 014736	EM107 024665	EM24 021410	IOTVEC - 000020
AMTYP4 - 000000	CR - 000015	EM11 020650	EM25 021450	LF - 000012
APASS - 000000	CRBUF 003002	EM110 024721	EM26 021523	LKS 003010
APRIOR - 000000	CRCSR 003000	EM111 024756	EM27 021560	LTCIT 012544
APTCSU - 000040	CRLF - 000200	EM112 025030	EM30 021623	LTCRT 006152
APTEV - 000001	CRPSW 003024	EM113 025100	EM31 021675	MFR 020327
APTSIZ - 000200	CRVECT 003022	EM114 025133	EM32 021734	MOR 020341
APTSP0 - 000100	CTBUF 003006	EM115 025177	EM33 021773	MPAR 020316
ASWREG - 000000	CTCSR 003004	EM116 025222	EM34 022045	MSG 020270
ATESTN - 000000	CTPSW 003030	EM117 025265	EM35 022113	MSTOP 020354
AUNIT - 000000	CTVECT 003026	EM120 025321	EM36 022155	M1 030176
AUSWR - 000400	CWDONE 004602	EM121 025363	EM37 022214	M2 030210
AVECT1 - 000300	DDISP - 177570	EM122 025432	EM40 022253	OLDPC 015114
AVECT2 - 000000	DH115 027657	EM123 025466	EM41 022323	OUTST 020364
BOVECT 015116	DH137 027723	EM124 025517	EM42 022361	PIRO - 177772

CPUFB II -4 OPTIONS DIAGNOSTIC  
CPUFB PII 04 JAN 85 11 44

MACYII 30(1046 04 JAN 85 11 58 PAGE 9.  
SYMBOL TABLE

PIROVE	000240	SW15	- 106000	TST46	010600	\$CNTLU	017772	\$MBADR	000502
PRO	000000	SM2	- 000004	TST47	010722	\$CPUOP	001126	\$MFLG	016230
PR1	000040	SW3	- 000010	TST5	004012	\$CRLF	001075	\$MNEW	020015
PR2	000100	SW4	- 000020	TST50	011042	\$DBLK	017232	\$MSGAD	001114
PR3	000140	SW5	- 000040	TST51	011176	\$DEVCT	001110	\$MSGLG	001116
PR4	000200	SW6	- 000100	TST52	011340	\$DEVM	001156	\$MSGTV	001100
PR5	000240	SW7	- 000200	TST53	011460	\$DOAGN	015032	\$MSMR	020004
PR6	000300	SW8	- 000400	TST54	011576	\$DTBL	017222	\$MTYP1	001131
PR7	000340	SW9	- 001000	TST55	011730	\$ENDAD	015022	\$MTYP2	001135
PS	177776	TBITVE	- 000014	TST56	012034	\$ENDCT	014770	\$MTYP3	001141
PSW	177776	TBUF	002776	TST57	012160	\$ENDMG	015041	\$MTYP4	001145
PURVEC	000024	TCSR	002774	TST6	004052	\$ENULL	015036	\$NULL	001054
RBUF	002772	TICKER	014144	TST60	012246	\$ENV	001120	\$NWST	- 000001
RCSA	002770	TKVEC	- 000060	TST61	012354	\$ENVH	001121	\$OCNT	017012
RDCHR	104410	TOLER	013544	TST62	012446	\$ECP	014740	\$OMODE	017014
RDLIN	104411	TPSM	003020	TST63	012544	\$EOPCT	014762	\$OVER	015752
RECCT1	014732	TPVEC	- 000064	TST64	012766	\$ERFLG	001003	\$PASS	001106
RECCT2	014734	TRAPVE	- 000034	TST65	013140	\$ERRMAX	001015	\$PASTH	000506
REC1	014210	TRTVEC	- 000014	TST66	013262	\$ERROR	015120	\$POWER	015604
REC2	014324	TST1	003450	TST67	013416	\$ERRRPC	001016	\$PWRDN	015436
RESVEC	000010	TST10	004246	TST7	004112	\$ERRTB	001160	\$PWRNG	015572
RPSW	003014	TST11	004412	TST70	013600	\$ERRTY	015302	\$PWRUP	015510
RTCPSW	003034	TST12	004556	TVECT	003016	\$ERTTL	001012	\$QUES	001074
RTCVT	003032	TST13	004652	TYPDS	- 104405	\$ESCAP	001072	\$RDCHR	017524
RVECT	003012	TST14	004726	TYPE	- 104401	\$ETABL	001120	\$RDLIN	017654
R6	-#000006	TST15	005002	TYPOC	- 104402	\$ETEND	001160	\$RDSZ	- 000010
R7	-#000007	TST16	005042	TYPOS	- 104404	\$FATAL	001102	\$RTNAO	015034
SECMD	013576	TST17	005134	TYPOS	- 104403	\$FFLG	016232	\$SAVR6	015602
SLU1IT	006700	TST2	003516	UNIQUE	006524	\$FILLC	001056	\$SCOPE	015614
SLU2IT	010600	TST20	005214	WAIT	020276	\$FILLS	001055	\$SETUP	- 000137
SLU2RT	004726	TST21	005254	WAITER	014500	\$GODAT	001024	\$STUP	- 177777
STACK	001100	TST22	005314	WAITIO	014140	\$GET42	015012	\$SVLAO	015716
START	003036	TST23	005452	WDONE	006040	\$GTSWR	017312	\$SVPC	- 000500
STKLM7	177774	TST24	005634	WRPSW	015056	\$HD	- 000003	\$SWR	- 161000
SWR	001040	TST25	006016	XMIT1	014154	\$HIBTS	000500	\$SWREG	001122
SWREG	000176	TST26	006110	XMIT2	014270	\$ICNT	001004	\$SWRMK	- 000000
SW0	000001	TST27	006152	XMTCT1	014726	\$ILLUP	015576	\$TESTN	001104
SW00	000001	TST3	003564	XMTCT2	014730	\$INTAG	001035	\$ITKB	001046
SW01	000002	TST30	006226	SAPTHD	000500	\$ITEMB	001014	\$ITKS	001044
SW02	000004	TST31	006410	SATYC	016012	\$ILF	001076	\$TMP0	001060
SW03	000010	TST32	006524	SATY1	015766	\$ILFLG	016231	\$TMP1	001062
SW04	000020	TST33	006700	SATY3	015774	\$LPADR	001006	\$TMP2	001064
SW05	000040	TST34	007046	SATY4	016004	\$LPERR	001010	\$TMP3	001066
SW06	000100	TST35	007166	SAUTOB	001034	\$MADR1	001132	\$TMP4	001070
SW07	000200	TST36	007322	SBASE	001154	\$MADR2	001136	\$TN	- 000071
SW08	000400	TST37	007434	SBODADR	001022	\$MADR3	001142	\$TPB	001052
SW09	001000	TST4	003734	SBODDAT	001026	\$MADR4	001146	\$TPFLG	001057
SW1	000002	TST40	007614	\$CHARC	016564	\$MAIL	001100	\$TPS	001050
SW10	002000	TST41	007764	\$CKSWR	017242	\$MAMS1	001130	\$TRAP	020026
SW11	004000	TST42	010134	\$CMTAG	001000	\$MAMS2	001134	\$TRAP2	020050
SW12	010000	TST43	010256	\$CM3	- 000000	\$MAMS3	001140	\$TRP	- 000012
SW13	020000	TST44	010372	\$CM4	- 000005	\$MAMS4	001144	\$TRPAD	020062
SW14	040000	TST45	010476	\$CNTLG	017777	\$STM	000504		

CJKDFB0 11-24 OPTIONS DIAGNOSTIC  
CJKDFB P11 04 JAN 85 11:44

MACY11 30(1046) 04 JAN 85 11:58 PAGE 93  
SYMBOL TABLE

C9

\$TSTNM 001002	\$TTYPEX 016566	\$UNITM 000510	\$XON = 000021	.SERIAL 001160
\$TTYIN 017762	\$TYPOC 016614	\$USWR 001124	\$XTSTR 015626	.BY . 000500
\$TYPDS 017016	\$TYPON 016630	\$VECT1 001150	\$8GET4= 000000	
\$TYPE 016234	\$TYPDS 016570	\$VECT2 001152	\$OFILL 017013	
\$TYPEC 016446	\$UNIT 001112	\$XOFF = 000023	.	. 031450

ABS. 031450 000

ERRORS DETECTED: 0

CJKDFB,CJKDFB/SOL/ML:TOC-SYSMAC SML,CJKDFB.P11  
RUN TIME: 18.20 .6 SECONDS  
RUN-TIME RATIO: 92/40=2.2  
CORE USED: 43K (86 PAGES)