

PDP11

DDCMP MODE LINE UNIT
MD-11-DZKCE-A

EP-DZKCE-A-DL-A

AUG 1977

COPYRIGHT © 1977

digital

FICHE 1 OF 1

MADE IN USA

This microfiche card contains a grid of frames, each representing a page of technical data. The frames are arranged in approximately 12 rows and 12 columns. Each frame contains text, likely including component specifications, pin configurations, and electrical characteristics for the DDCMP Mode Line Unit. The text is too small to be legible in this image, but the layout is consistent across all frames, suggesting a structured technical manual or data sheet.

B01

EOF1DZKCFASEQ
PDP10 PAGE: 0001

00010000

770720

PDP10 411

HDR1DZKCEASEQ

00010000

770720

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZKCE-A-D
PRODUCT NAME: DDCHP MODE LINE UNIT TESTS
DATE: MAY 1977
MAINTAINER: DIAGNOSTICS
AUTHOR: DINESH GORADIA

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1977 by Digital Equipment Corporation

1. ABSTRACT

The function of the KMC11 diagnostics is to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and that all operations of the KMC11 are correct in its environment.

Parameters must be set up to alert the diagnostics to the KMC11 configuration. These parameters are contained in the STATUS TABLE and are generated in two ways: 1) Manual Input - the operator answers questions. 2) Autosizing - the program determines the parameters automatically.

DZKCE tests the KMC-11 Line Unit (M8201 or M8202). It performs write/read tests on the KMC Line Unit registers. It checks for proper transmitter, receiver, and BCC operation in DDCMP mode. The modem signals are also checked. DZKCE requires a KMC Micro-Processor (M8204) to run. For best diagnosis a turn-around connector should be installed, however the diagnostic will run without it (some tests are skipped).

Currently there are four off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage.

NOTE: Additional diagnostics may be added in the future.

The four diagnostics are:

1. DZKCC [REV] Basic W/R and Micro-processor tests
2. DZKCD [REV] Jump and main memory tests
3. DZKCE [REV] DDCMP Line unit tests
4. DZKCF [REV] BITSTUFF Line unit tests
5. DZKCA [REV] KMC11 CPU MICRO-DIAGNOSTICS

2. REQUIREMENTS

2.1 EQUIPMENT

Any PDP11 family CPU (except an LSI-11) with minimum 8K memory
ASR 33 (or equivalent)
KMC11-AN IOP (M8204)
KMC11-DA OR KMC11-MD OR KMC11-MA

2.2 STORAGE

Program will use all 8K of memory except where ABL and BOOTSTRAP LOADER reside. Locations 2100 thru 2300; contain the "STATUS TABLE" information which is generated at start of diagnostics by manual input (questions) or automatically (auto-sizing). This area is an overlay area and should not be altered by the operator.

3. LOADING PROCEEDURE

3.1 METHOD

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK, MAGTAPE, DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address #500

MEMORY * SIZE

4k	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

- 3.1.1 Place address of ABS loader into switch register.
(also place 'HALT' SW up)
- 3.1.2 Depress 'LOAD ADDRESS' key on console and release.
- 3.1.3 Depress 'START KEY' on console and release (program should now be loading into CPU)

4. STARTING PROCEDURE

- a. Set switch register to 000200
- b. Depress 'LOAD ADDRESS' key and release
- c. Set SWR to zero for 'AUTO SIZING' or SWR bit0=1 for manual input (questions) or SWR bit7=1 to use existing parameters set up by a previous start or a previously run KMC11 diagnostic.
- d. Depress 'START KEY' and release. The program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

MAP OF KMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
002100	160010	045310	177777	000000
002110	160020	045320	177777	000000

The program will type 'R' and proceed to run the diagnostic. The above is only an example. This would indicate the status table starting at add. 2100 in the program. In this example the table contains the information and status of two KMC11'S. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. For information of status table see section B.4 for help.

If the diagnostic was started with SW00=1 indicating manual parameter input then the following shows an example of the questions asked and some example answers:

HOW MANY KMC11'S TO BE TESTED?1

01
 CSR ADDRESS?160010
 VECTOR ADDRESS?310
 BR PRIORITY LEVEL? (4,5,6,7)?5
 WHICH LINE UNIT? IF NONE TYPE "N", IF MB201 TYPE "1", IF MB202 TYPE "2"?1
 IS THE LOOP BACK CONNECTOR ON?Y
 SWITCH PAC#1 (DDCMP LINES)?377
 SWITCH PAC#2 (BMB73 BOOT ADD)?377

Following the questions the status map is printed out as described above, the information in the map reflects the answers to the questions. If the diagnostic was started with SW00=0 and SW07=0 (AUTO-SIZING) then no questions are asked and only the status-map is printed out. If AUTO-SIZING is used the status information must be verified to be correct (match the hardware). if it does not match the hardware the diagnostic must be restarted with SW00=1 and the questions answered.

4.1 CONTROL SWITCH SETTINGS

SW 15	Set:	Halt on error
SW 14	Set:	Loop on current test
SW 13	Set:	Inhibit error print out
SW 12	Set:	Inhibit type out abell on error.
SW 11	Set:	Inhibit iterations. (quick pass)
SW 10	Set:	Escape to next test on error
SW 09	Set:	Loop with current data
SW 08	Set:	Catch error and loop on it
SW 07	Set:	Use previous status table.
SW 06	Set:	Halt in ROMCLK routine before clocking micro-processor
SW 05	Set:	Reserved
SW 04	Set:	Reserved
SW 03	Set:	Reselect KMC11's desired active
SW 02	Set:	Lock on selected test
SW 01	Set:	Restart program at selected test
SW 00	Set:	Build new status table from questions. (If SW07=0 and SW00=0 a new status table is built by auto-sizing)

Switch 06 and 08-15 are dynamic and can be changed as needed while the diagnostic is running. Switches 00-03 and switch 07 are static, and are used only on starting or restarting the diagnostic.

4.1.2 SWITCH REGISTER OPTIONS (at start up)

SW 01 RESTART PROGRAM AT SELECTED TEST. It is strongly suggested that at least one pass has been made before trying to select a test, the reason being is that the program has to clear areas and set up parameters. When this switch is used the diagnostic will ask TEST NO.? Answer by typing the number of the test desired and carriage return to begin execution at the selected test.

SW 02 LOCK ON SELECTED TEST. This switch when used with SW01 will cause the program to constantly loop on the selected test. Hitting any key on the console will let it advance to the next test and loop until a key is hit again. If SW02=0 when SW01 is used. The program will begin at the selected test and continue normal operations.

SW 03 RESELECT KMC11'S DESIRED ACTIVE. Please note that a message is typed out for setting the switch register equal to KMC11's active. this means if the system has four KMC11s; bits 00,01,02,03 will be set in loc 'KMACTV' from the switch register. Using this switch(SW03) alters that location; therefore if four KMC11s are in the system ***DO NOT*** set switches greater than SW 03 in the up position. this would be a fatal error. do not select more active KMC11s than there is information on in the status table.

METHOD: A: Load address 200
 B: Start with SW 00=1
 C: Program will type message
 D: Set a switch for each KMC desired active.
 EXAMPLE: If you have 4 KMC's but only want to run the first and the last set SWR bits 0 and 3 = 1. PRESS CONTINUE
 E: Number (IF VALID) will be in data lights (excluding 11/05)
 F: Set with any other switch settings desired. PRESS CONTINUE.

4.1.3 DYNAMIC SWITCHES

ERROR SWITCHES

1. SW 12 Delete print out/bell on error.
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

SCOPE SWITCHES

1. SW06 Halt in ROMCLK routine before clocking micro-processor instruction. This allows the operator to scope a micro-processor instruction in the static state before it is clocked. Hit continue to resume running.
2. SW09 (if enabled by 'SCOPI') on an error; If an '#' is printed in front of the test no. (ex. #TEST NO. 10) SW09 is incorporated in that test and therefore SW09 is usually the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enabled; and there is a HARD error (constant); SW08 is best. (SW14=1,0, SW10=0, SW09=0, SW08=1). for intermittent errors; SW14=1 will loop on test regardless of error or not error. (SW14=1, SW10=0, SW09=0, SW08=1,0)
3. SW11 Inhibit iterations.
4. SW14 Loop on current test.

4.2 STARTING ADDRESS

Starting address is at 000200 there are no other starting addresses for the KMC11 diagnostics. (See Section 4.0)

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after all available KMC11's are tested the program will return to 'XXDP' or 'ACT-11'.

5. OPERATING PROCEDURE

When program is initially started messages as described in section 4.0 will be printed, and program will begin running the diagnostic

5.2 PROGRAM AND/OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs.
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. If it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC of the ERROR REPORT this way the EXACT FUNCTION of the test CAN BE DETERMINED.

6. ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0). in most cases additional information will be supplied in the the error message to give the operator an indication of the error.

6.2 ERROR RECOVERY

If for some reason the KMC11 should 'HANG THE BUS' (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'STSTNM' (address 1202) for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the KMC11 was doing at the time of the error.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

See section 4. (PLEASE)
Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completely isolate problems.

7.2 OPERATING RESTRICTIONS

The first time a KMC11 diagnostic is loaded into core and run the STATUS TABLE must be set up. This is done by manual input (SM00=1) or by autosizing (SM00=0 and SM07=0). Thereafter however the status table need not be setup by subsequent restarts or even loading the next KMC diagnostic because the STATUS TABLE is overlaid. The current parameters in the STATUS TABLE are used when SM07=1 on start up.

7.3 HARDWARE CONFIGURATION RESTRICTIONS

KMC11 IOP(M8204)- Jumper W1 must be in,

LINE UNIT(M8201)- Jumpers W1, W2, and W4 must be IN. Jumpers W3, and W5 must be OUT. SW8 of E26 must be in the ON position.

LINE UNIT (M8202)- Jumper W1 must be in. SW8 of E26 must be in the OFF position.

8. MISCELLANEOUS

8.1 EXECUTION TIME

All KMC11 device diagnostics will give an 'END PASS' message (providing no errors and sw12=0) within 4 mins. This is assuming SW11=1 (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration and the amount of memory in the system.

8.2 PASS COMPLETE

NOTE: EVERY time the program is started; the tests will run as if SW11 (delete iterations) was up (=1). This is to 'VERIFY NO HARD ERRORS' as soon as possible. Therefore the first pass -EACH TIME PROGRAM IS STARTED- will be a 'QUICK PASS' until all KMC11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

```
END PASS DZKCE CSR: 175000 VEC: 0300 PASSES: 000001
ERRORS: 000000
```

NOTE: The pass count and error counts are cumulative for each KMC11 that is running, and are set to zero only when the diagnostic is started. Therefore after an overnight run for example, the total passes and errors for each KMC11 since the diagnostic was started are reflected in PASSES: and ERRORS:.

B.4 KEY LOCATIONS

\$lpadr (1206) Contains the address where program will return when iteration count is reached or if loop on test is asserted.

NEXT (1442) Contains the address of the next test to be performed.

STSTNM (1202) Contains the number of the test now being performed.

RUN (1500) The bit in 'RUN' always points to the KMC11 currently being tested. EXAMPLE: (RUN) 1500/00000000100000 Means that KMC11 no.06 is the KMC11 now running.

KMCROO-KMCR17
KMSTOO-KMST17
(2100)-(2300)
These locations contain the information needed to test up to 16 (decimal) KMC11s sequentially. they contain the CSR VECTOR and STATUS concerning the configuration of each KMC11.

KMACTV (1470) Each bit set in this location indicates that the associated KMC11 will be tested in turn. EXAMPLE: (KMACTV) 1470/000000000011111 means that KMC11 no. 00,01,02,03,04 will be tested. EXAMPLE: (KMACTV) 1470/000000000010001 Means that KMC11 no. 00,04 will be tested.

KMCSR (2066) Contains the CSR of the current KMC11 under test.

B.4A 'STATUS TABLE' (2100-2300)

The table is filled by AUTO SIZING or by the manual parameter input (questions) as described previously. Also if desired by user; the locations may be altered by hand (toggled in) to suit the specific configuration.

The example status map shown below contains information for two KMC11'S. the table can contain up to 16 KMC11'S. Following the map is a description of the bits for each map entry

MAP OF KMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
002100	160010	045310	177777	000000
002110	160020	016320	000000	000000

Each map entry contains 4 words which contain the status information for 1 KMC11. The PC shows where in core memory the first of the 4 words is. In the example above the first KMC'S status is in locations, 2100, 2102, 2104, and 2106. The second KMC status is located at 2110, 2112, 2114, and 2116. The information contained in each 4 word entry is defined as follows:

CSR: Contains KMC11 CSR address

STAT1: BITS 00-08 IS KMC11 VECTOR ADDRESS
BIT14=1 TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M8201
BIT13=1 LINE UNIT IS AN M8202
BIT12=1 NO LINE UNIT
BITS 09-11 IS KMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: NOT USED

B.5 METHOD OF AUTO SIZING

B.5.1 FINDING THE CONTROL STATUS REGISTER.

The auto-sizing routine finds a KMC11 as follows: It starts at address 160000 and tests all address in increments of 10 up to and including address 167760. If the address does not time out, the following is done, the first CRAM address is written to a 125252 then it is read back. If it contains a -1 or 125252, if not, the address is updated by 10 and the search continues. A -1 indicates a KMC11 with no CRAM, and a 125252 indicates a KMC11 with CRAM. Further tests are performed at this point to determine which line unit, if any, is installed, if a loop-back connector is installed and various switch settings on the line unit. THIS IS WHY THE STATUS TABLE MUST BE VERIFIED BY THE USER AND IF ANY OF THE INFORMATION DOES NOT AGREE WITH THE HARDWARE THE DIAGNOSTIC MUST BE RESTARTED AND THE QUESTIONS MUST BE ANSWERED. All KMC11's in the system will be found by the auto-sizer. If it does not find a KMC11 the diagnostic must be restarted and the questions answered.

B.5.2 FINDING THE VECTOR AND BR LEVEL

The vector area (address 300-776) is filled with the instruction IOT and '+2' (next address). The processor status is started at 7 and the KMC is programmed to interrupt. The PS is lowered by 1 until the KMC interrupts, a delay is made and if no interrupt occurs at PS level 3 (because of a bad KMC11) the program assumes vector address 300 at BR level 5 and the problem should be fixed in the diagnostic. Once the problem is fixed; the program should be re-setup again to get correct vector. If an interrupt occurred; the address to which the KMC11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you; there is a problem and AUTO SIZING should not be done.

B.5 SOFTWARE SWITCH REGISTER

If the diagnostic is run on an 11/04 or other CPU without a switch register then a software switch register is used to allow user the same switch options as described previously. If the hardware switch register does not exist or if one does and it contains all ones (177777) this software switch register is used.

Control:

To obtain control at any allowable time during execution of the diagnostic the operator types a CTRL G on the console terminal keyboard. As soon as the CTRL G is recognized, by the diagnostic, the following message will be displayed:

SWR=XXXXXX NEW?

Where XXXXXX is the current contents of the software switch register in octal. The software control routine will then await operator action. At which time the operator is required to type one or more of the legal characters: 1) 0 - 7, 2) line feed(<LF>), 3) carriage return(<CR>), or 4) control-U (CTRL U). No check is made for legality. If the input character is not a <LF>, <CR>, or CTRL U it is assumed to be an octal digit.

To change the contents of the SSR the operator simply types the new desired value in octal - leading zeros need not be typed. And terminates the input string with a <CR> or <LF> depending on the program action desired as described below. The input value will be truncated to the last 6 digits typed. At least one digit must be typed on any given input string prior to the terminator before a change to the SSR will occur.

When the input string is terminated with a <CR> the diagnostic will continue execution from the point at which it was interrupted. If a <CR> is the only thing typed the program will continue without changing the SSR. The <LF> differs from the <CR> by restarting the program as if it were restarted at address 200.

If a CTRL U is typed at any point in the input string prior to the terminator the input value will be disregarded and the prompt displayed (SWR = XXXXXX NEW?).

To set the SSR for the starting switches, first load the diagnostic, then hit CTRL G, then start the diagnostic.

Note: for ipg's line unit m8202-ye users.

CABLE DATA TEST:[TEST 56 TEST 57]

THESE TESTS WON'T RUN RELIABLY ON LINE UNITS WITHOUT TERMINATING RESISTENCE.

APT/ACT/XXDP/SLIDE

THIS DIAGNOSTIC IS APT/ACT/XXDP/SLIDE COMPATIBLE USER WOULD BE ABLE TO RUN IT UNDER APT/ACT/XXDP ENVIRONMENT.

NOTE: FOR MANUFACTURING PURPOSE ONLY ITS DESCRIBED HOW TO RUN UNDER APT ENVIRONMENT.

ETABLE SETTING FOR APT TO RUN UNDER APT

FIRST PASS TIME:

LONGEST TEST TIME:

ADDITIONAL TEST TIME:

ALL THE ABOVE PARAMETERS ARE DEPENDENT ON PARTICULAR DIAGNOSTICS AND SHOULD BE LOADED AT THE TIME OF SETTING ETABLE.THERE IS NO DEFAULT TIME SET UP.

SOFTWARE ENVIRONMENT:001 ENVIRONMENT MODE:200

SWITCH 1:-SHOULD BE USED AS NORMAL SWITCH REGISTER.

SWITCH 2:-NOT USED.

CPU OPTIONS:-NOT USED.

MEMORY TYPE 1:-BITS<2:4>:=BITS <12:14> OF STAT1 OF DEV:0.

MAXIMUM ADDRESS:-BITS<17:19>:=BITS<12:14> OF STAT1 OF DEV:1

BITS<2:4>:=BITS <12:14> OF STAT1 OF DEV:2

BITS<10:12>:=BITS<12:14> OF STAT1 OF DEV:3

IN THE SAME MANNER

MEMORY TYPE 2 MAXIMUM ADDRESS:-GETS STAT1<12:14> OF DEVICE 4,5,6,7.

MEMORY TYPE 3 MAXIMUM ADDRESS:-GETS STAT1<12:14> OF DEVICE 8,9,10,11.

MEMORY TYPE 4 MAXIMUM ADDRESS:-GETS STAT1<12:14> OF DEVICE 12,13,14,15.

INTERRUPT VECTOR 1:FIRST DEVICE RECEIVE VECTOR.

REST OF THE DEVICE(KMC'S) VECTOR SHOULD BE SET UP SEQUENTIALLY
IN INCREMENTS OF 10.

BUS PRIORITY:KMC'S PRIORITY(SHOULD BE SAME FOR ALL KMC'S UNDER
TEST).

INTERRUPT VECTOR 2:NOT USED.

BUS PRIORITY:NOT USED.

BASE ADDRESS:FIRST DEVICE CSR ADDRESS.

REST SHOULD FOLLOW SEQUENTIALLY
IN INCREMENTS OF 10.

DEVICE MAP:AS DESCRIBED IN OPT MANUAL.

CONTROLLER SPECIFIC CODE 1:-NO. OF DEVICES UNDER TEST.

CONTROLLER SPECIFIC CODE 2:-NOT USED.

DEVICE DESCRIPTOR WORD 0:STAT2 OF FIRST DEVICE.

. .

. .

TO

. .

. .

DEVICE DESCRIPTOR WORD 15:STAT2 OF 16TH DEVICE.(KMC)

MAINDEC-11-DZKCE-A

002

DECDOC VER 00.04 01-JUN-77 10:37 PAGE 01 PAGE: 0016

DOCUMENT

MAINDEC-11-DZKCE-A

COPYRIGHT 1977
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS. 01754

2265 ***** TEST 1 *****
OUT CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

2291 ***** TEST 2 *****
IN CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

2316 ***** TEST 3 *****
MODEM CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

2342 ***** TEST 4 *****
MAINTENANCE REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

2372 ***** TEST 5 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BITS IN LU REGISTER 12, VERIFY IT IS SET
CLEAR BITS IN LU REGISTER 12, VERIFY IT IS CLEAR

2415 ***** TEST 6 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR

2458 ***** TEST 7 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 13
FLOAT A 0 THROUGH LINE UNIT REGISTER 13

2517 ***** TEST 10 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 14
FLOAT A 0 THROUGH LINE UNIT REGISTER 14

2570 ***** TEST 11 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#1
THIS SWITCH PAC CONTAINS THE DDCMP LINE #

2594 ***** TEST 12 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#2
THIS SWITCH PAC CONTAINS THE BMB73 BOOT ADD

2618 ***** TEST 13 *****
LINE UNIT CLOCK TEST
THIS TEST VERIFYS THAT THE LU INTERNAL CLOCK
(BIT 1 IN LU-17) IS WORKING

2653 ***** TEST 14 *****
OUT DATA SILO TEST
SET SOM AND LOAD OUT DATA SILO
VERIFY THAT OCOR SET, INDICATING THAT THE
CHARACTER IS AT THE BOTTOM OF THE OUT SILO

2687 ***** TEST 15 *****
DDCMP TEST OF RTS AND OUT ACTIVE
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP 2 DATA CLOCKS, VERIFY
THAT RTS AND ACTIVE ARE SET

2732 ***** TEST 16 *****
TEST OF OUT CLEAR
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP DATA CLOCK, SET OUT CLEAR
VERIFY THAT OCOR, RTS, AND ACTIVE ARE CLEARED

2790 ***** TEST 17 *****
DDCMP TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 0
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2843 ***** TEST 20 *****
DDCMP TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 125
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2896 ***** TEST 21 *****
DDCMP TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 252
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

- 2949 ***** TEST 22 *****
 DDCMP TRANSMITTER TEST
 SINGLE CLOCK THE CHARACTER 377
 VERIFY EACH BIT POSITION AS IT
 PASSES THE BIT WINDOW (SI BIT)
 ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

- 3002 ***** TEST 23 *****
 DDCMP TRANSMITTER TEST
 SINGLE CLOCK A BINARY COUNT PATTERN
 VERIFY EACH BIT POSITION AS IT
 PASSES THE BIT WINDOW (SI BIT)
 ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
 AND R5 CONTAINS THE CHARACTER THAT FAILED

- 3065 ***** TEST 24 *****
 DDCMP STRIP SYNC TEST
 SET LU LOOP, SINGLE STEP 5 SYNCs,
 VERIFY THAT IN ACTIVE DOES NOT SET

- 3095 ***** TEST 25 *****
 DDCMP IN ACTIVE TEST
 SET LU LOOP, SINGLE STEP 5 SYNCs AND A NON-SYNC (301)
 VERIFY THAT IN ACTIVE IS SET

- 3125 ***** TEST 26 *****
 DDCMP IN ACTIVE TEST
 SET LU LOOP, SINGLE STEP 1 SYNC AND A NON-SYNC (301)
 VERIFY THAT IN ACTIVE DOES NOT SET

- 3155 ***** TEST 27 *****
 DDCMP IN ACTIVE TEST
 SET LU LOOP, SINGLE STEP 2 SYNCs AND A NON-SYNC (301)
 VERIFY THAT IN ACTIVE IS SET

- 3185 ***** TEST 30 *****
 IN CLEAR TEST
 SYNC UP RECEIVER AND TRANSMIT A CHARACTER
 WAIT FOR IN RDY, THEN SET IN CLEAR
 VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED

- 3236 ***** TEST 31 *****
 DDCMP BASIC RECEICER TEST
 SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
 VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

- 3275 ***** TEST 32 *****
 DDCMP BASIC RECEICER TEST
 SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
 VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3314 ***** TEST 33 *****
DDCMP BASIC RECEIVER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3353 ***** TEST 34 *****
DDCMP BASIC RECEIVER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3392 ***** TEST 35 *****
DDCMP DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED

3433 ***** TEST 36 *****
DDCMP DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED
THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12

3479 ***** TEST 37 *****
TRANSMITTER MARK TEST
SINGLE CLOCK 3 SYNCs AND A 301 AND 20 EXTRA
CLOCK TICKS, VERIFY THAT A 301, A 377 AND A 377
WERE RECEIVED INDICATING THAT THE TRANSMITTER WENT
TO A MARK STATE FOR 16 BITS WHEN OUT SILO WAS EMPTY

3526 ***** TEST 40 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, SET DTR
VERIFY THAT RING AND MODEM READY ARE SET
CLEAR DTR, VERIFY THAT RING AND MRDY ARE CLEARED

3579 ***** TEST 41 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, LOAD OUT DATA SILO
VERIFY THAT ALL MODEM SIGNALS ARE SET

3627 ***** TEST 42 *****
TEST OF CRC OPERATION
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
0, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3704 ***** TEST 43 *****
TEST OF CRC OPERATION
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3781 ***** TEST 44 *****
TEST OF CRC OPERATION
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
125, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3858 ***** TEST 45 *****
TEST OF CRC OPERATION
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
252, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3935 ***** TEST 46 *****
TRANSMITTER CRC TEST
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK A BINARY
COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT

4003 ***** TEST 47 *****
RECEIVER CRC TEST
USING THE CRC16 POLYNOMIAL, SINGLE CLOCK A BINARY
COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT

4071 ***** TEST 50 *****
TRANSMITTER DDCMP CRC TEST
THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
WINDOW. THE FOUR CHARACTERS ARE 0,125,252,377
THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC

4174 ***** TEST 51 *****
RECEIVER DDCMP CRC TEST
THIS TEST CLOCKS A FOUR CHARACTER MESSAGE WITH BCC
AND VERIFYS CORRECT DATA RECEPTION AND BCC MATCH
THE FOUR CHARACTER MESSAGE IS 0,125,252,377

4233 ***** TEST 52 *****
DDCMP EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 SYNCs, 4 CHAR MESSAGE, EOM
4 CHARACTER MESS, EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR, BCC, 4 CHAR, BCC, MARKS. THIS TEST VERIFYS THAT
THE CHARACTERS LOADED WITH EOM SET ARE LOST
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED

4481 ***** TEST 53 *****
DDCMP EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 SYNCs, 4 CHAR MESSAGE, EOM
SOM, 4 CHAR MESS, EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR, BCC, 4 CHAR, BCC, MARKS. THIS TEST VERIFYS THAT
THE CHARACTERS LOADED WITH EOM SET ARE LOST
ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377

RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED

- 4761 ***** TEST 54 *****
EMPTY SILO TEST
LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
SILO. GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
4 CHARACTER MESSAGE WAS RECEIVED AND THAT RTS IS CLEAR
- 4827 ***** TEST 55 *****
HALF DUPLEX TEST
SET LINE UNIT LOOP AND HALF DUPLEX, SEND SYNCs AND A
4830 MESSAGE. VERIFY THAT IN-ACTIVE AND IN-READY ARE CLEAR
- 4864 ***** TEST 56 *****
DDCMP CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
4 SYNCs, 16 CHAR, EOM, 16 CHAR, EOM, 16 CHAR, EOM
THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
- 4961 ***** TEST 57 *****
DDCMP CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
4 SYNCs, 59 DATA CHARACTERS, EOM WITH GARBAGE CHARACTER
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

```

.TITLE MAINDEC-11-DZKCE-A
.*COPYRIGHT (C) 1976
.*DIGITAL EQUIPMENT CORP.
.*MAYNARD, MASS. 01754
.*
.*PROGRAM BY DINESH GORADIA
.*
.*THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
.*PACKAGE (MAINDEC-11-DZQAC-C3), JAN 19, 1977.
.*

```

```

.*MAINDEC-11-DZKCE-A KMC11 DDCMP LINE UNIT TESTS
.*COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754
.*-----

```

```

;STARTING PROCEDURE
;LOAD PROGRAM
;LOAD ADDRESS 000200
;SMR=0 AUTOSIZE KMC11
;SM07=1 USE CURRENT KMC11 PARAMETERS
;SM00=1 INPUT NEW KMC11 PARAMETERS
;PRESS START
;PROGRAM WILL TYPE "MAINDEC-11-DZKCE-A KMC11 DDCMP LINE UNIT TESTS"
;PROGRAM WILL TYPE STATUS MAP
;PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
;AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
;AND THEN RESUME TESTING
;SUBSEQUENT RESTARTS WILL NOT TYPE PROGRAM TITLE

```

.SBTTL BASIC DEFINITIONS

```

.*INITIAL ADDRESS OF THE STACK POINTER *** 1200 ***

```

001200

```

STACK= 1200
.EQUIV EMT,ERROR ;;BASIC DEFINITION OF ERROR CALL
.EQUIV IOT,SCOPE ;;BASIC DEFINITION OF SCOPE CALL

```

.*MISCELLANEOUS DEFINITIONS

```

000011 HT= 11 ;;CODE FOR HORIZONTAL TAB
000012 LF= 12 ;;CODE FOR LINE FEED
000015 CR= 15 ;;CODE FOR CARRIAGE RETURN
000200 CRLF= 200 ;;CODE FOR CARRIAGE RETURN-LINE FEED
177776 PS= 177776 ;;PROCESSOR STATUS WORD
177774 .EQUIV PS,PSM
177772 STKLMT= 177774 ;;STACK LIMIT REGISTER
177570 PIRQ= 177772 ;;PROGRAM INTERRUPT REQUEST REGISTER
177570 DSWR= 177570 ;;HARDWARE SWITCH REGISTER
177570 DDISP= 177570 ;;HARDWARE DISPLAY REGISTER

```

.*GENERAL PURPOSE REGISTER DEFINITIONS

```

000000 R0= %0 ;;GENERAL REGISTER
000001 R1= %1 ;;GENERAL REGISTER
000002 R2= %2 ;;GENERAL REGISTER

```

```

57      000003      R3=      %3      ;; GENERAL REGISTER
58      000004      R4=      %4      ;; GENERAL REGISTER
59      000005      R5=      %5      ;; GENERAL REGISTER
60      000006      R6=      %6      ;; GENERAL REGISTER
61      000007      R7=      %7      ;; GENERAL REGISTER
62      000006      SP=      %6      ;; STACK POINTER
63      000007      PC=      %7      ;; PROGRAM COUNTER
64
65      ;*PRIORITY LEVEL DEFINITIONS
66      000000      PR0=      0      ;; PRIORITY LEVEL 0
67      000040      PR1=      40     ;; PRIORITY LEVEL 1
68      000100      PR2=      100    ;; PRIORITY LEVEL 2
69      000140      PR3=      140    ;; PRIORITY LEVEL 3
70      000200      PR4=      200    ;; PRIORITY LEVEL 4
71      000240      PR5=      240    ;; PRIORITY LEVEL 5
72      000300      PR6=      300    ;; PRIORITY LEVEL 6
73      000340      PR7=      340    ;; PRIORITY LEVEL 7
74
75      ;*"SWITCH REGISTER" SWITCH DEFINITIONS
76      100000      SW15=     100000
77      040000      SW14=     40000
78      020000      SW13=     20000
79      010000      SW12=     10000
80      004000      SW11=     4000
81      002000      SW10=     2000
82      001000      SW09=     1000
83      000400      SW08=     400
84      000200      SW07=     200
85      000100      SW06=     100
86      000040      SW05=     40
87      000020      SW04=     20
88      000010      SW03=     10
89      000004      SW02=     4
90      000002      SW01=     2
91      000001      SW00=     1
92      .EQUIV     SW09, SW9
93      .EQUIV     SW08, SW8
94      .EQUIV     SW07, SW7
95      .EQUIV     SW06, SW6
96      .EQUIV     SW05, SW5
97      .EQUIV     SW04, SW4
98      .EQUIV     SW03, SW3
99      .EQUIV     SW02, SW2
100     .EQUIV     SW01, SW1
101     .EQUIV     SW00, SW0
102
103     ;*DATA BIT DEFINITIONS (BIT00 TO BIT15)
104     100000     BIT15=    100000
105     040000     BIT14=    40000
106     020000     BIT13=    20000
107     010000     BIT12=    10000
108     004000     BIT11=    4000
109     002000     BIT10=    2000
110     001000     BIT09=    1000
111     000400     BIT08=    400
112     000200     BIT07=    200

```

```

113      000100      BIT06= 100
114      000040      BIT05= 40
115      000020      BIT04= 20
116      000010      BIT03= 10
117      000004      BIT02= 4
118      000002      BIT01= 2
119      000001      BIT00= 1
120      .EQUIV BIT09,BIT9
121      .EQUIV BIT08,BIT8
122      .EQUIV BIT07,BIT7
123      .EQUIV BIT06,BIT6
124      .EQUIV BIT05,BIT5
125      .EQUIV BIT04,BIT4
126      .EQUIV BIT03,BIT3
127      .EQUIV BIT02,BIT2
128      .EQUIV BIT01,BIT1
129      .EQUIV BIT00,BIT0
130
131      ;*BASIC "CPU" TRAP VECTOR ADDRESSES
132      000004      ERRVEC= 4      ;; TIME OUT AND OTHER ERRORS
133      000010      RESVEC= 10     ;; RESERVED AND ILLEGAL INSTRUCTIONS
134      000014      TBITVEC=14     ;; "T" BIT
135      000014      TRTVEC= 14     ;; TRACE TRAP
136      000014      BPTVEC= 14     ;; BREAKPOINT TRAP (BPT)
137      000020      IOTVEC= 20     ;; INPUT/OUTPUT TRAP (IOT) **SCOPE**
138      000024      PWRVEC= 24     ;; POWER FAIL
139      000030      EMTVEC= 30     ;; EMULATOR TRAP (EMT) **ERROR**
140      000034      TRAPVEC=34     ;; "TRAP" TRAP
141      000060      TKVEC= 60      ;; TTY KEYBOARD VECTOR
142      000064      TPVEC= 64      ;; TTY PRINTER VECTOR
143      000240      PIRQVEC=240    ;; PROGRAM INTERRUPT REQUEST VECTOR
144
145
146
147
148      ; INSTRUCTION DEFINITIONS
149      -----
150
151      005746      PUSH1SP=5746    ;; DECREMENT PROCESSOR STACK 1 WORD
152      005726      POP1SP=5726    ;; INCREMENT PROCESSOR STACK 1 WORD
153      010046      PUSHRO=10046    ;; SAVE RO ON STACK
154      012600      POPRO=12600     ;; RESTORE RO FROM STACK
155      024646      PUSH2SP=24646  ;; DECREMENT STACK TWICE
156      022626      POP2SP=22626   ;; INCREMENT STACK TWICE
157      .EQUIV EMT,HLT ;BASIC DEFINITION OF ERROR CALL
158
159
160

```

TRAPCATCHER FOR UNEXPECTED INTERRUPTS

161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
(2)
(2)
206
207

```

*****
-----
;TRAPCATCAER FOR ILLEGAL INTERRUPTS
;THE STANDARD "TRAP CATCHER" IS PLACED
;BETWEEN ADDRESS 0 TO ADDRESS 776.
;IT LOOKS LIKE "PC+2 HALT".
-----
*****

.=0
WORD 0,0
;STANDARD INTERRUPT VECTORS
-----

.=20
$SCOPE ; SCOPE LOOP HANDLER.
PR7 ; SERVICE AT LEVEL 7.
$PWRDN ; POWER FAIL HANDLER
PR7 ; SERVICE AT LEVEL 7
$ERRROR ; ERROR HANDLER
PR7 ; SERVICE AT LEVEL 7
$STRAP ; GENERAL HANDLER DISPATCH SERVICE
PR7 ; SERVICE AT LEVEL 7

.SBTTL ACT11 HOOKS

;*****
;HOOKS REQUIRED BY ACT11
$SVPC= ;SAVE PC
.=46
$SENDAD ;;1)SET LOC.46 TO ADDRESS OF $SENDAD IN .SEOP
.=52 ;;2)SET LOC.52 TO ZERO
WORD 0
$= $SVPC ;; RESTORE PC

.=174
DISPREG:0 ;SOFTWARE DISPLAY REGISTER
SWREG: 0 ;SOFTWARE SWITCH REGISTER

.=200
JMP .START ;GO TO START OF PROGRAM

.=1000
MTITLE: .ASCII <200><12>/MAINDEC-11-DZKCE-A/<200>
.ASCIIZ /KMC11 DDCMP LINE UNIT TESTS/<200>

DSWR = 177570
DDISP = 177570

```

000000 000000 000000

000020 004134
000022 000340
000024 007126
000026 000340
000030 006512
000032 000340
000034 006414
000036 000340

000040 000046
000046 004070
000052 000052
000052 000000
000040

000174 000174
000176 000000
000000

000200 000137 002402

001000 005200 040515 047111
001025 113 041515 030461

177570
177570

208
209
210
211
212
213
214
215 001200
216 001200 000000
217 001202 000
218 001203 000
219 001204 000000
220 001206 000000
221 001210 000000
222 001212 000000
223 001214 000
224 001215 001
225 001216 000000
226 001220 000000
227 001222 000000
228 001224 000000
229 001226 000000
230 001230 000000
231 001232 000000
232 001234 000
233 001235 000
234 001236 000000
235 001240 177570
236 001242 177570
237 001244 177560
238 001246 177562
239 001250 177564
240 001252 177566
241 001254 000
242 001255 002
243 001256 012
244 001257 000
245 001260 000000
246
247 001262 000000
248 001264 000000
249 001266 000000
250 001270 000000
251 001272 000000
252 001274 000000
253 001276 000000
254 001300 000000
255 001302 000000
256 001304 000000
257 001306 000000
258 001310 000000
259 001312 077
260 001313 015
261 001314 000012
262
263

.SBTTL COMMON TAGS

: THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
: USED IN THE PROGRAM.

.=1200

SCHTAG: .WORD 0
STSTNM: .BYTE 00
SERFLG: .BYTE 00
SICNT: .WORD 00
SLPADR: .WORD 00
SLPERR: .WORD 00
SERTL: .WORD 00
SITEMB: .BYTE 0
SERMAX: .BYTE 1
SERRIPC: .WORD 0
SGDADR: .WORD 00
SBDADR: .WORD 00
SGDDAT: .WORD 00
SBDAT: .WORD 00
SAUTOB: .BYTE 0
SINTAG: .BYTE 0
SMR: .WORD DSMR
DISPLAY: .WORD DDISP
STKS: 177560
STKB: 177562
STPS: 177564
STPB: 177566
SNLL: .BYTE 0
SFILLS: .BYTE 2
SFILLC: .BYTE 12
STPFLG: .BYTE 0
SREGAD: .WORD 0
SREG0: .WORD 0
SREG1: .WORD 00
SREG2: .WORD 00
SREG3: .WORD 00
SREG4: .WORD 00
SREG5: .WORD 00
STMP0: .WORD 00
STMP1: .WORD 00
STMP2: .WORD 00
STMP3: .WORD 00
STMP4: .WORD 0
STIMES: 0
SQUES: .ASCII '??'
SCRLF: .ASCII '<15>'
SLF: .ASCII '<12>'

:: START OF COMMON TAGS

:: CONTAINS THE TEST NUMBER
:: CONTAINS ERROR FLAG
:: CONTAINS SUBTEST ITERATION COUNT
:: CONTAINS SCOPE LOOP ADDRESS
:: CONTAINS SCOPE RETURN FOR ERRORS
:: CONTAINS TOTAL ERRORS DETECTED
:: CONTAINS ITEM CONTROL BYTE
:: CONTAINS MAX. ERRORS PER TEST
:: CONTAINS PC OF LAST ERROR INSTRUCTION
:: CONTAINS ADDRESS OF 'GOOD' DATA
:: CONTAINS ADDRESS OF 'BAD' DATA
:: CONTAINS 'GOOD' DATA
:: CONTAINS 'BAD' DATA
:: RESERVED--NOT TO BE USED

:: AUTOMATIC MODE INDICATOR
:: INTERRUPT MODE INDICATOR

:: ADDRESS OF SWITCH REGISTER
:: ADDRESS OF DISPLAY REGISTER
:: TTY KBD STATUS
:: TTY KBD BUFFER
:: TTY PRINTER STATUS REG. ADDRESS
:: TTY PRINTER BUFFER REG. ADDRESS
:: CONTAINS NULL CHARACTER FOR FILLS
:: CONTAINS # OF FILLER CHARACTERS REQUIRED
:: INSERT FILL CHARS. AFTER A "LINE FEED"
:: "TERMINAL AVAILABLE" FLAG (BIT<07>=0=YES)
:: CONTAINS THE ADDRESS FROM WHICH (SREG0) WAS OBTAINED
:: CONTAINS ((SREGAD)+0)
:: CONTAINS ((SREGAD)+2)
:: CONTAINS ((SREGAD)+4)
:: CONTAINS ((SREGAD)+6)
:: CONTAINS ((SREGAD)+10)
:: CONTAINS ((SREGAD)+12)
:: USER DEFINED
:: MAX. NUMBER OF ITERATIONS
:: QUESTION MARK
:: CARRIAGE RETURN
:: LINE FEED

.SBTTL APT MAILBOX-ETABLE

```

264
265
266
267 001316
268 001316 000000
269 001320 000000
270 001322 000000
271 001324 000000
272 001326 000000
273 001330 000000
274 001332 000000
275 001334 000000
276 001336
277 001336 002
278 001337 000
279 001340 000000
280 001342 000000
281 001344 000000
282
283
284
285
286
287
288 001346 000
289 001347 000
290
291
292
293
294 001350 000000
295
296 001352 000
297 001353 000
298 001354 000000
299 001356 000
300 001357 000
301 001360 000000
302 001362 000
303 001363 000
304 001364 000000
305 001366 000000
306 001370 000000
307 001372 000000
308 001374 000000
309 001376 000000
310 001400 000000
311 001402 000000
312 001404 000000
313 001406 000000
314 001410 000000
315 001412 000000
316 001414 000000
317 001416 000000
318 001420 000000
319 001422 000000

```

```

*****
.EVEN
SMAIL:
MSGTY: .WORD   AMSGTY
SFATAL: .WORD  AFATAL
STESTN: .WORD  ATESTN
SPASS: .WORD   APASS
SDEVCT: .WORD  ADEVCT
SUNIT: .WORD   AUNIT
MSGAD: .WORD   AMSGAD
MSGLG: .WORD   AMSGLG
SETABLE:
SENV: .BYTE    AENV
SENVH: .BYTE   AENVH
SSWREG: .WORD  ASWREG
SUSWR: .WORD   AUSWR
SCPUOP: .WORD  ACPUOP
*****
APT MAILBOX
MESSAGE TYPE CODE
FATAL ERROR NUMBER
TEST NUMBER
PASS COUNT
DEVICE COUNT
I/O UNIT NUMBER
MESSAGE ADDRESS
MESSAGE LENGTH
APT ENVIRONMENT TABLE
ENVIRONMENT BYTE
ENVIRONMENT MODE BITS
APT SWITCH REGISTER
USER SWITCHES
CPU TYPE, OPTIONS
BITS 15-11=CPU TYPE
      11/04=01, 11/05=02, 11/20=03, 11/40=04, 11/45=05
      11/70=06, PDQ=07, Q=10
BIT 10=REAL TIME CLOCK
BIT 9=FLOATING POINT PROCESSOR
BIT 8=MEMORY MANAGEMENT
HIGH ADDRESS, M.S. BYTE
MEM. TYPE, BLK#1
MEM. TYPE BYTE -- (HIGH BYTE)
      900 NSEC CORE=001
      300 NSEC BIPOLAR=002
      500 NSEC MOS=003
HIGH ADDRESS, BLK#1
MEM. LAST ADDR.=3 BYTES, THIS WORD AND LOW OF "TYPE" ABOVE
HIGH ADDRESS, M.S. BYTE
MEM. TYPE, BLK#2
MEM. LAST ADDRESS, BLK#2
HIGH ADDRESS, M.S. BYTE
MEM. TYPE, BLK#3
MEM. LAST ADDRESS, BLK#3
HIGH ADDRESS, M.S. BYTE
MEM. TYPE, BLK#4
MEM. LAST ADDRESS, BLK#4
INTERRUPT VECTOR#1, BUS PRIORITY#1
INTERRUPT VECTOR#2, BUS PRIORITY#2
BASE ADDRESS OF EQUIPMENT UNDER TEST
DEVICE MAP
CONTROLLER DESCRIPTION WORD#1
CONTROLLER DESCRIPTION WORD#2
DEVICE DESCRIPTOR WORD#0
DEVICE DESCRIPTOR WORD#1
DEVICE DESCRIPTOR WORD#2
DEVICE DESCRIPTOR WORD#3
DEVICE DESCRIPTOR WORD#4
DEVICE DESCRIPTOR WORD#5
DEVICE DESCRIPTOR WORD#6
DEVICE DESCRIPTOR WORD#7
DEVICE DESCRIPTOR WORD#8

```

APT MAILBOX-ETABLE

320 001424 000000
321 001426 000000
322 001430 000000
323 001432 000000
324 001434 000000
325 001436 000000
326 001440 000000

SDDW9: .WORD ADDW9 ;: DEVICE DESCRIPTOR WORD#9
SDDW10: .WORD ADDW10 ;: DEVICE DESCRIPTOR WORD#10
SDDW11: .WORD ADDW11 ;: DEVICE DESCRIPTOR WORD#11
SDDW12: .WORD ADDW12 ;: DEVICE DESCRIPTOR WORD#12
SDDW13: .WORD ADDW13 ;: DEVICE DESCRIPTOR WORD#13
SDDW14: .WORD ADDW14 ;: DEVICE DESCRIPTOR WORD#14
SDDW15: .WORD ADDW15 ;: DEVICE DESCRIPTOR WORD#15

327
328
329 001442

SETEND:

330
331
332
333

PROGRAM CONTROL PARAMETERS

334 001442 000000
335 001444 000000

NEXT: .WORD 0 ;: ADDRSS OF NEXT TEST TO BE EXECUTED
LOCK: .WORD 0 ;: ADDRESS FOR LOCK CURRENT DATA

336
337

PROGRAM VARIABLES

338
339 001446 000000
340 001450 000000
341 001452 000000
342 001454 000000
343 001456 000000
344 001460 000000
345 001462 000000
346 001464 000001
347 001466 000000
348 001470 000001
349 001472 000001
350 001474 000001
351 001476 000001
352 001500 000000

STRISM: .WORD 0 ;: SWITCHES AT START OF PROGRAM
STAT: .WORD 0 ;: KM STATUS WORD STORAGE
CLKX: .WORD 0 ;:
MASKX: .WORD 0 ;:
SAVSP: .WORD 0 ;: STACK POINTER STORAGE
SAVPC: .WORD 0 ;: PROGRAM COUNTER STORAGE
ZERO: .WORD 0 ;:
ONE: .WORD 1 ;:
MEMLIN: .WORD 0 ;: HIGHEST LOCATION FOR NPR'S
KMACTV: .BLKW 1 ;: KMC11 SELECTED ACTIVE
KMINUM: .BLKW 1 ;: OCTAL NUMBER OF KMC11'S
SAVACT: .BLKW 1 ;: ORIGINAL ACTIVE DEVICES.
SAVNUM: .BLKW 1 ;: WORKABLE NUMBER.
RUN: .WORD 0 ;: POINTER TO RUNNING DEVICES
.EVEN

353
354 001502 002072
355 001504 002276

CREAM: .WORD KM.MAP-6 ;: TABLE POINTER
MILK: .WORD CNT.MAP-4 ;: TABLE POINTER

356
357

PROGRAM CONTROL FLAGS

358
359 001506 000
360 001510 000
361 001511 000
362 001511 000
363
364

INIFLG: .BYTE 0 ;: PROGRAM INITIALIZING FLAG
.EVEN
LOKFLG: .BYTE 0 ;: LOCK ON CURRENT TEST FLAG
QV.FLG: .BYTE 0 ;: QUICK VERIFY FLAG
.EVEN ;: ON FIRST PASS OF EACH KMC11 ITERATIONS WILL BE SUPPRES

ERROR POINTER TABLE

.SBTTL ERROR POINTER TABLE

;; THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
 ;; THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
 ;; LOCATION SITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
 ;; NOTE1: IF SITEMB IS 0 THE ONLY PERTINENT DATA IS (SERRPC).
 ;; NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

;; * EM ;; POINTS TO THE ERROR MESSAGE
 ;; * DH ;; POINTS TO THE DATA HEADER
 ;; * DT ;; POINTS TO THE DATA
 ;; * DF ;; POINTS TO THE DATA FORMAT

SERRTB:
 .EVEN
 ;*

;; DOES NOT APPLY IN THIS DIAGNOSTIC.

365		
366		
367		
368		
369		
370		
371		
372		
373		
374		
375		
376		
377		
378		
379	001512	
380		
381		
382	001512	000000
383	001514	000000
384	001516	000000
385	001520	031610
386	001522	032614
387	001524	033130
388	001526	031646
389	001530	032614
390	001532	033130
391	001534	031711
392	001536	032614
393	001540	033130
394	001542	031755
395	001544	000000
396	001546	000000
397	001550	032017
398	001552	032614
399	001554	033130
400	001556	032017
401	001560	032652
402	001562	033146
403	001564	032047
404	001566	032573
405	001570	033116
406	001572	032066
407	001574	032573
408	001576	033116
409	001600	032113
410	001602	032573
411	001604	033116
412	001606	032137
413	001610	032750
414	001612	033172
415	001614	032166
416	001616	032750
417	001620	033172
418	001622	032137
419	001624	032710
420	001626	033160

DF	
0	
0	
0	
EM1	
DH2	; ERROR 1
DT2	
EM2	
DH2	; ERROR 2
DT2	
EM3	
DH2	; ERROR 3
DT2	
EM4	
0	; ERROR 4
0	
EM5	
DH2	; ERROR 5
DT2	
EM5	
DH3	; ERROR 6
DT3	
EM6	
DH1	; ERROR 7
DT1	
EM7	
DH1	; ERROR 10
DT1	
EM10	
DH1	; ERROR 11
DT1	
EM11	
DH5	; ERROR 12
DT5	
EM12	
DH5	; ERROR 13
DT5	
EM11	
DH4	; ERROR 14
DT4	

421	001630	032212	EM13	
422	001632	000000	0	; ERROR 15
423	001634	000000	0	
424	001636	032137	EM11	
425	001640	032750	DH5	; ERROR 16
426	001642	033210	DT6	
427	001644	032166	EM12	
428	001646	032750	DH5	; ERROR 17
429	001650	033210	DT6	
430	001652	032137	EM11	
431	001654	033002	DH6	; ERROR 20
432	001656	033226	DT7	
433	001660	032137	EM11	
434	001662	033002	DH6	; ERROR 21
435	001664	033250	DT10	
436	001666	032166	EM12	
437	001670	033002	DH6	; ERROR 22
438	001672	033226	DT7	
439	001674	032166	EM12	
440	001676	033002	DH6	; ERROR 23
441	001700	033250	DT10	
442	001702	032252	EM14	
443	001704	000000	0	; ERROR 24
444	001706	000000	0	
445	001710	032322	EM15	
446	001712	032573	DH1	; ERROR 25
447	001714	033116	DT1	
448	001716	032343	EM16	
449	001720	032652	DH3	; ERROR 16
450	001722	033272	DT11	
451	001724	032166	EM12	
452	001726	032573	DH1	; ERROR 27
453	001730	033304	DT12	
454	001732	032357	EM17	
455	001734	000000	0	; ERROR 30
456	001736	000000	0	
457	001740	032423	EM20	
458	001742	032573	DH1	; ERROR 31
459	001744	033116	DT1	
460	001746	032444	EM21	
461	001750	033050	DH7	; ERROR 32
462	001752	000000	0	
463	001754	032444	EM21	
464	001756	032652	DH3	; ERROR 33
465	001760	033146	DT3	
466	001762	032461	EM22	
467	001764	033073	DH10	; ERROR 34
468	001766	000000	0	
469	001770	032504	EM23	
470	001772	032614	DH2	; ERROR 35
471	001774	033130	DT2	
472	001776	032526	EM24	
473	002000	000000	0	; ERROR 36
474	002002	000000	0	
475	002004	032551	EM25	
476	002006	000000	0	; ERROR 37

477 002010 000000
 478 002012 032047
 479 002014 032614
 480 002016 033130
 481 002020 032017
 482 002022 032750
 483 002024 033172
 484 002026 032212
 485 002030 032573
 486 002032 033116
 487 002034 002034
 488
 489
 490
 491
 492
 493 002034
 494 000024 000024
 495 000024 000200
 496 000044 000044
 497 000044 002034
 498 002034
 499
 500
 501
 502
 503 002034
 504 002034 000000
 505 002036 001316
 506 002040 000132
 507 002042 000137
 508 002044 000137
 509 002046 000052
 510

0
 EM6
 DM2 ; ERROR 40
 DT2
 EM5
 DM5 ; ERROR 41
 DT5
 EM13
 DM1 ; ERROR 42
 DT1

.=2034
 .SBTTL APT PARAMETER BLOCK

```

;*****
;SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT
;*****
.SX=. ;SAVE CURRENT LOCATION
.=24 ;SET POWER FAIL TO POINT TO START OF PROGRAM
200 ;FOR APT START UP
=44 ;POINT TO APT INDIRECT ADDRESS PNTR.
$APTHDR ;POINT TO APT HEADER BLOCK
.=.SX ;RESET LOCATION COUNTER
;*****
;SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC
;INTERFACE SPEC.

```

```

$APTHD:
$HIBTS: .WORD 0 ;TWO HIGH BITS OF 18 BIT MAILBOX ADDR.
$MBADR: .WORD $MAIL ;ADDRESS OF APT MAILBOX (BITS 0-15)
$STMT: .WORD 90. ;RUN TIM OF LONGEST TEST
$PASTM: .WORD 95. ;RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
$UNITM: .WORD 95. ;ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT
.WORD $ETEND-$MAIL/2 ;;LENGTH MAILBOX-ETABLE(WORDS)

```

```

511
512 ;KMC11 CONTROL INDICATORS FOR CURRENT KMC11 UNDER TEST
513 -----
514
515 002050 000000 STAT1: 0
516 002052 000000 STAT2: 0
517 002054 000000 STAT3: 0
518
519 ;KMC11 VECTOR AND REGISTER INDIRECT POINTERS
520 -----
521
522 002056 000000 KMRVEC: 0 ; POINTER TO KMC11 RECEIVER INTERRUPT VECTOR
523 002060 000000 KMRLVL: 0 ; POINTER TO KMC11 RECEIVER INTERRUPT SERVICE PS
524 002062 000000 KMTVEC: 0 ; POINTER TO KMC11 TRANSMITTER INTERRUPT VECTOR
525 002064 000000 KMTLVL: 0 ; POINTER TO KMC11 TRANSMITTER INTERRUPT SERVICE PS
526 002066 000000 KMCSR: 0 ; POINTER TO KMC11 CONTROL STATUS REGISTER
527 002070 000000 KMCSRH: 0 ; POINTER TO KMC11 CONTROL STATUS REGISTER HIGH BYTE.
528 002072 000000 KMCTL: 0 ; POINTER TO KMC11 CONTROL OUT REGISTER
529 002074 000000 KMP04: 0 ; POINTER TO KMC11 PORT REGISTER(SEL 4)
530 002076 000000 KMP06: 0 ; POINTER TO KMC11 PORT REGISTER(SEL 6)
531
532 ;TEMP STORAGE
533 -----
534
535 ;TEMP: 0
536 ;.=.+40
537
538 ;KMC11 STATUS TABLE AND ADDRESS ASSIGNMENTS
539 -----
540
541 . =2100
542 002100 002100 KM.MAP:
543 002100 000001 KMC00: .BLKW 1 ; CONTROL STATUS REGISTER FOR KMC11 NUMBER 00
544 002102 000001 KMS100: .BLKW 1 ; VECTOR FOR KMC11 NUMBER 00
545 002104 000001 KMS200: .BLKW 1 ; DDCMP LINE# FOR KMC11 NUMBER 00
546 002106 000001 KMS300: .BLKW 1 ; 3RD STATUS WORD
547
548 002110 000001 KMC01: .BLKW 1 ; CONTROL STATUS REGISTER FOR KMC11 NUMBER 01
549 002112 000001 KMS101: .BLKW 1 ; VECTOR FOR KMC11 NUMBER 01
550 002114 000001 KMS201: .BLKW 1 ; DDCMP LINE# FOR KMC11 NUMBER 01
551 002116 000001 KMS301: .BLKW 1 ; 3RD STATUS WORD
552
553 002120 000001 KMC02: .BLKW 1 ; CONTROL STATUS REGISTER FOR KMC11 NUMBER 02
554 002122 000001 KMS102: .BLKW 1 ; VECTOR FOR KMC11 NUMBER 02
555 002124 000001 KMS202: .BLKW 1 ; DDCMP LINE# FOR KMC11 NUMBER 02
556 002126 000001 KMS302: .BLKW 1 ; 3RD STATUS WORD
557
558 002130 000001 KMC03: .BLKW 1 ; CONTROL STATUS REGISTER FOR KMC11 NUMBER 03
559 002132 000001 KMS103: .BLKW 1 ; VECTOR FOR KMC11 NUMBER 03
560 002134 000001 KMS203: .BLKW 1 ; DDCMP LINE# FOR KMC11 NUMBER 03
561 002136 000001 KMS303: .BLKW 1 ; 3RD STATUS WORD
562
563 002140 000001 KMC04: .BLKW 1 ; CONTROL STATUS REGISTER FOR KMC11 NUMBER 04
564 002142 000001 KMS104: .BLKW 1 ; VECTOR FOR KMC11 NUMBER 04
565 002144 000001 KMS204: .BLKW 1 ; DDCMP LINE# FOR KMC11 NUMBER 04
566 002146 000001 KMS304: .BLKW 1 ; 3RD STATUS WORD
    
```

567					
568	002150	000001	KMCR05: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 05
569	002152	000001	KMS105: .BLKW	1	;VECTOR FOR KMC11 NUMBER 05
570	002154	000001	KMS205: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 05
571	002156	000001	KMS305: .BLKW	1	;3RD STATUS WORD
572					
573	002160	000001	KMCR06: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 06
574	002162	000001	KMS106: .BLKW	1	;VECTOR FOR KMC11 NUMBER 06
575	002164	000001	KMS206: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 06
576	002166	000001	KMS306: .BLKW	1	;3RD STATUS WORD
577					
578	002170	000001	KMCR07: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 07
579	002172	000001	KMS107: .BLKW	1	;VECTOR FOR KMC11 NUMBER 07
580	002174	000001	KMS207: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 07
581	002176	000001	KMS307: .BLKW	1	;3RD STATUS WORD
582					
583	002200	000001	KMCR10: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 10
584	002202	000001	KMS110: .BLKW	1	;VECTOR FOR KMC11 NUMBER 10
585	002204	000001	KMS210: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 10
586	002206	000001	KMS310: .BLKW	1	;3RD STATUS WORD
587					
588	002210	000001	KMCR11: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 11
589	002212	000001	KMS111: .BLKW	1	;VECTOR FOR KMC11 NUMBER 11
590	002214	000001	KMS211: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 11
591	002216	000001	KMS311: .BLKW	1	;3RD STATUS WORD
592					
593	002220	000001	KMCR12: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 12
594	002222	000001	KMS112: .BLKW	1	;VECTOR FOR KMC11 NUMBER 12
595	002224	000001	KMS212: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 12
596	002226	000001	KMS312: .BLKW	1	;3RD STATUS WORD
597					
598	002230	000001	KMCR13: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 13
599	002232	000001	KMS113: .BLKW	1	;VECTOR FOR KMC11 NUMBER 13
600	002234	000001	KMS213: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 13
601	002236	000001	KMS313: .BLKW	1	;3RD STATUS WORD
602					
603	002240	000001	KMCR14: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 14
604	002242	000001	KMS114: .BLKW	1	;VECTOR FOR KMC11 NUMBER 14
605	002244	000001	KMS214: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 14
606	002246	000001	KMS314: .BLKW	1	;3RD STATUS WORD
607					
608	002250	000001	KMCR15: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 15
609	002252	000001	KMS115: .BLKW	1	;VECTOR FOR KMC11 NUMBER 15
610	002254	000001	KMS215: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 15
611	002256	000001	KMS315: .BLKW	1	;3RD STATUS WORD
612					
613	002260	000001	KMCR16: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 16
614	002262	000001	KMS116: .BLKW	1	;VECTOR FOR KMC11 NUMBER 16
615	002264	000001	KMS216: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 16
616	002266	000001	KMS316: .BLKW	1	;3RD STATUS WORD
617					
618	002270	000001	KMCR17: .BLKW	1	;CONTROL STATUS REGISTER FOR KMC11 NUMBER 17
619	002272	000001	KMS117: .BLKW	1	;VECTOR FOR KMC11 NUMBER 17
620	002274	000001	KMS217: .BLKW	1	;DDCMP LINE# FOR KMC11 NUMBER 17
621	002276	000001	KMS317: .BLKW	1	;3RD STATUS WORD
622					

J03

PAGE: 0035

DZKCE MACY11 27(1006) 01-JUN-77 10:03 PAGE 14
DZKCE.P11 12-MAY-77 12:23 APT PARAMETER BLOCK
623 002300 000000 KM.END: 000000

```

624
625 ;KMC11 PASS COUNT AND ERROR COUNT TABLE
626 ;-----
627
628 CNT MAP:
629 002302 000000 PACT00: 0 ;PASS COUNT FOR KMC11 NUMBER 00
630 002304 000000 ERCT00: 0 ;ERROR COUNT FOR KMC11 NUMBER 00
631
632 002306 000000 PACT01: 0 ;PASS COUNT FOR KMC11 NUMBER 01
633 002310 000000 ERCT01: 0 ;ERROR COUNT FOR KMC11 NUMBER 01
634
635 002312 000000 PACT02: 0 ;PASS COUNT FOR KMC11 NUMBER 02
636 002314 000000 ERCT02: 0 ;ERROR COUNT FOR KMC11 NUMBER 02
637
638 002316 000000 PACT03: 0 ;PASS COUNT FOR KMC11 NUMBER 03
639 002320 000000 ERCT03: 0 ;ERROR COUNT FOR KMC11 NUMBER 03
640
641 002322 000000 PACT04: 0 ;PASS COUNT FOR KMC11 NUMBER 04
642 002324 000000 ERCT04: 0 ;ERROR COUNT FOR KMC11 NUMBER 04
643
644 002326 000000 PACT05: 0 ;PASS COUNT FOR KMC11 NUMBER 05
645 002330 000000 ERCT05: 0 ;ERROR COUNT FOR KMC11 NUMBER 05
646
647 002332 000000 PACT06: 0 ;PASS COUNT FOR KMC11 NUMBER 06
648 002334 000000 ERCT06: 0 ;ERROR COUNT FOR KMC11 NUMBER 06
649
650 002336 000000 PACT07: 0 ;PASS COUNT FOR KMC11 NUMBER 07
651 002340 000000 ERCT07: 0 ;ERROR COUNT FOR KMC11 NUMBER 07
652
653 002342 000000 PACT10: 0 ;PASS COUNT FOR KMC11 NUMBER 10
654 002344 000000 ERCT10: 0 ;ERROR COUNT FOR KMC11 NUMBER 10
655
656 002346 000000 PACT11: 0 ;PASS COUNT FOR KMC11 NUMBER 11
657 002350 000000 ERCT11: 0 ;ERROR COUNT FOR KMC11 NUMBER 11
658
659 002352 000000 PACT12: 0 ;PASS COUNT FOR KMC11 NUMBER 12
660 002354 000000 ERCT12: 0 ;ERROR COUNT FOR KMC11 NUMBER 12
661
662 002356 000000 PACT13: 0 ;PASS COUNT FOR KMC11 NUMBER 13
663 002360 000000 ERCT13: 0 ;ERROR COUNT FOR KMC11 NUMBER 13
664
665 002362 000000 PACT14: 0 ;PASS COUNT FOR KMC11 NUMBER 14
666 002364 000000 ERCT14: 0 ;ERROR COUNT FOR KMC11 NUMBER 14
667
668 002366 000000 PACT15: 0 ;PASS COUNT FOR KMC11 NUMBER 15
669 002370 000000 ERCT15: 0 ;ERROR COUNT FOR KMC11 NUMBER 15
670
671 002372 000000 PACT16: 0 ;PASS COUNT FOR KMC11 NUMBER 16
672 002374 000000 ERCT16: 0 ;ERROR COUNT FOR KMC11 NUMBER 16
673
674 002376 000000 PACT17: 0 ;PASS COUNT FOR KMC11 NUMBER 17
675 002400 000000 ERCT17: 0 ;ERROR COUNT FOR KMC11 NUMBER 17
676

```

677
678
679
680
681
682

FORMAT OF STATUS TABLE

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	CSR
I	C	O	N	T	R	O	L	R	E	G	I	S	T	E	R	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	*	I	*	I	*	I	*	I	*	I	*	I	*	I	*	STAT1
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	*	I	B	I	M	I	I	A	D	I	D	*	I	*	I	STAT2
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	STAT3
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	

DEFINITION OF FORMAT

- CSR: CONTAINS KMC11 CSR ADDRESS
- STAT1: BITS 00-08 IS KMC11 VECTOR ADDRESS
 BIT14=1 ??? TURNAROUND CONNECTOR IS ON
 BIT14=0 NO TURNAROUND CONNECTOR
 BIT13=0 LINE UNIT IS AN M8201
 BIT13=1 LINE UNIT IS AN M8202
 BIT12=1 NO LINE UNIT
 BITS 09-11 IS KMC11 BR PRIORITY LEVEL
- STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
 HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)
- STAT3: BIT0=1 DO FREE RUNNING TESTS ON KMC
 (MUST BE SET TO A ONE MANUALLY [PROGRAMS G AND H ONLY])

PROGRAM INITIALIZATION AND START UP.

```

731
732
733
734
735
736
737
738
739 002402 012737 000340 177776 .START: MOV #340,PS ;LOCK OUT INTERRUPTS
740 002410 012706 001200 MOV #STACK,SP ;SET UP STACK
741 002414 012737 007126 000024 MOV #SPMRDN,2#24 ;SET UP POWER FAIL VECTOR
742 002422 013737 001472 001476 MOV KMINUM,SAVNUM ;SAVE NUMBER OF DEVICES IN SYSTEM.
743 002430 005037 011416 CLR SWFLG ;CLEAR SOFT TIMEOUT FLAG
744 002434 105037 001203 CLRB SERFLG ;CLEAR ERROR FLAG
745 002440 105037 001511 CLRB QV.FLG ;ZERO QUICK VERIFY FLAG
746 002444 012737 002070 001502 MOV #KM.MAP-10,CREAM ;GET MAP POINTER.
747 002452 012737 002276 001504 MOV #CNT.MAP-4,MILK ;GET PASS COUNT MAP POINTER
748 002460 012737 100000 001500 MOV #BIT15,RUN ;POINT POINTER TO FIRST DEVICE.
749 002466 012700 002302 MOV #CNT.MAP,RO ;PASS COUNT POINTER TO RO
750 002472 005020 23$: CLR (RO)+ ;CLEAR TABLE
751 002474 022700 002402 CMP #CNT.MAP+100,RO ;DONE YET?
752 002500 001374 BNE 23$ ;KEEP GOING
753 002502 005037 001216 CLR SERRPC ;CLEAR LAST ERROR POINTER
754 002506 012737 000001 001202 MOV #1,STSTNM ;SET UP FOR TEST 1
755 002514 012737 002402 001206 MOV #.START,SLPADR ;SET UP FOR POWER FAIL BEFORE
756 ;TESTING STARTS
757 002522 132737 000001 001336 BITB #1,SENV ;IS IT RUNNING UNDER APT?
758 002530 001404 BEQ 3$ ;IF NOT CHECK FOR TYPE OF SWITCH REGISTER.
759 002532 013737 001340 000176 MOV #SSWREG,SWREG ;LOAD SOFTWARE SWITCH REG.
760 002540 000123 BR 6$+2 ;GO SET UP SOFTWARE SWITCH REG.
761 002542 013746 000006 3$: MOV 2#6,-(SP) ;SAVE CURRENT VECTORS
762 002546 013746 000004 MOV 2#4,-(SP)
763 002552 012737 002606 000004 MOV #6$,2#4 ;SET UP FOR TIMEOUT
764 002560 012737 177570 001240 MOV #177570,SWR ;SET SWR TO HARD SWR ADDRESS
765 002566 012737 177570 001242 MOV #177570,DISPLAY ;SET DISPLAY TO HARD SWR ADDRESS
766 002574 022777 177777 176436 CMP #-1,2#SWR ;REFERENCE HARDWARE SWITCH REGISTER
767 002602 001402 BEQ 6$+2 ;IF = -1 USE SOFT SWR ANYWAY
768 002604 000407 BR 7$ ;IF IT EXISTS AND NOT = -1 USE HARD SWR
769 002606 022626 6$: CMP (SP)+,(SP)+ ;ADJUST STACK
770 002610 012737 000176 001240 MOV #SWREG,SWR ;POINTER TO SOFT SWR
771 002616 012737 000174 001242 MOV #DISPREG,DISPLAY ;POINTER TO SOFT DISPLAY REG
772 002624 012637 000004 7$: MOV (SP)+,2#4 ;RESTORE VECTORS
773 002630 012637 000006 MOV (SP)+,2#6
774 002634 105737 001506 TSTB INIFLG ;HAS INITIALIZATION BEEN PERFORMED
775 002640 001006 BNE 20$ ;BR IF YES
776 002642 022737 004070 000042 CMP #SENDAD,2#42 ;IF ACT-11 AUTOMATIC MODE, DON'T TYPE ID
777 002650 001402 BEQ 20$
778 002652 104401 001000 TYPE #MTITLE ;TYPE TITLE MESSAGE
779 002656 004737 011212 20$: JSR #PC,CKSWR ;CHECK FOR SOFT SWR
780 002662 017737 176352 001446 MOV #2#SWR,STRTSW ;STORE STARTING SWITCHES
781 002670 005737 000042 TST 2#42 ;IS IT RUNNING IN AUTO MODE?
782 002674 001402 BEQ .+6 ;BR IF NO
783 002676 005037 001446 CLRB STRTSW ;IF YES, CLEAR SWITCHES
784 002702 032737 000001 001446 BIT #SW00,STRTSW ;IF SW00=1, QUESTIONS ARE ASKED.
785 002710 001012 BNE 17$ ;BR IF SW00=1
786 002712 105737 001446 TSTB STRTSW ;BIT7=1??
    
```

PROGRAM INITIALIZATION AND START UP.

```

787 002716 100007          BPL      17$          ;BR IF SW07=0
788 002720 005737 001470  TST      KMACTV      ;ARE ANY DEVICES SELECTED?
789 002724 001027          BNE      16$          ;BR IF YES
790 002726 104401 010731  TYPE,   NOACT         ;NO DEVICES SELECTED.
791 002732 000000          HALT                    ;STOP THE SHOW
792 002734 000776          BR       -2           ;DISQUALIFY CONTINUE SWITCH
793 002736 105737 001336  17$:   TSTB     $ENV      ;IS IT UNDER APT DUMP MODE?
794 002742 001405          BEQ      27$          ;YES, CHECK IF APT SIZED IT?
795 002744 132737 000001 001336  BITB     $1,$ENV      ;IS IT UNDER O,V OR RUN MODE?
796 002752 001012          BNE     30$          ;YES, NEEDS ONLY APT SIZING.
797 002754 000406          BR       33$          ;NO, NEEDS REGULAR AUTO.SIZE.
798 002756 105737 001337  27$:   TSTB     $ENVM     ;IS IT SIZED BY APT?
799 002762 100406          BMI     30$          ;YES, NEEDS ONLY APT SIZING.
800 002764 042737 000001 001446  BIC     $SW00,STRTSW ;SIZE ONLY IN AUTO MODE.
801 002772 004737 012110  33$:   JSR      PC,AUTO.SIZE ;GO DO THE AUTO.SIZE.
802 002776 000402          BR       16$          ;GO PRINT THE MAP.
803 003000 004737 013510  30$:   JSR      PC,APT.SIZE ;GO DO THE APT SIZING.
804 003004 105737 001506  16$:   TSTB     INIFLG     ;FIRST TIME?
805 003010 001410          BEQ      21$          ;BR IF YES
806 003012 105737 001446          TSTB     STRTSW      ;IF USING SAME PARAMETERS DONT TYPE MAP
807 003016 100431          BMI     1$           ;
808 003020 032737 000006 001446  BIT     $BIT1!BIT2,STRTSW ;IS TEST NO. OR LOCK SELECTED
809 003026 001403          BEQ      24$          ;IF NO THEN TYPE STATUS
810 003030 000424          BR       1$           ;IF YES DO NOT TYPE STATUS
811 003032 105137 001506  21$:   COMB     INIFLG     ;SET FLAG
812 003036 104401 010077  24$:   TYPE     ,XHEAD    ;TYPE HEADER
813 003042 012704 002100          MOV     $KM,MAP,R4   ;SET POINTER
814 003046 010437 001276  5$:   MOV     R4,$TMP0     ;SET ADDRESS
815 003052 012437 001300          MOV     (R4)+,$TMP1  ;SET CSR
816 003056 001411          BEQ      1$           ;ALL DONE IF ZERO
817 003060 012437 001302          MOV     (R4)+,$TMP2  ;SET STAT1
818 003064 012437 001304          MOV     (R4)+,$TMP3  ;SET STAT2
819 003070 012437 001306          MOV     (R4)+,$TMP4  ;SET STAT3
820 003074 104416          CONVRT                    ;TYPE OUT STATUS MAP
821 003076 011060          XSTATQ                    ;
822 003100 000762          BR       5$           ;
823 003102 012700 002100  1$:   MOV     $KM,MAP,R0   ;R0 POINTS TO STATUS TABLE
824
825 ;*****
826 ;*AUTO SIZE TEST
827 ;*THIS TEST VERIFYS THAT THE KMC11S AND/OR KMC11S ARE AT THE CORRECT FLOATING
828 ;*ADDRESSES FOR YOUR SYSTEM. IF THIS TEST FAILS, IT IS NOT A HARDWARE ERROR.
829 ;*CHECK THE ADDRESSES OF ALL FLOATING DEVICES (DJ,DH,DQ,DU,DUP,LK,DMC,DZ,KMC).
830 ;*IF THERE ARE NO OTHER FLOATING DEVICES BEFORE THE KMC11, THE FIRST
831 ;* KMC11 IS 760110. NO DEVICE SHOULD EVER BE AT
832 ;*ADDRESS 760000.
833 ;*****
834
835 003106 013746 000004          MOV     $4,-(SP)      ;SAVE LOC 4
836 003112 013746 000006          MOV     $6,-(SP)      ;SAVE LOC 6
837 003116 005037 000006          CLR     $6           ;CLEAR VEC+2
838 003122 005037 001302          CLR     $TMP2        ;CLEAR FLAG
839 003126 011037 002066  AUSTRT: MOV     (R0),KMCSR   ;GET NEXT KMC CSR
840 003132 001510          BEQ     AUDONE       ;BR IF DONE
841 003134 012737 003240 000004  2$:   MOV     $NODEV,$4    ;SET UP FOR TIMEOUT
842 003142 012703 000010  3$:   MOV     $10,R3       ;R3 IS COUNT OF DEVICES BEFORE KMC
    
```

PROGRAM INITIALIZATION AND START UP.

843	003146	012702	003342	4S:	MOV	DEV TAB,R2	:R2 IS DEVICE TABLE POINTER
844	003152	012701	160010		MOV	160010,R1	:START WITH ADDRESS 160010
845	003156	005711		FLOAT:	TST	(R1)	:CHECK ADDRESS IN R1
846	003160	111204			MOV B	(R2),R4	:IF NO TIMEOUT, GET NEXT ADDRESS
847	003162	060401			ADD	R4,R1	:IN R1
848	003164	005201			INC	R1	
849	003166	040401			BIC	R4,R1	
850	003170	005703			TST	R3	:ANY MORE DEVICES TO CHECK FOR?
851	003172	001371			BNE	FLOAT	:BR IF YES
852	003174	012737	003244 000004		MOV	ERR,204	:OK ONLY KMC'S ARE LEFT, SET UP FOR TIMEOUT
853	003202	005711		FY:	TST	(R1)	:CHECK KMC ADDRESS
854	003204	020137	002066		CMP	R1,KMCSR	:DOES IT MATCH
855	003210	001403			BEQ	OK	:BR IF YES
856	003212	062701	000010		ADD	10,R1	:GET NEXT KMC ADDRESS
857	003216	000771			BR	FY	:DO IT AGAIN
858	003220	062700	000010	OK:	ADD	10,R0	:SKIP TO NEXT KMC CSR
859	003224	062701	000010		ADD	10,R1	:GET NEXT KMC ADDRESS
860	003230	011037	002066		MOV	(R0),KMCSR	:GET NEXT KMC CSR
861	003234	001447			BEQ	AUDONE	:BRANCH IF ALL DONE.
862	003236	000761			BR	FY	:DO IT AGAIN.
863	003240	122243		NODEV:	CMP B	(R2)+,-(R3)	:ON TIMEOUT, INC R2, DEC R3
864	003242	000002			RTI		:SLPADR
865	003244	005737	001302	ERR:	TST	STMP2	:CHECK FLAG IF = 0 TYPE HEADER
866	003250	001014			BNE	1S	:SKIP HEADER
867	003252	104401			TYPE		:TYPEOUT HEADER MESSAGE
868	003254	010762			CONERR		:CONFIGURATION ERROR!!!!
869	003256	012737	003244 001460		MOV	ERR,SAVPC	:SAVE PC FOR TYPEOUT
870	003264	104417			CNVRT		:TYPE OUT ERROR PC
871	003266	003322			ERRPC		
872	003270	104401			TYPE		:TYPE REST OF HEADER
873	003272	011027			CNERR		
874	003274	012737	177777 001302	1S:	MOV	1-1,STMP2	:SET FLAG SO IT ONLY GETS TYPED ONCE
875	003302	010137	001264		MOV	R1,\$REG1	:SAVE R1 FOR TYPEOUT
876	003306	104416			CONVRT		
877	003310	003330			CONTAB		:TYPE CSR VALUES
878	003312	104401		3S:	TYPE		
879	003314	011050			KMCM		
880	003316	022626		4S:	CMP	(SP)+,(SP)+	:ADJUST STACK
881	003320	000737			BR	OK	:BR TO GET OUT
882	003322	000001		ERRPC:	1		
883	003324	006	002		.BYTE	6,2	
884	003326	001460			SAVPC		
885	003330	000002		CONTAB:	2		
886	003332	006	004		.BYTE	6,4	
887	003334	001264			\$REG1		
888	003336	006	002		.BYTE	6,2	
889	003340	002066			KMCSR		
890	003342	007		DEV TAB:	.BYTE	7	:DJ
891	003343	017			.BYTE	17	:DH
892	003344	007			.BYTE	7	:DQ
893	003345	007			.BYTE	7	:DU
894	003346	007			.BYTE	7	:DUP
895	003347	007			.BYTE	7	:LK
896	003350	007			.PYTE	7	:DMC
897	003351	007			.BYTE	7	:DZ
898	003352	007			.BYTE	7	:KMC

PROGRAM INITIALIZATION AND START UP.

899		003354				.EVEN			
900	003354					AUDONE:			
901	003354	012637	000006			1\$:	MOV	(SP)+,2#6	:RESTORE LOC 6
902	003360	012637	000004				MOV	(SP)+,2#4	:RESTORE LOC 4
903	003364	032737	000010	001446			BIT	#SM03,STRTSM	:SELECT SPECIFIC DEVICES??
904	003372	001422					BEQ	3\$:BR IF NO.
905	003374	104401	010017				TYPE	MNEW	:TYPE THE MESSAGE.
906	003400	005000					CLR	RO	:ZERO DATA LIGHTS
907	003402	000000					HALT		:WAIT FOR USER TO TELL WHAT DEVICES TO RUN
908	003404	027737	175630	001474			CMP	2\$SR,SAVACT	:IS THE NUMBER VALID?
909	003412	101404					BLOS	2\$:BR IF NUMBER IS OK.
910	003414	104401	007672				TYPE	,MERR3	:TELL USER OF INVALID NUMBER.
911	003420	000000					HALT		:STOP EVERY THING.
912	003422	000776					BR	.-2	:RESTART THE PROGRAM AGAIN.
913	003424	017737	175610	001470	2\$:		MOV	2\$SR,KMACTV	:GET NEW DEVICE PATTERN
914	003432	013700	001470				MOV	KMACTV,RO	:SHOW THE USER WHAT HE SELECTED.
915	003436	000000					HALT		:CONTINUE DYNAMIC SWITCHES.
916	003440	012700	000300		3\$:		MOV	#300,RO	:PREPARE TO CLEAR THE FLOATING
917	003444	012701	000302				MOV	#302,R1	:VECTOR AREA. 300-776
918	003450	010120			4\$:		MOV	R1,(R0)+	:START PUTTING "PC+2 - HALT"
919	003452	005021					CLR	(R1)+	:IN VECTOR AREA.
920	003454	022021					CMP	(R0)+,(R1)+	:POP POINTERS
921	003456	022700	001000				CMP	#1000,RO	:ALL DONE??
922	003462	001372					BNE	4\$:BR IF NO.
923									
924									
925									
926									
927	003464	012706	001200			.BEGIN:	MOV	#STACK,SP	:SET UP STACK
928	003470	013746	000006				MOV	2#6,-(SP)	:SAVE LOC 6
929	003474	013746	000004				MOV	2#4,-(SP)	:SAVE LOC 4
930	003500	005000					CLR	RO	:START AT 0
931	003502	012737	003546	000004			MOV	2\$S,2#4	:SET UP FOR TIME OUT
932	003510	005037	000006				CLR	2#6	:TO AUTOSIZE MEMORY
933	003514	005720			6\$:		TST	(R0)+	:CHECK ADDRESS IN RO
934	003516	022700	157776				CMP	#157776,RO	:IS IT AT LEAST 28K
935	003522	001374					BNE	6\$:BR IF NO
936	003524	162700	007776				SUB	#7776,RO	:SAVE 2K FOR MONITORS
937	003530	010037	001466		7\$:		MOV	RO,MEALIM	:STORE MEMORY LIMIT
938	003534	012637	000004				MOV	(SP)+,2#4	:RESTORE LOC 4
939	003540	012637	000006				MOV	(SP)+,2#6	:RESTORE LOC 6
940	003544	000413					BR	10\$:CONTINUE
941	003546	022626			2\$:		CMP	(SP)+,(SP)+	:ADJUST STACK
942	003550	162700	000004				SUB	#4,RO	:GET LAST GOOD ADDRESS
943	003554	162700	007776				SUB	#7776,RO	:SAVE 2K FOR MONITORS
944	003560	022700	030000				CMP	#30000,RO	:IS IT 8K?
945	003564	001361					BNE	7\$:BR IF NO
946	003566	012700	037400				MOV	#37400,RO	:IF 8K DON'T SAVE 2K
947	003572	000756					BR	7\$	
948	003574	012737	000340	177776	10\$:		MOV	#340,PS	:LOCK OUT INTERRUPTS
949	003602	032737	000004	001446			BIT	#BIT2,STRTSM	:CHECK FOR LOCK ON TEST
950	003610	001406					BEQ	1\$:BR IF NO LOCK DESIRED.
951	003612	104401	007716				TYPE	MLOCK	:TYPE LOCK SELECTED.
952	003616	012737	000240	004146			MOV	#NOP,TTST	:SET UP TO LOCK
953	003624	000403					BR	3\$:CONTINUE ALONG.
954	003626	013737	004360	004146	1\$:		MOV	BRW,TTST	:PREPARE NORMAL SCOPE ROUTINE

:TEST START AND RESTART

PROGRAM INITIALIZATION AND START UP.

```
955 003634 012737 011460 001206 3$: MOV @CYCLE,$LPADR ; START AT "CYCLE" FIND WHICH DEVICE TO TEST
956 003642 032737 000002 001446 4$: BIT @SW01,STRTSW ; IS TEST NO. SELECTED?
957 003650 001002          5$: BNE 5$ ; BR IF YES
958 003652 104401 007642          TYPE MR ; TYPE R
959 003656 000177 175324 5$: JMP @SLPADR ; START TESTING
```

960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015

003662
003662 000005
003664 005237 001324
003670 105037 001203
003674 104401 007620
003700 104401 007745
003704 104417 004104
003710 104401 007753
003714 104417 004112
003720 104401 007761
003724 104417 004120
003730 104401 007772
003734 104417 004126
003740 013700 001504
003744 013720 001324
003750 013720 001212
003754 013777 002060 176074
003762 005077 176072
003766 013777 002064 176066
003774 005077 176064
004000 005337 001476
004004 001035
004006 112737 000377 001511
004014 013737 001472 001476
004022 005037 001216
004026 005037 001310
004032 005237 001324
004036 042737 100000 001324
004044 005327
004046 000001
004050 003013
004052 012737
004054 000001
004056 004046
004060 013700 000042
004064 001405
004066 000005
004070 004710
004072 000240
004074 000240
004076 000240
004100
004100 000137

:END OF PASS
:TYPE NAME OF TEST
:UPDATE PASS COUNT
:CHECK FOR EXIT TO ACT-11
:RESTART TEST

.SBTTL END OF PASS ROUTINE

:*****
:INCREMENT THE PASS NUMBER (\$PASS)
:IF THERES A MONITOR GO TO IT
:IF THERE ISN'T JUMP TO CYCLE

SEOP:
RESET
INC \$PASS ; INCREMENT THE PASS COUNT
CLRB SERFLG ; CLEAR ERROR FLAG
TYPE ,MEPASS ; TYPE END PASS.
TYPE ,MCSR ; TYPE "CSR"
CNVRT ,XCSR ; SHOW IT.
TYPE ,MVECX ; TYPE VECTOR.
CNVRT ,XVEC ; SHOW IT.
TYPE ,MPASSX ; TYPE " PASSES "
CNVRT ,XPASS ; SHOW IT.
TYPE ,MERRX ; TYPE " ERRORS "
CNVRT ,XERR ; SHOW IT.
MOV MILK,RO ; SET POINTER TO PASSCNT.
MOV \$PASS,(RO)+ ; SAVE THE PASS COUNT.
MOV SERTTL,(RO)+ ; SAVE ERROR COUNT
MOV KMRVL,AKMRVEC ; RESTORE THE RECEIVER INTERRUPT VECTOR.
CLR AKMRVL ; RESTORE RECEIVER LEVEL
MOV KMTLVL,AKMTVEC ; RESTORE THE TRANSMIT INTERRUPT VECTOR.
CLR AKMTLVL ; RESTORE TRANSMITTER LEVEL
DEC SAVNUM ; ALL DEVICE TESTED?
BNE SDOAGN ; BRANCH IF NO.
MOVB #377,QV.FLG ; SET QUICK VERIFY FLAG.
MOV KNUM,SAVNUM ; RESTORE DEVICE COUNT.
CLR SERRPC ; CLEAR LAST ERROR PC
CLR \$TIMES ; ZERO THE NUMBER OF ITERATIONS
INC \$PASS ; INCREMENT THE PASS NUMBER
BIC #100000,\$PASS ; DON'T ALLOW A NEG. NUMBER
DEC (PC)+ ; LOOP?
SEOPCT: .WORD 1 ; YES
BGT SDOAGN ; RESTORE COUNTER
MOV (PC)+,A(PC)+
SENDCT: .WORD 1
SEOPCT
\$GET42: MOV A#42,RO ; GET MONITOR ADDRESS
BEQ SDOAGN ; BRANCH IF NO MONITOR
RESET ; CLEAR THE WORLD
SENDAD: JSR PC,(RO) ; GO TO MONITOR
NOP ; SAVE ROOM
NOP ; FOR
NOP ; ACT11
SDOAGN: JMP A(PC)+ ; RETURN

END OF PASS ROUTINE

1016	004102	011460	
1017	004104	000001	
1018	004106	006	002
1019	004110	002066	
1020	004112	000001	
1021	004114	004	002
1022	004116	002056	
1023	004120	000001	
1024	004122	006	002
1025	004124	001324	
1026	004126	000001	
1027	004130	006	002
1028	004132	001212	

```

$RTNAD: .WORD   CYCLE
XCSR:   1
        .BYTE   6,2
        KMCSR
XVEC:   1
        .BYTE   4,2
        KMRVEC
XPASS:  1
        .BYTE   6,2
        $PASS
XERR:   1
        .BYTE   6,2
        $ERTTL

```

;SCOPE LOOP AND INTERATION HANDLER
;-----

.SBTTL SCOPE HANDLER ROUTINE

1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044

```

;*****
;THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
;AND LOAD THE TEST NUMBER($TSTNM) INTO THE DISPLAY REG.(DISPLAY<7:0>)
;AND LOAD THE ERROR FLAG ($ERFLG) INTO DISPLAY<15:08>
;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
;SW14=1      LOOP ON TEST
;SW11=1      INHIBIT ITERATIONS
;CALL
;*          SCOPE          ;;SCOPE=IOT

```

1045	004134		
1046	004134	005037	001216
1047	004140	023716	013734
1048	004144	001413	
1049	004146	000406	
1050	004150	105777	175070
1051	004154	100067	
1052	004156	017766	175064 177776
1053	004164	032777	040000 175046
1054	004172	001060	
1055			
1056	004174	000416	
1057			
1058	004176	013746	000004
1059	004202	012737	004222 000004
1060	004210	005737	177060
1061	004214	012637	000004
1062	004220	000436	
1063	004222	022626	
1064	004224	012637	000004
1065	004230	000441	
1066	004232		
1067	004232	105737	001203
1068	004236	001404	
1069	004240	105037	001203
1070	004244	005037	001310
1071	004250	032777	004000 174762

```

$SCOPE: CLR      $ERRPC          ; CLEAR LAST ERROR PC
        CMP      TST1+2,(SP)    ; IS THIS TEST #1 ?
        BEQ      $XTSTR        ; IF SO DON'T LOOP.
TTST:   BR      1$            ;
        TSTB    @STKS          ; KEYBOARD DONE ?
        BPL     $OVER         ; IF NO DONT WAIT.
        MOV     @STKB,-2(SP)
1$:     BIT     @BIT14,@SWR    ; LOOP ON PRESENT TEST?
        BNE     $OVER         ; YES IF SW14=1
;*****START OF CODE FOR THE XOR TESTER*****
$XTSTR: BR      6$
        MOV     @ERRVEC,-(SP)  ; IF RUNNING ON THE "XOR" TESTER CHANGE
        MOV     @SS,@ERRVEC   ; THIS INSTRUCTION TO A "NOP" (NOP=240)
        TST     @177060       ; SAVE THE CONTENTS OF THE ERROR VECTOR
        MOV     (SP)+,@ERRVEC ; SET FOR TIMEOUT
        BR      $SVLAD        ; TIME OUT ON XOR?
        CMP     (SP)+,(SP)+   ; RESTORE THE ERROR VECTOR
        MOV     (SP)+,@ERRVEC ; GO TO THE NEXT TEST
        BR      $OVER        ; CLEAR THE STACK AFTER A TIME OUT
5$:     MOV     (SP)+,@ERRVEC ; RESTORE THE ERROR VECTOR
        BR      $OVER        ; LOOP ON THE PRESENT TEST
6$:; *****END OF CODE FOR THE XOR TESTER*****
2$:     TSTB    $ERFLG        ; HAS AN ERROR OCCURRED?
        BEQ     3$           ; BR IF NO
4$:     CLRB    $ERFLG       ; ZERO THE ERROR FLAG
        CLR     $TIMES       ; CLEAR THE NUMBER OF ITERATIONS TO MAKE
3$:     BIT     @BIT11,@SWR   ; INHIBIT ITERATIONS?

```



```

1128 004434 122737 000001 001336      CMPB  #APTENV,SENV      ;; RUNNING IN APT MODE
1129 004442 001011                    BNE   62$              ;; NO GO CHECK FOR APT CONSOLE
1130 004444 132737 000100 001337      BITB  #APTSPOOL,SENV  ;; SPOOL MESSAGE TO APT
1131 004452 001405                    BEQ   62$              ;; NO GO CHECK FOR CONSOLE
1132 004454 010037 004464          MOV   RD,61$          ;; SETUP MESSAGE ADDRESS FOR APT
1133 004460 004737 004704          JSR   PC,$ATY3        ;; SPOOL MESSAGE TO APT
1134 004464 000000                    JSR   0                ;; MESSAGE ADDRESS
1135 004466 132737 000040 001337      BITB  #APTCSUP,SENV  ;; APT CONSOLE SUPPRESSED
1136 004474 001003                    BNE   60$              ;; YES, SKIP TYPE OUT
1137 004476 112046                    MOVB  (RD)+,-(SP)     ;; PUSH CHARACTER TO BE TYPED ONTO STACK
1138 004500 001005                    BNE   4$                ;; BR IF IT ISN'T THE TERMINATOR
1139 004502 005726                    TST   (SP)+           ;; IF TERMINATOR POP IT OFF THE STACK
1140 004504 012600                    MOV   (SP)+,RD        ;; RESTORE RD
1141 004506 062716 000002          ADD   #2,(SP)         ;; ADJUST RETURN PC
1142 004512 000002                    RTI                      ;; RETURN
1143 004514 122716 000011          CMPB  #HT,(SP)        ;; BRANCH IF <HT>
1144 004520 001430                    BEQ   8$                ;;
1145 004522 122716 000200          CMPB  #CRLF,(SP)     ;; BRANCH IF NOT <CRLF>
1146 004526 001006                    BNE   5$                ;;
1147 004530 005726                    TST   (SP)+           ;; POP <CR><LF> EQUIV
1148 004532 104401                    TYPE                      ;; TYPE A CR AND LF
1149 004534 001313                    SCRLF                      ;;
1150 004536 105037 004672          CLRB  $CHARCNT        ;; CLEAR CHARACTER COUNT
1151 004542 000755                    BR   2$                ;; GET NEXT CHARACTER
1152 004544 004737 004626          JSR   PC,$TYPEPC      ;; GO TYPE THIS CHARACTER
1153 004550 123726 001256          CMPB  $FILLC,(SP)+   ;; IS IT TIME FOR FILLER CHARS.?
1154 004554 001350                    BNE   2$                ;; IF NO GO GET NEXT CHAR.
1155 004556 013746 001254          MOV   $NULL,-(SP)    ;; GET # OF FILLER CHARS. NEEDED
1156                                     AND   $NULL,          ;; AND THE NULL CHAR.
1157 004562 105366 000001          DECB  1(SP)           ;; DOES A NULL NEED TO BE TYPED?
1158 004566 002770                    BLT   6$                ;; BR IF NO--GO POP THE NULL OFF OF STACK
1159 004570 004737 004626          JSR   PC,$TYPEPC      ;; GO TYPE A NULL
1160 004574 105337 004672          DECB  $CHARCNT        ;; DO NOT COUNT AS A COUNT
1161 004600 000770                    BR   7$                ;; LOOP
1162
1163                                     ;HORIZONTAL TAB PROCESSOR
1164
1165 004602 112716 000040          8$:  MOVB  #' ,(SP)    ;; REPLACE TAB WITH SPACE
1166 004606 004737 004626          9$:  JSR   PC,$TYPEPC  ;; TYPE A SPACE
1167 004612 132737 000007 004672      BITB  #7,$CHARCNT    ;; BRANCH IF NOT AT
1168 004620 001372                    BNE   9$                ;; TAB STOP
1169 004622 005726                    TST   (SP)+           ;; POP SPACE OFF STACK
1170 004624 000724                    BR   2$                ;; GET NEXT CHARACTER
1171 004626 105777 174416          $TYPEPC: TSTB  $STPS     ;; WAIT UNTIL PRINTER IS READY
1172 004632 100375                    BPL   $TYPEPC
1173 004634 116677 000002 174410      MOVB  2(SP), $STPB    ;; LOAD CHAR TO BE TYPED INTO DATA REG.
1174 004642 122766 000015 000002      CMPB  #CR,2(SP)      ;; IS CHARACTER A CARRIAGE RETURN?
1175 004650 001003                    BNE   1$                ;; BRANCH IF NO
1176 004652 105037 004672          CLRB  $CHARCNT        ;; YES--CLEAR CHARACTER COUNT
1177 004656 000406                    BR   $TYPEPC          ;; EXIT
1178 004660 122766 000012 000002 1$:  CMPB  #LF,2(SP)     ;; IS CHARACTER A LINE FEED?
1179 004666 001402                    BEQ   $TYPEPC        ;; BRANCH IF YES
1180 004670 105227                    INCB  (PC)+           ;; COUNT THE CHARACTER
1181 004672 000000          $CHARCNT: .WORD 0    ;; CHARACTER COUNT STORAGE
1182 004674 000207          $TYPEPC: RTS PC
1183
    
```

APT COMMUNICATIONS ROUTINE

.SBTTL APT COMMUNICATIONS ROUTINE

```

1184
1185
1186
1187 004676 112737 000001 005142 $ATY1:  MOV  #1,$FFLG      ;; TO REPORT FATAL ERROR
1188 004704 112737 000001 005140 $ATY3:  MOV  #1,$MFLG      ;; TO TYPE A MESSAGE
1189 004712 000403
1190 004714 112737 000001 005142 $ATY4:  MOV  #1,$FFLG      ;; TO ONLY REPORT FATAL ERROR
1191 004722
1192 004722 010046
1193 004724 010146
1194 004726 105737 005140
1195 004732 001450
1196 004734 122737 000001 001336
1197 004742 001031
1198 004744 132737 000100 001337
1199 004752 001425
1200 004754 017600 000004
1201 004760 062766 000002 000004
1202 004766 005737 001316
1203 004772 001375
1204 004774 010037 001332
1205 005000 105720
1206 005002 001376
1207 005004 163700 001332
1208 005010 006200
1209 005012 010037 001334
1210 005016 012737 000004 001316
1211 005024 000413
1212 005026 017637 000004 005052
1213 005034 062766 000002 000004
1214 005042 013746 177776
1215 005046 004737 004414
1216 005052 000000
1217 005054
1218 005054 105737 005142
1219 005060 001416
1220 005062 005737 001336
1221 005066 001413
1222 005070 005737 001316
1223 005074 001375
1224 005076 017637 000004 001320
1225 005104 062766 000002 000004
1226 005112 005237 001316
1227 005116 105037 005142
1228 005122 105037 005141
1229 005126 105037 005140
1230 005132 012601
1231 005134 012600
1232 005136 000207
1233 005140 000
1234 005141 000
1235 005142 000
1236 005144
1237 000200
1238 000001
1239 000100

*****
$ATY1:  MOV  #1,$FFLG      ;; TO REPORT FATAL ERROR
$ATY3:  MOV  #1,$MFLG      ;; TO TYPE A MESSAGE
BR      $ATYC
$ATY4:  MOV  #1,$FFLG      ;; TO ONLY REPORT FATAL ERROR
$ATYC:
MOV     RO,-(SP)          ;; PUSH RO ON STACK
MOV     R1,-(SP)          ;; PUSH R1 ON STACK
TSTB   $MFLG             ;; SHOULD TYPE A MESSAGE?
BEQ     $S                ;; IF NOT: BR
CMPB   #APTENV,$ENV      ;; OPERATING UNDER APT?
BNE     $S                ;; IF NOT: BR
BITB   #APTSPool,$ENVM   ;; SHOULD SPOOL MESSAGES?
BEQ     $S                ;; IF NOT: BR
MOV     #4(SP),RO        ;; GET MESSAGE ADDR.
ADD     #2,4(SP)          ;; BUMP RETURN ADDR.
TST    $MSGTYPE          ;; SEE IF DONE W/ LAST XMISSION?
BNE     $S                ;; IF NOT: WAIT
MOV     RO,$MSGAD        ;; PUT ADDR IN MAILBOX
TSTB   (RO)+             ;; FIND END OF MESSAGE
BNE     $S
SUB     $MSGAD,RO        ;; SUB START OF MESSAGE
ASR     RO                ;; GET MESSAGE LGTH IN WORDS
MOV     RO,$MSGLG        ;; PUT LENGTH IN MAILBOX
MOV     #4,$MSGTYPE      ;; TELL APT TO TAKE MSG.
BR      $S
MOV     #4(SP),4$        ;; PUT MSG ADDR IN JSR LINKAGE
ADD     #2,4(SP)          ;; BUMP RETURN ADDRESS
MOV     177776,-(SP)     ;; PUSH 177776 ON STACK
JSR     PC,$TYPE         ;; CALL TYPE MACRO
4$:    .WORD 0
5$:
10$:   TSTB   $FFLG        ;; SHOULD REPORT FATAL ERROR?
BEQ     $S                ;; IF NOT: BR
TST     $ENV              ;; RUNNING UNDER APT?
BEQ     $S                ;; IF NOT: BR
TST     $MSGTYPE          ;; FINISHED LAST MESSAGE?
BNE     $S                ;; IF NOT: WAIT
MOV     #4(SP),$FATAL     ;; GET ERROR #
ADD     #2,4(SP)          ;; BUMP RETURN ADDR.
INC     $MSGTYPE          ;; TELL APT TO TAKE ERROR
12$:   CLRB   $FFLG        ;; CLEAR FATAL FLAG
CLRB   $LFLG             ;; CLEAR LOG FLAG
CLRB   $MFLG             ;; CLEAR MESSAGE FLAG
MOV     (SP)+,R1          ;; POP STACK INTO R1
MOV     (SP)+,RO          ;; POP STACK INTO RO
RTS     PC                ;; RETURN
SMFLG: .BYTE 0           ;; MESSG. FLAG
SLFLG: .BYTE 0           ;; LOG FLAG
SFFLG: .BYTE 0           ;; FATAL FLAG
.EVEN
APTSIZE=200
APTENV=001
APTSPool=100

```


TTY INPUT ROUTINE

```

1296 005314 005716          TST      (SP)          ;; IS THIS THE FIRST RUBOUT?
1297 005316 001007          BNE     6S           ;; BR IF NO
1298 005320 112737 000134 J05516  MOVB   #' \,9S      ;; TYPE A BACK SLASH
1299 005326 104401 005516          TYPE   9S
1300 005332 012716 177777          MOV    -1,(SP)      ;; SET THE RUBOUT KEY
1301 005336 005303          DEC    R3           ;; BACKUP BY ONE
1302 005340 020327 005520          CMP    R3,#STTYIN  ;; STACK EMPTY?
1303 005344 103434          BLO    4S           ;; BR IF YES
1304 005346 111337 005516          MOVB   (R3),9S     ;; SETUP TO TYPEOUT THE DELETED CHAR.
1305 005352 104401 005516          TYPE   9S         ;; GO TYPE
1306 005356 000746          BR     2S           ;; GO READ ANOTHER CHAR.
1307 005360 005716          TST    (SP)        ;; RUBOUT KEY SET?
1308 005362 001406          BEQ    7S           ;; BR IF NO
1309 005364 112737 000134 005516  MOVB   #' \,9S      ;; TYPE A BACK SLASH
1310 005372 104401 005516          TYPE   9S
1311 005376 005016          CLR    (SP)        ;; CLEAR THE RUBOUT KEY
1312 005400 122713 000025          CMPB   #25,(R3)    ;; IS CHARACTER A CTRL U?
1313 005404 001003          BNE    8S           ;; BR IF NO
1314 005406 104401 005527          TYPE   ,SCNTLU     ;; TYPE A CONTROL "U"
1315 005412 000726          BR     1S           ;; GO START OVER
1316 005414 122713 000022          CMPB   #22,(R3)    ;; IS CHARACTER A "↑R"?
1317 005420 001011          BNE    3S           ;; BRANCH IF NO
1318 005422 105013          CLRB   (R3)        ;; CLEAR THE CHARACTER
1319 005424 104401 001313          TYPE   ,SCRLF     ;; TYPE A "CR" & "LF"
1320 005430 104401 005520          TYPE   ,STTYIN    ;; TYPE THE INPUT STRING
1321 005434 000717          BR     2S           ;; GO PICKUP ANOTHER CHARACTER
1322 005436 104401 001312          TYPE   ,QUES      ;; TYPE A '?'
1323 005442 000712          BR     1S           ;; CLEAR THE BUFFER AND LOOP
1324 005444 111337 005516          MOVB   (R3),9S     ;; ECHO THE CHARACTER
1325 005450 104401 005516          TYPE   9S
1326 005454 122723 000015          CMPB   #15,(R3)+   ;; CHECK FOR RETURN
1327 005460 001305          BNE    2S           ;; LOOP IF NOT RETURN
1328 005462 105063 177777          CLRB   -1(R3)     ;; CLEAR RETURN (THE 15)
1329 005466 104401 001314          TYPE   ,SLF       ;; TYPE A LINE FEED
1330 005472 005726          TST    (SP)+      ;; CLEAN RUBOUT KEY FROM THE STACK
1331 005474 012603          MOV    (SP)+,R3    ;; RESTORE R3
1332 005476 011646          MOV    (SP),-(SP)  ;; ADJUST THE STACK AND PUT ADDRESS OF THE
1333 005500 016666 000004 000002  MOV    4(SP),2(SP)  ;; FIRST ASCII CHARACTER ON IT
1334 005506 012766 005520 000004  MOV    #STTYIN,4(SP)
1335 005514 000002          RTI
1336 005516 000          9S:  .BYTE 0          ;; RETURN
1337 005517 000          .BYTE 0          ;; STORAGE FOR ASCII CHAR. TO TYPE
1338 005520 000007          .BLKB 7          ;; TERMINATOR
1339 005527 136 006525 000012  SCNTLU: .ASCIZ /↑U/<15><12>  ;; RESERVE 7 BYTES FOR TTY INPUT
1340 005534 043536 005015 000  SCNTLG: .ASCIZ /↑G/<15><12>  ;; CONTROL "U"
1341 005541 015 051412 051127  SMSMR:  .ASCIZ <15><12>/SMR = /  ;; CONTROL "G"
1342 005546 036440 000040          SMNEW: .ASCIZ / NEW = /
1343 005552 020040 042516 020127  .EVEN
1344 005560 020075 000          .SBTTL READ AN OCTAL NUMBER FROM THE TTY
1345
1346
1347
1348 *****
1349 *THIS ROUTINE WILL READ AN OCTAL (ASCII) NUMBER FROM THE TTY AND
1350 *CHANGE IT TO BINARY.
1351 *THE INPUT CHARACTERS WILL BE CHECKED TO INSURED THEY ARE LEGAL

```

READ AN OCTAL NUMBER FROM THE TTY

```

1352 ;*OCTAL DIGITS. IF AN ILLEGAL CHARACTER IS READ A "?" WILL BE TYPED
1353 ;*FOLLOWED BY A CARRIAGE RETURN-LINE FEED. THE COMPLETE NUMBER MUST
1354 ;*THEN BE RETYPED. THE INPUT IS TERMINATED BY TYPING A CARRIAGE RETURN.
1355 ;*CALL:
1356 ;*      RDOCT          ;; READ AN OCTAL NUMBER
1357 ;*      RETURN HERE   ;; LOW ORDER BITS ARE ON TOP OF THE STACK
1358 ;*                   ;; HIGH ORDER BITS ARE IN $HIOCT
1359
1360 005564 011646          $RDOCT: MOV      (SP), -(SP)      ;; PROVIDE SPACE FOR THE
1361 005566 016666 000004 000002 MOV      4(SP), 2(SP)      ;; INPUT NUMBER
1362 005574 010046          MOV      RO, -(SP)      ;; PUSH RO ON STACK
1363 005576 010146          MOV      R1, -(SP)      ;; PUSH R1 ON STACK
1364 005600 010246          MOV      R2, -(SP)      ;; PUSH R2 ON STACK
1365 005602 104403          1$:  RDLIN          ;; READ AN ASCII LINE
1366 005604 012600          MOV      (SP)+, RO      ;; GET ADDRESS OF 1ST CHARACTER
1367 005606 010037 005712 MOV      RO, 5$          ;; AND SAVE IT
1368 005612 005001          CLR      R1          ;; CLEAR DATA WORD
1369 005614 005002          CLR      R2
1370 005616 112046          2$:  MOVVB     (RO)+, -(SP)      ;; PICKUP THIS CHARACTER
1371 005620 001420          BEQ      3$          ;; IF ZERO GET OUT
1372 005622 122716 000060 CMPB     #'0, (SP)      ;; MAKE SURE THIS CHARACTER
1373 005626 003026          BGT      4$          ;; IS AN OCTAL DIGIT
1374 005630 122716 000067 CMPB     #'7, (SP)
1375 005634 002423          BLT      4$
1376 005636 006301          ASL     R1          ;; *2
1377 005640 006102          ROL     R2          ;; *4
1378 005642 006301          ASL     R1          ;; *4
1379 005644 006102          ROL     R2          ;; *8
1380 005646 006301          ASL     R1          ;; *8
1381 005650 006102          ROL     R2
1382 005652 042716 177770 BIC     #'C7, (SP)      ;; STRIP THE ASCII JUNK
1383 005656 062601          ADD     (SP)+, R1      ;; ADD IN THIS DIGIT
1384 005660 000756          BR      2$          ;; LOOP
1385 005662 005726          3$:  TST     (SP)+      ;; CLEAN TERMINATOR FROM STACK
1386 005664 010166 000012 MOV      R1, 12(SP)      ;; SAVE THE RESULT
1387 005670 010237 005722 MOV      R2, $HIOCT
1388 005674 012602          MOV     (SP)+, R2      ;; POP STACK INTO R2
1389 005676 012601          MOV     (SP)+, R1      ;; POP STACK INTO R1
1390 005700 012600          MOV     (SP)+, RO      ;; POP STACK INTO RO
1391 005702 000002          RTI          ;; RETURN
1392 005704 005726          4$:  TST     (SP)+      ;; CLEAN PARTIAL FROM STACK
1393 005706 105010          CLRB   (RO)          ;; SET A TERMINATOR
1394 005710 104401          TYPE          ;; TYPE UP THRU THE BAD CHAR.
1395 005712 000000          5$:  .WORD   0
1396 005714 104401 001312 TYPE     $QUES          ;; "?" "CR" & "LF"
1397 005720 000730          BR      1$          ;; TRY AGAIN
1398 005722 000000          $HIOCT: .WORD  0      ;; HIGH ORDER BITS GO HERE
1399
1400 ;-----
1401 ; INPUT OCTAL NUMBER ROUTINE
1402 ;-----
1403 005724 010546          $INPUT: MOV     R5, -(SP)      ;; SAVE REGISTER R5.
1404 005726 016605 000002 MOV     2(SP), R5      ;; GET FIRST PARAMETER ADDRESS.
1405 005732 012537 005770 MOV     (R5)+, WHAT     ;; GET MESSAGE ADDRESS.
1406 005736 012537 006050 MOV     (R5)+, LOLIM    ;; GET LOW LIMIT FOR THE #
1407 005742 012537 006052 MOV     (R5)+, HILIM    ;; GET HIGH LIMIT FOR THE #.
    
```

READ AN OCTAL NUMBER FROM THE TTY

```

1408 005746 012537 006054      MOV      (R5)+,WHERE      ; GET ADDRESS OF INBUFFER
1409 005752 112537 006056      MOVB     (R5)+,LOBITS     ; GET LOWMASK BITS.
1410 005758 112537 006057      MOVB     (R5)+,ADRCNT     ; GET # OF #'S TO BE GENERATED.
1411 005762 010566 000002      MOV      R5,2(SP)        ; SAVE THE RETURN ADDRESS.
1412 005766 104401                INLP1:  TYPE              ; TYPE THE MESSAGE.
1413 005770 000000                WHAT:   .WORD            0
1414 005772 104404                RDOCT   .WORD            0
1415 005774 021637 006052      CMP      (SP),HILIM      ; READ OCTAL # FROM KEYBOARD.
1416 006000 003003                BGT     2$               ; IS IT IN HIGH LIMIT?
1417 006002 021637 006050      CMP      (SP),LOLIM      ; BRANCH IF NO.
1418 006006 002005                BGE     3$               ; IS IT MORE THAN LOW LIMIT.
1419 006010 104401 001312      2$:     TYPE              ; BRANCH IF YES.
1420 006014 104401 001313      TYPE     ,SQUES          ; TYPE "? "
1421 006020 000762                TYPE     ,SCRLF          ; TYPE <CR>,<LF>
1422 006022 013705 006054      BR       INLP1
1423 006026 011625      3$:     MOV      WHERE,R5    ; GET BUFFER ADDRESS.
1424 006030 062716 000002      4$:     MOV      (SP),(R5)+ ; SAVE THE # IN RIGHT PLACE.
1425 006034 105337 006057      ADD     #2,(SP)          ; NEXT SEQUENTIAL NUMBER.
1426 006040 001372                DEC8    ADRCNT           ; COUNT BY 1.
1427 006042 005726                BNE     4$              ; BRANCH IF NOT DONE.
1428 006044 012605                TST     (SP)+           ; POP THE STACK POINTER.
1429 006046 000002                MOV     (SP)+,R5        ; POP THE REG.5
1430 006050 000000                RTI
1431 006052 000000      LOLIM: .WORD            0
1432 006054 000000      HILIM: .WORD            0
1433 006056      000      WHERE: .WORD            0
1434 006057      000      LOBITS: .BYTE           0
1435                ADRCNT: .BYTE           0
1436                ; ADVANCE TO NEXT TEST HANDLER
1437                ;-----
1438                .ADVANCE: MOV     NEXT,(SP)      ; CRUNCH STACK WITH ADDRESS OF SCOPE CALL
1439 006060 013716 001442      CLR     LOCK             ; RESET TIGHT LOOP ADDRESS
1440 006064 005037 001444      RTI                    ; CHECK TO SEE IF OLD TEST GETS REPEATED
1441 006070 000002
1442                ; SAVE PC OF TEST THAT FAILED AND R0-R5
1443                ;-----
1444                .SAV05: MOV     4(SP),SAVPC    ; SAVE R7 (PC)
1445                ; SAVE R0-R5
1446 006072 016637 000004 001460      SAV05: MOV     R5,$REG5   ; SAVE R5
1447                ; SAVE R4
1448                MOV     R4,$REG4
1449                ; SAVE R3
1450 006100 010537 001274      MOV     R3,$REG3
1451 006104 010437 001272      MOV     R2,$REG2
1452 006110 010337 001270      MOV     R1,$REG1
1453 006114 010237 001266      MOV     R0,$REG0
1454 006120 010137 001264      RTI                    ; LEAVE.
1455 006124 010037 001262
1456 006130 000002
1457                ; RESTORE R0-R5
1458                .RES05: MOV     $REG0,R0    ; RESTORE R0
1459                MOV     $REG1,R1    ; RESTORE R1
1460 006132 013700 001262      MOV     $REG2,R2    ; RESTORE R2
1461 006136 013701 001264      MOV     $REG3,R3    ; RESTORE R3
1462 006142 013702 001266
1463 006146 013703 001270
    
```

READ AN OCTAL NUMBER FROM THE TTY

```

1464 006152 013704 001272      MOV      $REG4,R4      ;RESTORE R4
1465 006156 013705 001274      MOV      $REG5,R5      ;RESTORE R5
1466 006162 000002                      RTI                      ;LEAVE
1467
1468      ;
1469      ;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER
1470      ;-----
1471 006164 104401 001313      .CONVR: TYPE          $CRLF
1472 006170 010046      .CNVRT: MOV          R0,-(SP)
1473 006172 010146      MOV          R1,-(SP)
1474 006174 010346      MOV          R3,-(SP)
1475 006176 010446      MOV          R4,-(SP)
1476 006200 010546      MOV          R5,-(SP)
1477 006202 017601 000012      MOV          @12(SP),R1
1478 006206 062766 000002 000012      ADD          #2,12(SP)
1479 006214 012137 006406      MOV          (R1)+,WRDCNT
1480 006220 112137 006410      1$:  MOVB         (R1)+,CHRCNT
1481 006224 112137 006411      MOVB         (R1)+,SPACNT
1482 006230 013137 006412      MOV          @2(R1)+,BINWRD
1483 006234 122737 000003 006410      CMPB         #3,CHRCNT
1484 006242 001003                      BNE          2$
1485 006244 042737 177400 006412      BIC          #177400,BINWRD
1486 006252 013704 006412      2$:  MOV          BINWRD,R4
1487 006256 113705 006410      MOVB         CHRCNT,R5
1488 006262 012700 011106      MOV          #TEMP,R0
1489 006266 010403      3$:  MOV          R4,R3
1490 006270 042703 177770      BIC          #177770,R3
1491 006274 062703 000060      ADD          #060,R3
1492 006300 110320      MOVB         R3,(R0)+
1493 006302 000241      CLC
1494 006304 006004      ROR          R4
1495 006306 000241      CLC
1496 006310 006004      ROR          R4
1497 006312 000241      CLC
1498 006314 006004      ROR          R4
1499 006316 005305      DEC          R5
1500 006320 001362      BNE          3$
1501 006322 012703 011150      MOV          #MDATA,R3
1502 006326 114023      4$:  MOVB         -(R0),(R3)+
1503 006330 105337 006410      DECB        CHRCNT
1504 006334 001374      BNE          4$
1505 006336 105737 006411      TSTB        SPACNT
1506 006342 001405      BEQ          6$
1507 006344 112723 000040      5$:  MOVB         #040,(R3)+
1508 006350 105337 006411      DECB        SPACNT
1509 006354 001373      BNE          5$
1510 006356 105013      6$:  CLRB        (R3)
1511 006360 104401 011150      TYPE        ,MDATA
1512 006364 005337 006406      DEC          WRDCNT
1513 006370 001313      BNE          1$
1514 006372 012605      MOV          (SP)+,R5
1515 006374 012604      MOV          (SP)+,R4
1516 006376 012603      MOV          (SP)+,R3
1517 006400 012601      MOV          (SP)+,R1
1518 006402 012600      MOV          (SP)+,R0
1519 006404 000002      RTI

```

READ AN OCTAL NUMBER FROM THE TTY

1520 006406 000000
 1521 006410 000000
 1522 006411 006411
 1523 006412 000000

WRDCNT: 0
 CHRCNT: 0
 SPACNT=CHRCNT+1
 BINWRD: 0

: TRAP DISPATCH SERVICE
 : ARGUMENT OF TRAP IS EXTRACTED
 : AND USED AS OFFSET TO OBTAIN POINTER
 : TO SELECTED SUBROUTINE

.SBTTL TRAP DECODER

 : THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION
 : AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
 : OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
 : GO TO THAT ROUTINE.

1538
 1539 006414 010046
 1540 006416 016600 000002
 1541 006422 005740
 1542 006424 111000
 1543 006426 006300
 1544 006430 016000 006450
 1545 006434 000200

STRAP: MOV RO, -(SP) ;: SAVE RO
 MOV 2(SP), RO ;: GET TRAP ADDRESS
 TST -(RO) ;: BACKUP BY 2
 MOVB (RO), RO ;: GET RIGHT BYTE OF TRAP
 ASL RO ;: POSITION FOR INDEXING
 MOV \$TRPAD(RO), RO ;: INDEX TO TABLE
 RTS RO ;: GO TO ROUTINE

;; THIS IS USE TO HANDLE THE "GETPRI" MACRO

1548
 1549
 1550 006436 011646
 1551 006440 016666 000004 000002
 1552 006446 000002

STRAP2: MOV (SP), -(SP) ;: MOVE THE PC DOWN
 MOV 4(SP), 2(SP) ;: MOVE THE PSW DOWN
 RTI ;: RESTORE THE PSW

.SBTTL TRAP TABLE

: THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
 : BY THE "TRAP" INSTRUCTION.

1553
 1554
 1555
 1556
 1557
 1558
 1559
 1560
 1561 006450 006436
 1562 006452 004414
 1563
 1564
 1565 006454 005144
 1566 006456 005264
 1567 006460 005564
 1568 006462 004364
 1569 006464 006072
 1570 006466 006132
 1571 006470 007362
 1572 006472 007332
 1573 006474 007400
 1574 006476 007446
 1575 006500 007512

```

: ROUTINE
: -----
$TRPAD: .WORD $STRAP2
: .TYPE ;: CALL=TYPE TRAP+1(104401) TTY TIMEOUT ROUTINE

SRDCHR ;: CALL=RDCHR TRAP+2(104402) TTY TYPEIN CHARACTER ROUTINE
SRDLIN ;: CALL=RDLIN TRAP+3(104403) TTY TYPEIN STRING ROUTINE
SRDOCT ;: CALL=RODOCT TRAP+4(104404) READ AN OCTAL NUMBER FROM TTY
.SCOPI ;: CALL=SCOP1 TRAP+5(104405) CALL TO LOOP ON CURRENT DATA HANDLER
.SAVOS ;: CALL=SAVOS TRAP+6(104406) CALL TO REGISTER SAVE ROUTINE
.RESOS ;: CALL=RESOS TRAP+7(104407) CALL TO REGISTER RESTORE ROUTINE
.MSTCLR ;: CALL=MSTCLR TRAP+10(104410) CALL TO ISSUE A MASTER CLEAR
.DELAY ;: CALL=DELAY TRAP+11(104411) CALL TO DELAY
.ROMCLK ;: CALL=ROMCLK TRAP+12(104412) CALL TO CLOCK ROM ONCE
.DATACLK ;: CALL=DATACLK TRAP+13(104413) CALL TO CLOCK DATA
.TIMER ;: CALL=TIMER TRAP+14(104414) CALL TO DELAY A CLOCK TICK
    
```

1576 006502 005724
1577 006504 006164
1578 006506 006170
1579 006510 006060
1580
1581
1582
1583
1584
1585
1586 006512 004737 011212
1587 006516 032777 010000 172514
1588 006524 001406
1589 006526 105777 172516
1590 006532 100003
1591 006534 112777 000207 172510
1592 006542 032777 020000 172470
1593 006550 001107
1594 006552 021637 001216
1595 006556 001404
1596 006560 011637 001216
1597 006564 105037 001203
1598 006570 104406
1599 006572 011605
1600 006574 162705 000002
1601 006600 011504
1602 006602 110437 001214
1603 006606 006304
1604 006610 061504
1605 006612 006304
1606 006614 042704 177001
1607 006620 062704 001512
1608 006624 012437 006740
1609 006630 012437 006752
1610 006634 011437 006764
1611 006640 105737 001203
1612 006644 001403
1613 006646 005737 006764
1614 006652 001040
1615 006654 104401 001313
1616 006660 104401 001313
1617 006664 005737 001444
1618 006670 001402
1619 006672 104401 010015
1620 006676 104401 010003
1621 006702 104417 007120
1622 006706 104401 010072
1623 006712 104417 007112
1624 006716 104401 001313
1625 006722 112737 177777 001203
1626 006730 005737 006740
1627 006734 001402
1628 006736 104401
1629 006740 000000
1630 006742
1631 006742 005737 006752

SINPUT ;;CALL=INPUT TRAP+15(104415) CALL TO OCTAL # INPUT ROUTINE
.CONVRT ;;CALL=CONVRT TRAP+16(104416) CALL TO
.CNVRT ;;CALL=CNVRT TRAP+17(104417) CALL TO
.ADVANCE ;;CALL=ADVANCE TRAP+20(104420) CALL TO ADVANCE TO NEXT TEST

:*****
:ERROR HANDLER
:-----

ERROR: JSR PC,CKSWR ;CHECK FOR SOFT SWR
BIT #SW12,#SWR ;BELL ON ERROR?
BEQ XBX ;BR IF NO BELL
TSTB #STPS ;TTY READY.
BPL XBX ;DON'T WAIT IF TTY NOT READY.
MOVB #207,#STPB ;PUSH A BELL AT THE TTY.
XBX: BIT #SW13,#SWR ;DELETE ERROR PRINT OUT?
BNE HALTS ;BR IF NO PRINT OUT WANTED.
CMP (SP),SERRPC ;WAS THIS ERROR FOUND LAST TIME?
BEQ IS ;BR IF YES
MOV (SP),SERRPC ;RECORD BEING HERE
CLRB SERFLG ;PREPARE HEADER
IS: SAVOS ;SAVE ALL PROC REGISTERS
MOV (SP),R5 ;GET THE PC OF ERROR
SUB #2,R5 ;GET ADDRESS OF TRAP CALL
MOV (R5),R4 ;GET ERROR INSTRUCTION
MOVB R4,#ITEMB ;COPY ERROR # FOR APT HANDLING
ASL R4 ;MULT BY TWO
ADD (R5),R4 ;DOUBLE IT
ASL R4 ;MULT AGAIN
BIC #177001,R4 ;CLEAR JUNK
ADD #SERRTB,R4 ;GET POINTER
MOV (R4)+,ERRMSG ;GET ERROR MESSAGE
MOV (R4)+,DATAHD ;GET DATA HEADER
MOV (R4),DATABP ;GET DATA TABLE
TSTB SERFLG ;TYPE HEADREER
BEQ TYPMSG ;BR IF YES
TST DATABP ;DOES DATA TABLE EXIST?
BNE TYPDAT ;BR IF YES.
TYPMSG: TYPE ,SCLF
TYPE ,SCLF
TST LOCK
BEQ IS
IS: TYPE ,MASTEK
TYPE ,MTSTN
CNVRT ,XTSTN ;SHOW IT
TYPE ,MERRPC ;TYPE PC.
CNVRT ,ERTABO ;SHOW IT
TYPE ,SCLF ;GIVE A CR/LF
MOVB #-1,SERFLG ;NO MORE HEADER UNLESS NO DATA TABLE.
TST ERRMSG ;IS THERE AN ERROR MESSAGE?
BEQ WRKO.FM ;BR IF NO.
TYPE ;ERROR MESSAGE
ERRMSG: 0
WRKO.FM: TST DATAHD ;DATA HEADER?

```

1632 006746 001402 BEQ TYPDAT ; BR IF NO
1633 006750 104401 TYPE ; TYPE
1634 006752 000000 DATAHD: 0 ; DATA HEADER
1635 006754 005737 006764 TYPDAT: TST DATABP ; DATA TABLE?
1636 006760 001402 BEQ RESREG ; BR IF NO.
1637 006762 104416 CONVRT ; SHOW
1638 006764 000000 DATABP: 0 ; DATA TABLE
1639 006766 104407 RESREG: RESOS ; RESTORE PROC REGISTERS
1640 006770 122737 000001 001336 HALTS: CMPB #APTENV,SENV ; IS APT RUNNING?
1641 006776 001007 BNE 3$ ; SKIP APT CALL IF NOT.
1642 007000 113737 001214 007012 MOVB $ITEMB,6$ ; COPY ERROR #.
1643 007006 004737 004714 JSR PC,$ATY4 ; CALL APT SERVICES.
1644 007012 000000 6$: .WORD 0 ; ERROR # GOES HERE.
1645 007014 000777 9$: BR 9$ ; LOCK HERE.
1646 007016 022737 004070 000042 3$: CMP #SENDAD,2#42 ; IF ACT-11 AUTOMATIC MODE, HALT!!
1647 007024 001403 BEQ 1$ ;
1648 007026 005777 172206 TST 2SWR ; HALT ON ERROR?
1649 007032 100005 BPL EXITER ; BR IF NO HALT ON ERROR
1650 007034 010046 1$: PUSHRO ; SAVE RO
1651 007036 016600 000002 MOV 2(SP),RO ; SHOW ERROR PC IN DATA LIGHTS
1652 007042 000000 HALT ; HALT
1653 007044 012500 POPRO ; GET RO
1654 007046 005237 001212 EXITER: INC $ERTTL ; UPDATE ERROR COUNT
1655 007052 032777 000400 172160 BIT #SW08,2SWR ; GOTO TOP OF TEST?
1656 007060 001007 BNE 1$ ; BR IF YES
1657 007062 032777 002000 172150 BIT #SW10,2SWR ; GOTO NEXT TEST?
1658 007070 001407 BEQ 2$ ; BR IF NO
1659 007072 013737 001442 001206 MOV NEXT,$LPADR ; SET FOR NEXT TEST
1660 007100 012706 001200 1$: MOV #STACK,SP ; RESET SP
1661 007104 000177 172076 JMP 2$LPADR ; GOTO SPECIFIED TEST
1662 007110 000002 2$: RTI ; SLPADR
1663 007112 000001 ERTAB0: 1 ;
1664 007114 006 002 .BYTE 6,2 ;
1665 007116 001460 SAVPC ;
1666 007120 000001 XTSTN: 1 ;
1667 007122 003 002 .BYTE 3,2 ;
1668 007124 001202 $TSTNM ; ENTER HERE ON POWER FAILURE
1669 ;-----
1670 ;
1671 ;
1672 .SBTTL POWER DOWN AND UP ROUTINES
1673 ;
1674 ; *****
1675 ; POWER DOWN ROUTINE
1676 007126 012737 007316 000024 $PWRDN: MOV #SILLUP,2#PWRVEC ; SET FOR FAST UP
1677 007134 012737 000340 000026 MOV #340,2#PWRVEC+2 ; PRIO:7
1678 007142 010046 MOV RO,-(SP) ; PUSH RO ON STACK
1679 007144 010146 MOV R1,-(SP) ; PUSH R1 ON STACK
1680 007146 010246 MOV R2,-(SP) ; PUSH R2 ON STACK
1681 007150 010346 MOV R3,-(SP) ; PUSH R3 ON STACK
1682 007152 010446 MOV R4,-(SP) ; PUSH R4 ON STACK
1683 007154 010546 MOV R5,-(SP) ; PUSH R5 ON STACK
1684 007156 017746 172056 MOV 2SWR,-(SP) ; PUSH 2SWR ON STACK
1685 007162 010637 007322 MOV SP,$SAVR6 ; SAVE SP
1686 007166 012737 007200 000024 MOV #SPWRUP,2#PWRVEC ; SET UP VECTOR
1687 007174 000000 HALT ;

```

```

1688 007176 000776          BR      .-2          ;; HANG UP
1689
1690
1691          ;; *****
1692 007200 012737 007316 000024 $PWRUP: MOV      #SILLUP, @#PWRVEC ;; SET FOR FAST DOWN
1693 007206 013706 007322          MOV      $SAVR6, SP ;; GET SP
1694 007212 005037 007322          CLR      $SAVR6 ;; WAIT LOOP FOR THE TTY
1695 007216 005237 007322 1S:      INC      $SAVR6 ;; WAIT FOR THE INC
1696 007222 001375          BNE     1S ;; OF WORD
1697 007224 104401 007562          TYPE    ,MPFAIL
1698 007230 104417 007324          CNVRT   ,PFTAB
1699 007234 105037 001203          CLR     $ERFLG ;; CLEAR ERROR FLAG.
1700 007240 005037 001216          CLR     $ERRPC ;; CLEAR LAST ERROR PC
1701 007244 013701 002066          MOV     KMCSR, R1 ;; RESTORE DEVICE ADDRESS.
1702 007250 005011          CLR     (R1) ;; CLEAR THE CSR.
1703 007252 104410
1704 007254 012677 171760          MOV     (SP)+, @SMR ;; POP STACK INTO @SMR
1705 007260 012605          MOV     (SP)+, R5 ;; POP STACK INTO R5
1706 007262 012604          MOV     (SP)+, R4 ;; POP STACK INTO R4
1707 007264 012603          MOV     (SP)+, R3 ;; POP STACK INTO R3
1708 007266 012602          MOV     (SP)+, R2 ;; POP STACK INTO R2
1709 007270 012601          MOV     (SP)+, R1 ;; POP STACK INTO R1
1710 007272 012600          MOV     (SP)+, R0 ;; POP STACK INTO R0
1711 007274 012737 007126 000024          MOV     #SPWRDN, @#PWRVEC ;; SET UP THE POWER DOWN VECTOR
1712 007302 012737 000340 000026          MOV     #340, @#PWRVEC+2 ;; PRIO:7
1713 007310 104401          TYPE    ,MPFAIL ;; REPORT THE POWER FAILURE
1714 007312 007562          SPWRMG: .WORD MPFAIL ;; POWER FAIL MESSAGE POINTER
1715 007314 000002          RTI
1716 007316 000000          $SILLUP: HALT ;; THE POWER UP SEQUENCE WAS STARTED
1717 007320 000776          BR      .-2 ;; BEFORE THE POWER DOWN WAS COMPLETE
1718 007322 000000          $SAVR6: 0 ;; PUT THE SP HERE
1719
1720 007324 000001          PFTAB: 1
1721 007326 003 002          .BYTE 3,2
1722 007330 001202          .STSTM
1723
1724 007332          .DELAY:
1725 007332 012777 000020 172534          MOV     #20, @KMP04
1726 007340 104412          ROMCLK 5304 ;; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1727 007342 121111          .21111 ;; POKE CLOCK DELAY BIT
1728 007344          1S:
1729 007344 104412          ROMCLK 5304 ;; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1730 007346 121224          121224 ;; PORT4+IBUS#11
1731 007350 032777 000020 172516          BIT     #BIT4, @KMP04 ;; IS CLOCK BIT SET?
1732 007356 001772          BEQ    1S ;; BR IF NO
1733 007360 000002          RTI
1734
1735 007362          .MSTCLR:
1736 007362 152777 000100 172500          BISB   #BIT6, @KMCSRH ;; SET MASTER CLEAR
1737 007370 142777 000300 172472          BICB   #BIT6!BIT7, @KMCSRH ;; CLEAR MASTER CLEAR AND RUN
1738 007376 000002          RTI ;; RETURN
1739
1740 007400          .ROMCLK:
1741 007400 152777 000002 172462          BISB   #BIT1, @KMCSRH ;; SET ROMI
1742 007406 013677 172464          MOV     @SP+, @KMP06 ;; LOAD INSTRUCTION IN SEL6
1743 007412 062746 000002          ADD     #2, -(SP) ;; ADJUST STACK

```

POWER DOWN AND UP ROUTINES

```

1744 007416 032777 000100 171614 BIT #SW06,ASWR ;HALT IF SW06 =1
1745 007424 001401 BEQ IS ;BR IF SW06 =0
1746 007426 000000 HALT ;HALT BEFORE CLOCKING INSTRUCTION
1747 007430 152777 000003 172432 1S: BISR #BIT1!BIT0,AKMCSRH ;CLOCK INSTRUCTION
1748 007436 142777 000007 172424 BICB #BIT2!BIT1!BIT0,AKMCSRH ;CLEAR ROMO, ROMI, STEP
1749 007444 000002 RTI

1750
1751 007446 .DATACLK:
1752 007446 013637 011106 MOV @ (SP)+,TEMP ;PUT TICK COUNT IN TEMP
1753 007452 062746 000002 ADD #2,-(SP) ;ADJUST STACK
1754 007456 152777 000020 172404 1S: BISR #BIT4,AKMCSRH ;SET STEP LU
1755 007464 027777 172376 172374 CMP AKMCSR,AKMCSR ;WASTE TIME
1756 007472 142777 000020 172370 BICB #BIT4,AKMCSRH ;CLEAR STEP LU
1757 007500 005337 011106 DEC TEMP ;DEC TICK COUNT
1758 007504 001364 BNE IS ;BR IF NOT DONE
1759 007506 000002 RTI ;RETURN
1760 007510 000001 3S: .BLKW 1

1761
1762 007512 .TIMER:
1763 007512 013637 011106 MOV @ (SP)+,TEMP ;MOVE COUNT TO TEMP
1764 007516 062746 000002 ADD #2,-(SP) ;ADJUST STACK
1765 007522 1S:
1766 007522 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1767 007524 021364 021364 ;PORT4+IBUS# REG11
1768 007526 032777 000002 172340 BIT #2,AKMP04 ;IS PGM CLOCK BIT CLEAR?
1769 007534 001772 BEQ IS ;BR IF YES
1770 007536 2S:
1771 007536 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1772 007540 021364 021364 ;PORT4+IBUS# REG11
1773 007542 032777 000002 172324 BIT #2,AKMP04 ;IS PGM CLOCK BIT SET?
1774 007550 001372 BNE 2S ;BR IF YES
1775 007552 005337 011106 DEC TEMP ;DEC COUNT
1776 007556 001361 BNE IS ;BR IF NOT DONE
1777 007560 000002 RTI ;RETURN
1778
1779 007562 050200 051127 043040 MPFAIL: .ASCIZ <200>/PWR FAILED. RESTART AT TEST /
(2) 007620 042600 042116 050040 MEPASS: .ASCIZ <200>/END PASS DZKCE /
(2) 007642 051200 000 MR: .ASCIZ <200>/R/
(2) 007645 200 047516 042040 MERR2: .ASCIZ <200>/NO DEVICES PRESENT./
(2) 007672 044600 051516 043125 MERR3: .ASCIZ <200>/INSUFFICIENT DATA!/
(2) 007716 046200 041517 020113 MLOCK: .ASCIZ <200>/LOCK ON SELECTED TEST/
(2) 007745 103 051123 020072 MCSR: .ASCIZ /CSR: /
(2) 007753 126 041505 020072 MVEC: .ASCIZ /VEC: /
(2) 007761 120 051501 042523 MPASSX: .ASCIZ /PASSES: /
(2) 007772 051105 047522 051522 MERRX: .ASCIZ /ERRORS: /
(2) 010003 124 051505 020124 MTSTN: .ASCIZ /TEST NO: /
(2) 010015 052 000 MASTEK: .ASCIZ /*/
(2) 010017 200 042523 020124 MNEW: .ASCIZ <200>/SET SWITCH REG TO KMC11'S DESIRED ACTIVE./
(2) 010072 041520 020072 000 MERRPC: .ASCIZ /PC: /
(2) 010077 200 020040 020040 XHEAD: .ASCII <200>/
(2) 010136 020200 020040 020040 .ASCII <200>/
(2) 010175 200 020040 041520 .ASCII <200>/ PC CSR STAT1 STAT2 STAT3/
(2) 010247 200 026455 026455 .ASCIZ <200>/-----/
(2) 010323 200 047510 020127 NUM: .ASCIZ <200>/HOW MANY KMC11'S TO BE TESTED?/
(2) 010363 200 051503 020122 CSR: .ASCIZ <200>/CSR ADDRESS?/
(2) 010401 200 042526 052103 VEC: .ASCIZ <200>/VECTOR ADDRESS?/
    
```

POWER DOWN AND UP ROUTINES

```

(2) 010422 041200 020122 051120 PRIO: .ASCIZ <200>/BR PRIORITY LEVEL? (4,5,6,7)?/
(2) 010461 200 044127 041511 MODU: .ASCIZ <200>/WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M8202 TYP
(2) 010573 200 053523 052111 LINE: .ASCIZ <200>/SWITCH PAC#1 (DCMP LINE #)?/
(2) 010631 200 053523 052111 BM: .ASCIZ <200>/SWITCH PAC#2 (BM873 BOOT ADD)?/
(2) 010671 200 051511 052040 CONN: .ASCIZ <200>/IS THE LOOP BACK CONNECTOR ON?/
(2) 010731 200 047516 042040 NOACT: .ASCIZ <200>/NO DEVICES ARE SELECTED/
(2) 010762 100200 046513 030503 CONERR: .ASCIZ <200><200>/KMC11 AT NONSTANDARD ADDRESS PC: /
(2) 011027 200 054105 042520 CNERR: .ASCIZ <200>/EXPECTED FOUND/
(2) 011050 024040 046513 024503 KMC1: .ASCIZ / (KMC) /
(2) .EVEN
(2) 011060 000005 XSTATQ: 5
1780 011062 006 003 .BYTE 6,3
1781 011064 001276 $TMP0
1782 011066 006 003 .BYTE 6,3
1783 011070 001300 $TMP1
1784 011072 006 003 .BYTE 6,3
1785 011074 001302 $TMP2
1786 011076 006 003 .BYTE 6,3
1787 011100 001304 $TMP3
1788 011102 006 002 .BYTE 6,2
1789 011104 001306 $TMP4
1790 .EVEN
1791 ;BUFFERS FOR INPUT-OUTPUT
1792
1793
1794 011106 000000 TEMP: 0
1795 011150 .=. +40
1796 011150 000000 MDATA: 0
1797 011212 .=. +40
1798
1799
1800 ;ROUTINE USED TO CHANGE SOFTWARE SWITCH
1801 ;REGISTER USING THE CONSOLE TERMINAL
1802 -----
1803
1804 011212 022737 000176 001240 CKSWR: CMP #SMREG, SWR ;IS THE SOFT SWR BEING USED?
1805 011220 001075 BNE CKSWR5 ;BR IF NO
1806 011222 132737 000001 001336 BITB #1, SENV ; IS IT RUNNING UNDER APT?
1807 011230 001071 BNE CKSWR5 ; EXIT IF YES.
1808 011232 022777 000007 170006 CMP #7, $STKB ;WAS CTRL G TYPED? (7 BIT ASCII)
1809 011240 001404 BEQ 1$ ;BR IF YES
1810 011242 022777 000207 167776 CMP #207, $STKB ;WAS CTRL G TYPED? (8 BIT ASCII)
1811 011250 001061 BNE CKSWR5 ;BR IF NO
1812 011252 010246 1$: MOV R2, -(SP) ;STORE R2
1813 011254 010346 MOV R3, -(SP) ;STORE R3
1814 011256 010446 MOV R4, -(SP) ;STORE R4
1815 011260 012737 177777 011416 MOV #-1, SWFLG ;SET SOFT TYPE OUT FLAG
1816 011266 005002 CKSWR1: CLR R2 ;CLEAR NEW SWR CONTENTS
1817 011270 012704 177777 MOV #-1, R4 ;SET FLAG TO ALL ONES
1818 011274 104401 005541 TYPE ,SMSWR ;TYPE "SMR="
1819 011300 104417 CKSWR2: CNVRT ;TYPE OUT PRESENT CONTENTS
1820 011302 011452 SOFTSW ;OF SOFT SWITCH REGISTER
1821 011304 104401 005552 CKSWR3: TYPE SMNEW ;TYPE "NEW?"
1822 011310 004737 011420 CKSWR4: JSR PC, INCHAR ;GET RESPONSE
1823 011314 022703 000015 CMP #15, R3 ;WAS IT A CR?
1824 011320 001424 BEQ 5$ ;BR IF YES

```

1825	011322	022703	000012				CMP	#12,R3		; WAS IT A LF?
1826	011326	001416					BEQ	4\$; BR IF YES
1827	011330	022703	000025				CMP	#25,R3		; WAS IT CTRL U?
1828	011334	001754					BEQ	CKSWR1		; BR IF YES(START OVER)
1829	011336	022703	000007				CMP	#7,R3		; IF CNTL G GET NEXT CHAR
1830	011342	001762					BEQ	CKSWR4		
1831	011344	005004					CLR	R4		; IT MUST BE A DIGIT SO CLR FLAG
1832	011346	042703	177770				BIC	#177770,R3		; ONLY 0-7 ARE LEGAL SO MASK OFF BITS
1833	011352	006302					ASL	R2		; SHIFT R2 3 TIMES
1834	011354	006302					ASL	R2		
1835	011356	006302					ASL	R2		
1836	011360	050302					BIS	R3,R2		; ADD LAST DIGIT
1837	011362	000752					BR	CKSWR4		; GET NEXT CHARACTER
1838	011364	012766	002402	000006	4\$:		MOV	#.START,6(SP)		; LF WAS TYPED SO GO TO START
1839	011372	005704			5\$:		TST	R4		; IS FLAG CLEAR?
1840	011374	001002					BNE	6\$; IF NOT DON'T CHANGE SOFT SWR
1841	011376	010277	167636				MOV	R2,2SWR		; IF YES THEN WRITE NEW CONTENTS TO SOFT SWR
1842	011402	005037	011416		6\$:		CLR	SWFLG		; CLEAR TYPEOUT FLAG
1843	011406	012604					MOV	(SP)+,R4		; RESTORE R4
1844	011410	012603					MOV	(SP)+,R3		; RESTORE R3
1845	011412	012602					MOV	(SP)+,R2		; RESTORE R2
1846	011414	000207				CKSWRS:	RTS	PC		; RETURN
1847										
1848	011416	000000				SWFLG:	0			
1849										
1850	011420	105777	167620			INCHAR:	TSTB	2\$TKS		
1851	011424	100375					BPL	.-4		
1852	011426	017703	167614				MOV	2\$TKB,R3		
1853	011432	105777	167612				TSTB	2\$TPS		
1854	011436	100375					BPL	.-4		
1855	011440	010377	167606				MOV	R3,2\$TPB		
1856	011444	042703	000200				BIC	#BIT7,R3		
1857	011450	000207					RTS	PC		
1858										
1859	011452	000001				SOFTSW:	1			
1860	011454	006	002				.BYTE	6,2		
1861	011456	000176					SWREG			

```

1862
1863
1864
1865
1866
1867
1868
1869
1870
1871 011460 005737 001470          CYCLE: TST      KMACTV      ;ARE ANY KMC11'S TO BE TESTED?
1872 011464 001004                BNE      1$          ;BR IF OK.
1873 011466 104401 010731          TYPE     ,NOACT     ;NO KMC11'S SELECTED!!
1874 011472 000000                HALT                    ;STOP THE SHOW.
1875 011474 000776                BR      .-2          ;DISQUALIFY CONT. SW.
1876 011476 000241                1$: CLC                    ;CLEAR PROC. CARRY BIT.
1877 011500 006137 001500          ROL      RUN        ;UPDATE POINTER
1878 011504 005537 001500          ADC      RUN        ;CATCH CARRY FROM RUN
1879 011510 062737 000004 001504  ADD      #4,MILK     ;UPDATE POINTER
1880 011516 062737 000010 001502  ADD      #10,CREAM  ;UPDATE ADDRESS POINTER.
1881 011524 022737 002300 001502  CMP      #KM.MAP+200,CREAM
1882 011532 001006                BNE      2$          ;KEEP GOING; NOT ALL TESTED FOR.
1883 011534 012737 002100 001502  MOV      #KM.MAP,CREAM ;RESET ADDRESS POINTER.
1884 011542 012737 002302 001504  MOV      #CNT.MAP,MILK ;RESET PASS COUNT POINTER
1885 011550 033737 001500 001470  2$: BIT      RUN,KMACTV ;IS THIS ONE ACTIVE?
1886 011556 001747                BEQ      1$          ;BR IF NO
1887 011560 013700 001502          MOV      CREAM,R0   ;GET ADDRESS POINTER
1888 011564 013702 001504          MOV      MILK,R2    ;GET PASS COUNT POINTER
1889 011570 012037 002066          MOV      (R0)+,KMCSR ;LOAD SYSTEM CTRL. REG
1890 011574 011037 002056          MOV      (R0),KMRVEC ;LOAD VECTOR
1891 011600 042737 177000 002056  BIC      #177000,KMRVEC ;CLEAR UNWANTED BITS
1892 011606 012037 002050          MOV      (R0)+,STAT1 ;LOAD STAT1
1893 011612 012037 002052          MOV      (R0)+,STAT2 ;LOAD STAT2
1894 011616 012037 002054          MOV      (R0)+,STAT3 ;LOAD STAT3
1895 011622 012237 001324          MOV      (R2)+,$PASS ;LOAD PASS COUNT
1896 011626 012237 001212          MOV      (R2)+,$ERTTL ;LOAD ERROR COUNT
1897 011632 012700 000002          MOV      #2,R0      ;SAVE CORE THIS WAY!
1898 011636 013737 002066 002070  MOV      KMCSR,KMCSRH
1899 011644 005237 002070          INC      KMCSRH
1900 011650 013737 002070 002072  MOV      KMCSRH,KMCTL
1901 011656 005237 002072          INC      KMCTL
1902 011662 013737 002072 002074  MOV      KMCTL,KMP04
1903 011670 060037 002074          ADD      R0,KMP04
1904 011674 013737 002074 002076  MOV      KMP04,KMP06
1905 011702 060037 002076          ADD      R0,KMP06
1906
1907 011706 013737 002056 002060  MOV      KMRVEC,KMRLVL ;PTY LVL
1908 011714 060037 002060          ADD      R0,KMRLVL
1909 011720 013737 002060 002062  MOV      KMRLVL,KMTVEC ;TX VEC
1910 011726 060037 002062          ADD      R0,KMTVEC
1911 011732 013737 002062 002064  MOV      KMTVEC,KMTLVL ;TX LVL
1912 011740 060037 002064          ADD      R0,KMTLVL
1913
1914 011744 032737 000002 001446  BIT      #SW01,STRTSW ;IS TEST NO. SELECTED
1915 011752 001447                BEQ      7$          ;BR IF NO
1916 011754
1917 011754 005737 000042          4$: TST      #42          ;RUNNING IN AUTO MODE?
    
```

```

1918 011760 001044      BNE      7$          ;BR IF YES
1919 011762 104401 001313  TYPE    ,SCLF
1920 011766 104415      INPUT
1921 011770 010003      MTSTN
1922 011772 000001      1
1923 011774 001000      1000
1924 011776 001202      $STSTM
1925 012000      000      .BYTE
1926 012001      001      .BYTE
1927 012002 012700 013732  MOV     #TST1,RO
1928 012006 022710 6$:     CMP     (PC)+,(RO) ;CMP FIRST WORD TO 12737
1929 012010 012737      MOV     (PC)+,2(PC)+
1930 012012 001020      BNE     6$          ;BR IF NOT SAME
1931 012014 023760 001202 000002  CMP     $STSTM,2(RO) ;DOES $STSTM MATCH?
1932 012022 001014      BNE     6$          ;BR IF NO
1933 012024 022760 001202 000004  CMP     #STSTM,4(RO) ;IS LAST WORD OK?
1934 012032 001010      BNE     6$          ;BR IF NO
1935 012034 010037 001206  MOV     RO,$LPADR ;IT IS A LEGAL TEST SO DO IT
1936 012040 104401 007642      TYPE    #R
1937 012044 042737 000002 001446  BIC     #SW01,STRTSW
1938 012052 000412      BR      8$
1939 012054 005720 6$:     TST     (RO)+      ;POP RO
1940 012056 020027 027444  CMP     RO,#TLAST+10 ;AT END YET?
1941 012062 001351      BNE     5$          ;BR IF NO
1942 012064 104401 001312  TYPE    $QUES      ;YES ILLEGAL TEST NO.
1943 012070 000731      BR      4$          ;TRY AGAIN
1944
1945 012072 012737 013732 001206 7$:     MOV     #TST1,$LPADR ;PREPARE $LPADR ADDRESS
1946 012100 013701 002066 8$:     MOV     KMC11,R1    ;R1 = BASE KMC11 ADDRESS
1947 012104 000177 167076  JMP     @SLPADR    ;GO START TESTING.

```

```

;ROUTINE USED TO "AUTO SIZE" THE KMC11
;CSR AND VECTOR.
;NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
;ADDRESS RANGE (160000:164000)
;AND THE VECTOR MAY BE ANY WHERE IN THE
;FLOATING VECTOR RANGE (300:770)

```

```

1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958 012110      AUTO.SIZE:
1959 012110 000005      RESET
1960 012112 012702 002100  CSRMAP: MOV     #KM.MAP,R2 ;INSURE A BUS INIT.
1961 012116 005022      1$:     CLR     (R2)+      ;LOAD MAP POINTER.
1962 012120 022702 002300      CMP     #KM.END,R2 ;ZERO ENTIRE MAP
1963 012124 001374      BNE     1$          ;ALL DONE?
1964 012126 005037 001472      CLR     KMMUM      ;BR IF NO
1965 012132 012702 002100      MOV     #KM.MAP,R2 ;SET OCTAL NUMBER OF KMC11'S TO 0
1966 012136 005037 001470      CLR     KMACTV     ;R2 POINTS TO KMC MAP
1967 012142 032737 000001 001446  BIT     #SW00,STRTSW ;CLEAR ACTIVE
1968 012150 001002      BNE     .+6        ;QUESTIONS?
1969 012152 000137 012532      JMP     7$         ;BR IF YES
1970 012156 012737 000001 001306  MOV     #1,$TMP4   ;IF NO SKIP QUESTIONS
1971 012164 104415      INPUT ;START WITH 1
1972 012166 010323      NUM
1973 012170 000001      1

```

```

1974 012172 000020      16.
1975 012174 001302      $TMP2
1976 012176 000        .BYTE 0
1977 012177 001        .BYTE 1
1978 012200 013737 001302 001472      MOV $TMP2,KMNUM ;KMNUM = HOW MANY
1979 012206 104401 001313      TYPE ,SCRLF
1980 012212 104416      CONVRT ;TYPE WHICH KMC IS BEING DONE
1981 012214 013164      WHICH ;$TMP4 IS WHICH KMC
1982 012216 005237 001306      INC $TMP4
1983 012222 104415      INPUT
1984 012224 010363      CSR
1985 012226 160000      160000
1986 012230 164000      164000
1987 012232 001304      $TMP3
1988 012234 000        .BYTE 0
1989 012235 001        .BYTE 1
1990 012236 013722 001304      MOV $TMP3,(R2)+ ;STORE CSR IN MAP
1991 012242 104415      INPUT
1992 012244 010401      VEC
1993 012246 000000      0
1994 012250 000776      776
1995 012252 001304      $TMP3
1996 012254 000        .BYTE 0
1997 012255 001        .BYTE 1
1998 012256 013712 001304      MOV $TMP3,(R2) ;STORE VECTOR IN MAP
1999 012262 104401      10$: TYPE
2000 012264 010422      PRIO ;ASK WHAT BR LEVEL
2001 012266 004737 013456      JSR PC,INTTY ;GET RESPONSE
2002 012272 022703 000024      CMP #24,R3
2003 012276 101014      BHI 50$ ;BR IF LESS THAN 4
2004 012300 022703 000027      CMP #27,R3
2005 012304 103411      BLO 50$ ;BR IF GREATER THAN 7
2006 012306 012704 000011      MOV #11,R4 ;R4 = NUMBER OF SHIFTS
2007 012312 006303      ASL R3 ;SHIFT R3 LEFT
2008 012314 005304      DEC R4 ;DEC SHIFT COUNT
2009 012316 001375      BNE -4 ;BR IF NOT DONE
2010 012320 042703 170777      BIC #170777,R3 ;BIC UNWANTED BITS
2011 012324 050312      BIS R3,(R2) ;PUT BR LEVEL IN STATUS MAP
2012 012326 000403      BR 8$ ;CONTINUE
2013 012330 104401      50$: TYPE
2014 012332 001312      $QUES ;RESPONSE IS OUT OF LIMITS
2015 012334 000752      BR 10$ ;TRY AGAIN
2016 012336      8$:
2017 012336      9$:
2018 012336 104401      16$: TYPE
2019 012340 010461      MODU ;ASK WHICH LINE UNIT
2020 012342 004737 013456      JSR PC,INTTY ;GET REPLY
2021 012346 022703 000021      CMP #21,R3 ;"1"
2022 012352 001417      BEQ 30$
2023 012354 022703 000022      CMP #22,R3 ;"2"
2024 012360 001412      BEQ 31$
2025 012362 022703 000116      CMP #116,R3 ;"N"
2026 012366 001403      BEQ 32$
2027 012370 104401      TYPE
2028 012372 001312      $QUES ;IF NOT A 1,2 OR N TYPE "?"
2029 012374 000760      BR 16$ ;TRY AGIAN

```

POWER DOWN AND UP ROUTINES

```

2030 012376 052722 010000      32$:  BIS      #BIT12,(R2)+  ;SET BIT 12 IN STAT2 IF NO LU
2031 012402 022222                CMP      (R2)+,(R2)+ ;POP OVER STAT2 AND STAT3
2032 012404 000445                BR       33$
2033 012406 052712 020000      31$:  BIS      #BIT13,(R2)  ;SET BIT 13 IN STAT2 IF M8202
2034 012412 104401                30$:  TYPE
2035 012414 010671                CONN
2036 012416 004737 013456      JSR      PC,INTTY    ;ASK IF LOOP-BACK IS ON
2037 012422 022703 000131      CMP      #131,R3    ;GET REPLY
2038 012426 001406                BEQ      17$        ;Y
2039 012430 022703 000116      CMP      #116,R3    ;N
2040 012434 001406                BEQ      18$
2041 012436 104401                TYPE
2042 012440 001312                SQUES
2043 012442 000763                BR       30$        ;IF NOT Y OR N TYPE ""
2044 012444 052722 040000      17$:  BIS      #BIT14,(R2)+ ;TRY AGAIN
2045 012450 000402                BR       19$        ;TURNAROUND IS CONNECTED
2046 012452 042722 040000      18$:  BIC      #BIT14,(R2)+ ;NO TURNAROUND
2047 012456
2048 012456 104415                INPUT
2049 012460 010573                LINE
2050 012462 000000                0
2051 012464 000377                377
2052 012466 001304                STMP3
2053 012470 000                .BYTE 0
2054 012471 001                .BYTE 1
2055 012472 113722 001304      MOV      STMP3,(R2)+ ;STORE SWITCH PAC IN MAP
2056 012476 104415                INPUT
2057 012500 010631                BM
2058 012502 000000                0
2059 012504 000377                377
2060 012506 001304                STMP3
2061 012510 000                .BYTE 0
2062 012511 001                .BYTE 1
2063 012512 113722 001304      MOV      STMP3,(R2)+ ;STORE SWITCH PAC IN MAP
2064 012516 005722                TST     (R2)+
2065 012520 005337 001302      33$:  DEC      STMP2    ;POP OVER STAT3
2066 012524 001230                BNE     12$        ;DEC KMC COUNT
2067 012526 000137 013064      JMP     13$        ;BR IF MORE TO DO
2068 012532 012701 160000      7$:  MOV     #160000,R1 ;CONTINUE
2069 012536 012737 013156 000004 ;SET FOR FIRST ADDRESS TO BE TESTED
2070 012544 005011                2$:  CLR     (R1)      ;SET FOR NON-EXISTANT DEVICE TIME OUT
2071 012546 005711                TST     (R1)
2072 012550 001135                BNE     3$
2073 012552 005061 000006      CLR     6(R1)     ;CLEAR SEL0
2074 012556 005761 000006      TST     6(R1)     ;IF KMC11 KMCSR S/B 0
2075 012562 001130                BNE     3$        ;IF NO DEV ; TRAP TO 4. IF NO BIT 8 THEN NO KMC11
2076 012564 012711 002000      MOV     #BIT10,(R1) ;CLEAR SEL6
2077 012570 005061 000004      CLR     4(R1)     ;IF KMC11 THEN KMRIC S/B =0!
2078 012574 012761 125252 000006 ;BR IF NOT KMC11
2079 012602 052711 020000      MOV     #125252,6(R1) ;SET ROMO
2080 012606 022761 125252 000004 ;CLEAR SEL4
2081 012614 001113                BIS     #BIT13,(R1) ;WRITE THIS TO SEL6
2082                CMP     #125252,4(R1) ;WRITE IT!
2083                BNE     3$        ;WAS IT WRITTEN?
2084                ;AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A KMC11 CSR ADDRESS.
2085                ;IF NO IT IS NOT CRAM
2086 012616 010122                21$:  MOV     R1,(R2)+  ;STORE CSR IN CORE TABLE.
2087 012616 012711 001000      22$:  MOV     #BIT9,(R1) ;CLEAR LINE UNIT LOOP
2088 012620
    
```

POWER DOWN AND UP ROUTINES

2086	012624	005061	000004		CLR	4(R1)	; CLEAR PORT4
2087	012630	012761	122113	000006	MOV	#122113,6(R1)	; LOAD INSTRUCTION (CLR DTR)
2088	012636	052711	000400		BIS	#BIT8,(R1)	; CLOCK INSTRUCTION
2089	012642	012761	021264	000006	MOV	#021264,6(R1)	; LOAD INSTRUCTION
2090	012650	052711	000400		BIS	#BIT8,(R1)	; CLOCK INSTRUCTION
2091	012654	122761	000377	000004	CMPB	#377,4(R1)	; IS IT ALL ONES?
2092	012662	001003			BNE	.+10	; BR IF NO
2093	012664	052712	010000		BIS	#BIT12,(R2)	; IF YES, NO LINE UNIT, SET STATUS BIT
2094	012670	000436			BR	20\$	
2095	012672	032761	000002	000004	BIT	#BIT1,4(R1)	; IS SWITCH A ONE?
2096	012700	001403			BEQ	.+10	; BR IF M8201
2097	012702	052712	060000		BIS	#BIT13:BIT14,(R2)	; M8202 ASSUME CONNECTOR
2098	012706	000427			BR	20\$; CONNECTOR ON)
2099	012710	032761	000010	000004	BIT	#BIT3,4(R1)	; IS MRDY SET
2100	012716	001023			BNE	20\$; BR IF M8201 NO CONNECTOR (ON LINE)
2101	012720	012761	000100	000004	MOV	#BIT6,4(R1)	; LOAD PORT4
2102	012726	012761	122113	000006	MOV	#122113,6(R1)	; LOAD INSTRUCTION
2103	012734	052711	000400		BIS	#BIT8,(R1)	; CLOCK INSTRUCTION (SET DTR)
2104	012740	012761	021264	000006	MOV	#021264,6(R1)	; LOAD INSTRUCTION
2105	012746	052711	000400		BIS	#BIT8,(R1)	; CLOCK INSTRUCTION (READ MODEM REG)
2106	012752	032761	000010	000004	BIT	#BIT3,4(R1)	; IS MRDY SET NOW?
2107	012760	001402			BEQ	20\$; BR IF NO CONNECTOR
2108	012762	052712	040000		BIS	#BIT14,(R2)	; SET STATUS BIT FOR CONNECTOR
2109	012766	005722		20\$:	TST	(R2)+	; POP POINTER
2110	012770	012761	021324	000006	MOV	#021324,6(R1)	; PUT INSTRUCTION IN PORT6
2111	012776	012711	001400		MOV	#BIT9:BIT8,(R1)	; PORT4+LU 15
2112	013002	156122	000004		BISB	4(R1),(R2)+	; STORE DDCMP LINE # IN TABLE
2113	013006	012761	021344	000006	MOV	#021344,6(R1)	; PORT6+INSTRUCTION
2114	013014	012711	001400		MOV	#BIT8:BIT9,(R1)	; CLOCK INSTR.
2115	013020	156122	000004		BISB	4(R1),(R2)+	; STORE BMB73 ADD IN TABLE
2116	013024	005722			TST	(R2)+	; POP OVER STAT3
2117	013026	005011			CLR	(R1)	; CLEAR ROMI
2118	013030	005237	001472		INC	KMNUM	; UPDATE DEVICE COUNTER
2119	013034	022737	000020	001472	CMP	#20,KMNUM	; ARE MAX. NO. OF DEV FOUND?
2120	013042	001410			BEQ	13\$; YES DON'T LOOK FOR ANY MORE.
2121	013044	005011		3\$:	CLR	(R1)	; CLEAR BIT 10
2122	013046	005061	000006		CLR	6(R1)	; CLEAR SEL 6
2123	013052	062701	000010	14\$:	ADD	#10,R1	; UPDATE CSR POINTER ADDRESS
2124	013056	022701	164000		CMP	#164000,R1	
2125	013062	001230			BNE	2\$; BR IF MORE ADDRESS TO CHECK.
2126	013064	005037	001470	13\$:	CLR	KMACTV	
2127	013070	005737	001472		TST	KMNUM	; WERE ANY KMC11'S FOUND AT ALL?
2128	013074	001423			BEQ	5\$; ERROR AUTO SIZER FOUND NO KMC11'S IN THIS SYS.
2129	013076	013701	001472		MOV	KMNUM,R1	
2130	013102	010137	001476		MOV	R1,SAVNUM	; SAVE NUMBER OF DEVICES
2131	013106	000241		4\$:	CLC		
2132	013110	006137	001470		ROL	KMACTV	; GENERATE ACTIVE REGISTER OF DEVICES.
2133	013114	005237	001470		INC	KMACTV	; SET THE BIT
2134	013120	005301			DEC	R1	
2135	013122	001371			BNE	4\$; BR IF MORE TO GENERATE
2136	013124	012737	000006	000004	MOV	#6,2#4	; RESTORE TRAP VECTOR
2137	013132	013737	001470	001474	MOV	KMACTV,SAVACT	; SAVE ACTIVE REGISTER
2138	013140	000137	013172		JMP	VECMAP	; GO FIND THE VECTOR NOW.
2139	013144	104401	007645	5\$:	TYPE	MERR2	; NOTIFY OPR THAT NO KMC11'S FOUND.
2140	013150	005000			CLR	RD	; MAKE DATA LIGHTS ZERO
2141	013152	000000			HALT		; STOP THE SHOW

```

2142 013154 000776
2143 013156 012716 013052 6S: BR -2 ;DISABLE CONT. SW
2144 013162 000002 MOV #14S,(SP) ;ENTERED BY NON-EXISTANT TIME-OUT.
2145 RTI ;RETURN TO MAINSTREAM
2146 013164 000001 WHICH: 1
2147 013166 002 002 BYTE 2,2
2148 013170 001306 $TMP4
2149
2150 013172 032737 000001 001446 VECMAP: BIT #SW00,STRTSW
2151 013200 001114 BNE 5S
2152 013202 012737 000340 000022 MOV #340,2#22 ;SET IOT TRAP PRIO TO 7
2153 013210 012737 013364 000020 MOV #4S,2#20 ;SET IOT TRAP VECTOR
2154 013216 012702 002100 MOV #KM.MAP,R2 ;SET SOFTWARE POINTER
2155 013222 012700 000300 MOV #300,R0 ;FLOATING VECTORS START HERE.
2156 013226 012701 000302 MOV #302,R1 ;PC OF IOT INSTR.
2157 013232 010120 1S: MOV R1,(R0)+ ;START FILLING VECTOR AREA
2158 013234 012721 000004 MOV #4,(R1)+ ;WITH .+2; IOT
2159 013240 022021 CMP (R0)+,(R1)+ ;ADD 2 TO R0 +R1
2160 013242 020127 001000 CMP R1,#1000
2161 013246 101771 BLOS 1S ;BR IF MORE TO FILL
2162 013250 013737 001470 001276 MOV KMACTV,$TMPD ;STORE TEMPORALLY
2163 013256 006037 001276 2S: ROR $TMPD ;BRING OUT A BIT
2164 013262 103063 BCC 5S ;BR IF ALL DONE
2165 013264 012704 000012 MOV #12,R4 ;R4 IS INDEX REGISTER
2166 013270 016437 013442 177776 MOV BRLVL(R4),PS ;SET PS TO 7
2167 013276 011201 MOV (R2),R1
2168 013300 012761 000200 000004 MOV #200,4(R1)
2169 013306 012711 001000 MOV #BIT9,(R1) ;SET ROMI
2170 013312 012761 121111 000006 MOV #121111,6(R1) ;PUT INSTRUCTION IN PORT6
2171 013320 012711 001400 MOV #BIT9!BIT8,(R1) ;FORCE AN INTERRUPT
2172 013324 105200 7S: INCB R0 ;STALL
2173 013326 001376 BNE -2 ;FOR TIME TO INTERUPT
2174 013330 162704 000002 SUB #2,R4 ;GET NEXT LOWEST PS LEVEL
2175 013334 001404 BEQ 6S ;BR IF R4 = 0
2176 013336 016437 013442 177776 MOV BRLVL(R4),PS ;MOVE NEXT LOWER LEVEL IN PS
2177 013344 000767 BR 7S ;BR TO DELAY
2178 013346 052762 005300 000002 6S: BIS #5300,2(R2) ;NO INTERRUPT ASSUME 300 AT LEVEL 5 AND FIX KMC11 LATER
2179 013354 005011 3S: CLR (R1) ;CLEAR ROMI
2180 013356 062702 000010 ADD #10,R2 ;POP SOFTWARE POINTER
2181 013362 000735 BR 2S ;KEEP GOING
2182 013364 051662 000002 4S: BIS (SP),2(R2) ;GET VECTOR ADDRESS
2183 013370 042762 000007 000002 BIC #7,2(R2) ;CLEAR JUNK
2184 013376 016405 013444 MOV BRLVL+2(R4),R5 ;GET BR LEVEL OF KMC11
2185 013402 006305 ASL R5 ;SHIFT LEVEL 4 PLACES
2186 013404 006305 ASL R5 ;TO THE LEFT FOR THE
2187 013406 006305 ASL R5 ;STATUS TABLE
2188 013410 006305
2189 013412 042705 170777 BIC #170777,R5 ;CLEAR UNWANTED BITS
2190 013416 050562 000002 BIS R5,2(R2) ;PUT BR LEVEL IN STATUS TABLE
2191 013422 022626 CMP (SP)+,(SP)+ ;POP IOT JUNK OFF STACK
2192 013424 012716 013354 MOV #3S,(SP) ;SET FOR RETURN
2193 013430 000002 RTI
2194 013432 012737 004134 000020 5S: MOV #SCOPE,2#20 ;RESTORE SCOPE VECTOR
2195 013440 000207 RTS PC ;ALL DONE WITH "AUTO SIZING"
2196
2197 013442 000000 BRLVL: PRO ;LEVEL 0
    
```

```

2198 013444 000000      PRO      ;LEVEL 0
2199 013446 000200      PR4      ;LEVEL 4
2200 013450 000240      PR5      ;LEVEL 5
2201 013452 000300      PR6      ;LEVEL 6
2202 013454 000340      PR7      ;LEVEL 7
2203
2204
2205 013456 105777 165562  INTTY:  TSTB   2STKS      ;WAIT FOR DONE
2206 013462 100375          BPL      -4
2207 013464 017703 165556  MOV     2STKB,R3      ;PUT CHAR IN R3
2208 013470 105777 165554  TSTB   2STPS          ;WAIT UNTIL PRINTER IS READY
2209 013474 100375          BPL      -4
2210 013476 010377 165550  MOV     R3,2STPB      ;ECHO CHAR
2211 013502 042703 000240  BIC     8BIT7!BITS,R3 ;MASK OFF LOWER CASE
2212 013506 000207          RTS      PC          ;RETURN
2213
2214 013510          APT.SIZE:
2215 013510 000005          RESET
2216 013512 010046          MOV     R0,-(SP)      ;PUSH R0 ON STACK
2217 013514 010146          MOV     R1,-(SP)      ;PUSH R1 ON STACK
2218 013516 010246          MOV     R2,-(SP)      ;PUSH R2 ON STACK
2219 013520 010346          MOV     R3,-(SP)      ;PUSH R3 ON STACK
2220 013522 005037 013724  CLR     VECTR          ;CLEAR THE LOCAL VARIABLE
2221 013526 005037 013730  CLR     PRIORITY      ;CLEAN UP LOCAL VARIABLE
2222 013532 013700 001376  MOV     $CDW1,R0        ;GET THE DEVICE COUNT
2223 013536 010037 001476  MOV     R0,$AVNUM      ;SAVE THE NO. OF DEVICES
2224 013542 012701 001346  MOV     8$MMS1,R1      ;GET EXTRA INFO, BITS POINTER
2225 013546 013737 001372 013726  MOV     $BASE,BASE     ;GET BASE CSR ADDRESS
2226 013554 113737 001366 013724  MOV     $VECT1,VECTR   ;GET THE VECTOR
2227 013562 113737 001367 013730  MOV     $VECT1+1,PRIORITY ;GET THE PRIORITY
2228 013570 013737 001374 001470  MOV     $DEVH,KMACTV   ;SAVE THE KMC'S SELECTED ACTIVE
2229 013576 013737 001470 001474  MOV     KMACTV,$AVACT ;SAVE THE ACTIVE REGISTER
2230 013604 012702 001402  MOV     8$DDW0,R2      ;GET ADDRESS OF FIRST DEVICE DESCRIPTOR WORD
2231 013610 012703 002100  MOV     8$M.MAP,R3     ;GET POINTER TO DEVICE MAP
2232 013614 005023          CLR     (R3)+          ;CLEAR DEVICE MAP
2233 013616 022703 002300 3$:    CMP     8$M.END,R3    ;IS WHOLE DEV.MAP CLEARED?
2234 013622 003374          BGT     3$            ;NO, THEN GO ON.
2235 013624 012703 002100  MOV     8$M.MAP,R3     ;RESTORE DEV.MAP POINTER.
2236 013630 013723 013726 1$:    MOV     BASE,(R3)+    ;LOAD CSR ADDRESS
2237 013634 112163 000001  MOV     (R1)+,1(R3)   ;GET EXTRA INFO, BITS
2238 013640 006213          ASR     (R3)          ;SET IT IN RIGHT POSITION.
2239 013642 006213          ASR     (R3)          ;SET IT IN RIGHT POSITION.
2240 013644 053713 013730  BIS     PRIORITY,(R3) ;GET PRIORITY IN STAT1
2241 013650 006313          ASL     (R3)          ;SET THEM IN RIGHT POSITION
2242 013652 006313          ASL     (R3)
2243 013654 006313          ASL     (R3)
2244 013656 006313          ASL     (R3)
2245 013660 053723 013724  BIS     VECTR,(R3)+   ;GET THE VECTOR IN STAT1.
2246 013664 012223          MOV     (R2)+,(R3)+  ;GET THE STAT2 FROM DDWXX
2247 013666 005723          TST     (R3)+        ;SKIP OVER STAT3
2248 013670 005300          DEC     R0           ;COUNT BY 1
2249 013672 001407          BEQ     2$           ;ALL DONE?
2250 013674 062737 000010 013726  ADD     810,BASE      ;INCREMENT BASE CSR ADDRESS BY 10
2251 013702 062737 000010 013724  ADD     810,VECTR     ;INCREMENT VECTOR ADDRESS BY 10
2252 013710 000747          BR     1$           ;SET THE NEXT MAP ENTRY
2253 013712          2$:

```

2254	013712	012603	MOV	(SP)+,R3	:: POP STACK INTO R3
2255	013714	012602	MOV	(SP)+,R2	:: POP STACK INTO R2
2256	013716	012601	MOV	(SP)+,R1	:: POP STACK INTO R1
2257	013720	012600	MOV	(SP)+,R0	:: POP STACK INTO R0
2258	013722	000207	RTS	PC	:: RETURN
2259	013724	000000	VECTR:	.WORD 0	
2260	013726	000000	BASE:	.WORD 0	
2261	013730	000000	PRIITY:	.WORD 0	

```

***** TEST 1 *****
*OUT CONTROL REGISTER READ/ONLY TEST
*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
*BITS ARE IN THE CORRECT STATE
*****

```

TEST 1

2273					::*****
2274	013732	000004	↑ST1:	SCOPE	
2275	013734	012737		MOV #1,STSTNM	; LOAD THE NO. OF THIS TEST
2276	013742	012737	000001	MOV #STST2,NEXT	; POINT TO THE START OF NEXT TEST.
2277					:R1 CONTAINS BASE KMC11 ADDRESS
2278	013750	005077	166112	CLR #KMC1R	:CLEAR SEL0
2279	013754	012702	000011	MOV #11,R2	:SAVE R2 FOR TYPEOUT
2280	013760	104412		ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2281	013762	021224		021004!<20*11>	:PORT4+LINE UNIT REG 11
2282	013764	016104	000004	MOV 4(R1),R4	:PUT "FOUND" IN R4
2283	013770	042704	000054	BIC #54,R4	:CLEAR UNKNOWN BITS
2284	013774	012705	000020	MOV #20,R5	:PUT "EXPECTED" IN R5
2285	014000	120504		CMPB R5,R4	:IS OUT READY SET?
2286	014002	001401		BEG 1\$:BR IF YES
2287	014004	104002		ERROR 2	:ERROR IN LU 11
2288	014006		1\$:		

```

***** TEST 2 *****
*IN CONTROL REGISTER READ/ONLY TEST
*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
*BITS ARE IN THE CORRECT STATE
*****

```

TEST 2

2299					::*****
2300	014006	000004	↑ST2:	SCOPE	
2301	014010	012737	000002	MOV #2,STSTNM	; LOAD THE NO. OF THIS TEST
2302	014016	012737	014054	MOV #STST3,NEXT	; POINT TO THE START OF NEXT TEST.
2303					:R1 CONTAINS BASE KMC11 ADDRESS
2304	014024	012702	000012	MOV #12,R2	:SAVE R2 FOR TYPEOUT
2305	014030	104412		ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2306	014032	021244		021004!<20*12>	:PORT4+LINE UNIT REG 12
2307	014034	016104	000004	MOV 4(R1),R4	:PUT "FOUND" IN R4
2308	014040	042704	000017	BIC #17,R4	:CLEAR UNKNOWN BITS
2309	014044	005005		CLR R5	:PUT "EXPECTED" IN R5

LINE UNIT READ/ONLY TESTS

2310 014046 120504
2311 014050 001401
2312 014052 104002
2313 014054

CMPB R5,R4 ; ARE ALL BITS CLEARED?
BEQ 1\$; BR IF YES
ERROR 2 ; ERROR IN LU 12

1\$:

***** TEST 3 *****
*MODEM CONTROL REGISTER READ/ONLY TEST
*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
*BITS ARE IN THE CORRECT STATE

TEST 3

2325 014054 000004
2326 014056 012737 000003 001202
2327 014064 012737 014126 001442
2328
2329 014072 104410
2330 014074 012702 000013
2331 014100 104412
2332 014102 021264
2333 014104 016104 000004
2334 014110 042704 000213
2335 014114 012705 000100
2336 014120 120504
2337 014122 001401
2338 014124 104002
2339 014126

↑ST3: SCOPE ;
MOV #3,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #ST4,NEXT ; POINT TO THE START OF NEXT TEST.
MSTCLR ; R1 CONTAINS BASE KMC11 ADDRESS
MOV #13,R2 ; MASTER CLEAR KMC11
ROMCLK ; SAVE R2 FOR TYPEOUT
021004!<20*13> ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
MOV 4(R1),R4 ; PORT4+LINE UNIT REG 13
BIC #213,R4 ; PUT "FOUND" IN R4
MOV #100,R5 ; CLEAR UNKNOWN BITS
CMPB R5,R4 ; PUT "EXPECTED" IN R5
BEQ 1\$; ARE RING, DTR, AND MODEM READY SET?
ERROR 2 ; BR IF YES
; ERROR IN LU 13

1\$:

***** TEST 4 *****
*MAINTENANCE REGISTER READ/ONLY TEST
*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
*BITS ARE IN THE CORRECT STATE

TEST 4

2351 014126 000004
2352 014130 012737 000004 001202
2353 014136 012737 014220 001442
2354
2355 014144 104410
2356 014146 012702 000017
2357 014152 104412
2358 014154 021364
2359 014156 016104 000004
2360 014162 042704 000206
2361 014166 012705 000051
2362 014172 032737 020000 002050
2363 014200 001404
2364 014202 042704 000040
2365 014206 042705 000040

↑ST4: SCOPE ;
MOV #4,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #ST5,NEXT ; POINT TO THE START OF NEXT TEST.
MSTCLR ; R1 CONTAINS BASE KMC11 ADDRESS
MOV #17,R2 ; MASTER CLEAR KMC11
ROMCLK ; SAVE R2 FOR TYPEOUT
021004!<20*17> ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
MOV 4(R1),R4 ; PORT4+LINE UNIT REG 17
BIC #206,R4 ; PUT "FOUND" IN R4
MOV #51,R5 ; CLEAR UNKNOWN BITS
BIT #BIT13,STAT1 ; PUT "EXPECTED" IN R5
BEQ .+12 ; IS LU AN M8202 OR M8201?
BIC #40,R4 ; BR IF M8201
BIC #BIT5,R5 ; MASK OFF SI BIT IF M8202
; SI BIT IS UNKNOWN ON AN M8202

2366 014212 120504
2367 014214 001401
2368 014216 104002
2369 014220

CMPB R5,R4 ;ARE SI AND ICIR SET?
BEQ 1\$;BR IF YES
ERROR 2 ;ERROR IN LU 17

1\$:

***** TEST 5 *****
*LINE UNIT REGISTER WRITE/READ TEST
*SET BITS IN LU REGISTER 12, VERIFY IT IS SET
*CLEAR BITS IN LU REGISTER 12, VERIFY IT IS CLEAR

TEST 5

2380
2381 014220 000004
2382 014222 012737 000005 001202
2383 014230 012737 014360 001442
2384 014236 012737 014252 001444
2385
2386 014244 104410
2387 014246 012702 000012
2388 014252 012761 000040 000004 1\$:
2389 014260 104412
2390 014262 122112
2391 014264 104412
2392 014266 021245
2393 014270 012705 000040
2394 014274 116104 000005
2395 014300 042704 000337
2396 014304 120504
2397 014306 001401
2398 014310 104003
2399 014312 104405 2\$:
2400 014314 012737 014322 001444 3\$:
2401 014322 005061 000004
2402 014326 104412
2403 014330 122112
2404 014332 104412
2405 014334 021245
2406 014336 005005
2407 014340 116104 000005
2408 014344 042704 000337
2409 014350 120504
2410 014352 001401
2411 014354 104003
2412 014356 104405 4\$:

1\$:

ST5: SCOPE ; LOAD THE NO. OF THIS TEST
MOV #5,STSTNM ; POINT TO THE START OF NEXT TEST.
MOV #TST6,NEXT ; ADDRESS FOR LOCK ON DATA.
MOV #1\$,LOCK ; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
MOV #12,R2 ; SAVE REGISTER ADDRESS FOR TYPEOUT
MOV #40,4(R1) ; LOAD PORT4
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122112 ; SET BITS IN LU-12
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021245 ; READ LU-12
MOV #40,R5 ; PUT "EXPECTED" IN R5
MOVB 5(R1),R4 ; PUT "FOUND" IN R4
BIC #337,R4 ; CLEAR UNWANTED BITS
CMPB R5,R4 ; IS BITS SET?
BEQ 2\$; BR IF YES
ERROR 3 ; ERROR, BIT 5 IS NOT SET
SCOPE1 ; SCOPE SUBTEST (SW09=1)
MOV #3\$,LOCK ; NEW SCOPE1
CLR 4(R1) ; LOAD PORT4
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122112 ; CLEAR BIT 5 IN LU-12
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021245 ; READ LU-12
CLR R5 ; PUT "EXPECTED" IN R5
MOVB 5(R1),R4 ; PUT "FOUND" IN R4
BIC #337,R4 ; CLEAR UNWANTED BITS
CMPB R5,R4 ; IS BITS CLEAR?
BEQ 4\$; BR IF YES
ERROR 3 ; ERROR, BITS IS NOT CLEAR
SCOPE1 ; SCOPE SUBTEST (SW09=1)

***** TEST 6 *****
*LINE UNIT REGISTER WRITE/READ TEST
*SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
*CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR

TEST 6

2413
2414
2415
2416
2417
2418
2419
2420
2421

```

2423
2424
2425 014360 000004
2426 014362 012737 000006 001202
2427 014370 012737 014520 001442
2428 014376 012737 014412 001444
2429 014404 104410
2430 014406 012702 000017
2431 014412 012761 000001 000004 1S:
2432 014420 104412
2433 014422 122117
2434 014424 104412
2435 014426 021365
2436 014430 012705 000001
2437 014434 116104 000005
2438 014440 042704 000376
2439 014444 120504
2440 014446 001401
2441 014450 104003
2442 014452 104405
2443 014454 012737 014462 001444 2S:
2444 014462 005061 000004 3S:
2445 014466 104412
2446 014470 122117
2447 014472 104412
2448 014474 021365
2449 014476 005005
2450 014500 116104 000005
2451 014504 042704 000376
2452 014510 120504
2453 014512 001401
2454 014514 104003
2455 014516 104405 4S:
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467 014520 000004
2468 014522 012737 000007 001202
2469 014530 012737 014730 001442
2470 014536 012737 014556 001444
2471
2472 014544 104410
2473 014546 012702 000013
2474 014552 012700 000001
2475 014556
2476 014556 010061 000004
2477 014562 042761 000257 000004

```

```

*****
↑ST6: SCOPE
MOV #6,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #TST7,NEXT ; POINT TO THE START OF NEXT TEST.
MOV #1S,LOCK ; ADDRESS FOR LOCK ON DATA.
; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
MOV #17,R2 ; SAVE REGISTER ADDRESS FOR TYPEOUT
MOV #1,4(R1) ; LOAD PORT4
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122117 ; SET BIT1 IN LU-17
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021365 ; READ LU-17
MOV #1,R5 ; PUT "EXPECTED" IN R5
MOVB 5(R1),R4 ; PUT "FOUND" IN R4
BIC #376,R4 ; CLEAR UNWANTED BITS
CMPB R5,R4 ; IS BIT1 SET?
BEQ 2S ; BR IF YES
ERROR 3 ; ERROR, BIT 1 IS NOT SET
SCOPI ; SCOPE SUBTEST (SW09=1)
MOV #3S,LOCK ; NEW SCOPI
CLR 4(R1) ; LOAD PORT4
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122117 ; CLEAR BIT 1 IN LU-17
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021365 ; READ LU-17
CLR R5 ; PUT "EXPECTED" IN R5
MOVB 5(R1),R4 ; PUT "FOUND" IN R4
BIC #376,R4 ; CLEAR UNWANTED BITS
CMPB R5,R4 ; IS BIT1 CLEAR?
BEQ 4S ; BR IF YES
ERROR 3 ; ERROR, BIT1 IS NOT CLEAR
SCOPI ; SCOPE SUBTEST (SW09=1)

```

```

***** TEST 7 *****
*LINE UNIT REGISTER WRITE/READ TEST
*FLOAT A 1 THROUGH LINE UNIT REGISTER 13
*FLOAT A 0 THROUGH LINE UNIT REGISTER 13
*****

```

TEST 7

```

*****
↑ST7: SCOPE
MOV #7,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #TST10,NEXT ; POINT TO THE START OF NEXT TEST.
MOV #64S,LOCK ; ADDRESS FOR LOCK ON DATA.
; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
MOV #13,R2 ; SAVE REGISTER ADDRESS FOR TYPEOUT
MOV #1,R0 ; START WITH BIT 0
64S: MOV R0,4(R1) ; PUT PATTERN INTO PORT4
BIC #257,4(R1) ; CLEAR UNWANTED BITS

```

2478	014570	104412			ROMCLK				:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2479	014572	122113			122100!13				:MOV DATA TO IBUS REGISTER 13
2480	014574	104412			ROMCLK				:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2481	014576	021265			21005!<13*20>				:READ FROM IBUS REGISTER 13
2482	014600	010005			MOV RO,R5				:PUT EXPECTED IN R5
2483	014602	042705	000257		BIC #257,R5				:CLEAR UNWANTED BITS
2484	014606	116104	000005		MOVB 5(R1),R4				:PUT "FOUND" INTO R4
2485	014612	042704	000257		BIC #257,R4				:CLEAR UNWANTED BITS
2486	014616	120504			CMPB R5,R4				:DATA CORRECT?
2487	014620	001401			BEQ 65\$:BR IF YES
2488	014622	104003			ERROR 3				:ERROR
2489	014624	104405		65\$:	SCOPI				:SMD9=1?
2490	014626	000241			CLC				:CLEAR CARRY
2491	014630	106100			ROLB RO				:SHIFT BIT IN RO
2492	014632	001351			BNE 64\$:IF RO=0 THEN DONE
2493	014634	012737	014650	001444	MOV #67\$,LOCK				:NEW SCOPI
2494	014642	012700	000001		MOV #1,RO				:START WITH BIT 0
2495	014646	005100		69\$:	COM RO				:CHANGE TO FLOATING ZERO
2496	014650		67\$:						
2497	014650	010061	000004		MOV RO,4(R1)				:PUT PATTERN INTO PORT4
2498	014654	042761	000257	000004	BIC #257,4(R1)				:CLEAR UNWANTED BITS
2499	014662	104412			ROMCLK				:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2500	014664	122113			122100!13				:MOV DATA TO IBUS REGISTER 13
2501	014666	104412			ROMCLK				:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2502	014670	021265			21005!<13*20>				:READ FROM IBUS REGISTER 13
2503	014672	010005			MOV RO,R5				:PUT EXPECTED IN R5
2504	014674	042705	000257		BIC #257,R5				:CLEAR UNWANTED BITS
2505	014700	116104	000005		MOVB 5(R1),R4				:PUT "FOUND" INTO R4
2506	014704	042704	000257		BIC #257,R4				:CLEAR UNWANTED BITS
2507	014710	120504			CMPB R5,R4				:DATA CORRECT?
2508	014712	001401			BEQ 68\$:BR IF YES
2509	014714	104003			ERROR 3				:ERROR
2510	014716	104405		68\$:	SCOPI				:SMD9=1?
2511	014720	005100			COM RO				:CHANGE TO FLOATING 1
2512	014722	000241			CLC				:CLEAR CARRY
2513	014724	106100			ROLB RO				:SHIFT BIT IN RO
2514	014726	001347			BNE 69\$:IF RO=0 THEN DONE

```

:***** TEST 10 *****
:*LINE UNIT REGISTER WRITE/READ TEST
:*FLOAT A 1 THROUGH LINE UNIT REGISTER 14
:*FLOAT A 0 THROUGH LINE UNIT REGISTER 14
:*****

```

: TEST 10

2525									:*****
2526	014730	000004			ST10: SCOPE				:*****
2527	014732	012737	000010	001202	MOV #10,ST10M				: LOAD THE NO. OF THIS TEST
2528	014740	012737	015104	001442	MOV #ST11,NEXT				: POINT TO THE START OF NEXT TEST.
2529	014746	012737	014766	001444	MOV #64\$,LOCK				: ADDRESS FOR LOCK ON DATA.
2530									:R1 CONTAINS BASE KMC11 ADDRESS
2531	014754	104410			MSTCLR				:MASTER CLEAR KMC11
2532	014756	012702	000014		MOV #14,R2				:SAVE REGISTER ADDRESS FOR TYPEOUT
2533	014762	012700	000001		MOV #1,RO				:START WITH BIT 0

2534	014766			64\$:	MOV RO,4(R1)	:PUT PATTERN INTO PORT4
2535	014766	010061	000004		ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2536	014772	104412			122100!14	:MOV DATA TO IBUS REGISTER 14
2537	014774	122114			ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2538	014776	104412			21005!<14*20>	:READ FROM IBUS REGISTER 14
2539	015000	021305			MOV RO,R5	:PUT EXPECTED IN R5
2540	015002	010005			MOVB 5(R1),R4	:PUT "FOUND" INTO R4
2541	015004	116104	000005		CMPB R5,R4	:DATA CORRECT?
2542	015010	120504			BEQ 65\$:BR IF YES
2543	015012	001401			ERROR 3	:ERROR
2544	015014	104003			65\$:	SCOPI
2545	015016	104405			CLC	:CLEAR CARRY
2546	015020	000241			ROLB RO	:SHIFT BIT IN RO
2547	015022	106100			BNE 64\$:IF RO=0 THEN DONE
2548	015024	001360			MOV #67\$,LOCK	:NEW SCOPI
2549	015026	012737	015042 001444		MOV #1,RO	:START WITH BIT 0
2550	015034	012700	000001		COM RO	:CHANGE TO FLOATING ZERO
2551	015040	005100		69\$:		
2552	015042			67\$:	MOV RO,4(R1)	:PUT PATTERN INTO PORT4
2553	015042	010061	000004		ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2554	015046	104412			122100!14	:MOV DATA TO IBUS REGISTER 14
2555	015050	122114			ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2556	015052	104412			21005!<14*20>	:READ FROM IBUS REGISTER 14
2557	015054	021305			MOV RO,R5	:PUT EXPECTED IN R5
2558	015056	010005			MOVB 5(R1),R4	:PUT "FOUND" INTO R4
2559	015060	116104	000005		CMPB R5,R4	:DATA CORRECT?
2560	015064	120504			BEQ 68\$:BR IF YES
2561	015066	001401			ERROR 3	:ERROR
2562	015070	104003			68\$:	SCOPI
2563	015072	104405			COM RO	:CHANGE TO FLOATING 1
2564	015074	005100			CLC	:CLEAR CARRY
2565	015076	000241			ROLB RO	:SHIFT BIT IN RO
2566	015100	106100			BNE 69\$:IF RO=0 THEN DONE
2567	015102	001356				

2568
2569
2570 :***** TEST 11 *****
2571 :*SWITCH PAC TEST
2572 :*THIS TEST READS SWITCH PAC#1
2573 :*THIS SWITCH PAC CONTAINS THE DDCMP LINE #
2574 :*****
2575

2576 : TEST 11
2577 :-----
2578 :*****

2579	015104	000004		TST11:	SCOPE	
2580	015106	012737	000011 001202		MOV #11,\$TSTNM	: LOAD THE NO. OF THIS TEST
2581	015114	012737	015146 001442		MOV #TST12,NEXT	: POINT TO THE START OF NEXT TEST.
2582						:R1 CONTAINS BASE KMC11 ADDRESS
2583	015122	104410			MSTCLR	:MASTER CLEAR KMC11
2584	015124	104412			ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2585	015126	021324			021324	:PORT4+LUI5
2586	015130	016104	000004		MOV 4(R1),R4	:PUT "FOUND" IN R4
2587	015134	113705	002052		MOVB STAT2,R5	:PUT "EXPECTED" IN R5
2588	015140	120504			CMPB R5,R4	:SW OK?
2589	015142	001401			BEQ 1\$:BR IF YES

2590 015144 104031
 2591 015146
 2592
 2593
 2594
 2595
 2596
 2597
 2598
 2599
 2600
 2601
 2602
 2603 015146 000004
 2604 015150 012737 000012 001202
 2605 015156 012737 015210 001442
 2606
 2607 015164 104410
 2608 015166 104412
 2609 015170 021344
 2610 015172 016104 000004
 2611 015176 113705 002053
 2612 015202 120504
 2613 015204 001401
 2614 015206 104031
 2615 015210
 2616
 2617
 2618
 2619
 2620
 2621
 2622
 2623
 2624
 2625
 2626
 2627 015210 000004
 2628 015212 012737 000013 001202
 2629 015220 012737 015310 001442
 2630
 2631 015226 104410
 2632 015230 005037 011106
 2633 015234
 2634 015234 104412
 2635 015236 021364
 2636 015240 032761 000002 000004
 2637 015246 001004
 2638 015250 005237 011106
 2639 015254 001367
 2640 015256 104004
 2641 015260 005037 011106
 2642 015264
 2643 015264 104412
 2644 015266 021364
 2645 015270 032761 000002 000004

```

1S: ERROR 31 ;ERROR, SWITCH PAC READ ERROR

***** TEST 12 *****
;SWITCH PAC TEST
;THIS TEST READS SWITCH PAC#2
;THIS SWITCH PAC CONTAINS THE BMB73 BOOT ADD
*****

; TEST 12
-----
;*****
;ST12: SCOPE
MOV #12,$STNM ; LOAD THE NO. OF THIS TEST
MOV #TST13,NEXT ; POINT TO THE START OF NEXT TEST.
;R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ;MASTER CLEAR KMC11
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021344 ;PORT4+LU16
MOV 4(R1),R4 ;PUT "FOUND" IN R4
MOVB STAT2+1,R5 ;PUT "EXPECTED" IN R5
CMPB R5,R4 ;SW OK?
BEQ 1$ ;BR IF YES
ERROR 31 ;ERROR, SWITCH PAC READ ERROR
1S:

***** TEST 13 *****
;LINE UNIT CLOCK TEST
;THIS TEST VERIFYS THAT THE LU INTERNAL CLOCK
;(BIT 1 IN LU-17) IS WORKING
*****

; TEST 13
-----
;*****
;ST13: SCOPE
MOV #13,$STNM ; LOAD THE NO. OF THIS TEST
MOV #TST14,NEXT ; POINT TO THE START OF NEXT TEST.
;R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ;MASTER CLEAR KMC11
CLR TEMP ;PREPARE FOR DELAY
1S: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021364 ;PORT4+LU-17
BIT #2,4(R1) ;IS CLOCK BIT SET?
BNE 2$ ;BR IF YES
INC TEMP ;DELAY
BNE 1$ ;DELAY FINISHED?
ERROR 4 ;ERROR BIT IS STUCK CLEAR
CLR TEMP ;PREPARE FOR DELAY
2$:
3$: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021364 ;PORT4+LU-17
BIT #2,4(R1) ;IS CLOCK BIT CLEAR?

```

2646 015276 001404
 2647 015300 005237 011106
 2648 015304 001367
 2649 015306 104004
 2650 015310

4S:

BEQ 4S ;BR IF YES
 INC TEMP ;DELAY
 BNE 3S ;BR IF DELAY NOT DONE
 ERROR 4 ;ERROR BIT IS STUCK SET

***** TEST 14 *****
 ;*OUT DATA SILO TEST
 ;*SET SOM AND LOAD OUT DATA SILO
 ;*VERIFY THAT OCOR SET, INDICATING THAT THE
 ;*CHARACTER IS AT THE BOTTOM OF THE OUT SILO
 ;*****

TEST 14

2663 015310 000004
 2664 015312 012737 000014 001202
 2665 015320 012737 015410 001442
 2666
 2667 015326 104410
 2668 015330 012711 004000
 2669 015334 012761 000001 000004
 2670 015342 104412
 2671 015344 122111
 2672 015346 104412
 2673 015350 122110
 2674 015352 104414 000002
 2675 015356 012702 000017
 2676 015362 104412
 2677 015364 021364
 2678 015366 016104 000004
 2679 015372 042704 000357
 2680 015376 012705 000020
 2681 015402 120504
 2682 015404 001401
 2683 015406 104005
 2684 015410

†ST14:

SCOPE ;*****
 MOV #14,\$STSTNM ; LOAD THE NO. OF THIS TEST
 MOV #TST15,NEXT ; POINT TO THE START OF NEXT TEST.
 ;R1 CONTAINS BASE KMC11 ADDRESS
 MSTCLR ;MASTER CLEAR KMC11
 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
 MOV #1,4(R1) ;LOAD PORT4 WITH BIT0
 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 122111 ;SET SOM
 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 122110 ;LOAD OUT DATA SILO
 TIMER, 2 ;WAIT FOR OCOR
 MOV #17,R2 ;SAVE ADDRESS FOR TYPEOUT
 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 021364 ;PORT4+LU 17
 MOV 4(R1),R4 ;PUT "FOUND" IN R4
 BIC #357,R4 ;CLEAR UNWANTED BITS
 MOV #20,R5 ;PUT "EXPECTED" IN R5
 CMPB R5,R4 ;IS OCOR SET?
 BEQ 1S ;BR IF YES
 ERROR 5

1S:

***** TEST 15 *****
 ;*DOCMP TEST OF RTS AND OUT ACTIVE
 ;*SET SOM AND LOAD OUT DATA SILO
 ;*SINGLE STEP 2 DATA CLOCKS, VERIFY
 ;*THAT RTS AND ACTIVE ARE SET
 ;*****

TEST 15

2697 015410 000004
 2698 015412 012737 000015 001202
 2699 015420 012737 015546 001442
 2700
 2701 015426 104410

†ST15:

SCOPE ;*****
 MOV #15,\$STSTNM ; LOAD THE NO. OF THIS TEST
 MOV #TST16,NEXT ; POINT TO THE START OF NEXT TEST.
 ;R1 CONTAINS BASE KMC11 ADDRESS
 MSTCLR ;MASTER CLEAR KMC11

```

2702 015430 012711 004000      MOV      #BIT11,(R1)      ;SET LINE UNIT LOOP
2703 015434 012761 000001 000004  MOV      #1,4(R1)        ;LOAD PORT4 WITH BIT0
2704 015442 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2705 015444 122111      122111      ;SET SOM
2706 015446 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2707 015450 122110      122110      ;LOAD OUT DATA SILO
2708 015452 004737 030006      JSR      PC,OCOR        ;WAIT FOR OCOR
2709 015456 104413 000002      DATACLK, 2          ;CLOCK DATA FOUR TIMES
2710 015462 012702 000011      MOV      #11,R2        ;SAVE ADDRESS FOR TYPEOUT
2711 015466 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2712 015470 021224      021224      ;PORT4+LU 11
2713 015472 016104 000004      MOV      4(R1),R4      ;PUT "FOUND" IN R4
2714 015476 042704 000257      BIC      #257,R4      ;CLEAR UNWANTED BITS
2715 015502 012705 000120      MOV      #120,R5      ;PUT "EXPECTED" IN R5
2716 015506 120504      CMPB     R5,R4        ;IS ACTIVE SET?
2717 015510 001401      BEQ      1$          ;BR IF YES
2718 015512 104005      ERROR   5
2719 015514      1$:
2720 015514 012702 000013      MOV      #13,R2        ;SAVE ADDRESS FOR TYPEOUT
2721 015520 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2722 015522 021264      021264      ;PORT4+LU 13
2723 015524 016104 000004      MOV      4(R1),R4      ;PUT EXPECTED IN R4
2724 015530 042704 000337      BIC      #337,R4      ;CLEAR UNWANTED BITS
2725 015534 012705 000040      MOV      #BITS,R5      ;PUT "EXPECTED" IN R5, RTS SHOULD BE SET
2726 015540 120504      CMPB     R5,R4        ;IS RTS OK?
2727 015542 001401      BEQ      2$          ;BR IF YES
2728 015544 104005      ERROR   5            ;RTS ERROR
2729 015546      2$:

```

```

2730
2731
2732      ;***** TEST 16 *****
2733      ;*TEST OF OUT CLEAR
2734      ;*SET SOM AND LOAD OUT DATA SILO
2735      ;*SINGLE STEP DATA CLOCK, SET OUT CLEAR
2736      ;*VERIFY THAT OCOR,RTS, AND ACTIVE ARE CLEARED
2737      ;*****

```

```

2738      ; TEST 16
2739      ;-----
2740

```

```

2741      ;*****
2742 015546 000004      $T16: SCOPE
2743 015550 012737 000016 001202      MOV      #16,$TSTNM      ; LOAD THE NO. OF THIS TEST
2744 015556 012737 015744 001442      MOV      #TST17,NEXT     ; POINT TO THE START OF NEXT TEST.
2745      ;R1 CONTAINS BASE KMC11 ADDRESS
2746 015564 104410      MSTCLR      ;MASTER CLEAR KMC11
2747 015566 012711 004000      MOV      #BIT11,(R1)    ;SET LINE UNIT LOOP
2748 015572 012761 000001 000004  MOV      #1,4(R1)        ;LOAD PORT4 WITH BIT0
2749 015600 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2750 015602 122111      122111      ;SET SOM
2751 015604 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2752 015606 122110      122110      ;LOAD OUT DATA SILO
2753 015610 004737 030006      JSR      PC,OCOR        ;WAIT FOR OCOR
2754 015614 104413 000002      DATACLK, 2          ;CLOCK DATA FOUR TIMES
2755 015620 012761 000200 000004  MOV      #BIT7,4(R1)    ;SET BIT7 IN PORT4
2756 015626 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2757 015630 122111      122111      ;SET OUT CLEAR

```

```

2758 015632 104413 000001 DATACLK, #17,R2 1 ;GIVE A TICK TO CLEAR RTS
2759 015636 012702 000017 MOV ;SAVE ADDRESS FOR TYPEOUT
2760 015642 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2761 015644 021364 021364 ;PORT4+LU 17
2762 015646 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2763 015652 042704 000357 BIC #357,R4 ;CLEAR UNWANTED BITS
2764 015656 005005 CLR R5 ;PUT "EXPECTED" IN R5
2765 015660 120504 CMPB R5,R4 ;IS OCOR CLEARED?
2766 015662 001401 BEQ 15 ;BR IF YES
2767 015664 104005 ERROR 5
2768 015666 15:
2769 015666 012702 000013 MOV #13,R2 ;SAVE ADDRESS FOR TYPEOUT
2770 015672 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2771 015674 021264 021264 ;PORT4+LU 13
2772 015676 016104 000004 MOV 4(R1),R4 ;PUT EXPECTED IN R4
2773 015702 042704 000337 BIC #337,R4 ;CLEAR UNWANTED BITS
2774 015706 005005 CLR R5 ;PUT "EXPECTED" IN R5, RTS SHOULD BE CLEARED
2775 015710 120504 CMPB R5,R4 ;IS RTS OK?
2776 015712 001401 BEQ 25 ;BR IF YES
2777 015714 104005 ERROR 5 ;RTS ERROR
2778 015716 25:
2779 015716 012702 000011 MOV #11,R2 ;SAVE ADDRESS FOR TYPEOUT
2780 015722 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2781 015724 021224 021224 ;PORT4+LU11
2782 015726 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2783 015732 012705 000020 MOV #BIT4,R5 ;ONLY OUT READY SHOULD BE SET
2784 015736 120504 CMPB R5,R4 ;IS ACTIVE CLEAR?
2785 015740 001401 BEQ 35 ;BR IF YES
2786 015742 104005 ERROR 5 ;ERROR ACTIVE NOT CLEARED
2787 015744 35:
2788
2789
2790 ;***** TEST 17 *****
2791 ;*DDCMP TRANSMITTER TEST
2792 ;*SINGLE CLOCK THE CHARACTER 0
2793 ;*VERIFY EACH BIT POSITION AS IT
2794 ;*PASSES THE BIT WINDOW (SI BIT)
2795 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2796 ;*****
2797
2798 ; TEST 17
2799 ;-----
2800 ;*****
2801 015744 000004 TST17: SCOPE ;*****
2802 015746 012737 000017 001202 MOV #17,$TSTNM ; LOAD THE NO. OF THIS TEST
2803 015754 012737 016126 001442 MOV #TST20,NEXT ; POINT TO THE START OF NEXT TEST.
2804 ;R1 CONTAINS BASE KMC11 ADDRESS
2805 015762 104410 MSTCLR ;MASTER CLEAR KMC11
2806 015764 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
2807 015770 004737 030140 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2808 015774 012761 000001 000004 MOV #1,4(R1) ;SET BIT0 IN PORT4
2809 016002 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2810 016004 122111 122111 ;SET SOM!
2811 016006 012705 000000 MOV #0,R5 ;LOAD CHARACTER IN R5 FOR TYPEOUT
2812 016012 004737 030140 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2813 016016 010561 000004 MOV R5,4(R1) ;LOAD PORT4 WITH CHARACTER

```

2814	016022	104412		ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2815	016024	122110		122110			;LOAD OUT DATA
2816	016026	004737	030006	JSR	PC,OCOR		;WAIT FOR OCOR TO SET
2817	016032	005003		CLR	R3		;CLEAR BIT COUNTER
2818	016034	010502		MOV	R5,R2		;LOAD CHARACTER IN R2
2819	016036	104413	000002	DATACLK,		2	;2 TICKS TO SET UP TRANSMITTER
2820	016042	104413	000001	1\$:	DATACLK,	1	;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2821	016046	106002		RORB	R2		;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2822	016050	103005		BCC	2\$;BR IF CARRY CLEAR
2823	016052	004737	027754	JSR	PC,GETSI		;GET THE WINDOW
2824	016056	103406		BCS	3\$;BR IF BIT IS A MARK
2825	016060	104006		ERROR	6		;ERROR BIT WAS A SPACE
2826	016062	000404		BR	3\$;CONTINUE WITH TEST
2827	016064	004737	027754	2\$:	JSR	PC,GETSI	;GET THE WINDOW
2828	016070	103001		BCC	3\$;BR IF BIT IS A SPACE
2829	016072	104006		ERROR	6		;ERROR BIT WAS A MARK
2830	016074			3\$:			
2831	016074	005203		INC	R3		;NEXT BIT
2832	016076	022703	000010	CMP	#10,R3		;DONE YET?
2833	016102	001357		BNE	1\$;BR IF NO
2834	016104	104413	000014	DATACLK,		14	;CLOCK TRANSMITTER 14 MORE TICKS
2835	016110	104412		ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2836	016112	021264		021264			;PORT4+LU-13
2837	016114	032761	000040 000004	BIT	#BITS,4(R1)		;RTS SHOULD BE CLEAR NOW
2838	016122	001401		BEQ	4\$;PR IF YES
2839	016124	104034		ERROR	34		;ERROR, RTS NOT CLEAR
2840	016126			4\$:			

2841
 2842
 2843 ;***** TEST 20 *****
 2844 ;#DDCMP TRANSMITTER TEST
 2845 ;#SINGLE CLOCK THE CHARACTER 125
 2846 ;#VERIFY EACH BIT POSITION AS IT
 2847 ;#PASSES THE BIT WINDOW (SI BIT)
 2848 ;#ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
 2849 ;*****
 2850
 2851 ; TEST 20
 2852 ;-----
 2853 ;*****

2854	016126	000004		1\$T20:	SCOPE		
2855	016130	012737	000020 001202	MOV	#20,\$TSTNM		;LOAD THE NO. OF THIS TEST
2856	016136	012737	016310 001442	MOV	#T\$T21,NEXT		;POINT TO THE START OF NEXT TEST.
2857							
2858	016144	104410		MSTCLR			;R1 CONTAINS BASE KMC11 ADDRESS
2859	016146	012711	004000	MOV	#BIT11,(R1)		;MASTER CLEAR KMC11
2860	016152	004737	030140	JSR	PC,OUTRDY		;SET LINE UNIT LOOP
2861	016156	012761	000001 000004	MOV	#1,4(R1)		;WAIT FOR OUT-READY
2862	016164	104412		ROMCLK			;SET BIT0 IN PORT4
2863	016166	122111		122111			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2864	016170	012705	000125	MOV	#125,R5 ;LOAD CHARACTER IN R5 FOR TYPEOUT		;SET SOM!
2865	016174	004737	030140	JSR	PC,OUTRDY		;WAIT FOR OUT-READY
2866	016200	010561	000004	MOV	R5,4(R1)		;LOAD PORT4 WITH CHARACTER
2867	016204	104412		ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2868	016206	122110		122110			;LOAD OUT DATA
2869	016210	004737	030006	JSR	PC,OCOR		;WAIT FOR OCOR TO SET

BASIC TRANSMITTER TESTS

```

2870 016214 005003 CLR R3 ;CLEAR BIT COUNTER
2871 016216 010502 MOV R5,R2 ;LOAD CHARACTER IN R2
2872 016220 104413 000002 DATACLK, 2 ;2 TICKS TO SET UP TRANSMITTER
2873 016224 104413 000001 1$: DATACLK, 1 ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2874 016230 106002 RORB R2 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2875 016232 103005 BCC 2$ ;BR IF CARRY CLEAR
2876 016234 004737 027754 JSR PC,GETSI ;GET THE WINDOW
2877 016240 103406 BCS 3$ ;BR IF BIT IS A MARK
2878 016242 104006 ERROR 6 ;ERROR BIT WAS A SPACE
2879 016244 000404 BR 3$ ;CONTINUE WITH TEST
2880 016246 004737 027754 2$: JSR PC,GETSI ;GET THE WINDOW
2881 016252 103001 BCC 3$ ;BR IF BIT IS A SPACE
2882 016254 104006 ERROR 6 ;ERROR BIT WAS A MARK
2883 016256 3$:
2884 016256 005203 INC R3 ;NEXT BIT
2885 016260 022703 000010 CMP #10,R3 ;DONE YET?
2886 016264 001357 BNE 1$ ;BR IF NO
2887 016266 104413 000014 DATACLK, 14 ;CLOCK TRANSMITTER 14 MORE TICKS
2888 016272 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2889 016274 021264 021264 PORT4+LU-13
2890 016276 032761 000040 000004 BIT #BITS,4(R1) ;RTS SHOULD BE CLEAR NOW
2891 016304 001401 BEQ 4$ ;BR IF YES
2892 016306 104034 ERROR 34 ;ERROR, RTS NOT CLEAR
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906

```

```

;***** TEST 21 *****
;DDCMP TRANSMITTER TEST
;SINGLE CLOCK THE CHARACTER 252
;VERIFY EACH BIT POSITION AS IT
;PASSES THE BIT WINDOW (SI BIT)
;ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
;*****

```

TEST 21

```

2907 016310 000004 1$T21: SCOPE ;*****
2908 016312 012737 000021 001202 MOV #21,$TSTNM ;LOAD THE NO. OF THIS TEST
2909 016320 012737 016472 001442 MOV #TST22,NEXT ;POINT TO THE START OF NEXT TEST.
2910
2911 016326 104410 MSTCLR ;R1 CONTAINS BASE KMC11 ADDRESS
2912 016330 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR KMC11
2913 016334 004737 030140 JSR PC,OUTRDY ;SET LINE UNIT LOOP
2914 016340 012761 000001 000004 MOV #1,4(R1) ;WAIT FOR OUT-READY
2915 016346 104412 ROMCLK ;SET BIT0 IN PORT4
2916 016350 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2917 016352 012705 000252 MOV #252,R5 ;LOAD CHARACTER IN R5 FOR TYPEOUT
2918 016356 004737 030140 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2919 016362 010561 000004 MOV R5,4(R1) ;LOAD PORT4 WITH CHARACTER
2920 016366 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2921 016370 122110 122110 ;LOAD OUT DATA
2922 016372 004737 030006 JSR PC,OCOR ;WAIT FOR OCOR TO SET
2923 016376 005003 CLR R3 ;CLEAR BIT COUNTER
2924 016400 010502 MOV R5,R2 ;LOAD CHARACTER IN R2
2925 016402 104413 000002 DATACLK, 2 ;2 TICKS TO SET UP TRANSMITTER

```

BASIC TRANSMITTER TESTS

```

2926 016406 104413 000001 1S:  DATACLK,      1      ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2927 016412 106002          RORB      R2      ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2928 016414 103005          BCC      2S      ;BR IF CARRY CLEAR
2929 016416 004737 027754  JSR      PC,GETSI ;GET THE WINDOW
2930 016422 103406          BCS      3S      ;BR IF BIT IS A MARK
2931 016424 104006          ERROR   6        ;ERROR BIT WAS A SPACE
2932 016426 000404          BR       3S      ;CONTINUE WITH TEST
2933 016430 004737 027754  JSR      PC,GETSI ;GET THE WINDOW
2934 016434 103001          BCC      3S      ;BR IF BIT IS A SPACE
2935 016436 104006          ERROR   6        ;ERROR BIT WAS A MARK
2936 016440
2937 016440 005203          INC      R3      ;NEXT BIT
2938 016442 022703 000010  CMP      #10,R3  ;DONE YET?
2939 016446 001357          BNE      1S      ;BR IF NO
2940 016450 104413 000014  DATACLK,      14  ;CLOCK TRANSMITTER 14 MORE TICKS
2941 016454 104412          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2942 016456 021264          021264         ;PORT4+LU-13
2943 016460 032761 000040 000004  BIT      #BITS,4(R1) ;RTS SHOULD BE CLEAR NOW
2944 016466 001401          BEQ      4S      ;BR IF YES
2945 016470 104034          ERROR   34      ;ERROR, RTS NOT CLEAR
2946 016472
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959

```

```

;***** TEST 22 *****
;#DCHP TRANSMITTER TEST
;#SINGLE CLOCK THE CHARACTER 377
;#VERIFY EACH BIT POSITION AS IT
;#PASSES THE BIT WINDOW (SI BIT)
;#ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
;*****

```

TEST 22

```

2960 016472 000004          ;*****
2961 016474 012737 000022 001202  †TST2: SCOPE
2962 016502 012737 016654 001442  MOV      #22,$STNM      ; LOAD THE NO. OF THIS TEST
2963
2964 016510 104410          MOV      #TST23,NEXT   ; POINT TO THE START OF NEXT TEST.
2965 016512 012711 004000          MSTCLR          ; R1 CONTAINS BASE KMC11 ADDRESS
2966 016516 004737 030140          MOV      #BIT11,(R1)   ; MASTER CLEAR KMC11
2967 016522 012761 000001 000004  JSR      PC,OUTRDY     ; SET LINE UNIT LOOP
2968 016530 104412          MOV      #1,4(R1)     ; WAIT FOR OUT-READY
2969 016532 122111          ROMCLK          ; SET BIT0 IN PORT4
2970 016534 012705 000377          122111         ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2971 016540 004737 030140          MOV      #377,R5      ; SET SOM!
2972 016544 010561 000004          JSR      PC,OUTRDY     ; LOAD CHARACTER IN R5 FOR TYPEOUT
2973 016550 104412          MOV      #R5,4(R1)    ; WAIT FOR OUT-READY
2974 016552 122110          ROMCLK          ; LOAD PORT4 WITH CHARACTER
2975 016554 004737 030006          JSR      PC,OCOR      ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2976 016560 005003          CLR      R3          ; LOAD OUT DATA
2977 016562 010502          MOV      #R5,R2      ; WAIT FOR OCOR TO SET
2978 016564 104413 000002          DATACLK,      2   ; CLEAR BIT COUNTER
2979 016570 104413 000001 1S:  DATACLK,      1   ; LOAD CHARACTER IN R2
2980 016574 106002          RORB      R2          ; 2 TICKS TO SET UP TRANSMITTER
2981 016576 103005          BCC      2S          ; SHIFT NEXT BIT IN THE WINDOW (SI BIT)
                        ; SHIFT NEXT SOFTWARE BIT IN TO CARRY
                        ; BR IF CARRY CLEAR

```

BASIC TRANSMITTER TESTS

```

2982 016600 004737 027754 JSR PC,GETSI ;GET THE WINDOW
2983 016604 103406 BCS 3$ ;BR IF BIT IS A MARK
2984 016606 104006 ERROR 6 ;ERROR BIT WAS A SPACE
2985 016610 000404 BR 3$ ;CONTINUE WITH TEST
2986 016612 004737 027754 2$: JSR PC,GETSI ;GET THE WINDOW
2987 016616 103001 BCC 3$ ;BR IF BIT IS A SPACE
2988 016620 104006 ERROR 6 ;ERROR BIT WAS A MARK
2989 016622 3$:
2990 016622 005203 INC R3 ;NEXT BIT
2991 016624 022703 000010 CMP #10,R3 ;DONE YET?
2992 016630 001357 BNE 1$ ;BR IF NO
2993 016632 104413 000014 DATACLK, 14 ;CLOCK TRANSMITTER 14 MORE TICKS
2994 016636 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2995 016640 021264 021264 ;PORT4+LU-13
2996 016642 032761 000040 000004 BIT #BITS,4(R1) ;RTS SHOULD BE CLEAR NOW
2997 016650 001401 BEQ 4$ ;BR IF YES
2998 016652 104034 ERROR 34 ;ERROR, RTS NOT CLEAR
2999 016654 4$:

```

```

3000
3001
3002 ;***** TEST 23 *****
3003 ;#D0CMP TRANSMITTER TEST
3004 ;#SINGLE CLOCK A BINARY COUNT PATTERN
3005 ;#VERIFY EACH BIT POSITION AS IT
3006 ;#PASSES THE BIT WINDOW (SI BIT)
3007 ;#ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
3008 ;#AND R5 CONTAINS THE CHARACTER THAT FAILED
3009 ;*****

```

TEST 23

```

3010
3011 ;-----
3012 ;*****
3013 ;*****
3014 016654 000004 ;*****
3015 016656 012737 000023 001202 †ST23: SCOPE ;
3016 016664 012737 017062 001442 MOV #23,ST23M ; LOAD THE NO. OF THIS TEST
3017 ; MOV #ST24,NEXT ; POINT TO THE START OF NEXT TEST.
3018 016672 104410 MSTCLR ;R1 CONTAINS BASE KMC11 ADDRESS
3019 016674 012711 004000 MOV #BIT11,(R1) ;MASTER CLEAR KMC11
3020 016700 005003 CLR R3 ;SET LINE UNIT LOOP
3021 016702 005004 CLR R4 ;R3 CONTAINS BIT COUNT
3022 016704 005005 CLR R5 ;R4 CONTAINS CHAR TO BE LOADED IN SILO
3023 016706 004737 030140 JSR PC,OUTRDY ;R5 CONTAINS CHARACTER CURRENTLY BEING SHIFTED OUT
3024 016712 012761 000001 000004 MOV #1,4(R1) ;WAIT FOR OUT-READY
3025 016720 104412 ROMCLK ;SET BIT0 IN PORT4
3026 016722 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3027 016724 004737 030140 JSR PC,OUTRDY ;SET SOM!
3028 016730 010461 000004 MOV R4,4(R1) ;WAIT FOR OUT-READY
3029 016734 104412 ROMCLK ;LOAD PORT4 WITH CHARACTER
3030 016736 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3031 016740 005204 INC R4 ;LOAD OUT DATA
3032 016742 004737 030140 JSR PC,OUTRDY ;INCREMENT TO NEXT CHARACTER
3033 016746 010461 000004 MOV R4,4(R1) ;WAIT FOR OUT-READY
3034 016752 104412 ROMCLK ;LOAD PORT4 WITH CHARACTER
3035 016754 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3036 016756 004737 030006 JSR PC,OCOR ;LOAD OUT DATA
3037 016762 104413 000002 DATACLK, 2 ;WAIT FOR OCOR TO SET
; 2 TICKS TO SET UP TRANSMITTER

```

BASIC TRANSMITTER TESTS

```

3038 016766 005003          4S: CLR R3          ;CLEAR BIT COUNTER
3039 016770 010502          MOV RS,R2        ;LOAD CHARACTER IN R2
3040 016772 104413 000001  1S: DATACLK, 1    ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
3041 016776 106002          RORB R2          ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
3042 017000 103005          BCC 2S          ;BR IF CARRY CLEAR
3043 017002 004737 027754  JSR PC,GETSI    ;GET THE WINDOW
3044 017006 103406          BCS 3S          ;BR IF BIT IS A MARK
3045 017010 104006          ERROR 6         ;ERROR BIT WAS A SPACE
3046 017012 000404          BR 3S           ;CONTINUE WITH TEST
3047 017014 004737 027754  2S: JSR PC,GETSI  ;GET THE WINDOW
3048 017020 103001          BCC 3S          ;BR IF BIT IS A SPACE
3049 017022 104006          ERROR 6         ;ERROR BIT WAS A MARK
3050 017024
3051 017024 005203          3S: INC R3          ;NEXT BIT
3052 017026 022703 000010  CMP #10,R3      ;DONE YET?
3053 017032 001357          BNE 1S          ;BR IF NO
3054 017034 005204          INC R4          ;NEXT CHARACTER
3055 017036 004737 030140  JSR PC,OUTRDY   ;WAIT FOR OUT-READY
3056 017042 010461 000004  MOV R4,4(R1)    ;LOAD PORT4 WITH CHARACTER
3057 017046 104412          ROMCLK         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3058 017050 122110          122110         ;LOAD OUT DATA
3059 017052 005205          INC R5          ;NEXT CHARACTER
3060 017054 022705 000400  CMP #400,R5     ;DONE YET?
3061 017060 001342          BNE 4S          ;BR IF NO
3062 017062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073

```

```

;***** TEST 24 *****
;DDCMP STRIP SYNC TEST
;SET LU LOOP, SINGLE STEP 5 SYNC.
;VERIFY THAT IN ACTIVE DOES NOT SET
;*****

```

TEST 24

```

3074 017062 000004          ;*****
3075 017064 012737 000024 001202 1ST24: SCOPE
3076 017072 012737 017150 001442  MOV #24,$STNM   ; LOAD THE NO. OF THIS TEST
3077                                MOV #TST25,NEXT ; POINT TO THE START OF NEXT TEST.
3078 017100 104410          ;R1 CONTAINS BASE KMC11 ADDRESS
3079 017102 012711 004000  MSTCLR          ;MASTER CLEAR KMC11
3080 017106 012702 000012  MOV #BIT11,(R1) ;SET LU LOOP
3081 017112 004737 030024  JSR PC,SYNC     ;SAVE LU REG FOR TYPEOUT
3082 017116 000005          5              ;SINGLE CLOCK 5 SYNC CHARACTERS
3083 017120 104413 000054  DATACLK, 54   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3084 017124 104412          ROMCLK         ;PORT4+LU12
3085 017126 021244          021244         ;PUT "FOUND" IN R4
3086 017130 016104 000004  MOV 4(R1),R4    ;CLEAR UNWANTED BITS
3087 017134 042704 000277  BIC #277,R4    ;PUT "EXPECTED" IN R5
3088 017140 005005          CLR R5          ;IS ACTIVE CLEAR?
3089 017142 120504          CMPB R5,R4     ;BR IF YES
3090 017144 001401          BEQ 1S        ;ERROR ACTIVE IS NOT CLEAR
3091 017146 104040          ERROR 40
3092 017150
3093

```


BASIC RECEIVER TESTS

3150 017322 001401
3151 017324 104040
3152 017326

15: BEQ 15 ;BR IF YES
ERROR 40 ;ERROR ACTIVE IS NOT CLEAR

***** TEST 27 *****
;DDCMP IN ACTIVE TEST
;SET LU LOOP, SINGLE STEP 2 SYNCs AND A NON-SYNC (301)
;VERIFY THAT IN ACTIVE IS SET

TEST 27

3163
3164 017326 000004
3165 017330 012737 000027 001202
3166 017336 012737 017416 001442
3167
3168 017344 104410
3169 017346 012711 004000
3170 017352 012702 000012
3171 017356 004737 030024
3172 017362 000002
3173 017364 104413 000034
3174 017370 104412
3175 017372 021244
3176 017374 016104 000004
3177 017400 042704 000277
3178 017404 012705 000100
3179 017410 120504
3180 017412 001401
3181 017414 104040
3182 017416

15: ;*****
↑ST27: SCOPE ;
MOV #27,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #TST30,NEXT ; POINT TO THE START OF NEXT TEST.
;R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ;MASTER CLEAR KMC11
MOV #BIT11,(R1) ;SET LU LOOP
MOV #12,R2 ;SAVE LU REG FOR TYPEOUT
JSR PC,SYNC ;SINGLE CLOCK 2 SYNC CHARACTERS
2
DATACLK, 34 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;PORT4+LUI2
021244 ;PUT "FOUND" IN R4
MOV 4(R1),R4 ;CLEAR UNWANTED BITS
BIC #277,R4 ;PUT "EXPECTED" IN R5
MOV #BIT6,R5 ;IS ACTIVE SET?
CMPB R5,R4 ;BR IF YES
BEQ 15 ;ERROR ACTIVE IS NOT SET
ERROR 40

***** TEST 30 *****
;IN CLEAR TEST
;SYNC UP RECEIVER AND TRANSMIT A CHARACTER
;WAIT FOR IN RDY, THEN SET IN CLEAR
;VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED

TEST 30

3193
3194
3195 017416 000004
3196 017420 012737 000030 001202
3197 017426 012737 017570 001442
3198
3199 017434 104410
3200 017436 012702 000012
3201 017442 012711 004000
3202 017446 004737 030172
3203 017452 000301
3204 017454 104413 000053
3205 017460 104414 000002

15: ;*****
↑ST30: SCOPE ;
MOV #30,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #TST31,NEXT ; POINT TO THE START OF NEXT TEST.
;R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ;MASTER CLEAR KMC11
MOV #12,R2 ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
MOV #BIT11,(R1) ;SET LINE UNIT LOOP
JSR PC,CHAR ;LOAD SILO WITH 3 SYNCs
301 ;AND A NON-SYNC (301)
DATACLK, 53 ;SINGLE CLOCK THE DATA
TIMER, 2 ;WAIT FOR INRDY

```

3206 017464 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3207 017466 021244 ;PORT4+LU 12
3208 017470 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3209 017474 042704 000357 BIC #357,R4 ;CLEAR UNWANTED BITS
3210 017500 012705 000020 MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
3211 017504 120504 CMPB R5,R4 ;IS INRDY SET?
3212 017506 001401 BEQ 1$
3213 017510 104040 ERROR 40 ;ERROR, INRDY IS NOT SET
3214 017512
3215 017512 012761 000200 000004 1$: MOV #BIT7,4(R1) ;LOAD PORT4
3216 017520 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3217 017522 122112 ;SET IN CLEAR
3218 017524 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3219 017526 021244 ;PORT4+LU 12
3220 017530 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3221 017534 042704 000277 BIC #277,R4 ;CLEAR UNWANTED BITS
3222 017540 005005 CLR R5 ;PUT "EXPECTED" IN R5
3223 017542 120504 CMPB R5,R4 ;IS IN ACTIVE CLEAR?
3224 017544 001401 BEQ 2$
3225 017546 104040 ERROR 40 ;ERROR, IN ACTIVE IS NOT CLEAR
3226 017550
3227 017550 016104 000004 2$: MOV 4(R1),R4 ;PUT "FOUND" IN R4
3228 017554 042704 000357 BIC #357,R4 ;CLEAR UNWANTED BITS
3229 017560 005005 CLR R5 ;PUT "EXPECTED" IN R5
3230 017562 120504 CMPB R5,R4 ;IS INRDY CLEARED?
3231 017564 001401 BEQ 3$
3232 017566 104040 ERROR 40 ;ERROR, INRDY IS NOT CLEARED
3233 017570
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244

```

```

;***** TEST 31 *****
;DDCMP BASIC RECEICER TEST
;SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
;VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
;*****

```

TEST 31

```

3245 017570 000004 ;*****
3246 017572 012737 000031 001202 †ST31: SCOPE
3247 017600 012737 017704 001442 MOV #31,$STSTM ; LOAD THE NO. OF THIS TEST
MOV #ST32,NEXT ; POINT TO THE START OF NEXT TEST.
3248 MSTCLR ;R1 CONTAINS BASE KMC11 ADDRESS
3249 017606 104410 ;MASTER CLEAR KMC11
3250 017610 012702 000012 MOV #12,R2 ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
3251 017614 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
3252 017620 004737 030172 JSR PC,CHAR ;LOAD SILO WITH 3 SYNC
3253 017624 000000 0 ;AND THE CHARACTER 0
3254 017626 104413 000053 DATACLK, 53 ;SINGLE CLOCK THE DATA
3255 017632 104414 000002 TIMER, 2 ;WAIT FOR INRDY
3256 017636 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3257 017640 021244 ;PORT4+LU 12
3258 017642 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3259 017646 042704 000357 BIC #357,R4 ;CLEAR UNWANTED BITS
3260 017652 012705 000020 MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
3261 017656 120504 CMPB R5,R4 ;IS INRDY SET?

```

BASIC RECEIVER TESTS

3262 017660 001401
 3263 017662 104040
 3264 017664
 3265 017664 104412
 3266 017666 021204
 3267 017670 016104 000004
 3268 017674 005005
 3269 017676 120504
 3270 017700 001401
 3271 017702 104010
 3272 017704

```

1$: BEQ 1$
      ERROR 40 ;ERROR, INRDY IS NOT SET

      ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      021204 ;PORT4+IN DATA
      MOV 4(R1),R4 ;PUT "FOUND" IN R4
      CLR R5 ;PUT "EXPECTED" IN R5
      CMPB R5,R4 ;WAS A 0 RECEIVED?
      BEQ 2$
      ERROR 10 ;ERROR, RECEIVED DATA IS WRONG
2$:
  
```

```

;***** TEST 32 *****
;DDCMP BASIC RECEICER TEST
;SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
;VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
;*****
  
```

TEST 32

3281
 3282
 3283
 3284 017704 000004
 3285 017706 012737 000032 001202
 3286 017714 012737 020022 001442
 3287
 3288 017722 104410
 3289 017724 012702 000012
 3290 017730 012711 004000
 3291 017734 004737 030172
 3292 017740 000125
 3293 017742 104413 000053
 3294 017746 104414 000002
 3295 017752 104412
 3296 017754 021244
 3297 017756 016104 000004
 3298 017762 042704 000357
 3299 017766 012705 000020
 3300 017772 120504
 3301 017774 001401
 3302 017776 104040
 3303 020000
 3304 020000 104412
 3305 020002 021204
 3306 020004 016104 000004
 3307 020010 012705 000125
 3308 020014 120504
 3309 020016 001401
 3310 020020 104010
 3311 020022

```

;*****
TST32: SCOPE
        MOV #32,$STSTNM ; LOAD THE NO. OF THIS TEST
        MOV #TST33,NEXT ; POINT TO THE START OF NEXT TEST.

        MSTCLR ;R1 CONTAINS BASE KMC11 ADDRESS
        MOV #12,R2 ;MASTER CLEAR KMC11
        MOV #BIT11,(R1) ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
        JSR PC,CHAR ;SET LINE UNIT LOOP
        125 ;LOAD SILO WITH 3 SYNC
        DATACLK, 53 ;AND THE CHARACTER 125
        TIMER, 2 ;SINGLE CLOCK THE DATA
        ROMCLK ;WAIT FOR INRDY
        021244 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        MOV 4(R1),R4 ;PORT4+LU 12
        BIC #357,R4 ;PUT "FOUND" IN R4
        MOV #BIT4,R5 ;CLEAR UNWANTED BITS
        CMPB R5,R4 ;PUT "EXPECTED" IN R5
        BEQ 1$ ;IS INRDY SET?
        ERROR 40 ;ERROR, INRDY IS NOT SET

1$: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      021204 ;PORT4+IN DATA
      MOV 4(R1),R4 ;PUT "FOUND" IN R4
      MOV #125,R5 ;PUT "EXPECTED" IN R5
      CMPB R5,R4 ;WAS A 125 RECEIVED?
      BEQ 2$
      ERROR 10 ;ERROR, RECEIVED DATA IS WRONG
2$:
  
```

```

;***** TEST 33 *****
;DDCMP BASIC RECEICER TEST
;SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
;VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
  
```

3312
 3313
 3314
 3315
 3316
 3317

```

3318
3319
3320
3321
3322
3323 020022 000004
3324 020024 012737 000033 001202
3325 020032 012737 020140 001442
3326
3327 020040 104410
3328 020042 012702 000012
3329 020046 012711 004000
3330 020052 004737 030172
3331 020056 000252
3332 020060 104413 000053
3333 020064 104414 000002
3334 020070 104412
3335 020072 021244
3336 020074 016104 000004
3337 020100 042704 000357
3338 020104 012705 000020
3339 020110 120504
3340 020112 001401
3341 020114 104040
3342 020116
3343 020116 104412
3344 020120 021204
3345 020122 016104 000004
3346 020126 012705 000252
3347 020132 120504
3348 020134 001401
3349 020136 104010
3350 020140
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362 020140 000004
3363 020142 012737 000034 001202
3364 020150 012737 020256 001442
3365
3366 020156 104410
3367 020160 012702 000012
3368 020164 012711 004000
3369 020170 004737 030172
3370 020174 000377
3371 020176 104413 000053
3372 020202 104414 000002
3373 020206 104412

```

```

;:*****
; TEST 33
;:*****
TST33: SCOPE
MOV #33,$STNM ; LOAD THE NO. OF THIS TEST
MOV #TST34,NEXT ; POINT TO THE START OF NEXT TEST.
; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
MOV #12,R2 ; SAVE REG ADDRESS IN R2 FOR TYPEOUT
MOV #BIT11,(R1) ; SET LINE UNIT LOOP
JSR PC,CHAR ; LOAD SILO WITH 3 SYNC
252 ; AND THE CHARACTER 252
DATACLK, 53 ; SINGLE CLOCK THE DATA
TIMER, 2 ; WAIT FOR INRDY
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021244 ; PORT4+LU 12
MOV 4(R1),R4 ; PUT "FOUND" IN R4
BIC #357,R4 ; CLEAR UNWANTED BITS
MOV #BIT4,R5 ; PUT "EXPECTED" IN R5
CMPB R5,R4 ; IS INRDY SET?
BEQ 1$ ; ERROR, INRDY IS NOT SET
ERROR 40
1$: ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ; PORT4+IN DATA
MOV 4(R1),R4 ; PUT "FOUND" IN R4
MOV #252,R5 ; PUT "EXPECTED" IN R5
CMPB R5,R4 ; WAS A 252 RECEIVED?
BEQ 2$
ERROR 10 ; ERROR, RECEIVED DATA IS WRONG
2$:
;:***** TEST 34 *****
;:DDCMP BASIC RECEICER TEST
;:SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
;:VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
;:*****
; TEST 34
;:*****
TST34: SCOPE
MOV #34,$STNM ; LOAD THE NO. OF THIS TEST
MOV #TST35,NEXT ; POINT TO THE START OF NEXT TEST.
; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
MOV #12,R2 ; SAVE REG ADDRESS IN R2 FOR TYPEOUT
MOV #BIT11,(R1) ; SET LINE UNIT LOOP
JSR PC,CHAR ; LOAD SILO WITH 3 SYNC
377 ; AND THE CHARACTER 377
DATACLK, 53 ; SINGLE CLOCK THE DATA
TIMER, 2 ; WAIT FOR INRDY
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

```

3374 020210 021244          021244          :PORT4+LU 12
3375 020212 016104 000004      MOV      4(R1),R4      :PUT "FOUND" IN R4
3376 020216 042704 000357      BIC      #357,R4      :CLEAR UNWANTED BITS
3377 020222 012705 000020      MOV      #BIT4,R5     :PUT "EXPECTED" IN R5
3378 020226 120504          CMPB     R5,R4        :IS INRDY SET?
3379 020230 001401          BEQ      1$          ;ERROR, INRDY IS NOT SET
3380 020232 104040          ERROR    40
3381 020234          1$:
3382 020234 104412          ROMCLK   :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3383 020236 021204          021204      :PORT4+IN DATA
3384 020240 016104 000004      MOV      4(R1),R4      :PUT "FOUND" IN R4
3385 020244 012705 000377      MOV      #377,R5     :PUT "EXPECTED" IN R5
3386 020250 120504          CMPB     R5,R4        :WAS A 377 RECEIVED?
3387 020252 001401          BEQ      2$          ;ERROR, RECEIVED DATA IS WRONG
3388 020254 104010          ERROR    10
3389 020256          2$:
    
```

```

3392          :***** TEST 35 *****
3393          :*DDCMP DATA TEST
3394          :*THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
3395          :*CHECKING EACH CHARACTER AS IT IS RECEIVED
3396          :*****
    
```

```

3397          : TEST 35
3398          :-----
3399          :*****
    
```

```

3400          :*****
3401 020256 000004          TST35: SCOPE
3402 020260 012737 000035 001202      MOV      #35,$TSTNM    ; LOAD THE NO. OF THIS TEST
3403 020266 012737 020406 001442      MOV      #TST36,NEXT  ; POINT TO THE START OF NEXT TEST.
3404          :*****
3405          :R1 CONTAINS BASE KMC11 ADDRESS
3406          :MASTER CLEAR KMC11
3407          :START BINARY COUNT AT ZERO
3408          :CLEAR BITSTUFF FLAG
3409          :R2 IS "EXPECTED" DATA
3410          :R3 IS CHARACTER COUNT
3411          :SET LINE UNIT LOOP
3412          :LOAD SILO WITH COUNT PATTERN
3413          :SYNC RECEIVER AND GET IT ACTIVE
3414          :CLOCK IN 73 CHARACTERS
3415          :WAIT FOR INRDY
3416          :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3417          :PORT4+IN DATA
3418          :PUT "FOUND" IN R4
3419          :PUT "EXPECTED" IN R5
3420          :IS DATA CORRECT?
3421          :BR IF YES
3422          :DATA ERROR
3423          :NEXT CHARACTER
3424          :ALL DONE?
3425          :BR IF YES
3426          :DECREMENT CHARACTER COUNT
3427          :BR IF SILO NOT EMPTY
3428          :LOAD SILO WITH MORE OF COUNT PATTERN
3429          :RELOAD CHARACTER COUNT
3429          :CONTINUE
    
```

3430 020406

3\$:

***** TEST 36 *****
*DDCMP DATA TEST
*THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
*CHECKING EACH CHARACTER AS IT IS RECEIVED
*THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
*EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12

TEST 36

3444 020406 000004
3445 020410 012737 000036 001202
3446 020416 012737 020546 001442
3447
3448 020424 104410
3449 020426 005037 030610
3450 020432 005037 030612
3451 020436 005002
3452 020440 012703 000073
3453 020444 005011
3454 020446 012761 000040 000004
3455 020454 104412
3456 020456 122112
3457 020460 004737 030350
3458 020464 104413 000043
3459 020470 104413 000730
3460 020474 004737 030614
3461 020500 104412
3462 020502 021204
3463 020504 016104 000004
3464 020510 010205
3465 020512 120504
3466 020514 001401
3467 020516 104010
3468 020520 005202
3469 020522 022702 000400
3470 020526 001407
3471 020530 005303
3472 020532 001360
3473 020534 004737 030350
3474 020540 012703 000073
3475 020544 000751
3476 020546

1\$:
4\$:
2\$:
3\$:
TST36: SCOPE ; LOAD THE NO. OF THIS TEST
MOV #36,\$STNM ; POINT TO THE START OF NEXT TEST.
MOV #TST37,NEXT
; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
CLR SCHAR ; START BINARY COUNT AT ZERO
CLR STUFLG ; CLEAR BITSTUFF FLAG
CLR R2 ; R2 IS "EXPECTED" DATA
MOV #73,R3 ; R3 IS CHARACTER COUNT
CLR (R1) ; CLEAR LU LOOP IN MAINT REG
MOV #BITS,4(R1) ; LOAD PORT4
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122112 ; SET LU LOOP IN LU REG 12
JSR PC,SILOLD ; LOAD SILO WITH COUNT PATTERN
DATACLK, 43 ; SYNC RECEIVER AND GET IT ACTIVE
DATACLK, 730 ; CLOCK IN 73 CHARACTERS
JSR PC,INRDY ; WAIT FOR INRDY
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ; PORT4+IN DATA
MOV 4(R1),R4 ; PUT "FOUND" IN R4
MOV R2,R5 ; PUT "EXPECTED" IN R5
CMPB R5,R4 ; IS DATA CORRECT?
BEQ 2\$; BR IF YES
ERROR 10 ; DATA ERROR
INC R2 ; NEXT CHARACTER
CMP #400,R2 ; ALL DONE?
BEQ 3\$; BR IF YES
DEC R3 ; DECREMENT CHARACTER COUNT
BNE 4\$; BR IF SILO NOT EMPTY
JSR PC,SILOLD ; LOAD SILO WITH MORE OF COUNT PATTERN
MOV #73,R3 ; RELOAD CHARACTER COUNT
BR 1\$; CONTINUE

***** TEST 37 *****
*TRANSMITTER MARK TEST
*SINGLE CLOCK 3 SYNCs AND A 301 AND 20 EXTRA
*CLOCK TICKS, VERIFY THAT A 301, A 377 AND A 377
*WERE RECEIVED INDICATING THAT THE TRANSMITTER WENT
*TO A MARK STATE FOR 16 BITS WHEN OUT SILO WAS EMPTY

3477
3478
3479
3480
3481
3482
3483
3484
3485

```

3486
3487
3488
3489
3490 020546 000004
3491 020550 012737 000037 001202
3492 020556 012737 020706 001442
3493
3494 020564 104410
3495 020566 012711 004000
3496 020572 004737 030172
3497 020576 000301
3498 020600 104413 000073
3499 020604 004737 030614
3500 020610 104412
3501 020612 021204
3502 020614 016104 000004
3503 020620 012705 000301
3504 020624 120504
3505 020626 001401
3506 020630 104010
3507 020632 004737 030614
3508 020636 104412
3509 020640 021204
3510 020642 016104 000004
3511 020646 012705 000377
3512 020652 120504
3513 020654 001401
3514 020656 104010
3515 020660 004737 030614
3516 020664 104412
3517 020666 021204
3518 020670 016104 000004
3519 020674 012705 000377
3520 020700 120504
3521 020702 001401
3522 020704 104010
3523 020706

```

```

; TEST 37
;-----
;*****
†ST37: SCOPE
MOV #37,$STSTNM ; LOAD THE NO. OF THIS TEST
MOV #TST40,NEXT ; POINT TO THE START OF NEXT TEST.
; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
MOV #BIT11,(R1) ; SET LINE UNIT LOOP
JSR PC,CHAR ; LOAD SILO WITH 3 SYNC
301 ; AND A 301
DATACLK, 73 ; CLOCK THE 301 IN AND 20 EXTRA TICKS
JSR PC,INRDY ; WAIT FOR INRDY
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ; PORT4+IN DATA
MOV 4(R1),R4 ; PUT "FOUND" IN R4
MOV #301,R5 ; PUT "EXPECTED" IN R5
CMPB R5,R4 ; WAS A 301 RECEIVED?
BEQ 1$
ERROR 10 ; ERROR FIRST CHARACTER INCORRECT
1$: JSR PC,INRDY ; WAIT FOR INRDY
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ; PORT4+IN DATA
MOV 4(R1),R4 ; PUT "FOUND" IN R4
MOV #377,R5 ; PUT "EXPECTED" IN R5
CMPB R5,R4 ; WAS A 377 RECEIVED?
BEQ 2$
ERROR 10 ; ERROR, 377 WAS NOT RECEIVED
2$: JSR PC,INRDY ; WAIT FOR INRDY
ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ; PORT4+IN DATA
MOV 4(R1),R4 ; PUT "FOUND" IN R4
MOV #377,R5 ; PUT "EXPECTED" IN R5
CMPB R5,R4 ; WAS A 377 RECEIVED?
BEQ 3$
ERROR 10 ; ERROR, 177 WAS NOT RECEIVED
3$:
;*****
;***** TEST 40 *****
;CABLE TURNAROUND TEST
;CLEAR LINE UNIT LOOP, SET DTR
;VERIFY THAT RING AND MODEM READY ARE SET
;CLEAR DTR, VERIFY THAT RING AND MRDY ARE CLEARED
;*****
; TEST 40
;-----
;*****
†ST40: SCOPE
MOV #40,$STSTNM ; LOAD THE NO. OF THIS TEST
MOV #TST41,NEXT ; POINT TO THE START OF NEXT TEST.
; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
BIT #BIT13,STAT1 ; IS LINE UNIT M8202?

```

```

3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536 020706 000004
3537 020710 012737 000040 001202
3538 020716 012737 021104 001442
3539
3540 020724 104410
3541 020726 032737 020000 002050

```

```

3542 020734 001004 BNE .+12 ;BR IF YES (DO TEST EVEN IF NO LOOP-BACK CONN)
3543 020736 032737 040000 002050 BIT #BIT14,STAT1 ;IS TURNAROUND CONNECTOR ON?
3544 020744 001457 BEQ 2$ ;SKIP TEST IF NO
3545 020746 005011 CLR (R1) ;CLEAR LINE UNIT LOOP
3546 020750 012761 000100 000004 MOV #100,4(R1) ;LOAD PORT4
3547 020756 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3548 020760 122113 122113 ;SET DTR
3549 020762 104414 000002 TIMER, 2 ;WAIT
3550 020766 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3551 020770 021264 021264 ;PORT4+LUI3
3552 020772 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3553 020776 042704 000023 BIC #23,R4 ;CLEAR UNWANTED BITS
3554 021002 012705 000310 MOV #310,R5 ;PUT "EXPECTED" IN R5
3555 021006 032737 020000 002050 BIT #BIT13,STAT1 ;IS LINE UNIT M8202?
3556 021014 001402 BEQ .+6 ;BR IF NO
3557 021016 042705 000200 BIC #BIT7,R5 ;NO RING ON M8202
3558 021022 120504 CMPB R5,R4 ;ARE RING AND MRDY SET?
3559 021024 001401 BEQ 1$
3560 021026 104011 ERROR 11 ;ERROR, RING OR MRDY NOT SET
3561 021030 005061 000004 1$: CLR 4(R1) ;CLEAR PORT4
3562 021034 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3563 021036 122113 122113 ;CLEAR DTR
3564 021040 104414 000002 TIMER, 2
3565 021044 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3566 021046 021264 021264 ;PORT4+LUI3
3567 021050 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3568 021054 042704 000023 BIC #23,R4 ;CLEAR UNWANTED BITS
3569 021060 005005 CLR R5 ;PUT "EXPECTED" IN R5
3570 021062 032737 020000 002050 BIT #BIT13,STAT1 ;IS LINE UNIT M8202?
3571 021070 001402 BEQ .+6 ;BR IF NO
3572 021072 052705 000010 BIS #BIT3,R5 ;MRDY SET ON M8202
3573 021076 120504 CMPB R5,R4 ;ARE RING AND MRDY CLEAR?
3574 021100 001401 BEQ 2$
3575 021102 104011 ERROR 11 ;ERROR, RING OR MRDY NOT CLEAR
3576 021104 2$:
3577
3578
3579 ;***** TEST 41 *****
3580 ;*CABLE TURNAROUND TEST
3581 ;*CLEAR LINE UNIT LOOP, LOAD OUT DATA SILO
3582 ;*VERIFY THAT ALL MODEM SIGNALS ARE SET
3583 ;*****
3584
3585 ; TEST 41
3586 ;-----
3587 ;*****
3588 021104 000004 1$T41: SCOPE
3589 021106 012737 000041 001202 MOV #41,$TSTNM ; LOAD THE NO. OF THIS TEST
3590 021114 012737 021264 001442 MOV #TST42,NEXT ; POINT TO THE START OF NEXT TEST.
3591 ;R1 CONTAINS BASE KMC11 ADDRESS
3592 021122 104410 MSTCLR ;MASTER CLEAR KMC11
3593 021124 032737 020000 002050 BIT #BIT13,STAT1 ;IS LINE UNIT M8202?
3594 021132 001004 BNE .+12 ;BR IF YES (DO TEST EVEN IF NO LOOP-BACK CONN)
3595 021134 032737 040000 002050 BIT #BIT14,STAT1 ;IS TURNAROUND CONNECTOR ON?
3596 021142 001450 BEQ 1$ ;SKIP TEST IF NO
3597 021144 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP

```

```

3598 021150 012761 000100 000004      MOV      #100, 4(R1)      ;LOAD PORT4
3599 021156 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3600 021160 122113      122113      ;CLEAR ALL MODEM SIGNALS, EXCEPT DTR
3601 021162 104414      000002      TIMER, 2      ;WAIT
3602 021166 012761 000001 000004      MOV      #1,4(R1)      ;LOAD PORT4
3603 021174 104412      ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3604 021176 122111      122111      ;SET SOM
3605 021200 004537 031256      JSR      RS,MESLD      ;FILL OUT DATA SILO
3606 021204 031540      MESDAT      ;WITH 64 CHARACTERS
3607 021206 000100      64.
3608 021210 012700 000050      MOV      #50,RO      ;PREPARE FOR DELAY
3609 021214 005011      CLR      (R1)      ;CLEAR LINE UNIT LOOP
3610 021216
3611 021216 104412      2$: ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3612 021220 021264      021264      ;PORT4+LU13
3613 021222 016104      000004      MOV      4(R1),R4      ;PUT "FOUND" IN R4
3614 021226 042704      000023      BIC      #23,R4      ;CLEAR UNWANTED BITS
3615 021232 012705      000354      MOV      #354,RS      ;PUT "EXPECTED" IN RS
3616 021236 032737 020000 002050      BIT      #BIT13,STAT1 ;IS LINE UNIT M8202?
3617 021244 001402      BEQ      .+6      ;BR IF NO
3618 021246 042705      000200      BIC      #BIT7,RS      ;NO RING ON M8202
3619 021252 120504      CMPB     RS,R4      ;COMPARE EXPECTED AND FOUND
3620 021254 001403      BEQ      1$      ;BR IF OK
3621 021256 005300      DEC      RO      ;DEC DELAY COUNT
3622 021260 001356      BNE      2$      ;BR IF NOT ZERO
3623 021262 104011      ERROR    11      ;ERROR, ALL SIGNALS ARE NOT SET
3624 021264
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
    
```

```

;***** TEST 42 *****
; *TEST OF CRC OPERATION
; *USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
; *0, VERIFY THE LSB OF THE BCC ON EACH SHIFT
; *TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
;*****
    
```

TEST 42

```

3637 021264 000004      1$T42: SCOPE
3638 021266 012737 000042 001202      MOV      #42,$STSTNM      ; LOAD THE NO. OF THIS TEST
3639 021274 012737 021600 001442      MOV      #TST43,NEXT      ; POINT TO THE START OF NEXT TEST.
3640 021302 012737 021316 001444      MOV      #64$,$LOCK      ; ADDRESS FOR LOCK ON DATA.
3641
3642 021310 104410      MSTCLR      ; R1 CONTAINS BASE KMC11 ADDRESS
3643 021312 012711 004000      MOV      #BIT11,(R1)      ; MASTER CLEAR KMC11
3644 021316 004737 031320      64$: JSR      PC,CLR10      ; SET LU LOOP
3645 021322 005000      CLR      RO      ; CLEAR BCC REGISTERS
3646 021324 012737 120001 030754      MOV      #CRC16,XPOLY      ; START SHIFT COUNTER AT ZERO
3647 021332 012737 000000 021372      MOV      #0,65$      ; LOAD POLYNOMIAL FOR SOFTWARE BCC
3648 021340 005037 021374      CLR      67$      ; LOAD CHAR FOR SOFTWARE BCC
3649 021344 004737 030760      JSR      PC,BCCLD      ; CLEAR OLD SOFTWARE BCC
3650 021350 000000      0      ; LOAD OUT SILO WITH 2 SYNC
3651 021352 104413 000021      DATACLK, 21      ; AND THE CHARACTER 0
3652 021356 104413 000001      65$: DATACLK, 1      ; GET TRANSMITTER ACTIVE
3653 021362 005200      INC      RO      ; SHIFT BCC ONCE
    ; BUMP SHIFT COUNT
    
```

BASIC RECEIVER TESTS

3654	021364	004537	030650		JSR	R5,SIMBCC		: CALCULATE SOFTWARE BCC LSB
3655	021370	000001			1			: ONE SHIFT
3656	021372	000000		66\$:	0			: DATA CHARACTER
3657	021374	000000		67\$:	0			: OLD BCC
3658	021376	103405			BCS	68\$: BR IF SOFT BCC LSB IS SET
3659	021400	004737	031072		JSR	PC,GETQ0		: GET HARDWARE TRANSMITTER BCC LSB
3660	021404	103006			BCC	69\$: BR IF HARD BCC LSB IS CLEAR
3661	021406	104012			ERROR	12		: ERROR, BCC LSB IS SET
3662	021410	000404			BR	69\$: CONTINUE
3663	021412	004737	031072	68\$:	JSR	PC,GETQ0		: GET HARDWARE TRANSMITTER BCC LSB
3664	021416	103401			BCS	69\$: BR IF HARD BCC LSB IS SET
3665	021420	104016			ERROR	16		: ERROR, HARD BCC LSB IS CLEAR
3666	021422			69\$:				
3667	021422	006037	021372		ROR	66\$: SHIFT SOFT DATA
3668	021426	013737	030756	021374	MOV	CALBCC,67\$: LOAD OLD SOFT BCC
3669	021434	022700	000010		CMP	#10,RO		: DONE YET?
3670	021440	001346			BNE	65\$: BR IF NOT DONE
3671	021442	104405			SCOPI			: SCOPE SUBTEST (SM09=1)
3672	021444	012737	021452	001444	MOV	#71\$,LOCK		: NEW SCOPE1
3673	021452	004737	031320	71\$:	JSR	PC,CLR10		: CLEAR BCC REGISTERS
3674	021456	005000			CLR	RO		: START SHIFT COUNTER AT ZERO
3675	021460	012737	120001	030754	MOV	#CRC16,XPOLY		: LOAD POLYNOMIAL FOR SOFTWARE BCC
3676	021466	012737	000000	021526	MOV	#0,73\$: LOAD CHAR FOR SOFTWARE BCC
3677	021474	005037	021530		CLR	74\$: CLEAR OLD SOFTWARE BCC
3678	021500	004737	030760		JSR	PC,BCCLD		: LOAD OUT SILO WITH 2 SYNCS
3679	021504	000000			0			: AND THE CHARACTER 0
3680	021506	104413	000032		DATACLK,	32		: GET RECEIVER ACTIVE
3681	021512	104413	000001	72\$:	DATACLK,	1		: SHIFT BCC ONCE
3682	021516	005200			INC	RO		: BUMP SHIFT COUNT
3683	021520	004537	030650		JSR	R5,SIMBCC		: CALCULATE SOFTWARE BCC LSB
3684	021524	000001			1			: ONE SHIFT
3685	021526	000000		73\$:	0			: DATA CHARACTER
3686	021530	000000		74\$:	0			: OLD BCC
3687	021532	103405			BCS	75\$: BR IF SOFT BCC LSB IS SET
3688	021534	004737	031104		JSR	PC,GETQ1		: GET HARDWARE RECEIVER BCC LSB
3689	021540	103006			BCC	76\$: BR IF HARD BCC LSB IS CLEAR
3690	021542	104013			ERROR	13		: ERROR, BCC LSB IS SET
3691	021544	000404			BR	76\$: CONTINUE
3692	021546	004737	031104	75\$:	JSR	PC,GETQ1		: GET HARDWARE RECEIVER BCC LSB
3693	021552	103401			BCS	76\$: BR IF HARD BCC LSB IS SET
3694	021554	104017			ERROR	17		: ERROR, BCC LSB IS CLEAR
3695	021556			76\$:				
3696	021556	006037	021526		ROR	73\$: SHIFT SOFT DATA
3697	021562	013737	030756	021530	MOV	CALBCC,74\$: LOAD OLD SOFT BCC
3698	021570	022700	000010		CMP	#10,RO		: DONE YET?
3699	021574	001346			BNE	72\$: BR IF NOT DONE
3700	021576	104405			SCOPI			: SCOPE SUBTEST (SM09=1)
3701	021600			77\$:				

3702
3703
3704
3705
3706
3707
3708
3709

```

***** TEST 43 *****
: *TEST OF CRC OPERATION
: *USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
: *377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
: *TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
: *****

```

```

3710
3711
3712
3713
3714 021600 000004
3715 021602 012737 000043 001202
3716 021610 012737 022114 001442
3717 021616 012737 021632 001444
3718
3719 021624 104410
3720 021626 012711 004000
3721 021632 004737 031320
3722 021636 005000
3723 021640 012737 120001 030754
3724 021646 012737 000377 021706
3725 021654 005037 021710
3726 021660 004737 030760
3727 021664 000377
3728 021666 104413 000021
3729 021672 104413 000001
3730 021676 005200
3731 021700 004537 030650
3732 021704 000001
3733 021706 000000
3734 021710 000000
3735 021712 103405
3736 021714 004737 031072
3737 021720 103006
3738 021722 104012
3739 021724 000404
3740 021726 004737 031072
3741 021732 103401
3742 021734 104016
3743 021736
3744 021736 006037 021706
3745 021742 013737 030756 021710
3746 021750 022700 000010
3747 021754 001346
3748 021756 104405
3749 021760 012737 021766 001444
3750 021766 004737 031320
3751 021772 005000
3752 021774 012737 120001 030754
3753 022002 012737 000377 022042
3754 022010 005037 022044
3755 022014 004737 030760
3756 022020 000377
3757 022022 104413 000032
3758 022026 104413 000001
3759 022032 005200
3760 022034 004537 030650
3761 022040 000001
3762 022042 000000
3763 022044 000000
3764 022046 103405
3765 022050 004737 031104

```

TEST 43

```

*****
TST43: SCOPE
MOV #43,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #ST44,NEXT ; POINT TO THE START OF NEXT TEST.
MOV #64$ ,LOCK ; ADDRESS FOR LOCK ON DATA.
; R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ; MASTER CLEAR KMC11
MOV #BIT11,(R1) ; SET LU LOOP
JSR PC,CLR10 ; CLEAR BCC REGISTERS
CLR RO ; START SHIFT COUNTER AT ZERO
MOV #CRC16,XPOLY ; LOAD POLYNOMIAL FOR SOFTWARE BCC
MOV #377,66$ ; LOAD CHAR FOR SOFTWARE BCC
CLR 67$ ; CLEAR OLD SOFTWARE BCC
JSR PC,BCCLD ; LOAD OUT SILO WITH 2 SYNC
377 ; AND THE CHARACTER 377
DATACLK, 21 ; GET TRANSMITTER ACTIVE
DATACLK, 1 ; SHIFT BCC ONCE
64$: INC RO ; BUMP SHIFT COUNT
JSR RS,SIMBCC ; CALCULATE SOFTWARE BCC LSB
1 ; ONE SHIFT
65$: 0 ; DATA CHARACTER
67$: 0 ; OLD BCC
BCS 68$ ; BR IF SOFT BCC LSB IS SET
JSR PC,GETQ0 ; GET HARDWARE TRANSMITTER BCC LSB
BCC 69$ ; BR IF HARD BCC LSB IS CLEAR
ERROR 12 ; ERROR, BCC LSB IS SET
BR 69$ ; CONTINUE
68$: JSR PC,GETQ0 ; GET HARDWARE TRANSMITTER BCC LSB
BCS 69$ ; BR IF HARD BCC LSB IS SET
ERROR 16 ; ERROR, HARD BCC LSB IS CLEAR
69$: ROR 66$ ; SHIFT SOFT DATA
MOV CALBCC,67$ ; LOAD OLD SOFT BCC
CMP #10,RO ; DONE YET?
BNE 65$ ; BR IF NOT DONE
SCOPE1 ; SCOPE SUBTEST (SM09=1)
MOV #71$,LOCK ; NEW SCOPE1
71$: JSR PC,CLR10 ; CLEAR BCC REGISTERS
CLR RO ; START SHIFT COUNTER AT ZERO
MOV #CRC16,XPOLY ; LOAD POLYNOMIAL FOR SOFTWARE BCC
MOV #377,73$ ; LOAD CHAR FOR SOFTWARE BCC
CLR 74$ ; CLEAR OLD SOFTWARE BCC
JSR PC,BCCLD ; LOAD OUT SILO WITH 2 SYNC
377 ; AND THE CHARACTER 377
72$: DATACLK, 32 ; GET RECEIVER ACTIVE
DATACLK, 1 ; SHIFT BCC ONCE
INC RO ; BUMP SHIFT COUNT
JSR RS,SIMBCC ; CALCULATE SOFTWARE BCC LSB
1 ; ONE SHIFT
73$: 0 ; DATA CHARACTER
74$: 0 ; OLD BCC
BCS 75$ ; BR IF SOFT BCC LSB IS SET
75$: JSR PC,GETQ1 ; GET HARDWARE RECEIVER BCC LSB

```

BASIC RECEIVER TESTS

3766	022054	103006			BCC	76\$: BR IF HARD BCC LSB IS CLEAR
3767	022056	104013			ERROR	13		: ERROR, BCC LSB IS SET
3768	022060	000404			BR	76\$: CONTINUE
3769	022062	004737	031104		75\$: JSR	PC,GETQI		: GET HARDWARE RECEIVER BCC LSB
3770	022066	103401			BCS	76\$: BR IF HARD BCC LSB IS SET
3771	022070	104017			ERROR	17		: ERROR, BCC LSB IS CLEAR
3772	022072				76\$: ROR	73\$: SHIFT SOFT DATA
3773	022072	006037	022042		MOV	CALBCC,74\$: LOAD OLD SOFT BCC
3774	022076	013737	030756	022044	CMP	810,RO		: DONE YET?
3775	022104	022700	000010		BNE	72\$: BR IF NOT DONE
3776	022110	001346			SCOPI			: SCOPE SUBTEST (SM09=1)
3777	022112	104405			77\$:			
3778	022114							
3779								
3780								
3781								
3782								
3783								
3784								
3785								
3786								
3787								
3788								
3789								
3790								

```

:***** TEST 44 *****
:TEST OF CRC OPERATION
:USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
:*125, VERIFY THE LSB OF THE BCC ON EACH SHIFT
:TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
:*****

```

: TEST 44

3791	022114	000004			ST44: SCOPE			:*****
3792	022116	012737	000044	001202	MOV	#44,STSTNM		: LOAD THE NO. OF THIS TEST
3793	022124	012737	022430	001442	MOV	#TST45,NEXT		: POINT TO THE START OF NEXT TEST.
3794	022132	012737	022146	001444	MOV	#64\$,LOCK		: ADDRESS FOR LOCK ON DATA.
3795								: R1 CONTAINS BASE KMC11 ADDRESS
3796	022140	104410			MSTCLR			: MASTER CLEAR KMC11
3797	022142	012711	004000		MOV	#BIT11,(R1)		: SET LU LOOP
3798	022146	004737	031320		64\$: JSR	PC,CLRIO		: CLEAR BCC REGISTERS
3799	022152	005000			CLR	RO		: START SHIFT COUNTER AT ZERO
3800	022154	012737	120001	030754	MOV	#CRC16,XPOLY		: LOAD POLYNOMIAL FOR SOFTWARE BCC
3801	022162	012737	000125	022222	MOV	#125,66\$;		: LOAD CHAR FOR SOFTWARE BCC
3802	022170	005037	022224		CLR	67\$: CLEAR OLD SOFTWARE BCC
3803	022174	004737	030760		JSR	PC,BCCLD		: LOAD OUT SILO WITH 2 SYNC
3804	022200	000125			125			: AND THE CHARACTER 125
3805	022202	104413	000021		DATACLK,	21		: GET TRANSMITTER ACTIVE
3806	022206	104413	000001		65\$: DATACLK,	1		: SHIFT BCC ONCE
3807	022212	005200			INC	RO		: BUMP SHIFT COUNT
3808	022214	004537	030650		JSR	RS,SIMBCC		: CALCULATE SOFTWARE BCC LSB
3809	022220	000001			1			: ONE SHIFT
3810	022222	000000			66\$: 0			: DATA CHARACTER
3811	022224	000000			67\$: 0			: OLD BCC
3812	022226	103405			BCS	68\$: BR IF SOFT BCC LSB IS SET
3813	022230	004737	031072		JSR	PC,GETQ0		: GET HARDWARE TRANSMITTER BCC LSB
3814	022234	103006			BCC	69\$: BR IF HARD BCC LSB IS CLEAR
3815	022236	104012			ERROR	12		: ERROR, BCC LSB IS SET
3816	022240	000404			BR	69\$: CONTINUE
3817	022242	004737	031072		68\$: JSR	PC,GETQ0		: GET HARDWARE TRANSMITTER BCC LSB
3818	022246	103401			BCS	69\$: BR IF HARD BCC LSB IS SET
3819	022250	104016			ERROR	16		: ERROR, HARD BCC LSB IS CLEAR
3820	022252				69\$:			
3821	022252	006037	022222		ROR	66\$: SHIFT SOFT DATA

```

3822 022256 013737 030756 022224      MOV      CALBCC,67$      ;LOAD OLD SOFT BCC
3823 022264 022700 000010                CMP      #10,RO        ;DONE YET?
3824 022270 001346                BNE      65$           ;BR IF NOT DONE
3825 022272 104405                SCOPI                     ;SCOPE SUBTEST (SM09=1)
3826 022274 012737 022302 001444      MOV      #71$,LOCK     ;NEW SCOPE1
3827 022302 004737 031320      71$:    JSR      PC,CLR10    ;CLEAR BCC REGISTERS
3828 022306 005000                CLR      RO           ;START SHIFT COUNTER AT ZERO
3829 022310 012737 120001 030754      MOV      #CRC16,XPOLY  ;LOAD POLYNOMIAL FOR SOFTWARE BCC
3830 022316 012737 000125 022356      MOV      #125,73$;    ;LOAD CHAR FOR SOFTWARE BCC
3831 022324 005037 022360                CLR      74$         ;CLEAR OLD SOFTWARE BCC
3832 022330 004737 030760      JSR      PC,BCCLD     ;LOAD OUT SILO WITH 2 SYNC
3833 022334 000125                125                    ;AND THE CHARACTER 125
3834 022336 104413 000032      DATACLK, 32         ;GET RECEIVER ACTIVE
3835 022342 104413 000001      72$:    DATACLK, 1    ;SHIFT BCC ONCE
3836 022346 005200                INC      RO           ;BUMP SHIFT COUNT
3837 022350 004537 030650      JSR      R5,SIMBCC    ;CALCULATE SOFTWARE BCC LSB
3838 022354 000001                1                      ;ONE SHIFT
3839 022356 000000      73$:    0              ;DATA CHARACTER
3840 022360 000000      74$:    0              ;OLD BCC
3841 022362 103405                BCS     75$          ;BR IF SOFT BCC LSB IS SET
3842 022364 004737 031104      JSR      PC,GETQI    ;GET HARDWARE RECEIVER BCC LSB
3843 022370 103006                BCC     76$          ;BR IF HARD BCC LSB IS CLEAR
3844 022372 104013                ERROR  13           ;ERROR, BCC LSB IS SET
3845 022374 000404                BR      76$         ;CONTINUE
3846 022376 004737 031104      75$:    JSR      PC,GETQI    ;GET HARDWARE RECEIVER BCC LSB
3847 022402 103401                BCS     76$          ;BR IF HARD BCC LSB IS SET
3848 022404 104017                ERROR  17           ;ERROR, BCC LSB IS CLEAR
3849 022406                76$:
3850 022406 006037 022356      ROR      73$         ;SHIFT SOFT DATA
3851 022412 013737 030756 022360      MOV      CALBCC,74$  ;LOAD OLD SOFT BCC
3852 022420 022700 000010                CMP      #10,RO        ;DONE YET?
3853 022424 001346                BNE      72$         ;BR IF NOT DONE
3854 022426 104405                SCOPI                     ;SCOPE SUBTEST (SM09=1)
3855 022430      77$:
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868 022430 000004                ;***** TEST 45 *****
3869 022432 012737 000045 001202      ;*TEST OF CRC OPERATION
3870 022440 012737 022744 001442      ;*USING THE CRC16 POLYNOMIAL, SINGLE CLOCK THE CHARACTER
3871 022446 012737 022462 001444      ;*252. VERIFY THE LSB OF THE BCC ON EACH SHIFT
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000

```

BASIC RECEIVER TESTS

3878	022476	012737	000252	022536	MOV	#252,66\$;	: LOAD CHAR FOR SOFTWARE BCC
3879	022504	005037	022540		CLR	67\$: CLEAR OLD SOFTWARE BCC
3880	022510	004737	030760		JSR	PC,BCCLD	: LOAD OUT SILO WITH 2 SYNC
3881	022514	000252			252		: AND THE CHARACTER 252
3882	022516	104413	000021		DATACLK,	21	: GET TRANSMITTER ACTIVE
3883	022522	104413	000001	65\$:	DATACLK,	1	: SHIFT BCC ONCE
3884	022526	005200			INC	RO	: BUMP SHIFT COUNT
3885	022530	004537	030650		JSR	RS,SIMBCC	: CALCULATE SOFTWARE BCC LSB
3886	022534	000001			1		: ONE SHIFT
3887	022536	000000		66\$:	0		: DATA CHARACTER
3888	022540	000000		67\$:	0		: OLD BCC
3889	022542	103405			BCS	68\$: BR IF SOFT BCC LSB IS SET
3890	022544	004737	031072		JSR	PC,GETQO	: GET HARDWARE TRANSMITTER BCC LSB
3891	022550	103006			BCC	69\$: BR IF HARD BCC LSB IS CLEAR
3892	022552	104012			ERROR	12	: ERROR, BCC LSB IS SET
3893	022554	000404			BR	69\$: CONTINUE
3894	022556	004737	031072	68\$:	JSR	PC,GETQO	: GET HARDWARE TRANSMITTER BCC LSB
3895	022562	103401			BCS	69\$: BR IF HARD BCC LSB IS SET
3896	022564	104016			ERROR	16	: ERROR, HARD BCC LSB IS CLEAR
3897	022566			69\$:			
3898	022566	006037	022536		ROR	66\$: SHIFT SOFT DATA
3899	022572	013737	030756	022540	MOV	CALBCC,67\$: LOAD OLD SOFT BCC
3900	022600	022700	000010		CMP	#10,RO	: DONE YET?
3901	022604	001346			BNE	65\$: BR IF NOT DONE
3902	022606	104405			SCOPI		: SCOPE SUBTEST (SW09=1)
3903	022610	012737	022616	001444	MOV	#71\$,LOCK	: NEW SCOPE1
3904	022616	004737	031320	71\$:	JSR	PC,CLRIO	: CLEAR BCC REGISTERS
3905	022622	005000			CLR	RO	: START SHIFT COUNTER AT ZERO
3906	022624	012737	120001	030754	MOV	#CRC16,XPOLY	: LOAD POLYNOMIAL FOR SOFTWARE BCC
3907	022632	012737	000252	022672	MOV	#252,73\$;	: LOAD CHAR FOR SOFTWARE BCC
3908	022640	005037	022674		CLR	74\$: CLEAR OLD SOFTWARE BCC
3909	022644	004737	030760		JSR	PC,BCCLD	: LOAD OUT SILO WITH 2 SYNC
3910	022650	000252			252		: AND THE CHARACTER 252
3911	022652	104413	000032		DATACLK,	32	: GET RECEIVER ACTIVE
3912	022656	104413	000001	72\$:	DATACLK,	1	: SHIFT BCC ONCE
3913	022662	005200			INC	RO	: BUMP SHIFT COUNT
3914	022664	004537	030650		JSR	RS,SIMBCC	: CALCULATE SOFTWARE BCC LSB
3915	022670	000001			1		: ONE SHIFT
3916	022672	000000		73\$:	0		: DATA CHARACTER
3917	022674	000000		74\$:	0		: OLD BCC
3918	022676	103405			BCS	75\$: BR IF SOFT BCC LSB IS SET
3919	022700	004737	031104		JSR	PC,GETQI	: GET HARDWARE RECEIVER BCC LSB
3920	022704	103006			BCC	76\$: BR IF HARD BCC LSB IS CLEAR
3921	022706	104013			ERROR	13	: ERROR, BCC LSB IS SET
3922	022710	000404			BR	76\$: CONTINUE
3923	022712	004737	031104	75\$:	JSR	PC,GETQI	: GET HARDWARE RECEIVER BCC LSB
3924	022716	103401			BCS	76\$: BR IF HARD BCC LSB IS SET
3925	022720	104017			ERROR	17	: ERROR, BCC LSB IS CLEAR
3926	022722			76\$:			
3927	022722	006037	022672		ROR	73\$: SHIFT SOFT DATA
3928	022726	013737	030756	022674	MOV	CALBCC,74\$: LOAD OLD SOFT BCC
3929	022734	022700	000010		CMP	#10,RO	: DONE YET?
3930	022740	001346			BNE	72\$: BR IF NOT DONE
3931	022742	104405			SCOPI		: SCOPE SUBTEST (SW09=1)
3932	022744			77\$:			
3933							

```

3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944 022744 000004
3945 022746 012737 000046 001202
3946 022754 012737 023202 001442
3947
3948 022762 104410
3949 022764 012711 004000
3950 022770 005003
3951 022772 005004
3952 022774 005005
3953 022776 005037 023100
3954 023002 012737 120001 030754
3955 023010 004737 031122
3956 023014 010461 000004
3957 023020 104412
3958 023022 122110
3959 023024 005204
3960 023026 010461 000004
3961 023032 104412
3962 023034 122110
3963 023036 005204
3964 023040 010461 000004
3965 023044 104412
3966 023046 122110
3967 023050 004737 030006
3968 023054 104413 000021
3969 023060 010537 023076
3970 023064 104413 000001
3971 023070 004537 030650
3972 023074 000001
3973 023076 000000
3974 023100 000000
3975 023102 103405
3976 023104 004737 031072
3977 023110 103006
3978 023112 104020
3979 023114 000404
3980 023116 004737 031072
3981 023122 103401
3982 023124 104021
3983
3984 023126
3985 023126 006037 023076
3986 023132 013737 030756 023100
3987 023140 005203
3988 023142 022703 000010
3989 023146 001346

```

```

***** TEST 46 *****
*TRANSMITTER CRC TEST
*USING THE CRC16 POLYNOMIAL, SINGLE CLOCK A BINARY
*COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT
*****

; TEST 46
-----
*****
†ST46: SCOPE
MOV #46,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #TST47,NEXT ; POINT TO THE START OF NEXT TEST.

;R1 CONTAINS BASE KMC11 ADDRESS
;MASTER CLEAR KMC11
;SET LINE UNIT LOOP
;ZERO BIT COUNT
;R4 CONTAINS CHAR TO BE LOADED IN SILO
;R5 CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
;CLEAR SOFT BCC
;LOAD POLYNOMIAL
;LOAD SILO WITH 2 SYNCS, SOM SET
;PORT4+CHAR
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD OUT DATA
;INCREMENT TO NEXT CHARACTER
;PORT4+CHAR
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD OUT DATA
;INCREMENT TO NEXT CHARACTER
;PORT4+CHAR
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD OUT DATA
;WAIT FOR OCOR
;CLOCK DATA
;LOAD CHAR FOR SOFT CRC
;SHIFT BCC ONCE
;CALCULATE SOFT BCC
;SOFT SHIFT COUNT
;SOFT CHARACTER
;OLD SOFT BCC
;BR IF SOFT BCC LSB IS SET
; ;GET HARDWARE TRANSMITTER BCC LSB
;BR IF OK (CLEARED)
;ERROR, BCC LSB WAS SET
;CONTINUE WITH TEST
; ;GET HARDWARE TRANSMITTER BCC LSB
;BR IF OK (SET)
;ERROR, BCC LSB WAS CLEAR

1$: MOV R5,3$
2$: DATACLK,1
3$: 0
4$: 0
5$: JSR PC,GET00
; ;GET HARDWARE TRANSMITTER BCC LSB
;BR IF OK (SET)
;ERROR, BCC LSB WAS CLEAR

6$: ROR 3$
MOV CALBCC,4$
INC R3
CMP #10,R3
BNE 2$
;SHIFT SOFT DATA
;LOAD OLD SOFT BCC
;INCREMENT BIT COUNTER
;DONE A FULL CHARACTER YET?
;BR IF NO

```

BASIC RECEIVER TESTS

```

3990 023150 005003 CLR R3 ;RESTART BIT COUNTER
3991 023152 005204 INC R4 ;INCREMENT DATA FOR SILO
3992 023154 022704 000400 CMP #400,R4 ;DONE BINARY COUNT YET?
3993 023160 003404 BLE 9$ ;BR IF YES
3994 023162 010461 000004 MOV R4,4(R1) ;PORT4+DATA
3995 023166 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3996 023170 122110 122110 ;LOAD OUT DATA
3997 023172 005205 9$: INC R5 ;INCREMENT DATA
3998 023174 022705 000400 CMP #400,R5 ;DONE BINARY PATTERN YET?
3999 023200 001327 BNE 1$ ;BR IF NO
4000 023202 7$:
4001
4002
4003 ;***** TEST 47 *****
4004 ;*RECEIVER CRC TEST
4005 ;*USING THE CRC16 POLYNOMIAL, SINGLE CLOCK A BINARY
4006 ;*COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT
4007 ;*****
4008
4009 ; TEST 47
4010 -----
4011 ;*****
4012 023202 000004 1$T47: SCOPE ;*****
4013 023204 012737 000047 001202 MOV #47,$TSTNM ; LOAD THE NO. OF THIS TEST
4014 023212 012737 023440 001442 MOV #TST50,NEXT ; POINT TO THE START OF NEXT TEST.
4015 ;R1 CONTAINS BASE KMC11 ADDRESS
4016 023220 104410 MSTCLR ;MASTER CLEAR KMC11
4017 023222 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
4018 023226 005003 CLR R3 ;ZERO BIT COUNT
4019 023230 005004 CLR R4 ;R4 CONTAINS CHAR TO BE LOADED IN SILO
4020 023232 005005 CLR R5 ;R5 CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
4021 023234 005037 023336 CLR 4$ ;CLEAR SOFT BCC
4022 023240 012737 120001 030754 MOV #CRC16,XPOLY ;LOAD POLYNOMIAL
4023 023246 004737 031122 JSR PC,SYNLD ;LOAD SILO WITH 2 SYNCS, SOM SET
4024 023252 010461 000004 MOV R4,4(R1) ;PORT4+CHAR
4025 023256 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4026 023260 122110 122110 ;LOAD OUT DATA
4027 023262 005204 INC R4 ;INCREMENT TO NEXT CHARACTER
4028 023264 010461 000004 MOV R4,4(R1) ;PORT4+CHAR
4029 023270 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4030 023272 122110 122110 ;LOAD OUT DATA
4031 023274 005204 INC R4 ;INCREMENT TO NEXT CHARACTER
4032 023276 010461 000004 MOV R4,4(R1) ;PORT4+CHAR
4033 023302 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4034 023304 122110 122110 ;LOAD OUT DATA
4035 023306 004737 030006 JSR PC,OCOR ;WAIT FOR OCOR
4036 023312 104413 000032 DATACLK,32 ;CLOCK DATA
4037 023316 010537 023334 1$: MOV R5,3$ ;LOAD CHAR FOR SOFT CRC
4038 023322 104413 000001 2$: DATACLK,1 ;SHIFT BCC ONCE
4039 023326 004537 030650 JSR R5,SIMBCC ;CALCULATE SOFT BCC
4040 023332 000001 1 ;SOFT SHIFT COUNT
4041 023334 000000 3$: 0 ;SOFT CHARACTER
4042 023336 000000 4$: 0 ;OLD SOFT BCC
4043 023340 103405 BCS 5$ ;BR IF SOFT BCC LSB IS SET
4044 023342 004737 031104 JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
4045 023346 103006 BCC 6$ ;BR IF OK (CLEARED)

```

BASIC RECEIVER TESTS

```

4046 023350 104022          ERROR 22          ;ERROR, BCC LSB WAS SET
4047 023352 000404          BR      6$          ;CONTINUE WITH TEST
4048 023354 004737 031104 5$: JSR      PC,GETQI          ;GET HARDWARE RECEIVER BCC LSB
4049 023360 103401          BCS     6$          ;BR IF OK (SET)
4050 023362 104023          ERROR 23          ;ERROR, BCC LSB WAS CLEAR
4051
4052 023364          6$:
4053 023364 006037 023334          ROR     3$          ;SHIFT SOFT DATA
4054 023370 013737 030756 023336 MOV     CALBCC,4$    ;LOAD OLD SOFT BCC
4055 023376 005203          INC     R3          ;INCREMENT BIT COUNTER
4056 023400 022703 000010          CMP     #10,R3      ;DONE A FULL CHARACTER YET?
4057 023404 001346          BNE     2$          ;BR IF NO
4058 023406 005003          CLR     R3          ;RESTART BIT COUNTER
4059 023410 005204          INC     R4          ;INCREMENT DATA FOR SILO
4060 023412 022704 000400          CMP     #400,R4     ;DONE BINARY COUNT YET?
4061 023416 003404          BLE     9$          ;BR IF YES
4062 023420 010461 000004          MOV     R4,4(R1)    ;PORT4+DATA
4063 023424 104412          ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4064 023426 122110          122110 ;LOAD OUT DATA
4065 023430 005205          9$: INC     R5          ;INCREMENT DATA
4066 023432 022705 000400          CMP     #400,R5     ;DONE BINARY PATTERN YET?
4067 023436 001327          BNE     1$          ;BR IF NO
4068 023440          7$:
4069
4070
4071          ;***** TEST 50 *****
4072          ;*TRANSMITTER DDCMP CRC TEST
4073          ;*THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
4074          ;*BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
4075          ;*WINDOW. THE FOUR CHARACTERS ARE 0,125,252,377
4076          ;*THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC
4077          ;*****
4078
4079          ; TEST 50
4080          ;-----
4081          ;*****
4082 023440 000004          †ST50: SCOPE
4083 023442 012737 000050 001202 MOV     #50,$ST51M ; LOAD THE NO. OF THIS TEST
4084 023450 012737 023772 001442 MOV     #ST51,NEXT ; POINT TO THE START OF NEXT TEST.
4085          ;R1 CONTAINS BASE KMC11 ADDRESS
4086 023456 104410          MSTCLR ;MASTER CLEAR KMC11
4087
4088          ;LOAD OUT DATA SILO
4089
4090 023460 012711 004000          MOV     #BIT11,(R1) ;SET LINE UNIT LOOP
4091 023464 012704 031540          MOV     #MESDAT,R4 ;LOAD POINTER TO DATA
4092 023470 005037 023564          CLR     10$        ;CLEAR SOFT BCC
4093 023474 012700 000004          MOV     #4,R0       ;LOAD CHARACTER COUNT
4094 023500 004737 031122          JSR     PC,SYNLD    ;LOAD 2 SYNCs IN OUT SILO
4095 023504 004737 030140          JSR     PC,OUTRDY   ;WAIT FOR OUTRDY
4096 023510 004537 031256          JSR     R5,MESLD    ;LOAD SILO WITH 4 CHAR MESS
4097 023514 031540          MESDAT ;ADDRESS OF MESSAGE
4098 023516 000004          4          ;NUMBER OF CHARACTERS
4099 023520 004737 031232          JSR     PC,EOM      ;LOAD GARBAGE CHARACTER, WITH EOM SET
4100 023524 004737 030006          JSR     PC,OCOR     ;WAIT FOR OCOR
4101 023530 005003          CLR     R3          ;CLEAR BIT COUNTER

```

```

4102 023532 104413 000022          DATACLK,22          ;CLOCK DATA
4103 023536 112405          12$: MOV      (R4)+,R5      ;LOAD R5 WITH CHAR
4104 023540 010502          MOV      R5,R2        ;LOAD R2 WITH CHAR
4105
4106          ;CHECK FIRST FOUR CHARACTER MESSAGE
4107          ;IN THE BIT WINDOW (0,125,252,377)
4108
4109 023542 012737 120001 030754    MOV      #CRC16,XPOLY  ;LOAD POLYNOMIAL
4110 023550 010537 023562          MOV      R5,67$      ;LOAD SOFT CHAR FOR BCC
4111 023554 004537 030650          JSR      R5,SIMBCC    ;CALCULATE SOFT BCC
4112 023560 000010          10          ;SHIFT COUNT
4113 023562 000000          67$: 0              ;CHARACTER
4114 023564 000000          10$: 0              ;OLD BCC
4115 023566 013737 030756 023564    MOV      CALBCC,10$   ;LOAD SOFT BCC FOR NEXT SHIFT
4116 023574 104413 000001          64$: DATACLK, 1      ;SHIFT DATA IN TO BIT WINDOW
4117 023600 106002          RORB    R2           ;SHIFT SOFT DATA
4118 023602 103005          BCC     65$          ;BR IF A SPACE
4119 023604 004737 027754          JSR     PC,GETSI     ;LOOK AT BIT WINDOW
4120 023610 103406          BCS     66$          ;BR IF OK (MARK)
4121 023612 104006          ERROR  6            ;ERROR, BIT WINDOW WAS A SPACE
4122 023614 000404          BR      66$          ;CONTINUE
4123 023616 004737 027754          65$: JSR     PC,GETSI     ;LOOK AT BIT WINDOW
4124 023622 103001          BCC     66$          ;BR IF OK (SPACE)
4125 023624 104006          ERROR  6            ;ERROR, BIT WINDOW WAS A MARK
4126 023626
4127 023628 005203          66$: INC     R3        ;BUMP BIT COUNTER
4128 023630 022703 000010          CMP     #10,R3       ;DONE FULL 8 BITS YET
4129 023634 001357          BNE     64$          ;BR IF NO
4130 023636 005003          CLR     R3           ;CLEAR BIT COUNTER
4131 023640 005300          DEC     R0           ;DEC CHARACTER COUNT
4132 023642 001335          BNE     12$          ;BR IF NOT DONE YET
4133
4134          ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4135
4136 023644 013700 030756          MOV     CALBCC,R0    ;PUT BCC IN R0
4137 023650 104413 000001          68$: DATACLK, 1      ;SHIFT HARDWARE BCC
4138 023654 006000          ROR     R0           ;SHIFT SOFT BCC
4139 023656 103005          BCC     69$          ;BR IF CARRY CLEAR
4140 023660 004737 027754          JSR     PC,GETSI     ;LOOK AT BIT WINDOW
4141 023664 103406          BCS     70$          ;BR IF OK (MARK)
4142 023666 104014          ERROR  14           ;ERROR, CRC WRONG (SPACE)
4143 023670 000404          BR      70$          ;CONTINUE
4144 023672 004737 027754          69$: JSR     PC,GETSI     ;LOOK AT BIT WINDOW
4145 023676 103001          BCC     70$          ;BR IF OK (SPACE)
4146 023700 104014          ERROR  14           ;ERROR, CRC WRONG (MARK)
4147 023702          70$:
4148 023702 005203          INC     R3           ;BUMP BIT COUNTER
4149 023704 022703 000020          CMP     #20,R3       ;FINISHED BCC YET?
4150 023710 001357          BNE     68$          ;BR IF NO
4151 023712 005003          CLR     R3           ;CLEAR BIT COUNTER
4152
4153          ;CHECK TO SEE IF TRANSMITTER IS MARKING
4154
4155 023714 104413 000001          2$:  DATACLK, 1      ;CLOCK TRANSMITTER
4156 023720 004737 027754          JSR     PC,GETSI     ;LOOK AT WINDOW
4157 023724 103401          BCS     3$           ;IT SHOULD BE MARKING

```

BASIC RECEIVER TESTS

```

4158 023726 104024
4159 023730 005203
4160 023732 022703 000007
4161 023736 001366
4162 023740 104413 000010
4163 023744 005003
4164 023746 104413 000001
4165 023752 004737 027754
4166 023756 103401
4167 023760 104024
4168 023762 005203
4169 023764 022703 000020
4170 023770 001366
4171 023772

```

```

3S:  ERROR 24 ;ERROR, BIT WAS A SPACE
      INC R3 ;BUMP BIT COUNTER
      CMP #7,R3 ;DONE YET
      BNE 25 ;BR IF NO
      DATACLK, 10 ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
      CLR R3 ;CLEAR BIT COUNTER
4S:  DATACLK, 1 ;SHIFT OUT NEXT BIT
      JSR PC,GETSI ;LOOK AT BIT WINDOW
      BCS .+4 ;BR IF IT IS A MARK
      ERROR 24 ;ERROR, TRANSMITTER IS NOT MARKING
      INC R3 ;INC BIT COUNT
      CMP #20,R3 ;DONE YET?
      BNE 45 ;BR IF NO
5S:

```

```

***** TEST 51 *****
*RECEIVER DDCMP CRC TEST
*THIS TEST CLOCKS A FOUR CHARACTER MESSAGE WITH BCC
*AND VERIFYS CORRECT DATA RECEPTION AND BCC MATCH
*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
*****

```

TEST 51

```

4183
4184 023772 000004
4185 023774 012737 000051 001202
4186 024002 012737 024174 001442
4187
4188 024010 104410
4189 024012 012711 004000
4190 024016 012702 031540
4191 024022 012700 000004
4192 024026 004737 031122
4193 024032 004737 030140
4194 024036 004537 031256
4195 024042 031540
4196 024044 000004
4197 024046 004737 031232
4198 024052 004737 030006
4199 024056 104413 000114
4200 024062 004737 030614
4201 024066 104412
4202 024070 021204
4203 024072 016104 000004
4204 024076 112205
4205 024100 120504
4206 024102 001401
4207 024104 104010
4208 024106 005300
4209 024110 001364
4210
4211
4212
4213 024112 004737 030614

```

```

*****
†ST51: SCOPE ;
      MOV #51,$ST51 ; LOAD THE NO. OF THIS TEST
      MOV #ST52,NEXT ; POINT TO THE START OF NEXT TEST.
      MSTCLR ;R1 CONTAINS BASE KMC11 ADDRESS
      MOV #BIT11,(R1) ;MASTER CLEAR KMC11
      MOV #MESDAT,R2 ;SET LINE UNIT LOOP
      MOV #4,R0 ;LOAD POINTER TO DATA
      JSR PC,SYNLD ;LOAD CHARACTER COUNT
      JSR PC,OUTRDY ;LOAD 2 SYNC'S IN OUT SILO
      JSR R5,MESLD ;WAIT FOR OUTRDY
      MESDAT ;LOAD SILO WITH 4 CHAR MESS
      4 ;ADDRESS OF MESSAGE
      JSR PC,EOM ;NUMBER OF CHARACTERS
      JSR PC,OCOR ;LOAD GARBAGE CHARACTER, WITH EOM SET
      DATACLK, 114 ;WAIT FOR OCOR
      JSR PC,INRDY ;CLOCK DATA
      ROMCLK ;WAIT FOR INRDY
      021204 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      MOV 4(R1),R4 ;GET IN DATA
      MOVB (R2)+,R5 ;PUT "FOUND" IN R4
      CMPB R5,R4 ;PUT "EXPECTED" IN R5
      BEQ 15 ;COMPARE RECEIVED DATA
      ERROR 10 ;BR IF OK
      DEC R0 ;DATA ERROR
      BNE 35 ;DEC CHARACTER COUNT
      ;BR IF NOT DONE YET
;CHECK TO SEE THAT IN BCC MATCH IS SET
      JSR PC,INRDY ;WAIT FOR INRDY

```

```

4214 024116 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4215 024120 021204 021204 ;GET FIRST HALF OF CRC
4216 024122 116137 000004 001302 MOVB 4(R1),STMP2 ;PUT IN STMP2
4217 024130 042737 177400 001302 BIC #177400,STMP2 ;CLEAR HI BYTE
4218 024136 004737 030614 JSR PC,INRDY ;WAIT FOR INRDY
4219 024142 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4220 024144 021244 021244
4221 024146 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4222 024152 042704 000376 BIC #376,R4 ;CLEAR UNWANTED BITS
4223 024154 012705 000001 MOV #1,R5 ;PUT "EXPECTED" IN R5
4224 024162 120504 CMPB R5,R4 ;IS IN BCC MATCH SET?
4225 024164 001401 BEQ 25$
4226 024166 104015 ERROR 15 ;IN BCC MATCH ERROR
4227 024170 25$:
4228 024170 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4229 024172 021204 021204 ;GET LAST HALF
4230 024174 2$:

```

```

4231
4232
4233 ***** TEST 52 *****
4234 ;DDCMP EOM FUNCTION TEST
4235 ;THIS TEST LOADS OUT SILO WITH: 2 SYNC'S 4 CHAR MESSAGE EOM
4236 ;4 CHARACTER MESS,EOM. THE DATA STREAM IS CHECKED TO BE
4237 ;4 CHAR,BCC,4 CHAR,BCC,MARKS. THIS TEST VERIFYS THAT
4238 ;THE CHARCTERS LOADED WITH EOM SET ARE LOST
4239 ;ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
4240 ;THE FOUR CHARACTER MESSAGE IS 0,125,252,377
4241 ;RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
4242 ;*****

```

TEST 52

```

4243
4244 ;
4245 ;-----
4246 ;*****
4247 024174 000004 STS2: SCOPE ;LOAD THE NO. OF THIS TEST
4248 024176 012737 000052 001202 MOV #52,$STNM ;POINT TO THE START OF NEXT TEST.
4249 024204 012737 025274 001442 MOV #STS3,NEXT ;R1 CONTAINS BASE KMC11 ADDRESS
4250 ;MASTER CLEAR KMC11
4251 024212 104410 MSTCLR
4252 ;LOAD OUT DATA SILO
4253
4254
4255 024214 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
4256 024220 012704 031540 MOV #MESDAT,R4 ;LOAD POINTER TO DATA
4257 024224 005037 024334 CLR 10$ ;CLEAR SOFT BCC
4258 024230 012700 000004 MOV #4,R0 ;LOAD CHARACTER COUNT
4259 024234 004737 031122 JSR PC,SYNLD ;LOAD 2 SYNC'S IN OUT SILO
4260 024240 004737 030140 JSR PC,OUTRDY ;WAIT FOR OUTRDY
4261 024244 004537 031256 JSR R5,MESLD ;LOAD SILO WITH 4 CHAR MESS
4262 024250 031540 MESDAT ;ADDRESS OF MESSAGE
4263 024252 000004 ;NUMBER OF CHARACTERS
4264 024254 004737 031232 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
4265 024260 004537 031256 JSR R5,MESLD ;LOAD FOUR MORE CHARACTERS
4266 024264 031540 MESDAT ;ADDRESS OF MESSAGE
4267 024266 000004 ;NUMBER OF CHACTERS
4268 024270 004737 031232 JSR PC,EOM ;SET EOM
4269 024274 004737 030006 JSR PC,OCOR ;WAIT FOR OCOR

```

```

4270 024300 005003          CLB      R3          ;CLEAR BIT COUNTER
4271 024302 104413 000022  DATACLK,22        ;CLOCK DATA
4272 024306 112405          MOV      (R4)+,R5    ;LOAD R5 WITH CHAR
4273 024310 010502          MOV      R5,R2       ;LOAD R2 WITH CHAR
4274
4275          ;CHECK FIRST FOUR CHARACTER MESSAGE
4276          ;IN THE BIT WINDOW (0,125,252,377)
4277
4278 024312 012737 120001 030754  MOV      #CRC16,XPOLY ;LOAD POLYNOMIAL
4279 024320 010537 024332          MOV      R5,67$     ;LOAD SOFT CHAR FOR BCC
4280 024324 004537 030650          JSR      R5,SIMBCC   ;CALCULATE SOFT BCC
4281 024330 000010          IO          ;SHIFT COUNT
4282 024332 000000          0          ;CHARACTER
4283 024334 000000          10$         ;OLD BCC
4284 024336 013737 030756 024334  MOV      CALBCC,10$  ;LOAD SOFT BCC FOR NEXT SHIFT
4285 024344 104413 000001          DATACLK, 1        ;SHIFT DATA IN TO BIT WINDOW
4286 024350 106002          RORB     R2          ;SHIFT SOFT DATA
4287 024352 103005          BCC      65$        ;BR IF A SPACE
4288 024354 004737 027754          JSR      PC,GETSI   ;LOOK AT BIT WINDOW
4289 024360 103406          BCS      66$        ;BR IF OK (MARK)
4290 024362 104006          ERROR   6          ;ERROR, BIT WINDOW WAS A SPACE
4291 024364 000404          BR       66$        ;CONTINUE
4292 024366 004737 027754          65$:     JSR      PC,GETSI   ;LOOK AT BIT WINDOW
4293 024372 103001          BCC      66$        ;BR IF OK (SPACE)
4294 024374 104006          ERROR   6          ;ERROR, BIT WINDOW WAS A MARK
4295
4296 024376 005203          66$:     INC      R3          ;BUMP BIT COUNTER
4297 024400 022703 000010          CMP      #10,R3     ;DONE FULL 8 BITS YET
4298 024404 001357          BNE      64$        ;BR IF NO
4299 024406 005003          CLR      R3         ;CLEAR BIT COUNTER
4300 024410 005300          DEC      R0         ;DEC CHARACTER COUNT
4301 024412 001335          BNE      12$        ;BR IF NOT DONE YET
4302
4303          ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4304
4305 024414 013700 030756          MOV      CALBCC,R0  ;PUT BCC IN R0
4306 024420 104413 000001          68$:     DATACLK,1        ;SHIFT HARDWARE BCC
4307 024424 006000          ROR      R0          ;SHIFT SOFT BCC
4308 024426 103005          BCC      69$        ;BR IF CARRY CLEAR
4309 024430 004737 027754          JSR      PC,GETSI   ;LOOK AT BIT WINDOW
4310 024434 103406          BCS      70$        ;BR IF OK (MARK)
4311 024436 104014          ERROR   14         ;ERROR, CRC WRONG (SPACE)
4312 024440 000404          BR       70$        ;CONTINUE
4313 024442 004737 027754          69$:     JSR      PC,GETSI   ;LOOK AT BIT WINDOW
4314 024446 103001          BCC      70$        ;BR IF OK (SPACE)
4315 024450 104014          ERROR   14         ;ERROR, CRC WRONG (MARK)
4316
4317 024452 005203          70$:     INC      R3          ;BUMP BIT COUNTER
4318 024454 022703 000020          CMP      #20,R3     ;FINISHED BCC YET?
4319 024460 001357          BNE      68$        ;BR IF NO
4320 024462 005003          CLR      R3         ;CLEAR BIT COUNTER
4321 024464 012700 000004          MOV      #4,R0      ;RESET CHARACTER COUNTER
4322 024470 012704 031540          MOV      #MESDAT,R4 ;LOAD MESSAGE POINTER
4323 024474 005037 024526          CLR      11$       ;CLR SOFT BCC
4324 024500 112405          13$:     MOV      (R4)+,R5    ;LOAD CHAR IN R5
4325 024502 010502          MOV      R5,R2     ;LOAD CHAR IN R2

```

```

4326
4327
4328
4329 024504 012737 120001 030754
4330 024512 010537 024524
4331 024516 004537 030650
4332 024522 000010
4333 024524 000000 76$:
4334 024526 000000 11$:
4335 024530 013737 030756 024526
4336 024536 104413 000001 73$:
4337 024542 106002
4338 024544 103005
4339 024546 004737 027754
4340 024552 103406
4341 024554 104006
4342 024556 000404
4343 024560 004737 027754 74$:
4344 024564 103001
4345 024566 104006
4346 024570 75$:
4347 024570 005203
4348 024572 022703 000010
4349 024576 001357
4350 024600 005003
4351 024602 005300
4352 024604 001335
4353
4354
4355
4356 024606 013700 030756
4357 024612 104413 000001 77$:
4358 024616 006000
4359 024620 103005
4360 024622 004737 027754
4361 024626 103406
4362 024630 104014
4363 024632 000404
4364 024634 004737 027754 78$:
4365 024640 103001
4366 024642 104014
4367 024644 79$:
4368 024644 005203
4369 024646 022703 000020
4370 024652 001357
4371 024654 005003
4372
4373
4374
4375 024656 104413 000001 2$:
4376 024662 004737 027754
4377 024666 103401
4378 024670 104024
4379 024672 005203 3$:
4380 024674 022703 000007
4381 024700 001366
;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
MOV #CRC16,XPOLY ;LOAD POLYNOMIAL
MOV R5,76$ ;LOAD SOFT CHAR FOR BCC
JSR R5,SIMBCC ;CALCULATE SOFT BCC
10 ;SHIFT COUNT
0 ;CHARACTER
0 ;OLD BCC
MOV CALBCC,11$ ;LOAD SOFT BCC FOR NEXT SHIFT
DATACLK, 1 ;SHIFT DATA IN TO BIT WINDOW
RORB R2 ;SHIFT SOFT DATA
BCC 74$ ;BR IF A SPACE
JSR PC,GETSI ;LOOK AT BIT WINDOW
BCS 75$ ;BR IF OK (MARK)
ERROR 6 ;ERROR, BIT WINDOW WAS A SPACE
BR 75$ ;CONTINUE
JSR PC,GETSI ;LOOK AT BIT WINDOW
BCC 75$ ;BR IF OK (SPACE)
ERROR 6 ;ERROR, BIT WINDOW WAS A MARK
INC R3 ;BUMP BIT COUNTER
CMP #10,R3 ;DONE FULL 8 BITS YET
BNE 73$ ;BR IF NO
CLR R3 ;CLEAR BIT COUNTER
DEC R0 ;DEC CHARACTER COUNT
BNE 13$ ;BR IF NOT DONE YET
;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
MOV CALBCC,R0 ;PUT BCC IN R0
DATACLK, 1 ;SHIFT HARDWARE BCC
ROR R0 ;SHIFT SOFT BCC
BCC 78$ ;BR IF CARRY CLEAR
JSR PC,GETSI ;LOOK AT BIT WINDOW
BCS 79$ ;BR IF OK (MARK)
ERROR 14 ;ERROR, CRC WRONG (SPACE)
BR 79$ ;CONTINUE
JSR PC,GETSI ;LOOK AT BIT WINDOW
BCC 79$ ;BR IF OK (SPACE)
ERROR 14 ;ERROR, CRC WRONG (MARK)
INC R3 ;BUMP BIT COUNTER
CMP #20,R3 ;FINISHED BCC YET?
BNE 77$ ;BR IF NO
CLR R3 ;CLEAR BIT COUNTER
;CHECK TO SEE IF TRANSMITTER IS MARKING
DATACLK, 1 ;CLOCK TRANSMITTER
JSR PC,GETSI ;LOOK AT WINDOW
BCS 3$ ;IT SHOULD BE MARKING
ERROR 24 ;ERROR, BIT WAS A SPACE
INC R3 ;BUMP BIT COUNTER
CMP #7,R3 ;DONE YET
BNE 2$ ;BR IF NO
    
```

BASIC RECEIVER TESTS

4382	024702	104413	000010		DATACLK,	10		:GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4383	024706	005003			CLR	R3		:CLEAR BIT COUNTER
4384	024710	104413	000001	4S:	DATACLK,	1		:SHIFT OUT NEXT BIT
4385	024714	004737	027754		JSR	PC,GETSI		:LOOK AT BIT WINDOW
4386	024720	103401			BCS	+4		:BR IF IT IS A MARK
4387	024722	104024			ERROR	24		:ERROR, TRANSMITTER IS NOT MARKING
4388	024724	005203			INC	R3		:INC BIT COUNT
4389	024726	022703	000020		CMP	#20,R3		:DONE YET?
4390	024732	001366			BNE	4S		:BR IF NO
4391								
4392								:CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
4393								:WAS RECEIVED CORRECTLY (0,125,252,377)
4394								
4395	024734	104413	000001		DATACLK,	1		:GET LAST BIT IN RECEIVER
4396	024740	012703	000004		MOV	#4,R3		:R3=CHARACTER COUNT
4397	024744	012702	031540		MOV	#MESDAT,R2		:LOAD MESSAGE POINTER IN R2
4398	024750	004737	030614	40S:	JSR	PC,INRDY		:WAIT FOR INRDY
4399	024754	104412			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4400	024756	021204			021204			
4401	024760	016104	000004		MOV	4(R1),R4		:PUT "FOUND" IN R4
4402	024764	112205			MOVB	(R2)+,R5		:PUT "EXPECTED" IN R5
4403	024766	120504			CMPB	R5,R4		:IS RECEIVED DATA CORRECT?
4404	024770	001401			BEQ	41S		:BR IF YES
4405	024772	104010			ERROR	10		:RECEIVE DATA ERROR
4406	024774	005303		41S:	DEC	R3		:DEC CHARACTER COUNT
4407	024776	001364			BNE	40S		:BR IF NOT DONE YET
4408								
4409								:CHECK TO SEE THAT IN BCC MATCH IS SET
4410								:AND THAT THE BCC WAS RECEIVED CORRECTLY
4411								
4412	025000	004737	030614		JSR	PC,INRDY		:WAIT FOR INRDY
4413	025004	104412			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4414	025006	021204			021204			:GET FIRST HALF OF CRC
4415	025010	116137	000004	001302	MOVB	4(R1),\$TMP2		:PUT IN \$TMP2
4416	025016	042737	177400	001302	BIC	#177400,\$TMP2		:CLEAR HI BYTE
4417	025024	004737	030614		JSR	PC,INRDY		:WAIT FOR INRDY
4418	025030	104412			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4419	025032	021244			021244			
4420	025034	016104	000004		MOV	4(R1),R4		:PUT "FOUND" IN R4
4421	025040	042704	000376		BIC	#376,R4		:CLEAR UNWANTED BITS
4422	025044	012705	000001		MOV	#1,R5		:PUT "EXPECTED" IN R5
4423	025050	120504			CMPB	R5,R4		:IS IN BCC MATCH SET?
4424	025052	001401			BEQ	50S		
4425	025054	104015			ERROR	15		:IN BCC MATCH ERROR
4426	025056			50S:				
4427	025056	104412			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4428	025060	021204			021204			:GET LAST HALF
4429	025062	116137	000004	001301	MOVB	4(R1),\$TMP1+1		:PUT IN \$TMP1
4430	025070	042737	000377	001300	BIC	#377,\$TMP1		:CLEAR LO BYTE
4431	025076	053737	001300	001302	BIS	\$TMP1,\$TMP2		:16 BIT BCC NOW IN \$TMP2
4432	025104	023737	030756	001302	CMP	CALBCC,\$TMP2		:IS IT CORRECT?
4433	025112	001401			BEQ	42S		:BR IF OK
4434	025114	104027			ERROR	27		
4435								
4436								:CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE
4437								:WAS RECEIVED CORRECTLY (0,125,252,377)

```

4438
4439 025116 012703 000004 42$: MOV #4,R3 ;R3=CHARACTER COUNT
4440 025122 012702 031540 MOV #MESDAT,R2 ;LOAD MESSAGE POINTER IN R2
4441 025126 004737 030614 43$: JSR PC,INRDY ;WAIT FOR INRDY
4442 025130 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4443 025134 021204 021204
4444 025138 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4445 025142 112205 MOVE (R2)+,R5 ;PUT "EXPECTED" IN R5
4446 025146 120504 CMPB R5,R4 ;IS RECEIVED DATA CORRECT?
4447 025148 001401 BEQ 44$ ;BR IF YES
4448 025150 104010 ERROR 10 ;RECEIVE DATA ERROR
4449 025152 005303 44$: DEC R3 ;DEC CHARACTER COUNT
4450 025154 001364 BNE 43$ ;BR IF NOT DONE YET

;CHECK TO SEE THAT IN BCC MATCH IS SET
;AND THAT THE BCC WAS RECEIVED CORRECTLY
4455 025156 004737 030614 JSR PC,INRDY ;WAIT FOR INRDY
4456 025162 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4457 025164 021204 021204 ;GET FIRST HALF OF CRC
4458 025166 116137 000004 001302 MOVB 4(R1),STMP2 ;PUT IN STMP2
4459 025174 042737 177400 001302 BIC #177400,STMP2 ;CLEAR HI BYTE
4460 025202 004737 030614 JSR PC,INRDY ;WAIT FOR INRDY
4461 025206 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4462 025210 021244 021244
4463 025212 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4464 025216 042704 000376 BIC #376,R4 ;CLEAR UNWANTED BITS
4465 025222 012705 000001 MOV #1,R5 ;PUT "EXPECTED" IN R5
4466 025226 120504 CMPB R5,R4 ;IS IN BCC MATCH SET?
4467 025230 001401 BEQ 51$
4468 025232 104015 ERROR 15 ;IN BCC MATCH ERROR
4469 025234 51$: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4470 025234 104412 021204 ;GET LAST HALF
4471 025236 021204 000004 001301 MOVB 4(R1),STMP1+1 ;PUT IN STMP1
4472 025240 116137 000377 001300 BIC #377,STMP1 ;CLEAR LO BYTE
4473 025246 042737 001300 001302 BIS STMP1,STMP2 ;16 BIT BCC NOW IN STMP2
4474 025254 053737 001300 001302 CMP CALBCC,STMP2 ;IS IT CORRECT?
4475 025262 023737 030756 001302 BEQ 5$ ;BR IF OK
4476 025270 001401 ERROR 27
4477 025272 104027 5$:
4478 025274

```

```

4479
4480
4481 ;***** TEST 53 *****
4482 ;#DDCMP EOM FUNCTION TEST
4483 ;#THIS TEST LOADS OUT SILO WITH: 2 SYNCs, 4 CHAR MESSAGE, EOM
4484 ;#SOM, 4 CHAR MESS, EOM. THE DATA STREAM IS CHECKED TO BE
4485 ;#4 CHAR, BCC, 4 CHAR, BCC MARKS. THIS TEST VERIFYS THAT
4486 ;#THE CHARACTERS LOADED WITH EOM SET ARE LOST
4487 ;#ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
4488 ;#ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
4489 ;#THE FOUR CHARACTER MESSAGE IS 0,125,252,377
4490 ;#RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
4491 ;*****
4492 ; TEST 53
4493

```

```

4494
4495
4496 025274 000004
4497 025276 012737 000053 001202
4498 025304 012737 026474 001442
4499
4500 025312 104410
4501
4502
4503
4504 025314 012711 004000
4505 025320 012704 031540
4506 025324 005037 025440
4507 025330 012700 000004
4508 025334 004737 031122
4509 025340 004737 030140
4510 025344 004537 031256
4511 025350 031540
4512 025352 000004
4513 025354 004737 031232
4514 025360 004737 031202
4515 025364 004537 031256
4516 025370 031540
4517 025372 000004
4518 025374 004737 031232
4519 025400 004737 030006
4520 025404 005003
4521 025406 104413 000022
4522 025412 112405
4523 025414 010502
4524
4525
4526
4527
4528 025416 012737 120001 030754
4529 025424 010537 025436
4530 025430 004537 030650
4531 025434 000010
4532 025436 000000
4533 025440 000000
4534 025442 013737 030756 025440
4535 025450 104413 000001
4536 025454 106002
4537 025456 103005
4538 025460 004737 027754
4539 025464 103406
4540 025466 104006
4541 025470 000404
4542 025472 004737 027754
4543 025476 103001
4544 025500 104006
4545 025502
4546 025502 005203
4547 025504 022703 000010
4548 025510 001357
4549 025512 005003

```

```

*****
↑ST53: SCOPE
MOV #53,STSTNM ; LOAD THE NO. OF THIS TEST
MOV #ST54,NEXT ; POINT TO THE START OF NEXT TEST.
;R1 CONTAINS BASE KMC11 ADDRESS
MSTCLR ;MASTER CLEAR KMC11
;LOAD OUT DATA SILO
MOV #BIT11,(R1) ;SET LINE UNIT LOOP
MOV #MESDAT,R4 ;LOAD POINTER TO DATA
CLR 10$ ;CLEAR SOFT BCC
MOV #4,R0 ;LOAD CHARACTER COUNT
JSR PC,SYNLD ;LOAD 2 SYNC IN OUT SILO
JSR PC,OUTRDY ;WAIT FOR OUTRDY
JSR RS,MESLD ;LOAD SILO WITH 4 CHAR MESS
MESDAT ;ADDRESS OF MESSAGE
4 ;NUMBER OF CHARACTERS
JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
JSR PC,SOM ;LOAD GARBAGE CHAR WITH SOM SET
JSR RS,MESLD ;LOAD FOUR MORE CHARACTERS
MESDAT ;ADDRESS OF MESSAGE
4 ;NUMBER OF CHACTERS
JSR PC,EOM ;SET EOM
JSR PC,OCOR ;WAIT FOR OCOR
CLR R3 ;CLEAR BIT COUNTER
DATACLK,22 ;CLOCK DATA
12$: MOVB (R4)+,R5 ;LOAD R5 WITH CHAR
MOV RS,R2 ;LOAD R2 WITH CHAR
;CHECK FIRST FOUR CHARACTER MESSAGE
;IN THE BIT WINDOW (0,125,252,377)
MOV #CRC16,XPOLY ;LOAD POLYNOMIAL
MOV RS,67$ ;LOAD SOFT CHAR FOR BCC
JSR RS,SIMBCC ;CALCULATE SOFT BCC
10 ;SHIFT COUNT
0 ;CHARACTER
67$: 0 ;OLD BCC
10$: 0 ;LOAD SOFT BCC FOR NEXT SHIFT
MOV CALBCC,10$ ;SHIFT DATA IN TO BIT WINDOW
64$: DATACLK,1 ;SHIFT SOFT DATA
RORB R2 ;BR IF A SPACE
BCC 65$ ;LOOK AT BIT WINDOW
JSR PC,GETSI ;BR IF OK (MARK)
BCS 66$ ;ERROR, BIT WINDOW WAS A SPACE
ERROR 6 ;CONTINUE
BR 66$ ;LOOK AT BIT WINDOW
65$: JSR PC,GETSI ;BR IF OK (SPACE)
BCC 66$ ;ERROR, BIT WINDOW WAS A MARK
ERROR 6 ;BUMP BIT COUNTER
66$: INC R3 ;DONE FULL 8 BITS YET
CMP #10,R3 ;BR IF NO
BNE 64$ ;CLEAR BIT COUNTER
CLR R3

```

```

4550 025514 005300          DEC      R0          ;DEC CHARACTER COUNT
4551 025516 001335          BNE      12$         ;BR IF NOT DONE YET
4552                                     ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4553                                     ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4554                                     ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4555 025520 013700 030756      MOV      CALBCC,R0   ;PUT BCC IN R0
4556 025524 104413 000001 68$:  DATACLK,1        ;SHIFT HARDWARE BCC
4557 025530 006000          ROR      R0          ;SHIFT SOFT BCC
4558 025532 103005          BCC      69$         ;BR IF CARRY CLEAR
4559 025534 004737 027754      JSR      PC,GETSI   ;LOOK AT BIT WINDOW
4560 025540 103406          BCS      70$         ;BR IF OK (MARK)
4561 025542 104014          ERROR    14         ;ERROR, CRC WRONG (SPACE)
4562 025544 000404          BR       70$         ;CONTINUE
4563 025546 004737 027754 69$:  JSR      PC,GETSI   ;LOOK AT BIT WINDOW
4564 025552 103001          BCC      70$         ;BR IF OK (SPACE)
4565 025554 104014          ERROR    14         ;ERROR, CRC WRONG (MARK)
4566 025556          70$:  INC      R3          ;BUMP BIT COUNTER
4567 025558 005203          CMP      #20,R3     ;FINISHED BCC YET?
4568 025560 022703 000020      BNE      68$         ;BR IF NO
4569 025564 001357          CLR      R3          ;CLEAR BIT COUNTER
4570 025566 005003          ;CHECK CHARACTER LOADED WITH SOM (000), IN THE BIT WINDOW
4571                                     ;CHECK CHARACTER LOADED WITH SOM (000), IN THE BIT WINDOW
4572                                     ;CHECK CHARACTER LOADED WITH SOM (000), IN THE BIT WINDOW
4573                                     ;CHECK CHARACTER LOADED WITH SOM (000), IN THE BIT WINDOW
4574 025570 005005          CLR      R5          ;CHARACTER LOADED WITH SOM
4575 025572 010502          MOV      R5,R2       ;LOAD R2 WITH CHAR
4576 025574 104413 000001 32$:  DATACLK,1         ;CLOCK TRANSMITTER
4577 025600 106002          RORB     R2          ;SHIFT SOFT DATA
4578 025602 103005          BCC      30$         ;BR IF SPACE
4579 025604 004737 027754      JSR      PC,GETSI   ;LOOK AT BIT WINDOW
4580 025610 103406          BCS      31$         ;BR IF OK (MARK)
4581 025612 104006          ERROR    6          ;ERROR,BIT WINDOW WAS A SPACE
4582 025614 000404          BR       31$         ;CONTINUE
4583 025616 004737 027754 30$:  JSR      PC,GETSI   ;LOOK AT BIT WINDOW
4584 025622 103001          BCC      31$         ;BR IF OK (SPACE)
4585 025624 104006          ERROR    6          ;ERROR,BIT WINDOW WAS A MARK
4586 025626 005203          INC      R3          ;BUMP BIT COUNTER
4587 025630 022703 000010 31$:  CMP      #10,R3     ;DONE CHARACTER YET?
4588 025634 001357          BNE      32$         ;BR IF NO
4589 025636 005003          CLR      R3          ;RESET BIT COUNTER
4590 025640 012700 000004      MOV      #4,R0       ;RESET CHARACTER COUNTER
4591 025644 012704 031540      MOV      #MESDAT,R4  ;LOAD MESSAGE POINTER
4592 025650 005037 025702          CLR      11$        ;CLR SOFT BCC
4593 025654 112405          13$:  MOVB     (R4)+,R5    ;LOAD CHAR IN R5
4594 025656 010502          MOV      R5,R2       ;LOAD CHAR IN R2
4595                                     ;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
4596                                     ;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
4597                                     ;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
4598 025660 012737 120001 030754      MOV      #CRC16,XPOLY ;LOAD POLYNOMIAL
4599 025666 010537 025700          MOV      R5,76$     ;LOAD SOFT CHAR FOR BCC
4600 025672 004537 030650          JSR      R5,SIMBCC  ;CALCULATE SOFT BCC
4601 025676 000010          10          ;SHIFT COUNT
4602 025700 000000          76$:  0          ;CHARACTER
4603 025702 000000          11$:  0          ;OLD BCC
4604 025704 013737 030756 025702      MOV      CALBCC,11$  ;LOAD SOFT BCC FOR NEXT SHIFT
4605 025712 104413 000001 73$:  DATACLK,1         ;SHIFT DATA IN TO BIT WINDOW

```

BASIC RECEIVER TESTS

4606	025716	106002		RORB	R2		:SHIFT SOFT DATA
4607	025720	103005		BCC	74\$:BR IF A SPACE
4608	025722	004737	027754	JSR	PC,GETSI		:LOOK AT BIT WINDOW
4609	025726	103406		BCS	75\$:BR IF OK (MARK)
4610	025730	104006		ERROR	6		:ERROR, BIT WINDOW WAS A SPACE
4611	025732	000404		BR	75\$:CONTINUE
4612	025734	004737	027754	74\$: JSR	PC,GETSI		:LOOK AT BIT WINDOW
4613	025740	103001		BCC	75\$:BR IF OK (SPACE)
4614	025742	104006		ERROR	6		:ERROR, BIT WINDOW WAS A MARK
4615	025744			75\$: INC	R3		:BUMP BIT COUNTER
4616	025744	005203		CMP	#10,R3		:DONE FULL 8 BITS YET
4617	025746	022703	000010	BNE	73\$:BR IF NO
4618	025752	001357		CLR	R3		:CLEAR BIT COUNTER
4619	025754	005003		DEC	R0		:DEC CHARACTER COUNT
4620	025756	005300		BNE	13\$:BR IF NOT DONE YET
4621	025760	001335					
4622							
4623							:CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4624							
4625	025762	013700	030756	MOV	CALBCC,R0		:PUT BCC IN R0
4626	025766	104413	000001	77\$: DATACLK,	1		:SHIFT HARDWARE BCC
4627	025772	006000		ROR	R0		:SHIFT SOFT BCC
4628	025774	103005		BCC	78\$:BR IF CARRY CLEAR
4629	025776	004737	027754	JSR	PC,GETSI		:LOOK AT BIT WINDOW
4630	026002	103406		BCS	79\$:BR IF OK (MARK)
4631	026004	104014		ERROR	14		:ERROR, CRC WRONG (SPACE)
4632	026006	000404		BR	79\$:CONTINUE
4633	026010	004737	027754	78\$: JSR	PC,GETSI		:LOOK AT BIT WINDOW
4634	026014	103001		BCC	79\$:BR IF OK (SPACE)
4635	026016	104014		ERROR	14		:ERROR, CRC WRONG (MARK)
4636	026020			79\$: INC	R3		:BUMP BIT COUNTER
4637	026020	005203		CMP	#20,R3		:FINISHED BCC YET?
4638	026022	022703	000020	BNE	77\$:BR IF NO
4639	026026	001357		CLR	R3		:CLEAR BIT COUNTER
4640	026030	005003					
4641							
4642							:CHECK TO SEE IF TRANSMITTER IS MARKING
4643							
4644	026032	104413	000001	2\$: DATACLK,	1		:CLOCK TRANSMITTER
4645	026036	004737	027754	JSR	PC,GETSI		:LOOK AT WINDOW
4646	026042	103401		BCS	3\$:IT SHOULD BE MARKING
4647	026044	104024		ERROR	24		:ERROR, BIT WAS A SPACE
4648	026046	005203		3\$: INC	R3		:BUMP BIT COUNTER
4649	026050	022703	000007	CMP	#7,R3		:DONE YET
4650	026054	001366		BNE	2\$:BR IF NO
4651	026056	104413	000010	DATACLK,	10		:GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4652	026062	005003		CLR	R3		:CLEAR BIT COUNTER
4653	026064	104413	000001	4\$: DATACLK,	1		:SHIFT OUT NEXT BIT
4654	026070	004737	027754	JSR	PC,GETSI		:LOOK AT BIT WINDOW
4655	026074	103401		BCS	.+4		:BR IF IT IS A MARK
4656	026076	104024		ERROR	24		:ERROR, TRANSMITTER IS NOT MARKING
4657	026100	005203		INC	R3		:INC BIT COUNT
4658	026102	022703	000020	CMP	#20,R3		:DONE YET?
4659	026106	001366		BNE	4\$:BR IF NO
4660							
4661							:CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE

```

4662                                     ;WAS RECEIVED CORRECTLY (0,125,252,377)
4663
4664 026110 104413 000001          DATACLK,      1          ;GET LAST BIT IN RECEIVER
4665 026114 012703 000004          MOV      #4,R3          ;R3=CHARACTER COUNT
4666 026120 012702 031540          MOV      #MESDAT,R2     ;LOAD MESSAGE POINTER IN R2
4667 026124 004737 030614          JSR      PC,INRDY       ;WAIT FOR INRDY
4668 026130 104412                                     ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4669 026132 021204
4670 026134 016104 000004          MOV      4(R1),R4       ;PUT "FOUND" IN R4
4671 026140 112205          MOV      (R2)+,R5       ;PUT "EXPECTED" IN R5
4672 026142 120504          CMP      R5,R4          ;IS RECEIVED DATA CORRECT?
4673 026144 001401          BEQ      41$           ;BR IF YES
4674 026146 104010          ERROR   10             ;RECEIVE DATA ERROR
4675 026150 005303          41$:  DEC      R3          ;DEC CHARACTER COUNT
4676 026152 001364          BNE      40$           ;BR IF NOT DONE YET
4677
4678                                     ;CHECK TO SEE THAT IN BCC MATCH IS SET
4679                                     ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4680
4681 026154 004737 030614          JSR      PC,INRDY       ;WAIT FOR INRDY
4682 026160 104412                                     ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4683 026162 021204
4684 026164 116137 000004 001302  MOV      4(R1),STMP2     ;GET FIRST HALF OF CRC
4685 026172 042737 177400 001302  BIC      #177400,STMP2   ;PUT IN STMP2
4686 026200 004737 030614          JSR      PC,INRDY       ;CLEAR HI BYTE
4687 026204 104412                                     ROMCLK          ;WAIT FOR INRDY
4688 026206 021244                                     ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4689 026210 016104 000004          MOV      4(R1),R4       ;PUT "FOUND" IN R4
4690 026214 042704 000376          BIC      #376,R4        ;CLEAR UNWANTED BITS
4691 026220 012705 000001          MOV      #1,R5          ;PUT "EXPECTED" IN R5
4692 026224 120504          CMP      R5,R4          ;IS IN BCC MATCH SET?
4693 026226 001401          BEQ      50$           ;BR IF YES
4694 026230 104015          ERROR   15             ;IN BCC MATCH ERROR
4695 026232
4696 026232 104412          50$:  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4697 026234 021204
4698 026236 116137 000004 001301  MOV      4(R1),STMP1+1   ;GET LAST HALF
4699 026244 042737 000377 001300  BIC      #377,STMP1     ;PUT IN STMP1
4700 026252 053737 001300 001302  BIS      STMP1,STMP2    ;CLEAR LO BYTE
4701 026260 023737 030756 001302  CMP      CALBCC,STMP2   ;16 BIT BCC NOW IN STMP2
4702 026266 001401          BEQ      45$           ;IS IT CORRECT?
4703 026270 104027          ERROR   27             ;BR IF OK
4704
4705                                     ;CHECK THAT CHARACTER LOADED WITH SOM WAS RECEIVED (000)
4706
4707 026272 004737 030614          45$:  JSR      PC,INRDY       ;WAIT FOR INRDY
4708 026276 104412                                     ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4709 026300 021204
4710 026302 016104 000004          MOV      4(R1),R4       ;GET RECEIVE DATA
4711 026306 005005          CLR      R5             ;PUT "FOUND" IN R4
4712 026310 120504          CMP      R5,R4          ;PUT "EXPECTED" IN R5
4713 026312 001401          BEQ      42$           ;IS RECEIVED DATA CORRECT?
4714 026314 104010          ERROR   10             ;BR IF YES
4715                                     ;RECEIVE DATA ERROR
4716
4717                                     ;CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE
                                     ;WAS RECEIVED CORRECTLY (0,125,252,377)
    
```

```

4718
4719 026316 012703 000004      42$: MOV      #4,R3          ;R3=CHARACTER COUNT
4720 026322 012702 031540      MOV      #MESDAT,R2       ;LOAD MESSAGE POINTER IN R2
4721 026326 004737 030614      43$: JSR      PC,INRDY     ;WAIT FOR INRDY
4722 026332 104412                ROMCLK                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4723 026334 021204                021204
4724 026336 016104 000004      MOV      4(R1),R4         ;PUT "FOUND" IN R4
4725 026342 112205                MOVB     (R2)+,R5         ;PUT "EXPECTED" IN R5
4726 026344 120504                CMPB    R5,R4            ;IS RECEIVED DATA CORRECT?
4727 026346 001401                BEQ     44$              ;BR IF YES
4728 026350 104010                ERROR   10              ;RECEIVE DATA ERROR
4729 026352 005303                44$: DEC     R3           ;DEC CHARACTER COUNT
4730 026354 001364                BNE     43$              ;BR IF NOT DONE YET
4731
4732                                ;CHECK TO SEE THAT IN BCC MATCH IS SET
4733                                ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4734
4735 026356 004737 030614      JSR      PC,INRDY        ;WAIT FOR INRDY
4736 026362 104412                ROMCLK                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4737 026364 021204                021204                ;GET FIRST HALF OF CRC
4738 026366 116137 000004 001302  MOVB     4(R1),STMP2     ;PUT IN STMP2
4739 026374 042737 177400 001302  BIC     #177400,STMP2   ;CLEAR HI BYTE
4740 026402 004737 030614      JSR      PC,INRDY        ;WAIT FOR INRDY
4741 026406 104412                ROMCLK                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4742 026410 021244                021244
4743 026412 016104 000004      MOV      4(R1),R4         ;PUT "FOUND" IN R4
4744 026416 042704 000376      BIC     #376,R4          ;CLEAR UNWANTED BITS
4745 026422 012705 000001      MOV      #1,R5           ;PUT "EXPECTED" IN R5
4746 026426 120504                CMPB    R5,R4            ;IS IN BCC MATCH SET?
4747 026430 001401                BEQ     51$              ;IN BCC MATCH ERROR
4748 026432 104015                ERROR   15
4749 026434                51$: ROMCLK                ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4750 026434 104412                021204                ;GET LAST HALF
4751 026436 021204                021204                ;PUT IN STMP1
4752 026440 116137 000004 001301  MOVB     4(R1),STMP1+1   ;CLEAR LO BYTE
4753 026446 042737 000377 001300  BIC     #377,STMP1      ;16 BIT BCC NOW IN STMP2
4754 026454 053737 001300 001302  BIS     STMP1,STMP2     ;IS IT CORRECT?
4755 026462 023737 030756 001302  CMP     CALBCC,STMP2    ;BR IF OK
4756 026470 001401                BEQ     5$
4757 026472 104027                ERROR   27
4758 026474                5$:
4759
4760
4761                                ;***** TEST 54 *****
4762                                ;EMPTY SILO TEST
4763                                ;LOAD SILO WITH 2 SYNCS, 4 CHAR MESSAGE, SINGLE CLOCK
4764                                ;UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
4765                                ;SILO. GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
4766                                ;4 CHARACTER MESSAGE WAS RECEIVED AND THAT RTS IS CLEAR
4767                                ;*****
4768
4769                                ; TEST 54
4770                                ;-----
4771                                ;*****
4772 026474 000004      †ST54: SCOPE
4773 026476 012737 000054 001202  MOV      #54,STSTNM     ; LOAD THE NO. OF THIS TEST

```

```

4774 026504 012737 026726 001442      MOV      #TST55,NEXT      ; POINT TO THE START OF NEXT TEST.
4775                                     ; R1 CONTAINS BASE KMC11 ADDRESS
4776 026512 104410      MSTCLR      ; MASTER CLEAR KMC11
4777 026514 012711 004000      MOV      #BIT11,(R1)    ; SET LINE UNIT LOOP
4778 026520 012702 031540      MOV      #MESDAT,R2     ; R2 POINTS TO MESSAGE
4779 026524 012700 000004      MOV      #4,R0          ; R0 = CHAR COUNT
4780 026530 004737 031122      JSR      PC,SYNLD       ; LOAD SILO WITH TWO SYNCs
4781 026534 004737 030140      JSR      PC,OUTRDY      ; WAIT FOR OUTRDY
4782 026540 004537 031256      JSR      RS,MESLD       ; LOAD MESSAGE IN SILO
4783 026544 031540      MESDAT      ; START OF MESSAGE
4784 026546 000004      4          ; CHARACTER COUNT
4785 026550 004737 030006      JSR      PC,OCOR        ; WAIT FOR OCOR
4786 026554 104413 000065      DATACLK, 65          ; CLOCK DATA (EMPTY SILO)
4787 026560 004537 031256      JSR      RS,MESLD       ; PUT MORE CHARACTERS IN SILO
4788 026564 031540      MESDAT      ;
4789 026566 000004      4          ;
4790 026570 004737 030006      JSR      PC,OCOR        ;
4791 026574 104413 000005      DATACLK, 5          ;
4792 026600 104412      ROMCLK      ; CLOCK UNTIL RTS IS CLEARED
4793 026602 021264      021264      ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4794 026604 032761 000040 000004      BIT      #BITS,4(R1)    ; GET RTS
4795 026612 001401      BEQ      5$            ; IS IT CLEAR?
4796 026614 104034      ERROR     34          ; BR IF YES
4797 026616 104413 000041      DATACLK, 41          ; ERROR, RTS NOT CLEAR
4798 026622 004737 030614      JSR      PC,INRDY      ; CLOCK XMITTER SOME MORE
4799 026626 104412      ROMCLK      ; OK LETS CHECK WHAT WAS RECEIVED
4800 026630 021204      021204      ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4801 026632 016104 000004      MOV      4(R1),R4       ; GET RECEIVE DATA
4802 026636 112205      MOVB     (R2)+,R5       ; PUT IT IN R4
4803 026640 120504      CMPB    R5,R4          ; R5 = "EXPECTED"
4804 026642 001401      BEQ      2$            ; IS DATA CORRECT?
4805 026644 104010      ERROR     10          ; BR IF OK
4806 026646 005300      DEC     R0             ; DATA ERROR
4807 026650 001364      BNE     1$            ; DEC CHAR COUNT
4808 026652 004737 030614      JSR      PC,INRDY      ; BR IF NOT DONE YET
4809 026656 104412      ROMCLK      ; WAIT FOR INRDY
4810 026660 021204      021204      ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4811 026662 016104 000004      MOV      4(R1),R4       ; GET RECEIVE DATA
4812 026666 012705 000377      MOV      #377,R5        ; PUT IT IN "FOUND"
4813 026672 120504      CMPB    R5,R4          ; R5 = "EXPECTED"
4814 026674 001401      BEQ      4$            ; SHOULD SEE 377
4815 026676 104010      ERROR     10          ; BR IF OK
4816 026700 004737 030614      JSR      PC,INRDY      ; ERROR, TRANSMITTER DID NOT ABORT
4817 026704 104412      ROMCLK      ; WAIT FOR INRDY
4818 026706 021204      021204      ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4819 026710 016104 000004      MOV      4(R1),R4       ; GET RECEIVE DATA
4820 026714 012705 000377      MOV      #377,R5        ; PUT IT IN "FOUND"
4821 026720 120504      CMPB    R5,R4          ; R5 = "EXPECTED"
4822 026722 001401      BEQ      10$           ; SHOULD SEE 377
4823 026724 104010      ERROR     10          ; BR IF OK
4824                                     ; ERROR, TRANSMITTER DID NOT ABORT
4825                                     ;
4826                                     ;
4827                                     ; ***** TEST 55 *****
4828                                     ; *HALF DUPLEX TEST
4829                                     ; *SET LINE UNIT LOOP AND HALF DUPLEX, SEND SYNCs AND A

```

BASIC RECEIVER TESTS

```

4830                                     ; *MESSAGE, VERIFY THAT IN-ACTIVE AND IN-READY ARE CLEAR
4831                                     ; *****
4832                                     ;
4833                                     ; TEST 55
4834                                     ; -----
4835                                     ; *****
4836 026726 000004 †TST55: SCOPE
4837 026730 012737 000055 001202 MOV #55,STSTNM ; LOAD THE NO. OF THIS TEST
4838 026736 012737 027044 001442 MOV #TST56,NEXT ; POINT TO THE START OF NEXT TEST.
4839                                     ; R1 CONTAINS BASE KMC11 ADDRESS
4840 026744 104410 MSTCLR ; MASTER CLEAR KMC11
4841 026746 012702 000012 MOV #12,R2 ; SAVE R2 FOR TYPEOUT
4842 026752 012711 004000 MOV #BIT11,(R1) ; SET LINE UNIT LOOP
4843 026756 012761 000020 000004 MOV #BIT4,4(R1) ; LOAD PORT4
4844 026764 104412 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4845 026766 122113 122113 ; SET H/D BIT
4846 026770 004737 031122 JSR PC,SYNLD ; LOAD 2 SYNCs
4847 026774 004737 030140 JSR PC,OUTRDY ; WAIT FOR OUTRDY
4848 027000 004537 031256 JSR RS,MESLD ; LOAD 4 CHAR MESSAGE
4849 027004 031540 MESDAT ; ADDRESS OF MESSAGE
4850 027006 000004 4 ; CHARACTER COUNT
4851 027010 004737 030006 JSR PC,OCOR ; WAIT FOR OCOR
4852 027014 104413 000073 DATACLK, 73 ; SEND MESSAGE
4853 027020 104412 ROMCLK ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4854 027022 021244 021244 ; READ LU-12
4855 027024 016104 000004 MOV 4(R1),R4 ; PUT "FOUND" IN R4
4856 027030 042704 000257 BIC #257,R4 ; CLEAR UNWANTED BITS
4857 027034 005005 CLR R5 ; R5 = "EXPECTED"
4858 027036 120504 CMPB R5,R4 ; IN-ACTIVE AND IN-RDY SHOULD BE CLEAR
4859 027040 001401 BEQ 1$ ; BR IF OK
4860 027042 104035 ERROR 3$ ; ERROR BOTH ARE NOT CLEAR
4861 027044
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885

```

```

***** TEST 56 *****
; *DDCMP CABLE DATA TEST
; *THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
; *4 SYNCs, 16 CHAR, EOM, 16 CHAR, EOM, 16 CHAR, EOM
; *THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
; *THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
; *RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
; *LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
; *****

```

```

4874                                     ; TEST 56
4875                                     ; -----
4876                                     ; *****
4877 027044 000004 †TST56: SCOPE
4878 027046 012737 000056 001202 MOV #56,STSTNM ; LOAD THE NO. OF THIS TEST
4879 027054 012737 027434 001442 MOV #TST57,NEXT ; POINT TO THE START OF NEXT TEST.
4880                                     ; R1 CONTAINS BASE KMC11 ADDRESS
4881 027062 104410 MSTCLR ; MASTER CLEAR KMC11
4882 027064 032737 040000 002050 BIT #BIT14,STAT1 ; SKIP TEST IF NO
4883 027072 001557 BEQ 3$ ; LOOPBACK CONNECTOR ON
4884 027074 012711 004000 MOV #BIT11,(R1) ; SET LINE UNIT LOOP
4885 027100 004737 031122 JSR PC,SYNLD ; LOAD 2 SYNCs

```

BASIC RECEIVER TESTS

4886	027104	004737	031122		JSR	PC,SYNLD	:LOAD 2 MORE SYNC
4887	027110	012737	120001	030754	MOV	#CRC16,XPOLY	:LOAD POLYNOMIAL FOR SOFT CRC CALC
4888	027116	005037	027146		CLR	6\$:CLEAR OLD BCC
4889	027122	012703	000020		MOV	#16,R3	:CHARACTER COUNT
4890	027126	012702	031544		MOV	#FLDAT,R2	:R2= POINTER
4891	027132	112237	027144	7\$:	MOVB	(R2)+,5\$:LOAD CHAR FOR SOFT BCC CALC.
4892	027136	004537	030650		JSR	RS,SIMBCC	:CALC SOFT BCC
4893	027142	000010			LD	10	:SHIFT COUNT
4894	027144	000000		5\$:	0		:CHARACTER
4895	027146	000000		6\$:	0		:OLD BCC
4896	027150	013737	030756	027146	MOV	CALBCC,6\$:LOAD OLD BCC
4897	027156	005303			DEC	R3	:DEC COUNT
4898	027160	001364			BNE	7\$:BR IF NOT DONE YET
4899	027162	004537	031256		JSR	RS,MESLD	:LOAD SILO
4900	027166	031544			FLDAT	16.	:MESSAGE ADDRESS
4901	027170	000020			16.		:CHARACTER COUNT
4902	027172	004737	031232		JSR	PC,EOM	:LOAD AN EOM
4903	027176	004537	031256		JSR	RS,MESLD	:LOAD SILO
4904	027202	031544			FLDAT	16.	:MESSAGE ADDRESS
4905	027204	000020			16.		:CHARACTER COUNT
4906	027206	004737	031232		JSR	PC,EOM	:LOAD AN EOM
4907	027212	004537	031256		JSR	RS,MESLD	:LOAD SILO
4908	027216	031544			FLDAT	16.	:MESSAGE ADDRESS
4909	027220	000020			16.		:CHARACTER COUNT
4910	027222	004737	031232		JSR	PC,EOM	:LOAD AN EOM
4911	027226	004737	030006		JSR	PC,OCOR	:WAIT FOR OCOR
4912	027232	005011			CLR	(R1)	:CLEAR LINE UNIT LOOP
4913	027234	012700	000003		MOV	#3,R0	:R0 = MESSAGE COUNT
4914	027240	012703	000020		MOV	#16,R3	:R3= CHARACTER COUNT
4915	027244	012702	031544		MOV	#FLDAT,R2	:LOAD MESSAGE POINTER IN R2
4916	027250	004737	030614	1\$:	JSR	PC,INRDY	:WAIT FOR INRDY
4917	027254	104412			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4918	027256	021204			021204		:GET DATA FROM IN SILO
4919	027260	016104	000004		MOV	4(R1),R4	:PUT CHARACTER IN "FOUND"
4920	027264	112205			MOVB	(R2)+,R5	:PUT "EXPECTED" IN R5
4921	027266	120504			CMPB	RS,R4	:IS RECEIVED DATA CORRECT
4922	027270	001401			BEQ	2\$:BR IF OK
4923	027272	104025			ERROR	25	:DATA ERROR
4924	027274			2\$:			
4925	027274	005303			DEC	R3	:DEC CHARACTER COUNT
4926	027276	001364			BNE	1\$:BR IF NOT DONE THIS MESSAGE
4927	027300	012703	000020		MOV	#16.,R3	:RESET CHARACTER COUNT
4928							
4929							:CHECK TO SEE THAT IN BCC MATCH IS SET
4930							:AND THAT THE BCC WAS RECEIVED CORRECTLY
4931							
4932	027304	004737	030614		JSR	PC,INRDY	:WAIT FOR INRDY
4933	027310	104412			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4934	027312	021204			021204		:GET FIRST HALF OF CRC
4935	027314	116137	000004	001302	MOVB	4(R1),\$TMP2	:PUT IN \$TMP2
4936	027322	042737	177400	001302	BIC	#177400,\$TMP2	:CLEAR HI BYTE
4937	027330	004737	030614		JSR	PC,INRDY	:WAIT FOR INRDY
4938	027334	104412			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4939	027336	021244			021244		
4940	027340	016104	000004		MOV	4(R1),R4	:PUT "FOUND" IN R4
4941	027344	042704	000376		BIC	#376,R4	:CLEAR UNWANTED BITS

BASIC RECEIVER TESTS

```

4942 027350 012705 000001      MOV      #1,R5      ;PUT "EXPECTED" IN R5
4943 027354 120504              CMPB     R5,R4      ;IS IN BCC MATCH SET?
4944 027356 001401              BEQ      25$
4945 027360 104015              ERROR    15        ;IN BCC MATCH ERROR
4946 027362 104412      25$:  ROMCLK           ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4947 027362 021204              021204          ;GET LAST HALF
4948 027364 116137 000004 001301      MOVB     4(R1),STMP1+1 ;PUT IN STMP1
4949 027366 042737 000377 001300      BIC      #377,STMP1   ;CLEAR LO BYTE
4950 027374 053737 001300 001302      BIS      STMP1,STMP2  ;16 BIT BCC NOW IN STMP2
4951 027402 023737 030756 001302      CMP      CALBCC,STMP2 ;IS IT CORRECT?
4952 027410 001401              BEQ      4$        ;BR IF OK
4953 027416 104027              ERROR    27
4954 027420 012702 031544      4$:  MOV      #FLDAT,R2   ;RESET MESSAGE POINTER
4955 027422 005300              DEC      R0        ;DECREMENT COUNTER
4956 027426 001307              BNE     1$        ;BR IF NOT DONE
4957 027430 104420      3$:  ADVANCE           ; ADVANCE TO NEXT TEST
4958 027432
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972

```

```

***** TEST 57 *****
;DOCMP CABLE DATA TEST
;THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
;4 SYNC5,59 DATA CHARACTERS, EOM WITH GARBAGE CHARACTER
;THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
;RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
;LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
*****

```

TEST 57

```

4973 027434 000004      ;*****
4974 027436 012737 000057 001202 1$T57: SCOPE
4975 027444 012737 003662 001442      MOV      #57,STSTNM   ; LOAD THE NO. OF THIS TEST
4976 027452 104410      MOV      #SEOP,NEXT   ; POINT TO THE END OF PASS HANDLER.
4977 027454 032737 040000 002050      MSTCLR           ;R1 CONTAINS BASE KMC11 ADDRESS
4978 027462 001533              BIT      #BIT14,STAT1 ;MASTER CLEAR KMC11
4979 027464 012711 004000              BEQ      3$        ;SKIP TEST IF NO
4980 027470 004737 031122              MOV      #BIT11,(R1) ;LOOPBACK CONNECTOR ON
4981 027474 004737 031122              JSR      PC,SYNLD   ;SET LINE UNIT LOOP
4982 027500 012737 120001 030754      JSR      PC,SYNLD   ;LOAD 2 SYNC5
4983 027506 005037 027536              MOV      #CRC16,XPOLY ;LOAD 2 MORE SYNC5
4984 027512 012703 000073              CLR      6$        ;LOAD POLYNOMIAL FOR SOFT CRC CALC
4985 027516 012702 031540              MOV      #59,R3     ;CLEAR OLD BCC
4986 027522 112237 027534              MOV      #MESDAT,R2 ;CHARACTER COUNT
4987 027526 004537 030650      7$:  MOVB     (R2)+,5$   ;R2= POINTER
4988 027532 000010              JSR      R5,SIMBCC  ;LOAD CHAR FOR SOFT BCC CALC.
4989 027534 000000              IO          ;CALC SOFT BCC
4990 027536 000000      5$:  0              ;SHIFT COUNT
4991 027540 013737 030756 027536      6$:  0              ;CHARACTER
4992 027546 005303              MOV      CALBCC,6$  ;OLD BCC
4993 027550 001364              DEC      R3        ;LOAD OLD BCC
4994 027552 004537 031256              BNE     7$        ;DEC COUNT
4995 027556 031540              JSR      R5,MESLD   ;BR IF NOT DONE YET
4996 027560 000073              MESDAT           ;LOAD SILO
4997                                59.             ;MESSAGE ADDRESS
                                ;CHARACTER COUNT

```

BASIC RECEIVER TESTS

4998	027562	004737	031232		JSR	PC, EOM	: LOAD AN EOM
4999	027566	004737	030006		JSR	PC, OCOR	: WAIT FOR OCOR
5000	027572	005011			CLR	(R1)	: CLEAR LINE UNIT LOOP
5001	027574	012700	000073		MOV	#59, R0	: R0= CHARACTER COUNT
5002	027600	012702	031540		MOV	#MESDAT, R2	: LOAD MESSAGE POINTER IN R2
5003	027604	004737	030614	1\$:	JSR	PC, INRDY	: WAIT FOR INRDY
5004	027610	104412			ROMCLK		: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5005	027612	021204			021204		: GET DATA FROM IN SILO
5006	027614	016104	000004		MOV	4(R1), R4	: PUT CHARACTER IN "FOUND"
5007	027620	112205			MOV	(R2)+, R5	: PUT "EXPECTED" IN R5
5008	027622	120504			CMPB	R5, R4	: IS RECEIVED DATA CORRECT
5009	027624	001401			BEQ	2\$: BR IF OK
5010	027626	104025			ERROR	25	: DATA ERROR
5011	027630			2\$:			
5012	027630	005300			DEC	R0	: DECREMENT COUNTER
5013	027632	001364			BNE	1\$: BR IF NOT DONE
5014							
5015							: CHECK TO SEE THAT IN BCC MATCH IS SET
5016							: AND THAT THE BCC WAS RECEIVED CORRECTLY
5017							
5018	027634	004737	030614		JSR	PC, INRDY	: WAIT FOR INRDY
5019	027640	104412			ROMCLK		: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5020	027642	021204			021204		: GET FIRST HALF OF CRC
5021	027644	116137	000004	001302	MOVB	4(R1), STMP2	: PUT IN STMP2
5022	027652	042737	177400	001302	BIC	#177400, STMP2	: CLEAR HI BYTE
5023	027660	004737	030614		JSR	PC, INRDY	: WAIT FOR INRDY
5024	027664	104412			ROMCLK		: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5025	027666	021244			021244		
5026	027670	016104	000004		MOV	4(R1), R4	: PUT "FOUND" IN R4
5027	027674	042704	000376		BIC	#376, R4	: CLEAR UNWANTED BITS
5028	027700	012705	000001		MOV	#1, R5	: PUT "EXPECTED" IN R5
5029	027704	120504			CMPB	R5, R4	: IS IN BCC MATCH SET?
5030	027706	001401			BEQ	25\$	
5031	027710	104015			ERROR	15	: IN BCC MATCH ERROR
5032	027712			25\$:			
5033	027712	104412			ROMCLK		: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5034	027714	021204			021204		: GET LAST HALF
5035	027716	116137	000004	001301	MOVB	4(R1), STMP1+1	: PUT IN STMP1
5036	027724	042737	000377	001300	BIC	#377, STMP1	: CLEAR LO BYTE
5037	027732	053737	001300	001302	BIS	STMP1, STMP2	: 16 BIT BCC NOW IN STMP2
5038	027740	023737	030756	001302	CMP	CALBCC, STMP2	: IS IT CORRECT?
5039	027746	001401			BEQ	3\$: BR IF OK
5040	027750	104027			ERROR	27	
5041	027752	104420			3\$:	ADVANCE	: ADVANCE TO NEXT TEST
5042							
5043							
5044							: SUBROUTINES
5045							: -----
5046							
5047	027754						GETSI:
5048							: THIS SUBROUTINE READS LU 17, AND PUTS IT INTO NITCH.
5049							: NITCH IS ROTATED LEFT UNTILL THE SI BIT IS IN CARRY
5050							
5051	027754	104412			ROMCLK		: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5052	027756	021364			021364		: PORT4+LU 17
5053	027760	017737	152110	030004	MOV	#KMP04, NITCH	: STORE LU 17

```

5054 027766 106137 030004      ROLB  NITC     ;PUT SI IN THE CARRY BIT
5055 027772 106137 030004      ROLB  NITC
5056 027776 106137 030004      ROLB  NITC.I
5057 030002 000207          RTS    PC
5058 030004 000000          NITC:  0
5059
5060
5061 030006          OCOR:
5062          ;THIS SUBROUTINE SPINS ON OCOR
5063
5064 030006 104412          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5065 030010 021364          021364  ;PORT4+LU 17
5066 030012 032777 000020 152054  BIT    #BIT4,AKMP04 ;IS OCOR SET?
5067 030020 001772          BEQ    OCOR      ;BR IF NO
5068 030022 000207          RTS    PC        ;OK OCOR IS SET, GO BACK
5069
5070
5071 030024          SYNC:
5072          ;THIS SUBROUTINE LOADS THE SILO WITH THE NUMBER OF SYNC
5073          ;CHARACTERS PASSED TO IT IN THE WORD AFTER THE JSR CALL
5074          ;AND A NON-SYNC CHARACTER (301)
5075
5076 030024 013637 001276      MOV    @ (SP)+, $TMP0 ;GET COUNT
5077 030030 062746 000002      ADD    #2, -(SP)     ;ADJUST STACK
5078 030034 012761 000026 000004  MOV    #26, 4(R1)    ;LOAD PORT4
5079 030042 104412          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5080 030044 122114          122114  ;LOAD SYNC REGISTER
5081 030046 004737 030140 1$:  JSR    PC, OUTRDY    ;WAIT FOR OUTRDY
5082 030052 012761 000001 000004  MOV    #1, 4(R1)     ;LOAD PORT4
5083 030060 104412          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5084 030062 122111          122111  ;SET SOM
5085 030064 012761 000026 000004  MOV    #26, 4(R1)    ;LOAD PORT4
5086 030072 104412          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5087 030074 122110          122110  ;LOAD OUT DATA
5088 030076 005337 001276      DEC    $TMP0         ;ALL DONE?
5089 030102 001361          BNE    1$           ;BR IF NOT
5090 030104 004737 030140  JSR    PC, OUTRDY    ;WAIT FOR OUTRDY
5091 030110 005061 000004      CLR    4(R1)        ;LOAD PORT4
5092 030114 104412          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5093 030116 122111          122111  ;SET SOM
5094 030120 012761 000301 000004  MOV    #301, 4(R1)   ;LOAD PORT4
5095 030126 104412          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5096 030130 122110          122110  ;LOAD OUT DATA
5097 030132 004737 030006      JSR    PC, OCOR     ;WAIT FOR OCOR
5098 030136 000207          RTS    PC
5099
5100
5101 030140          OUTRDY:
5102          ;THIS SUBROUTINE SPINS ON OUT READY
5103
5104 030140 005037 001306      CLR    $TMP4         ;CLEAR TIMER
5105 030144          1$:
5106 030144 104412          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5107 030146 021224          021224  ;PORT4+LU11
5108 030150 032777 000020 151716  BIT    #BIT4,AKMP04 ;IS OUT RDY SET?
5109 030156 001004          BNE    2$           ;BR IF YES
    
```

```

5110 030160 005237 001306      INC      STMP4      ;INC TIMER
5111 030164 001367              BNE      15        ;KEEP CHECKING IF NOT DONE
5112 030166 104036              ERROR    36        ;ERROR, OUT READY NOT SET
5113 030170 000207      25:    RTS      PC
5114
5115
5116 030172      CHAR:
5117      ;THIS SUBROUTINE LOADS THE SILO WITH 3 SYNCs
5118      ;AND THE CHARACTER PASSED TO IT.
5119
5120 030172 013637 001300      MOV      2(SP)+,STMP1 ;GET CHARACTER
5121 030176 062746 000002      ADD      #2,-(SP)    ;ADJUST STACK
5122 030202 012737 000003 001276  MOV      #3,STMP0    ;SET FOR 3 SYNCs
5123 030210 012761 000026 000004  MOV      #26,4(R1)   ;LOAD PORT4
5124 030216 104412              ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5125 030220 122114              122114             ;LOAD SYNC REGISTER
5126 030222 004737 030140      JSR      PC,OUTRDY   ;WAIT FOR OUTRDY
5127 030226 012761 000001 000004  MOV      #1,4(R1)   ;LOAD PORT4
5128 030234 104412              ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5129 030236 122111              122111             ;SET SOM
5130 030240 012761 000026 000004  MOV      #26,4(R1)   ;LOAD PORT4
5131 030246 104412              ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5132 030250 122110              122110             ;LOAD OUT DATA
5133 030252 005337 001276      DEC      STMP0      ;ALL DONE?
5134 030256 001361              BNE      15        ;BR IF NOT
5135 030260 004737 030140      JSR      PC,OUTRDY   ;WAIT FOR OUTRDY
5136 030264 013761 001300 000004  MOV      STMP1,4(R1) ;LOAD PORT4
5137 030272 104412              ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5138 030274 122110              122110             ;LOAD OUT DATA
5139 030276 004737 030006      JSR      PC,OCOR    ;WAIT FOR OCOR
5140 030302 000207      RTS      PC
5141
5142
5143 030304      CHARSD:
5144      ;THIS SUBROUTINE LOADS THE SILO WITH THE CHARACTER PASSED TO IT.
5145
5146 030304 013637 001300      MOV      2(SP)+,STMP1 ;GET CHARACTER
5147 030310 062746 000002      ADD      #2,-(SP)    ;ADJUST STACK
5148 030314 004737 030140      JSR      PC,OUTRDY   ;WAIT FOR OUTRDY
5149 030320 013761 001300 000004  MOV      STMP1,4(R1) ;LOAD PORT4
5150 030326 104412              ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5151 030330 122110              122110             ;LOAD OUT DATA
5152 030332 004737 030140      JSR      PC,OUTRDY   ;WAIT FOR OUTRDY
5153 030336 104412              ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5154 030340 122110              122110             ;LOAD GARBAGE CHAR
5155 030342 004737 030006      JSR      PC,OCOR    ;WAIT FOR OCOR
5156 030346 000207      RTS      PC
5157
5158
5159 030350      SILOLD:
5160      ;THIS SUBROUTINE FILLS THE OUT SILO
5161      ;WITH A BINARY COUNT PATTERN
5162
5163 030350 012737 000073 001300  MOV      #73,STMP1   ;LOAD COUNT
5164 030356 005737 030610      TST     SCHAR        ;FIRST TIME HERE?
5165 030362 100470      BMI     45          ;BR IF BITSTUFF

```

5166	030364	001032			BNE	2\$: BR IF NO
5167	030366	062737	000002	001300	ADD	#2,\$TMP1		: ADD 2 TO CHARACTER COUNT
5168	030374	012737	000003	001276	MOV	#3,\$TMP0		: SET FOR 3 SYNC
5169	030402	012761	000026	000004	MOV	#26,4(R1)		: LOAD PORT4
5170	030410	104412			ROMCLK			: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5171	030412	122114			122114			: LOAD SYNC REGISTER
5172	030414	004737	030140		JSR	PC,OUTRDY	1\$:	: WAIT FOR OUTRDY
5173	030420	012761	000001	000004	MOV	#1,4(R1)		: LOAD PORT4
5174	030426	104412			ROMCLK			: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5175	030430	122111			122111			: SET SOM
5176	030432	012761	000026	000004	MOV	#26,4(R1)		: LOAD PORT4
5177	030440	104412			ROMCLK			: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5178	030442	122110			122110			: LOAD OUT DATA
5179	030444	005337	001276		DEC	\$TMP0		: ALL DONE?
5180	030450	001361			BNE	1\$: BR IF NOT
5181	030452	004737	030140		JSR	PC,OUTRDY	2\$:	: WAIT FOR OUTRDY
5182	030456	013761	030610	000004	MOV	\$CHAR,4(R1)		: LOAD PORT4
5183	030464	104412			ROMCLK			: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5184	030466	122110			122110			: LOAD OUT DATA
5185	030470	005737	030612		TST	\$TUFLG		: BITSTUFF???
5186	030474	001407			BEQ	6\$: BR IF NO
5187	030476	013737	030610	030510	MOV	\$CHAR,\$\$: IT IS SOLD SO CHECK BITSTUFFING
5188	030504	004537	031340		JSR	\$S,\$TFFCL		: ADD ANY BIT STUFF CLOCK TICKS
5189	030510	000000			0		5\$:	: CHARACTER
5190	030512	000010			10			: CHIFT COUNT
5191	030514	005237	030610		INC	\$CHAR	6\$:	: NEXT CHARACTER
5192	030520	022737	000400	030610	CMP	#400,\$CHAR		: ALL DONE?
5193	030526	001403			BEQ	3\$		
5194	030530	005337	001300		DEC	\$TMP1		: DECREMENT COUNT
5195	030534	001346			BNE	2\$: BR IF NOT DONE
5196	030536	004737	030006		JSR	PC,OCOR	3\$:	: WAIT FOR OCOR
5197	030542	000207			RTS	PC		
5198	030544	005037	030610		CLR	\$CHAR	4\$:	: START PATTERN AT ZERO
5199	030550	012737	177777	030612	MOV	#-1,\$TUFLG		: SET BITSTUFF FLAG
5200	030556	005037	031536		CLR	\$BITCON		: CLEAR STUFF COUNT
5201	030562	062737	000002	001300	ADD	#2,\$TMP1		: ADD 2 TO CHARACTER COUNT
5202	030570	012761	000001	000004	MOV	#1,4(R1)		: SET BIT0 IN PORT4
5203	030576	104412			ROMCLK			: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5204	030600	122111			122111			: SET SOM!
5205	030602	104412			ROMCLK			: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5206	030604	122110			122110			: LOAD GARBAGE CHAR
5207	030606	000721			BR	2\$: GO LOAD SILO
5208	030610	000000			SCHAR:	0		
5209	030612	000000			\$TUFLG:	0		
5210								
5211								
5212	030614				INRDY:			
5213								: THIS SUBROUTINE SPINS ON INRDY
5214								: IF INRDY FAILS TO SET THE DELAY TIMES OUT AND AN
5215								: ERROR IS REPORTED. FOR BETTER SCOPE LOOPS THIS
5216								: DELAY CAN BE MADE SHORTER BY ALTERING THE NUMBER
5217								: INITIALLY LOADED INTO \$TMP0, THE SMALLER THE NUMBER
5218								: THE SHORTER THE DELAY. 0 IS THE LONGEST DELAY.
5219								
5220	030614	012737	000000	001276	MOV	#0,\$TMP0	1\$:	: SET UP DELAY COUNTER
5221	030622							

```

5222 030622 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5223 030624 021244 021244 ;PORT4+LUI2
5224 030626 032777 000020 151240 BIT #BIT4, @KMP04 ;IS INRDY SET?
5225 030634 001004 BNE 25 ;BR IF YES
5226 030636 005237 001276 INC $TMP0 ;INC DELAY
5227 030642 001367 BNE 15 ;TRY AGAIN
5228 030644 104037 ERROR 37 ;ERROR, NO INRDY
5229 030646 000207 25: RTS PC ;RETURN
5230
5231
5232 030650 SIMBCC: ;THIS SUBROUTINE CALCULATES THE CRC USING POLYNOMIAL GIVEN
5233 ;IN XPOLY. THE CORRECT CRC IS SLPADRED IN CALBCC, AND THE
5234 ;STATE OF THE LSB OF THE BCC IS SLPADRED IN THE C BIT.
5235
5236
5237 030650 010046 MOV RO, -(SP) ;SAVE RO ON STACK
5238 030652 012537 001276 MOV (R5)+, $TMP0 ;$TMP0 = SHIFT COUNT
5239 030656 012537 001300 MOV (R5)+, $TMP1 ;$TMP1 = CHARACTER
5240 030662 012537 030756 MOV (R5)+, CALBCC ;CALBCC = OLD BCC
5241 030666 013700 030756 15: MOV CALBCC, RO ;PUT OLD BCC IN RO
5242 030672 000241 CLC
5243 030674 006037 030756 ROR CALBCC ;SHIFT OLD BCC
5244 030700 006037 001300 ROR $TMP1 ;SHIFT CHARACTER
5245 030704 005500 ADC RO ;ADD CHAR CARRY TO OLD BCC
5246 030706 006000 ROR RO ;PUT BIT0 TO CARRY BIT
5247 030710 103011 BCC 25 ;CARRY IS FEEDBACK BIT
5248 030712 013700 030754 MOV XPOLY, RO ;IF FEEDBACK = 1
5249 030716 043700 030756 BIC CALBCC, RO ;EXCLUSIVLY OR XPOLY TO CALBCC
5250 030722 043737 030754 030756 BIC XPOLY, CALBCC
5251 030730 050037 030756 BIS RO, CALBCC
5252 030734 005337 001276 25: DEC $TMP0 ;DEC SHIFT COUNT
5253 030740 001352 BNE 15 ;BR IF NOT DONE
5254 030742 013700 030756 MOV CALBCC, RO ;PUT RESULT IN RO
5255 030746 006000 ROR RO ;SHIFT BIT0 TO CARRY
5256 030750 012600 MOV (SP)+, RO ;RESTORE RO
5257 030752 000205 RTS R5 ;SLPADR
5258 030754 000000 XPOLY: 0
5259 030756 000000 CALBCC: 0
5260 000200 LRC8=200
5261 120001 CRC16=120001
5262 102010 CRC.CCITT=102010
5263
5264
5265 030760 BCCLD: ;THIS SUBROUTINE LOADS THE OUT SILO WITH 2 SYNCs
5266 ;WITH SOM SET, AND ONE CHARACTER PASSED TO IT
5267 ;WITH THE SOM BIT CLEAR (ENABLE CRC)
5268
5269
5270 030760 013637 001300 MOV @($P)+, $TMP1 ;GET CHARACTER
5271 030764 062746 000002 ADD #2, -(SP) ;ADJUST STACK
5272 030770 012737 000002 001276 MOV #2, $TMP0 ;SET FOR 2 SYNCs
5273 030776 012761 000026 000004 MOV #26, 4(R1) ;LOAD PORT4
5274 031004 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5275 031006 122114 122114 ;LOAD SYNC REGISTER
5276 031010 004737 030140 15: JSR PC, OUTRDY ;WAIT FOR OUTRDY
5277 031014 012761 000001 000004 MOV #1, 4(R1) ;LOAD PORT4
    
```

```

5278 031022 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5279 031024 122111 ;SET SOM
5280 031026 012761 000026 000004 MOV #26,4(R1) ;LOAD PORT4
5281 031034 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5282 031036 122110 ;LOAD OUT DATA
5283 031040 005337 001276 DEC $TMP0 ;ALL DONE?
5284 031044 001361 BNE IS ;BR IF NOT
5285 031046 004737 030140 JSR PC,OUTRDY ;WAIT FOR OUTRDY
5286 031052 013761 001300 000004 MOV $TMP1,4(R1) ;LOAD PORT4
5287 031060 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5288 031062 122110 ;LOAD OUT DATA
5289 031064 004737 030006 JSR PC,OCOR ;WAIT FOR OCOR
5290 031070 000207 RTS PC
5291
5292
5293 031072 GETQO: ;THIS SUBROUTINE READS THE STATE OF THE TRANSMIT
5294 ;BCC LSB AND PUTS IT IN THE CARRY BIT
5295
5296
5297 031072 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5298 031074 021364 ;PORT4+LU-17
5299 031076 106177 150772 ROLB @KMP04 ;PUT QO IN CARRY
5300 031102 000207 RTS PC ;RETURN
5301
5302
5303 031104 GETQI: ;THIS SUBROUTINE READS THE STATE OF THE RECEIVE
5304 ;BCC LSB AND PUTS IT IN THE CARRY BIT
5305
5306
5307 031104 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5308 031106 021364 ;PORT4+LU-17
5309 031110 106177 150760 ROLB @KMP04 ;PUT QO IN CARRY
5310 031114 106177 150754 ROLB @KMP04 ;PUT QI IN CARRY
5311 031120 000207 RTS PC ;RETURN
5312
5313
5314 031122 SYNLD: ;THIS SUBROUTINE LOADS OUT SILO WITH
5315 ;2 SYNC CHARACTERS WITH SOM SET
5316
5317
5318 031122 012737 000002 001276 MOV #2,$TMP0 ;LOAD COUNTER FOR 2 SYNCs
5319 031130 012761 000026 000004 MOV #26,4(R1) ;PORT4+26
5320 031136 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5321 031140 122114 ;LOAD SYNC REG
5322 031142 004737 030140 JSR PC,OUTRDY ;WAIT FOR OUTRDY
5323 031146 012761 000001 000004 IS: MOV #1,4(R1) ;LOAD PORT4
5324 031154 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5325 031156 122111 ;SET SOM
5326 031160 012761 000026 000004 MOV #26,4(R1) ;PORT+26
5327 031166 104412 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5328 031170 122110 ;LOAD OUT DATA WITH SYNC
5329 031172 005337 001276 DEC $TMP0 ;DECREMENT COUNTER
5330 031176 001361 BNE IS ;BR IF NOT DONE
5331 031200 000207 RTS PC ;RETURN
5332
5333

```

```

5334 031202          SOM:
5335                ; THIS SUBROUTINE LOADS SOM AND OUT DATA WITH A
5336                ; GARBAGE CHARACTER (0)
5337
5338 031202 004737 030140 JSR    PC,OUTRDY    ; WAIT FOR OUTRDY
5339 031206 012761 000001 000004 MOV    #1,4(R1)    ; PORT4+1
5340 031214 104412 ROMCLK    ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5341 031216 122111 122111 ; SET SOM
5342 031220 005061 000004 CLR    4(R1)    ; CLEAR DATA CHAR
5343 031224 104412 ROMCLK    ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5344 031226 122110 122110 ; LOAD GARBAGE CHARACTER
5345 031230 000207 RTS     PC    ; RETURN
5346
5347
5348 031232          EOM:
5349                ; THIS SUBROUTINE LOADS EOM AND OUT DATA WITH A
5350                ; GARBAGE CHARACTER (2) TO ENABLE TRANSMISSION OF BCC
5351
5352 031232 004737 030140 JSR    PC,OUTRDY    ; WAIT FOR OUTRDY
5353 031236 012761 000002 000004 MOV    #2,4(R1)    ; PORT4+2
5354 031244 104412 ROMCLK    ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5355 031246 122111 122111 ; SET EOM
5356 031250 104412 ROMCLK    ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5357 031252 122110 122110 ; LOAD GARBAGE CHARACTER
5358 031254 000207 RTS     PC    ; RETURN
5359
5360
5361 031256          MESLD:
5362                ; THIS SUBROUTINE LOADS SILO WITH MESSAGE
5363                ; THE FIRST ARGUMENT IS THE ADDRESS OF THE MESSAGE
5364                ; THE SECOND ARGUMENT IS THE NUMBER OF CHARACTERS IN THE MESSAGE
5365
5366 031256 010046 MOV    RO,-(SP)    ; SAVE RO
5367 031260 012500 MOV    (R5)+,RO    ; RO=MESSAGE POINTER
5368 031262 012537 001276 MOV    (R5)+,$TMPD ; $TMPD=CHARACTER COUNT
5369 031266 004737 030140 JSR    PC,OUTRDY    ; WAIT FOR OUT RDY
5370 031272 112061 000004 MOVB   (R0)+,4(R1)  ; LOAD PORT4 WITH CHARACTER
5371 031276 104412 ROMCLK    ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5372 031300 122110 122110 ; LOAD OUT DATA SILO
5373 031302 005337 001276 DEC    $TMPD    ; DEC CHAR COUNT
5374 031306 001367 BNE    IS    ; BR IF NOT DONE
5375 031310 004737 030006 JSR    PC,OCOR    ; WAIT FOR OCOR
5376 031314 012600 MOV    (SP)+,RO    ; RESTORE RO
5377 031316 000205 RTS     R5    ; RETURN
5378
5379
5380 031320          CLRIO:
5381                ; THIS SUBROUTINE SETS IN CLR AND OUT CLR TO
5382                ; CLEAR THE TRANSMIT AND RECEIVE BCC REGISTERS
5383
5384 031320 012761 000200 000004 MOV    #BIT7,4(R1) ; LOAD PORT4
5385 031326 104412 ROMCLK    ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5386 031330 122112 122112 ; SET IN CLR!
5387 031332 104412 ROMCLK    ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5388 031334 122111 122111 ; SET OUT CLR!
5389 031336 000207 RTS     PC    ; RETURN

```

```

5390
5391
5392 031340      STFFCL:
5393                ; THIS SUBROUTINE ADDS ANY NECESSARY BIT STUFF CLOCK TICKS
5394                ; FIRST ARGUMENT IS CHAR, SECOND ARGUMENT IS SHIFT COUNT.
5395
5396 031340 010046      MOV      RO, -(SP)          ; SAVE RO
5397 031342 012500      MOV      (R5)+, RO        ; PUT CHAR IN RO
5398 031344 012537 001302  MOV      (R5)+, $TMP2      ; PUT SHIFT COUNT IN $TMP2
5399 031350 106000      1$:  RORB     RO          ; LOOK AT NEXT BIT
5400 031352 103403      BCS     2$          ; BR IF A MARK
5401 031354 005037 031536  CLR     BITCON      ; IT WAS A SPACE, CLEAR 1'S COUNTER
5402 031360 000412      BR      3$          ; CONTINUE
5403 031362 005237 031536  2$:  INC     BITCON      ; INC CONSECUTIVE 1'S COUNTER
5404 031366 022737 000005 031536  CMP     #5, BITCON      ; IS IT 5 YET?
5405 031374 001004      BNE     3$          ; BR IF NO
5406 031376 005037 031536  CLR     BITCON      ; YES! SO START AGAIN
5407 031402 104413 000001  DATACLK, 1      ; GIVE EXTRA TICK TO STUFF ZERO
5408 031406 005337 001302  3$:  DEC     $TMP2      ; DEC SHIFT COUNT
5409 031412 001356      BNE     1$          ; BR IF NOT DONE
5410 031414 012600      MOV     (SP)+, RO      ; RESTORE RO
5411 031416 000205      RTS      R5          ; RETURN
5412
5413
5414 031420      STFFCK:
5415                ; THIS SUBROUTINE CHECKS TO SEE IF TRANSMITTER
5416                ; IS STUFFING ZEROS WHEN IT SHOULD. FIRST ARGUMENT
5417                ; IS THE CHARACTER, SECOND ARGUMENT IS SHIFT COUNT.
5418
5419 031420 010046      MOV      RO, -(SP)          ; SAVE RO
5420 031422 012500      MOV      (R5)+, RO        ; PUT CHAR IN RO
5421 031424 012537 001302  MOV      (R5)+, $TMP2      ; PUT SHIFT COUNT IN $TMP2
5422 031430 106000      1$:  RORB     RO          ; SHIFT OUT NEXT BIT
5423 031432 103403      BCS     2$          ; BR IF IT IS A MARK
5424 031434 005037 031536  CLR     BITCON      ; IT WAS A SPACE, CLEAR 1'S COUNTER
5425 031440 000416      BR      3$          ; CONTINUE
5426 031442 005237 031536  2$:  INC     BITCON      ; INC CONSECUTIVE 1'S COUNTER
5427 031446 022737 000005 031536  CMP     #5, BITCON      ; 5 IN A ROW YET?
5428 031454 001010      BNE     3$          ; BR IF NO
5429 031456 005037 031536  CLR     BITCON      ; YES, SO START OVER
5430 031462 104413 000001  DATACLK, 1      ; EXTRA TICK TO STUFF ZERO
5431 031466 004737 027754  JSR     PC, GETSI      ; LOOK AT WINDOW
5432 031472 103001      BCC     3$          ; IS IT A ZERO, BR IF YES
5433 031474 104030      ERROR   30          ; NO, ERROR ZERO WAS NOT STUFFED
5434 031476 005337 001302  3$:  DEC     $TMP2      ; DEC SHIFT COUNT
5435 031502 001352      BNE     1$          ; BR IF NOT DONE
5436 031504 012600      MOV     (SP)+, RO      ; RESTORE RO
5437 031506 000205      RTS      R5          ; RETURN
5438
5439
5440 031510      CTSPLY:
5441                ; THIS SUBROUTINE WASTES TIME UNTIL CTS SETS,
5442                ; BUT HOPEFULLY NOT SO LONG THAT THE SILO RUNS OUT
5443
5444 031510 010046      MOV      RO, -(SP)          ; SAVE RO
5445 031512 012700 000032  MOV     #32, RO        ; LOAD RO WITH COUNT

```

```

5446 031516 027777 147522 147520 1S:  CMP      @STKS,@STKS      ;WASTE TIME
5447 031524 005300          DEC      RO          ;DECREMENT COUNTER
5448 031526 001373          BNE     1$          ;DO IT AGAIN IF NOT = 0
5449 031530 012600          MOV     (SP)+,RO    ;RESTORE RO
5450 031532 000207          RTS      PC          ;RETURN
5451
5452
5453 031534 000176          FLAG:  ↑B<01111110>      ;FLAG CHARACTER
5454 031536 000000          BITCON: 0
5455 031540 000      125      252  MESDAT: .BYTE  0,125,252,377
5456 031543 377
5457 031544 001      002      004  FLTDAT: .BYTE  1,2,4,10,20,40,100,200,376,375,373,367,357,337,277,177
5458 031547 010      020      040
5459 031552 100      200      376
5460 031555 375      373      367
5461 031560 357      337      277
5462 031563 177
5463 031564 100      140      160  STUFDT: .BYTE  100,140,160,170,3,300,174,176,177,1
5464 031567 170      003      300
5465 031572 174      176      177
5466 031575 001
5467 031576 363      347      317  .BYTE  363,347,317,200,0,377,377,377,200,37
5468 031601 200      000      377
5469 031604 377      377      200
5470 031607 037
5471
5472 031610 046200 047111 020105 .EVEN
031646 046200 047111 020105 EM1:  .ASCIZ  <200>/LINE UNIT INITIALIZATION TEST/
031711 200 044514 042516 EM2:  .ASCIZ  <200>↑LINE UNIT REGISTER READ/ONLY TEST↑
031755 200 044514 042516 EM3:  .ASCIZ  <200>↑LINE UNIT REGISTER WRITE/READ TEST↑
032017 200 051124 047101 EM4:  .ASCIZ  <200>/LINE UNIT INTERNAL CLOCK FAILURE/
032047 200 042522 042503 EM5:  .ASCIZ  <200>/TRANSMITTER DATA ERROR/
032066 051200 041505 044505 EM6:  .ASCIZ  <200>/RECEIVER TEST/
032113 200 047515 042504 EM7:  .ASCIZ  <200>/RECEIVER DATA ERROR/
032137 200 051124 047101 EM10: .ASCIZ  <200>/MODEM SIGNAL ERROR/
032166 051200 041505 044505 EM11: .ASCIZ  <200>/TRANSMITTER CRC ERROR/
032212 044600 020116 041502 EM12: .ASCIZ  <200>/RECEIVER CRC ERROR/
032252 052200 040522 051516 EM13: .ASCIZ  <200>/IN BCC MATCH ERROR (LU REG 12)/
032322 041600 041101 042514 EM14: .ASCIZ  <200>/TRANSMITTER FAILED TO GO TO MARK STATE/
032343 200 046106 043501 EM15: .ASCIZ  <200>/CABLE DATA TEST/
032357 200 051124 047101 EM16: .ASCIZ  <200>/FLAG ERROR/
032423 200 053523 052111 EM17: .ASCIZ  <200>/TRANSMITTER FAILED TO STUFF A ZERO/
032444 040600 047502 052122 EM20: .ASCIZ  <200>/SWITCH PAC TEST/
032461 200 051124 047101 EM21: .ASCIZ  <200>/ABORT ERROR/
032504 044200 046101 020106 EM22: .ASCIZ  <200>/TRANSMITTER ERROR/
032526 047600 052125 051040 EM23: .ASCIZ  <200>/HALF DUPLEX TEST/
032551 200 047111 051040 EM24: .ASCIZ  <200>/OUT READY NOT SET/
EM25: .ASCIZ  <200>/IN READY NOT SET/

032573 200 054105 042520 DH1:  .ASCIZ  <200>/EXPECTED FOUND/
032614 042600 050130 041505 DH2:  .ASCIZ  <200>/EXPECTED FOUND LU-REGISTER/
032652 041600 040510 040522 DH3:  .ASCIZ  <200>/CHARACTER BIT THAT FAILED/
032710 041600 051117 042522 DH4:  .ASCIZ  <200>/CORRECT CRC BIT THAT FAILED/
032750 042600 050130 041505 DH5:  .ASCIZ  <200>/EXPECTED FOUND SHIFT/
033002 042600 050130 041505 DH6:  .ASCIZ  <200>/EXPECTED FOUND CHARACTER SHIFT/
033050 041200 047514 045503 DH7:  .ASCIZ  <200>/BLOCK END NOT SET/
033073 200 052122 020123 DH10: .ASCIZ  <200>/RTS DID NOT CLEAR/
    
```

```

.EVEN
033116 000002          DT1:  2
033120 003           .BYTE  3,7
033122 001274         $REG5
033124 003           .BYTE  3,2
033126 001272         $REG4
033130 000003          DT2:  3
033132 003           .BYTE  3,7
033134 001274         $REG5
033136 003           .BYTE  3,10
033140 001272         $REG4
033142 003           .BYTE  3,2
033144 001266         $REG2
033146 000002          DT3:  2
033150 003           .BYTE  3,17
033152 001274         $REG5
033154 002           .BYTE  2,2
033156 001270         $REG3
033160 000002          DT4:  2
033162 006           .BYTE  6,21
033164 030756        CALBCC
033166 002           .BYTE  2,2
033170 001270         $REG3
033172 000003          DT5:  3
033174 001           .BYTE  1,11
033176 001462        ZERO
033200 001           .BYTE  1,11
033202 001464        ONE
033204 002           .BYTE  2,2
033206 001262         $REG0
033210 000003          DT6:  3
033212 001           .BYTE  1,11
033214 001464        ONE
033216 001           .BYTE  1,11
033220 001462        ZERO
033222 002           .BYTE  2,2
033224 001262         $REG0
033226 000004          DT7:  4
033230 001           .BYTE  1,11
033232 001462        ZERO
033234 001           .BYTE  1,11
033236 001464        ONE
033240 003           .BYTE  3,7
033242 001274         $REG5
033244 002           .BYTE  2,1
033246 001270         $REG3
033250 000004          DT10: 4
033252 001           .BYTE  1,11
033254 001464        ONE
033256 001           .BYTE  1,11
033260 001462        ZERO
033262 003           .BYTE  3,7
033264 001274         $REG5
033266 002           .BYTE  2,1
033270 001270         $REG3

```

033272	000002		DT11:	2	
033274	003	007		.BYTE	3,7
033276	031534			FLAG	
033300	002	002		.BYTE	2,2
033302	001270			\$REG3	
033304	000002		DT12:	2	
033306	006	004		.BYTE	6,4
033310	030756			CALBCC	
033312	006	002		.BYTE	6,2
033314	001302			\$TMP2	

033316	000001		CORMAX:	
			.END	

CROSS REFERENCE TABLE -- USER SYMBOLS

ABASE = 000000	266	307		
ACDRI = 000000	266	309		
ACDM2 = 000000	266	310		
ACPUOP = 000000	266	281		
ADDMD = 000000	266	311		
ADDW1 = 000000	266	312		
ADDW10 = 000000	266	321		
ADDW11 = 000000	266	322		
ADDW12 = 000000	266	323		
ADDW13 = 000000	266	324		
ADDW14 = 000000	266	325		
ADDW15 = 000000	266	326		
ADDW2 = 000000	266	313		
ADDW3 = 000000	266	314		
ADDW4 = 000000	266	315		
ADDW5 = 000000	266	316		
ADDW6 = 000000	266	317		
ADDW7 = 000000	266	318		
ADDW8 = 000000	266	319		
ADDW9 = 000000	266	320		
ADEVCT = 000000	266	272		
ADEVN = 000000	266	308		
ADRCNT 006057	1410*	1425*	1434#	
ADVANC= 104420	1579#	4958	5041	
RENV = 000002	1#	266	277	
REVM = 000000	266	278		
AFATAL = 000000	266	269		
AMADR1 = 000000	266	294		
AMADR2 = 000000	266	298		
AMADR3 = 000000	266	301		
AMADR4 = 000000	266	304		
AMAMS1 = 000000	266	288		
AMAMS2 = 000000	266	296		
AMAMS3 = 000000	266	299		
AMAMS4 = 000000	266	302		
AMSGAD = 000000	266	274		
AMSGLG = 000000	266	275		
AMSGTY = 000000	266	268		
AMTYP1 = 000000	266	289		
AMTYP2 = 000000	266	297		
AMTYP3 = 000000	266	300		
AMTYP4 = 000000	266	303		
APASS = 000000	266	271		
APRIOR = 000000	266			
APTCSU = 000040	1135	1240#		
APTENV = 000001	1128	1196	1238#	1640
APTSIZ = 000200	1237#			
APTSPO = 000100	1130	1198	1239#	
APT.SI 013510	803	2214#		
ASWREG = 000000	266	279		
ATESTN = 000000	266	270		
AUDONE 003354	840	861	900#	
ALUNIT = 000000	266	273		
AUSTRT 003126	839#			
AUSMR = 000000	266	280		
AUTO.S 012110	801	1958#		

DZKCE MACY11 27(1006) 01-JUN-77 10:03 PAGE 126
DZKCE.P11 12-MAY-77 12:23 CROSS REFERENCE TABLE -- MACRO NAMES

PAGE: 0145

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

DZKCED,DZKCE/SOL/CRF+DZKCE.MAC,DZKCE.P11/EQ:DZDME
RUN-TIME: 30 27 2 SECONDS
RUN-TIME RATIO: 2064/60=34.3
CORE USED: 53K (106 PAGES)