

DMC11

BITSTUFF MODE LINE TESTS
MD-11-DZDMF-B

EP-DZDMF-B-DL-A
COPYRIGHT © 76-77
FICHE 1 OF 1

AUG 1977
digital
MADE IN USA

The main body of the document is a large grid of test data. It is organized into approximately 12 columns and 20 rows. Each cell in the grid contains a small amount of data, likely representing a specific test result or configuration. The data is very faint and difficult to read, but it appears to be a series of binary or hexadecimal values. The grid is the primary content of the document, providing detailed test results for the bitstuff mode line tests.

E0F1DZDMBSEQ
PDP10 PAGE: 0001

00010000

770712

PDP10 411

83HDR1DZDMFBSEQ

00010000

770712

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZDMF-B-D
PRODUCT NAME: BITSTUFF MODE LINE UNIT TESTS
DATE: MAY 1977
MAINTAINER: DIAGNOSTICS
AUTHOR: FAY BASHAW

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1976, 1977 by Digital Equipment Corporation

1. ABSTRACT

The function of the DMC11 diagnostics is to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and that all operations of the DMC11 are correct in its environment.

Parameters must be set up to alert the diagnostics to the DMC11 configuration. These parameters are contained in the STATUS TABLE and are generated in two ways: 1) Manual Input - the operator answers questions. 2) Autosizing - the program determines the parameters automatically.

DZDMF tests the DMC-11 Line Unit (M8201 or M8202). It performs write/read tests on the DMC Line Unit registers. It checks for proper transmitter, receiver, and BCC operation in BITSTUFF mode. The modem signals are also checked. DZDMF requires a DMC Micro-Processor (M8200 or M3204) to run. For best diagnosis a turn-around connector should be installed, however the diagnostic will run without it (some tests are skipped).

Currently there are five off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage.

NOTE: Additional diagnostics may be added in the future.

The five diagnostics are:

1. DZDMC [REV] Basic W/R and Micro-processor tests
2. DZDME [REV] DDCMP Line unit tests
3. DZDMF [REV] BITSTUFF Line unit tests
4. DZDMG [REV] Jump and Crom tests
5. DZDMH [REV] Free-running tests (Heat test tape)

2. REQUIREMENTS

2.1 EQUIPMENT

Any PDP11 family CPU (except an LSI-11) with minimum 8K memory
 ASR 33 (or equivalent)
 DMC11-AR with DMC11-DA or DMC11-FA or
 DMC11-AL with DMC11-MA or DMC11-MD

2.2 STORAGE

Program will use all 8K of memory except where ABL and BOOTSTRAP LOADER reside. Locations 1500 thru 1640; contain the "STATUS TABLE" information which is generated at start of diagnostics by manual input (questions) or automatically (auto-sizing). This area is an overlay area and should not be altered by the operator.

3. LOADING PROCEEDURE

3.1 METHOD

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK, MAGTAPE, DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address *500

MEMORY * SIZE

4k	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

- 3.1.1 Place address of ABS loader into switch register.
(also place 'HALT' SW up)
- 3.1.2 Depress 'LOAD ADDRESS' key on console and release.
- 3.1.3 Depress 'START KEY' on console and release (program should now be loading into CPU)

4. STARTING PROCEEDURE

- a. Set switch register to 000200
- b. Depress 'LOAD ADDRESS' key and release
- c. Set SWR to zero for 'AUTO SIZING' or SWR bit0=1 for manual input (questions) or SWR bit7=1 to use existing parameters set up by a previous start or a previously run DMC11 diagnostic.
- d. Depress 'START KEY' and release. The program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

MAP OF DMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
001500	160010	145310	177777	000000
001510	160020	145320	177777	000000

The program will type 'R' and proceed to run the diagnostic. The above is only an example. This would indicate the status table starting at add. 1500 in the program. In this example the table contains the information and status of two DMC11'S. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. For information of status table see section 8.4 for help.

If the diagnostic was started with SW00=1 indicating manual parameter input then the following shows an example of the questions asked and some example answers:

HOW MANY DMC11'S TO BE TESTED?1

D1
 CSR ADDRESS?160010
 VECTOR ADDRESS?310
 BR PRIORITY LEVEL? (4,5,6,7)?5
 DOES MICRO-PROCESSOR HAVE CRAM? (Y OR N)N
 WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M8202 TYPE "2"?1
 IS THE LOOP BACK CONNECTOR ON?Y
 SWITCH PAC#1 (DDCMP LINE#)?377
 SWITCH PAC#2 (BMB73 BOOT ADD)?377

Following the questions the status map is printed out as described above, the information in the map reflects the answers to the questions. If the diagnostic was started with SW00=0 and SW07=0 (AUTO-SIZING) then no questions are asked and only the status-map is printed out. If AUTO-SIZING is used the status information must be verified to be correct (match the hardware). if it does not match the hardware the diagnostic must be restarted with SW00=1 and the questions answered.

4.1 CONTROL SWITCH SETTINGS

SW 15 Set: Halt on error
SW 14 Set: Loop on current test
SW 13 Set: Inhibit error print out
SW 12 Set: Inhibit type out/abell on error.
SW 11 Set: Inhibit iterations. (quick pass)
SW 10 Set: Escape to next test on error
SW 09 Set: Loop with current data
SW 08 Set: Catch error and loop on it
SW 07 Set: Use previous status table.
SW 06 Set: Halt in ROMCLK routine before clocking
micro-processor
SW 05 Set: Reserved
SW 04 Set: Reserved
SW 03 Set: Reselect DMC11's desired active
SW 02 Set: Lock on selected test
SW 01 Set: Restart program at selected test
SW 00 Set: Build new status table from questions. (If SW07=0
and SW00=0 a new status table is built by
auto-sizing)

Switch 06 and 08-15 are dynamic and can be changed as needed while the diagnostic is running. Switches 00-03 and switch 07 are static, and are used only on starting or restarting the diagnostic.

4.1.2 SWITCH REGISTER OPTIONS (at start up)

- SW 01 RESTART PROGRAM AT SELECTED TEST. It is strongly suggested that at least one pass has been made before trying to select a test, the reason being is that the program has to clear areas and set up parameters. When this switch is used the diagnostic will ask TEST NO.? Answer by typing the number of the test desired and carriage return to begin execution at the selected test.
- SW 02 LOCK ON SELECTED TEST. This switch when used with SW01 will cause the program to constantly loop on the selected test. Hitting any key on the console will let it advance to the next test and loop until a key is hit again. If SW02=0 when SW01 is used. The program will begin at the selected test and continue normal operations.
- SW 03 RESELECT DMC11'S DESIRED ACTIVE. Please note that a message is typed out for setting the switch register equal to DMC11's active. this means if the system has four DMC11s; bits 00,01,02,03 will be set in loc 'DMACTV' from the switch register. Using this switch(SW00) alters that location;therefore if four DMC11s are in the system ***DO NOT*** set switches greater than SW 03 in the up position. this would be a fatal error. do not select more active DMC11s than there is information on in the status table.

METHOD: A: Load address 200
 B: Start with SW 00=1
 C: Program will type message
 D: Set a switch for each DMC desired active.
 EXAMPLE: If you have 4 DMC's but only want to run the first and the last set SWR bits 0 and 3 = 1. PRESS CONTINUE
 E: Number (IF VALID) will be in data lights (excluding 11/05)
 F: Set with any other switch settings desired. PRESS CONTINUE.

4.1.3 DYNAMIC SWITCHES

ERROR SWITCHES

1. SW 12 Delete print out/bell on error.
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

SCOPE SWITCHES

1. SW06 Halt in ROMCLK routine before clocking micro-processor instruction. This allows the operator to scope a micro-processor instruction in the static state before it is clocked. Hit continue to resume running.
2. SW09 (if enabled by 'SCOPI') on an error; If an '*' is printed in front of the test no. (ex. *TEST NO. 10) SW09 is incorporated in that test and therefore SW09 is usually the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enabled; and there is a HARD error (constant); SW08 is best. (SW14=1,0, SW10=0, SW09=0, SW08=1). for intermitent errors; SW14=1 will loop on test regardless of error or not error. (SW14=1, SW10=0, SW09=0, SW08=1,0)
3. SW11 Inhibit iterations.
4. SW14 Loop on current test.

4.2 STARTING ADDRESS

Starting address is at 000200 there are no other starting addresses for the DMC11 diagnostics. (See Section 4.0)

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after all available DMC11's are tested the program will return to 'XXDP' or 'ACT-11'.

5. OPERATING PROCEDURE

When program is initially started messages as described in section 4.0 will be printed, and program will begin running the diagnostic

5.2 PROGRAM AND/OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs.
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. If it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC of the ERROR REPORT this way the EXACT FUNCTION of the test CAN BE DETERMINED.

6. ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0). in most cases additional information will be supplied in the the error message to give the operator an indication of the error.

6.2 ERROR RECOVERY

If for some reason the DMC11 should 'HANG THE BUS' (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'TSTNO' (address 1226) for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the DMC11 was doing at the time of the error.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

See section 4. (PLEASE)
Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completely isolate problems.

7.2 OPERATING RESTRICTIONS

The first time a DMC11 diagnostic is loaded into core and run the STATUS TABLE must be set up. This is done by manual input (SW00=1) or by autosizing (SW00=0 and SW07=0). Thereafter however the status table need not be setup by subsequent restarts or even loading the next DMC diagnostic because the STATUS TABLE is overlaid. The current parameters in the STATUS TABLE are used when SW07=1 on start up.

7.3 HARDWARE CONFIGURATION RESTRICTIONS

DMC11(M8200)- Jumper W1 must be in, and switch 7 of E76 must be in the OFF position.

KMC(M8204)- Jumper W1 must be in.

LINE UNIT(M8201)- Jumpers W1, W2, and W4 must be IN. Jumpers W3, and W5 must be OUT. SW8 of E26 must be in the ON position.

LINE UNIT (M8202)- Jumper W1 must be in. SW8 of E26 must be in the OFF position.

8. MISCELLANEOUS

8.1 EXECUTION TIME

All DMC11 device diagnostics will give an 'END PASS' message (providing no errors and sw12=0) within 4 mins. This is assuming SW11=1 (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration and the amount of memory in the system.

8.2 PASS COMPLETE

NOTE: EVERY time the program is started; the tests will run as if SW11 (delete iterations) was up (=1). This is to 'VERIFY NO HARD ERRORS' as soon as possible. Therefore the first pass -EACH TIME PROGRAM IS STARTED- will be a 'QUICK PASS' until all DMC11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

```
END PASS DZDMC CSR: 175000 VEC: 0300 PASSES: 000001
ERRORS: 000000
```

NOTE: The pass count and error counts are cummulative for each DMC11 that is running, and are set to zero only when the diagnostic is started. Therefore after an overnight run for example, the total passes and errors for each DMC11 since the diagnostic was started are reflected in PASSES: and ERRORS:.

B.4 KEY LOCATIONS

- RETURN (1214) Contains the address where program will return when iteration count is reached or if loop on test is asserted.
- NEXT (1216) Contains the address of the next test to be performed.
- TSTNO (1226) Contains the number of the test now being performed.
- RUN (1316) The bit in 'RUN' always points to the DMC11 currently being tested. EXAMPLE: (RUN) 1302/0000000001000000 Means that DMC11 no.06 is the DMC11 now running.

DMCROO-DMCR17
DMSTOO-DMST17
(1500)-(1640)

These locations contain the information needed to test up to 16 (decimal) DMC11s sequentially. they contain the CSR, VECTOR and STATUS concerning the configuration of each DMC11.

- DMACTV (1306) Each bit set in this location indicates that the associated DMC11 will be tested in turn. EXAMPLE: (DMACTV) 1276/00000000000011111 means that DMC11 no. 00,01,02,03,04 will be tested. EXAMPLE: (DMACTV) 1276/00000000000010001 Means that DMC11 no. 00,04 will be tested.

- DMCSR (1402) Contains the CSR of the current DMC11 under test.

B.4A 'STATUS TABLE' (1500-1640)

The table is filled by AUTO SIZING or by the manual parameter input (questions) as described previously. Also if desired by user; the locations may be altered by hand (toggled in) to suit the specific configuration.

The example status map shown below contains information for two DMC11'S. the table can contain up to 16 DMC11'S. Following the map is a description of the bits for each map entry

MAP OF DMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
001500	160010	145310	177777	000000
001510	160020	016320	000000	000000

Each map entry contains 4 words which contain the status information for 1 DMC11. The PC shows where in core memory the first of the 4 words is. In the example above the first DMC'S status is in locations, 1500, 1502, 1504, and 1506. The second DMC status is located at 1510, 1512, 1514, and 1516. The information contained in each 4 word entry is defined as follows:

CSR: Contains DMC11 CSR address

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
BIT15=1 MICRO-PROCESSOR HAS CROM
BIT15=0 MICRO-PROCESSOR HAS CROM
BIT14=1 TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M8201
BIT13=1 LINE UNIT IS AN M8202
BIT12=1 NO LINE UNIT
BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 RUN FREE RUNNING TESTS ON KMC11
BIT1=0 DMC11-AR (LOW SPEED)
BIT1=1 DMC11-AL (HIGH SPEED)

8.5 METHOD OF AUTO SIZING

8.5.1 FINDING THE CONTROL STATUS REGISTER.

The auto-sizing routine finds a DMC11 as follows: It starts at address 160000 and tests all address in increments of 10 up to and including address 167760. If the address does not time out, the following is done, the first CROM address is written to a 125252 then it is read back. If it contains a -1 or 125252 or 626 or a 16520 a DMC11 has been found, if not, the address is updated by 10 and the search continues. A -1 indicates a DMC11 with no CROM or CRAM, a 125252 indicates a KMC11 with CRAM, a 626 indicates a DMC11-AL and a 16520 indicates DMC11-AR. Further tests are performed at this point to determine which line unit, if any, is installed, if a loop-back connector is installed and various switch settings on the line unit. THIS IS WHY THE STATUS TABLE MUST BE VERIFIED BY THE USER AND IF ANY OF THE INFORMATION DOES NOT AGREE WITH THE HARDWARE THE DIAGNOSTIC MUST BE RESTARTED AND THE QUESTIONS MUST BE ANSWERED. All DMC11's in the system will be found by the auto-sizer. If it does not find a DMC11 the diagnostic must be restarted and the questions answered.

8.5.2 FINDING THE VECTOR AND BR LEVEL

The vector area (address 300-776) is filled with the instruction IOT and '+2' (next address). The processor status is started at 7 and the DMC is programmed to interrupt. The PS is lowered by 1 until the DMC interrupts, a delay is made and if no interrupt occurs at PS level 3 (because of a bad DMC11) the program assumes vector address 300 at BR level 5 and the problem should be fixed in the diagnostic. Once the problem is fixed; the program should be re-setup again to get correct vector. If an interrupt occurred; the address to which the DMC11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you; there is a problem and AUTO SIZING should not be done.

8.5 SOFTWARE SWITCH REGISTER

If the diagnostic is run on an 11/04 or other CPU without a switch register then a software switch register is used to allow user the same switch options as described previously. If the hardware switch register does not exist or if one does and it contains all ones (177777) this software switch register is used.

Control:

To obtain control at any allowable time during execution of the diagnostic the operator types a CTRL G on the console terminal keyboard. As soon as the CTRL G is recognized, by the diagnostic, the following message will be displayed:

SWR=XXXXXX NEW?

Where XXXXXX is the current contents of the software switch register in octal. The software control routine will then await operator action. At which time the operator is required to type one or more of the legal characters: 1) 0 - 7, 2) line feed(<LF>), 3) carriage return(<CR>), or 4) control-U (CTRL U). No check is made for legality. If the input character is not a <LF>, <CR>, or CTRL U it is assumed to be an octal digit.

To change the contents of the SSR the operator simply types the new desired value in octal - leading zeros need not be typed. And terminates the input string with a <CR> or <LF> depending on the program action desired as described below. The input value will be truncated to the last 6 digits typed. At least one digit must be typed on any given input string prior to the terminator before a change to the SSR will occur.

When the input string is terminated with a <CR> the diagnostic will continue execution from the point at which it was interrupted. If a <CR> is the only thing typed the program will continue without changing the SSR. The <LF> differs from the <CR> by restarting the program as if it were restarted at address 200.

If a CTRL U is typed at any point in the input string prior to the terminator the input value will be disregarded and the prompt displayed (SWR = XXXXXX NEW?).

To set the SSR for the starting switches, first load the diagnostic, then hit CTRL G, then start the diagnostic.

DZDMF LST

B02

DECDOC VER 00.04 11-JUL-77 12:04 PAGE 01 PAGE: 0014

DOCUMENT

DZDMF LST

COPYRIGHT 1977
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS. 01754

6 MAINDEC-11-DZDMF-8 DMC11 BITSTUFF LINE UNIT TESTS
COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754

1667 ***** TEST 1 *****
OUT CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1691 ***** TEST 2 *****
IN CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1714 ***** TEST 3 *****
MODEM CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1738 ***** TEST 4 *****
MAINTENANCE REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1769 ***** TEST 5 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BITS IN LU REGISTER 12, VERIFY IT IS SET
CLEAR BITS IN LU REGISTER 12, VERIFY IT IS CLEAR

1811 ***** TEST 6 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR

1853 ***** TEST 7 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 13
FLOAT A 0 THROUGH LINE UNIT REGISTER 13

1911 ***** TEST 10 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 14
FLOAT A 0 THROUGH LINE UNIT REGISTER 14

1963 ***** TEST 11 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#1
THIS SWITCH PAC CONTAINS THE DDCMP LINE #

1985 ***** TEST 12 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#2
THIS SWITCH PAC CONTAINS THE BMB73 BOOT ADD

2007 ***** TEST 13 *****
LINE UNIT CLOCK TEST
THIS TEST VERIFYS THAT THE LU INTERNAL CLOCK
(BIT 1 IN LU-17) IS WORKING

2040 ***** TEST 14 *****
OUT DATA SILO TEST
SET SOM AND LOAD OUT DATA SILO
VERIFY THAT OCOR SET, INDICATING THAT THE
CHARACTER IS AT THE BOTTOM OF THE OUT SILO

2077 ***** TEST 15 *****
BITSTUFF TEST OF RTS AND OUT ACTIVE
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP 2 DATA CLOCKS, VERIFY
THAT RTS AND ACTIVE ARE SET

2125 ***** TEST 16 *****
TEST OF OUT CLEAR
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP DATA CLOCK, SET OUT CLEAR
VERIFY THAT OCOR, RTS, AND ACTIVE ARE CLEARED

2186 ***** TEST 17 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 0
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2260 ***** TEST 20 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 125
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2334 ***** TEST 21 *****

2335 BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 252
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2408 ***** TEST 22 *****
BIT STUFF TEST
THIS TEST CHECKS ZERO BIT STUFFING OF
THE TRANSMITTER IN THE BIT WINDOW

2485 ***** TEST 23 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 377
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2565 ***** TEST 24 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK A BINARY COUNT PATTERN
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
AND R5 CONTAINS THE CHARACTER THAT FAILED

2654 ***** TEST 25 *****
MULTIPLE FLAG AND TRANSMITTER ABORT TEST
LOAD SILO WITH 5 FLAGS AND A CHAR (000)
VERIFY IN THE BIT WINDOW THAT THE FLAGS
AND DATA ARE CORRECT AND FOLLOWED BY AN ABORT
SEQUENCE (8 CONTIGUOUS 1'S)

2729 ***** TEST 26 *****
LEADING ZEROS TEST
VERIFY THAT THE SETTING OF SOM AND EOM TOGETHER
AND THEN SOM ALONE WILL GENERATE 16 LEADING ZEROS
AND A FLAG, THE CHECK IS MADE USING THE BIT WINDOW

2789 ***** TEST 27 *****
BITSTUFF STRIP FLAG TEST
SET LU LOOP, SINGLE STEP 5 FLAGS,
VERIFY THAT IN ACTIVE DOES NOT SET

2821 ***** TEST 30 *****
BITSTUFF IN ACTIVE TEST
SET LU LOOP, SINGLE STEP 5 FLAGS AND A NON-FLAG (301)
VERIFY THAT IN ACTIVE IS SET

2853 ***** TEST 31 *****
BITSTUFF IN ACTIVE TEST
SET LINE UNIT LOOP, SINGLE STEP ONE FLAG AND A CHAR (301)
VERIFY THAT IN ACTIVE IS SET

2893 ***** TEST 32 *****
BITSTUFF IN ACTIVE TEST

2895 SET LU LOOP, SINGLE STEP 2 FLAGS AND A NON-FLAG (301)
VERIFY THAT IN ACTIVE IS SET

2925 ***** TEST 33 *****
IN CLEAR TEST
SYNC UP RECEIVER AND TRANSMIT A CHARACTER
WAIT FOR IN RDY, THEN SET IN CLEAR
VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED

2983 ***** TEST 34 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3029 ***** TEST 35 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3075 ***** TEST 36 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3121 ***** TEST 37 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3157 ***** TEST 40 *****
BITSTUFF DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED

3212 ***** TEST 41 *****
BITSTUFF DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED
THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12

3262 ***** TEST 42 *****
RECEIVER ABORT TEST
SINGLE CLOCK 3 FLAGS, A 301, ANOTHER 301 AND 10 EXTRA
CLOCK TICKS, VERIFY THAT A 301 AND A BLOCK END
WERE RECEIVED INDICATING THAT THE RECEIVER RECOGNIZED
THE ABORT SEQUENCE (8 CONTIGUIOUS 1'S)

3307 ***** TEST 43 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, SET DTR
VERIFY THAT MODEM READY IS SET
CLEAR DTR, VERIFY THAT MRDY IS CLEARED

3355 ***** TEST 44 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, LOAD OUT DATA SILO
VERIFY THAT ALL MODEM SIGNALS ARE SET

3398 ***** TEST 45 *****

3399 TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
0, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3480 ***** TEST 46 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3568 ***** TEST 47 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
125, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3650 ***** TEST 50 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
252, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3732 ***** TEST 51 *****
TRANSMITTER CRC TEST
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY

3735 COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT

3815 ***** TEST 52 *****
RECEIVER CRC TEST
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY
COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT

3901 ***** TEST 53 *****
TRANSMITTER BITSTUFF CRC TEST

3903 THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
WINDOW. THE FOUR CHARACTERS ARE 0,125,252,377
THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC

4038 ***** TEST 54 *****
RECEIVER BITSTUFF CRC TEST
THIS TEST CLOCKS A FOUR CHARACTER MESSAGE WITH BCC
AND VERIFYS CORRECT DATA RECEPTION AND BCC MATCH
THE FOUR CHARACTER MESSAGE IS 0,125,252,377

4100 ***** TEST 55 *****
BITSTUFF EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 FLAGS, 4 CHAR MESSAGE, EOM
4 CHARACTER MESS, EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR, BCC, FLAG, 4 CHAR, BCC, FLAG, MARKS. THIS TEST VERIFYS THAT
THE CHARCTERS LOADED WITH EOM SET ARE LOST
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED

4413 ***** TEST 56 *****
BITSTUFF EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 FLAGS, 4 CHAR MESSAGE, EOM
SOM, 4 CHAR MESS, EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR, BCC, FLAG, 4 CHAR, BCC, FLAG, MARKS. THIS TEST VERIFYS THAT
THE CHARCTERS LOADED WITH EOM SET ARE LOST
ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED

4746 ***** TEST 57 *****
EMPTY SILO TEST
LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
SILO. GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
4 CHARACTERS AND A BLOCK END WERE RECEIVED, AND IN ACTIVE IS CLEAR

4810 ***** TEST 60 *****
BITSTUFF CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
2 FLAGS, 16 CHAR, EOM, 16 CHAR, EOM, 16 CHAR, EOM
THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST

4913 ***** TEST 61 *****
BITSTUFF CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
2 FLAGS, 59 DATA CHARACTERS, EOM WITH GARBAGE CHARACTER
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH

DZDMF LST

I02

DECDOC VER 00.04 11-JUL-77 12:04 PAGE 08 PAGE: 0021

LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST

;REGISTER DEFINITIONS

000000	R0=%0	; GENERAL REGISTER
000001	R1=%1	; GENERAL REGISTER
000002	R2=%2	; GENERAL REGISTER
000003	R3=%3	; GENERAL REGISTER
000004	R4=%4	; GENERAL REGISTER
000005	R5=%5	; GENERAL REGISTER
000006	SP=%6	; PROCESSOR STACK POINTER
000007	PC=%7	; PROGRAM COUNTER

;LOCATION EQUIVALENCIES

177776	PS=177776	; PROCESSOR STATUS WORD
001200	STACK=1200	; START OF PROCESSOR STACK

;INSTRUCTION DEFINITIONS

005746	PUSH1SP=5746	; DECREMENT PROCESSOR STACK 1 WORD
005726	POP1SP=5726	; INCREMENT PROCESSOR STACK 1 WORD
010046	PUSHRO=10046	; SAVE R0 ON STACK
012600	POPPO=12600	; RESTORE R0 FROM STACK
024646	PUSH2SP=24646	; DECREMENT STACK TWICE
022626	POP2SP=22626	; INCREMENT STACK TWICE
	.EQUIV EMT,HLT	; BASIC DEFINITION OF ERROR CALL

;BIT DEFINITIONS

100000	BIT15=100000
040000	BIT14=40000
020000	BIT13=20000
010000	BIT12=10000
004000	BIT11=4000
002000	BIT10=2000
001000	BIT9=1000
000400	BIT8=400
000200	BIT7=200
000100	BIT6=100
000040	BIT5=40
000020	BIT4=20
000010	BIT3=10
000004	BIT2=4
000002	BIT1=2
000001	BIT0=1

46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97

98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
(2)
(2)
137
138
139
140
141
142
143

000000

000024 005336
000026 000340
000030 004750
000032 000340
000034 004716
000036 000340
000040 000040
000040 000000
000042 000000
000044 000000
000046 003522
000052 000052
000052 000000

000174 000174
000174 000000
000176 000000

000200 000200 002002

001000 001000 040515 047111
001025 104 041515 030461

001200

001200 177570
001202 177570

```
*****
-----
: TRAPCATCHER FOR ILLEGAL INTERRUPTS
: THE STANDARD "TRAP CATCHER" IS PLACED
: BETWEEN ADDRESS 0 TO ADDRESS 776.
: IT LOOKS LIKE "PC+2 HALT".
-----
*****

.=0
: STANDARD INTERRUPT VECTORS
:-----

.=24
.PFAIL ; POWER FAIL HANDLER
340 ; SERVICE AT LEVEL 7
.HLT ; ERROR HANDLER
340 ; SERVICE AT LEVEL 7
TRPSRV ; GENERAL HANDLER DISPATCH SERVICE
340 ; SERVICE AT LEVEL 7

.=40
0 ; SAVE FOR ACT-11 OR XXDP
0 ; RETURN ADDRESS IF UNDER ACT-11 OR XXDP
0 ; SAVE FOR ACT-11 OR XXDP
$ENDAD ; FOR USE WITH ACT-11 OR XXDP

.=52
0 ; ACT-11 PROGRAM CHARACTERISTICS

.=174
DISPREG: 0 ; SOFTWARE DISPLAY REGISTER
SWREG: 0 ; SOFTWARE SWITCH REGISTER

.=200
JMP .START ; GO TO START OF PROGRAM

.=1000
MTITLE: .ASCII <377><12>/MAINDEC-11-DZDMF-B/<377>
.ASCIIZ /DMC11 BITSTUFF LINE UNIT TESTS/<377>

.=1200
: INDIRECT POINTERS TO SWITCH REGISTER AND LIGHT DISPLAY
:-----

DISPLAY: 177570
SWR: 177570
```

PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

```

144
145 ;INDIRECT POINTERS TO TELETYPE VECTORS AND REGISTERS
146 ;-----
147
148 001204 177560 TKCSR: 177560 ;TELETYPE KEYBOARD CONTROL REGISTER
149 001206 177562 TKDBR: 177562 ;TELETYPE KEYBOARD DATA BUFFER
150 001210 177564 TPCSR: 177564 ;TELEPRINTER CONTROL REGISTER
151 001212 177566 TPDBR: 177566 ;TELEPRINTER DATA BUFFER
152
153 ;PROGRAM CONTROL PARAMETERS
154 ;-----
155
156 001214 000000 RETURN: 0 ;SCOPE ADDRESS FOR LOOP ON TEST
157 001216 000000 NEXT: 0 ;ADDRESS OF NEXT TEST TO BE EXECUTED
158 001220 000000 LOCK: 0 ;ADDRESS FOR LOCK ON CURRENT DATA
159 001222 000003 ICOUNT: 3 ;NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE
160 001224 000000 LPCNT: 0 ;NUMBER OF ITERATIONS COMPLETED
161 001226 000000 TSTNO: 0 ;NUMBER OF TEST IN PROGRESS
162 001230 000000 PASCNT: 0 ;NUMBER OF PASSES COMPLETED
163 001232 000000 ERRCNT: 0 ;TOTAL NUMBER OF ERRORS
164 001234 000000 LSTERR: 0 ;PC OF LAST ERROR CALL
165
166 ;PROGRAM VARIABLES
167 ;-----
168
169 001236 000000 STRTSW: 0 ;SWITCHES AT START OF PROGRAM
170 001240 000000 STAT: 0 ;DM STATUS WORD STORAGE
171 001242 000000 CLKX: 0
172 001244 000000 MASKX: 0
173 001246 000000 TEMP1: 0 ;TEMPORARY STORAGE
174 001250 000000 TEMP2: 0 ;TEMPORARY STORAGE
175 001252 000000 TEMP3: 0 ;TEMPORARY STORAGE
176 001254 000000 TEMP4: 0 ;TEMPORARY STORAGE
177 001256 000000 TEMP5: 0 ;TEMPORARY STORAGE
178 001260 000000 SAVR0: 0 ;R0 STORAGE
179 001262 000000 SAVR1: 0 ;R1 STORAGE
180 001264 000000 SAVR2: 0 ;R2 STORAGE
181 001266 000000 SAVR3: 0 ;R3 STORAGE
182 001270 000000 SAVR4: 0 ;R4 STORAGE
183 001272 000000 SAVR5: 0 ;R5 STORAGE
184 001274 000000 SAVSP: 0 ;STACK POINTER STORAGE
185 001276 000000 SAVPC: 0 ;PROGRAM COUNTER STORAGE
186 001300 000000 ZERO: 0
187 001302 000001 ONE: 1
188 001304 000000 MEMLIM: 0 ;HIGHEST LOCATION FOR NPR'S
189 001306 000001 DMACTV: .BLKW 1 ;DMC11'S SELECTED ACTIVE.
190 001310 000001 DMNUM: .BLKW 1 ;OCTAL NUMBER OF DMC11'S.
191 001312 000001 SAVACT: .BLKW 1 ;ORIGINAL ACTV DEVICES
192 001314 000001 SAVNUM: .BLKW 1 ;WORKABLE NUMBER
193 001316 000000 RUN: 0 ;POINTER TO RUNNING DEVICE.
194 .EVEN
195 001320 001472 CREAM: DM.MAP-6 ;TABLE POINTER.
196 001322 001676 MILK: CNT.MAP-4 ;TABLE POINTER
  
```

PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247

001324 000
001325 000
001326 000
001327 000

001330 104400
001330 003576
001332 003736
001334 003766
001336 004050
001340 004154
001342 004174
001344 004374
001346 004434
001350 004466
001352 004472
001354 005466
001356 005436
001360 005504
001362 005552
001364 005616

;PROGRAM CONTROL FLAGS

INIFLG: .BYTE 0 ;PROGRAM INITIALIZATION FLAG
ERRFLG: .BYTE 0 ;ERROR OCCURED FLAG
LOKFLG: .BYTE 0 ;LOCK ON CURRENT TEST FLAG
QV.FLG: .BYTE 0 ;QUICK VERIFY FLAG.
;ON FIRST PASS OF EACH DMC11 ITERATIONS WILL BE
.EVEN

;DEFINITIONS FOR TRAP SUBROUTINE CALLS
;POINTERS TO SUBROUTINES CAN BE FOUND
;IN THE TABLE IMMEDIATLY FOLLOWING THE DEFINITIONS

TRPTAB:
SCOPE=TRAP+0 ;CALL TO SCOPE LOOP AND ITERATION HANDLER
.SCOPE
SCOPI=TRAP+1 ;CALL TO LOOP ON CURRENT DATA HANDLER
.SCOPI
TYPE=TRAP+2 ;CALL TO TELETYPE OUTPUT ROUTINE
.TYPE
INSTR=TRAP+3 ;CALL TO ASCII STRING INPUT ROUTINE
.INSTR
INSTER=TRAP+4 ;CALL TO INPUT ERROR HANDLER
.INSTER
PARAM=TRAP+5 ;CALL TO NUMERICAL DATA INPUT ROUTINE
.PARAM
SAVDS=TRAP+6 ;CALL TO REGISTER SAVE ROUTINE
.SAVDS
RESOS=TRAP+7 ;CALL TO REGISTER RESTORE ROUTINE
.RESOS
CONVRT=TRAP+10 ;CALL TO DATA OUTPUT ROUTINE
.CONVRT
CNVRT=TRAP+11 ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF.
.CNVRT
MSTCLR=TRAP+12 ;CALL TO ISUE A MASTER CLEAR
.MSTCLR
DELAY=TRAP+13 ;CALL TO DELAY
.DELAY
ROMCLK=TRAP+14 ;CALL TO CLOCK ROM ONCE
.ROMCLK
DATACLK=TRAP+15 ;CALL TO CLK DATA
.DATACLK
TIMER=TRAP+16 ;CALL TO DELAY A CLOCK TICK
.TIMER


```

248 ;DMC11 CONTROL INDICATORS FOR CURRENT DMC11 UNDER TEST
249 -----
250
251 001366 000000 STAT1: 0
252 001370 000000 STAT2: 0
253 001372 000000 STAT3: 0
254
255 ;DMC11 VECTOR AND REGISTER INDIRECT POINTERS
256 -----
257
258 001374 000000 DMRVEC: 0 ; POINTER TO DMC11 RECEIVER INTERRUPT VECTOR
259 001376 000000 DMRLVL: 0 ; POINTER TO DMC11 RECEIVER INTERRUPT SERVICE PS
260 001400 000000 DMTVEC: 0 ; POINTER TO DMC11 TRANSMITTER INTERRUPT VECTOR
261 001402 000000 DMTLVL: 0 ; POINTER TO DMC11 TRANSMITTER INTERRUPT SERVICE PS
262 001404 000000 DMCSR: 0 ; POINTER TO DMC11 CONTROL STATUS REGISTER
263 001406 000000 DMCSRH: 0 ; POINTER TO DMC11 CONTROL STATUS REGISTER HIGH BYTE.
264 001410 000000 DMCTL: 0 ; POINTER TO DMC11 CONTROL OUT REGISTER
265 001412 000000 DMP04: 0 ; POINTER TO DMC11 PORT REGISTER(SEL 4)
266 001414 000000 DMP06: 0 ; POINTER TO DMC11 PORT REGISTER(SEL 6)
267
268 ;TEMP STORAGE
269 -----
270
271 001416 000000 TEMP: 0
272 001460 .=. +40
273
274 ;DMC11 STATUS TABLE AND ADDRESS ASSIGNMENTS
275 -----
276
277 . =1500
278 001500 DM.MAP:
279 001500 000001 DMC00: .BLKW 1 ; CONTROL STATUS REGISTER FOR DMC11 NUMBER 00
280 001502 000001 DMS100: .BLKW 1 ; VECTOR FOR DMC11 NUMBER 00
281 001504 000001 DMS200: .BLKW 1 ; DDCMP LINE# FOR DMC11 NUMBER 00
282 001506 000001 DMS300: .BLKW 1 ; 3RD STATUS WORD
283
284 001510 000001 DMC01: .BLKW 1 ; CONTROL STATUS REGISTER FOR DMC11 NUMBER 01
285 001512 000001 DMS101: .BLKW 1 ; VECTOR FOR DMC11 NUMBER 01
286 001514 000001 DMS201: .BLKW 1 ; DDCMP LINE# FOR DMC11 NUMBER 01
287 001516 000001 DMS301: .BLKW 1 ; 3RD STATUS WORD
288
289 001520 000001 DMC02: .BLKW 1 ; CONTROL STATUS REGISTER FOR DMC11 NUMBER 02
290 001522 000001 DMS102: .BLKW 1 ; VECTOR FOR DMC11 NUMBER 02
291 001524 000001 DMS202: .BLKW 1 ; DDCMP LINE# FOR DMC11 NUMBER 02
292 001526 000001 DMS302: .BLKW 1 ; 3RD STATUS WORD
293
294 001530 000001 DMC03: .BLKW 1 ; CONTROL STATUS REGISTER FOR DMC11 NUMBER 03
295 001532 000001 DMS103: .BLKW 1 ; VECTOR FOR DMC11 NUMBER 03
296 001534 000001 DMS203: .BLKW 1 ; DDCMP LINE# FOR DMC11 NUMBER 03
297 001536 000001 DMS303: .BLKW 1 ; 3RD STATUS WORD
298
299 001540 000001 DMC04: .BLKW 1 ; CONTROL STATUS REGISTER FOR DMC11 NUMBER 04
300 001542 000001 DMS104: .BLKW 1 ; VECTOR FOR DMC11 NUMBER 04
301 001544 000001 DMS204: .BLKW 1 ; DDCMP LINE# FOR DMC11 NUMBER 04
302 001546 000001 DMS304: .BLKW 1 ; 3RD STATUS WORD
303
  
```

304	001550	000001	DMCR05: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 05
305	001552	000001	DMS105: .BLKW	1	;VECTOR FOR DMC11 NUMBER 05
306	001554	000001	DMS205: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 05
307	001556	000001	DMS305: .BLKW	1	;3RD STATUS WORD
308					
309	001560	000001	DMCR06: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 06
310	001562	000001	DMS106: .BLKW	1	;VECTOR FOR DMC11 NUMBER 06
311	001564	000001	DMS206: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 06
312	001566	000001	DMS306: .BLKW	1	;3RD STATUS WORD
313					
314	001570	000001	DMCR07: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 07
315	001572	000001	DMS107: .BLKW	1	;VECTOR FOR DMC11 NUMBER 07
316	001574	000001	DMS207: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 07
317	001576	000001	DMS307: .BLKW	1	;3RD STATUS WORD
318					
319	001600	000001	DMCR10: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 10
320	001602	000001	DMS110: .BLKW	1	;VECTOR FOR DMC11 NUMBER 10
321	001604	000001	DMS210: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 10
322	001606	000001	DMS310: .BLKW	1	;3RD STATUS WORD
323					
324	001610	000001	DMCR11: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 11
325	001612	000001	DMS111: .BLKW	1	;VECTOR FOR DMC11 NUMBER 11
326	001614	000001	DMS211: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 11
327	001616	000001	DMS311: .BLKW	1	;3RD STATUS WORD
328					
329	001620	000001	DMCR12: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 12
330	001622	000001	DMS112: .BLKW	1	;VECTOR FOR DMC11 NUMBER 12
331	001624	000001	DMS212: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 12
332	001626	000001	DMS312: .BLKW	1	;3RD STATUS WORD
333					
334	001630	000001	DMCR13: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 13
335	001632	000001	DMS113: .BLKW	1	;VECTOR FOR DMC11 NUMBER 13
336	001634	000001	DMS213: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 13
337	001636	000001	DMS313: .BLKW	1	;3RD STATUS WORD
338					
339	001640	000001	DMCR14: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 14
340	001642	000001	DMS114: .BLKW	1	;VECTOR FOR DMC11 NUMBER 14
341	001644	000001	DMS214: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 14
342	001646	000001	DMS314: .BLKW	1	;3RD STATUS WORD
343					
344	001650	000001	DMCR15: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 15
345	001652	000001	DMS115: .BLKW	1	;VECTOR FOR DMC11 NUMBER 15
346	001654	000001	DMS215: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 15
347	001656	000001	DMS315: .BLKW	1	;3RD STATUS WORD
348					
349	001660	000001	DMCR16: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 16
350	001662	000001	DMS116: .BLKW	1	;VECTOR FOR DMC11 NUMBER 16
351	001664	000001	DMS216: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 16
352	001666	000001	DMS316: .BLKW	1	;3RD STATUS WORD
353					
354	001670	000001	DMCR17: .BLKW	1	;CONTROL STATUS REGISTER FOR DMC11 NUMBER 17
355	001672	000001	DMS117: .BLKW	1	;VECTOR FOR DMC11 NUMBER 17
356	001674	000001	DMS217: .BLKW	1	;DDCMP LINE# FOR DMC11 NUMBER 17
357	001676	000001	DMS317: .BLKW	1	;3RD STATUS WORD
358					
359	001700	000000	DM.END: 000000		

PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

Line	Code	Value	Label	Description
360				
361				
362				
363				
364	001702		CNT.MAP:	
365	001702	000000	PACT00: 0	:PASS COUNT FOR DMC11 NUMBER 00
366	001704	000000	ERCT00: 0	:ERROR COUNT FOR DMC11 NUMBER 00
367				
368	001706	000000	PACT01: 0	:PASS COUNT FOR DMC11 NUMBER 01
369	001710	000000	ERCT01: 0	:ERROR COUNT FOR DMC11 NUMBER 01
370				
371	001712	000000	PACT02: 0	:PASS COUNT FOR DMC11 NUMBER 02
372	001714	000000	ERCT02: 0	:ERROR COUNT FOR DMC11 NUMBER 02
373				
374	001716	000000	PACT03: 0	:PASS COUNT FOR DMC11 NUMBER 03
375	001720	000000	ERCT03: 0	:ERROR COUNT FOR DMC11 NUMBER 03
376				
377	001722	000000	PACT04: 0	:PASS COUNT FOR DMC11 NUMBER 04
378	001724	000000	ERCT04: 0	:ERROR COUNT FOR DMC11 NUMBER 04
379				
380	001726	000000	PACT05: 0	:PASS COUNT FOR DMC11 NUMBER 05
381	001730	000000	ERCT05: 0	:ERROR COUNT FOR DMC11 NUMBER 05
382				
383	001732	000000	PACT06: 0	:PASS COUNT FOR DMC11 NUMBER 06
384	001734	000000	ERCT06: 0	:ERROR COUNT FOR DMC11 NUMBER 06
385				
386	001736	000000	PACT07: 0	:PASS COUNT FOR DMC11 NUMBER 07
387	001740	000000	ERCT07: 0	:ERROR COUNT FOR DMC11 NUMBER 07
388				
389	001742	000000	PACT10: 0	:PASS COUNT FOR DMC11 NUMBER 10
390	001744	000000	ERCT10: 0	:ERROR COUNT FOR DMC11 NUMBER 10
391				
392	001746	000000	PACT11: 0	:PASS COUNT FOR DMC11 NUMBER 11
393	001750	000000	ERCT11: 0	:ERROR COUNT FOR DMC11 NUMBER 11
394				
395	001752	000000	PACT12: 0	:PASS COUNT FOR DMC11 NUMBER 12
396	001754	000000	ERCT12: 0	:ERROR COUNT FOR DMC11 NUMBER 12
397				
398	001756	000000	PACT13: 0	:PASS COUNT FOR DMC11 NUMBER 13
399	001760	000000	ERCT13: 0	:ERROR COUNT FOR DMC11 NUMBER 13
400				
401	001762	000000	PACT14: 0	:PASS COUNT FOR DMC11 NUMBER 14
402	001764	000000	ERCT14: 0	:ERROR COUNT FOR DMC11 NUMBER 14
403				
404	001766	000000	PACT15: 0	:PASS COUNT FOR DMC11 NUMBER 15
405	001770	000000	ERCT15: 0	:ERROR COUNT FOR DMC11 NUMBER 15
406				
407	001772	000000	PACT16: 0	:PASS COUNT FOR DMC11 NUMBER 16
408	001774	000000	ERCT16: 0	:ERROR COUNT FOR DMC11 NUMBER 16
409				
410	001776	000000	PACT17: 0	:PASS COUNT FOR DMC11 NUMBER 17
411	002000	000000	ERCT17: 0	:ERROR COUNT FOR DMC11 NUMBER 17
412				

413

 FORMAT OF STATUS TABLE

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	CSR
I	C	O	N	T	R	O	L	R	E	G	I	S	T	E	R	I	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	*	I	*	I	*	I	*	I	*	I	*	I	*	I	*	I	STAT1
I	I	I	I	I	I	I	I	I	I	V	E	C	T	O	R	*	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	*	I	B	M	I	A	D	D	*	I	*	I	L	I	N	E	#
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	STAT2
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	*	I	STAT3
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	

 DEFINITION OF FORMAT

CSR: CONTAINS DMC11 CSR ADDRESS

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
 BIT15=1 MICRO-PROCESSOR HAS CRAM
 BIT15=0 MICRO-PROCESSOR HAS CROM
 BIT14=1 ??? TURNAROUND CONNECTOR IS ON
 BIT14=0 NO TURNAROUND CONNECTOR
 BIT13=0 LINE UNIT IS AN M8201
 BIT13=1 LINE UNIT IS AN M8202
 BIT12=1 NO LINE UNIT
 BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
 HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 DO FREE RUNNING TESTS ON KMC
 (MUST BE SET TO A ONE MANUALLY [PROGRAM DZDMI ONLY])
 KMC MUST HAVE MICRO-CODE WRITTEN FROM RUNNING
 DZDMG TEST 2 FIRST
 BIT1=1 DMC11-AL LOCAL HIGH SPEED MICRO-CODE
 BIT1=0 DMC11-AR REMOTE LOW SPEED MICRO-CODE

PROGRAM INITIALIZATION AND START UP.

```

468
469
470
471
472
473
474
475
476 002002 012737 000340 177776 .START: MOV #340,PS ;LOCK OUT INTERRUPTS
477 002010 012706 001200 MOV #STACK,SP ;SET UP STACK
478 002014 012737 005336 000024 MOV #.PFAIL,2#24 ;SET UP POWER FAIL VECTOR
479 002022 013737 001310 001314 MOV DMNUM,SAVNUM ;SAVE NUMBER OF DEVICES IN SYSTEM.
480 002030 005037 010016 CLR SWFLG ;CLEAR SOFT TIMEOUT FLAG
481 002034 105037 001325 CLR ERRFLG ;CLEAR ERROR FLAG
482 002040 105037 001327 CLR QV.FLG ;ZERO QUICK VERIFY FLAG
483 002044 012737 001470 001320 MOV #DM.MAP-10,CREAM ;GET MAP POINTER.
484 002052 012737 001676 001322 MOV #CNT.MAP-4,MILK ;GET PASS COUNT MAP POINTER
485 002060 012737 100000 001316 MOV #BIT15,RUN ;POINT POINTER TO FIRST DEVICE.
486 002066 012700 001702 MOV #CNT.MAP,RO ;PASS COUNT POINTER TO RO
487 002072 005020 23$: CLR (RO)+ ;CLEAR TABLE
488 002074 022700 002002 CMP #CNT.MAP+100,RO ;DONE YET?
489 002100 001374 BNE 23$ ;KEEP GOING
490 002102 005037 001234 CLR LSTERR ;CLEAR LAST ERROR POINTER
491 002106 012737 000001 001226 MOV #1,TSTNO ;SET UP FOR TEST 1
492 002114 012737 002002 001214 MOV #.START,RETURN ;SET UP FOR POWER FAIL BEFORE
493 ;TESTING STARTS
494 002122 013746 000006 MOV 2#6,-(SP) ;SAVE CURRENT VECTORS
495 002126 013746 000004 MOV 2#4,-(SP)
496 002132 012737 002166 000004 MOV #6$,2#4 ;SET UP FOR TIMEOUT
497 002140 012737 177570 001202 MOV #177570,SWR ;SET SWR TO HARD SWR ADDRESS
498 002146 012737 177570 001200 MOV #177570,DISPLAY ;SET DISPLAY TO HARD SWR ADDRESS
499 002154 022777 177777 177020 CMP #-1,2SWR ;REFERENCE HARDWARE SWITCH REGISTER
500 002162 001402 BEQ 6$+2 ;IF = -1 USE SOFT SWR ANYWAY
501 002164 000407 BR 7$ ;IF IT EXISTS AND NOT = -1 USE HARD SWR
502 002166 022626 6$: CMP (SP)+,(SP)+ ;ADJUST STACK
503 002170 012737 000176 001202 MOV #SWREG,SWR ;POINTER TO SOFT SWR
504 002176 012737 000174 001200 MOV #DISPREG,DISPLAY ;POINTER TO SOFT DISPLAY REG
505 002204 012637 000004 7$: MOV (SP)+,2#4 ;RESTORE VECTORS
506 002210 012637 000006 MOV (SP)+,2#6
507 002214 105737 001324 TSTB INIFLG ;HAS INITIALIZATION BEEN PERFORMED
508 002220 001006 BNE 20$ ;BR IF YES
509 002222 022737 003522 000042 CMP #SENDAD,2#42 ;IF ACT-11 AUTOMATIC MODE, DON'T TYPE ID
510 002230 001402 BEQ 20$
511 002232 104402 001000 TYPE #MTITLE ;TYPE TITLE MESSAGE
512 002236 004737 007606 20$: JSR PC,CKSWR ;CHECK FOR SOFT SWR
513 002242 017737 176734 001236 MOV 2SWR,STRTSW ;STORE STARTING SWITCHES
514 002250 005737 000042 TST 2#42 ;IS IT RUNNING IN AUTO MODE?
515 002254 001402 BEQ .+6 ;BR IF NO
516 002256 005037 001236 CLR STRTSW ;IF YES, CLEAR SWITCHES
517 002262 032737 000001 001236 BIT #SW00,STRTSW ;IF SW00=1, QUESTIONS ARE ASKED.
518 002270 001012 BNE 17$ ;BR IF SW00=1
519 002272 105737 001236 TSTB STRTSW ;BIT7=1??
520 002276 100007 BPL 17$ ;BR IF SW07=0
521 002300 005737 001306 TST DMACTV ;ARE ANY DEVICES SELECTED?
522 002304 001006 BNE 16$ ;BR IF YES
523 002306 104402 007154 TYPE, NOACT ;NO DEVICES SELECTED.

```

PROGRAM INITIALIZATION AND START UP.

```

524 002312 000000          HALT          ;STOP THE SHOW
525 002314 000776          BR          .-2          ;DISQUALIFY CONTINUE SWITCH
526 002316 004737 010512   17$: JSR      PC,AUTO.SIZE ;GO DO THE AUTO SIZE
527 002322 105737 001324   16$: TSTB   INIFLG        ;FIRST TIME?
528 002326 001410          BEQ      21$          ;BR IF YES
529 002330 105737 001236   TSTB   STARTSW        ;IF USING SAME PARAMETERS DONT TYPE MAP
530 002334 100431          BMI      1$
531 002336 032737 000006 001236  BIT     #BIT1!BIT2,STARTSW ;IS TEST NO. OR LOCK SELECTED
532 002344 001403          BEQ      24$          ;IF NO THEN TYPE STATUS
533 002346 000424          BR       1$           ;IF YES DO NOT TYPE STATUS
534 002350 005137 001324   21$: COM     INIFLG        ;SET FLAG
535 002354 104402 006224   24$: TYPE   XHEAD        ;TYPE HEADER
536 002360 012704 001500   MOV     #DM.MAP,R4     ;SET POINTER
537 002364 010437 001246   5$:  MOV     R4,TEMP1     ;SET ADDRESS
538 002370 012437 001250   MOV     (R4)+,TEMP2    ;SET CSR
539 002374 001411          BEQ      1$           ;ALL DONE IF ZERO
540 002376 012437 001252   MOV     (R4)+,TEMP3    ;SET STAT1
541 002402 012437 001254   MOV     (R4)+,TEMP4    ;SET STAT2
542 002406 012437 001256   MOV     (R4)+,TEMP5    ;SET STAT3
543 002412 104410          CONVRT   ;TYPE OUT STATUS MAP
544 002414 007454          XSTATQ
545 002416 000762          BR       5$
546 002420 012700 001500   1$:  MOV     #DM.MAP,RO   ;RO POINTS TO STATUS TABLE

```

```

*****
: *AUTO SIZE TEST
: *THIS TEST VERIFYS THAT THE DMC11S AND/OR KMC11S ARE AT THE CORRECT FLOATING
: *ADDRESSES FOR YOUR SYSTEM. IF THIS TEST FAILS, IT IS NOT A HARDWARE ERROR.
: *CHECK THE ADDRESSES OF ALL FLOATING DEVICES (DJ,DH,DQ,DU,DUP,LK,DMC,DZ,KMC).
: *IF THERE ARE NO OTHER FLOATING DEVICES BEFORE THE DMC11, THE FIRST
: *DMC11 ADDRESS IS 760070, KMC11 IS 760110. NO DEVICE SHOULD EVER BE AT
: *ADDRESS 760000. THIS TEST MAY REQUIRE 2 OR MORE ATTEMPTS TO GET THE
: *RIGHT ADDRESSES. AFTER YOU HAVE CHANGED THE ADDRESS TO WHAT IT TOLD
: *YOU THE FIRST TIME, IT MAY COME BACK AND TELL YOU A DIFFERENT ADDRESS
: *THE NEXT TIME YOU RUN IT. PLEASE HAVE PATIENCE, THE FINAL ADDRESS
: *WILL BE CORRECT (AS LONG AS ALL DEVICES IN FRONT OF THE DMC'S ARE
: *CORRECT).
*****

```

```

563 002424 013746 000004          MOV     @#4,-(SP)      ;SAVE LOC 4
564 002430 013746 000006          MOV     @#6,-(SP)      ;SAVE LOC 6
565 002434 005037 000006          CLR     @#6           ;CLEAR VEC+2
566 002440 005037 001252          CLR     TEMP3        ;CLEAR FLAG
567 002444 005005          CLR     R5           ;R5=0=DMC, R5=-1=KMC
568 002446 011037 001404   AUSTRT: MOV     (RO),DMCSR ;GET NEXT DMC CSR
569 002452 001564          BEQ     AUDONE        ;BR IF DONE
570 002454 005705          TST    R5           ;DMC OR KMC?
571 002456 001005          BNE    1$           ;BR IF KMC
572 002460 032760 100000 000002  BIT     #BIT15,2(RO)  ;CHECK FOR DMC CSR
573 002466 001061          BNE    SKIP         ;SKIP IF NOT DMC
574 002470 000404          BR     2$           ;ITS A DMC SO CONTINUE
575 002472 032760 100000 000002  1$:  BIT     #BIT15,2(RO) ;CHECK FOR KMC CSR
576 002500 001454          BEQ     SKIP         ;SKIP IF NOT KMC
577 002502 012737 002674 000004  2$:  MOV     #NODEV,@#4   ;SET UP FOR TIMEOUT
578 002510 005705          TST    R5           ;DMC OR KMC?
579 002512 001003          BNE    3$           ;BR IF KMC

```

H03

```

580 002514 012703 000006      MOV      #6,R3      ;R3 IS COUNT OF DEVICES BEFORE DMC
581 002520 000402      BR      4$         ;GO ON
582 002522 012703 000010      3$: MOV      #10,R3   ;R3 IS COUNT OF DEVICES BEFORE KMC
583 002526 012702 003010      4$: MOV      #DEVTAB,R2 ;R2 IS DEVICE TABLE POINTER
584 002532 012701 160010      MOV      #160010,R1 ;START WITH ADDRESS 160010
585 002536 005711      FLOAT: TST      (R1)  ;CHECK ADDRESS IN R1
586 002540 111204      MOVVB   (R2),R4    ;IF NO TIMEOUT, GET NEXT ADDRESS
587 002542 060401      ADD     R4,R1      ;IN R1
588 002544 005201      INC     R1
589 002546 040401      BIC     R4,R1
590 002550 005703      TST     R3
591 002552 001371      BNE     FLOAT      ;ANY MORE DEVICES TO CHECK FOR?
592 002554 012737 002700 000004      MOV      #ERR,2#4   ;BR IF YES
593 002562 010137 003022      MOV      R1,XLOC    ;OK ONLY DMC'S ARE LEFT, SET UP FOR TIMEOUT
594 002566 005705      FY:    TST      R5    ;SAVE FIRST DMC/KMC ADDRESS
595 002570 001005      BNE     1$         ;DMC OR KMC?
596 002572 032760 100000 000002      BIT      #BIT15,2(RO) ;BR IF KMC
597 002600 001014      BNE     SKIP      ;CHECK FOR DMC CSR
598 002602 000404      BR      2$         ;SKIP IF NOT DMC
599 002604 032760 100000 000002      1$: BIT      #BIT15,2(RO) ;ITS A DMC SO CONTINUE
600 002612 001407      BEQ     SKIP      ;CHECK FOR KMC CSR
601 002614 005711      2$: TST      (R1)    ;SKIP IF NOT KMC
602 002616 020137 001404      CMP     R1,DMCSR   ;CHECK DMC ADDRESS
603 002622 001411      BEQ     OK         ;DOES IT MATCH
604 002624 062701 000010      ADD     #10,R1     ;BR IF YES
605 002630 000756      BR      FY         ;GET NEXT DMC ADDRESS
606 002632 062700 000010      SKIP: ADD     #10,RO ;DO IT AGAIN
607 002636 011037 001404      MOV     (RO),DMCSR ;SKIP TO NEXT CSR IN TABLE
608 002642 001470      BEQ     AUDONE     ;GET NEXT CSR
609 002644 000750      BR      FY         ;BR IF DONE
610 002646 062700 000010      OK:    ADD     #10,RO ;ELSE CONTINUE
611 002652 062737 000010 003022      ADD     #10,XLOC   ;SKIP TO NEXT DMC CSR
612 002660 011037 001404      MOV     (RO),DMCSR ;UPDATE EXPECTED DMC/KMC ADDRESS
613 002664 001457      BEQ     AUDONE     ;GET NEXT DMC/KMC CSR
614 002666 013701 003022      MOV     XLOC,R1    ;BR IF DONE
615 002672 000735      BR      FY         ;GET EXPECTED DMC/KMC ADDRESS
616 002674 122243      NODEV: CMPB   (R2)+,-(R3) ;CONTINUE
617 002676 000002      RTI
618 002700 005737 001252      ERR: TST      TEMP3    ;ON TIMEOUT, INC R2, DEC R3
619 002704 001014      BNE     1$         ;RETURN
620 002706 104402      TYPE   CONERR     ;CHECK FLAG IF = 0 TYPE HEADER
621 002710 007223      CONERR ;SKIP HEADER
622 002712 012737 002700 001276      MOV     #ERR,SAVPC ;TYPEOUT HEADER MESSAGE
623 002720 104411      CNVRT  ERRPC      ;CONFIGURATION ERROR!!!!
624 002722 002770      TYPE   CNERR      ;SAVE PC FOR TYPEOUT
625 002724 104402      CNVRT  CNERR      ;TYPE OUT ERROR PC
626 002726 007277      CNVRT  CNERR
627 002730 012737 177777 001252      1$: MOV     #-1,TEMP3 ;TYPE REST OF HEADER
628 002736 010137 001262      MOV     R1,SAVR1  ;SET FLAG SO IT ONLY GETS TYPED ONCE
629 002742 104410      CNVRT  CONTAB     ;SAVE R1 FOR TYPEOUT
630 002744 002776      CONTAB ;TYPE CSR VALUES
631 002746 005705      TST     R5        ;DMC OR KMC ?
632 002750 001003      BNE     3$        ;BR IF KMC
633 002752 104402      TYPE   DMCM
634 002754 007320      DMCM
635 002756 000402      BR      4$        ;CONTINUE

```

PROGRAM INITIALIZATION AND START UP.

636	002760	104402		3\$:	TYPE			
637	002762	007330			KMCM			
638	002764	022626		4\$:	CMP	(SP)+, (SP)+	:ADJUST STACK	
639	002766	000727			BR	OK	:BR TO GET OUT	
640	002770	000001		ERRPC:	1			
641	002772	006	002		.BYTE	6,2		
642	002774	001276			SAVPC			
643	002776	000002		CONTAB:	2			
644	003000	006	004		.BYTE	6,4		
645	003002	003022			XLOC			
646	003004	006	002		.BYTE	6,2		
647	003006	001404		DEVTAB:	DMCSR			
648	003010	007			.BYTE	7	:DJ	
649	003011	017			.BYTE	17	:DH	
650	003012	007			.BYTE	7	:DQ	
651	003013	007			.BYTE	7	:DU	
652	003014	007			.BYTE	7	:DUP	
653	003015	007			.BYTE	7	:LK	
654	003016	007			.BYTE	7	:DMC	
655	003017	007			.BYTE	7	:DZ	
656	003020	007			.BYTE	7	:KMC	
657		003022		.EVEN				
658	003022	000000		XLOC:	0			
659	003024	005705		AUDONE:	TST	R5	:DMC?	
660	003026	001005			BNE	1\$:BR IF KMC AND ALL DONE	
661	003030	012705	177777		MOV	#-1, R5	:SET R5 TO -1 (KMC)	
662	003034	012700	001500		MOV	#DM.MAP, R0	:RESET R0 TO START OF TABLE	
663	003040	000602			BR	AUSTR	:GO DO KMC'S	
664	003042	012637	000006	1\$:	MOV	(SP)+, @#6	:RESTORE LOC 6	
665	003046	012637	000004		MOV	(SP)+, @#4	:RESTORE LOC 4	
666	003052	032737	000010	001236	BIT	#SW03, STATSW	:SELECT SPECIFIC DEVICES??	
667	003060	001422			BEQ	3\$:BR IF NO.	
668	003062	104402	006144		TYPE	.MNEW	:TYPE THE MESSAGE.	
669	003066	005000			CLR	R0	:ZERO DATA LIGHTS	
670	003070	000000			HALT		:WAIT FOR USER TO TELL WHAT DEVICES TO RUN	
671	003072	027737	176104	001312	CMP	@SWR, SAVACT	:IS THE NUMBER VALID?	
672	003100	101404			BLOS	2\$:BR IF NUMBER IS OK.	
673	003102	104402	006005		TYPE	.MERR3	:TELL USER OF INVALID NUMBER.	
674	003106	000000			HALT		:STOP EVERY THING.	
675	003110	000776			BR	.-2	:RESTART THE PROGRAM AGAIN.	
676	003112	017737	176064	001306	2\$:	MOV	@SWR, DMACTV	:GET NEW DEVICE PATTERN
677	003120	013700	001306		MOV	DMACTV, R0	:SHOW THE USER WHAT HE SELECTED.	
678	003124	000000			HALT		:CONTINUE DYNAMIC SWITCHES.	
679	003126	012700	000300		3\$:	MOV	#300, R0	:PREPARE TO CLEAR THE FLOATING
680	003132	012701	000302		MOV	#302, R1	:VECTOR AREA. 300-776	
681	003136	010120			4\$:	MOV	R1, (R0)+	:START PUTTING "PC+2 - HALT"
682	003140	005021			CLR	(R1)+	:IN VECTOR AREA.	
683	003142	022021			CMP	(R0)+, (R1)+	:POP POINTERS	
684	003144	022700	001000		CMP	#1000, R0	:ALL DONE??	
685	003150	001372			BNE	4\$:BR IF NO.	
686								
687								
688								
689								
690	003152	012706	001200		.BEGIN:	MOV	#STACK, SP	:SET UP STACK
691	003156	013746	000006		MOV	@#6, -(SP)	:SAVE LOC 6	

:TEST START AND RESTART

PROGRAM INITIALIZATION AND START UP.

692	003162	013746	000004		MOV	2#4, -(SP)	:SAVE LOC 4
693	003166	005000			CLR	RO	:START AT 0
694	003170	012737	003234	000004	MOV	2#5, 2#4	:SET UP FOR TIME OUT
695	003176	005037	000006		CLR	2#6	:TO AUTOSIZE MEMORY
696	003202	005720			6\$: TST	(RO)+	:CHECK ADDRESS IN RO
697	003204	022700	157776		CMP	157776, RO	:IS IT AT LEAST 28K
698	003210	001374			BNE	6\$:BR IF NO
699	003212	162700	007776		SUB	7776, RO	:SAVE 2K FOR MONITORS
700	003216	010037	001304		7\$: MOV	RO, MEMLIM	:STORE MEMORY LIMIT
701	003222	012637	000004		MOV	(SP)+, 2#4	:RESTORE LOC 4
702	003226	012637	000006		MOV	(SP)+, 2#6	:RESTORE LOC 6
703	003232	000413			BR	10\$:CONTINUE
704	003234	022626			2\$: CMP	(SP)+, (SP)+	:ADJUST STACK
705	003236	162700	000004		SUB	4, RO	:GET LAST GOOD ADDRESS
706	003242	162700	007776		SUB	7776, RO	:SAVE 2K FOR MONITORS
707	003246	022700	030000		CMP	30000, RO	:IS IT 8K?
708	003252	001361			BNE	7\$:BR IF NO
709	003254	012700	037400		MOV	37400, RO	:IF 8K DON'T SAVE 2K
710	003260	000756			BR	7\$:
711	003262	012737	000340	177776	10\$: MOV	340, PS	:LOCK OUT INTERRUPTS
712	003270	032737	000004	001236	BIT	BIT2, STRTSW	:CHECK FOR LOCK ON TEST
713	003276	001411			BEQ	1\$:BR IF NO LOCK DESIRED.
714	003300	104402	006043		TYPE	, MLOCK	:TYPE LOCK SELECTED.
715	003304	012737	000240	003612	MOV	NOP, TTST	:ADJUST SCOPE ROUTINE.
716	003312	012737	000240	003614	MOV	NOP, TTST+2	:SET UP TO LOCK
717	003320	000406			BR	3\$:CONTINUE ALONG.
718	003322	013737	003730	003612	1\$: MOV	BRW, TTST	:PREPARE NORMAL SCOPE ROUTINE
719	003330	013737	003732	003614	MOV	BRX, TTST+2	:LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP
720	003336	012737	010060	001214	3\$: MOV	CYCLE, RETURN	:START AT "CYCLE" FIND WHICH DEVICE TO TEST
721	003344	032737	000002	001236	4\$: BIT	SW01, STRTSW	:IS TEST NO. SELECTED?
722	003352	001002			BNE	5\$:BR IF YES
723	003354	104402	005755		TYPE	MR	:TYPE R
724	003360	000177	175630		5\$: JMP	RETURN	:START TESTING

```

725                                     ;END OF PASS
726                                     ;TYPE NAME OF TEST
727                                     ;UPDATE PASS COUNT
728                                     ;CHECK FOR EXIT TO ACT-11
729                                     ;RESTART TEST
730
731 003364 000005                                     .EOP: RESET ;MAKE THE WORLD CLEAN AGAIN.
732 003366 005037 001234 CLR LSTERR ;CLEAR LAST ERROR PC
733 003372 105037 001325 CLR ERFLG ;CLEAR ERROR FLAG
734 003376 005237 001230 INC PASCNT ;UPDATE PASS COUNT
735 003402 013777 001230 175570 MOV PASCNT, @DISPLAY ;DISPLAY PASS COUNT
736 003410 104402 005733 TYPE ,MEPASS ;TYPE END PASS
737 003414 104402 006072 TYPE ,MCSRX ;TYPE CSR
738 003420 104411 003546 CNVRT ,XCSR ;SHOW IT
739 003424 104402 006100 TYPE ,MVECX ;TYPE VECTOR
740 003430 104411 003554 CNVRT ,XVEC ;SHOW IT
741 003434 104402 006106 TYPE ,MPASSX ;TYPE PASSES
742 003440 104411 003562 CNVRT ,XPASS ;SHOW IT
743 003444 104402 006117 TYPE ,MERRX ;TYPE ERRORS
744 003450 104411 003570 CNVRT ,XERR ;SHOW IT
745 003454 013700 001322 MOV MILK, B0 ;GET POINTER TO PASS COUNT
746 003460 013720 001230 MOV PASCNT, (R0)+ ;STORE PASS COUNT FOR THIS DMC11
747 003464 013720 001232 MOV ERRCNT, (R0)+ ;STORE ERROR COUNT FOR THIS DMC11
748 003470 005337 001314 DEC SAVNUM ;ARE ALL DEVICES TESTED?
749 003474 001017 BNE RESTR ;BR IF NO.
750 003476 112737 000377 001327 MOV B, #377, QV.FLG ;SET THE QUICK VERIFY FLAG.
751 003504 013737 001310 001314 MOV DMNUM, SAVNUM ;RESTORE THE COUNT
752 003512 013701 000042 MOV @#42, R1 ;CHECK FOR ACT-11 OR DDP
753 003516 001406 BEQ RESTR ;IF NOT, CONTINUE TESTING
754 003520 000005 RESET ;STOP THE SHOW--CLEAR THE WORLD
755 003522
756 003522 004711 $ENDAD: JSR PC, (R1)
757 003524 000240 NOP
758 003526 000240 NOP
759 003530 000240 NOP
760 003532 000240 NOP
761 003534 012737 010060 001214 RESTR: MOV #CYCLE, RETURN
762 003542 000137 010060 JMP CYCLE
763 003546 000001 XCSR: 1
764 003550 006 002 .BYTE 6,2
765 003552 001404 XVEC: 1
766 003554 000001 DMRVEC
767 003556 004 002 .BYTE 4,2
768 003560 001374 XPASS: 1
769 003562 000001 DMRVEC
770 003564 006 002 .BYTE 6,2
771 003566 001230 XERR: 1
772 003570 000001 PASCNT
773 003572 006 002 .BYTE 6,2
774 003574 001232 ERRCNT
775
776                                     ;SCOPE LOOP AND INTERATION HANDLER
777 -----
778
779 003576 004737 007606 .SCOPE: JSR PC, CKSWR ;CHECK FOR SOFT SWR
780 003602 010016 MOV RO, (SP) ;SAVE RO ON THE STACK

```

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

```

781 003604 032777 040000 175370
782 003612 001407
783 003614 000437
784 003616 005737 003734
785 003622 001434
786 003624 005037 003734
787 003630 000415
788 003632 032777 004000 175342
789 003640 001011
790 003642 105737 001327
791 003646 001406
792 003650 005237 001224
793 003654 023737 001224 001222
794 003662 101414
795 003664 105037 001325
796 003670 005037 001224
797 003674 005037 001220
798 003700 012737 000020 001222
799 003706 013737 001216 001214
800 003714 011600
801 003716 022626
802 003720 013701 001404
803 003724 000177 175264
804 003730 001407
805 003732 000437
806 003734 000000
807
808
809
810
811 003736 004737 007606
812 003742 032777 001000 175232
813 003750 001405
814 003752 005737 001220
815 003756 001402
816 003760 013716 001220
817 003764 000002
818
819
820
821
822 003766 010546
823 003770 017605 000002
824 003774 062766 000002 000002
825 004002 005737 010016
826 004006 001004
827 004010 032777 010000 175164
828 004016 001012
829 004020 105715
830 004022 100002
831 004024 104402 005672
832 004030 105777 175154
833 004034 100375
834 004036 112577 175150
835 004042 001357
836 004044 012605

TTST: BIT #BIT14, @SWR ;"LOOP ON THIS TEST"?
      BEQ 1$ ;BR IF NO. (IF LOCK SW01=1; THIS LOC =240)
      BR 3$ ;GOTO 3$ (IF LOCK SW01=1; THIS LOC =240)
      TST DONE ;WAS TKCSR DONE SET?
      BEQ 3$ ;BR IF NO (LOCKED ON TEST)
      CLR DONE ;YES, CLEAR FLAG
      BR 2$ ;GO TO NEXT TEST
1$: BIT #SW11, @SWR ;DELETE ITERATION? (QUICK PASS)
   BNE 2$ ;BR IF YES
   TSTB QV.FLG ;HAVE PASSES BEECOMPLETED?
   BEQ 2$ ;BR IF QUICK PASS.
   INC LPCNT ;UPDATE ITERATION COUNTER
   CMP LPCNT, ICOUNT ;ARE ALL ITERATIONS DONE??
   BLOS 3$ ;BR IF NOT YET
2$: CLRB ERRFLG ;PREPARE FOR NEW TEST
   CLR LPCNT ;START ICOUNTER AT 0
   CLR LOCK
   MOV #20, ICOUNT ;RESET ITERATIONS
   MOV NEXT, RETURN ;GET NEXT TEST
3$: MOV (SP), RO ;POP RO OFF OF THE STACK
   POP2SP ;FAKE AN "RTI"
   MOV DMCSR, R1 ;R1 CONTAINS BASE DMC ADDRESS
   JMP @RETURN ;GO DO THE TEST

BRW: 1407
BRX: 437
DONE: 0

;CHECK FOR FREEZE ON CURRENT DATA
;-----
.SCOPE1: JSR PC, CKSWR ;CHECK FOR SOFT SWR
         BIT #SW09, @SWR ;IS SW09=1(SET)?
         BEQ 1$ ;BR IF NOT SET.
         TST LOCK
         BEQ 1$
1$: MOV LOCK, (SP) ;GOTO THE ADDRESS IN LOCK.
   RTI ;GO BACK.

;TELETYPE OUTPUT ROUTINE
;-----
.TYPE: MOV R5, -(SP) ;SAVE R5 ON THE STACK.
      MOV @2(SP), R5 ;GET ADDRESS OF MESSAGE.
      ADD #2, 2(SP) ;POP OVER ADDRESS.
4$: TST SWFLG ;SOFT SWR MESSAGE?
   BNE 1$ ;IF YES TYPE IT OUT REGARDLESS OF SW12
   BIT #SW12, @SWR ;INHIBIT ALL PRINT OUT??
   BNE 3$ ;BR IF NO PRINT OUT WANTED (SW12=1)
1$: TSTB (R5) ;IS NUMBER MINUS? (MSB=1(BIT7))
   BPL 2$ ;BR IF NUMBER IS PLUS
   TYPE MCRLF ;TYPE A CR/LF!
2$: TSTB @TPCSR ;TTY READY?
   BPL 2$ ;BR IF NO.
   MOVB (R5)+, @TPDBR ;PRINT CURRENT CHAR.
   BNE 4$ ;IF NOT ZERO KEEP PRINTING!
3$: MOV (SP)+, R5 ;END OF OUTPUT. RESTORE R5
    
```

```

337 004046 000002          RTI          ;GO HOME
838          ;-----
839
840 004050 010346          .INSTR: MOV      R3,-(SP)          ;SAVE R3 ON STACK
841 004052 010446          MOV      R4,-(SP)          ;SAVE R4 ON STACK
842 004054 017637 000004 004072  MOV      4(SP),MSG
843 004062 062766 000002 000004  ADD      #2,4(SP)
844 004070 104402          .INST1: TYPE
845 004072 000000          .MSG: 0
846 004074 012704 007502          MOV      #INBUF,R4
847 004100 012703 000007          MOV      #7,R3
848 004104 105777 175074          1$: TSTB     @TKCSR
849 004110 100375          BPL      1$
850 004112 117714 175070          MOV      @TKDBR,(R4)
851 004116 142714 000200          BICB     #200,(R4)
852 004122 122427 000015          CMPB     (R4),#15
853 004126 001417          BEQ      INSTR2
854 004130 105777 175054          2$: TSTB     @TPCSR
855 004134 100375          BPL      2$
856 004136 017777 175044 175046  MOV      @TKDBR,@TPDBR
857 004144 005303          DEC      R3
858 004146 001356          BNE      1$
859 004150 012604          MOV      (SP)+,R4
860 004152 012603          MOV      (SP)+,R3
861 004154 104402 005666          .INSTE: TYPE
862 004160 010346          MOV      R3,-(SP)
863 004162 010446          MOV      R4,-(SP)
864 004164 000741          BR       .INST1
865 004166 012604          INSTR2: MOV     (SP)+,R4          ;RESTORE R4
866 004170 012603          MOV     (SP)+,R3          ;RESTORE R3
867 004172 000002          RTI
868
869          ;CONVERT ASCII STRING TO OCTAL
870          ;-----
871
872 004174 010546          .PARAM: MOV     R5,-(SP)
873 004176 010446          MOV     R4,-(SP)
874 004200 016605 000004          MOV     4(SP),R5
875 004204 012537 004364          MOV     (R5)+,LOLIM
876 004210 012537 004366          MOV     (R5)+,HILIM
877 004214 012537 004370          MOV     (R5)+,DEVADR
878 004220 112537 004372          MOV     (R5)+,LOBITS
879 004224 112537 004373          MOV     (R5)+,ADRCNT
880 004230 010566 000004          MOV     R5,4(SP)
881 004234 005005          PARAM1: CLR     R5
882 004236 012704 007502          MOV     #INBUF,R4
883 004242 122714 000015          CMPB     #15,(R4)
884 004246 001420          BEQ      PARERR
885 004250 121427 000060          1$: CMPB     (R4),#60
886 004254 002415          BLT      PARERR
887 004256 121427 000067          CMPB     (R4),#67
888 004262 003012          BGT      PARERR
889 004264 142714 000060          BICB     #60,(R4)
890 004270 152405          BISB     (R4)+,R5
891 004272 122714 000015          CMPB     #15,(R4)
892 004276 001406          BEQ      LIMITS
    
```

893	004300	006305			ASL	R5	
894	004302	006305			ASL	R5	
895	004304	006305			ASL	R5	
896	004306	000760			BR	1\$	
897	004310	104404			PARERR: INSTER		
898	004312	000750			BR	PARAM1	
899							
900							
901							
902							
903	004314	020537	004366		LIMITS: CMP	R5, HILIM	
904	004320	101373			BHI	PARERR	
905	004322	020537	004364		CMP	R5, LOLIM	
906	004326	103770			BLO	PARERR	
907	004330	133705	004372		BITB	LOBITS, R5	
908	004334	001365			BNE	PARERR	
909							
910							
911							
912	004336	013704	004370				
913	004342	010524			1\$: MOV	DEVADR, R4	
914	004344	062705	000002		MOV	R5, (R4)+	
915	004350	105337	004373		ADD	#2, R5	
916	004354	001372			DECB	ADRCNT	
917	004356	012604			BNE	1\$	
918	004360	012605			MOV	(SP)+, R4	
919	004362	000002			MOV	(SP)+, R5	
920	004364	000000			RTI		
921	004366	000000			LOLIM: 0		
922	004370	000000			HILIM: 0		
923	004372	000000			DEVADR: 0		
924		004373			LOBITS: 0		
925					ADRCNT=LOBITS+1		
926							
927							
928							
929	004374	016637	000004	001276	.SAV05: MOV	4(SP), SAVPC	; SAVE R7 (PC)
930							
931							
932							
933	004402	010537	001272		SV05: MOV	R5, SAVR5	; SAVE R5
934	004406	010437	001270		MOV	R4, SAVR4	; SAVE R4
935	004412	010337	001266		MOV	R3, SAVR3	; SAVE R3
936	004416	010237	001264		MOV	R2, SAVR2	; SAVE R2
937	004422	010137	001262		MOV	R1, SAVR1	; SAVE R1
938	004426	010037	001260		MOV	R0, SAVR0	; SAVE R0
939	004432	000002			RTI		; LEAVE.
940							
941							
942							
943	004434	013700	001260		.RES05: MOV	SAVR0, R0	; RESTORE R0
944	004440	013701	001262		MOV	SAVR1, R1	; RESTORE R1
945	004444	013702	001264		MOV	SAVR2, R2	; RESTORE R2
946	004450	013703	001266		MOV	SAVR3, R3	; RESTORE R3
947	004454	013704	001270		MOV	SAVR4, R4	; RESTORE R4
948	004460	013705	001272		MOV	SAVR5, R5	; RESTORE R5

```

949 004464 000002 RTI ;LEAVE
950
951 ;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER
952 -----
953
954 004466 104402 005672 .CONVR: TYPE MCRLF
955 004472 010046 .CNVRT: MOV R0,-(SP)
956 004474 010146 MOV R1,-(SP)
957 004476 010346 MOV R3,-(SP)
958 004500 010446 MOV R4,-(SP)
959 004502 010546 MOV R5,-(SP)
960 004504 017601 000012 MOV @12(SP),R1
961 004510 062766 000002 000012 ADD #2,12(SP)
962 004516 012137 004710 MOV (R1)+,WRDCNT
963 004522 112137 004712 1$: MOVB (R1)+,CHRCNT
964 004526 112137 004713 MOVB (R1)+,SPACNT
965 004532 013137 004714 MOV @2(R1)+,BINWRD
966 004536 122737 000003 004712 CMPB #3,CHRCNT
967 004544 001003 BNE 2$
968 004546 042737 177400 004714 BIC #177400,BINWRD
969 004554 013704 004714 2$: MOV BINWRD,R4
970 004560 113705 004712 MOVB CHRCNT,R5
971 004564 012700 001416 MOV #TEMP,R0
972 004570 010403 3$: MOV R4,R3
973 004572 042703 177770 BIC #177770,R3
974 004576 062703 000060 ADD #060,R3
975 004602 110320 MOVB R3,(R0)+
976 004604 000241 CLC
977 004606 006004 ROR R4
978 004610 000241 CLC
979 004612 006004 ROR R4
980 004614 000241 CLC
981 004616 006004 ROR R4
982 004620 005305 DEC R5
983 004622 001362 BNE 3$
984 004624 012703 007544 MOV #MDATA,R3
985 004630 114023 4$: MOVB -(R0),(R3)+
986 004632 105337 004712 DECB CHRCNT
987 004636 001374 BNE 4$
988 004640 105737 004713 TSTB SPACNT
989 004644 001405 BEQ 6$
990 004646 112723 000040 5$: MOVB #040,(R3)+
991 004652 105337 004713 DECB SPACNT
992 004656 001373 BNE 5$
993 004660 105013 6$: CLRB (R3)
994 004662 104402 007544 TYPE ,MDATA
995 004666 005337 004710 DEC WRDCNT
996 004672 001313 BNE 1$
997 004674 012605 MOV (SP)+,R5
998 004676 012604 MOV (SP)+,R4
999 004700 012603 MOV (SP)+,R3
1000 004702 012601 MOV (SP)+,R1
1001 004704 012600 MOV (SP)+,R0
1002 004706 000002 RTI
1003 004710 000000 WRDCNT: 0
1004 004712 000000 CHRCNT: 0

```

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

```

1005          004713          SPACNT=CHRCNT+1
1006 004714 000000          BINWRD: 0
1007
1008
1009          ;TRAP DISPATCH SERVICE
1010          ;ARGUMENT OF TRAP IS EXTRACTED
1011          ;AND USED AS OFFSET TO OBTAIN POINTER
1012          ;TO SELECTED SUBROUTINE
1013
1014 004716 011646          .TRPSR: MOV      (SP),-(SP)          ;GET PC OF RETURN
1015 004720 162716 000002          SUB      #2,(SP)          ;=PC OF TRAP
1016 004724 017616 000000          MOV      @2(SP),(SP)          ;GET TRAP
1017 004730 006316          TRPOK: ASL      (SP)          ;MULTIPLY TRAP ARG BY 2
1018 004732 042716 177001          BIC      #177001,(SP)          ;CLEAR UNWANTED BITS
1019 004736 062716 001330          ADD      #.TRPTAB,(SP)          ;POINTER TO SUBROUTINE ADDRESS
1020 004742 017616 000000          MOV      @2(SP),(SP)          ;SUBROUTINE ADDRESS
1021 004746 000136          JMP      @2(SP)+          ;GO TO SUBROUTINE
1022
1023          ;ERROR HANDLER
1024          ;-----
1025
1026 004750 004737 007606          .HLT: JSR      PC,CKSWR          ;CHECK FOR SOFT SWR
1027 004754 032777 010000 174220          BIT      #SW12,@SWR          ;BELL ON ERROR?
1028 004762 001406          BEQ      XBX          ;BR IF NO BELL
1029 004764 105777 174220          TSTB    @TPCSR          ;TTY READY.
1030 004770 100003          BPL      XBX          ;DON'T WAIT IF TTY NOT READY.
1031 004772 112777 000207 174212          MOVB    #207,@TPDBR          ;PUSH A BELL AT THE TTY.
1032 005000 032777 020000 174174          XBX: BIT      #SW13,@SWR          ;DELETE ERROR PRINT OUT?
1033 005006 001105          BNE      HALTS          ;BR IF NO PRINT OUT WANTED.
1034 005010 021637 001234          CMP      (SP),LSTERR          ;WAS THIS ERROR FOUND LAST TIME?
1035 005014 001404          BEQ      1$          ;BR IF YES
1036 005016 011637 001234          MOV      (SP),LSTERR          ;RECORD BEING HERE
1037 005022 105037 001325          CLRB    ERRFLG          ;PREPARE HEADER
1038 005026 104406          1$: SAVO5          ;SAVE ALL PROC REGISTERS
1039 005030 011605          MOV      (SP),R5          ;GET THE PC OF ERROR
1040 005032 162705 000002          SUB      #2,R5          ;GET ADDRESS OF TRAP CALL
1041 005036 011504          MOV      (R5),R4          ;GET HLT INSTRUCTION
1042 005040 006304          ASL      R4          ;MULT BY TWO
1043 005042 061504          ADD      (R5),R4          ;DOUBLE IT
1044 005044 006304          ASL      R4          ;MULT AGAIN
1045 005046 042704 177001          BIC      #17700!,R4          ;CLEAR JUNK
1046 005052 062704 035372          ADD      #.ERRTAB,R4          ;GET POINTER
1047 005056 012437 005172          MOV      (R4)+,ERRMSG          ;GET ERROR MESSAGE
1048 005062 012437 005204          MOV      (R4)+,DATAHD          ;GET DATA HEADREER
1049 005066 011437 005216          MOV      (R4),DATABP          ;GET DATA TABLE
1050 005072 105737 001325          TSTB    ERRFLG          ;TYPE HEADREER
1051 005076 001403          BEQ      TYPMSG          ;BR IF YES
1052 005100 005737 005216          TST     DATABP          ;DOES DATA TABLE EXIST?
1053 005104 001040          BNE      TYPDAT          ;BR IF YES.
1054 005106 104402 005672          TYPMSG: TYPE    ,MCRLF
1055 005112 104402 005672          TYPE    ,MCRLF
1056 005116 005737 001220          TST     LOCK
1057 005122 001402          BEQ      1$
1058 005124 104402 006142          TYPE    ,MASTEK
1059 005130 104402 006130          1$: TYPE    ,MTSTN
1060 005134 104411 005330          CNVRT   ,XTSTN          ;SHOW IT
    
```

1061	005140	104402	006217		TYPE	,MERRPC	;TYPE PC.
1062	005144	104411	005322		CNVRT	,ERTABO	;SHOW IT
1063	005150	104402	005672		TYPE	MCRLF	;GIVE A CR/LF
1064	005154	112737	177777	001325	MOVB	#-1,ERRFLG	;NO MORE HEADER UNLESS NO DATA TABLE.
1065	005162	005737	005172		TST	ERRMSG	;IS THERE AN ERROR MESSAGE?
1066	005166	001402			BEQ	WRKO.FM	;BR IF NO.
1067	005170	104402			TYPE		;TYPE
1068	005172	000000			ERRMSG: 0		;ERROR MESSAGE
1069	005174				WRKO.FM:		
1070	005174	005737	005204		TST	DATAHD	;DATA HEADER?
1071	005200	001402			BEQ	TYPDAT	;BR IF NO
1072	005202	104402			TYPE		;TYPE
1073	005204	000000			DATAHD: 0		;DATA HEADER
1074	005206	005737	005216		TYPDAT: TST	DATABP	;DATA TABLE?
1075	005212	001402			BEQ	RESREG	;BR IF NO.
1076	005214	104410			CONVRT		;SHOW
1077	005216	000000			DATABP: 0		;DATA TABLE
1078	005220	104407			RESREG: RESOS		;RESTORE PROC REGISTERS
1079	005222	022737	003522	000042	HALTS: CMP	#\$ENDAD,2#42	;IF ACT-11 AUTOMATIC MODE, HALT!!
1080	005230	001403			BEQ	1\$	
1081	005232	005777	173744		TST	2\$SWR	;HALT ON ERROR?
1082	005236	100005			BPL	EXITER	;BR IF NO HALT ON ERROR
1083	005240	010046			1\$: PUSHRO		;SAVE RO
1084	005242	016600	000002		MOV	2(SP),RO	;SHOW ERROR PC IN DATA LIGHTS
1085	005246	000000			HALT		;HALT
1086	005250	012600			POPPO		;GET RO
1087	005252	005237	001232		EXITER: INC	ERRCNT	;UPDATE ERROR COUNT
1088	005256	032777	000400	173716	BIT	3\$SWO8,2\$SWR	;GOTO TOP OF TEST?
1089	005264	001007			BNE	1\$;BR IF YES
1090	005266	032777	002000	173706	BIT	4\$SW10,2\$SWR	;GOTO NEXT TEST?
1091	005274	001411			BEQ	2\$;BR IF NO
1092	005276	013737	001216	001214	MOV	NEXT,RETURN	;SET FOR NEXT TEST
1093	005304	012706	001200		1\$: MOV	5\$STACK,SP	;RESET SP
1094	005310	013701	001404		MOV	DMCSR,R1	;SET UP R1
1095	005314	000177	173674		JMP	2\$RETURN	;GOTO SPECIFIED TEST
1096	005320	000002			2\$: RTI		;RETURN
1097	005322	000001			ERTABO: 1		
1098	005324	006	002		.BYTE	6,2	
1099	005326	001276			SAVPC		
1100	005330	000001			XTSTN: 1		
1101	005332	003	002		.BYTE	3,2	
1102	005334	001226			TSTNO		
1103					;ENTER HERE ON POWER FAILURE		
1104					;-----		
1105							
1106							
1107	005336				.PFAIL:		
1108	005336	012737	005350	000024	MOV	6\$RESTART,24	;SET UP FOR POWER UP TRAP
1109	005344	000000			HALT		;HALT ON POWER DOWN NORMAL
1110	005346	000777			BR	.	
1111							
1112					;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED		
1113							
1114	005350				RESTAR:		
1115	005350	012737	005336	000024	MOV	7\$.PFAIL,24	;SET UP FOR POWER FAILURE
1116	005356	012706	001200		MOV	8\$STACK,SP	;RESET THE STACK POINTER

E04

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 23
 DZDME.P11 12-MAY-77 14:18

PAGE: 0043

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

1117	005362	013701	001404		MOV	DMCSR,R1	;RESTORE R1
1118	005366	005037	001416		CLR	TEMP	;READY FOR TIMMER
1119	005372	005237	001416		INC	TEMP	;PLUS ONE TO THE TIMER!
1120	005376	001375			BNE	-4	;BR IF MORE TO GO
1121	005400	104402	005675		TYPE	,MPFAIL	;TYPE THE MESSAGE
1122	005404	104411	005430		CNVRT	,PFTAB	;TELL WHAT TEST TO RETURN TO.
1123	005410	105037	001325		CLRB	ERRFLG	;START CLEAN
1124	005414	005037	001234		CLR	LSTERR
1125	005420	005011			CLR	(R1)	;CLEAR MAINT BITS
1126	005422	104412			MSTCLR		;START CLEAN UP OF DEVICE
1127	005424	000177	173564		JMP	QRETURN	;START DOING THAT TEST AGAIN.
1128	005430	000001			PFTAB:	1	
1129	005432	003	002		.BYTE	3,2	
1130	005434	001226				TSTNO	
1131							
1132	005436				.DELAY:		
1133	005436	012777	000020	173746	MOV	#20,QDMP04	
1134	005444	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1135	005446	121111			121111		;POKE CLOCK DELAY BIT
1136	005450				1\$:		
1137	005450	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1138	005452	121224			121224		;PORT4+IBUS*11
1139	005454	032777	000020	173730	BIT	#BIT4,QDMP04	;IS CLOCK BIT SET?
1140	005462	001772			BEQ	1\$;BR IF NO
1141	005464	000002			RTI		
1142							
1143	005466				.MSTCLR:		
1144	005466	152777	000100	173712	BISB	#BIT6,QDMCSRH	;SET MASTER CLEAR
1145	005474	142777	000300	173704	BICB	#BIT6!BIT7,QDMCSRH	;CLEAR MASTER CLEAR AND RUN
1146	005502	000002			RTI		;RETURN
1147							
1148	005504				.ROMCLK:		
1149	005504	152777	000002	173674	BISB	#BIT1,QDMCSRH	;SET ROMI
1150	005512	013677	173676		MOV	Q(SP)+,QDMP06	;LOAD INSTRUCTION IN SEL6
1151	005516	062746	000002		ADD	#2,-(SP)	;ADJUST STACK
1152	005522	032777	000100	173452	BIT	#SW06,QSWR	;HALT IF SW06 =1
1153	005530	001401			BEQ	1\$;BR IF SW06 =0
1154	005532	000000			HALT		;HALT BEFORE CLOCKING INSTRUCTION
1155	005534	152777	000003	173644	1\$:	BISB	#BIT1!BIT0,QDMCSRH ;CLOCK INSTRUCTION
1156	005542	142777	000007	173636	BICB	#BIT2!BIT1!BIT0,QDMCSRH	;CLEAR ROM0, ROM1, STEP
1157	005550	000002			RTI		
1158							
1159	005552				.DATACLK:		
1160	005552	013637	001416		MOV	Q(SP)+,TEMP	;PUT TICK COUNT IN TEMP
1161	005556	062746	000002		ADD	#2,-(SP)	;ADJUST STACK
1162	005562	152777	000020	173616	1\$:	BISB	#BIT4,QDMCSRH ;SET STEP LU
1163	005570	027777	173610	173606	CMP	QDMCSR,QDMCSR	;WASTE TIME
1164	005576	142777	000020	173602	BICB	#BIT4,QDMCSRH	;CLEAR STEP LU
1165	005604	005337	001416		DEC	TEMP	;DEC TICK COUNT
1166	005610	001364			BNE	1\$;BR IF NOT DONE
1167	005612	000002			RTI		;RETURN
1168	005614	000001			3\$:	.BLKW 1	
1169							
1170	005616				.TIMER:		
1171	005616	013637	001416		MOV	Q(SP)+,TEMP	;MOVE COUNT TO TEMP
1172	005622	062746	000002		ADD	#2,-(SP)	;ADJUST STACK

F04

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 24
 DZDME.P11 12-MAY-77 14:18

PAGE: 0044

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

1173	005626				1\$:	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1174	005626	104414				021364		;PORT4+IBUS* REG11
1175	005630	021364				BIT	#2,ADMP04	;IS PGM CLOCK BIT CLEAR?
1176	005632	032777	000002	173552		BEQ	1\$;BR IF YES
1177	005640	001772			2\$:	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1178	005642					021364		;PORT4+IBUS* REG11
1179	005642	104414				BIT	#2,ADMP04	;IS PGM CLOCK BIT SET?
1180	005644	021364				BNE	2\$;BR IF YES
1181	005646	032777	000002	173536		DEC	TEMP	;DEC COUNT
1182	005654	001372				BNE	1\$;BR IF NOT DONE
1183	005656	005337	001416			RTI		;RETURN
1184	005662	001361						
1185	005664	000002						
1186								
1187	005666	020040	000077			MQM:	.ASCIZ	/ ? /
(2)	005672	005015	000			MCRLF:	.ASCIZ	<15><12>
(2)	005675	377	053520	020122		MPFAIL:	.ASCIZ	<377>/PWR FAILED. RESTART AT TEST /
(2)	005733	377	047105	020104		MEPASS:	.ASCIZ	<377>/END PASS DZDMF /
(2)	005755	377	000122			MR:	.ASCIZ	<377>/R/
(2)	005760	047377	020117	042504		MERR2:	.ASCIZ	<377>/NO DEVICES PRESENT./
(2)	006005	377	047111	052523		MERR3:	.ASCIZ	<377>/INSUFFICIENT DATA! /
(2)	006031	377	042524	052123		MTSTPC:	.ASCIZ	<377>/TEST PC-/
(2)	006043	377	047514	045503		MLOCK:	.ASCIZ	<377>/LOCK ON SELECTED TEST/
(2)	006072	051503	035122	000040		MCSRX:	.ASCIZ	/CSR: /
(2)	006100	042526	035103	000040		MVECX:	.ASCIZ	/VEC: /
(2)	006106	040520	051523	051505		MPASSX:	.ASCIZ	/PASSES: /
(2)	006117	105	051122	051117		MERRX:	.ASCIZ	/ERRORS: /
(2)	006130	042524	052123	047040		MTSTN:	.ASCIZ	/TEST NO: /
(2)	006142	000052				MASTEK:	.ASCIZ	/* /
(2)	006144	051777	052105	051440		MNEW:	.ASCIZ	<377>/SET SWITCH REG TO DMC11'S DESIRED ACTIVE./
(2)	006217	120	035103	000040		MERRPC:	.ASCIZ	/PC: /
(2)	006224	020212	020040	020040		XHEAD:	.ASCIZ	<212>/
(2)	006263	377	020040	020040			.ASCII	<377>/
(2)	006322	020212	050040	020103			.ASCII	<212>/ PC CSR STAT1 STAT2 STAT3/
(2)	006374	026777	026455	026455			.ASCIZ	<377>/-----
(2)	006450	044377	053517	046440		NUM:	.ASCIZ	<377>/HOW MANY DMC11'S TO BE TESTED? /
(2)	006510	041777	051123	040440		CSR:	.ASCIZ	<377>/CSR ADDRESS? /
(2)	006526	053377	041505	047524		VEC:	.ASCIZ	<377>/VECTOR ADDRESS? /
(2)	006547	377	051102	050040		PRI0:	.ASCIZ	<377>/BR PRIORITY LEVEL? (4,5,6,7)? /
(2)	006606	044777	020106	046504		CRAM:	.ASCIZ	<377>/IF DMC HAS CRAM (M8204) TYPE "Y", IF CROM (M8200) TYPE "N"
(2)	006704	053777	044510	044103		MODU:	.ASCIZ	<377>/WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M
(2)	007016	051777	044527	041524		LINE:	.ASCIZ	<377>/SWITCH PAC#1 (DDCMP LINE #)? /
(2)	007054	051777	044527	041524		BM:	.ASCIZ	<377>/SWITCH PAC#2 (BM873 BOOT ADD)? /
(2)	007114	044777	020123	044124		CONN:	.ASCIZ	<377>/IS THE LOOP BACK CONNECTOR ON? /
(2)	007154	047377	020117	042504		NOACT:	.ASCIZ	<377>/NO DEVICES ARE SELECTED /
(2)	007205	377	051412	051127		SWMES:	.ASCIZ	<377><12>/SWR= /
(2)	007215	116	053505	020077		SWMES1:	.ASCIZ	/NEW? /
(2)	007223	377	042377	041515		CONERR:	.ASCIZ	<377><377>/DMC11 FOUND AT NON-STANDARD ADDRESS PC: /
(2)	007277	377	054105	042520		CNERR:	.ASCIZ	<377>/EXPECTED FOUND /
(2)	007320	024040	046504	024503		DMCM:	.ASCIZ	/(DMC) /
(2)	007330	024040	046513	024503		KMCM:	.ASCIZ	/(KMC) /
(2)	007340	042377	041515	030461		SPEED:	.ASCIZ	<377>/DMC11-AR(REMOTE,LOW SPEED) OR DMC11-AL(LOCAL,HIGH SPEED) T
(2)						.EVEN		
(2)	007454	000005				XSTATQ:	5	
1188	007456	006	003			.BYTE	6,3	
1189	007460	001246				TEMP1		

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

```

1190 007462 006 003 .BYTE 6,3
1191 007464 001250 TEMP2
1192 007466 006 003 .BYTE 6,3
1193 007470 001252 TEMP3
1194 007472 006 003 .BYTE 6,3
1195 007474 001254 TEMP4
1196 007476 006 002 .BYTE 6,2
1197 007500 001256 TEMPS
1198
1199
1200 .EVEN
1201 ;BUFFERS FOR INPUT-OUTPUT
1202 007502 000000 INBUF: 0
1203 007544 007544 .=. +40
1204 007544 000000 MDATA: 0
1205 007506 .=. +40
1206
1207
1208 ;ROUTINE USED TO CHANGE SOFTWARE SWITCH
1209 ;REGISTER USING THE CONSOLE TERMINAL
1210 -----
1211
1212 007606 022737 000176 001202 CKSWR: CMP #SWREG,SWR ;IS THE SOFT SWR BEING USED?
1213 007614 001077 BNE CKSWR5 ;BR IF NO
1214 007616 105777 171362 TSTB @TKCSR ;IS DONE SET?
1215 007622 100003 BPL 2$ ;GO ON IF NOT SET
1216 007624 012737 177777 003734 MOV #-1,DONE ;IF DONE SET, SET FLAG
1217 007632 022777 000007 171346 2$: CMP #7,@TKDBR ;WAS CTRL G TYPED? (7 BIT ASCII)
1218 007640 001404 BEQ 1$ ;BR IF YES
1219 007642 022777 000207 171336 CMP #207,@TKDBR ;WAS CTRL G TYPED? (8 BIT ASCII)
1220 007650 001061 BNE CKSWR5 ;BR IF NO
1221 007652 010246 1$: MOV R2,-(SP) ;STORE R2
1222 007654 010346 MOV R3,-(SP) ;STORE R3
1223 007656 010446 MOV R4,-(SP) ;STORE R4
1224 007660 012737 177777 010016 MOV #-1,SWFLG ;SET SOFT TYPE OUT FLAG
1225 007666 005002 CKSWR1: CLR R2 ;CLEAR NEW SWR CONTENTS
1226 007670 012704 177777 MOV #-1,R4 ;SET FLAG TO ALL ONES
1227 007674 104402 007205 TYPE ,SWMES ;TYPE "SWR= "
1228 007700 104411 CKSWR2: CNVRT ;TYPE OUT PRESENT CONTENTS
1229 007702 010052 SOFTSW ;OF SOFT SWITCH REGISTER
1230 007704 104402 007215 CKSWR3: TYPE SWMES1 ;TYPE "NEW? "
1231 007710 004737 010020 CKSWR4: JSR PC,INCHAR ;GET RESPONSE
1232 007714 022703 000015 CMP #15,R3 ;WAS IT A CR?
1233 007720 001424 BEQ 5$ ;BR IF YES
1234 007722 022703 000012 CMP #12,R3 ;WAS IT A LF?
1235 007726 001416 BEQ 4$ ;BR IF YES
1236 007730 022703 000025 CMP #25,R3 ;WAS IT CTRL U?
1237 007734 001754 BEQ CKSWR1 ;BR IF YES(START OVER)
1238 007736 022703 000007 CMP #7,R3 ;IF CNTL G GET NEXT CHAR
1239 007742 001762 BEQ CKSWR4
1240 007744 005004 CLR R4 ;IT MUST BE A DIGIT SO CLR FLAG
1241 007746 042703 177770 BIC #177770,R3 ;ONLY 0-7 ARE LEGAL SO MASK OFF BITS
1242 007752 006302 ASL R2 ;SHIFT R2 3 TIMES
1243 007754 006302 ASL R2
1244 007756 006302 ASL R2
1245 007760 050302 BIS R3,R2 ;ADD LAST DIGIT
    
```

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

1246	007762	000752			BR	CKSWR4	:GET NEXT CHARACTER
1247	007764	012766	002002	000006	4\$: MOV	#.START,6(SP)	:LF WAS TYPED SO GO TO START
1248	007772	005704			5\$: TST	R4	:IS FLAG CLEAR?
1249	007774	001002			BNE	6\$:IF NOT DON'T CHANGE SOFT SWR
1250	007776	010277	171200		MOV	R2,@SWR	:IF YES THEN WRITE NEW CONTENTS TO SOFT SWR
1251	010002	005037	010016		6\$: CLR	SWFLG	:CLEAR TYPEOUT FLAG
1252	010006	012604			MOV	(SP)+,R4	:RESTORE R4
1253	010010	012603			MOV	(SP)+,R3	:RESTORE R3
1254	010012	012602			MOV	(SP)+,R2	:RESTORE R2
1255	010014	000207			CKSWR5: RTS	PC	:RETURN
1256							
1257	010016	000000			SWFLG: 0		
1258							
1259	010020	105777	171160		INCHAR: TSTB	@TKCSR	
1260	010024	100375			BPL	-4	
1261	010026	017703	171154		MOV	@TKDBR,R3	
1262	010032	105777	171152		TSTB	@TPCSR	
1263	010036	100375			BPL	-4	
1264	010040	010377	171146		MOV	R3,@TPDBR	
1265	010044	042703	000200		BIC	#BIT7,R3	
1266	010050	000207			RTS	PC	
1267							
1268	010052	000001			SOFTSW: 1		
1269	010054	006	002		.BYTE	6,2	
1270	010056	000176			SWREG		

```

1271
1272
1273
1274
1275
1276
1277
1278
1279
1280 010060 005737 001306
1281 010064 001004
1282 010066 104402 007154
1283 010072 000000
1284 010074 000776
1285 010076 000241
1286 010100 006137 001316
1287 010104 005537 001316
1288 010110 062737 000004 001322
1289 010116 062737 000010 001320
1290 010124 022737 001700 001320
1291 010132 001006
1292 010134 012737 001500 001320
1293 010142 012737 001702 001322
1294 010150 033737 001316 001306
1295 010156 001747
1296 010160 013700 001320
1297 010164 013702 001322
1298 010170 012037 001404
1299 010174 011037 001374
1300 010200 042737 177000 001374
1301 010206 012037 001366
1302 010212 012037 001370
1303 010216 012037 001372
1304 010222 012237 001230
1305 010226 012237 001232
1306 010232 012700 000002
1307 010236 013737 001404 001406
1308 010244 005237 001406
1309 010250 013737 001406 001410
1310 010256 005237 001410
1311 010262 013737 001410 001412
1312 010270 060037 001412
1313 010274 013737 001412 001414
1314 010302 060037 001414
1315
1316 010306 013737 001374 001376
1317 010314 060037 001376
1318 010320 013737 001376 001400
1319 010326 060037 001400
1320 010332 013737 001400 001402
1321 010340 060037 001402
1322
1323 010344 032737 000002 001236
1324 010352 001450
1325 010354
1326 010354 005737 000042
    
```

: ROUTINE USED TO "CYCLE" THROUGH UP TO 16 DMC11'S
 : THIS ROUTINE SETS UP THE CONTROL ADDRESS FOR THE DIAGNOSTIC
 : AND RUNS THE SPECIFIED DMC11'S. THIS ROUTINE *MUST*
 : BE RUN FIRST BEFORE ENTERING THE DIAGNOSTIC FOR THE
 : SETUP NECESSARY.
 :

```

CYCLE: TST DMACTV ;ARE ANY DMC11'S TO BE TESTED?
        BNE 1$ ;BR IF OK.
        TYPE ,NOACT ;NO DMC11'S SELECTED!!
        HALT ;STOP THE SHOW.
        BR .-2 ;DISQUALIFY CONT. SW.
1$: CLC ;CLEAR PROC. CARRY BIT.
    ROL RUN ;UPDATE POINTER
    ADC RUN ;CATCH CARRY FROM RUN
    ADD #4,MILK ;UPDATE POINTER
    ADD #10,CREAM ;UPDATE ADDRESS POINTER.
    CMP #DM.MAP+200,CREAM
    BNE 2$ ;KEEP GOING; NOT ALL TESTED FOR.
    MOV #DM.MAP,CREAM ;RESET ADDRESS POINTER.
    MOV #CNT.MAP,MILK ;RESET PASS COUNT POINTER
2$: BIT RUN,DMACTV ;IS THIS ONE ACTIVE?
    BEQ 1$ ;BR IF NO
    MOV CREAM,R0 ;GET ADDRESS POINTER
    MOV MILK,R2 ;GET PASS COUNT POINTER
    MOV (R0)+,DMCSR ;LOAD SYSTEM CTRL. REG
    MOV (R0),DMRVEC ;LOAD VECTOR
    BIC #177000,DMRVEC ;CLEAR UNWANTED BITS
    MOV (R0)+,STAT1 ;LOAD STAT1
    MOV (R0)+,STAT2 ;LOAD STAT2
    MOV (R0)+,STAT3 ;LOAD STAT3
    MOV (R2)+,PASCNT ;LOAD PASS COUNT
    MOV (R2)+,ERRCNT ;LOAD ERROR COUNT
    MOV #2,R0 ;SAVE CORE THIS WAY!
    MOV DMCSR,DMCSRH
    INC DMCSRH
    MOV DMCSRH,DMCTL
    INC DMCTL
    MOV DMCTL,DMP04
    ADD R0,DMP04
    MOV DMP04,DMP06
    ADD R0,DMP06
1316: MOV DMRVEC,DMRLVL ;PTY LVL
1317: ADD R0,DMRLVL
1318: MOV DMRLVL,DMTVEC ;TX VEC
1319: ADD R0,DMTVEC
1320: MOV DMTVEC,DMTLVL ;TX LVL
1321: ADD R0,DMTLVL
4$: BIT #SW01,STATSW ;IS TEST NO. SELECTED
    BEQ 7$ ;BR IF NO
    TST #42 ;RUNNING IN AUTO MODE?
    
```

1327	010360	001045			BNE	7\$;BR IF YES
1328	010362	104402	005672		TYPE	,MCRLF		
1329	010366	104403			INSTR			;GET TEST NO.
1330	010370	006130			MTSTN			
1331	010372	104405			PARAM			
1332	010374	000001			1			
1333	010376	001000			1000			
1334	010400	001226			TSTNO			
1335	010402	000			0			
1336	010403	001			.BYTE			
1337	010404	012700	012320		MOV	#TST1,R0		
1338	010410	022710			5\$: CMP	(PC)+,(R0)		;CMP FIRST WORD TO 12737
1339	010412	012737			MOV	(PC)+,2(PC)+		
1340	010414	001020			BNE	6\$;BR IF NOT SAME
1341	010416	023760	001226	000002	CMP	TSTNO,2(R0)		;DOES TSTNO MATCH?
1342	010424	001014			BNE	6\$;BR IF NO
1343	010426	022760	001226	000004	CMP	#TSTNO,4(R0)		;IS LAST WORD OK?
1344	010434	001010			BNE	6\$;BR IF NO
1345	010436	010037	001214		MOV	R0,RETURN		;IT IS A LEGAL TEST SO DO IT
1346	010442	104402	005755		TYPE	,MR		
1347	010446	042737	000002	001236	BIC	#SW01,STRTSW		
1348	010454	000412			BR	8\$		
1349	010456	005720			6\$: TST	(R0)+		;POP R0
1350	010460	020027	031460		CMP	R0,#TLAST+10		;AT END YET?
1351	010464	001351			BNE	5\$;BR IF NO
1352	010466	104402	005666		TYPE	,MQM		;YES ILLEGAL TEST NO.
1353	010472	000730			BR	4\$;TRY AGAIN
1354								
1355	010474	012737	012320	001214	7\$: MOV	#TST1,RETURN		;PREPARE RETURN ADDRESS
1356	010502	013701	001404		8\$: MOV	DMCSR,R1		;R1 = BASE DMC11 ADDRESS
1357	010506	000177	170502		JMP	2RETURN		;GO START TESTING.
1358								
1359								
1360								
1361								
1362								
1363								
1364								
1365								
1366								
1367								
1368	010512							
1369	010512	000005			AUTO.SIZE:			
1370	010514	012702	001500		RESET			;INSURE A BUS INIT.
1371	010520	005022			CSRMAP: MOV	#DM.MAP,R2		;LOAD MAP POINTER.
1372	010522	022702	001700		1\$: CLR	(R2)+		;ZERO ENTIRE MAP
1373	010526	001374			CMP	#DM.END,R2		;ALL DONE?
1374	010530	005037	001310		BNE	1\$;BR IF NO
1375	010534	012702	001500		CLR	DMNUM		;SET OCTAL NUMBER OF DMC11'S TO 0
1376	010540	005037	001306		MOV	#DM.MAP,R2		;R2 POINTS TO DMC MAP
1377	010544	032737	000001	001236	CLR	DMACTV		;CLEAR ACTIVE
1378	010552	001002			BIT	#SW00,STRTSW		;QUESTIONS?
1379	010554	000137	011252		BNE	.+6		;BR IF YES
1380	010560	012737	000001	001256	JMP	7\$;IF NO SKIP QUESTIONS
1381	010566	104403			MOV	#1,TEMPS		;START WITH 1
1382	010570	006450			INSTR			
					NUM			

```

:ROUTINE USED TO "AUTO SIZE" THE DMC11
:CSR AND VECTOR.
:NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
:ADDRESS RANGE (160000:164000)
:AND THE VECTOR MAY BE ANY WHERE IN THE
:FLOATING VECTOR RANGE (300:770)

```

1383	010572	104405			PARAM		
1384	010574	000001			1		
1385	010576	000020			16.		
1386	010600	001252			TEMP3		
1387	010602	000			.BYTE	0	
1388	010603	001			.BYTE	1	
1389	010604	013737	001252	001310	MOV	TEMP3,DMNUM	;DMNUM = HOW MANY
1390	010612	104402	005672		TYPE	,MCRLF	
1391	010616	104410		12\$:	CONVRT		;TYPE WHICH DMC IS BEING DONE
1392	010620	012002			WHICH		;TEMPS IS WHICH DMC
1393	010622	005237	001256		INC	TEMPS	
1394	010626	104403			INSTR		
1395	010630	006510			CSR		
1396	010632	104405			PARAM		
1397	010634	160000			160000		
1398	010636	164000			164000		
1399	010640	001254			TEMP4		
1400	010642	000			.BYTE	0	
1401	010643	001			.BYTE	1	
1402	010644	013722	001254		MOV	TEMP4,(R2)+	;STORE CSR IN MAP
1403	010650	104403			INSTR		
1404	010652	006526			VEC		
1405	010654	104405			PARAM		
1406	010656	000000			0		
1407	010660	000776			776		
1408	010662	001254			TEMP4		
1409	010664	000			.BYTE	0	
1410	010665	001			.BYTE	1	
1411	010666	013712	001254		MOV	TEMP4,(R2)	;STORE VECTOR IN MAP
1412	010672	104402		10\$:	TYPE		
1413	010674	006547			PRI0		;ASK WHAT BR LEVEL
1414	010676	004737	012266		JSR	PC,INTTY	;GET RESPONSE
1415	010702	022703	000024		CMP	#24,R3	
1416	010706	101014			BHI	50\$;BR IF LESS THAN 4
1417	010710	022703	000027		CMP	#27,R3	
1418	010714	103411			BLO	50\$;BR IF GREATER THAN 7
1419	010716	012704	000011		MOV	#11,R4	;R4 = NUMBER OF SHIFTS
1420	010722	006303			ASL	R3	;SHIFT R3 LEFT
1421	010724	005304			DEC	R4	;DEC SHIFT COUNT
1422	010726	001375			BNE	-.4	;BR IF NOT DONE
1423	010730	042703	170777		BIC	#170777,R3	;BIC UNWANTED BITS
1424	010734	050312			BIS	R3,(R2)	;PUT BR LEVEL IN STATUS MAP
1425	010736	000403			BR	8\$;CONTINUE
1426	010740	104402		50\$:	TYPE		
1427	010742	005666			MQM		;RESPONSE IS OUT OF LIMITS
1428	010744	000752			BR	10\$;TRY AGAIN
1429	010746	104402		8\$:	TYPE		
1430	010750	006606			CRAM		;DOES DMC HAVE CRAM?
1431	010752	004737	012266		JSR	PC,INTTY	;GET REPLY
1432	010756	022703	000131		CMP	#131,R3	
1433	010762	001427			BEQ	9\$;YES
1434	010764	022703	000116		CMP	#116,R3	;NO
1435	010770	001403			BEQ	40\$;NOT A Y OR N
1436	010772	104402			TYPE		
1437	010774	005666			MQM		;TYPE "??"
1438	010776	000763			BR	8\$;ASK AGAIN

1439	011000	104402		40\$:	TYPE		
1440	011002	007340			SPEED		;DMC11-AR OR DMC11-AL?
1441	011004	004737	012266		JSR	PC,INTTY	;GET RESPONSE
1442	011010	022703	000122		CMP	#122,R3	;IS IT R
1443	011014	001414			BEQ	16\$;BR IF REMOTE
1444	011016	022703	000114		CMP	#114,R3	;IS IT L
1445	011022	001403			BEQ	41\$;BR IF LOCAL
1446	011024	104402			TYPE		
1447	011026	005666			MQM		
1448	011030	000763			BR	40\$;TRY AGAIN
1449	011032	052762	000002 000004	41\$:	BIS	#BIT1,4(R2)	;SET BIT1 IN STAT3
1450	011040	000402			BR	16\$;CONTINUE
1451	011042	052712	100000	9\$:	BIS	#BIT15,(R2)	;SET BIT 15 IF CRAM
1452	011046	104402		16\$:	TYPE		
1453	011050	006704			MODU		;ASK WHICH LINE UNIT
1454	011052	004737	012266		JSR	PC,INTTY	;GET REPLY
1455	011056	022703	000021		CMP	#21,R3	;"1"
1456	011062	001417			BEQ	30\$	
1457	011064	022703	000022		CMP	#22,R3	;"2"
1458	011070	001412			BEQ	31\$	
1459	011072	022703	000116		CMP	#116,R3	;"N"
1460	011076	001403			BEQ	32\$	
1461	011100	104402			TYPE		
1462	011102	005666			MQM		;IF NOT A 1,2 OR N TYPE "?"
1463	011104	000760			BR	16\$;TRY AGIAN
1464	011106	052722	010000	32\$:	BIS	#BIT12,(R2)+	;SET BIT 12 IN STAT2 IF NO LU
1465	011112	022222			CMP	(R2)+,(R2)+	;POP OVER STAT2 AND STAT3
1466	011114	000447			BR	33\$	
1467	011116	052712	020000	31\$:	BIS	#BIT13,(R2)	;SET BIT 13 IN STAT2 IF M8202
1468	011122	104402		30\$:	TYPE		
1469	011124	007114			CONN		;ASK IF LOOP-BACK IS ON
1470	011126	004737	012266		JSR	PC,INTTY	;GET REPLY
1471	011132	022703	000131		CMP	#131,R3	;Y
1472	011136	001406			BEQ	17\$	
1473	011140	022703	000116		CMP	#116,R3	;N
1474	011144	001406			BEQ	18\$	
1475	011146	104402			TYPE		
1476	011150	005666			MQM		;IF NOT Y OR N TYPE "?"
1477	011152	000763			BR	30\$;TRY AGAIN
1478	011154	052722	040000	17\$:	BIS	#BIT14,(R2)+	;TURNAROUND IS CONNECTED
1479	011160	000402			BR	19\$	
1480	011162	042722	040000	18\$:	BIC	#BIT14,(R2)+	;NO TURNAROUND
1481	011166			19\$:			
1482	011166	104403			INSTR		
1483	011170	007016			LINE		
1484	011172	104405			PARAM		
1485	011174	000000			0		
1486	011176	000377			377		
1487	011200	001254			TEMP4		
1488	011202	000			.BYTE	0	
1489	011203	001			.BYTE	1	
1490	011204	113722	001254		MOVB	TEMP4,(R2)+	;STORE SWITCH PAC IN MAP
1491	011210	104403			INSTR		
1492	011212	007054			BM		
1493	011214	104405			PARAM		
1494	011216	000000			0		

1495	011220	000377			377		
1496	011222	001254			TEMP4		
1497	011224	000			.BYTE	0	
1498	011225	001			.BYTE	1	
1499	011226	113722	001254		MOVB	TEMP4,(R2)+	;STORE SWITCH PAC IN MAP
1500	011232	005722			TST	(R2)+	;POP OVER STAT3
1501	011234	005337	001252		33\$: DEC	TEMP3	;DEC DMC COUNT
1502	011240	001402			BEQ	34\$;BR IF DONE
1503	011242	000137	010612		JMP	12\$;JUMP IF NOT
1504	011246	000137	011702		34\$: JMP	13\$;CONTINUE
1505	011252	012701	160000		7\$: MOV	#160000,R1	;SET FOR FIRST ADDRESS TO BE TESTED
1506	011256	012737	011774	000004	MOV	#6\$,2#4	;SET FOR NON-EXISTANT DEVICE TIME OUT
1507	011264	005011			2\$: CLR	(R1)	;CLEAR SEL0
1508	011266	005711			TST	(R1)	;IF DMC11 DMCSR S/B 0
1509	011270	001172			BNE	3\$;IF NO DEV ; TRAP TO 4. IF NO BIT 8 THEN NO DMC1
1510	011272	005061	000006		CLR	6(R1)	;CLEAR SEL6
1511	011276	005761	000006		TST	6(R1)	;IF DMC11 THEN DMRIC S/B =0!
1512	011302	001165			BNE	3\$;BR IF NOT DMC11
1513	011304	012711	002000		MOV	#BIT10,(R1)	;SET ROM0
1514	011310	005061	000004		CLR	4(R1)	;CLEAR SEL4
1515	011314	012761	125252	000006	MOV	#125252,6(R1)	;WRITE THIS TO SEL6
1516	011322	052711	020000		BIS	#BIT13,(R1)	;WRITE IT!
1517	011326	022761	125252	000004	CMP	#125252,4(R1)	;WAS IT WRITTEN?
1518	011334	001004			BNE	21\$;IF NO IT IS NOT CRAM
1519	011336	052762	100000	000002	BIS	#BIT15,2(R2)	;SET BIT15 IF CRAM
1520	011344	000431			BR	22\$	
1521	011346	012711	001000		21\$: MOV	#BIT9,(R1)	;SET ROM1
1522	011352	012761	100417	000006	MOV	#100417,6(R1)	;PUT INSTRUCTION IN SEL6
1523	011360	012711	001400		MOV	#BIT9:BIT8,(R1)	;CLOCK INSTRUCTION (MICRO PROC PC TO 0)
1524	011364	012711	002000		MOV	#BIT10,(R1)	;SET ROM0
1525	011370	022761	000626	000006	CMP	#626,6(R1)	;IS IT LOCAL CROM
1526	011376	001411			BEQ	23\$;BR IF YES
1527	011400	022761	016520	000006	CMP	#16520,6(R1)	;IS IT REMOTE CROM?
1528	011406	001410			BEQ	22\$;BR IF YES
1529	011410	022761	177777	000006	CMP	#-1,6(R1)	;NO CROM?
1530	011416	001404			BEQ	22\$;BR IF YES
1531	011420	000516			BR	3\$;NOT A DMC
1532	011422	052762	000002	000006	23\$: BIS	#BIT1,6(R2)	;SET BIT 1 IN STAT3
1533					;AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DMC11 CSR ADDRESS.		
1534	011430	010122			22\$: MOV	R1,(R2)+	;STORE CSR IN CORE TABLE.
1535	011432	012711	001000		15\$: MOV	#BIT9,(R1)	;CLEAR LINE UNIT LOOP
1536	011436	005061	000004		CLR	4(R1)	;CLEAR PORT4
1537	011442	012761	122113	000006	MOV	#122113,6(R1)	;LOAD INSTRUCTION (CLR DTR)
1538	011450	052711	000400		BIS	#BIT8,(R1)	;CLOCK INSTRUCTION
1539	011454	012761	021264	000006	MOV	#021264,6(R1)	;LOAD INSTRUCTION
1540	011462	052711	000400		BIS	#BIT8,(R1)	;CLOCK INSTRUCTION
1541	011466	122761	000377	000004	CMPB	#377,4(R1)	;IS IT ALL ONES?
1542	011474	001003			BNE	+.10	;BR IF NO
1543	011476	052712	010000		BIS	#BIT12,(R2)	;IF YES, NO LINE UNIT, SET STATUS BIT
1544	011502	000436			BR	20\$	
1545	011504	032761	000002	000004	BIT	#BIT1,4(R1)	;IS SWITCH A ONE?
1546	011512	001403			BEQ	+.10	;BR IF M8201
1547	011514	052712	060000		BIS	#BIT13:BIT14,(R2)	;M8202 ASSUME CONNECTOR
1548	011520	000427			BR	20\$;CONNECTOR ON)
1549	011522	032761	000010	000004	BIT	#BIT3,4(R1)	;IS MRDY SET
1550	011530	001023			BNE	20\$;BR IF M8201 NO CONNECTOR (ON LINE)

1551	011532	012761	000100	000004		MOV	#BIT6,4(R1)	:LOAD PORT4
1552	011540	012761	122113	000006		MOV	#122113,6(R1)	:LOAD INSTRUCTION
1553	011546	052711	000400			BIS	#BIT8,(R1)	:CLOCK INSTRUCTION(SET DTR)
1554	011552	012761	021264	000006		MOV	#021264,6(R1)	:LOAD INSTRUCTION
1555	011560	052711	000400			BIS	#BIT8,(R1)	:CLOCK INSTRUCTION(READ MODEM REG)
1556	011564	032761	000010	000004		BIT	#BIT3,4(R1)	:IS MRDY SET NOW?
1557	011572	001402				BEQ	20\$:BR IF NO CONNECTOR
1558	011574	052712	040000			BIS	#BIT14,(R2)	:SET STATUS BIT FOR CONNECTOR
1559	011600	005722			20\$:	TST	(R2)+	:POP POINTER
1560	011602	012761	021324	000006		MOV	#021324,6(R1)	:PUT INSTRUCTION IN PORT6
1561	011610	012711	001400			MOV	#BIT9:BIT8,(R1)	:PORT4+LU 15
1562	011614	156122	000004			BISB	4(R1),(R2)+	:STORE DDCMP LINE # IN TABLE
1563	011620	012761	021344	000006		MOV	#021344,6(R1)	:PORT6+INSTRUCTION
1564	011626	012711	001400			MOV	#BIT8:BIT9,(R1)	:CLOCK INSTR.
1565	011632	156122	000004			BISB	4(R1),(R2)+	:STORE BMB73 ADD IN TABLE
1566	011636	005722				TST	(R2)+	:POP OVER STAT3
1567	011640	005011				CLR	(R1)	:CLEAR ROMI
1568	011642	005237	001310			INC	DMNUM	:UPDATE DEVICE COUNTER
1569	011646	022737	000020	001310		CMP	#20,DMNUM	:ARE MAX. NO. OF DEV FOUND?
1570	011654	001412				BEQ	13\$:YES DON'T LOOK FOR ANY MORE.
1571	011656	005011			3\$:	CLR	(R1)	:CLEAR BIT 10
1572	011660	005061	000006			CLR	6(R1)	:CLEAR SEL 6
1573	011664	062701	000010		14\$:	ADD	#10,R1	:UPDATE CSR POINTER ADDRESS
1574	011670	022701	164000			CMP	#164000,R1	
1575	011674	001402				BEQ	13\$:BR IF DONE
1576	011676	000137	011264			JMP	2\$:JUMP IF NOT
1577	011702	005037	001306		13\$:	CLR	DMACTV	
1578	011706	005737	001310			TST	DMNUM	:WERE ANY DMC11'S FOUND AT ALL?
1579	011712	001423				BEQ	5\$:ERROR AUTO SIZER FOUND NO DMC11'S IN THIS SYS.
1580	011714	013701	001310			MOV	DMNUM,R1	
1581	011720	010137	001314			MOV	R1,SAVNUM	:SAVE NUMBER OF DEVICES
1582	011724	000241			4\$:	CLC		
1583	011726	006137	001306			ROL	DMACTV	:GENERATE ACTIVE REGISTER OF DEVICES.
1584	011732	005237	001306			INC	DMACTV	:SET THE BIT
1585	011736	005301				DEC	R1	
1586	011740	001371				BNE	4\$:BR IF MORE TO GENERATE
1587	011742	012737	000006	000004		MOV	#6,2#4	:RESTORE TRAP VECTOR
1588	011750	013737	001306	001312		MOV	DMACTV,SAVACT	:SAVE ACTIVE REGISTER
1589	011756	000137	012010			JMP	VECMAP	:GO FIND THE VECTOR NOW.
1590	011762	104402	005760		5\$:	TYPE	MERR2	:NOTIFY OPR THAT NO DMC11'S FOUND.
1591	011766	005000				CLR	RO	:MAKE DATA LIGHTS ZERO
1592	011770	000000				HALT		:STOP THE SHOW
1593	011772	000776				BR	.-2	:DISABLE CONT. SW.
1594	011774	012716	011664		6\$:	MOV	#14\$,(SP)	:ENTERED BY NON-EXISTANT TIME-OUT.
1595	012000	000002				RTI		:RETURN TO MAINSTREAM
1596								
1597	012002	000001			WHICH:	1		
1598	012004	002	002			.BYTE	2,2	
1599	012006	001256				TEMP5		
1600								
1601	012010	032737	000001	001236		VECMAP:	BIT	#SW00,STRTSW
1602	012016	001114				BNE	5\$	
1603	012020	012737	000340	000022		MOV	#340,2#22	:SET IOT TRAP PRIO TO 7
1604	012026	012737	012202	000020		MOV	#4\$,2#20	:SET IOT TRAP VECTOR
1605	012034	012702	001500			MOV	#DM.MAP,R2	:SET SOFTWARE POINTER
1606	012040	012700	000300			MOV	#300,RO	:FLOATING VECTORS START HERE.

1607	J12044	012701	000302		MOV	#302,R1		;PC OF IOT INSTR.
1608	012050	010120		1\$:	MOV	R1,(R0)+		;START FILLING VECTOR AREA
1609	012052	012721	000004		MOV	#4,(R1)+		;WITH .+2; IOT
1610	012056	022021			CMP	(R0)+,(R1)+		;ADD 2 TO R0 +R1
1611	012060	020127	001000		CMP	R1,#1000		
1612	012064	101771			BLOS	1\$;BR IF MORE TO FILL
1613	012066	013737	001306	001246	MOV	DMACTV,TEMP1		;STORE TEMPORALLY
1614	012074	006037	001246	2\$:	ROR	TEMP1		;BRING OUT A BIT
1615	012100	103063			BCC	5\$;BR IF ALL DONE
1616	012102	012704	000012		MOV	#12,R4		;R4 IS INDEX REGISTER
1617	012106	016437	012252	177776	MOV	BRLVL(R4),PS		;SET PS TO 7
1618	012114	011201			MOV	(R2),R1		
1619	012116	012761	000200	000004	MOV	#200,4(R1)		
1620	012124	012711	001000		MOV	#BIT9,(R1)		;SET ROMI
1621	012130	012761	121111	000006	MOV	#12111,6(R1)		;PUT INSTRUCTION IN PORT6
1622	012136	012711	001400		MOV	#BIT9:BIT8,(R1)		;FORCE AN INTERRUPT
1623	012142	105200		7\$:	INCB	RO		;STALL
1624	012144	001376			BNE	.-2		;FOR TIME TO INTERUPT
1625	012146	162704	000002		SUB	#2,R4		;GET NEXT LOWEST PS LEVEL
1626	012152	001404			BEQ	6\$;BR IF R4 = 0
1627	012154	016437	012252	177776	MOV	BRLVL(R4),PS		;MOVE NEXT LOWER LEVEL IN PS
1628	012162	000767			BR	7\$;BR TO DELAY
1629	012164	052762	005300	000002	6\$:	BIS	#5300,2(R2)	;NO INTERRUPT ASSUME 300 AT LEVEL 5 AND FIX DMC11
1630	012172	005011		3\$:	CLR	(R1)		;CLEAR ROMI
1631	012174	062702	000010		ADD	#10,R2		;POP SOFTWARE POINTER
1632	012200	000735			BR	2\$;KEEP GOING
1633	012202	051662	000002		4\$:	BIS	(SP),2(R2)	;GET VECTOR ADDRESS
1634	012206	042762	000007	000002	BIC	#7,2(R2)		;CLEAR JUNK
1635	012214	016405	012254		MOV	BRLVL+2(R4),R5		;GET BR LEVEL OF DMC11
1636	012220	006305			ASL	R5		;SHIFT LEVEL 4 PLACES
1637	012222	006305			ASL	R5		;TO THE LEFT FOR THE
1638	012224	006305			ASL	R5		;STATUS TABLE
1639	012226	006305			ASL	R5		
1640	012230	042705	170777		BIC	#170777,R5		;CLEAR UNWANTED BITS
1641	012234	050562	000002		BIS	R5,2(R2)		;PUT BR LEVEL IN STATUS TABLE
1642	012240	022626			CMP	(SP)+,(SP)+		;POP IOT JUNK OFF STACK
1643	012242	012716	012172		MOV	#3\$, (SP)		;SET FOR RETURN
1644	012246	000002			RTI			
1645	012250	000207		5\$:	RTS	PC		;ALL DONE WITH "AUTO SIZING"
1646								
1647	012252	000000			BRLVL:	0		;LEVEL 0
1648	012254	000000				0		;LEVEL 0
1649	012256	000200				200		;LEVEL 4
1650	012260	000240				240		;LEVEL 5
1651	012262	000300				300		;LEVEL 6
1652	012264	000340				340		;LEVEL 7
1653								
1654								
1655	012266	105777	166712		INTTY:	TSTB	@TKCSR	;WAIT FOR DONE
1656	012272	100375				BPL	.-4	
1657	012274	017703	166706			MOV	@TKDBR,R3	;PUT CHAR IN R3
1658	012300	105777	166704			TSTB	@TPCSR	;WAIT UNTIL PRINTER IS READY
1659	012304	100375				BPL	.-4	
1660	012306	010377	166700			MOV	R3,@TPDBR	;ECHO CHAR
1661	012312	042703	000240			BIC	#BIT7:BITS,R3	;MASK OFF LOWER CASE
1662	012316	000207				RTS	PC	;RETURN

02100

1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718

```

012320 012737 000001 001226
012326 012737 012374 001216
012334 005077 167044
012340 012702 000011
012344 104414
012346 021224
012350 016104 000004
012354 042704 000054
012360 012705 000020
012364 120504
012366 001401
012370 104002
012372 104400
012374 012737 000002 001226
012402 012737 012442 001216
012410 012702 000012
012414 104414
012416 021244
012420 016104 000004
012424 042704 000017
012430 005005
012432 120504
012434 001401
012436 104002
012440 104400
    
```

```

TST1:
1$:
TST2:
1$:
    
```

```

:***** TEST 1 *****
:*OUT CONTROL REGISTER READ/ONLY TEST
:*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
:*BITS ARE IN THE CORRECT STATE
:*****

: TEST 1
:-----
MOV #1,TSTNO
MOV #TST2,NEXT
CLR DMCSR
MOV #11,R2
ROMCLK
021004! <20*11>
MOV 4(R1),R4
BIC #54,R4
MOV #20,R5
CMPB R5,R4
BEQ 1$
HLT 2
SCOPE

;R1 CONTAINS BASE DMC11 ADDRESS
;CLEAR SEL0
;SAVE R2 FOR TYPEOUT
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4+LINE UNIT REG 11
;PUT "FOUND" IN R4
;CLEAR UNKNOWN BITS
;PUT "EXPECTED" IN R5
;IS OUT READY SET?
;BR IF YES
;ERROR IN LU 11
;SCOPE THIS TEST

:***** TEST 2 *****
:*IN CONTROL REGISTER READ/ONLY TEST
:*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
:*BITS ARE IN THE CORRECT STATE
:*****

: TEST 2
:-----
MOV #2,TSTNO
MOV #TST3,NEXT
MOV #12,R2
ROMCLK
021004! <20*12>
MOV 4(R1),R4
BIC #17,R4
CLR R5
CMPB R5,R4
BEQ 1$
HLT 2
SCOPE

;R1 CONTAINS BASE DMC11 ADDRESS
;SAVE R2 FOR TYPEOUT
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4+LINE UNIT REG 12
;PUT "FOUND" IN R4
;CLEAR UNKNOWN BITS
;PUT "EXPECTED" IN R5
;ARE ALL BITS CLEARED?
;BR IF YES
;ERROR IN LU 12
;SCOPE THIS TEST

:***** TEST 3 *****
:*MODEM CONTROL REGISTER READ/ONLY TEST
:*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
:*BITS ARE IN THE CORRECT STATE
:*****
    
```

```

1719
1720
1721
1722 012442 012737 000003 001226
1723 012450 012737 012514 001216
1724
1725 012456 104412
1726 012460 012702 000013
1727 012464 104414
1728 012466 021264
1729 012470 016104 000004
1730 012474 042704 000213
1731 012500 012705 000100
1732 012504 120504
1733 012506 001401
1734 012510 104002
1735 012512 104400
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746 012514 012737 000004 001226
1747 012522 012737 012616 001216
1748
1749 012530 104412
1750 012532 012702 000017
1751 012536 104414
1752 012540 021364
1753 012542 016104 000004
1754 012546 042704 000206
1755 012552 012705 000051
1756 012556 032737 020000 001366
1757 012564 001004
1758 012566 032737 040000 001366
1759 012574 001004
1760 012576 042704 000040
1761 012602 042705 000040
1762 012606
1763 012606 120504
1764 012610 001401
1765 012612 104002
1766 012614 104400
1767
1768
1769
1770
1771
1772
1773
1774

```

```

; TEST 3
-----
TST3: MOV #3,TSTNO
MOV #TST4,NEXT

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
MOV #13,R2 ;MASTER CLEAR DMC11
ROMCLK ;SAVE R2 FOR TYPEOUT
021004!<20*13> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
MOV 4(R1),R4 ;PORT4+LINE UNIT REG 13
BIC #213,R4 ;PUT "FOUND" IN R4
MOV #100,R5 ;CLEAR UNKNOWN BITS
CMPB R5,R4 ;PUT "EXPECTED" IN R5
BEQ 1$ ;ARE RING, DTR, AND MODEM READY SET?
HLT 2 ;BR IF YES
SCOPE 1$ ;ERROR IN LU 13
;SCOPE THIS TEST

;***** TEST 4 *****
;MAINTENANCE REGISTER READ/ONLY TEST
;DO A MASTER CLEAR. VERIFY THAT ALL READ/ONLY
;BITS ARE IN THE CORRECT STATE
;*****

; TEST 4
-----
TST4: MOV #4,TSTNO
MOV #TST5,NEXT

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
MOV #17,R2 ;MASTER CLEAR DMC11
ROMCLK ;SAVE R2 FOR TYPEOUT
021004!<20*17> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
MOV 4(R1),R4 ;PORT4+LINE UNIT REG 17
BIC #206,R4 ;PUT "FOUND" IN R4
MOV #51,R5 ;CLEAR UNKNOWN BITS
BIT #BIT13,STAT1 ;PUT "EXPECTED" IN R5
BNE 2$ ;IS LU AN M8202 OR M8201?
BIT #BIT14,STAT1 ;BR IF M8202
BNE 3$ ;CONNECTOR???
BIC #40,R4 ;BR IF M8201 WITH CONNECTOR
BIC #BITS,R5 ;MASK OFF SI BIT IF M8202 OR M8201, NO CONNECTOR
;SI BIT IS UNKNOWN

CMPB R5,R4 ;ARE SI AND ICIR SET?
BEQ 1$ ;BR IF YES
HLT 2 ;ERROR IN LU 17
SCOPE 1$ ;SCOPE THIS TEST

;***** TEST 5 *****
;LINE UNIT REGISTER WRITE/READ TEST
;SET BITS IN LU REGISTER 12, VERIFY IT IS SET
;CLEAR BITS IN LU REGISTER 12, VERIFY IT IS CLEAR
;*****

```

LINE UNIT WRITE/READ TESTS

```

1775                                     : TEST 5
1776                                     :-----
1777 012616 012737 000005 001226      TST5: MOV      #5,TSTNO
1778 012624 012737 012756 001216      MOV      #TST6,NEXT
1779 012632 012737 012646 001220      MOV      #1$,LOCK
1780                                     :R1 CONTAINS BASE DMC11 ADDRESS
1781 012640 104412                       MSTCLR   :MASTER CLEAR DMC11
1782 012642 012702 000012               MOV      #12,R2 :SAVE REGISTER ADDRESS FOR TYPEOUT
1783 012646 012761 000040 000004      1$: MOV      #40,4(R1) :LOAD PORT4
1784 012654 104414                       ROMCLK   :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1785 012656 122112                       122112  :SET BITS IN LU-12
1786 012660 104414                       ROMCLK   :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1787 012662 021245                       021245  :READ LU-12
1788 012664 012705 000040               MOV      #40,R5 :PUT "EXPECTED" IN R5
1789 012670 116104 000005               MOV      5(R1),R4 :PUT "FOUND" IN R4
1790 012674 042704 000337               BIC      #337,R4 :CLEAR UNWANTED BITS
1791 012700 120504                       CMPB     R5,R4 :IS BITS SET?
1792 012702 001401                       BEQ      2$ :BR IF YES
1793 012704 104003                       HLT      3 :ERROR, BIT 5 IS NOT SET
1794 012706 104401                       2$: SCOP1  :SCOPE SUBTEST (SW09=1)
1795 012710 012737 012716 001220      3$: MOV      #3$,LOCK :NEW SCOPE
1796 012716 005061 000004               CLR      4(R1) :LOAD PORT4
1797 012722 104414                       ROMCLK   :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1798 012724 122112                       122112  :CLEAR BIT 5 IN LU-12
1799 012726 104414                       ROMCLK   :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1800 012730 021245                       021245  :READ LU-12
1801 012732 005005                       CLR      R5 :PUT "EXPECTED" IN R5
1802 012734 116104 000005               MOV      5(R1),R4 :PUT "FOUND" IN R4
1803 012740 042704 000337               BIC      #337,R4 :CLEAR UNWANTED BITS
1804 012744 120504                       CMPB     R5,R4 :IS BITS CLEAR?
1805 012746 001401                       BEQ      4$ :BR IF YES
1806 012750 104003                       HLT      3 :ERROR, BITS IS NOT CLEAR
1807 012752 104401                       4$: SCOP1  :SCOPE SUBTEST (SW09=1)
1808 012754 104400                       SCOPE    :SCOPE THIS TEST
1809
1810
1811                                     :***** TEST 6 *****
1812                                     :*LINE UNIT REGISTER WRITE/READ TEST
1813                                     :*SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
1814                                     :*CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR
1815                                     :*****
1816
1817                                     : TEST 6
1818                                     :-----
1819 012756 012737 000006 001226      TST6: MOV      #6,TSTNO
1820 012764 012737 013116 001216      MOV      #TST7,NEXT
1821 012772 012737 013006 001220      MOV      #1$,LOCK
1822                                     :R1 CONTAINS BASE DMC11 ADDRESS
1823 013000 104412                       MSTCLR   :MASTER CLEAR DMC11
1824 013002 012702 000017               MOV      #17,R2 :SAVE REGISTER ADDRESS FOR TYPEOUT
1825 013006 012761 000001 000004      1$: MOV      #1,4(R1) :LOAD PORT4
1826 013014 104414                       ROMCLK   :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1827 013016 122117                       122117  :SET BIT1 IN LU-17
1828 013020 104414                       ROMCLK   :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1829 013022 021365                       021365  :READ LU-17
1830 013024 012705 000001               MOV      #1,R5 :PUT "EXPECTED" IN R5

```

LINE UNIT WRITE/READ TESTS

```

1831 013030 116104 000005      MOVB      5(R1),R4      ;PUT "FOUND" IN R4
1832 013034 042704 000376      BIC       #376,R4      ;CLEAR UNWANTED BITS
1833 013040 120504      CMPB      R5,R4      ;IS BIT1 SET?
1834 013042 001401      BEQ       2$,          ;BR IF YES
1835 013044 104003      HLT       3           ;ERROR, BIT 1 IS NOT SET
1836 013046 104401      SCOPI    ;SCOPE SUBTEST (SW09=1)
1837 013050 012737 013056 001220 2$:  MOV       #3$,LOCK    ;NEW SCOPI
1838 013056 005061 000004 3$:  CLR       4(R1)      ;LOAD PORT4
1839 013062 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1840 013064 122117      122117    ;CLEAR BIT 1 IN LU-17
1841 013066 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1842 013070 021365      021365    ;READ LU-17
1843 013072 005005      CLR       R5         ;PUT "EXPECTED" IN R5
1844 013074 116104 000005      MOVB      5(R1),R4    ;PUT "FOUND" IN R4
1845 013100 042704 000376      BIC       #376,R4    ;CLEAR UNWANTED BITS
1846 013104 120504      CMPB      R5,R4     ;IS BIT1 CLEAR?
1847 013106 001401      BEQ       4$,          ;BR IF YES
1848 013110 104003      HLT       3           ;ERROR, BIT1 IS NOT CLEAR
1849 013112 104401      SCOPI    ;SCOPE SUBTEST (SW09=1)
1850 013114 104400      SCOPE    ;SCOPE THIS TEST
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861 013116 012737 000007 001226  TST7:  MOV       #7,TSTNO
1862 013124 012737 013326 001216      MOV       #TST10,NEXT
1863 013132 012737 013152 001220      MOV       #64$,LOCK
1864
1865 013140 104412      MSTCLR   ;R1 CONTAINS BASE DMC11 ADDRESS
1866 013142 012702 000013      MOV       #13,R2     ;MASTER CLEAR DMC11
1867 013146 012700 000001      MOV       #1,RO      ;SAVE REGISTER ADDRESS FOR TYPEOUT
1868 013152      64$:   ;START WITH BIT 0
1869 013152 010061 000004      MOV       RO,4(R1)   ;PUT PATTERN INTO PORT4
1870 013156 042761 000257 000004      BIC       #257,4(R1) ;CLEAR UNWANTED BITS
1871 013164 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1872 013166 122113      122100!13 ;MOV DATA TO IBUS REGISTER 13
1873 013170 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1874 013172 021265      21005!<13*20> ;READ FROM IBUS REGISTER 13
1875 013174 010005      MOV       RO,R5      ;PUT EXPECTED IN R5
1876 013176 042705 000257      BIC       #257,R5    ;CLEAR UNWANTED BITS
1877 013202 116104 000005      MOVB      5(R1),R4    ;PUT "FOUND" INTO R4
1878 013206 042704 000257      BIC       #257,R4    ;CLEAR UNWANTED BITS
1879 013212 120504      CMPB      R5,R4     ;DATA CORRECT?
1880 013214 001401      BEQ       65$,       ;BR IF YES
1881 013216 104003      HLT       3           ;ERROR
1882 013220 104401      65$:   SCOPI    ;SW09=1?
1883 013222 000241      CLC      ;CLEAR CARRY
1884 013224 106100      ROLB     RO         ;SHIFT BIT IN RO
1885 013226 001351      BNE      64$,       ;IF RO=0 THEN DONE
1886 013230 012737 013244 001220      MOV       #67$,LOCK  ;NEW SCOPI

```

```

:***** TEST 7 *****
:*LINE UNIT REGISTER WRITE/READ TEST
:*FLOAT A 1 THROUGH LINE UNIT REGISTER 13
:*FLOAT A 0 THROUGH LINE UNIT REGISTER 13
:*****

```

: TEST 7

```

-----
TST7:  MOV       #7,TSTNO
        MOV       #TST10,NEXT
        MOV       #64$,LOCK

```

```

;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;SAVE REGISTER ADDRESS FOR TYPEOUT
;START WITH BIT 0

```

```

64$:   MOV       RO,4(R1)   ;PUT PATTERN INTO PORT4
        BIC       #257,4(R1) ;CLEAR UNWANTED BITS
        ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        122100!13 ;MOV DATA TO IBUS REGISTER 13
        ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        21005!<13*20> ;READ FROM IBUS REGISTER 13
        MOV       RO,R5      ;PUT EXPECTED IN R5
        BIC       #257,R5    ;CLEAR UNWANTED BITS
        MOVB      5(R1),R4    ;PUT "FOUND" INTO R4
        BIC       #257,R4    ;CLEAR UNWANTED BITS
        CMPB      R5,R4     ;DATA CORRECT?
        BEQ       65$,       ;BR IF YES
        HLT       3           ;ERROR
65$:   SCOPI    ;SW09=1?
        CLC      ;CLEAR CARRY
        ROLB     RO         ;SHIFT BIT IN RO
        BNE      64$,       ;IF RO=0 THEN DONE
        MOV       #67$,LOCK  ;NEW SCOPI

```

LINE UNIT WRITE/READ TESTS

```

1887 013236 012700 000001          MOV    #1,R0          ;START WITH BIT 0
1888 013242 005100          69$:  COM    R0          ;CHANGE TO FLOATING ZERO
1889 013244          67$:
1890 013244 010061 000004          MOV    R0,4(R1)      ;PUT PATTERN INTO PORT4
1891 013250 042761 000257 000004    BIC    #257,4(R1)    ;CLEAR UNWANTED BITS
1892 013256 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1893 013260 122113          122100!13          ;MOV DATA TO IBUS REGISTER 13
1894 013262 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1895 013264 021265          21005!<13*20>     ;READ FROM IBUS REGISTER 13
1896 013266 010005          MOV    R0,R5          ;PUT EXPECTED IN R5
1897 013270 042705 000257    BIC    #257,R5        ;CLEAR UNWANTED BITS
1898 013274 116104 000005    MOVB  5(R1),R4        ;PUT "FOUND" INTO R4
1899 013300 042704 000257    BIC    #257,R4        ;CLEAR UNWANTED BITS
1900 013304 120504          CMPB  R5,R4          ;DATA CORRECT?
1901 013306 001401          BEQ    68$           ;BR IF YES
1902 013310 104003          HLT    3              ;ERROR
1903 013312 104401          68$:  SCOP1          ;SW09=1?
1904 013314 005100          COM    R0              ;CHANGE TO FLOATING 1
1905 013316 000241          CLC                    ;CLEAR CARRY
1906 013320 106100          ROLB  R0              ;SHIFT BIT IN R0
1907 013322 001347          BNE    69$           ;IF R0=0 THEN DONE
1908 013324 104400          SCOPE          ;SCOPE THIS TEST
1909
1910
1911          ;***** TEST 10 *****
1912          ;*LINE UNIT REGISTER WRITE/READ TEST
1913          ;*FLOAT A 1 THROUGH LINE UNIT REGISTER 14
1914          ;*FLOAT A 0 THROUGH LINE UNIT REGISTER 14
1915          ;*****
1916
1917          : TEST 10
1918          :-----
1919 013326 012737 000010 001226    TST10: MOV    #10,TSTNO
1920 013334 012737 013502 001216    MOV    #TST11,NEXT
1921 013342 012737 013362 001220    MOV    #64$,LOCK
1922
1923 013350 104412          MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
1924 013352 012702 000014          MOV    #14,R2      ;MASTER CLEAR DMC11
1925 013356 012700 000001          MOV    #1,R0        ;SAVE REGISTER ADDRESS FOR TYPEOUT
1926 013362          64$:
1927 013362 010061 000004          MOV    R0,4(R1)    ;START WITH BIT 0
1928 013366 104414          ROMCLK          ;PUT PATTERN INTO PORT4
1929 013370 122114          122100!14          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1930 013372 104414          ROMCLK          ;MOV DATA TO IBUS REGISTER 14
1931 013374 021305          21005!<14*20>     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1932 013376 010005          MOV    R0,R5        ;READ FROM IBUS REGISTER 14
1933 013400 116104 000005    MOVB  5(R1),R4        ;PUT EXPECTED IN R5
1934 013404 120504          CMPB  R5,R4        ;PUT "FOUND" INTO R4
1935 013406 001401          BEQ    65$           ;DATA CORRECT?
1936 013410 104003          HLT    3              ;BR IF YES
1937 013412 104401          65$:  SCOP1          ;ERROR
1938 013414 000241          CLC                    ;SW09=1?
1939 013416 106100          ROLB  R0              ;CLEAR CARRY
1940 013420 001360          BNE    64$           ;SHIFT BIT IN R0
1941 013422 012737 013436 001220    MOV    #67$,LOCK    ;IF R0=0 THEN DONE
1942 013430 012700 000001          MOV    #1,R0        ;NEW SCOP1
                          ;START WITH BIT 0

```

LINE UNIT WRITE/READ TESTS

```

1943 013434 005100          69$: COM      RO          ;CHANGE TO FLOATING ZERO
1944 013436                67$:
1945 013436 010061 000004  MOV      RO,4(R1)      ;PUT PATTERN INTO PORT4
1946 013442 104414        ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1947 013444 122114        122100!14  ;MOV DATA TO IBUS REGISTER 14
1948 013446 104414        ROMCLK      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1949 013450 021305        21005!<14*20> ;READ FROM IBUS REGISTER 14
1950 013452 010005        MOV      RO,R5        ;PUT EXPECTED IN R5
1951 013454 116104 000005  MOVVB   5(R1),R4      ;PUT "FOUND" INTO R4
1952 013460 120504        CMPB    R5,R4        ;DATA CORRECT?
1953 013462 001401        BEQ     68$          ;BR IF YES
1954 013464 104003        HLT     3            ;ERROR
1955 013466 104401          68$: SCOP1      ;SW09=1?
1956 013470 005100        COM      RO          ;CHANGE TO FLOATING 1
1957 013472 000241        CLC
1958 013474 106100        ROLB   RO           ;CLEAR CARRY
1959 013476 001356        BNE    69$          ;SHIFT BIT IN RO
1960 013500 104400        SCOPE   ;IF RO=0 THEN DONE
                                ;SCOPE THIS TEST

```

```

:***** TEST 11 *****
:*SWITCH PAC TEST
:*THIS TEST READS SWITCH PAC#1
:*THIS SWITCH PAC CONTAINS THE DDCMP LINE #
:*****

```

: TEST 11

```

1971 013502 012737 000011 001226  TST11: MOV     #11,TSTNO
1972 013510 012737 013544 001216  MOV     #TST12,NEXT
1973
1974 013516 104412        MSTCLR   ;R1 CONTAINS BASE DMC11 ADDRESS
1975 013520 104414        ROMCLK  ;MASTER CLEAR DMC11
1976 013522 021324        021324  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1977 013524 016104 000004  MOV     4(R1),R4      ;PORT4+LUI5
1978 013530 113705 001370  MOVVB  STAT2,R5      ;PUT "FOUND" IN R4
1979 013534 120504        CMPB    R5,R4        ;PUT "EXPECTED" IN R5
1980 013536 001401        BEQ     1$          ;SW OK?
1981 013540 104031        HLT     31          ;BR IF YES
1982 013542 104400          1$: SCOPE   ;ERROR, SWITCH PAC READ ERROR
                                ;SCOPE THIS TEST

```

```

:***** TEST 12 *****
:*SWITCH PAC TEST
:*THIS TEST READS SWITCH PAC#2
:*THIS SWITCH PAC CONTAINS THE BM873 BOOT ADD
:*****

```

: TEST 12

```

1993 013544 012737 000012 001226  TST12: MOV     #12,TSTNO
1994 013552 012737 013606 001216  MOV     #TST13,NEXT
1995
1996 013560 104412        MSTCLR   ;R1 CONTAINS BASE DMC11 ADDRESS
1997 013562 104414        ROMCLK  ;MASTER CLEAR DMC11
1998 013564 021344        021344  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
                                ;PORT4+LUI6

```

LINE UNIT WRITE/READ TESTS

1999 013566 016104 000004
2000 013572 113705 001371
2001 013576 120504
2002 013600 001401
2003 013602 104031
2004 013604 104400

1\$:

MOV 4(R1),R4 ;PUT "FOUND" IN R4
MOVSB STAT2+1,R5 ;PUT "EXPECTED" IN R5
CMPB R5,R4 ;SW OK?
BEQ 1\$;BR IF YES
HLT 31 ;ERROR, SWITCH PAC READ ERROR
SCOPE ;SCOPE THIS TEST

***** TEST 13 *****
*LINE UNIT CLOCK TEST
*THIS TEST VERIFYS THAT THE LU INTERNAL CLOCK
*(BIT 1 IN LU-17) IS WORKING

TEST 13

2015 013606 012737 000013 001226
2016 013614 012737 013706 001216
2017
2018 013622 104412
2019 013624 005037 001416
2020 013630
2021 013630 104414
2022 013632 021364
2023 013634 032761 000002 000004
2024 013642 001004
2025 013644 005237 001416
2026 013650 001367
2027 013652 104004
2028 013654 005037 001416
2029 013660
2030 013660 104414
2031 013662 021364
2032 013664 032761 000002 000004
2033 013672 001404
2034 013674 005237 001416
2035 013700 001367
2036 013702 104004
2037 013704 104400

TST13:

1\$:

2\$:

3\$:

4\$:

MOV #13,TSTNO
MOV #TST14,NEXT
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR TEMP ;MASTER CLEAR DMC11
;PREPARE FOR DELAY
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021364 ;PORT4+LU-17
BIT #2,4(R1) ;IS CLOCK BIT SET?
BNE 2\$;BR IF YES
INC TEMP ;DELAY
BNE 1\$;DELAY FINISHED?
HLT 4 ;ERROR BIT IS STUCK CLEAR
CLR TEMP ;PREPARE FOR DELAY
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021364 ;PORT4+LU-17
BIT #2,4(R1) ;IS CLOCK BIT CLEAR?
BEQ 4\$;BR IF YES
INC TEMP ;DELAY
BNE 3\$;BR IF DELAY NOT DONE
HLT 4 ;ERROR BIT IS STUCK SET
SCOPE

***** TEST 14 *****
*OUT DATA SILO TEST
*SET SOM AND LOAD OUT DATA SILO
*VERIFY THAT OCOR SET, INDICATING THAT THE
*CHARACTER IS AT THE BOTTOM OF THE OUT SILO

TEST 14

2049 013706 012737 000014 001226
2050 013714 012737 014022 001216
2051
2052 013722 104412
2053 013724 005061 000004
2054 013730 104414

TST14:

MOV #14,TSTNO
MOV #TST15,NEXT
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 4(R1) ;MASTER CLEAR DMC11
;CLEAR PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

2055	013732	122117			122117			:PUT LINE UNIT IN BITSTUFF MODE
2056	013734	004737	033374		JSR	PC,CLRIO		:DO THIS AFTER MODE IS SET
2057	013740	012711	004000		MOV	#BIT11,(R1)		:SET LINE UNIT LOOP
2058	013744	012761	000001	000004	MOV	#1,4(R1)		:LOAD PORT4 WITH BITS
2059	013752	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2060	013754	122111			122111			:SET SOM
2061	013756	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2062	013760	122110			122110			:LOAD OUT DATA SILO
2063	013762	104416	000002		ER,	2		:WAIT FOR OCOR
2064	013766	012702	000017		MOV	#17,R2		:SAVE ADDRESS FOR TYPEOUT
2065	013772	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2066	013774	021364			021364			:PORT4+LU 17
2067	013776	016104	000004		MOV	4(R1),R4		:PUT "FOUND" IN R4
2068	014002	042704	000357		BIC	#357,R4		:CLEAR UNWANTED BITS
2069	014006	012705	000020		MOV	#20,R5		:PUT "EXPECTED" IN R5
2070	014012	120504			CMPB	R5,R4		:IS OCOR SET?
2071	014014	001401			BEQ	1\$:BR IF YES
2072	014016	104005			HLT	5		
2073	014020							
2074	014020	104400		1\$:	SCOPE			:SCOPE THIS TEST
2075								
2076								
2077								
2078								
2079								
2080								
2081								
2082								
2083								
2084								
2085								
2086	014022	012737	000015	001226	TST15:	MOV	#15,TSTNO	
2087	014030	012737	014174	001216		MOV	#TST16,NEXT	
2088								
2089	014036	104412			MSTCLR			:R1 CONTAINS BASE DMC11 ADDRESS
2090	014040	005061	000004		CLR	4(R1)		:MASTER CLEAR DMC11
2091	014044	104414			ROMCLK			:CLEAR PORT4
2092	014046	122117			122117			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2093	014050	004737	033374		JSR	PC,CLRIO		:PUT LINE UNIT IN BITSTUFF MODE
2094	014054	012711	004000		MOV	#BIT11,(R1)		:DO THIS AFTER MODE IS SET
2095	014060	012761	000001	000004	MOV	#1,4(R1)		:SET LINE UNIT LOOP
2096	014066	104414			ROMCLK			:LOAD PORT4 WITH BITS
2097	014070	122111			122111			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2098	014072	104414			ROMCLK			:SET SOM
2099	014074	122110			122110			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2100	014076	004737	032044		JSR	PC,OCOR		:LOAD OUT DATA SILO
2101	014102	104415	000002		DATACLK,	#11,R2	2	:WAIT FOR OCOR
2102	014106	012702	000011		MOV			:CLOCK DATA FOUR TIMES
2103	014112	104414			ROMCLK			:SAVE ADDRESS FOR TYPEOUT
2104	014114	021224			021224			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2105	014116	016104	000004		MOV	4(R1),R4		:PORT4+LU 11
2106	014122	042704	000257		BIC	#257,R4		:PUT "FOUND" IN R4
2107	014126	012705	000120		MOV	#120,R5		:CLEAR UNWANTED BITS
2108	014132	120504			CMPB	R5,R4		:PUT "EXPECTED" IN R5
2109	014134	001401			BEQ	1\$:IS ACTIVE SET?
2110	014136	104005			HLT	5		:BR IF YES

```

:***** TEST 15 *****
:*BITSTUFF TEST OF RTS AND OUT ACTIVE
:*SET SOM AND LOAD OUT DATA SILO
:*SINGLE STEP 2 DATA CLOCKS, VERIFY
:*THAT RTS AND ACTIVE ARE SET
:*****

```

```

: TEST 15
:-----

```

```

TST15: MOV #15,TSTNO
MOV #TST16,NEXT

MSTCLR
CLR 4(R1)
ROMCLK
122117
JSR PC,CLRIO
MOV #BIT11,(R1)
MOV #1,4(R1)
ROMCLK
122111
ROMCLK
122110
JSR PC,OCOR
DATACLK, #11,R2 2
MOV
ROMCLK
021224
MOV 4(R1),R4
BIC #257,R4
MOV #120,R5
CMPB R5,R4
BEQ 1$
HLT 5

:R1 CONTAINS BASE DMC11 ADDRESS
:MASTER CLEAR DMC11
:CLEAR PORT4
:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
:PUT LINE UNIT IN BITSTUFF MODE
:DO THIS AFTER MODE IS SET
:SET LINE UNIT LOOP
:LOAD PORT4 WITH BITS
:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
:SET SOM
:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
:LOAD OUT DATA SILO
:WAIT FOR OCOR
:CLOCK DATA FOUR TIMES
:SAVE ADDRESS FOR TYPEOUT
:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
:PORT4+LU 11
:PUT "FOUND" IN R4
:CLEAR UNWANTED BITS
:PUT "EXPECTED" IN R5
:IS ACTIVE SET?
:BR IF YES

```

```

2111 014140
2112 014140 012702 000013
2113 014144 104414
2114 014146 021264
2115 014150 016104 000004
2116 014154 042704 000337
2117 014160 012705 000040
2118 014164 120504
2119 014166 001401
2120 014170 104005
2121 014172
2122 014172 104400
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134 014174 012737 000016 001226
2135 014202 012737 014406 001216
2136
2137 014210 104412
2138 014212 005061 000004
2139 014216 104414
2140 014220 122117
2141 014222 004737 033374
2142 014226 012711 004000
2143 014232 012761 000001 000004
2144 014240 104414
2145 014242 122111
2146 014244 104414
2147 014246 122110
2148 014250 004737 032044
2149 014254 104415 000002
2150 014260 012761 000200 000004
2151 014266 104414
2152 014270 122111
2153 014272 104415 000001
2154 014276 012702 000017
2155 014302 104414
2156 014304 021364
2157 014306 016104 000004
2158 014312 042704 000357
2159 014316 005005
2160 014320 120504
2161 014322 001401
2162 014324 104005
2163 014326
2164 014326 012702 000013
2165 014332 104414
2166 014334 021264

```

```

1$: MOV #13,R2 ;SAVE ADDRESS FOR TYPEOUT
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021264 ;PORT4+LU 13
MOV 4(R1),R4 ;PUT EXPECTED IN R4
BIC #337,R4 ;CLEAR UNWANTED BITS
MOV #BIT5,R5 ;PUT "EXPECTED" IN R5, RTS SHOULD BE SET
CMPB R5,R4 ;IS RTS OK?
BEQ 2$ ;BR IF YES
HLT 5 ;RTS ERROR

2$: SCOPE ;SCOPE THIS TEST

```

```

:***** TEST 16 *****
: *TEST OF OUT CLEAR
: *SET SOM AND LOAD OUT DATA SILO
: *SINGLE STEP DATA CLOCK, SET OUT CLEAR
: *VERIFY THAT OCOR, RTS, AND ACTIVE ARE CLEARED
:*****

```

```

: TEST 16
:-----

```

```

TST16: MOV #16,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
MOV #TST17,NEXT ;MASTER CLEAR DMC11
MSTCLR ;CLEAR PORT4
CLR 4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;PUT LINE UNIT IN BITSTUFF MODE
122117 ;DO THIS AFTER MODE IS SET
JSR PC,CLRIO ;SET LINE UNIT LOOP
MOV #BIT11,(R1) ;LOAD PORT4 WITH BIT0
MOV #1,4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;SET SOM
122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;LOAD OUT DATA SILO
122110 ;WAIT FOR OCOR
JSR PC,OCOR ;CLOCK DATA FOUR TIMES
DATACLK, 2 ;SET BIT7 IN PORT4
MOV #BIT7,4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;SET OUT CLEAR
122111 ;GIVE A TICK TO CLEAR RTS
DATACLK, 1 ;SAVE ADDRESS FOR TYPEOUT
MOV #17,R2 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;PORT4+LU 17
021364 ;PUT "FOUND" IN R4
MOV 4(R1),R4 ;CLEAR UNWANTED BITS
BIC #357,R4 ;PUT "EXPECTED" IN R5
CLR R5 ;IS OCOR CLEARED?
CMPB R5,R4 ;BR IF YES
BEQ 1$
HLT 5

```

```

1$: MOV #13,R2 ;SAVE ADDRESS FOR TYPEOUT
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021264 ;PORT4+LU 13

```

2167	014336	016104	000004	MOV	4(R1),R4	;PUT EXPECTED IN R4
2168	014342	042704	000337	BIC	#337,R4	;CLEAR UNWANTED BITS
2169	014346	005005		CLR	R5	;PUT "EXPECTED" IN R5, RTS SHOULD BE CLEARED
2170	014350	120504		CMPB	R5,R4	;IS RTS OK?
2171	014352	001401		BEQ	2\$;BR IF YES
2172	014354	104005		HLT	5	;RTS ERROR
2173	014356					
2174	014356	012702	000011	2\$:	MOV	#11,R2 ;SAVE ADDRESS FOR TYPEOUT
2175	014362	104414		ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2176	014364	021224				;PORT4+LUI1
2177	014366	016104	000004	MOV	4(R1),R4	;PUT "FOUND" IN R4
2178	014372	012705	000020	MOV	#BIT4,R5	;ONLY OUT READY SHOULD BE SET
2179	014376	120504		CMPB	R5,R4	;IS ACTIVE CLEAR?
2180	014400	001401		BEQ	3\$;BR IF YES
2181	014402	104005		HLT	5	;ERROR ACTIVE NOT CLEARED
2182	014404					
2183	014404	104400		3\$:	SCOPE	;SCOPE THIS TEST
2184						
2185						

```

***** TEST 17 *****
;BITSTUFF TRANSMITTER TEST
;SINGLE CLOCK THE CHARACTER 0
;CHECK FLAG AND DATA IN THE BIT WINDOW
;VERIFY EACH BIT POSITION AS IT
;PASSES THE BIT WINDOW (SI BIT)
;ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
*****

```

TEST 17

2196						
2197	014406	012737	000017	001226	TST17:	MOV #17,TSTNO
2198	014414	012737	014670	001216		MOV #TST20,NEXT
2199						
2200	014422	104412			MSTCLR	;R1 CONTAINS BASE DMC11 ADDRESS
2201	014424	005061	000004		CLR 4(R1)	;MASTER CLEAR DMC11
2202	014430	104414			ROMCLK	;CLEAR PORT4
2203	014432	122117			122117	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2204	014434	004737	033374		JSR PC,CLRIO	;PUT LINE UNIT IN BITSTUFF MODE
2205	014440	005037	033612		CLR BITCON	;DO THIS AFTER MODE IS SET
2206	014444	012711	004000		MOV #BIT11,(R1)	;CONSECUTIVE 1'S COUNTER INIT TO 0
2207	014450	004737	032176		JSR PC,OUTRDY	;SET LINE UNIT LOOP
2208	014454	012761	000001	000004	MOV #1,4(R1)	;WAIT FOR OUT-READY
2209	014462	104414			ROMCLK	;SET BIT0 IN PORT4
2210	014464	122111			122111	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2211	014466	104414			ROMCLK	;SET SOM!
2212	014470	122110			122110	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2213	014472	012705	000000		MOV #0,R5	;LOAD GARBAGE CHAR
2214	014476	004737	032176		JSR PC,OUTRDY	;LOAD CHARACTER IN R5 FOR TYPEOUT
2215	014502	010561	000004		MOV R5,4(R1)	;WAIT FOR OUT-READY
2216	014506	104414			ROMCLK	;LOAD PORT4 WITH CHARACTER
2217	014510	122110			122110	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2218	014512	004737	032044		JSR PC,OCOR	;LOAD OUT DATA
2219	014516	005003			CLR R3	;WAIT FOR OCOR TO SET
2220	014520	010502			MOV R5,R2	;CLEAR BIT COUNTER
2221	014522	104415	000002		DATACLK,	;LOAD CHARACTER IN R2
2222	014526	012737	000176	001252	MOV #1B<01111110>,TEMP3	;2 TICKS TO SET UP TRANSMITTER
						;PUT FLAG CHARACTER IN TEMP3

```

2223 014534 104415 000001      64$: DATACLK,      1      ;CLOCK FLAG ONCE
2224 014540 106037 001252      RORB      TEMP3      ;SHIFT SOFT FLAG
2225 014544 103405      BCS      65$      ;BR IF BIT IS MARK
2226 014546 004737 032012      JSR      PC,GETSI    ;LOOK AT BIT WINDOW
2227 014552 103006      BCC      66$      ;BR IF OK
2228 014554 104026      HLT      26      ;ERROR IN FLAG CHAR
2229 014556 000404      BR      66$
2230 014560 004737 032012      65$: JSR      PC,GETSI    ;LOOK AT BIT WINDOW
2231 014564 103401      BCS      66$      ;BR IF OK
2232 014566 104026      HLT      26      ;ERROR IN FLAG CHAR
2233 014570 005203      66$: INC      R3      ;INC BIT COUNT
2234 014572 022703 000010      CMP      #10,R3     ;FLAG DONE YET?
2235 014576 001356      BNE      64$      ;BR IF NO
2236 014600 005003      CLR      R3      ;CLEAR BIT COUNT
2237 014602 104415 000001      1$: DATACLK,      1      ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2238 014606 106002      RORB      R2      ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2239 014610 103005      BCC      2$      ;BR IF CARRY CLEAR
2240 014612 004737 032012      JSR      PC,GETSI    ;GET THE WINDOW
2241 014616 103406      BCS      3$      ;BR IF BIT IS A MARK
2242 014620 104006      HLT      6      ;ERROR BIT WAS A SPACE
2243 014622 000404      BR      3$      ;CONTINE WITH TEST
2244 014624 004737 032012      2$: JSR      PC,GETSI    ;GET THE WINDOW
2245 014630 103001      BCC      3$      ;BR IF BIT IS A SPACE
2246 014632 104006      HLT      6      ;ERROR BIT WAS A MARK
2247 014634      3$:
2248 014634 005203      INC      R3      ;NEXT BIT
2249 014636 022703 000010      CMP      #10,R3     ;DONE YET?
2250 014642 001357      BNE      1$      ;BR IF NO
2251 014644 104415 000014      DATACLK,      14     ;CLOCK TRANSMITTER 14 MORE TICKS
2252 014650 104414      ROMCLK     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2253 014652 021264      021264     ;PORT4+LU-13
2254 014654 032761 000040 000004      BIT      #BITS,4(R1) ;RTS SHOULD BE CLEAR NOW
2255 014662 001401      BEQ      4$      ;BR IF YES
2256 014664 104034      HLT      34     ;ERROR, RTS NOT CLEAR
2257 014666 104400      4$: SCOPE      ;SCOPE THIS TEST

```

```

2258
2259
2260 ;***** TEST 20 *****
2261 ;*BITSTUFF TRANSMITTER TEST
2262 ;*SINGLE CLOCK THE CHARACTER 125
2263 ;*CHECK FLAG AND DATA IN THE BIT WINDOW
2264 ;*VERIFY EACH BIT POSITION AS IT
2265 ;*PASSES THE BIT WINDOW (SI BIT)
2266 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2267 ;*****
2268
2269

```

```

2270 ; TEST 20
2271 014670 012737 000020 001226      TST20: MOV      #20,TSTNO
2272 014676 012737 015152 001216      MOV      #TST21,NEXT
2273
2274 014704 104412      MSTCLR     ;R1 CONTAINS BASE DMC11 ADDRESS
2275 014706 005061 000004      CLR      4(R1)    ;MASTER CLEAR DMC11
2276 014712 104414      ROMCLK     ;CLEAR PORT4
2277 014714 122117      122117     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2278 014716 004737 033374      JSR      PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
                        ;DO THIS AFTER MODE IS SET

```

```

2279 014722 005037 033612 CLR BITCON ;CONSECUTIVE 1'S COUNTER INIT TO 0
2280 014726 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
2281 014732 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2282 014736 012761 000001 000004 MOV #1,4(R1) ;SET BIT0 IN PORT4
2283 014744 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2284 014746 122111 122111 ;SET SOM!
2285 014750 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2286 014752 122110 122110 ;LOAD GARBAGE CHAR
2287 014754 012705 000125 MOV #125,R5 ;LOAD CHARACTER IN R5 FOR TIMEOUT
2288 014760 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2289 014764 010561 000004 MOV R5,4(R1) ;LOAD PORT4 WITH CHARACTER
2290 014770 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2291 014772 122110 122110 ;LOAD OUT DATA
2292 014774 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR TO SET
2293 015000 005003 CLR R3 ;CLEAR BIT COUNTER
2294 015002 010502 MOV R5,R2 ;LOAD CHARACTER IN R2
2295 015004 104415 000002 DATACLK, 2 ;2 TICKS TO SET UP TRANSMITTER
2296 015010 012737 000176 001252 MOV #1B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
2297 015016 104415 000001 64$: DATACLK, 1 ;CLOCK FLAG ONCE
2298 015022 106037 001252 RORB TEMP3 ;SHIFT SOFT FLAG
2299 015026 103405 BCS 65$ ;BR IF BIT IS MARK
2300 015030 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
2301 015034 103006 BCC 66$ ;BR IF OK
2302 015036 104026 HLT 26 ;ERROR IN FLAG CHAR
2303 015040 000404 BR 66$
2304 015042 004737 032012 65$: JSR PC,GETSI ;LOOK AT BIT WINDOW
2305 015046 103401 BCS 66$ ;BR IF OK
2306 015050 104026 HLT 26 ;ERROR IN FLAG CHAR
2307 015052 005203 66$: INC R3 ;INC BIT COUNT
2308 015054 022703 000010 CMP #10,R3 ;FLAG DONE YET?
2309 015060 001356 BNE 64$ ;BR IF NO
2310 015062 005003 CLR R3 ;CLEAR BIT COUNT
2311 015064 104415 000001 1$: DATACLK, 1 ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2312 015070 106002 RORB R2 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2313 015072 103005 BCC 2$ ;BR IF CARRY CLEAR
2314 015074 004737 032012 JSR PC,GETSI ;GET THE WINDOW
2315 015100 103406 BCS 3$ ;BR IF BIT IS A MARK
2316 015102 104006 HLT 6 ;ERROR BIT WAS A SPACE
2317 015104 000404 BR 3$ ;CONTINUE WITH TEST
2318 015106 004737 032012 2$: JSR PC,GETSI ;GET THE WINDOW
2319 015112 103001 BCC 3$ ;BR IF BIT IS A SPACE
2320 015114 104006 HLT 6 ;ERROR BIT WAS A MARK
2321 015116 3$:
2322 015116 005203 INC R3 ;NEXT BIT
2323 015120 022703 000010 CMP #10,R3 ;DONE YET?
2324 015124 001357 BNE 1$ ;BR IF NO
2325 015126 104415 000014 DATACLK, 14 ;CLOCK TRANSMITTER 14 MORE TICKS
2326 015132 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2327 015134 021264 021264 ;PORT4←LU-13
2328 015136 032761 000040 000004 BIT #BITS,4(R1) ;RTS SHOULD BE CLEAR NOW
2329 015144 001401 BEQ 4$ ;BR IF YES
2330 015146 104034 HLT 34 ;ERROR, RTS NOT CLEAR
2331 015150 104400 4$: SCOPE ;SCOPE THIS TEST
2332
2333
2334

```

***** TEST 21 *****

```

2335 ;*BITSTUFF TRANSMITTER TEST
2336 ;*SINGLE CLOCK THE CHARACTER 252
2337 ;*CHECK FLAG AND DATA IN THE BIT WINDOW
2338 ;*VERIFY EACH BIT POSITION AS IT
2339 ;*PASSES THE BIT WINDOW (SI BIT)
2340 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2341 ;*****
2342
2343 ; TEST 21
2344 -----
2345 015152 012737 000021 001226 TST21: MOV #21,TSTNO
2346 015160 012737 015434 001216 MOV #TST22,NEXT
2347
2348 015166 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2349 015170 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
2350 015174 104414 ROMCLK ;CLEAR PORT4
2351 015176 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2352 015200 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
2353 015204 005037 033612 CLR BITCON ;DO THIS AFTER MODE IS SET
2354 015210 012711 004000 MOV #BIT11,(R1) ;CONSECUTIVE 1'S COUNTER INIT TO 0
2355 015214 004737 032176 JSR PC,OUTRDY ;SET LINE UNIT LOOP
2356 015220 012761 000001 000004 MOV #1,4(R1) ;WAIT FOR OUT-READY
2357 015226 104414 ROMCLK ;SET BIT0 IN PORT4
2358 015230 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2359 015232 104414 ROMCLK ;SET SOM!
2360 015234 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2361 015236 012705 000252 MOV #252,R5 ;LOAD CHARACTER IN R5 FOR TYPEOUT
2362 015242 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2363 015246 010561 000004 MOV R5,4(R1) ;LOAD PORT4 WITH CHARACTER
2364 015252 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2365 015254 122110 122110 ;LOAD OUT DATA
2366 015256 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR TO SET
2367 015262 005003 CLR R3 ;CLEAR BIT COUNTER
2368 015264 010502 MOV R5,R2 ;LOAD CHARACTER IN R2
2369 015266 104415 000002 DATACLK, 2 ;2 TICKS TO SET UP TRANSMITTER
2370 015272 012737 000176 001252 MOV #1B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
2371 015300 104415 000001 64$: DATACLK, 1 ;CLOCK FLAG ONCE
2372 015304 106037 001252 RORB TEMP3 ;SHIFT SOFT FLAG
2373 015310 103405 BCS 65$ ;BR IF BIT IS MARK
2374 015312 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
2375 015316 103006 BCC 66$ ;BR IF OK
2376 015320 104026 HLT 26 ;ERROR IN FLAG CHAR
2377 015322 000404 BR 66$
2378 015324 004737 032012 65$: JSR PC,GETSI ;LOOK AT BIT WINDOW
2379 015330 103401 BCS 66$ ;BR IF OK
2380 015332 104026 HLT 26 ;ERROR IN FLAG CHAR
2381 015334 005203 66$: INC R3 ;INC BIT COUNT
2382 015336 022703 000010 CMP #10,R3 ;FLAG DONE YET?
2383 015342 001356 BNE 64$ ;BR IF NO
2384 015344 005003 CLR R3 ;CLEAR BIT COUNT
2385 015346 104415 000001 1$: DATACLK, 1 ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2386 015352 106002 RORB R2 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2387 015354 103005 BCC 2$ ;BR IF CARRY CLEAR
2388 015356 004737 032012 JSR PC,GETSI ;GET THE WINDOW
2389 015362 103406 BCS 3$ ;BR IF BIT IS A MARK
2390 015364 104006 HLT 6 ;ERROR BIT WAS A SPACE

```

```

2391 015366 000404          BR      3$      ;CONTINE WITH TEST
2392 015370 004737 032012 2$:  JSR      PC,GETSI ;GET THE WINDOW
2393 015374 103001          BCC     3$      ;BR IF BIT IS A SPACE
2394 015376 104006          HLT     6        ;ERROR BIT WAS A MARK
2395 015400          3$:  INC      R3      ;NEXT BIT
2396 015400 005203          CMP     #10,R3 ;DONE YET?
2397 015402 022703 000010          BNE     1$      ;BR IF NO
2398 015406 001357          DATACLK, 14    ;CLOCK TRANSMITTER 14 MORE TICKS
2399 015410 104415 000014          ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2400 015414 104414          021264 ;PORT4+LU-13
2401 015416 021264          BIT     #BITS,4(R1) ;RTS SHOULD BE CLEAR NOW
2402 015420 032761 000040 000004 BEQ     4$      ;BR IF YES
2403 015426 001401          HLT     34     ;ERROR, RTS NOT CLEAR
2404 015430 104034          4$:  SCOPE ;SCOPE THIS TEST
2405 015432 104400
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415

```

```

:***** TEST 22 *****
:*BIT STUFF TEST
:*THIS TEST CHECKS ZERO BIT STUFFING OF
:* THE TRANSMITTER IN THE BIT WINDOW
:*****

```

: TEST 22

```

2416 015434 012737 000022 001226 TST22: MOV     #22,TSTNO
2417 015442 012737 015744 001216      MOV     #TST23,NEXT
2418
2419 015450 104412          MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2420 015452 005061 000004          CLR     4(R1) ;MASTER CLEAR DMC11
2421 015456 104414          ROMCLK ;CLEAR PORT4
2422 015460 122117          122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2423 015462 004737 033374          JSR     PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
2424 015466 012711 004000          MOV     #BIT11,(R1) ;DO THIS AFTER MODE IS SET
2425 015472 004737 032176          JSR     PC,OUTRDY ;SET LU LOOP
2426 015476 012761 000001 000004          MOV     #1,4(R1) ;WAIT FOR OUT-READY
2427 015504 104414          ROMCLK ;SET BIT0 IN PORT4
2428 015506 122111          122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2429 015510 104414          ROMCLK ;SET SOM!
2430 015512 122110          122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2431 015514 004537 033332          JSR     R5,MESLD ;LOAD GARBAGE CHAR
2432 015520 033640          STUFDT ;LOAD OUT SILO DATA
2433 015522 000024          20. ;MESSAGE ADDRESS
2434 015524 012704 033640          MOV     #STUFDT,R4 ;NUMBER OF CHARACTERS
2435 015530 005003          CLR     R3      ;R4=CHARACTER POINTER
2436 015532 012700 000006          MOV     #6,R0   ;R3= BIT COUNTER
2437 015536 104415 000002          DATACLK, 2    ;BIT COUNTER FOR FLAG CHARACTER
2438 015542 012737 000176 001252          MOV     #1B<01111110>,TEMP3 ;SET UP TRANSMITTER
2439 015550 104415 000001          64$: DATACLK, 1 ;PUT FLAG CHARACTER IN TEMP3
2440 015554 106037 001252          RORB   TEMP3   ;CLOCK FLAG ONCE
2441 015560 103405          BCS    65$     ;SHIFT SOFT FLAG
2442 015562 004737 032012          JSR     PC,GETSI ;BR IF BIT IS MARK
2443 015566 103006          BCC    66$     ;LOOK AT BIT WINDOW
2444 015570 104026          HLT    26     ;BR IF OK
2445 015572 000404          BR     66$     ;ERROR IN FLAG CHAR
2446 015574 004737 032012          65$: JSR     PC,GETSI ;LOOK AT BIT WINDOW

```

2447	015600	103401			BCS	66\$:BR IF OK
2448	015602	104026			HLT	26	:ERROR IN FLAG CHAR
2449	015604	005203			INC	R3	:INC BIT COUNT
2450	015606	022703	000010		CMP	#10,R3	:FLAG DONE YET?
2451	015612	001356			BNE	64\$:BR IF NO
2452	015614	005003			CLR	R3	:CLEAR BIT COUNT
2453	015616	012700	000024		MOV	#20,R0	:R0=CHARACTER COUNTER
2454	015622	005037	033612		CLR	BITCON	:CLEAR BIT STUFF COUNTER
2455	015626	112405			MOV	(R4)+,R5	:LOAD CHARACTER IN R5
2456	015630	010502			MOV	R5,R2	:LOAD CHARACTER IN R2
2457	015632	104415	000001		DATACLK,	1	:SHIFT DTAT ONCE
2458	015636	106002			RORB	R2	:SHIFT SOFT DATA
2459	015640	103407			BCS	5\$:BR IF CARRY SET
2460	015642	005037	033612		CLR	BITCON	:CLEAR BIT STUFF COUNTER
2461	015646	004737	032012		JSR	PC,GETSI	:LOOK AT WINDOW
2462	015652	103010			BCC	6\$:BR IF SPACE
2463	015654	104006			HLT	6	:ERROR, WINDOW WAS A MARK
2464	015656	000406			BR	6\$:CONTINUE
2465	015660	005237	033612		INC	BITCON	:ADD 1 TO BIT STUFF COUNTER
2466	015664	004737	032012		JSR	PC,GETSI	:LOOK AT WINDOW
2467	015670	103401			BCS	6\$:BR IF MARK
2468	015672	104006			HLT	6	:ERROR, WINDOW WAS A SPACE
2469	015674	022737	000005	033612	CMP	#5,BITCON	:HAVE THERE BEEN 5 'S IN A ROW
2470	015702	001010			BNE	7\$:BR IF NO
2471	015704	005037	033612		CLR	BITCON	:IF YES CLR BIT STUFF COUNTER
2472	015710	104415	000001		DATACLK,	1	:AND CLOCK TRANSMITTER ONCE
2473	015714	004737	032012		JSR	PC,GETSI	:CHECK WINDOW FOR A ZERO STUFF!!
2474	015720	103001			BCC	7\$:BR IF WINDOW IS A SPACE
2475	015722	104030			HLT	30	:ERROR, TRANSMITTER DID NOT STUFF A ZERO
2476	015724	005203			INC	R3	:BUMP BIT COUNTER
2477	015726	022703	000010		CMP	#10,R3	:DONE THIS CHARACTER YET?
2478	015732	001337			BNE	4\$:BR IF NO
2479	015734	005003			CLR	R3	:RESTART BIT COUNTER AT ZERO
2480	015736	005300			DEC	R0	:DEC CHARACTER COUNTER
2481	015740	001332			BNE	3\$:BR IF NOT DONE YET
2482	015742	104400			SCOPE		:SCOPE THIS TEST

```

:***** TEST 23 *****
:*BITSTUFF TRANSMITTER TEST
:*SINGLE CLOCK THE CHARACTER 377
:*CHECK FLAG AND DATA IN THE BIT WINDOW
:*VERIFY EACH BIT POSITION AS IT
:*PASSES THE BIT WINDOW (SI BIT)
:*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
:*****

```

: TEST 23

2496	015744	012737	000023	001226	TST23:	MOV	#23,TSTNO	
2497	015752	012737	016252	001216		MOV	#TST24,NEXT	
2498								:R1 CONTAINS BASE DMC11 ADDRESS
2499	015760	104412			MSTCLR			:MASTER CLEAR DMC11
2500	015762	005061	000004		CLR	4(R1)		:CLEAR PORT4
2501	015766	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2502	015770	122117			122117			:PUT LINE UNIT IN BITSTUFF MODE

2503	015772	004737	033374		JSR	PC,CLR10	;DO THIS AFTER MODE IS SET
2504	015776	005037	033612		CLR	BITCON	;CONSECUTIVE 1'S COUNTER INIT TO 0
2505	016002	012711	004000		MOV	#BIT11,(R1)	;SET LINE UNIT LOOP
2506	016006	004737	032176		JSR	PC,OUTRDY	;WAIT FOR OUT-READY
2507	016012	012761	000001	000004	MOV	#1,4(R1)	;SET BIT0 IN PORT4
2508	016020	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2509	016022	122111			122111		;SET SOM!
2510	016024	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2511	016026	122110			122110		;LOAD GARBAGE CHAR
2512	016030	012705	000377		MOV	#377,R5 ;LOAD CHARACTER IN R5 FOR TYPEOUT	
2513	016034	010537	016206		MOV	R5,5\$;LOAD CHAR FOR STUFF CHECK
2514	016040	004737	032176		JSR	PC,OUTRDY	;WAIT FOR OUT-READY
2515	016044	010561	000004		MOV	R5,4(R1)	;LOAD PORT4 WITH CHARACTER
2516	016050	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2517	016052	122110			122110		;LOAD OUT DATA
2518	016054	004737	032044		JSR	PC,OCOR	;WAIT FOR OCOR TO SET
2519	016060	005003			CLR	R3	;CLEAR BIT COUNTER
2520	016062	010502			MOV	R5,R2	;LOAD CHARACTER IN R2
2521	016064	104415	000002		DATACLK,	2	;2 TICKS TO SET UP TRANSMITTER
2522	016070	012737	000176	001252	MOV	#1B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3	
2523	016076	104415	000001		DATACLK,	1	;CLOCK FLAG ONCE
2524	016102	106037	001252	64\$:	RORB	TEMP3	;SHIFT SOFT FLAG
2525	016106	103405			BCS	65\$;BR IF BIT IS MARK
2526	016110	004737	032012		JSR	PC,GETSI	;LOOK AT BIT WINDOW
2527	016114	103006			BCC	66\$;BR IF OK
2528	016116	104026			HLT	26	;ERROR IN FLAG CHAR
2529	016120	000404			BR	66\$	
2530	016122	004737	032012	65\$:	JSR	PC,GETSI	;LOOK AT BIT WINDOW
2531	016126	103401			BCS	66\$;BR IF OK
2532	016130	104026			HLT	26	;ERROR IN FLAG CHAR
2533	016132	005203		66\$:	INC	R3	;INC BIT COUNT
2534	016134	022703	000010		CMP	#10,R3	;FLAG DONE YET?
2535	016140	001356			BNE	64\$;BR IF NO
2536	016142	005003			CLR	R3	;CLEAR BIT COUNT
2537	016144	005037	033612		CLR	BITCON	;CLEAR STUFF COUNT
2538	016150	104415	000001	1\$:	DATACLK,	1	;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2539	016154	106002			RORB	R2	;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2540	016156	103005			BCC	2\$;BR IF CARRY CLEAR
2541	016160	004737	032012		JSR	PC,GETSI	;GET THE WINDOW
2542	016164	103406			BCS	3\$;BR IF BIT IS A MARK
2543	016166	104006			HLT	6	;ERROR BIT WAS A SPACE
2544	016170	000404			BR	3\$;CONTINUE WITH TEST
2545	016172	004737	032012	2\$:	JSR	PC,GETSI	;GET THE WINDOW
2546	016176	103001			BCC	3\$;BR IF BIT IS A SPACE
2547	016200	104006			HLT	6	;ERROR BIT WAS A MARK
2548	016202			3\$:			
2549	016202	004537	033474		JSR	R5,STFFCK	;CHECK FOR BIT STUFF
2550	016206	000377		5\$:	377		;DATA CHARACTER
2551	016210	000001			1		;SHIFT COUNT
2552	016212	010237	016206		MOV	R2,5\$;LOAD CHAR FOR STUFF CHECK
2553	016216	005203			INC	R3	;NEXT BIT
2554	016220	022703	000010		CMP	#10,R3	;DONE YET?
2555	016224	001351			BNE	1\$;BR IF NO
2556	016226	104415	000014		DATACLK,	14	;CLOCK TRANSMITTER 14 MORE TICKS
2557	016232	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2558	016234	021264			021264		;PORT4+LU-13

```

2559 016236 032761 000040 000004 BIT #BITS,4(R1) ;RTS SHOULD BE CLEAR NOW
2560 016244 001401 BEQ 4$ ;BR IF YES
2561 016246 104034 HLT 34 ;ERROR, RTS NOT CLEAR
2562 016250 104400 4$: SCOPE ;SCOPE THIS TEST
2563
2564
2565 ;***** TEST 24 *****
2566 ;*BITSTUFF TRANSMITTER TEST
2567 ;*SINGLE CLOCK A BINARY COUNT PATTERN
2568 ;*VERIFY EACH BIT POSITION AS IT
2569 ;*PASSES THE BIT WINDOW (SI BIT)
2570 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2571 ;*AND R5 CONTAINS THE CHARACTER THAT FAILED
2572 ;*****
2573
2574 ; TEST 24
2575
2576 016252 012737 000024 001226 TST24: MOV #24,TSTNO
2577 016260 012737 016604 001216 MOV #TST25,NEXT
2578
2579 016266 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2580 016270 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
2581 016274 104414 ROMCLK ;CLEAR PORT4
2582 016276 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2583 016300 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
2584 016304 005037 033612 CLR BITCON ;DO THIS AFTER MODE IS SET
2585 016310 012711 004000 MOV #BIT11,(R1) ;CONSECUTIVE 1'S COUNTER INIT TO 0
2586 016314 005003 CLR R3 ;SET LINE UNIT LOOP
2587 016316 005004 CLR R4 ;R3 CONTAINS BIT COUNT
2588 016320 005005 CLR R5 ;R4 CONTAINS CHAR TO BE LOADED IN SILO
2589 016322 004737 032176 JSR PC,OUTRDY ;R5 CONTAINS CHARACTER CURRENTLY BEING SHIFTED 0
2590 016326 012761 000001 000004 MOV #1,4(R1) ;WAIT FOR OUT-READY
2591 016334 104414 ROMCLK ;SET BIT0 IN PORT4
2592 016336 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2593 016340 104414 ROMCLK ;SET SOM!
2594 016342 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2595 016344 004737 032176 JSR PC,OUTRDY ;LOAD GARBAGE CHAR
2596 016350 010461 000004 MOV R4,4(R1) ;WAIT FOR OUT-READY
2597 016354 104414 ROMCLK ;LOAD PORT4 WITH CHARACTER
2598 016356 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2599 016360 005204 INC R4 ;LOAD OUT DATA
2600 016362 004737 032176 JSR PC,OUTRDY ;INCREMENT TO NEXT CHARACTER
2601 016366 010461 000004 MOV R4,4(R1) ;WAIT FOR OUT-READY
2602 016372 104414 ROMCLK ;LOAD PORT4 WITH CHARACTER
2603 016374 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2604 016376 004737 032044 JSR PC,OCOR ;LOAD OUT DATA
2605 016402 104415 000002 DATACLK, 2 ;WAIT FOR OCOR TO SET
2606 016406 012737 000176 001252 MOV #1B<01111110>,TEMP3 ;2 TICKS TO SET UP TRANSMITTER
2607 016414 104415 000001 64$: DATACLK, 1 ;PUT FLAG CHARACTER IN TEMP3
2608 016420 106037 001252 RORB TEMP3 ;CLOCK FLAG ONCE
2609 016424 103405 BCS 65$ ;SHIFT SOFT FLAG
2610 016426 004737 032012 JSR PC,GETSI ;BR IF BIT IS MARK
2611 016432 103006 BCC 66$ ;LOOK AT BIT WINDOW
2612 016434 104026 HLT 26 ;BR IF OK
2613 016436 000404 BR 66$ ;ERROR IN FLAG CHAR
2614 016440 004737 032012 65$: JSR PC,GETSI ;LOOK AT BIT WINDOW

```

2615	016444	103401			BCS	66\$:BR IF OK
2616	016446	104026			HLT	26	:ERROR IN FLAG CHAR
2617	016450	005203			INC	R3	:INC BIT COUNT
2618	016452	022703	000010		CMP	#10,R3	:FLAG DONE YET?
2619	016456	001356			BNE	64\$:BR IF NO
2620	016460	005003			CLR	R3	:CLEAR BIT COUNT
2621	016462	005037	033612		CLR	BITCON	:CLEAR BIT STUFF COUNTER
2622	016466	005003			CLR	R3	:CLEAR BIT COUNTER
2623	016470	010502			MOV	R5,R2	:LOAD CHARACTER IN R2
2624	016472	010237	016534		MOV	R2,6\$:LOAD CHAR FOR STUFF CHECK
2625	016476	104415	000001		DATACLK,	1	:SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2626	016502	106002			RORB	R2	:SHIFT NEXT SOFTWARE BIT IN TO CARRY
2627	016504	103005			BCC	2\$:BR IF CARRY CLEAR
2628	016506	004737	032012		JSR	PC,GETSI	:GET THE WINDOW
2629	016512	103406			BCS	3\$:BR IF BIT IS A MARK
2630	016514	104006			HLT	6	:ERROR BIT WAS A SPACE
2631	016516	000404			BR	3\$:CONTINE WITH TEST
2632	016520	004737	032012		JSR	PC,GETSI	:GET THE WINDOW
2633	016524	103001			BCC	3\$:BR IF BIT IS A SPACE
2634	016526	104006			HLT	6	:ERROR BIT WAS A MARK
2635	016530						
2636	016530	004537	033474		JSR	R5,STFFCK	:CHECK FOR BIT STUFF
2637	016534	000000			0		:DATA CHARACTER
2638	016536	000001			1		:SHIFT COUNT
2639	016540	010237	016534		MOV	R2,6\$:LOAD CHAR FOR STUFF CHECK
2640	016544	005203			INC	R3	:NEXT BIT
2641	016546	022703	000010		CMP	#10,R3	:DONE YET?
2642	016552	001351			BNE	1\$:BR IF NO
2643	016554	005204			INC	R4	:NEXT CHARACTER
2644	016556	004737	032176		JSR	PC,OUTRDY	:WAIT FOR OUT-READY
2645	016562	010461	000004		MOV	R4,4(R1)	:LOAD PORT4 WITH CHARACTER
2646	016566	104414			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2647	016570	122110			122110		:LOAD OUT DATA
2648	016572	005205			INC	R5	:NEXT CHARACTER
2649	016574	022705	000400		CMP	#400,R5	:DONE YET?
2650	016600	001332			BNE	4\$:BR IF NO
2651	016602	104400			SCOPE		:SCOPE THIS TEST

```

2652
2653
2654 ;***** TEST 25 *****
2655 ;*MULTIPLE FLAG AND TRANSMITTER ABORT TEST
2656 ;*LOAD SILO WITH 5 FLAGS AND A CHAR (000)
2657 ;*VERIFY IN THE BIT WINDOW THAT THE FLAGS
2658 ;*AND DATA ARE CORRECT AND FOLLOWED BY AN ABORT
2659 ;*SEQUENCE (8 CONTIGUOUS 1'S)
2660 ;*****

```

```

2661 ;
2662 ; TEST 25
2663 ;-----
2664 016604 012737 000025 001226 TST25: MOV #25,TSTNO
2665 016612 012737 017072 001216 MOV #TST26,NEXT
2666
2667 016620 104412 000004 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2668 016622 005061 CLR 4(R1) ;MASTER CLEAR DMC11
2669 016626 104414 ROMCLK ;CLEAR PORT4
2670 016630 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PUT LINE UNIT IN BITSTUFF MODE

```

2671	016632	004737	033374		JSR	PC,CLRIO		;DO THIS AFTER MODE IS SET
2672	016636	012711	004000		MOV	#BIT11,(R1)		;SET LU LOOP
2673	016642	012700	000005		MOV	#5,R0		;FLAG COUNT
2674	016646	005003			CLR	R3		;CLEAR BIT COUNTER
2675	016650	004737	032176	1\$:	JSR	PC,OUTRDY		;WAIT FOR OUT-READY
2676	016654	012761	000001	000004	MOV	#1,4(R1)		;SET BIT0 IN PORT4
2677	016662	104414			ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2678	016664	122111			122111			;SET SOM!
2679	016666	104414			ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2680	016670	122110			122110			;LOAD GARBAGE CHAR
2681	016672	005300			DEC	R0		;DEC COUNT
2682	016674	001365			BNE	1\$;LOAD ANOTHER
2683	016676	004737	032176		JSR	PC,OUTRDY		;WAIT FOR OUTRDY
2684	016702	005061	000004		CLR	4(R1)		;CLEAR PORT4
2685	016706	104414			ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2686	016710	122110			122110			;LOAD A ZERO
2687	016712	004737	032044		JSR	PC,OCOR		;WAIT
2688	016716	012700	000005		MOV	#5,R0		;R0 = FLAG COUNT
2689	016722	104415	000002		DATACLK,	2		;SET UP TRANSMITTER
2690	016726			2\$:				
2691	016726	012737	000176	001252	MOV	#1B<01111110>,TEMP3		;PUT FLAG CHARACTER IN TEMP3
2692	016734	104415	000001	64\$:	DATACLK,	1		;CLOCK FLAG ONCE
2693	016740	106037	001252		RORB	TEMP3		;SHIFT SOFT FLAG
2694	016744	103405			BCS	65\$;BR IF BIT IS MARK
2695	016746	004737	032012		JSR	PC,GETSI		;LOOK AT BIT WINDOW
2696	016752	103006			BCC	66\$;BR IF OK
2697	016754	104026			HLT	26		;ERROR IN FLAG CHAR
2698	016756	000404			BR	66\$		
2699	016760	004737	032012	65\$:	JSR	PC,GETSI		;LOOK AT BIT WINDOW
2700	016764	103401			BCS	66\$;BR IF OK
2701	016766	104026			HLT	26		;ERROR IN FLAG CHAR
2702	016770	005203		66\$:	INC	R3		;INC BIT COUNT
2703	016772	022703	000010		CMP	#10,R3		;FLAG DONE YET?
2704	016776	001356			BNE	64\$;BR IF NO
2705	017000	005003			CLR	R3		;CLEAR BIT COUNT
2706	017002	005300			DEC	R0		;DEC COUNT
2707	017004	001350			BNE	2\$;BR IF NOT DONE
2708	017006	005003			CLR	R3		;R3 = BIT COUNT
2709	017010	005005			CLR	R5		;R5 = "EXPECTED"
2710	017012	104415	000001	3\$:	DATACLK,	1		;CLOCK ONCE
2711	017016	004737	032012		JSR	PC,GETSI		;GO LOOK AT WINDOW
2712	017022	103001			BCC	4\$;BR IF A SPACE
2713	017024	104006			HLT	6		;ERROR, A MARK WAS SEEN
2714	017026	005203		4\$:	INC	R3		;INC BIT COUNT
2715	017030	022703	000010		CMP	#10,R3		;DONE YET?
2716	017034	001366			BNE	3\$;BR IF NO
2717	017036	005003			CLR	R3		;CLEAR BIT COUNT
2718	017040	012705	000377		MOV	#377,R5		;R5 = "EXPECTED"
2719	017044	104415	000001	5\$:	DATACLK,	1		;CLOCK ONCE
2720	017050	004737	032012		JSR	PC,GETSI		;LOOK AT WINDOW
2721	017054	103401			BCS	6\$;BR IF A MARY
2722	017056	104033			HLT	33		;ERROR, A SPACE WAS SEEN
2723	017060	005203		6\$:	INC	R3		;INC BIT COUNT
2724	017062	022703	000010		CMP	#10,R3		;DONE YET?
2725	017066	001366			BNE	5\$;BR IF NO
2726	017070	104400			SCOPE			;SCOPE THIS TEST

2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782

017072 012737 000026 001226
017100 012737 017312 001216

017106 104412
017110 005061 000004
017114 104414
017116 122117
017120 004737 033374
017124 012711 004000
017130 004737 032176
017134 012761 000003 000004
017142 104414
017144 122111
017146 104414
017150 122110
017152 012761 000001 000004
017160 104414
017162 122111
017164 104414
017166 122110
017170 104414
017172 122110
017174 004737 032044
017200 005000
017202 104415 000002
017206 104415 000001
017212 004737 032012
017216 103001
017220 104041
017222 005200
017224 022700 000020
017230 001366
017232 005003
017234 012737 000176 001252
017242 104415 000001
017246 106037 001252
017252 103405
017254 004737 032012
017260 103006
017262 104026
017264 000404
017266 004737 032012
017272 103401
017274 104026
017276 005203

```
***** TEST 26 *****
*LEADING ZEROS TEST
*VERIFY THAT THE SETTING OF SOM AND EOM TOGETHER
*AND THEN SOM ALONE WILL GENERATE 16 LEADING ZEROS
*AND A FLAG, THE CHECK IS MADE USING THE BIT WINDOW
*****

; TEST 26
-----
TST26: MOV #26, TSTNO
MOV #TST27, NEXT

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 4(R1) ;MASTER CLEAR DMC11
ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC, CLRIO ;SET TO BITSTUFF MODE
MOV #BIT11, (R1) ;DO THIS AFTER MODE IS SET
JSR PC, OUTRDY ;SET LU LOOP
MOV #3, 4(R1) ;WAIT FOR OUTRDY
ROMCLK ;LOAD PORT4
122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;SET SOM & EOM
122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
MOV #1, 4(R1) ;GARBAGE CHARACTER
ROMCLK ;LOAD PORT4
122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;SET SOM
122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;GARBAGE CHAR
122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC, OCOR ;GARBAGE CHAR
CLR RO ;WAIT FOR OCOR
DATACLK, 2 ;RO = BIT COUNT
1$: DATACLK, 1 ;SET UP TRANSMITTER
JSR PC, GETSI ;SINGLE CLOCK TRANSMITTER
BCC .+4 ;LOOK AT BITWINDOW
HLT 41 ;ERROR WINDOW WAS A MARK
INC RO
CMP #16., RO ;16 ZEROS YET?
BNE 1$ ;BR IF NO
CLR R3 ;R3 = BIT COUNT
MOV #1B<01111110>, TEMP3 ;PUT FLAG CHARACTER IN TEMP3
64$: DATACLK, 1 ;CLOCK FLAG ONCE
RORB TEMP3 ;SHIFT SOFT FLAG
BCS 65$ ;BR IF BIT IS MARK
JSR PC, GETSI ;LOOK AT BIT WINDOW
BCC 66$ ;BR IF OK
HLT 26 ;ERROR IN FLAG CHAR
BR 66$
65$: JSR PC, GETSI ;LOOK AT BIT WINDOW
BCS 66$ ;BR IF OK
HLT 26 ;ERROR IN FLAG CHAR
66$: INC R3 ;INC BIT COUNT
```

BASIC TRANSMITTER TESTS

2783 017300 022703 000010
2784 017304 001356
2785 017306 005003
2786 017310 104400

CMP #10,R3 ;FLAG DONE YET?
BNE 645 ;BR IF NO
CLR R3 ;CLEAR BIT COUNT
SCOPE ;SCOPE THIS TEST

***** TEST 27 *****
*BITSTUFF STRIP FLAG TEST
*SET LU LOOP, SINGLE STEP 5 FLAGS
*VERIFY THAT IN ACTIVE DOES NOT SET

TEST 27

2797 017312 012737 000027 001226
2798 017320 012737 017414 001216

TST27: MOV #27,TSTNO
MOV #TST30,NEXT

2800 017326 104412
2801 017330 005061 000004
2802 017334 104414
2803 017336 122117
2804 017340 004737 033374
2805 017344 012711 004000
2806 017350 012702 000012
2807 017354 004737 032062
2808 017360 000005
2809 017362 104415 000054
2810 017366 104414
2811 017370 021244
2812 017372 016104 000004
2813 017376 042704 000277
2814 017402 005005
2815 017404 120504
2816 017406 001401
2817 017410 104040
2818 017412 104400

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 4(R1) ;MASTER CLEAR DMC11
ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
MOV #BIT11,(R1) ;DO THIS AFTER MODE IS SET
MOV #12,R2 ;SET LU LOOP
JSR PC,SYNC ;SAVE LU REG FOR TYPEOUT
5 ;SINGLE CLOCK 5 SYNC CHARACTERS
DATACLK, 54
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021244 ;PORT4+LU12
MOV 4(R1),R4 ;PUT "FOUND" IN R4
BIC #277,R4 ;CLEAR UNWANTED BITS
CLR R5 ;PUT "EXPECTED" IN R5
CMPB R5,R4 ;IS ACTIVE CLEAR?
BEQ 1\$;BR IF YES
HLT 40 ;ERROR ACTIVE IS NOT CLEAR
1\$: SCOPE ;SCOPE THIS TEST

***** TEST 30 *****
*BITSTUFF IN ACTIVE TEST
*SET LU LOOP, SINGLE STEP 5 FLAGS AND A NON-FLAG (301)
*VERIFY THAT IN ACTIVE IS SET

TEST 30

2829 017414 012737 000030 001226
2830 017422 012737 017520 001216

TST30: MOV #30,TSTNO
MOV #TST31,NEXT

2832 017430 104412
2833 017432 005061 000004
2834 017436 104414
2835 017440 122117
2836 017442 004737 033374
2837 017446 012711 004000
2838 017452 012702 000012

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 4(R1) ;MASTER CLEAR DMC11
ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
MOV #BIT11,(R1) ;DO THIS AFTER MODE IS SET
MOV #12,R2 ;SET LU LOOP
;SAVE LU REG FOR TYPEOUT

BASIC RECEIVER TESTS

2839	017456	004737	032062		JSR	PC, SYNC		; SINGLE CLOCK 5 SYNC CHARACTERS
2840	017462	000005			5			
2841	017464	104415	000064		DATACLK,		64	
2842	017470	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2843	017472	021244			021244			; PORT4+LU12
2844	017474	016104	000004		MOV	4(R1), R4		; PUT "FOUND" IN R4
2845	017500	042704	000277		BIC	#277, R4		; CLEAR UNWANTED BITS
2846	017504	012705	000100		MOV	#BIT6, R5		; PUT "EXPECTED" IN R5
2847	017510	120504			CMPB	R5, R4		; IS ACTIVE SET?
2848	017512	001401			BEQ	1\$; BR IF YES
2849	017514	104040			HLT	40		; ERROR ACTIVE IS NOT SET
2850	017516	104400		1\$:	SCOPE			; SCOPE THIS TEST

2851
2852
2853
2854
2855
2856
2857
2858
2859
2860

```

;***** TEST 31 *****
; *BITSTUFF IN ACTIVE TEST
; *SET LINE UNIT LOOP, SINGLE STEP ONE FLAG AND A CHAR (301)
; *VERIFY THAT IN ACTIVE IS SET
;*****

```

2861	017520	012737	000031	001226	TST31:	MOV	#31, TSTNO	
2862	017526	012737	017656	001216		MOV	#TST32, NEXT	
2863								; R1 CONTAINS BASE DMC11 ADDRESS
2864	017534	104412			MSTCLR			; MASTER CLEAR DMC11
2865	017536	005061	000004		CLR	4(R1)		; CLEAR PORT4
2866	017542	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2867	017544	122117			122117			; PUT LINE UNIT IN BITSTUFF MODE
2868	017546	004737	033374		JSR	PC, CLRIO		; MUST DO THIS AFTER MODE IS SET
2869	017552	012711	004000		MOV	#BIT11, (R1)		
2870	017556	012702	000012		MOV	#12, R2		; SAVE REG ADDRESS FOR TYPEOUT
2871	017562	004737	032176		JSR	PC, OUTRDY		; WAIT FOR OUTRDY
2872	017566	012761	000001	000004	MOV	#1, 4(R1)		; LOAD PORT4
2873	017574	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2874	017576	122111			122111			; SET SOM
2875	017600	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2876	017602	122110			122110			; LOAD GARBAGE CHAR
2877	017604	012761	000301	000004	MOV	#301, 4(R1)		; LOAD PORT4
2878	017612	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2879	017614	122110			122110			; LOAD OUT DATA
2880	017616	004737	032044		JSR	PC, OCOR		; WAIT FOR OCOR
2881	017622	104415	000023		DATACLK,		23	; SINGLE CLOCK THE DATA
2882	017626	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2883	017630	021244			021244			; PORT4+LU-12
2884	017632	016104	000004		MOV	4(R1), R4		; PUT "FOUND" IN R4
2885	017636	042704	000277		BIC	#277, R4		; CLEAR UNWANTED BITS
2886	017642	012705	000100		MOV	#BIT6, R5		; PUT "EXPECTED" IN R5
2887	017646	120504			CMPB	R5, R4		; IS IN ACTIVE SET?
2888	017650	001401			BEQ	1\$		
2889	017652	104040			HLT	40		; ERROR, IN ACTIVE NOT SET
2890	017654	104400		1\$:	SCOPE			; SCOPE THIS TEST

2891
2892
2893
2894

```

;***** TEST 32 *****
; *BITSTUFF IN ACTIVE TEST

```

```

2895      ;*SET LU LOOP, SINGLE STEP 2 FLAGS AND A NON-FLAG (301)
2896      ;*VERIFY THAT IN ACTIVE IS SET
2897      ;*****
2898
2899      ;
2900      ; TEST 32
2901      017656 012737 000032 001226      TST32:  MOV    #32,TSTNO
2902      017664 012737 017762 001216      MOV    #TST33,NEXT
2903
2904      017672 104412      MSTCLR
2905      017674 005061 000004      CLR    4(R1)
2906      017700 104414      ROMCLK
2907      017702 122117 122117      ;R1 CONTAINS BASE DMC11 ADDRESS
2908      017704 004737 033374      JSR    PC,CLRIO      ;MASTER CLEAR DMC11
2909      017710 012711 004000      MOV    #BIT11,(R1)   ;CLEAR PORT4
2910      017714 012702 000012      MOV    #12,R2        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2911      017720 004737 032062      JSR    PC,SYNC      ;PUT LINE UNIT IN BITSTUFF MODE
2912      017724 000002      ;DO THIS AFTER MODE IS SET
2913      017726 104415 000033      DATACLK,          33 ;SET LU LOOP
2914      017732 104414      ROMCLK              ;SAVE LU REG FOR TYPEOUT
2915      017734 021244 021244      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2916      017736 016104 000004      MOV    4(R1),R4      ;PORT4+LUI2
2917      017742 042704 000277      BIC    #277,R4       ;PUT "FOUND" IN R4
2918      017746 012705 000100      MOV    #BIT6,R5      ;CLEAR UNWANTED BITS
2919      017752 120504      CMPB   R5,R4         ;PUT "EXPECTED" IN R5
2920      017754 001401      BEQ    1$            ;IS ACTIVE SET?
2921      017756 104040      HLT    40            ;BR IF YES
2922      017760 104400      1$:  SCOPE           ;ERROR ACTIVE IS NOT SET
2923      ;SCOPE THIS TEST
2924
2925      ;***** TEST 33 *****
2926      ;*IN CLEAR TEST
2927      ;*SYNC UP RECEIVER AND TRANSMIT A CHARACTER
2928      ;*WAIT FOR IN RDY, THEN SET IN CLEAR
2929      ;*VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED
2930      ;*****
2931
2932      ; TEST 33
2933      ;
2934      017762 012737 000033 001226      TST33:  MOV    #33,TSTNO
2935      017770 012737 020166 001216      MOV    #TST34,NEXT
2936
2937      017776 104412      MSTCLR
2938      020000 005061 000004      CLR    4(R1)
2939      020004 104414      ROMCLK
2940      020006 122117 122117      ;R1 CONTAINS BASE DMC11 ADDRESS
2941      020010 004737 033374      JSR    PC,CLRIO      ;MASTER CLEAR DMC11
2942      020014 012702 000012      MOV    #12,R2        ;CLEAR PORT4
2943      020020 012711 004000      MOV    #BIT11,(R1)   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2944      020024 012761 000001 000004      MOV    #1,4(R1)      ;PUT LINE UNIT IN BITSTUFF MODE
2945      020032 104414      ROMCLK              ;DO THIS AFTER MODE IS SET
2946      020034 122111 122111      ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
2947      020036 104414      ROMCLK              ;SET LINE UNIT LOOP
2948      020040 122110 122110      ;SET BIT0 IN PORT4
2949      020042 004737 032342      JSR    PC,CHARSD    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2950      020046 000026      26                  ;SET SOM!

```

BASIC RECEIVER TESTS

2951	020050	104415	000033		DATACLK,	33		; SINGLE CLOCK THE DATA
2952	020054	104416	000002		TIMER,	2		; WAIT FOR INRDY
2953	020060	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2954	020062	021244			021244			; PORT4+LU 12
2955	020064	016104	000004		MOV	4(R1),R4		; PUT "FOUND" IN R4
2956	020070	042704	000357		BIC	#357,R4		; CLEAR UNWANTED BITS
2957	020074	012705	000020		MOV	#BIT4,R5		; PUT "EXPECTED" IN R5
2958	020100	120504			CMPB	R5,R4		; IS INRDY SET?
2959	020102	001401			BEQ	1\$		
2960	020104	104040			HLT	40		; ERROR, INRDY IS NOT SET
2961	020106			1\$:				
2962	020106	012761	000200	000004	MOV	#BIT7,4(R1)		; LOAD PORT4
2963	020114	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2964	020116	122112			122112			; SET IN CLEAR
2965	020120	104414			ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2966	020122	021244			021244			; PORT4+LU 12
2967	020124	016104	000004		MOV	4(R1),R4		; PUT "FOUND" IN R4
2968	020130	042704	000277		BIC	#277,R4		; CLEAR UNWANTED BITS
2969	020134	005005			CLR	R5		; PUT "EXPECTED" IN R5
2970	020136	120504			CMPB	R5,R4		; IS IN ACTIVE CLEAR?
2971	020140	001401			BEQ	2\$		
2972	020142	104040			HLT	40		; ERROR, IN ACTIVE IS NOT CLEAR
2973	020144			2\$:				
2974	020144	016104	000004		MOV	4(R1),R4		; PUT "FOUND" IN R4
2975	020150	042704	000357		BIC	#357,R4		; CLEAR UNWANTED BITS
2976	020154	005005			CLR	R5		; PUT "EXPECTED" IN R5
2977	020156	120504			CMPB	R5,R4		; IS INRDY CLEARED?
2978	020160	001401			BEQ	3\$		
2979	020162	104040			HLT	40		; ERROR, INRDY IS NOT CLEARED
2980	020164	104400		3\$:	SCOPE			; SCOPE THIS TEST
2981								
2982								
2983								
2984								
2985								
2986								
2987								
2988								
2989								
2990								
2991	020166	012737	000034	001226	TST34:	MOV	#34,TSTNO	
2992	020174	012737	020334	001216		MOV	#TST35,NEXT	
2993								
2994	020202	104412			MSTCLR			; R1 CONTAINS BASE DMC11 ADDRESS
2995	020204	005061	000004		CLR	4(R1)		; MASTER CLEAR DMC11
2996	020210	104414			ROMCLK			; CLEAR PORT4
2997	020212	122117			122117			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2998	020214	004737	033374		JSR	PC,CLR10		; PUT LINE UNIT IN BITSTUFF MODE
2999	020220	012702	000012		MOV	#12,R2		; DO THIS AFTER MODE IS SET
3000	020224	012711	004000		MOV	#BIT11,(R1)		; SAVE REG ADDRESS IN R2 FOR TYPEOUT
3001	020230	012761	000001	000004	MOV	#1,4(R1)		; SET LINE UNIT LOOP
3002	020236	104414			ROMCLK			; SET BIT0 IN PORT4
3003	020240	122111			122111			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3004	020242	104414			ROMCLK			; SET SOM!
3005	020244	122110			122110			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3006	020246	004737	032342		JSR	PC,CHARSD		; LOAD GARBAGE CHAR
								; LOAD SILO WITH CHARACTER

```

;***** TEST 34 *****
;BITSTUFF BASIC RECEICER TEST
;SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
;VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
;*****

```

: TEST 34

```

3007 020252 000000
3008 020254 104415 000033
3009 020260 104416 000002
3010 020264 104414
3011 020266 021244
3012 020270 016104 000004
3013 020274 042704 000357
3014 020300 012705 000020
3015 020304 120504
3016 020306 001401
3017 020310 104040
3018 020312
3019 020312 104414
3020 020314 021204
3021 020316 016104 000004
3022 020322 005005
3023 020324 120504
3024 020326 001401
3025 020330 104010
3026 020332 104400
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037 020334 012737 000035 001226
3038 020342 012737 020504 001216
3039
3040 020350 104412
3041 020352 005061 000004
3042 020356 104414
3043 020360 122117
3044 020362 004737 033374
3045 020366 012702 000012
3046 020372 012711 004000
3047 020376 012761 000001 000004
3048 020404 104414
3049 020406 122111
3050 020410 104414
3051 020412 122110
3052 020414 004737 032342
3053 020420 000125
3054 020422 104415 000033
3055 020426 104416 000002
3056 020432 104414
3057 020434 021244
3058 020436 016104 000004
3059 020442 042704 000357
3060 020446 012705 000020
3061 020452 120504
3062 020454 001401

```

```

0
DATACLK, 33
TIMER, 2
ROMCLK
021244
MOV 4(R1),R4
BIC #357,R4
MOV #BIT4,R5
CMPB R5,R4
BEQ 1$
HLT 40
1$: ROMCLK
021204
MOV 4(R1),R4
CLR R5
CMPB R5,R4
BEQ 2$
HLT 10
2$: SCOPE

```

```

;CHARACTER
;SINGLE CLOCK THE DATA
;WAIT FOR INRDY
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4+LU 12
;PUT "FOUND" IN R4
;CLEAR UNWANTED BITS
;PUT "EXPECTED" IN R5
;IS INRDY SET?
;ERROR, INRDY IS NOT SET
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4+IN DATA
;PUT "FOUND" IN R4
;PUT "EXPECTED" IN R5
;WAS A 0 RECEIVED?
;ERROR, RECEIVED DATA IS WRONG
;SCOPE THIS TEST

```

```

;***** TEST 35 *****
;BITSTUFF BASIC RECEICER TEST
;SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
;VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
;*****

```

```

; TEST 35
-----
TST35: MOV #35,TSTNO
MOV #TST36,NEXT
MSTCLR
CLR 4(R1)
ROMCLK
122117
JSR PC,CLRIO
MOV #12,R2
MOV #BIT11,(R1)
MOV #1,4(R1)
ROMCLK
122111
ROMCLK
122110
JSR PC,CHARSD
125
DATACLK, 33
TIMER, 2
ROMCLK
021244
MOV 4(R1),R4
BIC #357,R4
MOV #BIT4,R5
CMPB R5,R4
BEQ 1$

```

```

;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;CLEAR PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PUT LINE UNIT IN BITSTUFF MODE
;DO THIS AFTER MODE IS SET
;SAVE REG ADDRESS IN R2 FOR TYPEOUT
;SET LINE UNIT LOOP
;SET BIT0 IN PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;SET SOM!
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD GARBAGE CHAR
;LOAD SILO WITH CHARACTER
;CHARACTER
;SINGLE CLOCK THE DATA
;WAIT FOR INRDY
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4+LU 12
;PUT "FOUND" IN R4
;CLEAR UNWANTED BITS
;PUT "EXPECTED" IN R5
;IS INRDY SET?

```

BASIC RECEIVER TESTS

```

3063 020456 104040
3064 020460
3065 020460 104414
3066 020462 021204
3067 020464 016104 000004
3068 020470 012705 000125
3069 020474 120504
3070 020476 001401
3071 020500 104010
3072 020502 104400
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083 020504 012737 000036 001226
3084 020512 012737 020654 001216
3085
3086 020520 104412
3087 020522 005061 000004
3088 020526 104414
3089 020530 122117
3090 020532 004737 033374
3091 020536 012702 000012
3092 020542 012711 004000
3093 020546 012761 000001 000004
3094 020554 104414
3095 020556 122111
3096 020560 104414
3097 020562 122110
3098 020564 004737 032342
3099 020570 000252
3100 020572 104415 000033
3101 020576 104416 000002
3102 020602 104414
3103 020604 021244
3104 020606 016104 000004
3105 020612 042704 000357
3106 020616 012705 000020
3107 020622 120504
3108 020624 001401
3109 020626 104040
3110 020630
3111 020630 104414
3112 020632 021204
3113 020634 016104 000004
3114 020640 012705 000252
3115 020644 120504
3116 020646 001401
3117 020650 104010
3118 020652 104400

1$: HLT 40 ;ERROR, INRDY IS NOT SET
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ;PORT4+IN DATA
MOV 4(R1),R4 ;PUT "FOUND" IN R4
MOV #125,R5 ;PUT "EXPECTED" IN R5
CMPB R5,R4 ;WAS A 125 RECEIVED?
BEQ 2$
HLT 10 ;ERROR, RECEIVED DATA IS WRONG
SCOPE ;SCOPE THIS TEST

2$: SCOPE

:***** TEST 36 *****
:*BITSTUFF BASIC RECEICER TEST
:*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
:*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
:*****

: TEST 36
:-----
TST36: MOV #36,TSTNO
MOV #TST37,NEXT
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR ;MASTER CLEAR DMC11
4(R1) ;CLEAR PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122117 ;PUT LINE UNIT IN BITSTUFF MODE
JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
MOV #12,R2 ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
MOV #BIT11,(R1) ;SET LINE UNIT LOOP
MOV #1,4(R1) ;SET BIT0 IN PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122111 ;SET SOM!
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD GARBAGE CHAR
JSR PC,CHARSD ;LOAD SILO WITH CHARACTER
252 ;CHARACTER
DATACLK, 33 ;SINGLE CLOCK THE DATA
TIMER, 2 ;WAIT FOR INRDY
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021244 ;PORT4+LU 12
MOV 4(R1),R4 ;PUT "FOUND" IN R4
BIC #357,R4 ;CLEAR UNWANTED BITS
MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
CMPB R5,R4 ;IS INRDY SET?
BEQ 1$
HLT 40 ;ERROR, INRDY IS NOT SET

1$: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ;PORT4+IN DATA
MOV 4(R1),R4 ;PUT "FOUND" IN R4
MOV #252,R5 ;PUT "EXPECTED" IN R5
CMPB R5,R4 ;WAS A 252 RECEIVED?
BEQ 2$
HLT 10 ;ERROR, RECEIVED DATA IS WRONG
SCOPE ;SCOPE THIS TEST

2$: SCOPE

```

```

3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129 020654 012737 000037 001226
3130 020662 012737 021024 001216
3131
3132 020670 104412
3133 020672 005061 000004
3134 020676 104414
3135 020700 122117
3136 020702 004737 033374
3137 020706 012702 000012
3138 020712 012711 004000
3139 020716 012761 000001 000004
3140 020724 104414
3141 020726 122111
3142 020730 104414
3143 020732 122110
3144 020734 004737 032342
3145 020740 000377
3146 020742 104415 000034
3147 020746 104416 000002
3148 020752 104414
3149 020754 021244
3150 020756 016104 000004
3151 020762 042704 000357
3152 020766 012705 000020
3153 020772 120504
3154 020774 001401
3155 020776 104040
3156 021000
3157 021000 104414
3158 021002 021204
3159 021004 016104 000004
3160 021010 012705 000377
3161 021014 120504
3162 021016 001401
3163 021020 104010
3164 021022 104400

```

```

:***** TEST 37 *****
:BITSTUFF BASIC RECEICER TEST
:SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
:VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
:*****

: TEST 37
-----
TST37: MOV #37,TSTNO
MOV #TST40,NEXT

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 4(R1) ;MASTER CLEAR DMC11
ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC,CLR10 ;PUT LINE UNIT IN BITSTUFF MODE
MOV #12,R2 ;DO THIS AFTER MODE IS SET
MOV #BIT11,(R1) ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
MOV #1,4(R1) ;SET LINE UNIT LOOP
ROMCLK ;SET BIT0 IN PORT4
122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK ;SET SOM!
122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC,CHARSD ;LOAD GARBAGE CHAR
377 ;LOAD SILO WITH CHARACTER
DATACLK, 34 ;CHARACTER
TIMER, 2 ;SINGLE CLOCK THE DATA
ROMCLK ;WAIT FOR INRDY
021244 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
MOV 4(R1),R4 ;PORT4+LU 12
BIC #357,R4 ;PUT "FOUND" IN R4
MOV #BIT4,R5 ;CLEAR UNWANTED BITS
CMPB R5,R4 ;PUT "EXPECTED" IN R5
BEQ 1$ ;IS INRDY SET?
HLT 40 ;ERROR, INRDY IS NOT SET

1$: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ;PORT4+IN DATA
MOV 4(R1),R4 ;PUT "FOUND" IN R4
MOV #377,R5 ;PUT "EXPECTED" IN R5
CMPB R5,R4 ;WAS A 377 RECEIVED?
BEQ 2$
HLT 10 ;ERROR, RECEIVED DATA IS WRONG

2$: SCOPE ;SCOPE THIS TEST

```

```

3165
3166
3167
3168
3169
3170
3171
3172
3173
3174

:***** TEST 40 *****
:BITSTUFF DATA TEST
:THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
:CHECKING EACH CHARACTER AS IT IS RECEIVED
:*****

: TEST 40
-----

```

3175	021024	012737	000040	001226	TST40:	MOV	#40,TSTNO	
3176	021032	012737	021200	001216		MOV	#TST41,NEXT	
3177								
3178	021040	104412				MSTCLR		;R1 CONTAINS BASE DMC11 ADDRESS
3179	021042	005061	000004			CLR	4(R1)	;MASTER CLEAR DMC11
3180	021046	104414				ROMCLK		;CLEAR PORT4
3181	021050	122117				122117		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3182	021052	004737	033374			JSR	PC,CLRIO	;PUT LINE UNIT IN BITSTUFF MODE
3183	021056	005037	032646			CLR	SCHAR	;DO THIS AFTER MODE IS SET
3184	021062	005137	032646			COM	SCHAR	;START BINARY COUNT AT ZERO
3185	021066	005037	033612			CLR	BITCON	;IF BITSTUFF SCHAR IS MINUS NUMBER
3186	021072	005037	032650			CLR	STUFLG	;START 1'S COUNT AT 0
3187	021076	005002				CLR	R2	;CLEAR BITSTUFF FLAG
3188	021100	012703	000073			MOV	#73,R3	;R2 IS "EXPECTED" DATA
3189	021104	012711	004000			MOV	#BIT11,(R1)	;R3 IS CHARACTER COUNT
3190	021110	004737	032406			JSR	PC,SILOLD	;SET LINE UNIT LOOP
3191	021114	104415	000023			DATACLK,	23	;LOAD SILO WITH COUNT PATTERN
3192	021120	104415	000730		13:	DATACLK,	730	;SYNC RECEIVER AND GET IT ACTIVE
3193	021124	004737	032652		43:	JSR	PC,INRDY	;CLOCK IN 73 CHARACTERS
3194	021130	104414				ROMCLK		;WAIT FOR INRDY
3195	021132	021204				021204		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3196	021134	016104	000004			MOV	4(R1),R4	;PORT4<-IN DATA
3197	021140	010205				MOV	R2,R5	;PUT "FOUND" IN R4
3198	021142	120504				CMPB	R5,R4	;PUT "EXPECTED" IN R5
3199	021144	001401				BEQ	2\$;IS DATA CORRECT?
3200	021146	104010				HLT	10	;BR IF YES
3201	021150	005202			2\$:	INC	R2	;DATA ERROR
3202	021152	022702	000400			CMP	#400,R2	;NEXT CHARACTER
3203	021156	001407				BEQ	3\$;ALL DONE?
3204	021160	005303				DEC	R3	;BR IF YES
3205	021162	001360				BNE	4\$;DECREMENT CHARACTER COUNT
3206	021164	004737	032406			JSR	PC,SILOLD	;BR IF SILO NOT EMPTY
3207	021170	012703	000073			MOV	#73,R3	;LOAD SILO WITH MORE OF COUNT PATTERN
3208	021174	000751				BR	1\$;RELOAD CHARACTER COUNT
3209	021176	104400			3\$:	SCOPE		;CONTINUE
3210								;SCOPE THIS TEST

```

;***** TEST 41 *****
; *BITSTUFF DATA TEST
; *THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
; *CHECKING EACH CHARACTER AS IT IS RECEIVED
; *THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
; *EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12
;*****

```

; TEST 41

3221								
3222	021200	012737	000041	001226	TST41:	MOV	#41,TSTNO	
3223	021206	012737	021364	001216		MOV	#TST42,NEXT	
3224								
3225	021214	104412				MSTCLR		;R1 CONTAINS BASE DMC11 ADDRESS
3226	021216	005061	000004			CLR	4(R1)	;MASTER CLEAR DMC11
3227	021222	104414				ROMCLK		;CLEAR PORT4
3228	021224	122117				122117		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3229	021226	004737	033374			JSR	PC,CLRIO	;PUT LINE UNIT IN BITSTUFF MODE
3230	021232	005037	032646			CLR	SCHAR	;DO THIS AFTER MODE IS SET

3231	021236	005137	032646	COM	SCHAR	; IF BITSTUFF SCHAR IS MINUS NUMBER
3232	021242	005037	033612	CLR	BITCON	; START 1'S COUNT AT 0
3233	021246	005037	032650	CLR	STUFLG	; CLEAR BITSTUFF FLAG
3234	021252	005002		CLR	R2	; R2 IS "EXPECTED" DATA
3235	021254	012703	000073	MOV	#73,R3	; R3 IS CHARACTER COUNT
3236	021260	005011		CLR	(R1)	; CLEAR LU LOOP IN MAINT REG
3237	021262	012761	000040 000004	MOV	#BIT5,4(R1)	; LOAD PORT4
3238	021270	104414		ROMCLK		; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3239	021272	122112		122112		; SET LU LOOP IN LU REG 12
3240	021274	004737	032406	JSR	PC,SILOLD	; LOAD SILO WITH COUNT PATTERN
3241	021300	104415	000023	DATACLK,	23	; SYNC RECEIVER AND GET IT ACTIVE
3242	021304	104415	000730	DATACLK,	730	; CLOCK IN 73 CHARACTERS
3243	021310	004737	032652	JSR	PC,INRDY	; WAIT FOR INRDY
3244	021314	104414		ROMCLK		; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3245	021316	021204		021204		; PORT4+IN DATA
3246	021320	016104	000004	MOV	4(R1),R4	; PUT "FOUND" IN R4
3247	021324	010205		MOV	R2,R5	; PUT "EXPECTED" IN R5
3248	021326	120504		CMPB	R5,R4	; IS DATA CORRECT?
3249	021330	001401		BEQ	2\$; BR IF YES
3250	021332	104010		HLT	10	; DATA ERROR
3251	021334	005202		INC	R2	; NEXT CHARACTER
3252	021336	022702	000400	CMP	#400,R2	; ALL DONE?
3253	021342	001407		BEQ	3\$; BR IF YES
3254	021344	005303		DEC	R3	; DECREMENT CHARACTER COUNT
3255	021346	001360		BNE	4\$; BR IF SILO NOT EMPTY
3256	021350	004737	032406	JSR	PC,SILOLD	; LOAD SILO WITH MORE OF COUNT PATTERN
3257	021354	012703	000073	MOV	#73,R3	; RELOAD CHARACTER COUNT
3258	021360	000751		BR	1\$; CONTINUE
3259	021362	104400		3\$:	SCOPE	; SCOPE THIS TEST

3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271

```

;***** TEST 42 *****
; *RECEIVER ABORT TEST
; *SINGLE CLOCK 3 FLAGS, A 301, ANOTHER 301 AND 10 EXTRA
; *CLOCK TICKS, VERIFY THAT A 301 AND A BLOCK END
; *WERE RECEIVED INDICATING THAT THE RECEIVER RECOGNIZED
; *THE ABORT SEQUENCE (8 CONTIGUIOUS 1'S)
;*****

```

```

; TEST 42
;-----
TST42: MOV #42,TSTNO
MOV #TST43,NEXT
; R1 CONTAINS BASE DMC11 ADDRESS
; MASTER CLEAR DMC11
MSTCLR
CLR 4(R1)
; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
ROMCLK 122117
; PUT LINE UNIT IN BITSTUFF MODE
JSR PC,CLRIO
; DO THIS AFTER MODE IS SET
MOV #BIT11,(R1)
; SET LINE UNIT LOOP
JSR PC,CHAR
; LOAD SILO WITH 3 FLAGS
; AND A 301
301
JSR PC,OUTRDY
; WAIT FOR OUTRDY
ROMCLK
; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110
; LOAD 2ND 301 CHARACTER
DATACLK, 73
; CLOCK THE 301 IN AND 10 EXTRA TICKS

```

3272	021364	012737	000042 001226			
3273	021372	012737	021526 001216			
3274						
3275	021400	104412				
3276	021402	005061	000004			
3277	021406	104414				
3278	021410	122117				
3279	021412	004737	033374			
3280	021416	012711	004000			
3281	021422	004737	032230			
3282	021426	000301				
3283	021430	004737	032176			
3284	021434	104414				
3285	021436	122110				
3286	021440	104415	000073			

BASIC RECEIVER TESTS

3287	021444	004737	032652		JSR	PC, INRDY		:WAIT FOR INRDY
3288	021450	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3289	021452	021204			021204			:PORT4+IN DATA
3290	021454	016104	000004		MOV	4(R1), R4		:PUT "FOUND" IN R4
3291	021460	012705	000301		MOV	#301, R5		:PUT "EXPECTED" IN R5
3292	021464	120504			CMPB	R5, R4		:WAS A 301 RECEIVED?
3293	021466	001401			BEQ	1\$		
3294	021470	104010			HLT	10		:ERROR FIRST CHARACTER INCORRECT
3295	021472	004737	032652	1\$:	JSR	PC, INRDY		:WAIT FOR INRDY
3296	021476	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3297	021500	021244			021244			:READ LU-12
3298	021502	016104	000004		MOV	4(R1), R4		:PUT "FOUND" IN R4
3299	021506	042704	000375		BIC	#375, R4		:CLEAR UNWANTED BITS
3300	021512	012705	000002		MOV	#2, R5		:PUT "EXPECTED" IN R5
3301	021516	120504			CMPB	R5, R4		:IS BLOCK END SET?
3302	021520	001401			BEQ	3\$:BR IF YES
3303	021522	104032			HLT	32		:ERROR, BLOCK END NOT SET
3304	021524	104400		3\$:	SCOPE			:SCOPE THIS TEST
3305								
3306								
3307								
3308								:***** TEST 43 *****
3309								:*CABLE TURNAROUND TEST
3310								:*CLEAR LINE UNIT LOOP, SET DTR
3311								:*VERIFY THAT MODEM READY IS SET
3312								:*CLEAR DTR, VERIFY THAT MRDY IS CLEARED
3313								:*****
3314								
3315								: TEST 43
3316	021526	012737	000043	001226	TST43:	MOV	#43, TSTNO	
3317	021534	012737	021710	001216		MOV	#TST44, NEXT	
3318								:R1 CONTAINS BASE DMC11 ADDRESS
3319	021542	104412			MSTCLR			:MASTER CLEAR DMC11
3320	021544	032737	020000	001366	BIT	#BIT13, STAT1		:IS LINE UNIT M8202?
3321	021552	001004			BNE	+.12		:BR IF YES (DO TEST EVEN IF NO LOOP-BACK CONN)
3322	021554	032737	040000	001366	BIT	#BIT14, STAT1		:IS TURNAROUND CONNECTOR ON?
3323	021562	001451			BEQ	2\$:SKIP TEST IF NO
3324	021564	005011			CLR	(R1)		:CLEAR LINE UNIT LOOP
3325	021566	012761	000100	000004	MOV	#100, 4(R1)		:LOAD PORT4
3326	021574	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3327	021576	122113			122113			:SET DTR
3328	021600	104416	000002		TIMER,	2		:WAIT
3329	021604	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3330	021606	021264			021264			:PORT4+LU13
3331	021610	016104	000004		MOV	4(R1), R4		:PUT "FOUND" IN R4
3332	021614	042704	000223		BIC	#223, R4		:CLEAR UNWANTED BITS
3333	021620	012705	000110		MOV	#110, R5		:PUT "EXPECTED" IN R5
3334	021624	120504			CMPB	R5, R4		:IS MRDY SET?
3335	021626	001401			BEQ	1\$		
3336	021630	104011			HLT	11		:ERROR, MRDY NOT SET
3337	021632	005061	000004	1\$:	CLR	4(R1)		:CLEAR PORT4
3338	021636	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3339	021640	122113			122113			:CLEAR DTR
3340	021642	104416	000002		TIMER,	2		
3341	021646	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3342	021650	021264			021264			:PORT4+LU13

```

3343 021652 016104 000004      MOV      4(R1),R4      ;PUT "FOUND" IN R4
3344 021656 042704 000223      BIC      #223,R4      ;CLEAR UNWANTED BITS
3345 021662 005005              CLR      R5           ;PUT "EXPECTED" IN R5
3346 021664 032737 020000 001366  BIT      #BIT13,STAT1 ;IS LINE UNIT M8202?
3347 021672 001402              BEQ      .+6          ;BR IF NO
3348 021674 052705 000010      BIS      #BIT3,R5     ;MRDY SET ON M8202
3349 021700 120504              CMPB    R5,R4        ;IS MRDY CLEAR?
3350 021702 001401              BEQ      2$          ;
3351 021704 104011              HLT     11           ;ERROR, MRDY NOT CLEAR
3352 021706 104400              2$: SCOPE           ;SCOPE THIS TEST
3353
3354
3355 ;***** TEST 44 *****
3356 ;*CABLE TURNAROUND TEST
3357 ;*CLEAR LINE UNIT LOOP, LOAD OUT DATA SILO
3358 ;*VERIFY THAT ALL MODEM SIGNALS ARE SET
3359 ;*****
3360
3361 ; TEST 44
3362 -----
3363 021710 012737 000044 001226  TST44: MOV      #44,TSTNO
3364 021716 012737 022054 001216      MOV      #TST45,NEXT
3365
3366 021724 104412              MSTCLR                    ;R1 CONTAINS BASE DMC11 ADDRESS
3367 021726 032737 020000 001366  BIT      #BIT13,STAT1    ;MASTER CLEAR DMC11
3368 021734 001004              BNE      .+12            ;IS LINE UNIT M8202?
3369 021736 032737 040000 001366  BIT      #BIT14,STAT1    ;BR IF YES (DO TEST EVEN IF NO LOOP-BACK CONN)
3370 021744 001442              BEQ      1$             ;IS TURNAROUND CONNECTOR ON?
3371 021746 012711 004000              MOV      #BIT11,(R1)     ;SKIP TEST IF NO
3372 021752 012761 000100 000004  MOV      #100, 4(R1)     ;SET LINE UNIT LOOP
3373 021760 104414              ROMCLK                    ;LOAD PORT4
3374 021762 122113              122113                    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3375 021764 104416 000002              TIMER, 2                 ;CLEAR ALL MODEM SIGNALS, EXCEPT DTR
3376 021770 012761 000001 000004  MOV      #1,4(R1)        ;WAIT
3377 021776 104414              ROMCLK                    ;LOAD PORT4
3378 022000 122111              122111                    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3379 022002 004537 033332              JSR     R5,MESLD         ;SET SOM
3380 022006 033614              MESDAT                    ;FILL OUT DATA SILO
3381 022010 000100              64.                       ;WITH 64 CHARACTERS
3382 022012 012700 000050              MOV      #50,R0          ;PREPARE FOR DELAY
3383 022016 005011              CLR     (R1)             ;CLEAR LINE UNIT LOOP
3384 022020
3385 022020 104414              2$: ROMCLK                    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3386 022022 021264              021264                    ;PORT4+LUI3
3387 022024 016104 000004              MOV      4(R1),R4        ;PUT "FOUND" IN R4
3388 022030 042704 000223              BIC      #223,R4        ;CLEAR UNWANTED BITS
3389 022034 012705 000154              MOV      #154,R5        ;PUT "EXPECTED" IN R5
3390 022040 120504              CMPB    R5,R4           ;COMPARE EXPECTED AND FOUND
3391 022042 001403              BEQ      1$             ;BR IF OK
3392 022044 005300              DEC     R0              ;DEC DELAY COUNT
3393 022046 001364              BNE     2$             ;BR IF NOT ZERO
3394 022050 104011              HLT     11             ;ERROR, ALL SIGNALS ARE NOT SET
3395 022052 104400              1$: SCOPE           ;SCOPE THIS TEST
3396
3397
3398 ;***** TEST 45 *****

```

```

3399                                     ;*TEST OF CRC OPERATION
3400                                     ;*USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
3401                                     ;*0, VERIFY THE LSB OF THE BCC ON EACH SHIFT
3402                                     ;*TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
3403                                     ;*****
3404
3405                                     ; TEST 45
3406                                     ;-----
3407 022054 012737 000045 001226          TST45: MOV      #45,TSTNO
3408 022062 012737 022420 001216          MOV      #TST46,NEXT
3409 022070 012737 022124 001220          MOV      #64$,LOCK
3410
3411 022076 104412                                MSTCLR
3412 022100 005061 000004                                CLR      4(R1)
3413 022104 104414                                ROMCLK
3414 022106 122117 122117                                122117
3415 022110 004737 033374                                JSR      PC,CLRIO
3416 022114 005037 033612                                CLR      BITCON
3417 022120 012711 004000                                MOV      #BIT11,(R1)
3418 022124 004737 033374          64$: JSR      PC,CLRIO
3419 022130 005000                                CLR      RO
3420 022132 012737 102010 033030          MOV      #CRC.CCITT,XPOLY
3421 022140 012737 000000 022204          MOV      #0,66$
3422 022146 005037 022206                                CLR      67$
3423 022152 005137 022206                                COM      67$
3424 022156 004737 033034                                JSR      PC,BCCLD
3425 022162 000000                                0
3426 022164 104415 000021                                DATACLK, 21
3427 022170 104415 000001          65$: DATACLK, 1
3428 022174 005200                                INC      RO
3429 022176 004537 032706                                JSR      RS,SIMBCC
3430 022202 000001                                1
3431 022204 000000          66$: 0
3432 022206 000000          67$: 0
3433 022210 103405                                BCS     68$
3434 022212 004737 033146                                JSR     PC,GETQ0
3435 022216 103006                                BCC     69$
3436 022220 104012                                HLT     12
3437 022222 000404                                BR      69$
3438 022224 004737 033146          68$: JSR     PC,GETQ0
3439 022230 103401                                BCS     69$
3440 022232 104016                                HLT     16
3441 022234          69$:
3442 022234 006037 022204                                ROR     66$
3443 022240 013737 033032 022206          MOV     CALBCC,67$
3444 022246 022700 000010                                CMP     #10,RO
3445 022252 001346                                BNE     65$
3446 022254 104401                                SCOPE1
3447 022256 012737 022264 001220          MOV     #71$,LOCK
3448 022264 004737 033374          71$: JSR     PC,CLRIO
3449 022270 005000                                CLR     RO
3450 022272 012737 102010 033030          MOV     #CRC.CCITT,XPOLY
3451 022300 012737 000000 022344          MOV     #0,73$
3452 022306 005037 022346                                CLR     74$
3453 022312 005137 022346                                COM     74$
3454 022316 004737 033034                                JSR     PC,BCCLD

```

```

;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;CLEAR PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PUT LINE UNIT IN BITSTUFF MODE
;DO THIS AFTER MODE IS SET
;CONSECUTIVE 1'S COUNTER INIT TO 0
;SET LU LOOP
;CLEAR BCC REGISTERS
;START SHIFT COUNTER AT ZERO
;LOAD POLYNOMIAL FOR SOFTWARE BCC
;LOAD CHAR FOR SOFTWARE BCC
;CLEAR OLD SOFTWARE BCC
;START AT -1
;LOAD OUT SILO WITH 2 SYNC5
;AND THE CHARACTER 0
;GET TRANSMITTER ACTIVE
;SHIFT BCC ONCE
;BUMP SHIFT COUNT
;CALCULATE SOFTWARE BCC LSB
;ONE SHIFT
;DATA CHARACTER
;OLD BCC
;BR IF SOFT BCC LSB IS SET
;GET HARDWARE TRANSMITTER BCC LSB
;BR IF HARD BCC LSB IS CLEAR
;ERROR, BCC LSB IS SET
;CONTINUE
;GET HARDWARE TRANSMITTER BCC LSB
;BR IF HARD BCC LSB IS SET
;ERROR, HARD BCC LSB IS CLEAR
;SHIFT SOFT DATA
;LOAD OLD SOFT BCC
;DONE YET?
;BR IF NOT DONE
;SCOPE SUBTEST (SW09=1)
;NEW SCOPE1
;CLEAR BCC REGISTERS
;START SHIFT COUNTER AT ZERO
;LOAD POLYNOMIAL FOR SOFTWARE BCC
;LOAD CHAR FOR SOFTWARE BCC
;CLEAR OLD SOFTWARE BCC
;START AT -1
;LOAD OUT SILO WITH 2 SYNC5

```

```

3455 022322 000000          0          :AND THE CHARACTER 0
3456 022324 104415 000032  DATACLK,          32 :GET RECEIVER ACTIVE
3457 022330 104415 000001 72$: DATACLK,          1 :SHIFT BCC ONCE
3458 022334 005200          1 :BUMP SHIFT COUNT
3459 022336 004537 032706  JSR      RS,SIMBCC :CALCULATE SOFTWARE BCC LSB
3460 022342 000001          1 :ONE SHIFT
3461 022344 000000          73$: 0 :DATA CHARACTER
3462 022346 000000          74$: 0 :OLD BCC
3463 022350 103405          BCS      75$ :BR IF SOFT BCC LSB IS SET
3464 022352 004737 033160  JSR      PC,GETQI :GET HARDWARE RECEIVER BCC LSB
3465 022356 103006          BCC      76$ :BR IF HARD BCC LSB IS CLEAR
3466 022360 104013          HLT      13 :ERROR, BCC LSB IS SET
3467 022362 000404          BR       76$ :CONTINUE
3468 022364 004737 033160 75$: JSR      PC,GETQI :GET HARDWARE RECEIVER BCC LSB
3469 022370 103401          BCS      76$ :BR IF HARD BCC LSB IS SET
3470 022372 104017          HLT      17 :ERROR, BCC LSB IS CLEAR
3471 022374          76$:
3472 022374 006037 022344  ROR      73$ :SHIFT SOFT DATA
3473 022400 013737 033032 022346  MOV      CALBCC,74$ :LOAD OLD SOFT BCC
3474 022406 022700 000010  CMP      #10,R0 :DONE YET?
3475 022412 001346          BNE      72$ :BR IF NOT DONE
3476 022414 104401          SCOPE1 :SCOPE SUBTEST (SW09=1)
3477 022416 104400          77$: SCOPE :SCOPE THIS TEST
3478
3479
3480 ;***** TEST 46 *****
3481 ;*TEST OF CRC OPERATION
3482 ;*USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
3483 ;*377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
3484 ;*TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
3485 ;:*****
3486
3487 ; TEST 46
3488 ;-----
3489 022420 012737 000046 001226 TST46: MOV      #46,TSTNO
3490 022426 012737 023012 001216  MOV      #TST47,NEXT
3491 022434 012737 022470 001220  MOV      #64$,LOCK
3492
3493 022442 104412          MSTCLR :R1 CONTAINS BASE DMC11 ADDRESS
3494 022444 005061 000004  CLR      4(R1) :MASTER CLEAR DMC11
3495 022450 104414          ROMCLK :CLEAR PORT4
3496 022452 122117          122117 :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3497 022454 004737 033374  JSR      PC,CLRIO :PUT LINE UNIT IN BITSTUFF MODE
3498 022460 005037 033612  CLR      BITCON :DO THIS AFTER MODE IS SET
3499 022464 012711 004000  MOV      #BIT11,(R1) :CONSECUTIVE 1'S COUNTER INIT TO 0
3500 022470 004737 033374 64$: JSR      PC,CLRIO :SET LU LOOP
3501 022474 005000          CLR      R0 :CLEAR BCC REGISTERS
3502 022476 012737 102010 033030  MOV      #CRC.CCITT,XPOLY :START SHIFT COUNTER AT ZERO
3503 022504 012737 000377 022570  MOV      #377,66$; :LOAD POLYNOMIAL FOR SOFTWARE BCC
3504 022512 005037 022572          CLR      67$ :LOAD CHAR FOR SOFTWARE BCC
3505 022516 005137 022572          COM      67$ :CLEAR OLD SOFTWARE BCC
3506 022522 004737 033034  JSR      PC,BCCLD :START AT -1
3507 022526 000377          377 :LOAD OUT SILO WITH 2 SYNC'S
3508 022530 104415 000021  DATACLK,          21 :AND THE CHARACTER 377
3509 022534 005037 033612  CLR      BITCON :GET TRANSMITTER ACTIVE
3510 022540 005037 022554  CLR      60$ :CLEAR BIT COUNTER

```


3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622

023012 012737 000047 001226
023020 012737 023356 001216
023026 012737 023062 001220

023034 104412
023036 005061 000004
023042 104414
023044 122117
023046 004737 033374
023052 005037 033612
023056 012711 004000
023062 004737 033374
023066 005000
023070 012737 102010 033030
023076 012737 000125 023142
023104 005037 023144
023110 005137 023144
023114 004737 033034
023120 000125
023122 104415 000021
023126 104415 000001
023132 005200
023134 004537 032706
023140 000001
023142 000000
023144 000000
023146 103405
023150 004737 033146
023154 103006
023156 104012
023160 000404
023162 004737 033146
023166 103401
023170 104016
023172
023172 006037 023142
023176 013737 033032 023144
023204 022700 000010
023210 001346
023212 104401
023214 012737 023222 001220
023222 004737 033374
023226 005000
023230 012737 102010 033030
023236 012737 000125 023302
023244 005037 023304

```
***** TEST 47 *****  
: *TEST OF CRC OPERATION  
: *USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER  
: *125, VERIFY THE LSB OF THE BCC ON EACH SHIFT  
: *TEST TRANSMITTER FIRST THEN THE RECEIVER BCC  
: *****  
: TEST 47  
:-----  
TST47: MOV #47,TSTNO  
MOV #TST50,NEXT  
MOV #64$,LOCK  
  
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS  
CLR 4(R1) ;MASTER CLEAR DMC11  
ROMCLK ;CLEAR PORT4  
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE  
CLR BITCON ;DO THIS AFTER MODE IS SET  
MOV #BIT11,(R1) ;CONSECUTIVE 1'S COUNTER INIT TO 0  
64$: JSR PC,CLRIO ;SET LU LOOP  
CLR RO ;CLEAR BCC REGISTERS  
MOV #CRC.CCITT,XPOLY ;START SHIFT COUNTER AT ZERO  
MOV #125,66$ ;LOAD POLYNOMIAL FOR SOFTWARE BCC  
CLR 67$ ;LOAD CHAR FOR SOFTWARE BCC  
COM 67$ ;CLEAR OLD SOFTWARE BCC  
JSR PC,BCCLD ;START AT -1  
125 ;LOAD OUT SILO WITH 2 SYNC  
DATACLK, 21 ;AND THE CHARACTER 125  
65$: DATACLK, 1 ;GET TRANSMITTER ACTIVE  
INC RO ;SHIFT BCC ONCE  
JSR R5,SIMBCC ;BUMP SHIFT COUNT  
1 ;CALCULATE SOFTWARE BCC LSB  
66$: 0 ;ONE SHIFT  
67$: 0 ;DATA CHARACTER  
BCS 68$ ;OLD BCC  
JSR PC,GETQ0 ;BR IF SOFT BCC LSB IS SET  
BCC 69$ ;GET HARDWARE TRANSMITTER BCC LSB  
HLT 12 ;BR IF HARD BCC LSB IS CLEAR  
68$: BR 69$ ;ERROR, BCC LSB IS SET  
JSR PC,GETQ0 ;CONTINUE  
BCS 69$ ;GET HARDWARE TRANSMITTER BCC LSB  
HLT 16 ;BR IF HARD BCC LSB IS SET  
69$: ;ERROR, HARD BCC LSB IS CLEAR  
ROR 66$ ;SHIFT SOFT DATA  
MOV CALBCC,67$ ;LOAD OLD SOFT BCC  
CMP #10,RO ;DONE YET?  
BNE 65$ ;BR IF NOT DONE  
SCOPE1 ;SCOPE SUBTEST (SW09=1)  
71$: MOV #71$,LOCK ;NEW SCOPE1  
JSR PC,CLRIO ;CLEAR BCC REGISTERS  
CLR RO ;START SHIFT COUNTER AT ZERO  
MOV #CRC.CCITT,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE BCC  
MOV #125,73$ ;LOAD CHAR FOR SOFTWARE BCC  
CLR 74$ ;CLEAR OLD SOFTWARE BCC
```

```

3623 023250 005137 023304 COM 74$ ;START AT -1
3624 023254 004737 033034 JSR PC,BCCLD ;LOAD OUT SILO WITH 2 SYNCs
3625 023260 000125 125 ;AND THE CHARACTER 125
3626 023262 104415 000032 DATACLK, 32 ;GET RECEIVER ACTIVE
3627 023266 104415 000001 72$: DATACLK, 1 ;SHIFT BCC ONCE
3628 023272 005200 INC R0 ;BUMP SHIFT COUNT
3629 023274 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFTWARE BCC LSB
3630 023300 000001 1 ;ONE SHIFT
3631 023302 000000 73$: 0 ;DATA CHARACTER
3632 023304 000000 74$: 0 ;OLD BCC
3633 023306 103405 BCS 75$ ;BR IF SOFT BCC LSB IS SET
3634 023310 004737 033160 JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3635 023314 103006 BCC 76$ ;BR IF HARD BCC LSB IS CLEAR
3636 023316 104013 HLT 13 ;ERROR, BCC LSB IS SET
3637 023320 000404 BR 76$ ;CONTINUE
3638 023322 004737 033160 75$: JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3639 023326 103401 BCS 76$ ;BR IF HARD BCC LSB IS SET
3640 023330 104017 HLT 17 ;ERROR, BCC LSB IS CLEAR
3641 023332 76$:
3642 023332 006037 023302 ROR 73$ ;SHIFT SOFT DATA
3643 023336 013737 033032 023304 MOV CALBCC,74$ ;LOAD OLD SOFT BCC
3644 023344 022700 000010 CMP #10,R0 ;DONE YET?
3645 023350 001346 BNE 72$ ;BR IF NOT DONE
3646 023352 104401 SCOPI ;SCOPE SUBTEST (SW09=1)
3647 023354 104400 77$: SCOPE ;SCOPE THIS TEST
3648
3649
3650 ;***** TEST 50 *****
3651 ;*TEST OF CRC OPERATION
3652 ;*USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
3653 ;*252, VERIFY THE LSB OF THE BCC ON EACH SHIFT
3654 ;*TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
3655 ;*****
3656
3657 ; TEST 50
3658 ;-----
3659 023356 012737 000050 001226 TST50: MOV #50,TSTNO
3660 023364 012737 023722 001216 MOV #TST51,NEXT
3661 023372 012737 023426 001220 MOV #64$,LOCK
3662
3663 023400 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3664 023402 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
3665 023406 104414 ROMCLK ;CLEAR PORT4
3666 023410 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3667 023412 004737 033374 JSR PC,CLR10 ;PUT LINE UNIT IN BITSTUFF MODE
3668 023416 005037 033612 CLR BITCON ;DO THIS AFTER MODE IS SET
3669 023422 012711 004000 MOV #BIT11,(R1) ;CONSECUTIVE 1'S COUNTER INIT TO 0
3670 023426 004737 033374 64$: JSR PC,CLR10 ;SET LU LOOP
3671 023432 005000 CLR R0 ;CLEAR BCC REGISTERS
3672 023434 012737 102010 033030 MOV #CRC.CCITT,XPOLY ;START SHIFT COUNTER AT ZERO
3673 023442 012737 000252 023506 MOV #252,66$ ;LOAD POLYNOMIAL FOR SOFTWARE BCC
3674 023450 005037 023510 CLR 67$ ;LOAD CHAR FOR SOFTWARE BCC
3675 023454 005137 023510 COM 67$ ;CLEAR OLD SOFTWARE BCC
3676 023460 004737 033034 JSR PC,BCCLD ;START AT -1
3677 023464 000252 252 ;LOAD OUT SILO WITH 2 SYNCs
3678 023466 104415 000021 DATACLK, 21 ;AND THE CHARACTER 252
;GET TRANSMITTER ACTIVE

```

BASIC RECEIVER TESTS

3679	023472	104415	000001	65\$:	DATACLK, 1	:SHIFT BCC ONCE
3680	023476	005200			INC RO	:BUMP SHIFT COUNT
3681	023500	004537	032706		JSR R5, SIMBCC	:CALCULATE SOFTWARE BCC LSB
3682	023504	000001			1	:ONE SHIFT
3683	023506	000000		66\$:	0	:DATA CHARACTER
3684	023510	000000		67\$:	0	:OLD BCC
3685	023512	103405			BCS 68\$:BR IF SOFT BCC LSB IS SET
3686	023514	004737	033146		JSR PC, GETQ0	:GET HARDWARE TRANSMITTER BCC LSB
3687	023520	103006			BCC 69\$:BR IF HARD BCC LSB IS CLEAR
3688	023522	104012			HLT 12	:ERROR, BCC LSB IS SET
3689	023524	000404			BR 69\$:CONTINUE
3690	023526	004737	033146	68\$:	JSR PC, GETQ0	:GET HARDWARE TRANSMITTER BCC LSB
3691	023532	103401			BCS 69\$:BR IF HARD BCC LSB IS SET
3692	023534	104016			HLT 16	:ERROR, HARD BCC LSB IS CLEAR
3693	023536			69\$:		
3694	023536	006037	023506		ROR 66\$:SHIFT SOFT DATA
3695	023542	013737	033032	023510	MOV CALBCC, 67\$:LOAD OLD SOFT BCC
3696	023550	022700	000010		CMP #10, RO	:DONE YET?
3697	023554	001346			BNE 65\$:BR IF NOT DONE
3698	023556	104401			SCOPE1	:SCOPE SUBTEST (SW09=1)
3699	023560	012737	023566	001220	MOV #71\$, LOCK	:NEW SCOPE1
3700	023566	004737	033374	71\$:	JSR PC, CLRIO	:CLEAR BCC REGISTERS
3701	023572	005000			CLR RO	:START SHIFT COUNTER AT ZERO
3702	023574	012737	102010	033030	MOV #CRC.CCITT, XPOLY	:LOAD POLYNOMIAL FOR SOFTWARE BCC
3703	023602	012737	000252	023646	MOV #252, 73\$:LOAD CHAR FOR SOFTWARE BCC
3704	023610	005037	023650		CLR 74\$:CLEAR OLD SOFTWARE BCC
3705	023614	005137	023650		COM 74\$:START AT -1
3706	023620	004737	033034		JSR PC, BCCLD	:LOAD OUT SILO WITH 2 SYNC
3707	023624	000252			252	:AND THE CHARACTER 252
3708	023626	104415	000032		DATACLK, 32	:GET RECEIVER ACTIVE
3709	023632	104415	000001	72\$:	DATACLK, 1	:SHIFT BCC ONCE
3710	023636	005200			INC RO	:BUMP SHIFT COUNT
3711	023640	004537	032706		JSR R5, SIMBCC	:CALCULATE SOFTWARE BCC LSB
3712	023644	000001			1	:ONE SHIFT
3713	023646	000000		73\$:	0	:DATA CHARACTER
3714	023650	000000		74\$:	0	:OLD BCC
3715	023652	103405			BCS 75\$:BR IF SOFT BCC LSB IS SET
3716	023654	004737	033160		JSR PC, GETQI	:GET HARDWARE RECEIVER BCC LSB
3717	023660	103006			BCC 76\$:BR IF HARD BCC LSB IS CLEAR
3718	023662	104013			HLT 13	:ERROR, BCC LSB IS SET
3719	023664	000404			BR 76\$:CONTINUE
3720	023666	004737	033160	75\$:	JSR PC, GETQI	:GET HARDWARE RECEIVER BCC LSB
3721	023672	103401			BCS 76\$:BR IF HARD BCC LSB IS SET
3722	023674	104017			HLT 17	:ERROR, BCC LSB IS CLEAR
3723	023676			76\$:		
3724	023676	006037	023646		ROR 73\$:SHIFT SOFT DATA
3725	023702	013737	033032	023650	MOV CALBCC, 74\$:LOAD OLD SOFT BCC
3726	023710	022700	000010		CMP #10, RO	:DONE YET?
3727	023714	001346			BNE 72\$:BR IF NOT DONE
3728	023716	104401			SCOPE1	:SCOPE SUBTEST (SW09=1)
3729	023720	104400		77\$:	SCOPE	:SCOPE THIS TEST
3730						
3731						
3732						
3733						
3734						

```

:***** TEST 51 *****
:*TRANSMITTER CRC TEST
:*USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY

```

BASIC RECEIVER TESTS

;*COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT
;*****

; TEST 51

TST51: MOV #51,TSTNO
MOV #TST52,NEXT

MSTCLR
CLR 4(R1)
ROMCLK 122117
JSR PC,CLRIO
CLR BITCON
MOV #BIT11,(R1)
CLR R3
CLR R4
CLR R5
CLR 4\$
COM 4\$
MOV #CRC.CCITT,XPOLY
JSR PC,SYNLD
MOV R4,4(R1)
ROMCLK 122110
INC R4
MOV R4,4(R1)
ROMCLK 122110
INC R4
MOV R4,4(R1)
ROMCLK 122110
JSR PC,OCOR
DATACLK,21
MOV R5,10\$
MOV #1,R0
MOV R5,3\$
DATACLK,1
JSR R5,STFFCK
0
1
JSR R5,SIMBCC
1
0
0
BCS 5\$
JSR PC,GETQ0
BCC 6\$
HLT 20
BR 6\$
JSR PC,GETQ0
BCS 6\$
HLT 21

;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;CLEAR PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PUT LINE UNIT IN BITSTUFF MODE
;DO THIS AFTER MODE IS SET
;CONSECUTIVE 1'S COUNTER INIT TO 0
;SET LINE UNIT LOOP
;ZERO BIT COUNT
;R4 CONTAINS CHAR TO BE LOADED IN SILO
;R5 CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
;CLEAR SOFT BCC
;START AT -1
;LOAD POLYNOMIAL
;LOAD SILO WITH 2 SYNCS, SOM SET
;PORT4+CHAR
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD OUT DATA
;INCREMENT TO NEXT CHARACTER
;PORT4+CHAR
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD OUT DATA
;INCREMENT TO NEXT CHARACTER
;PORT4+CHAR
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD OUT DATA
;WAIT FOR OCOR
;CLOCK DATA
;START WITH ZERO
;START COUNT AT 1
;LOAD CHAR FOR SOFT CRC
;SHIFT BCC ONCE
;CHECK BIT STUFFING
;CHARACTER
;SHIFT COUNT
;CALCULATE SOFT BCC
;SOFT SHIFT COUNT
;SOFT CHARACTER
;OLD SOFT BCC
;BR IF SOFT BCC LSB IS SET
;GET HARDWARE TRANSMITTER BCC LSB
;BR IF OK (CLEARED)
;ERROR, BCC LSB WAS SET
;CONTINUE WITH TEST
;GET HARDWARE TRANSMITTER BCC LSB
;BR IF OK (SET)
;ERROR, BCC LSB WAS CLEAR

3735
3736
3737
3738
3739
3740 023722 012737 000051 001226
3741 023730 012737 024244 001216
3742
3743 023736 104412
3744 023740 005061 000004
3745 023744 104414
3746 023746 122117
3747 023750 004737 033374
3748 023754 005037 033612
3749 023760 012711 004000
3750 023764 005003
3751 023766 005004
3752 023770 005005
3753 023772 005037 024120
3754 023776 005137 024120
3755 024002 012737 102010 033030
3756 024010 004737 033176
3757 024014 010461 000004
3758 024020 104414
3759 024022 122110
3760 024024 005204
3761 024026 010461 000004
3762 024032 104414
3763 024034 122110
3764 024036 005204
3765 024040 010461 000004
3766 024044 104414
3767 024046 122110
3768 024050 004737 032044
3769 024054 104415 000021
3770 024060 010537 024104
3771 024064 012700 000001
3772 024070 010537 024116
3773 024074 104415 000001
3774 024100 004537 033474
3775 024104 000000
3776 024106 000001
3777 024110 004537 032706
3778 024114 000001
3779 024116 000000
3780 024120 000000
3781 024122 103405
3782 024124 004737 033146
3783 024130 103006
3784 024132 104020
3785 024134 000404
3786 024136 004737 033146
3787 024142 103401
3788 024144 104021
3789
3790 024146

3791	024146	006037	024104		ROR	10\$;SHIFT CHAR FOR STUFF CHECK
3792	024152	005300			DEC	RO	;DEC STUFF CHECK SHIFT COUNT
3793	024154	001004			BNE	11\$;BR IF NOT DONE THIS CHARACTER
3794	024156	012700	000010		MOV	#10,R0	;RESET BIT COUNT TO 10
3795	024162	010537	024104		MOV	R5,10\$;LOAD NEXT CHAR FOR STUFF CHECK
3796	024166			11\$:			
3797	024166	006037	024116		ROR	3\$;SHIFT SOFT DATA
3798	024172	013737	033032	024120	MOV	CALBCC,4\$;LOAD OLD SOFT BCC
3799	024200	005203			INC	R3	;INCREMENT BIT COUNTER
3800	024202	022703	000010		CMP	#10,R3	;DONE A FULL CHARACTER YET?
3801	024206	001332			BNE	2\$;BR IF NO
3802	024210	005003			CLR	R3	;RESTART BIT COUNTER
3803	024212	005204			INC	R4	;INCREMENT DATA FOR SILO
3804	024214	022704	000400		CMP	#400,R4	;DONE BINARY COUNT YET?
3805	024220	003404			BLE	9\$;BR IF YES
3806	024222	010461	000004		MOV	R4,4(R1)	;PORT4+DATA
3807	024226	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3808	024230	122110			122110		;LOAD OUT DATA
3809	024232	005205		9\$:	INC	R5	;INCREMENT DATA
3810	024234	022705	000400		CMP	#400,R5	;DONE BINARY PATTERN YET?
3811	024240	001313			BNE	1\$;BR IF NO
3812	024242	104400		7\$:	SCOPE		;SCOPE THIS TEST

```

:***** TEST 52 *****
:*RECEIVER CRC TEST
:*USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY
:*COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT
:*****

```

: TEST 52

3823	024244	012737	000052	001226	TST52:	MOV	#52,TSTNO	
3824	024252	012737	024602	001216		MOV	#TST53,NEXT	
3825								;R1 CONTAINS BASE DMC11 ADDRESS
3826	024260	104412			MSTCLR			;MASTER CLEAR DMC11
3827	024262	005061	000004		CLR	4(R1)		;CLEAR PORT4
3828	024266	104414			ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3829	024270	122117			122117			;PUT LINE UNIT IN BITSTUFF MODE
3830	024272	004737	033374		JSR	PC,CLR10		;DO THIS AFTER MODE IS SET
3831	024276	005037	033612		CLR	BITCON		;CONSECUTIVE 1'S COUNTER INIT TO 0
3832	024302	012711	004000		MOV	#BIT11,(R1)		;SET LINE UNIT LOOP
3833	024306	005003			CLR	R3		;ZERO BIT COUNT
3834	024310	005004			CLR	R4		;R4 CONTAINS CHAR TO BE LOADED IN SILO
3835	024312	005005			CLR	R5		;R5 CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
3836	024314	005037	024446		CLR	4\$;CLEAR SOFT BCC
3837	024320	005137	024446		COM	4\$;START AT -1
3838	024324	012737	102010	033030	MOV	#CRC.CCITT,XPOLY		;LOAD POLYNOMIAL
3839	024332	004737	033176		JSR	PC,SYNLD		;LOAD SILO WITH 2 SYNCs, SOM SET
3840	024336	010461	000004		MOV	R4,4(R1)		;PORT4+CHAR
3841	024342	104414			ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3842	024344	122110			122110			;LOAD OUT DATA
3843	024346	005204			INC	R4		;INCREMENT TO NEXT CHARACTER
3844	024350	010461	000004		MOV	R4,4(R1)		;PORT4+CHAR
3845	024354	104414			ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3846	024356	122110			122110			;LOAD OUT DATA

3847	024360	005204		INC	R4		; INCREMENT TO NEXT CHARACTER
3848	024362	010461	000004	MOV	R4,4(R1)		; PORT4+CHAR
3849	024366	104414		ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3850	024370	122110		122110			; LOAD OUT DATA
3851	024372	004737	032044	JSR	PC,OCOR		; WAIT FOR OCOR
3852	024376	104415	000032	DATACLK,	32		; CLOCK DATA
3853	024402	010537	024432	MOV	R5,10\$; START WITH ZERO
3854	024406	005237	024432	INC	10\$; TRANSMITTER IS ONE CHAR AHEAD
3855	024412	012700	000010	MOV	#10,R0		; R0 = CHAR COUNT
3856	024416	010537	024444	MOV	R5,3\$; LOAD CHAR FOR SOFT CRC
3857	024422	104415	000001	DATACLK,	1		; SHIFT BCC ONCE
3858	024426	004537	033474	JSR	R5,STFFCK		; CHECK BIT STUFFING
3859	024432	000000		0			; CHARACTER
3860	024434	000001		1			; SHIFT COUNT
3861	024436	004537	032706	JSR	R5,SIMBCC		; CALCULATE SOFT BCC
3862	024442	000001		1			; SOFT SHIFT COUNT
3863	024444	000000		0			; SOFT CHARACTER
3864	024446	000000		0			; OLD SOFT BCC
3865	024450	103405		BCS	5\$; BR IF SOFT BCC LSB IS SET
3866	024452	004737	033160	JSR	PC,GETQI		; GET HARDWARE RECEIVER BCC LSB
3867	024456	103006		BCC	6\$; BR IF OK (CLEARED)
3868	024460	104022		HLT	22		; ERROR, BCC LSB WAS SET
3869	024462	000404		BR	6\$; CONTINUE WITH TEST
3870	024464	004737	033160	JSR	PC,GETQI		; GET HARDWARE RECEIVER BCC LSB
3871	024470	103401		BCS	6\$; BR IF OK (SET)
3872	024472	104023		HLT	23		; ERROR, BCC LSB WAS CLEAR
3873							
3874	024474						
3875	024474	006037	024432	ROR	10\$; SHIFT CHAR FOR STUFF CHECK
3876	024500	005300		DEC	R0		; DEC STUFF CHECK SHIFT COUNT
3877	024502	001010		BNE	11\$; BR IF NOT DONE THIS CHARACTER
3878	024504	012700	000010	MOV	#10,R0		; RESET BIT COUNT TO 10
3879	024510	010537	024432	MOV	R5,10\$; LOAD NEXT CHAR FOR STUFF CHECK
3880	024514	005237	024432	INC	10\$; TRANSMITTER IS 2 CHAR AHEAD
3881	024520	005237	024432	INC	10\$		
3882	024524						
3883	024524	006037	024444	ROR	3\$; SHIFT SOFT DATA
3884	024530	013737	033032 024446	MOV	CALBCC,4\$; LOAD OLD SOFT BCC
3885	024536	005203		INC	R3		; INCREMENT BIT COUNTER
3886	024540	022703	000010	CMP	#10,R3		; DONE A FULL CHARACTER YET?
3887	024544	001326		BNE	2\$; BR IF NO
3888	024546	005003		CLP	R3		; RESTART BIT COUNTER
3889	024550	005204		INC	R4		; INCREMENT DATA FOR SILO
3890	024552	022704	000400	CMP	#400,R4		; DONE BINARY COUNT YET?
3891	024556	003404		BLE	9\$; BR IF YES
3892	024560	010461	000004	MOV	R4,4(R1)		; PORT4+DATA
3893	024564	104414		ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3894	024566	122110		122110			; LOAD OUT DATA
3895	024570	005205		INC	R5		; INCREMENT DATA
3896	024572	022705	000400	CMP	#400,R5		; DONE BINARY PATTERN YET?
3897	024576	001307		BNE	1\$; BR IF NO
3898	024600	104400		SCOPE			; SCOPE THIS TEST
3899							
3900							
3901							
3902							

***** TEST 53 *****
*TRANSMITTER BITSTUFF CRC TEST

```

3903 ;*THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
3904 ;*BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
3905 ;*WINDOW. THE FOUR CHARACTERS ARE 0,125,252,377
3906 ;*THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC
3907 ;:*****
3908
3909 ;
3910 ; TEST 53
3911 024602 012737 000053 001226 TST53: MOV #53,TSTNO
3912 024610 012737 025304 001216 MOV #TST54,NEXT
3913
3914 024616 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3915 024620 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
3916 024624 104414 ROMCLK ;CLEAR PORT4
3917 024626 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3918 024630 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
3919 024634 005037 033612 CLR BITCON ;DO THIS AFTER MODE IS SET
3920 ;CONSECUTIVE 1'S COUNTER INIT TO 0
3921 ;LOAD OUT DATA SILO
3922
3923 024640 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
3924 024644 012704 033614 MOV #MESDAT,R4 ;LOAD POINTER TO DATA
3925 024650 005037 024760 CLR 10$ ;CLEAR SOFT BCC
3926 024654 005137 024760 COM 10$ ;START AT -1
3927 024660 012700 000004 MOV #4,R0 ;LOAD CHARACTER COUNT
3928 024664 004737 033176 JSR PC,SYNLD ;LOAD 2 FLAG CHARACTERS IN OUT SILO
3929 024670 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUTRDY
3930 024674 004537 033332 JSR R5,MESLD ;LOAD SILO WITH 4 CHAR MESS
3931 024700 033614 MESDAT ;ADDRESS OF MESSAGE
3932 024702 000004 4 ;NUMBER OF CHARACTERS
3933 024704 004737 033306 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
3934 024710 004737 033306 JSR PC,EOM
3935 024714 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR
3936 024720 005003 CLR R3 ;CLEAR BIT COUNTER
3937 024722 104415 000022 DATACLK,22 ;CLOCK DATA
3938 024726 112405 12$: MOVB (R4)+,R5 ;LOAD R5 WITH CHAR
3939 024730 010502 MOV R5,R2 ;LOAD R2 WITH CHAR
3940
3941 ;CHECK FIRST FOUR CHARACTER MESSAGE
3942 ;IN THE BIT WINDOW (0,125,252,377)
3943
3944 024732 010537 025026 MOV R5,71$ ;LOAD FOR STUFF CHECK
3945 024736 012737 102010 033030 MOV #CRC.CCITT,XPOLY ;LOAD POLYNOMIAL
3946 024744 010537 024756 MOV R5,67$ ;LOAD SOFT CHAR FOR BCC
3947 024750 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFT BCC
3948 024754 000010 10 ;SHIFT COUNT
3949 024756 000000 67$: 0 ;CHARACTER
3950 024760 000000 10$: 0 ;OLD BCC
3951 024762 013737 033032 024760 MOV CALBCC,10$ ;LOAD SOFT BCC FOR NEXT SHIFT
3952 024770 104415 000001 64$: DATACLK, 1 ;SHIFT DATA IN TO BIT WINDOW
3953 024774 106002 RORB R2 ;SHIFT SOFT DATA
3954 024776 103005 BCC 65$ ;BR IF A SPACE
3955 025000 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
3956 025004 103406 BCS 66$ ;BR IF OK (MARK)
3957 025006 104006 HLT 6 ;ERROR, BIT WINDOW WAS A SPACE
3958 025010 000404 BR 66$ ;CONTINUE

```

3959	025012	004737	032012	65\$:	JSR	PC,GETSI	;LOOK AT BIT WINDOW
3960	025016	103001			BCC	66\$;BR IF OK (SPACE)
3961	025020	104006			HLT	6	;ERROR, BIT WINDOW WAS A MARK
3962	025022			66\$:			
3963	025022	004537	033474		JSR	R5,STFFCK	
3964	025026	000000		71\$:	0		
3965	025030	000001			1		
3966	025032	110237	025026		MOV#	R2,71\$;SHIFT FOR NEXT STUFF CHECK
3967	025036	005203			INC	R3	;BUMP BIT COUNTER
3968	025040	022703	000010		CMP	#10,R3	;DONE FULL 8 BITS YET
3969	025044	001351			BNE	64\$;BR IF NO
3970	025046	005003			CLR	R3	;CLEAR BIT COUNTER
3971	025050	005300			DEC	RO	;DEC CHARACTER COUNT
3972	025052	001325			BNE	12\$;BR IF NOT DONE YET
3973							
3974							;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
3975							
3976	025054	005137	033032		COM	CALBCC	;ADJUST BCC FOR SDLC
3977	025060	013700	033032		MOV	CALBCC,RO	;PUT BCC IN RO
3978	025064	010037	025126		MOV	RO,72\$;LOAD BCC FOR STUFF CHECK
3979	025070	104415	000001	68\$:	DATACLK,	1	;SHIFT HARDWARE BCC
3980	025074	006000			ROR	RO	;SHIFT SOFT BCC
3981	025076	103005			BCC	69\$;BR IF CARRY CLEAR
3982	025100	004737	032012		JSR	PC,GETSI	;LOOK AT BIT WINDOW
3983	025104	103406			BCS	70\$;BR IF OK (MARK)
3984	025106	104014			HLT	14	;ERROR, CRC WRONG (SPACE)
3985	025110	000404			BR	70\$;CONTINUE
3986	025112	004737	032012	69\$:	JSR	PC,GETSI	;LOOK AT BIT WINDOW
3987	025116	103001			BCC	70\$;BR IF OK (SPACE)
3988	025120	104014			HLT	14	;ERROR, CRC WRONG (MARK)
3989	025122			70\$:			
3990	025122	004537	033474		JSR	R5,STFFCK	;CHECK BCC CHAR FOR ZERO STUFFS
3991	025126	000000		72\$:	0		;CHARACTER
3992	025130	000001			1		;SHIFT COUNT
3993	025132	010037	025126		MOV	RO,72\$;SHIFT SOFTBCC ONCE
3994	025136	005203			INC	R3	;BUMP BIT COUNTER
3995	025140	022703	000020		CMP	#20,R3	;FINISHED BCC YET?
3996	025144	001351			BNE	68\$;BR IF NO
3997	025146	005003			CLR	R3	;CLEAR BIT COUNTER
3998							
3999							;CHECK FOR FLAG TO FOLLOW BCC
4000							
4001	025150	012737	000176 001252		MOV	#1B<01111110>,TEMP3	;PUT FLAG CHARACTER IN TEMP3
4002	025156	104415	000001	73\$:	DATACLK,	1	;CLOCK FLAG ONCE
4003	025162	106037	001252		RORB	TEMP3	;SHIFT SOFT FLAG
4004	025166	103405			BCS	74\$;BR IF BIT IS MARK
4005	025170	004737	032012		JSR	PC,GETSI	;LOOK AT BIT WINDOW
4006	025174	103006			BCC	75\$;BR IF OK
4007	025176	104026			HLT	26	;ERROR IN FLAG CHAR
4008	025200	000404			BR	75\$	
4009	025202	004737	032012	74\$:	JSR	PC,GETSI	;LOOK AT BIT WINDOW
4010	025206	103401			BCS	75\$;BR IF OK
4011	025210	104026			HLT	26	;ERROR IN FLAG CHAR
4012	025212	005203		75\$:	INC	R3	;INC BIT COUNT
4013	025214	022703	000010		CMP	#10,R3	;FLAG DONE YET?
4014	025220	001356			BNE	73\$;BR IF NO

```

4015 025222 005003 CLR R3 ;CLEAR BIT COUNT
4016
4017 ;CHECK TO SEE IF TRANSMITTER IS MARKING
4018
4019 025224 104415 000001 2$: DATACLK, PC,GETSI 1 ;CLOCK TRANSMITTER
4020 025230 004737 032012 JSR PC,GETSI ;LOOK AT WINDOW
4021 025234 103401 BCS 3$ ;IT SHOULD BE MARKING
4022 025236 104024 HLT 24 ;ERROR, BIT WAS A SPACE
4023 025240 005203 3$: INC R3 ;BUMP BIT COUNTER
4024 025242 022703 000007 CMP #7,R3 ;DONE YET
4025 025246 001366 BNE 2$ ;BR IF NO
4026 025250 104415 000010 DATACLK, R3 10 ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4027 025254 005003 CLR R3 ;CLEAR BIT COUNTER
4028 025256 104415 000001 4$: DATACLK, PC,GETSI 1 ;SHIFT OUT NEXT BIT
4029 025262 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4030 025266 103401 BCS +4 ;BR IF IT IS A MARK
4031 025270 104024 HLT 24 ;ERROR, TRANSMITTER IS NOT MARKING
4032 025272 005203 INC R3 ;INC BIT COUNT
4033 025274 022703 000020 CMP #20,R3 ;DONE YET?
4034 025300 001366 BNE 4$ ;BR IF NO
4035 025302 104400 5$: SCOPE ;SCOPE THIS TEST
4036
4037
4038 ;***** TEST 54 *****
4039 ;*RECEIVER BITSTUFF CRC TEST
4040 ;*THIS TEST CLOCKS A FOUR CHARACTER MESSAGE WITH BCC
4041 ;*AND VERIFYS CORRECT DATA RECEPTION AND BCC MATCH
4042 ;*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
4043 ;*****
4044
4045 ; TEST 54
4046 ;-----
4047 025304 012737 000054 001226 TST54: MOV #54,TSTNO
4048 025312 012737 025526 001216 MOV #TST55,NEXT
4049
4050 025320 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4051 025322 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
4052 025326 104414 ROMCLK ;CLEAR PORT4
4053 025330 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4054 025332 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
4055 025336 012711 004000 MOV #BIT11,(R1) ;DO THIS AFTER MODE IS SET
4056 025342 012702 033614 MOV #MESDAT,R2 ;SET LINE UNIT LOOP
4057 025346 012700 000004 MOV #4,R0 ;LOAD POINTER TO DATA
4058 025352 004737 033176 JSR PC,SYNLD ;LOAD CHARACTER COUNT
4059 025356 004737 032176 JSR PC,OUTRDY ;LOAD 2 FLAG CHARACTERS IN OUT SILO
4060 025362 004537 033332 JSR R5,MESLD ;WAIT FOR OUTRDY
4061 025366 033614 MESDAT ;LOAD SILO WITH 4 CHAR MESS
4062 025370 000004 4 ;ADDRESS OF MESSAGE
4063 025372 004737 033306 JSR PC,EOM ;NUMBER OF CHARACTERS
4064 025376 004737 033306 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
4065 025402 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR
4066 025406 104415 000115 DATACLK,11$ ;CLOCK DATA
4067 025412 004737 032652 3$: JSR PC,INRDY ;WAIT FOR INRDY
4068 025416 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4069 025420 021204 021204 ;GET IN DATA
4070 025422 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
    
```

```

4071 025426 112205          MOVB (R2)+,R5      ;PUT "EXPECTED" IN R5
4072 025430 120504          CMPB R5,R4        ;COMPARE RECEIVED DATA
4073 025432 001401          BEQ 1$           ;BR IF OK
4074 025434 104010          HLT 10          ;DATA ERROR
4075 025436 005300          1$: DEC R0       ;DEC CHARACTER COUNT
4076 025440 001364          BNE 3$          ;BR IF NOT DONE YET
4077
4078                          ;CHECK TO SEE THAT IN BCC MATCH IS SET
4079
4080 025442 004737 032652    JSR PC,INRDY     ;WAIT FOR INRDY
4081 025446 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4082 025450 021204          021204         ;GET FIRST HALF OF CRC
4083 025452 116137 000004 001252  MOVB 4(R1),TEMP3 ;PUT IN TEMP3
4084 025460 042737 177400 001252  BIC #177400,TEMP3 ;CLEAR HI BYTE
4085 025466 004737 032652    JSR PC,INRDY     ;WAIT FOR INRDY
4086 025472 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4087 025474 021244          021244
4088 025476 016104 000004    MOV 4(R1),R4     ;PUT "FOUND" IN R4
4089 025502 042704 000374    BIC #374,R4     ;CLEAR UNWANTED BITS
4090 025506 012705 000003    MOV #3,R5       ;PUT "EXPECTED" IN R5
4091 025512 120504          CMPB R5,R4      ;ARE IN BCC MATCH AND BLOCK END SET?
4092 025514 001401          BEQ 25$        ;IN BCC MATCH ERROR
4093 025516 104042          25$: HLT 42
4094 025520
4095 025520 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4096 025522 021204          021204         ;GET LAST HALF
4097 025524 104400          2$: SCOPE       ;SCOPE THIS TEST
4098
4099
4100                          ;***** TEST 55 *****
4101                          ;*BITSTUFF EOM FUNCTION TEST
4102                          ;*THIS TEST LOADS OUT SILO WITH: 2 FLAGS,4 CHAR MESSAGE,EOM
4103                          ;*4 CHARACTER MESS,EOM. THE DATA STREAM IS CHECKED TO BE
4104                          ;*4 CHAR,BCC,FLAG,4 CHAR,BCC,FLAG,MARKS. THIS TEST VERIFYS THAT
4105                          ;*THE CHARCTERS LOADED WITH EOM SET ARE LOST
4106                          ;*ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
4107                          ;*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
4108                          ;*RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
4109                          ;:*****
4110
4111                          ; TEST 55
4112                          ;-----
4113 025526 012737 000055 001226  TST55: MOV #55,TSTNO
4114 025534 012737 027126 001216  MOV #TST56,NEXT
4115
4116 025542 104412          MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
4117 025544 005061 000004    CLR 4(R1)       ;MASTER CLEAR DMC11
4118 025550 104414          ROMCLK          ;CLEAR PORT4
4119 025552 122117          122117         ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4120 025554 004737 033374    JSR PC,CLRIO   ;PUT LINE UNIT IN BITSTUFF MODE
4121 025560 005037 033612    CLR BITCON     ;DO THIS AFTER MODE IS SET
4122
4123                          ;CONSECUTIVE 1'S COUNTER INIT TO 0
4124
4125 025564 012711 004000    MOV #BIT11,(R1) ;SET LINE UNIT LOOP
4126 025570 012704 033614    MOV #MESDAT,R4 ;LOAD POINTER TO DATA

```

```

4127 025574 005037 025724 CLR 10$ ;CLEAR SOFT BCC
4128 025600 005137 025724 COM 10$ ;START AT -1
4129 025604 012700 000004 MOV #4,R0 ;LOAD CHARACTER COUNT
4130 025610 004737 033176 JSR PC,SYNLD ;LOAD 2 FLAG CHARACTERS IN OUT SILO
4131 025614 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUTRDY
4132 025620 004537 033332 JSR RS,MESLD ;LOAD SILO WITH 4 CHAR MESS
4133 025624 033614 MESDAT ;ADDRESS OF MESSAGE
4134 025626 000004 4 ;NUMBER OF CHARACTERS
4135 025630 004737 033306 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
4136 025634 004737 033306 JSR PC,EOM
4137 025640 004537 033332 JSR RS,MESLD ;LOAD FOUR MORE CHARACTERS
4138 025644 033614 MESDAT ;ADDRESS OF MESSAGE
4139 025646 000004 4 ;NUMBER OF CHACTERS
4140 025650 004737 033306 JSR PC,EOM ;SET EOM
4141 025654 004737 033306 JSR PC,EOM ;SET EOM
4142 025660 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR
4143 025664 005003 CLR R3 ;CLEAR BIT COUNTER
4144 025666 104415 000022 DATACLK,22 ;CLOCK DATA
4145 025672 112405 12$: MOVB (R4)+,R5 ;LOAD R5 WITH CHAR
4146 025674 010502 MOV R5,R2 ;LOAD R2 WITH CHAR
4147
4148 ;CHECK FIRST FOUR CHARACTER MESSAGE
4149 ;IN THE BIT WINDOW (0,125,252,377)
4150
4151 025676 010537 025772 MOV R5,71$ ;LOAD FOR STUFF CHECK
4152 025702 012737 102010 033030 MOV #CRC.CCITT,XPOLY ;LOAD POLYNOMIAL
4153 025710 010537 025722 MOV R5,67$ ;LOAD SOFT CHAR FOR BCC
4154 025714 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFT BCC
4155 025720 000010 10 ;SHIFT COUNT
4156 025722 000000 67$: 0 ;CHARACTER
4157 025724 000000 10$: 0 ;OLD BCC
4158 025726 013737 033032 025724 MOV CALBCC,10$ ;LOAD SOFT BCC FOR NEXT SHIFT
4159 025734 104415 000001 64$: DATACLK, 1 ;SHIFT DATA IN TO BIT WINDOW
4160 025740 106002 RORB R2 ;SHIFT SOFT DATA
4161 025742 103005 BCC 65$ ;BR IF A SPACE
4162 025744 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4163 025750 103406 BCS 66$ ;BR IF OK (MARK)
4164 025752 104006 HLT 6 ;ERROR, BIT WINDOW WAS A SPACE
4165 025754 000404 BR 66$ ;CONTINUE
4166 025756 004737 032012 65$: JSR PC,GETSI ;LOOK AT BIT WINDOW
4167 025762 103001 BCC 66$ ;BR IF OK (SPACE)
4168 025764 104006 HLT 6 ;ERROR, BIT WINDOW WAS A MARK
4169 025766 66$:
4170 025766 004537 033474 66$: JSR R5,STFFCK
4171 025772 000000 71$: 0
4172 025774 000001 1
4173 025776 110237 025772 MOVB R2,71$ ;SHIFT FOR NEXT STUFF CHECK
4174 026002 005203 INC R3 ;BUMP BIT COUNTER
4175 026004 022703 000010 CMP #10,R3 ;DONE FULL 8 BITS YET
4176 026010 001351 BNE 64$ ;BR IF NO
4177 026012 005003 CLR R3 ;CLEAR BIT COUNTER
4178 026014 005300 DEC R0 ;DEC CHARACTER COUNT
4179 026016 001325 BNE 12$ ;BR IF NOT DONE YET
4180
4181 ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4182

```

4183	026020	005137	033032		COM	CALBCC		;ADJUST BCC FOR SDLC
4184	026024	013700	033032		MOV	CALBCC,R0		;PUT BCC IN R0
4185	026030	010037	026072		MOV	R0,72\$;LOAD BCC FOR STUFF CHECK
4186	026034	104415	000001		68\$:	DATACLK,1		;SHIFT HARDWARE BCC
4187	026040	006000			ROR	R0		;SHIFT SOFT BCC
4188	026042	103005			BCC	69\$;BR IF CARRY CLEAR
4189	026044	004737	032012		JSR	PC,GETSI		;LOOK AT BIT WINDOW
4190	026050	103406			BCS	70\$;BR IF OK (MARK)
4191	026052	104014			HLT	14		;ERROR, CRC WRONG (SPACE)
4192	026054	000404			BR	70\$;CONTINUE
4193	026056	004737	032012		69\$:	JSR	PC,GETSI	;LOOK AT BIT WINDOW
4194	026062	03001			BCC	70\$;BR IF OK (SPACE)
4195	026064	104014			HLT	14		;ERROR, CRC WRONG (MARK)
4196	026066				70\$:			
4197	026066	004537	033474		JSR	R5,STFFCK		;CHECK BCC CHAR FOR ZERO STUFFS
4198	026072	000000			72\$:	0		;CHARACTER
4199	026074	000001			I			;SHIFT COUNT
4200	026076	010037	026072		MOV	R0,72\$;SHIFT SOFTBCC ONCE
4201	026102	005203			INC	R3		;BUMP BIT COUNTER
4202	026104	022703	000020		CMP	#20,R3		;FINISHED BCC YET?
4203	026110	001351			BNE	68\$;BR IF NO
4204	026112	005003			CLR	R3		;CLEAR BIT COUNTER
4205								
4206								;CHECK FOR FLAG TO FOLLOW BCC
4207								
4208	026114	012737	000176	001252	MOV	#1B<01111110>,TEMP3		;PUT FLAG CHARACTER IN TEMP3
4209	026122	104415	000001		73\$:	DATACLK,1		;CLOCK FLAG ONCE
4210	026126	106037	001252		RORB	TEMP3		;SHIFT SOFT FLAG
4211	026132	103405			BCS	74\$;BR IF BIT IS MARK
4212	026134	004737	032012		JSR	PC,GETSI		;LOOK AT BIT WINDOW
4213	026140	103006			BCC	75\$;BR IF OK
4214	026142	104026			HLT	26		;ERROR IN FLAG CHAR
4215	026144	000404			BR	75\$		
4216	026146	004737	032012		74\$:	JSR	PC,GETSI	;LOOK AT BIT WINDOW
4217	026152	103401			BCS	75\$;BR IF OK
4218	026154	104026			HLT	26		;ERROR IN FLAG CHAR
4219	026156	005203			75\$:	INC	R3	;INC BIT COUNT
4220	026160	022703	000010		CMP	#10,R3		;FLAG DONE YET?
4221	026164	001356			BNE	73\$;BR IF NO
4222	026166	005003			CLR	R3		;CLEAR BIT COUNT
4223	026170	012700	000004		MOV	#4,R0		;RESET CHARACTER COUNTER
4224	026174	012704	033614		MOV	#MESDAT,R4		;LOAD MESSAGE POINTER
4225	026200	005037	026242		CLR	11\$;CLR SOFT BCC
4226	026204	005137	026242		COM	11\$;ADJUST TO -1 FOR SDLC
4227	026210	112405			13\$:	MOVB	(R4)+,R5	;LOAD CHAR IN R5
4228	026212	010502			MOV	R5,R2		;LOAD CHAR IN R2
4229								
4230								;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
4231								
4232	026214	010537	026310		MOV	R5,83\$;LOAD FOR STUFF CHECK
4233	026220	012737	102010	033030	MOV	#CRC.CCITT,XPOLY		;LOAD POLYNOMIAL
4234	026226	010537	026240		MOV	R5,79\$;LOAD SOFT CHAR FOR BCC
4235	026232	004537	032706		JSR	R5,SIMBCC		;CALCULATE SOFT BCC
4236	026236	000010			10			;SHIFT COUNT
4237	026240	000000			79\$:	0		;CHARACTER
4238	026242	000000			11\$:	0		;OLD BCC

BASIC RECEIVER TESTS

4239	026244	013737	033032	026242		MOV	CALBCC,11\$;LOAD SOFT BCC FOR NEXT SHIFT
4240	026252	104415	000001		76\$:	DATACLK,	1		;SHIFT DATA IN TO BIT WINDOW
4241	026256	106002				RORB	R2		;SHIFT SOFT DATA
4242	026260	103005				BCC	77\$;BR IF A SPACE
4243	026262	004737	032012			JSR	PC,GETSI		;LOOK AT BIT WINDOW
4244	026266	103406				BCS	78\$;BR IF OK (MARK)
4245	026270	104006				HLT	6		;ERROR, BIT WINDOW WAS A SPACE
4246	026272	000404				BR	78\$;CONTINUE
4247	026274	004737	032012		77\$:	JSR	PC,GETSI		;LOOK AT BIT WINDOW
4248	026300	103001				BCC	78\$;BR IF OK (SPACE)
4249	026302	104006				HLT	6		;ERROR, BIT WINDOW WAS A MARK
4250	026304				78\$:				
4251	026304	004537	033474			JSR	R5,STFFCK		
4252	026310	000000			83\$:	0			
4253	026312	000001				1			
4254	026314	110237	026310			MOVB	R2,83\$;SHIFT FOR NEXT STUFF CHECK
4255	026320	005203				INC	R3		;BUMP BIT COUNTER
4256	026322	022703	000010			CMP	#10,R3		;DONE FULL 8 BITS YET
4257	026326	001351				BNE	76\$;BR IF NO
4258	026330	005003				CLR	R3		;CLEAR BIT COUNTER
4259	026332	005300				DEC	R0		;DEC CHARACTER COUNT
4260	026334	001325				BNE	13\$;BR IF NOT DONE YET
4261									
4262									;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4263									
4264	026336	005137	033032			COM	CALBCC		;ADJUST BCC FOR SDLC
4265	026342	013700	033032			MOV	CALBCC,R0		;PUT BCC IN R0
4266	026346	010037	026410			MOV	R0,84\$;LOAD BCC FOR STUFF CHECK
4267	026352	104415	000001		80\$:	DATACLK,	1		;SHIFT HARDWARE BCC
4268	026356	006000				ROR	R0		;SHIFT SOFT BCC
4269	026360	103005				BCC	81\$;BR IF CARRY CLEAR
4270	026362	004737	032012			JSR	PC,GETSI		;LOOK AT BIT WINDOW
4271	026366	103406				BCS	82\$;BR IF OK (MARK)
4272	026370	104014				HLT	14		;ERROR, CRC WRONG (SPACE)
4273	026372	000404				BR	82\$;CONTINUE
4274	026374	004737	032012		81\$:	JSR	PC,GETSI		;LOOK AT BIT WINDOW
4275	026400	103001				BCC	82\$;BR IF OK (SPACE)
4276	026402	104014				HLT	14		;ERROR, CRC WRONG (MARK)
4277	026404				82\$:				
4278	026404	004537	033474			JSR	R5,STFFCK		;CHECK BCC CHAR FOR ZERO STUFFS
4279	026410	000000			84\$:	0			;CHARACTER
4280	026412	000001				1			;SHIFT COUNT
4281	026414	010037	026410			MOV	R0,84\$;SHIFT SOFTBCC ONCE
4282	026420	005203				INC	R3		;BUMP BIT COUNTER
4283	026422	022703	000020			CMP	#20,R3		;FINISHED BCC YET?
4284	026426	001351				BNE	80\$;BR IF NO
4285	026430	005003				CLR	R3		;CLEAR BIT COUNTER
4286									
4287									;CHECK FOR FLAG TO FOLLOW BCC
4288									
4289	026432	012737	000176	001252		MOV	#1B<01111110>,TEMP3		;PUT FLAG CHARACTER IN TEMP3
4290	026440	104415	000001		85\$:	DATACLK,	1		;CLOCK FLAG ONCE
4291	026444	106037	001252			RORB	TEMP3		;SHIFT SOFT FLAG
4292	026450	103405				BCS	86\$;BR IF BIT IS MARK
4293	026452	004737	032012			JSR	PC,GETSI		;LOOK AT BIT WINDOW
4294	026456	103006				BCC	87\$;BR IF OK

```

4295 026460 104026          HLT      26          ;ERROR IN FLAG CHAR
4296 026462 000404          BR       87$
4297 026464 004737 032012  86$:    JSR     PC,GETSI   ;LOOK AT BIT WINDOW
4298 026470 103401          BCS     87$        ;BR IF OK
4299 026472 104026          HLT     26          ;ERROR IN FLAG CHAR
4300 026474 005203          87$:    INC     R3      ;INC BIT COUNT
4301 026476 022703 000010  CMP     #10,R3     ;FLAG DONE YET?
4302 026502 001356          BNE     85$        ;BR IF NO
4303 026504 005003          CLR     R3        ;CLEAR BIT COUNT
4304
4305          ;CHECK TO SEE IF TRANSMITTER IS MARKING
4306
4307 026506 104415 000001  2$:    DATACLK, 1      ;CLOCK TRANSMITTER
4308 026512 004737 032012  JSR     PC,GETSI   ;LOOK AT WINDOW
4309 026516 103401          BCS     3$        ;IT SHOULD BE MARKING
4310 026520 104024          HLT     24          ;ERROR, BIT WAS A SPACE
4311 026522 005203          3$:    INC     R3      ;BUMP BIT COUNTER
4312 026524 022703 000007  CMP     #7,R3     ;DONE YET
4313 026530 001366          BNE     2$        ;BR IF NO
4314 026532 104415 000010  DATACLK, 10     ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4315 026536 005003          CLR     R3        ;CLEAR BIT COUNTER
4316 026540 104415 000001  4$:    DATACLK, 1      ;SHIFT OUT NEXT BIT
4317 026544 004737 032012  JSR     PC,GETSI   ;LOOK AT BIT WINDOW
4318 026550 103401          BCS     .+4        ;BR IF IT IS A MARK
4319 026552 104024          HLT     24          ;ERROR, TRANSMITTER IS NOT MARKING
4320 026554 005203          INC     R3        ;INC BIT COUNT
4321 026556 022703 000020  CMP     #20,R3    ;DONE YET?
4322 026562 001366          BNE     4$        ;BR IF NO
4323
4324          ;CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
4325          ;WAS RECEIVED CORRECTLY (0,125,252,377)
4326
4327 026564 104415 000001  DATACLK, 1      ;GET LAST BIT IN RECEIVER
4328 026570 012703 000004  MOV     #4,R3     ;R3=CHARACTER COUNT
4329 026574 012702 033614  MOV     #MESDAT,R2 ;LOAD MESSAGE POINTER IN R2
4330 026600 004737 032652  40$:    JSR     PC,INRDY   ;WAIT FOR INRDY
4331 026604 104414          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4332 026606 021204          021204
4333 026610 016104 000004  MOV     4(R1),R4  ;PUT "FOUND" IN R4
4334 026614 112205          MOVB   (R2)+,R5  ;PUT "EXPECTED" IN R5
4335 026616 120504          CMPB   R5,R4     ;IS RECEIVED DATA CORRECT?
4336 026620 001401          BEQ    41$       ;BR IF YES
4337 026622 104010          HLT    10        ;RECEIVE DATA ERROR
4338 026624 005303          41$:    DEC     R3      ;DEC CHARACTER COUNT
4339 026626 001364          BNE    40$       ;BR IF NOT DONE YET
4340
4341          ;CHECK TO SEE THAT IN BCC MATCH IS SET
4342          ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4343
4344 026630 004737 032652  JSR     PC,INRDY  ;WAIT FOR INRDY
4345 026634 104414          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4346 026636 021204          021204  ;GET FIRST HALF OF CRC
4347 026640 116137 000004 001252  MOVB   4(R1),TEMP3 ;PUT IN TEMP3
4348 026646 042737 177400 001252  BIC    #177400,TEMP3 ;CLEAR HI BYTE
4349 026654 004737 032652  JSR     PC,INRDY  ;WAIT FOR INRDY
4350 026660 104414          ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

4351	026662	021244			021244		
4352	026664	016104	000004		MOV	4(R1),R4	;PUT "FOUND" IN R4
4353	026670	042704	000374		BIC	#374,R4	;CLEAR UNWANTED BITS
4354	026674	012705	000003		MOV	#3,R5	;PUT "EXPECTED" IN R5
4355	026700	120504			CMPB	R5,R4	;ARE IN BCC MATCH AND BLOCK END SET?
4356	026702	001401			BEQ	50\$	
4357	026704	104042			HLT	42	;IN BCC MATCH ERROR
4358	026706			50\$:			
4359	026706	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4360	026710	021204			021204		;GET LAST HALF
4361	026712	116137	000004	001251	MOVB	4(R1),TEMP2+1	;PUT IN TEMP2
4362	026720	042737	000377	001250	BIC	#377,TEMP2	;CLEAR LO BYTE
4363	026726	053737	001250	001252	BIS	TEMP2,TEMP3	;16 BIT BCC NOW IN TEMP3
4364	026734	023737	033032	001252	CMP	CALBCC,TEMP3	;IS IT CORRECT?
4365	026742	001401			BEQ	42\$;BR IF OK
4366	026744	104027			HLT	27	
4367							
4368							
4369							
4370							
4371	026746	012703	000004		42\$:	MOV	#4,R3
4372	026752	012702	033614		MOV	#MESDAT,R2	;R3=CHARACTER COUNT
4373	026756	004737	032652		43\$:	JSR	PC,INRDY
4374	026762	104414			ROMCLK		;LOAD MESSAGE POINTER IN R2
4375	026764	021204			021204		;WAIT FOR INRDY
4376	026766	016104	000004		MOV	4(R1),R4	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4377	026772	112205			MOVB	(R2)+,R5	;PUT "FOUND" IN R4
4378	026774	120504			CMPB	R5,R4	;PUT "EXPECTED" IN R5
4379	026776	001401			BEQ	44\$;IS RECEIVED DATA CORRECT?
4380	027000	104010			HLT	10	;BR IF YES
4381	027002	005303			44\$:	DEC	R3
4382	027004	001364			BNE	43\$;RECEIVE DATA ERROR
4383							;DEC CHARACTER COUNT
4384							;BR IF NOT DONE YET
4385							
4386							
4387	027006	004737	032652				
4388	027012	104414			JSR	PC,INRDY	;CHECK TO SEE THAT IN BCC MATCH IS SET
4389	027014	021204			ROMCLK		;AND THAT THE BCC WAS RECEIVED CORRECTLY
4390	027016	116137	000004	001252	021204		
4391	027024	042737	177400	001252	MOVB	4(R1),TEMP3	;WAIT FOR INRDY
4392	027032	004737	032652		BIC	#177400,TEMP3	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4393	027036	104414			JSR	PC,INRDY	;GET FIRST HALF OF CRC
4394	027040	021244			ROMCLK		;PUT IN TEMP3
4395	027042	016104	000004		021244		;CLEAR HI BYTE
4396	027046	042704	000374		MOV	4(R1),R4	;WAIT FOR INRDY
4397	027052	012705	000003		BIC	#374,R4	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4398	027056	120504			MOV	#3,R5	;PUT "FOUND" IN R4
4399	027060	001401			CMPB	R5,R4	;CLEAR UNWANTED BITS
4400	027062	104042			BEQ	51\$;PUT "EXPECTED" IN R5
4401	027064				HLT	42	;ARE IN BCC MATCH AND BLOCK END SET?
4402	027064	104414					;IN BCC MATCH ERROR
4403	027066	021204			51\$:	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4404	027070	116137	000004	001251	021204		;GET LAST HALF
4405	027076	042737	000377	001250	MOVB	4(R1),TEMP2+1	;PUT IN TEMP2
4406	027104	053737	001250	001252	BIC	#377,TEMP2	;CLEAR LO BYTE
					BIS	TEMP2,TEMP3	;16 BIT BCC NOW IN TEMP3

BASIC RECEIVER TESTS

4407 027112 023737 033032 001252
4408 027120 001401
4409 027122 104027
4410 027124 104400

CMP CALBCC,TEMP3 ;IS IT CORRECT?
BEQ 5\$;BR IF OK
HLT 27
5\$: SCOPE ;SCOPE THIS TEST

***** TEST 56 *****
*BITSTUFF EOM FUNCTION TEST
*THIS TEST LOADS OUT SILO WITH: 2 FLAGS,4 CHAR MESSAGE,EOM
*SOM,4 CHAR MESS,EOM. THE DATA STREAM IS CHECKED TO BE
*4 CHAR,BCC FLAG,4 CHAR,BCC FLAG MARKS. THIS TEST VERIFYS THAT
*THE CHARCTERS LOADED WITH EOM SET ARE LOST
*ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
*ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
*RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED

TEST 56

TST56: MOV #56,TSTNO
MOV #TST57,NEXT

4427 027126 012737 000056 001226
4428 027134 012737 030606 001216
4429
4430 027142 104412
4431 027144 005061 000004
4432 027150 104414
4433 027152 122117
4434 027154 004737 033374
4435 027160 005037 033612
4436

MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 4(R1) ;MASTER CLEAR DMC11
ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
CLR BITCON ;DO THIS AFTER MODE IS SET
;CONSECUTIVE 1'S COUNTER INIT TO 0

;LOAD OUT DATA SILO

4439 027164 012711 004000
4440 027170 012704 033614
4441 027174 005037 027330
4442 027200 005137 027330
4443 027204 012700 000004
4444 027210 004737 033176
4445 027214 004737 032176
4446 027220 004537 033332
4447 027224 033614
4448 027226 000004
4449 027230 004737 033306
4450 027234 004737 033306
4451 027240 004737 033256
4452 027244 004537 033332
4453 027250 033614
4454 027252 000004
4455 027254 004737 033306
4456 027260 004737 033306
4457 027264 004737 032044
4458 027270 005003
4459 027272 104415 000022
4460 027276 112405
4461 027300 010502
4462

MOV #BIT11,(R1) ;SET LINE UNIT LOOP
MOV #MESDAT,R4 ;LOAD POINTER TO DATA
CLR 10\$;CLEAR SOFT BCC
COM 10\$;START AT -1
MOV #4,R0 ;LOAD CHARACTER COUNT
JSR PC,SYNLD ;LOAD 2 FLAG CHARACTERS IN OUT SILO
JSR PC,OUTRDY ;WAIT FOR OUTRDY
JSR R5,MESLD ;LOAD SILO WITH 4 CHAR MESS
MESDAT ;ADDRESS OF MESSAGE
4 ;NUMBER OF CHARACTERS
JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
JSR PC,EOM
JSR PC,SOM ;LOAD GARBAGE CHAR WITH SOM SET
JSR R5,MESLD ;LOAD FOUR MORE CHARACTERS
MESDAT ;ADDRESS OF MESSAGE
4 ;NUMBER OF CHACTERS
JSR PC,EOM ;SET EOM
JSR PC,EOM ;SET EOM
JSR PC,OCOR ;WAIT FOR OCOR
CLR R3 ;CLEAR BIT COUNTER
DATACLK,22 ;CLOCK DATA
12\$: MOVB (R4)+,R5 ;LOAD R5 WITH CHAR
MOV R5,R2 ;LOAD R2 WITH CHAR

```

4463                                     ;CHECK FIRST FOUR CHARACTER MESSAGE
4464                                     ;IN THE BIT WINDOW (0,125,252,377)
4465
4466 027302 010537 027376                MOV     R5,71$                ;LOAD FOR STUFF CHECK
4467 027306 012737 102010 033030        MOV     #CRC.CCITT,XPOLY     ;LOAD POLYNOMIAL
4468 027314 010537 027326                MOV     R5,67$                ;LOAD SOFT CHAR FOR BCC
4469 027320 004537 032706                JSR     R5,SIMBCC             ;CALCULATE SOFT BCC
4470 027324 000010                        IO                               ;SHIFT COUNT
4471 027326 000000                        67$: 0                          ;CHARACTER
4472 027330 000000                        10$: 0                          ;OLD BCC
4473 027332 013737 033032 027330        MOV     CALBCC,10$           ;LOAD SOFT BCC FOR NEXT SHIFT
4474 027340 104415 000001                64$: DATACLK,1              ;SHIFT DATA IN TO BIT WINDOW
4475 027344 106002                        RORB R2                       ;SHIFT SOFT DATA
4476 027346 103005                        BCC 65$                       ;BR IF A SPACE
4477 027350 004737 032012                JSR     PC,GETSI             ;LOOK AT BIT WINDOW
4478 027354 103406                        BCS 66$                       ;BR IF OK (MARK)
4479 027356 104006                        HLT 6                          ;ERROR, BIT WINDOW WAS A SPACE
4480 027360 000404                        BR 66$                         ;CONTINUE
4481 027362 004737 032012                65$: JSR     PC,GETSI             ;LOOK AT BIT WINDOW
4482 027366 103001                        BCC 66$                       ;BR IF OK (SPACE)
4483 027370 104006                        HLT 6                          ;ERROR, BIT WINDOW WAS A MARK
4484 027372
4485 027372 004537 033474                JSR     R5,STFFCK
4486 027376 000000                        71$: 0
4487 027400 000001                        1
4488 027402 110237 027376                MOV     R2,71$                ;SHIFT FOR NEXT STUFF CHECK
4489 027406 005203                        INC R3                          ;BUMP BIT COUNTER
4490 027410 022703 000010                CMP     #10,R3                ;DONE FULL 8 BITS YET
4491 027414 001351                        BNE 64$                       ;BR IF NO
4492 027416 005003                        CLR R3                          ;CLEAR BIT COUNTER
4493 027420 005300                        DEC R0                          ;DEC CHARACTER COUNT
4494 027422 001325                        BNE 12$                       ;BR IF NOT DONE YET
4495
4496                                     ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4497
4498 027424 005137 033032                COM     CALBCC                ;ADJUST BCC FOR SDLC
4499 027430 013700 033032                MOV     CALBCC,R0            ;PUT BCC IN R0
4500 027434 010037 027476                MOV     R0,72$                ;LOAD BCC FOR STUFF CHECK
4501 027440 104415 000001                68$: DATACLK,1              ;SHIFT HARDWARE BCC
4502 027444 006000                        ROR R0                          ;SHIFT SOFT BCC
4503 027446 103005                        BCC 69$                       ;BR IF CARRY CLEAR
4504 027450 004737 032012                JSR     PC,GETSI             ;LOOK AT BIT WINDOW
4505 027454 103406                        BCS 70$                       ;BR IF OK (MARK)
4506 027456 104014                        HLT 14                          ;ERROR, CRC WRONG (SPACE)
4507 027460 000404                        BR 70$                         ;CONTINUE
4508 027462 004737 032012                69$: JSR     PC,GETSI             ;LOOK AT BIT WINDOW
4509 027466 103001                        BCC 70$                       ;BR IF OK (SPACE)
4510 027470 104014                        HLT 14                          ;ERROR, CRC WRONG (MARK)
4511 027472
4512 027472 004537 033474                JSR     R5,STFFCK
4513 027476 000000                        72$: 0
4514 027500 000001                        1
4515 027502 010037 027476                MOV     R0,72$                ;CHECK BCC CHAR FOR ZERO STUFFS
4516 027506 005203                        INC R3                          ;CHARACTER
4517 027510 022703 000020                CMP     #20,R3                ;SHIFT COUNT
4518 027514 001351                        BNE 68$                       ;SHIFT SOFTBCC ONCE
                                     ;BUMP BIT COUNTER
                                     ;FINISHED BCC YET?
                                     ;BR IF NO
    
```

4519	027516	005003			CLR	R3		;CLEAR BIT COUNTER
4520								
4521								;CHECK FOR FLAG TO FOLLOW BCC
4522								
4523	027520	012737	000176	001252	73\$:	MOV	#1B<01111110>,TEMP3	;PUT FLAG CHARACTER IN TEMP3
4524	027526	104415	000001			DATACLK,	1	;CLOCK FLAG ONCE
4525	027532	106037	001252			RORB	TEMP3	;SHIFT SOFT FLAG
4526	027536	103405				BCS	74\$;BR IF BIT IS MARK
4527	027540	004737	032012			JSR	PC,GETSI	;LOOK AT BIT WINDOW
4528	027544	103006				BCC	75\$;BR IF OK
4529	027546	104026				HLT	26	;ERROR IN FLAG CHAR
4530	027550	000404				BR	75\$	
4531	027552	004737	032012		74\$:	JSR	PC,GETSI	;LOOK AT BIT WINDOW
4532	027556	103401				BCS	75\$;BR IF OK
4533	027560	104026				HLT	26	;ERROR IN FLAG CHAR
4534	027562	005203			75\$:	INC	R3	;INC BIT COUNT
4535	027564	022703	000010			CMP	#10,R3	;FLAG DONE YET?
4536	027570	001356				BNE	73\$;BR IF NO
4537	027572	005003				CLR	R3	;CLEAR BIT COUNT
4538								
4539								;CHECK FOR ANOTHER FLAG CAUSED BY THE SOM
4540								
4541	027574	012737	000176	001252	76\$:	MOV	#1B<01111110>,TEMP3	;PUT FLAG CHARACTER IN TEMP3
4542	027602	104415	000001			DATACLK,	1	;CLOCK FLAG ONCE
4543	027606	106037	001252			RORB	TEMP3	;SHIFT SOFT FLAG
4544	027612	103405				BCS	77\$;BR IF BIT IS MARK
4545	027614	004737	032012			JSR	PC,GETSI	;LOOK AT BIT WINDOW
4546	027620	103006				BCC	78\$;BR IF OK
4547	027622	104026				HLT	26	;ERROR IN FLAG CHAR
4548	027624	000404				BR	78\$	
4549	027626	004737	032012		77\$:	JSR	PC,GETSI	;LOOK AT BIT WINDOW
4550	027632	103401				BCS	78\$;BR IF OK
4551	027634	104026				HLT	26	;ERROR IN FLAG CHAR
4552	027636	005203			78\$:	INC	R3	;INC BIT COUNT
4553	027640	022703	000010			CMP	#10,R3	;FLAG DONE YET?
4554	027644	001356				BNE	76\$;BR IF NO
4555	027646	005003				CLR	R3	;CLEAR BIT COUNT
4556	027650	012700	000004			MOV	#4,R0	;RESL CHARACTER COUNTER
4557	027654	012704	033614			MOV	#MESDAT,R4	;LOAD MESSAGE POINTER
4558	027660	005037	027722			CLR	11\$;CLR SOFT BCC
4559	027664	005137	027722			COM	11\$;ADJUST TO -1 FOR SDLC
4560	027670	112405			13\$:	MOVB	(R4)+,R5	;LOAD CHAR IN R5
4561	027672	010502				MOV	R5,R2	;LOAD CHAR IN R2
4562								
4563								;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
4564								
4565	027674	010537	027770			MOV	R5,86\$;LOAD FOR STUFF CHECK
4566	027700	012737	102010	033030		MOV	#CRC.CCITT,XPOLY	;LOAD POLYNOMIAL
4567	027706	010537	027720			MOV	R5,82\$;LOAD SOFT CHAR FOR BCC
4568	027712	004537	032706			JSR	R5,SIMBCC	;CALCULATE SOFT BCC
4569	027716	000010				10		;SHIFT COUNT
4570	027720	000000			82\$:	0		;CHARACTER
4571	027722	000000			11\$:	0		;OLD BCC
4572	027724	013737	033032	027722		MOV	CALBCC,11\$;LOAD SOFT BCC FOR NEXT SHIFT
4573	027732	104415	000001		79\$:	DATACLK,	1	;SHIFT DATA IN TO BIT WINDOW
4574	027736	106002				RORB	R2	;SHIFT SOFT DATA

4575	027740	103005			BCC	80\$;BR IF A SPACE
4576	027742	004737	032012		JSR	PC,GETSI		;LOOK AT BIT WINDOW
4577	027746	103406			BCS	81\$;BR IF OK (MARK)
4578	027750	104006			HLT	6		;ERROR, BIT WINDOW WAS A SPACE
4579	027752	000404			BR	81\$;CONTINUE
4580	027754	004737	032012	80\$:	JSR	PC,GETSI		;LOOK AT BIT WINDOW
4581	027760	103001			BCC	81\$;BR IF OK (SPACE)
4582	027762	104006			HLT	6		;ERROR, BIT WINDOW WAS A MARK
4583	027764			81\$:				
4584	027764	004537	033474		JSR	R5,STFFCK		
4585	027770	000000		86\$:	0			
4586	027772	000001			1			
4587	027774	110237	027770		MOV	R2,86\$;SHIFT FOR NEXT STUFF CHECK
4588	030000	005203			INC	R3		;BUMP BIT COUNTER
4589	030002	022703	000010		CMP	#10,R3		;DONE FULL 8 BITS YET
4590	030006	001351			BNE	79\$;BR IF NO
4591	030010	005003			CLR	R3		;CLEAR BIT COUNTER
4592	030012	005300			DEC	RO		;DEC CHARACTER COUNT
4593	030014	001325			BNE	13\$;BR IF NOT DONE YET
4594								
4595								;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4596								
4597	030016	005137	033032		COM	CALBCC		;ADJUST BCC FOR SDLC
4598	030022	013700	033032		MOV	CALBCC,RO		;PUT BCC IN RO
4599	030026	010037	030070		MOV	RO,87\$;LOAD BCC FOR STUFF CHECK
4600	030032	104415	000001	83\$:	DATACLK,1			;SHIFT HARDWARE BCC
4601	030036	006000			ROR	RO		;SHIFT SOFT BCC
4602	030040	103005			BCC	84\$;BR IF CARRY CLEAR
4603	030042	004737	032012		JSR	PC,GETSI		;LOOK AT BIT WINDOW
4604	030046	103406			BCS	85\$;BR IF OK (MARK)
4605	030050	104014			HLT	14		;ERROR, CRC WRONG (SPACE)
4606	030052	000404			BR	85\$;CONTINUE
4607	030054	004737	032012	84\$:	JSR	PC,GETSI		;LOOK AT BIT WINDOW
4608	030060	103001			BCC	85\$;BR IF OK (SPACE)
4609	030062	104014			HLT	14		;ERROR, CRC WRONG (MARK)
4610	030064			85\$:				
4611	030064	004537	033474		JSR	R5,STFFCK		;CHECK BCC CHAR FOR ZERO STUFFS
4612	030070	000000		87\$:	0			;CHARACTER
4613	030072	000001			1			;SHIFT COUNT
4614	030074	010037	030070		MOV	RO,87\$;SHIFT SOFTBCC ONCE
4615	030100	005203			INC	R3		;BUMP BIT COUNTER
4616	030102	022703	000020		CMP	#20,R3		;FINISHED BCC YET?
4617	030106	001351			BNE	83\$;BR IF NO
4618	030110	005003			CLR	R3		;CLEAR BIT COUNTER
4619								
4620								;CHECK FOR FLAG TO FOLLOW BCC
4621								
4622	030112	012737	000176	001252	MOV	#1B<01111110>,TEMP3		;PUT FLAG CHARACTER IN TEMP3
4623	030120	104415	000001	88\$:	DATACLK,1			;CLOCK FLAG ONCE
4624	030124	106037	001252		RORB	TEMP3		;SHIFT SOFT FLAG
4625	030130	103405			BCS	89\$;BR IF BIT IS MARK
4626	030132	004737	032012		JSR	PC,GETSI		;LOOK AT BIT WINDOW
4627	030136	103006			BCC	90\$;BR IF OK
4628	030140	104026			HLT	26		;ERROR IN FLAG CHAR
4629	030142	000404			BR	90\$		
4630	030144	004737	032012	89\$:	JSR	PC,GETSI		;LOOK AT BIT WINDOW

4631	030150	103401			BCS	90\$:BR IF OK
4632	030152	104026			HLT	26		:ERROR IN FLAG CHAR
4633	030154	005203		90\$	INC	R3		:INC BIT COUNT
4634	030156	022703	000010		CMP	#10,R3		:FLAG DONE YET?
4635	030162	001356			BNE	88\$:BR IF NO
4636	030164	005003			CLR	R3		:CLEAR BIT COUNT
4637								
4638								:CHECK TO SEE IF TRANSMITTER IS MARKING
4639								
4640	030166	104415	000001	2\$:	DATACLK,	1		:CLOCK TRANSMITTER
4641	030172	004737	032012		JSR	PC,GETSI		:LOOK AT WINDOW
4642	030176	103401			BCS	3\$:IT SHOULD BE MARKING
4643	030200	104024			HLT	24		:ERROR, BIT WAS A SPACE
4644	030202	005203		3\$:	INC	R3		:BUMP BIT COUNTER
4645	030204	022703	000007		CMP	#7,R3		:DONE YET
4646	030210	001366			BNE	2\$:BR IF NO
4647	030212	104415	000010		DATACLK,	10		:GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4648	030216	005003			CLR	R3		:CLEAR BIT COUNTER
4649	030220	104415	000001	4\$:	DATACLK,	1		:SHIFT OUT NEXT BIT
4650	030224	004737	032012		JSR	PC,GETSI		:LOOK AT BIT WINDOW
4651	030230	103401			BCS	.+4		:BR IF IT IS A MARK
4652	030232	104024			HLT	24		:ERROR, TRANSMITTER IS NOT MARKING
4653	030234	005203			INC	R3		:INC BIT COUNT
4654	030236	022703	000020		CMP	#20,R3		:DONE YET?
4655	030242	001366			CLIE	4\$:BR IF NO
4656								
4657								:CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
4658								:WAS RECEIVED CORRECTLY (0,125,252,377)
4659								
4660	030244	104415	000001		DATACLK,	1		:GET LAST BIT IN RECEIVER
4661	030250	012703	000004		MOV	#4,R3		:R3=CHARACTER COUNT
4662	030254	012702	033614		MOV	#MESDAT,R2		:LOAD MESSAGE POINTER IN R2
4663	030260	004737	032652	40\$:	JSR	PC,INRDY		:WAIT FOR INRDY
4664	030264	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4665	030266	021204			021204			
4666	030270	016104	000004		MOV	4(R1),R4		:PUT "FOUND" IN R4
4667	030274	112205			MOVB	(R2)+,R5		:PUT "EXPECTED" IN R5
4668	030276	120504			CMPB	R5,R4		:IS RECEIVED DATA CORRECT?
4669	030300	001401			BEQ	41\$:BR IF YES
4670	030302	104010			HLT	10		:RECEIVE DATA ERROR
4671	030304	005303		41\$:	DEC	R3		:DEC CHARACTER COUNT
4672	030306	001364			BNE	40\$:BR IF NOT DONE YET
4673								
4674								:CHECK TO SEE THAT IN BCC MATCH IS SET
4675								:AND THAT THE BCC WAS RECEIVED CORRECTLY
4676								
4677	030310	004737	032652		JSR	PC,INRDY		:WAIT FOR INRDY
4678	030314	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4679	030316	021204			021204			:GET FIRST HALF OF CRC
4680	030320	116137	000004	001252	MOVB	4(R1),TEMP3		:PUT IN TEMP3
4681	030326	042737	177400	001252	BIC	#177400,TEMP3		:CLEAR HI BYTE
4682	030334	004737	032652		JSR	PC,INRDY		:WAIT FOR INRDY
4683	030340	104414			ROMCLK			:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4684	030342	021244			021244			
4685	030344	016104	000004		MOV	4(R1),R4		:PUT "FOUND" IN R4
4686	030350	042704	000374		BIC	#374,R4		:CLEAR UNWANTED BITS

```

4687 030354 012705 000003      MOV      #3,R5      ;PUT "EXPECTED" IN R5
4688 030360 120504      CMPB     R5,R4      ;ARE IN BCC MATCH AND BLOCK END SET?
4689 030362 001401      BEQ      50$
4690 030364 104042      HLT      42         ;IN BCC MATCH ERROR
4691 030366      50$:
4692 030366 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4693 030370 021204      021204  ;GET LAST HALF
4694 030372 116137 000004 001251  MOVB     4(R1),TEMP2+1 ;PUT IN TEMP2
4695 030400 042737 000377 001250  BIC      #377,TEMP2   ;CLEAR LO BYTE
4696 030406 053737 001250 001252  BIS      TEMP2,TEMP3  ;16 BIT BCC NOW IN TEMP3
4697 030414 023737 033032 001252  CMP      CALBCC,TEMP3 ;IS IT CORRECT?
4698 030422 001401      BEQ      42$
4699 030424 104027      HLT      27         ;BR IF OK
4700
4701      ;CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE
4702      ;WAS RECEIVED CORRECTLY (0,125,252,377)
4703
4704 030426 012703 000004      42$: MOV      #4,R3      ;R3=CHARACTER COUNT
4705 030432 012702 033614      MOV      #MESDAT,R2  ;LOAD MESSAGE POINTER IN R2
4706 030436 004707 032652      43$: JSR      PC,INRDY   ;WAIT FOR INRDY
4707 030442 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4708 030444 021204      021204
4709 030446 016104 000004      MOV      4(R1),R4    ;PUT "FOUND" IN R4
4710 030452 112205      MOVB     (R2)+,R5    ;PUT "EXPECTED" IN R5
4711 030454 120504      CMPB     R5,R4      ;IS RECEIVED DATA CORRECT?
4712 030456 001401      BEQ      44$
4713 030460 104010      HLT      10         ;BR IF YES
4714 030462 005303      44$: DEC      R3      ;RECEIVE DATA ERROR
4715 030464 001364      BNE      43$        ;DEC CHARACTER COUNT
4716
4717      ;CHECK TO SEE THAT IN BCC MATCH IS SET
4718      ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4719
4720 030466 004737 032652      JSR      PC,INRDY   ;WAIT FOR INRDY
4721 030472 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4722 030474 021204      021204  ;GET FIRST HALF OF CRC
4723 030476 116137 000004 001252  MOVB     4(R1),TEMP3  ;PUT IN TEMP3
4724 030504 042737 177400 001252  BIC      #177400,TEMP3 ;CLEAR HI BYTE
4725 030512 004737 032652      JSR      PC,INRDY   ;WAIT FOR INRDY
4726 030516 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4727 030520 021244      021244
4728 030522 016104 000004      MOV      4(R1),R4    ;PUT "FOUND" IN R4
4729 030526 042704 000374      BIC      #374,R4     ;CLEAR UNWANTED BITS
4730 030532 012705 000003      MOV      #3,R5      ;PUT "EXPECTED" IN R5
4731 030536 120504      CMPB     R5,R4      ;ARE IN BCC MATCH AND BLOCK END SET?
4732 030540 001401      BEQ      51$
4733 030542 104042      HLT      42         ;IN BCC MATCH ERROR
4734 030544      51$:
4735 030544 104414      ROMCLK   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4736 030546 021204      021204  ;GET LAST HALF
4737 030550 116137 000004 001251  MOVB     4(R1),TEMP2+1 ;PUT IN TEMP2
4738 030556 042737 000377 001250  BIC      #377,TEMP2   ;CLEAR LO BYTE
4739 030564 053737 001250 001252  BIS      TEMP2,TEMP3  ;16 BIT BCC NOW IN TEMP3
4740 030572 023737 033032 001252  CMP      CALBCC,TEMP3 ;IS IT CORRECT?
4741 030600 001401      BEQ      5$
4742 030602 104027      HLT      27         ;BR IF OK

```

4743 030604 104400

5\$: SCOPE ;SCOPE THIS TEST

4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798

030606 012737 000057 001226
030614 012737 031026 001216
030622 104412
030624 005061 000004
030630 104414
030632 122117
030634 004737 033374
030640 012711 004000
030644 012702 033614
030650 012700 000003
030654 004737 033176
030660 004737 032176
030664 004537 033332
030670 033614
030672 000004
030674 004737 032044
030700 104415 000065
030704 004537 033332
030710 033614
030712 000004
030714 004737 032044
030720 104415 000006
030724 104414
030726 021264
030730 032761 000040 000004
030736 001401
030740 104034
030742 104415 000041
030746 004737 032652
030752 104414
030754 021204
030756 016104 000004
030762 112205
030764 120504
030766 001401
030770 104010
030772 005300
030774 001364
030776 004737 032652
031002 104414
031004 021244
031006 016104 000004

TST57: MOV #57,TSTNO
MOV #TST60,NEXT
MSTCLR
CLR 4(R1)
ROMCLK 122117
JSR PC,CLRIO
MOV #BIT11,(R1)
MOV #MESDAT,R2
MOV #3,R0
JSR PC,SYNLD
JSR PC,OUTRDY
JSR R5,MESLD
MESDAT 4
JSR PC,OCOR
DATACLK, 65
JSR R5,MESLD
MESDAT 4
JSR PC,OCOR
DATACLK, 6
ROMCLK 021264
BIT #BITS,4(R1)
BEQ 5\$
HLT 34
5\$: DATACLK, 41
1\$: JSR PC,INRDY
ROMCLK 021204
MOV 4(R1),R4
MOV (R2)+,R5
CMPB R5,R4
BEQ 2\$
HLT 10
2\$: DEC R0
BNE 1\$
JSR PC,INRDY
ROMCLK 021244
MOV 4(R1),R4

***** TEST 57 *****
;EMPTY SILO TEST
;LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
;UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
;SILO. GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
;4 CHARACTERS AND A BLOCK END WERE RECEIVED, AND IN ACTIVE IS CLEAR
;*****
; TEST 57

;R1 CONTAINS BASE DMC11 ADDRESS
;MASTER CLEAR DMC11
;CLEAR PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PUT LU IN BITSTUFF MODE
;DO THIS AFTER MODE IS SET
;SET LINE UNIT LOOP
;R2 POINTS TO MESSAGE
;R0 = CHAR COUNT
;LOAD SILO WITH TWO FLAGS
;WAIT FOR OUTRDY
;LOAD MESSAGE IN SILO
;START OF MESSAGE
;CHARACTER COUNT
;WAIT FOR OCOR
;CLOCK DATA (EMPTY SILO)
;PUT MORE CHARACTERS IN SILO

;CLOCK UNTIL RTS IS CLEARED
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;GET RTS
;IS IT CLEAR?
;BR IF YES
;ERROR, RTS NOT CLEAR
;CLOCK XMITTER SOME MORE
;OK LETS CHECK WHAT WAS RECEIVED
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;GET RECEIVE DATA
;PUT IT IN R4
;R5 = "EXPECTED"
;IS DATA CORRECT?
;BR IF OK
;DATA ERROR
;DEC CHAR COUNT
;BR IF NOT DONE YET
;WAIT FOR INRDY
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;READ LU-12
;PUT "FOUND" IN R4

```

4799 031012 012705 000022      MOV      #22,R5      ;PUT "EXPECTED" IN R5
4800 031016 120504              CMPB     R5,R4      ;ARE BLOCK END AND IN RDY SET?
4801                                ;AND IN ACTIVE AND IN BCC MATCH CLEAR?
4802 031020 001401              BEQ      6$        ;BR IF YES
4803 031022 104032              HLT      32        ;ERROR, BLOCK END NOT SET
4804                                ;OR IN BCC MATCH NOT CLEAR
4805                                ;OR IN ACTIVE NOT CLEAR
4806 031024                6$:              SCOPE              ;SCOPE THIS TEST
4807 031024 104400
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821

```

```

;***** TEST 60 *****
;BITSTUFF CABLE DATA TEST
;THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
;2 FLAGS, 16 CHAR, EOM, 16 CHAR, EOM, 16 CHAR, EOM
;THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
;THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
;RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
;LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
;*****

```

TEST 60

```

4822 031026 012737 000060 001226      TST60:  MOV      #60,TSTNO
4823 031034 012737 031450 001216      MOV      #TST61,NEXT
4824                                ;R1 CONTAINS BASE DMC11 ADDRESS
4825 031042 104412              MSTCLR     ;MASTER CLEAR DMC11
4826 031044 032737 040000 001366      BIT      #BIT14,STAT1 ;SKIP TEST IF NO
4827 031052 001575              BEQ      3$        ;LOOPBACK CONNECTOR ON
4828 031054 005061 000004              CLR      4(R1)     ;CLEAR PORT4
4829 031060 104414              ROMCLK    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4830 031062 122117              122117    ;PUT LINE UNIT IN BITSTUFF MODE
4831 031064 004737 033374              JSR      PC,CLR10  ;DO THIS AFTER MODE IS SET
4832 031070 012711 004000              MOV      #BIT11,(R1) ;SET LINE UNIT LOOP
4833 031074 004737 033176              JSR      PC,SYNLD  ;LOAD TWO FLAGS
4834 031100 012737 102010 033030      MOV      #CRC.CCITT,XPOLY ;LOAD POLYNOMIAL FOR SOFT CRC CALC
4835 031106 005037 031142              CLR      6$        ;CLEAR OLD BCC
4836 031112 005137 031142              COM      6$        ;ADJUST TO -1 FOR SDLC
4837 031116 012703 000020              MOV      #16,R3    ;CHARACTER COUNT
4838 031122 012702 033620              MOV      #FLTDAT,R2 ;R2= POINTER
4839 031126 112237 031140              7$:      MOVB     (R2)+,5$   ;LOAD CHAR FOR SOFT BCC CALC.
4840 031132 004537 032706              JSR      R5,SIMBCC ;CALC SOFT BCC
4841 031136 000010              10        ;SHIFT COUNT
4842 031140 000000              5$:      0            ;CHARACTER
4843 031142 000000              6$:      0            ;OLD BCC
4844 031144 013737 033032 031142      MOV      CALBCC,6$ ;LOAD OLD BCC
4845 031152 005303              DEC      R3        ;DEC COUNT
4846 031154 001364              BNE     7$        ;BR IF NOT DONE YET
4847 031156 005137 033032              COM      CALBCC   ;ADJUST CALBCC FOR SDLC
4848 031162 004537 033332              JSR      R5,MESLD ;LOAD SILO
4849 031166 033620              FLTDAT    ;MESSAGE ADDRESS
4850 031170 000020              16.       ;CHARACTER COUNT
4851 031172 004737 033306              JSR      PC,EOM   ;LOAD AN EOM
4852 031176 004737 033306              JSR      PC,EOM
4853 031202 004537 033332              JSR      R5,MESLD ;LOAD SILO
4854 031206 033620              FLTDAT    ;MESSAGE ADDRESS

```


4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966

031450 012737 000061 001226
031456 012737 003364 001216
031464 104412
031466 032737 040000 001366
031474 001545
031476 005061 000004
031502 104414
031504 122117
031506 004737 033374
031512 012711 004000
031516 004737 033176
031522 012737 102010 033030
031530 005037 031564
031534 005137 031564
031540 012703 000073
031544 012702 033614
031550 112237 031562
031554 004537 032706
031560 000010
031562 000000
031564 000000
031566 013737 033032 031564
031574 005303
031576 001364
031600 005137 033032
031604 004537 033332
031610 033614
031612 000073
031614 004737 033306
031620 004737 033306
031624 004737 032044
031630 005011
031632 012700 000073
031636 012702 033614
031642 004737 032652
031646 104414
031650 021204
031652 016104 000004
031656 112205
031660 120504
031662 001401
031664 104025

TST61:
7\$:
5\$:
6\$:
1\$:

```
***** TEST 61 *****  
*BITSTUFF CABLE DATA TEST  
*THIS TEST LOADS OUT SILO WITH THE FOLLOWING:  
*2 FLAGS, 59 DATA CHARACTERS, EOM WITH GARBAGE CHARACTER  
*THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK  
*RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH  
*LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST  
*****  
; TEST 61  
-----  
MOV #61, TSTNO  
MOV #.EOP, NEXT  
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS  
BIT #BIT14, STAT1 ;MASTER CLEAR DMC11  
BEQ 3$ ;SKIP TEST IF NO  
CLR 4(R1) ;LOOPBACK CONNECTOR ON  
ROMCLK ;CLEAR PORT4  
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
JSR PC, CLRIO ;PUT LINE UNIT IN BITSTUFF MODE  
MOV #BIT11, (R1) ;DO THIS AFTER MODE IS SET  
JSR PC, SYNLD ;SET LINE UNIT LOOP  
MOV #CRC.CCITT, XPOLY ;LOAD TWO FLAGS  
CLR 6$ ;LOAD POLYNOMIAL FOR SOFT CRC CALC  
COM 6$ ;CLEAR OLD BCC  
MOV #59, R3 ;ADJUST TO -1 FOR SDLC  
MOV #MESDAT, R2 ;CHARACTER COUNT  
MOV (R2)+, 5$ ;R2= POINTER  
JSR R5, SIMBCC ;LOAD CHAR FOR SOFT BCC CALC.  
10 ;CALC SOFT BCC  
0 ;SHIFT COUNT  
0 ;CHARACTER  
0 ;OLD BCC  
MOV CALBCC, 6$ ;LOAD OLD BCC  
DEC R3 ;DEC COUNT  
BNE 7$ ;BR IF NOT DONE YET  
COM CALBCC ;ADJUST CALBCC FOR SDLC  
JSR R5, MESLD ;LOAD SILO  
MESDAT ;MESSAGE ADDRESS  
59. ;CHARACTER COUNT  
JSR PC, EOM ;LOAD AN EOM  
JSR PC, EOM  
JSR PC, OCOR ;WAIT FOR OCOR  
CLR (R1) ;CLEAR LINE UNIT LOOP  
MOV #59, R0 ;R0= CHARACTER COUNT  
MOV #MESDAT, R2 ;LOAD MESSAGE POINTER IN R2  
JSR PC, INRDY ;WAIT FOR INRDY  
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304  
021204 ;GET DATA FROM IN SILO  
MOV 4(R1), R4 ;PUT CHARACTER IN "FOUND"  
MOVB (R2)+, R5 ;PUT "EXPECTED" IN R5  
CMPB R5, R4 ;IS RECEIVED DATA CORRECT  
BEQ 2$ ;BR IF OK  
HLT 2$ ;DATA ERROR
```

```

4967 031666          2$:
4968 031666 005300      DEC      RO      ;DECREMENT COUNTER
4969 031670 001364      BNE      1$      ;BR IF NOT DONE
4970
4971
4972
4973
4974 031672 004737 032652 JSR      PC,INRDY ;WAIT FOR INRDY
4975 031676 104414      ROMCLK    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4976 031700 021204      021204    ;GET FIRST HALF OF CRC
4977 031702 116137 000004 001252 MOVB     4(R1),TEMP3 ;PUT IN TEMP3
4978 031710 042737 177400 001252 BIC      #177400,TEMP3 ;CLEAR HI BYTE
4979 031716 004737 032652 JSR      PC,INRDY ;WAIT FOR INRDY
4980 031722 104414      ROMCLK    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4981 031724 021244      021244
4982 031726 016104 000004 MOV      4(R1),R4 ;PUT "FOUND" IN R4
4983 031732 042704 000374 BIC      #374,R4 ;CLEAR UNWANTED BITS
4984 031736 012705 000003 MOV      #3,R5 ;PUT "EXPECTED" IN R5
4985 031742 120504      CMPB     R5,R4 ;ARE IN BCC MATCH AND BLOCK END SET?
4986 031744 001401      BEQ      25$
4987 031746 104042      HLT      42 ;IN BCC MATCH ERROR
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003 032012          25$:
5004
5005
5006
5007 032012 104414      ROMCLK    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5008 032014 021364      021204    ;GET LAST HALF
5009 032016 017737 147370 032042 MOVB     4(R1),TEMP2+1 ;PUT IN TEMP2
5010 032024 106137 032042 BIC      #377,TEMP2 ;CLEAR LO BYTE
5011 032030 106137 032042 BIS      TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
5012 032034 106137 032042 CMP      CALBCC,TEMP3 ;IS IT CORRECT?
5013 032040 000207      BEQ      3$ ;BR IF OK
5014 032042 000000      HLT      27
5015
5016
5017 032044          3$:
5018
5019
5020
5021
5022
00300
00400
00500 ;SUBROUTINES
00600 ;-----
00700
00800 GETSI:
00900 ;THIS SUBROUTINE READS LU 17, AND PUTS IT INTO NITCH.
01000 ;NITCH IS ROTATED LEFT UNTILL THE SI BIT IS IN CARRY
01100
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021364 ;PORT4+LU 17
MOV     @DMP04,NITCH ;STORE LU 17
ROLB   NITCH
ROLB   NITCH
ROLB   NITCH ;PUT SI IN THE CARRY BIT
RTS    PC
NITCH: 0
OCOR:
;THIS SUBROUTINE SPINS ON OCOR
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021364 ;PORT4+LU 17
BIT    #BIT4,@DMP04 ;IS OCOR SET?
    
```

```

5023 032056 001772 02800
5024 032060 000207 02900
5025 03000
5026 03100
5027 032062 03200
5028 03300
5029 03400
5030 03500
5031 03600
5032 032062 013637 001246 03700
5033 032066 062746 000002 03800
5034 032072 012761 000026 000004 03900
5035 032100 104414
5036 032102 122114 04100
5037 032104 004737 032176 04200
5038 032110 012761 000001 000004 04300
5039 032116 104414
5040 032120 122111 04500
5041 032122 012761 000026 000004 04600
5042 032130 104414
5043 032132 122110 04800
5044 032134 005337 001246 04900
5045 032140 001361 05000
5046 032142 004737 032176 05100
5047 032146 005061 000004 05200
5048 032152 104414
5049 032154 122111 05400
5050 032156 012761 000301 000004 05500
5051 032164 104414
5052 032166 122110 05700
5053 032170 004737 032044 05800
5054 032174 000207 05900
5055 06000
5056 06100
5057 032176 06200
5058 06300
5059 06400
5060 032176 005037 001256 06500
5061 032202 06600
5062 032202 104414
5063 032204 021224 06800
5064 032206 032777 000020 147176 06900
5065 032214 001004 07000
5066 032216 005237 001256 07100
5067 032222 001367 07200
5068 032224 104036 07300
5069 032226 000207 07400
5070 07500
5071 07600
5072 032230 07700
5073 07800
5074 07900
5075 08000
5076 032230 013637 001250 08100
5077 032234 062746 000002 08200
5078 032240 012737 000003 001246 08300

```

```

REQ OCOR ;BR IF NO
RTS PC ;OK OCOR IS SET, GO BACK

SYNC: ;THIS SUBROUTINE LOADS THE SILO WITH THE NUMBER OF SYNC
;CHARACTERS PASSED TO IT IN THE WORD AFTER THE JSR CALL
;AND A NON-SYNC CHARACTER (301)
MOV @ (SP)+,TEMP1 ;GET COUNT
ADD #2,-(SP) ;ADJUST STACK
MOV #26,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122114 ;LOAD SYNC REGISTER
1$: JSR PC,OUTRDY ;WAIT FOR OUTRDY
MOV #1,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122111 ;SET SOM
MOV #26,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
DEC TEMP1 ;ALL DONE?
BNE 1$ ;BR IF NOT
JSR PC,OUTRDY ;WAIT FOR OUTRDY
CLR 4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122111 ;SET SOM
MOV #301,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
JSR PC,OCOR ;WAIT FOR OCOR
RTS PC

```

```

OUTRDY: ;THIS SUBROUTINE SPINS ON OUT READY
CLR TEMPS ;CLEAR TIMER
1$: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021224 ;PORT4+LUI1
BIT #BIT4,@DMP04 ;IS OUT RDY SET?
BNE 2$ ;BR IF YES
INC TEMPS ;INC TIMER
BNE 1$ ;KEEP CHECKING IF NOT DONE
HLT 36 ;ERROR, OUT READY NOT SET
2$: RTS PC

```

```

CHAR: ;THIS SUBROUTINE LOADS THE SILO WITH 3 SYNC
;AND THE CHARACTER PASSED TO IT.
MOV @ (SP)+,TEMP2 ;GET CHARACTER
ADD #2,-(SP) ;ADJUST STACK
MOV #3,TEMP1 ;SET FOR 3 SYNC

```

5079	032246	012761	000026	000004	08400
5080	032254	104414			
5081	032256	122114			08600
5082	032260	004737	032176		08700
5083	032264	012761	000001	000004	08800
5084	032272	104414			
5085	032274	122111			09000
5086	032276	012761	000026	000004	09100
5087	032304	104414			
5088	032306	122110			09300
5089	032310	005337	001246		09400
5090	032314	001361			09500
5091	032316	004737	032176		09600
5092	032322	013761	001250	000004	09700
5093	032330	104414			
5094	032332	122110			09900
5095	032334	004737	032044		10000
5096	032340	000207			10100
5097					10200
5098					10300
5099	032342				10400
5100					10500
5101					10600
5102	032342	013637	001250		10700
5103	032346	062746	000002		10800
5104	032352	004737	032176		10900
5105	032356	013761	001250	000004	11000
5106	032364	104414			
5107	032366	122110			11200
5108	032370	004737	032176		11300
5109	032374	104414			
5110	032376	122110			11500
5111	032400	004737	032044		11600
5112	032404	000207			11700
5113					11800
5114					11900
5115	032406				12000
5116					12100
5117					12200
5118					12300
5119	032406	012737	000073	001250	12400
5120	032414	005737	032646		12500
5121	032420	100470			12600
5122	032422	001032			12700
5123	032424	062737	000002	001250	12800
5124	032432	012737	000003	001246	12900
5125	032440	012761	000026	000004	13000
5126	032446	104414			
5127	032450	122114			13200
5128	032452	004737	032176		13300
5129	032456	012761	000001	000004	13400
5130	032464	104414			
5131	032466	122111			13600
5132	032470	012761	000026	000004	13700
5133	032476	104414			
5134	032500	122110			13900

```

MOV #26,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122114 ;LOAD SYNC REGISTER
1$: JSR PC,OUTRDY ;WAIT FOR OUTRDY
MOV #1,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122111 ;SET SOM
MOV #26,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
DEC TEMP1 ;ALL DONE?
BNE 1$ ;BR IF NOT
JSR PC,OUTRDY ;WAIT FOR OUTRDY
MOV TEMP2,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
JSR PC,OCOR ;WAIT FOR OCOR
RTS PC
    
```

CHARSD: ;THIS SUBROUTINE LOADS THE SILO WITH THE CHARACTER PASSED TO IT.

```

MOV @ (SP)+,TEMP2 ;GET CHARACTER
ADD #2,-(SP) ;ADJUST STACK
JSR PC,OUTRDY ;WAIT FOR OUTRDY
MOV TEMP2,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
JSR PC,OUTRDY ;WAIT FOR OUTRDY
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD GARBAGE CHAR
JSR PC,OCOR ;WAIT FOR OCOR
RTS PC
    
```

SILOLD: ;THIS SUBROUTINE FILLS THE OUT SILO
 ; WITH A BINARY COUNT PATTERN

```

MOV #73,TEMP2 ;LOAD COUNT
TST SCHAR ;FIRST TIME HERE?
BMI 4$ ;BR IF BITSTUFF
BNE 2$ ;BR IF NO
ADD #2,TEMP2 ;ADD 2 TO CHARACTER COUNT
MOV #3,TEMP1 ;SET FOR 3 SYNCs
MOV #26,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122114 ;LOAD SYNC REGISTER
1$: JSR PC,OUTRDY ;WAIT FOR OUTRDY
MOV #1,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122111 ;SET SOM
MOV #26,4(R1) ;LOAD PORT4
ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
    
```

5135	032502	005337	001246		14000	DEC	TEMP1		; ALL DONE?
5136	032506	001361			14100	BNE	1\$; BR IF NOT
5137	032510	004737	032176		14200	2\$: JSR	PC,OUTRDY		; WAIT FOR OUTRDY
5138	032514	013761	032646	000004	14300	MOV	SCHAR,4(R1)		; LOAD PORT4
5139	032522	104414				ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5140	032524	122110			14500	122110			; LOAD OUT DATA
5141	032526	005737	032650		14600	TST	STUFLG		; BITSTUFF???
5142	032532	001407			14700	BEQ	6\$; BR IF NO
5143	032534	013737	032646	032546	14800	MOV	SCHAR,5\$; IT IS SOLD SO CHECK BITSTUFFING
5144	032542	004537	033414		14900	JSR	RS,STFFCL		; ADD ANY BIT STUFF CLOCK TICKS
5145	032546	000000			15000	5\$: 0			; CHARACTER
5146	032550	000010			15100	10			; CHIFT COUNT
5147	032552	005237	032646		15200	6\$: INC	SCHAR		; NEXT CHARACTER
5148	032556	022737	000400	032646	15300	CMP	#400,SCHAR		; ALL DONE?
5149	032564	001403			15400	BEQ	3\$		
5150	032566	005337	001250		15500	DEC	TEMP2		; DECREMENT COUNT
5151	032572	001346			15600	BNE	2\$; BR IF NOT DONE
5152	032574	004737	032044		15700	3\$: JSR	PC,OCOR		; WAIT FOR OCOR
5153	032600	000207			15800	RTS	PC		
5154	032602	005037	032646		15900	4\$: CLR	SCHAR		; START PATTERN AT ZERO
5155	032606	012737	177777	032650	16000	MOV	#-1,STUFLG		; SET BITSTUFF FLAG
5156	032614	005037	033612		16100	CLR	BITCON		; CLEAR STUFF COUNT
5157	032620	062737	000002	001250	16200	ADD	#2,TEMP2		; ADD 2 TO CHARACTER COUNT
5158	032626	012761	000001	000004	16300	MOV	#1,4(R1)		; SET BIT0 IN PORT4
5159	032634	104414				ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5160	032636	122111			16500	122111			; SET SOM!
5161	032640	104414				ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5162	032642	122110			16700	122110			; LOAD GARBAGE CHAR
5163	032644	000721			16800	BR	2\$; GO LOAD SILO
5164	032646	000000			16900	SCHAR:	0		
5165	032650	000000			17000	STUFLG:	0		
5166					17100				
5167					17200				
5168	032652				17300	INRDY:			
5169					17400				; THIS SUBROUTINE SPINS ON INRDY
5170					17500				; IF INRDY FAILS TO SET THE DELAY TIMES OUT AND AN
5171					17600				; ERROR IS REPORTED. FOR BETTER SCOPE LOOPS THIS
5172					17700				; DELAY CAN BE MADE SHORTER BY ALTERING THE NUMBER
5173					17800				; INITIALLY LOADED INTO TEMP1, THE SMALLER THE NUMBER
5174					17900				; THE SHORTER THE DELAY. 0 IS THE LONGEST DELAY.
5175					18000				
5176	032652	012737	000000	001246	18100	1\$: MOV	#0,TEMP1		; SET UP DELAY COUNTER
5177	032660				18200				
5178	032660	104414				ROMCLK			; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5179	032662	021244			18400	021244			; PORT4+LU12
5180	032664	032777	000020	146520	18500	BIT	#BIT4,JDMP04		; IS INRDY SET?
5181	032672	001004			18600	BNE	2\$; BR IF YES
5182	032674	005237	001246		18700	INC	TEMP1		; INC DELAY
5183	032700	001367			18800	BNE	1\$; TRY AGAIN
5184	032702	104037			18900	HLT	37		; ERROR, NO INRDY
5185	032704	000207			19000	2\$: RTS	PC		; RETURN
5186					19100				
5187					19200				
5188	032706					SIMBCC:			
5189									; THIS SUBROUTINE CALCULATES THE CRC USING POLYNOMIAL GIVEN
5190									; IN XPOLY. THE CORRECT CRC IS RETURNED IN CALBCC, AND THE

5247	033136	122110		22100		122110		;LOAD OUT DATA
5248	033140	004737	032044	22200		JSR	PC,OCOR	;WAIT FOR OCOR
5249	033144	000207		22300		RTS	PC	
5250				22400				
5251				22500				
5252	033146					GETQO:		
5253								;THIS SUBROUTINE READS THE STATE OF THE TRANSMIT
5254								;BCC LSB AND PUTS IT IN THE CARRY BIT
5255								
5256	033146	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5257	033150	021364				021364		;PORT4+LU-17
5258	033152	106177	146234			ROLB	QDMP04	;PUT QO IN CARRY
5259	033156	000207				RTS	PC	;RETURN
5260								
5261								
5262	033160					GETQI:		
5263								;THIS SUBROUTINE READS THE STATE OF THE RECEIVE
5264								;BCC LSB AND PUTS IT IN THE CARRY BIT
5265								
5266	033160	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5267	033162	021364				021364		;PORT4+LU-17
5268	033164	106177	146222			ROLB	QDMP04	;PUT QO IN CARRY
5269	033170	106177	146216			ROLB	QDMP04	;PUT QI IN CARRY
5270	033174	000207				RTS	PC	;RETURN
5271								
5272								
5273	033176			22800		SYNLD:		
5274				22900				;THIS SUBROUTINE LOADS OUT SILO WITH
5275				23000				;2 SYNC CHARACTERS WITH SOM SET
5276				23100				
5277	033176	012737	000002	001246	23200	MOV	#2,TEMP1	;LOAD COUNTER FOR 2 SYNC
5278	033204	012761	000026	000004	23300	MOV	#26,4(R1)	;PORT4+26
5279	033212	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5280	033214	122114			23500	122114		;LOAD SYNC REG
5281	033216	004737	032176		23600	JSR	PC,OUTRDY	;WAIT FOR OUTRDY
5282	033222	012761	000001	000004	23700	MOV	#1,4(R1)	;LOAD PORT4
5283	033230	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5284	033232	122111			23900	122111		;SET SOM
5285	033234	012761	000026	000004	24000	MOV	#26,4(R1)	;PORT+26
5286	033242	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5287	033244	122110			24200	122110		;LOAD OUT DATA WITH SYNC
5288	033246	005337	001246		24300	DEC	TEMP1	;DECREMENT COUNTER
5289	033252	001361			24400	BNE	1\$;BR IF NOT DONE
5290	033254	000207			24500	RTS	PC	;RETURN
5291					24600			
5292					24700			
5293	033256				24800	SOM:		
5294					24900			;THIS SUBROUTINE LOADS SOM AND OUT DATA WITH A
5295					25000			;GARBAGE CHARACTER (0)
5296					25100			
5297	033256	004737	032176		25200	JSR	PC,OUTRDY	;WAIT FOR OUTRDY
5298	033262	012761	000001	000004	25300	MOV	#1,4(R1)	;PORT4+1
5299	033270	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5300	033272	122111			25500	122111		;SET SOM
5301	033274	005061	000004		25600	CLR	4(R1)	;CLEAR DATA CHAR
5302	033300	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

5303	033302	122110		25800		122110			;LOAD GARBAGE CHARACTER
5304	033304	000207		25900		RTS	PC		;RETURN
5305				26000					
5306				26100					
5307	033306			26200				EOM:	
5308				26300					;THIS SUBROUTINE LOADS EOM AND OUT DATA WITH A
5309				26400					;GARBAGE CHARACTER (2) TO ENABLE TRANSMISSION OF BCC
5310				26500					
5311	033306	004737	032176	26600		JSR	PC,OUTRDY		;WAIT FOR OUTRDY
5312	033312	012761	000002 000004	26700		MOV	#2,4(R1)		;PORT4+2
5313	033320	104414				ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5314	033322	122111		26900		122111			;SET EOM
5315	033324	104414				ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5316	033326	122110		27100		122110			;LOAD GARBAGE CHARACTER
5317	033330	000207		27200		RTS	PC		;RETURN
5318				27300					
5319				27400					
5320	033332			27500				MESLD:	
5321				27600					;THIS SUBROUTINE LOADS SILO WITH MESSAGE
5322				27700					;THE FIRST ARGUMENT IS THE ADDRESS OF THE MESSAGE
5323				27800					;THE SECOND ARGUMENT IS THE NUMBER OF CHARACTERS IN THE MESSAGE
5324				27900					
5325	033332	010046		28000		MOV	RO, -(SP)		;SAVE RO
5326	033334	012500		28100		MOV	(R5)+,RO		;RO=MESSAGE POINTER
5327	033336	012537	001246	28200		MOV	(R5)+,TEMP1		;TEMP1=CHARACTER COUNT
5328	033342	004737	032176	28300		JSR	PC,OUTRDY	1\$:	;WAIT FOR OUT RDY
5329	033346	112061	000004	28400		MOVB	(R0)+,4(R1)		;LOAD PORT4 WITH CHARACTER
5330	033352	104414				ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5331	033354	122110		28600		122110			;LOAD OUT DATA SILO
5332	033356	005337	001246	28700		DEC	TEMP1		;DEC CHAR COUNT
5333	033362	001367		28800		BNE	1\$;BR IF NOT DONE
5334	033364	004737	032044	28900		JSR	PC,OCOR		;WAIT FOR OCOR
5335	033370	012600		29000		MOV	(SP)+,RO		;RESTORE RO
5336	033372	000205		29100		RTS	RS		;RETURN
5337				29200					
5338				29300					
5339	033374			29400				CLRIO:	
5340				29500					;THIS SUBROUTINE SETS IN CLR AND OUT CLR TO
5341				29600					;CLEAR THE TRANSMIT AND RECEIVE BCC REGISTERS
5342				29700					
5343	033374	012761	000200 000004	29800		MOV	#BIT7,4(R1)		;LOAD PORT4
5344	033402	104414				ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5345	033404	122112		30000		122112			;SET IN CLR!
5346	033406	104414				ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5347	033410	122111		30200		122111			;SET OUT CLR!
5348	033412	000207		30300		RTS	PC		;RETURN
5349				30400					
5350				30500					
5351	033414			30600				STFFCL:	
5352				30700					;THIS SUBROUTINE ADDS ANY NECESSARY BIT STUFF CLOCK TICKS
5353				30800					;FIRST ARGUMENT IS CHAR, SECOND ARGUMENT IS SHIFT COUNT.
5354				30900					
5355	033414	010046		31000		MOV	RO, -(SP)		;SAVE RO
5356	033416	012500		31100		MOV	(R5)+,RO		;PUT CHAR IN RO
5357	033420	012537	001252	31200		MOV	(R5)+,TEMP3		;PUT SHIFT COUNT IN TEMP3
5358	033424	106000		31300		1\$:	RORB	RO	;LOOK AT NEXT BIT

5359	033426	103403			31400
5360	033430	005037	033612		31500
5361	033434	000412			31600
5362	033436	005237	033612		31700
5363	033442	022737	000005	033612	31800
5364	033450	001004			31900
5365	033452	005037	033612		32000
5366	033456	104415	000001		32100
5367	033462	005337	001252		32200
5368	033466	001356			32300
5369	033470	012600			32400
5370	033472	000205			32500
5371					32600
5372					32700
5373	033474				32800
5374					32900
5375					33000
5376					33100
5377					33200
5378	033474	010046			33300
5379	033476	012500			33400
5380	033500	012537	001252		33500
5381	033504	106000			33600
5382	033506	103403			33700
5383	033510	005037	033612		33800
5384	033514	000416			33900
5385	033516	005237	033612		34000
5386	033522	022737	000005	033612	34100
5387	033530	001010			34200
5388	033532	005037	033612		34300
5389	033536	104415	000001		34400
5390	033542	004737	032012		34500
5391	033546	103001			34600
5392	033550	104030			34700
5393	033552	005337	001252		34800
5394	033556	001352			34900
5395	033560	012600			35000
5396	033562	000205			35100
5397					35200
5398					35300
5399	033564				35400
5400					35500
5401					35600
5402					35700
5403	033564	010046			35800
5404	033566	012700	000032		35900
5405	033572	027777	145406	145404	36000
5406	033600	005300			36100
5407	033602	001373			36200
5408	033604	012600			36300
5409	033606	000207			36400
5410					36500
5411					36600
5412	033610	000176			36700
5413	033612	000000			36800
5414	033614	000	125	252	36900

```

BCS 2$ ;BR IF A MARK
CLR BITCON ;IT WAS A SPACE, CLEAR I'S COUNTER
BR 3$ ;CONTINUE
2$: INC BITCON ;INC CONSECUTIVE I'S COUNTER
CMP #5,BITCON ;IS IT 5 YET?
BNE 3$ ;BR IF NO
CLR BITCON ;YES! SO START AGAIN
DATACLK, 1 ;GIVE EXTRA TICK TO STUFF ZERO
3$: DEC TEMP3 ;DEC SHIFT COUNT
BNE 1$ ;BR IF NOT DONE
MOV (SP)+,RO ;RESTORE RO
RTS R5 ;RETURN

STFFCK: ;THIS SUBROUTINE CHECKS TO SEE IF TRANSMITTER
;IS STUFFING ZEROS WHEN IT SHOULD. FIRST ARGUMENT
;IS THE CHARACTER, SECOND ARGUMENT IS SHIFT COUNT.
MOV RO, -(SP) ;SAVE RO
MOV (R5)+,RO ;PUT CHAR IN RO
MOV (R5)+,TEMP3 ;PUT SHIFT COUNT IN TEMP3
1$: RORB RO ;SHIFT OUT NEXT BIT
BCS 2$ ;BR IF IT IS A MARK
CLR BITCON ;IT WAS A SPACE, CLEAR I'S COUNTER
BR 3$ ;CONTINUE
2$: INC BITCON ;INC CONSECUTIVE I'S COUNTER
CMP #5,BITCON ;5 IN A ROW YET?
BNE 3$ ;BR IF NO
CLR BITCON ;YES, SO START OVER
DATACLK, 1 ;EXTRA TICK TO STUFF ZERO
JSR PC,GETSI ;LOOK AT WINDOW
BCC 3$ ;IS IT A ZERO, BR IF YES
HLT 30 ;NO, ERROR ZERO WAS NOT STUFFED
3$: DEC TEMP3 ;DEC SHIFT COUNT
BNE 1$ ;BR IF NOT DONE
MOV (SP)+,RO ;RESTORE RO
RTS R5 ;RETURN

CTSDLY: ;THIS SUBROUTINE WASTES TIME UNTIL CTS SETS,
;BUT HOPEFULLY NOT SO LONG THAT THE SILO RUNS OUT
MOV RO, -(SP) ;SAVE RO
MOV #32,RO ;LOAD RO WITH COUNT
1$: CMP @TKCSR,@TKCSR ;WASTE TIME
DEC RO ;DECREMENT COUNTER
BNE 1$ ;DO IT AGAIN IF NOT = 0
MOV (SP)+,RO ;RESTORE RO
RTS PC ;RETURN

FLAG: ↑B<01111110> ;FLAG CHARACTER
BITCON: 0
MESDAT: .BYTE 0,125,252,377

```


035212	003	010	04300	.BYTE	3,10
035214	001270		04400	SAVR4	
035216	003	002	04500	.BYTE	3,2
035220	001264		04600	SAVR2	
035222	000002		04700	2	
035224	003	017	04800	.BYTE	3,17
035226	001272		04900	SAVR5	
035230	002	002	05000	.BYTE	2,2
035232	001266		05100	SAVR3	
035234	000002		05200	2	
035236	006	021	05300	.BYTE	6,21
035240	033032		05400	CALBCC	
035242	002	002	05500	.BYTE	2,2
035244	001266		05600	SAVR3	
035246	000003		05700	3	
035250	001	011	05800	.BYTE	1,11
035252	001300		05900	ZERO	
035254	001	011	06000	.BYTE	1,11
035256	001302		06100	ONE	
035260	002	002	06200	.BYTE	2,2
035262	001260		06300	SAVR0	
035264	000003		06400	3	
035266	001	011	06500	.BYTE	1,11
035270	001302		06600	ONE	
035272	001	011	06700	.BYTE	1,11
035274	001300		06800	ZERO	
035276	002	002	06900	.BYTE	2,2
035300	001260			SAVR0	
035302	000004			4	
035304	001	011		.BYTE	1,11
035306	001300		07300	ZERO	
035310	001	011	07400	.BYTE	1,11
035312	001302		07500	ONE	
035314	003	007	07600	.BYTE	3,7
035316	001272		07700	SAVR5	
035320	002	001	07800	.BYTE	2,1
035322	001266		07900	SAVR3	
035324	000004		08000	4	
035326	001	011	08100	.BYTE	1,11
035330	001302		08200	ONE	
035332	001	011	08300	.BYTE	1,11
035334	001300		08400	ZERO	
035336	003	007	08500	.BYTE	3,7
035340	001272		08600	SAVR5	
035342	002	001	08700	.BYTE	2,1
035344	001266		08800	SAVR3	
035346	000002		08900	2	
035350	003	007	09000	.BYTE	3,7
035352	033610		09100	FLAG	
035354	002	002	09200	.BYTE	2,2
035356	001266		09300	SAVR3	
035360	000002		09400	2	
035362	006	004	09500	.BYTE	6,4
035364	033032		09600	CALBCC	
035366	006	002	09700	.BYTE	6,2
035370	001252		09800	TEMP3	

035372		09900			
035372	000000	10000	.ERRTAB:		
035374	000000	10100		0	
035376	000000	10200		0	
035400	033664	10300		0	
035402	034670	10400	EM1		
035404	035204	10500	DH2	;HLT	1
035406	033722	10600	DT2		
035410	034670	10700	EM2		
035412	035204	10800	DH2	;HLT	2
035414	033765	10900	DT2		
035416	034670	11000	EM3		
035420	035204	11100	DH2	;HLT	3
035422	034031	11200	DT2		
035424	000000	11300	EM4		
035426	000000	11400	0	;HLT	4
035430	034073	11500	0		
035432	034670	11600	EM5		
035434	035204	11700	DH2	;HLT	5
035436	034073	11800	DT2		
035440	034726	11900	EM5		
035442	035222	12000	DH3	;HLT	6
035444	034123	12100	DT3		
035446	034647	12200	EM6		
035450	035172	12300	DH1	;HLT	7
035452	034142	12400	DT1		
035454	034647	12500	EM7		
035456	035172	12600	DH1	;HLT	10
035460	034167	12700	DT1		
035462	034647	12800	EM10		
035464	035172	12900	DH1	;HLT	11
035466	034213	13000	DT1		
035470	035024	13100	EM11		
035472	035246	13200	DH5	;HLT	12
035474	034242	13300	DT5		
035476	035024	13400	EM12		
035500	035246	13500	DH5	;HLT	13
035502	034213	13600	DT5		
035504	034764	13700	EM11		
035506	035234	13800	DH4	;HLT	14
035510	034266	13900	DT4		
035512	000000	14000	EM13		
035514	000000	14100	0	;HLT	15
035516	034213	14200	0		
035520	035024	14300	EM11		
035522	035264	14400	DH5	;HLT	16
035524	034242	14500	DT6		
035526	035024	14600	EM12		
035530	035264	14700	DH5	;HLT	17
035532	034213	14800	DT6		
035534	035056	14900	EM11		
035536	035302	15000	DH6	;HLT	20
035540	034213	15100	DT7		
035542	035056	15200	EM11		
035544	035324	15300	DH6	;HLT	21
		15400	DT10		

035546	034242	15500	EM12		
035550	035056	15600	DH6	;HLT	22
035552	035302	15700	DT7		
035554	034242	15800	EM12		
035556	035056	15900	DH6	;HLT	23
035560	035324	16000	DT10		
035562	034326	16100	EM14		
035564	000000	16200	0	;HLT	24
035566	000000	16300	0		
035570	034376	16400	EM15		
035572	034647	16500	DH1	;HLT	25
035574	035172	16500	DT1		
035576	034417	16700	EM16		
035600	034726	16800	DH3	;HLT	26
035602	035346	16900	DT11		
035604	034242	17000	EM12		
035606	034647	17100	DH1	;HLT	27
035610	035360	17200	DT12		
035612	034433	17300	EM17		
035614	000000	17400	0	;HLT	30
035616	000000	17500	0		
035620	034477	17600	EM20		
035622	034647	17700	DH1	;HLT	31
035624	035172	17800	DT1		
035626	034520	17900	EM21		
035630	035124	18000	DH7	;HLT	32
035632	000000	18100	0		
035634	034520	18200	EM21		
035636	034726	18300	DH3	;HLT	33
035640	035222	18400	DT3		
035642	034535	18500	EM22		
035644	035147	18600	DH10	;HLT	34
035646	000000	18700	0		
035650	034560	18800	EM23		
035652	034670	18900	DH2	;HLT	35
035654	035204	19000	DT2		
035656	034602	19100	EM24		
035660	000000	19200	0	;HLT	36
035662	000000	19300	0		
035664	034625	19400	EM25		
035666	000000	19500	0	;HLT	37
035670	000000	19600	0		
035672	034123	19700	EM6		
035674	034670	19800	DH2	;HLT	40
035676	035204	19900	DT2		
035700	034073	20000	EM5		
035702	035024	20100	DH5	;HLT	41
035704	035246	20200	DT5		
035706	034266	20300	EM13		
035710	034647	20400	DH1	;HLT	42
035712	035172	20500	DT1		
		20600			
		20700			
035714		20800	CORMAX:		
	000001	21300	.END		

TST61 031450
TST62 = ***** U
TST7 013116
TTST 003612
TWOSYN= 010000
TYPDAT 005206
TYPE = 104402

TYPMSG 005106
VEC 006526
VECMAP 012010
WHICH 012002
WRDCNT 004710
WRKO.F 005174
XBX 005000
XCSR 003546
XERR 003570
XHEAD 006224
XLOC 003022
XPASS 003562
XPOLY 033030

XSTATQ 007454
XTSTN 005330
XVEC 003554
ZERO 001300
\$COD = ***** U
\$CRAP = 177777

\$ENDAD 003522
\$N = 000061

4823	4924*	4998												
4925														
1820	1861*													
715*	716*	718*	719*	782*										
96*														
1053	1071	1074*												
219*	511	523	535	620	625	633	636	668	673	714	723	736		
737	739	741	743	831	844	861	954	994	1054	1055	1058	1059		
1061	1063	1067	1072	1121	1227	1230	1282	1328	1346	1352	1390	1412		
1426	1429	1436	1439	1446	1452	1461	1468	1475	1590					
1051	1054*													
1187*	1404													
1589	1601*													
1392	1597*													
962*	995*	1003*												
1066	1069*													
1028	1030	1032*												
738	763*													
744	772*													
535	1187*													
593*	611*	614	645	658*										
742	769*													
3420*	3450*	3502*	3538*	3590*	3620*	3672*	3702*	3755*	3838*	3945*	4152*	4233*		
4467*	4566*	4834*	4936*	5204	5206	5217*								
544	1187*													
1060	1100*													
740	766*													
186*	5431													
1	1													
1665*	1668	1671*	1689*	1692	1695*	1712*	1715	1718*	1736*	1739	1742*			
1767*	1770	1773*	1809*	1812	1815*	1851*	1854	1857*	1909*	1912	1915*	1961*		
1964	1967*	1983*	1986	1989*	2005*	2008	2011*	2038*	2041	2045*	2075*	2079		
2082*	2123*	2126	2130*	2184*	2187	2193*	2258*	2261	2267*	2332*	2335	2341*		
2406*	2409	2412*	2483*	2486	2492*	2563*	2566	2572*	2652*	2655	2660*	2727*		
2730	2734*	2787*	2790	2793*	2819*	2822	2825*	2851*	2854	2857*	2891*	2894		
2897*	2923*	2926	2930*	2981*	2984	2987*	3027*	3030	3033*	3073*	3076	3079*		
3119*	3122	3125*	3165*	3168	3171*	3210*	3213	3218*	3260*	3263	3268*	3305*		
3308	3312*	3353*	3356	3359*	3396*	3399	3403*	3478*	3481	3485*	3566*	3569		
3573*	3648*	3651	3655*	3730*	3733	3736*	3813*	3816	3819*	3899*	3902	3907*		
4036*	4039	4043*	4098*	4101	4109*	4411*	4414	4423*	4744*	4747	4752*	4808*		
4811	4818*	4911*	4914	4920*										
123	509	755*	1079											
1	1													
1665	1671	1673	1678*	1689	1695	1697	1702*	1712	1718	1719	1720	1725		
1726*	1736	1742	1744	1749	1750*	1767	1773	1775	1781	1782*	1809	1815		
1817	1823	1824*	1851	1857	1859	1865	1866*	1909	1915	1917	1923	1924*		
1961	1967	1969	1974	1975*	1983	1989	1991	1996	1997*	2005	2011	2013		
2018	2019*	2038	2045	2047	2052	2053*	2075	2082	2084	2089	2090*	2123		
2130	2132	2137	2138*	2184	2193	2195	2200	2201*	2258	2267	2269	2274		
2275*	2332	2341	2343*	2348	2349*	2406	2412	2414	2419	2420*	2483	2492		
2494	2499	2500*	2563	2572	2574	2579	2580*	2652	2660	2662	2667	2668*		
2727	2734	2736	2741	2742*	2787	2793	2795	2800	2801*	2819	2825	2827		
2832	2833*	2851	2857	2859	2864	2865*	2891	2897	2899	2904	2905*	2923		
2930	2932	2937	2938*	2981	2987	2989	2994	2995*	3027	3033	3035	3040		
3041*	3073	3079	3081	3086	3087*	3119	3125	3127	3132	3133*	3165	3171		
3173	3178	3179*	3210	3218	3220	3225	3226*	3260	3268	3270	3275	3276*		
3305	3312	3314	3319	3320*	3353	3359	3361	3366	3367*	3396	3403	3405		

DMEND	1#	725													
DMERN	1#														
HLT	75#	1687	1710	1734	1765	1793	1806	1835	1848	1881	1902	1936	1954	1981	2003
	2027	2036	2072	2110	2120	2162	2172	2181	2228	2232	2242	2246	2256	2302	2306
	2316	2320	2330	2376	2380	2390	2394	2404	2444	2448	2463	2468	2475	2528	2532
	2543	2547	2561	2612	2616	2630	2634	2697	2701	2713	2722	2766	2777	2781	2817
	2849	2889	2921	2960	2972	2979	3017	3025	3063	3071	3109	3117	3155	3163	3200
	3250	3294	3303	3336	3351	3394	3436	3440	3466	3470	3523	3527	3554	3558	3606
	3610	3636	3640	3688	3692	3718	3722	3784	3788	3868	3872	3957	3961	3984	3988
	4007	4011	4022	4031	4074	4093	4164	4168	4191	4195	4214	4218	4245	4249	4272
	4276	4295	4299	4310	4319	4337	4357	4366	4380	4400	4409	4479	4483	4506	4510
	4529	4533	4547	4551	4578	4582	4605	4609	4628	4632	4643	4652	4670	4690	4699
	4713	4733	4742	4783	4792	4803	4875	4897	4906	4966	4987	4996	5068	5184	5392
\$ABORT	1#	3260													
\$AUTO	1#	547													
\$BCC	1#	3396	3478	3566	3648										
\$BINCR	1#	3730	3813												
\$BINWI	1#	2563													
\$BUFE	1#	1199													
\$CDATA	1#	4808	4911												
\$CLOCK	1#	2005													
\$COMP	1#	2884	2955	2967	2974	3012	3021	3058	3067	3104	3113	3150	3159	3290	3331
	3343	4088	4352	4395	4685	4728	4892	4982							
\$CRC	1#	3418	3448	3500	3536	3588	3618	3670	3700						
\$CRCSH	1#	3749	3832												
\$CYCLE	1#	1271													
\$EMPTY	1#	4744													
\$EOP	1#	725													
\$FINI	1#	4998													
\$FLAG	1#	2222	2296	2370	2438	2522	2606	2691	2771	4001	4209	4289	4523	4541	4622
\$FLOAT	1#	1867	1887	1925	1942										
\$GETPA	1#														
\$HALF	1#														
\$HEADE	1#														
\$INACT	1#	2787	2819	2891											
\$INIT	1#														
\$LINE1	1#	1851	1909												
\$LUI	1#	1665	1689	1712	1736										
\$LUI2	1#	1767													
\$LUI7	1#	1809													
\$MARHI	1#														
\$MARK	1#														
\$MATCH	1#	4077	4340	4383	4673	4716	4880	4970							
\$MOCK	1#														
\$MODEM	1#	3305													
\$MSG	1#	1187													
\$MULT	1#	2652													
\$PATTE	1#	3165	3210												
\$PFAIL	1#	1103													
\$QQQI	1#	5252	5262												
\$QUEST	1#	1381	1394	1403	1482	1491									
\$RAMCL	1#	1131													
\$RCLK	1#	1134	1137	1174	1179	1680	1703	1727	1751	1784	1786	1797	1799	1826	1839
	1839	1841	1871	1873	1892	1894	1928	1930	1946	1948	1975	1997	2021	2030	2059
	2059	2061	2065	2091	2096	2098	2103	2113	2139	2144	2146	2151	2155	2165	2183
	2202	2209	2211	2216	2252	2276	2283	2285	2290	2326	2350	2357	2359	2364	2370

DZDME.P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- MACRO NAMES

	2421	2427	2429	2501	2508	2510	2516	2557	2581	2591	2593	2597	2602	2646	2669
	2677	2679	2685	2743	2749	2751	2754	2756	2758	2802	2810	2834	2842	2866	2873
	2875	2878	2882	2906	2914	2939	2945	2947	2953	2963	2965	2996	3002	3004	3010
	3019	3042	3048	3050	3056	3065	3088	3094	3096	3102	3111	3134	3140	3142	3148
	3157	3180	3194	3227	3238	3244	3277	3284	3288	3296	3326	3329	3338	3341	3373
	3377	3384	3413	3495	3583	3665	3745	3758	3762	3766	3807	3828	3841	3845	3849
	3893	3916	4052	4068	4081	4086	4095	4118	4331	4345	4350	4359	4374	4382	4393
	4402	4432	4664	4678	4683	4692	4707	4721	4726	4735	4761	4779	4786	4796	4829
	4869	4885	4890	4899	4931	4960	4975	4980	4989	5007	5020	5035	5039	5042	5048
	5051	5062	5080	5084	5087	5093	5106	5109	5126	5130	5133	5139	5159	5161	5178
	5233	5237	5240	5246	5256	5266	5279	5283	5286	5299	5302	5313	5315	5330	5344
	5346														
\$RCRC	1#	4036													
\$REC	1#	2923	2981	3027	3073	3119									
\$SCOPE	1#	775													
\$SIMBC	1#	5188													
\$SINAC	1#	2951													
\$SOFTC	1#	1207													
\$STUFF	1#	2406													
\$SWPAC	1#	1961	1983												
\$TCHAR	1#	3923	4055	4125	4439										
\$TCRC	1#	3899	4098	4411											
\$TRANW	1#	3944	4151	4232	4466	4565									
\$TRAN1	1#	2038	2075	2123											
\$TRPDE	1#	215	217	219	221	223	225	227	229	231	233	235	237	239	241
\$TSTN	243														
	1#	1673	1697	1720	1744	1775	1817	1859	1917	1969	1991	2013	2047	2084	2132
	2195	2269	2343	2414	2494	2574	2662	2736	2795	2827	2859	2899	2932	2989	3035
	3081	3127	3173	3220	3270	3314	3361	3405	3487	3575	3657	3738	3821	3909	4045
	4111	4425	4754	4820	4922										
\$VARIA	1#	134													
\$WINDO	1#	2184	2258	2332	2483										
\$XZ	1#	1665	1671	1689	1695	1712	1718	1736	1742	1767	1773	1809	1815	1851	1857
	1909	1915	1961	1967	1983	1989	2005	2011	2038	2045	2075	2082	2123	2130	2184
	2193	2258	2267	2332	2341	2406	2412	2483	2492	2563	2572	2652	2660	2727	2734
	2787	2793	2819	2825	2851	2857	2891	2897	2923	2930	2981	2987	3027	3033	3073
	3079	3119	3125	3165	3171	3210	3218	3260	3268	3305	3312	3353	3359	3396	3403
	3478	3485	3566	3573	3648	3655	3730	3736	3813	3819	3899	3907	4036	4043	4098
	4109	4411	4423	4744	4752	4808	4818	4911	4920						
\$ZEROS	1#	2727													

. ABS. 035714 000

ERRORS DETECTED: 0

DZDMF DZDMF/SOL/CRF+IPLUTL,DZDME/EQ:LUTYPE

RUN-TIME: 17 23 1 SECONDS

RUN-TIME RATIO: 257/42=6.0

CORE USED: 32K (63 PAGES)