

DMC11

BITSTUFF MODE LINE TESTS
MD-11-DZDMF-B

EP-DZDMF-B-DL-A
COPYRIGHT © 76-77
FICHE 1 OF 1

AUG 1977
digital
MADE IN USA

801

EOFIDZDMFBSEQ
PDP10 PAGE: 0001 00010000 770712 PDP10 411 83HDR1DZDMFBSEQ 00010000 770712

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZDMF-B-C
PRODUCT NAME: BITSTUFF MODE LINE UNIT TESTS
DATE: MAY 1977
MAINTAINER: DIAGNOSTICS
AUTHOR: FAY BASHAW

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1976, 1977 by Digital Equipment Corporation

ABSTRACT

The function of the DMC11 diagnostics is to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and that all operations of the DMC11 are correct in its environment.

Parameters must be set up to alert the diagnostics to the DMC11 configuration. These parameters are contained in the STATUS TABLE and are generated in two ways: 1) Manual Input - the operator answers questions. 2) Autosizing - the program determines the parameters automatically.

DZDMF tests the DMC-11 Line Unit (M8201 or M8202). It performs write/read tests on the DMC Line Unit registers. It checks for proper transmitter, receiver, and BCC operation in BITSTUFF mode. The modem signals are also checked. DZDMF requires a DMC Micro-Processor (M8200 or M3204) to run. For best diagnosis a turn-around connector should be installed, however the diagnostic will run without it (some tests are skipped).

Currently there are five off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage.

NOTE: Additional diagnostics may be added in the future.

The five diagnostics are:

1. DZDMC [REV] Basic W/R and Micro-processor tests
2. DZDME [REV] DDCMP Line unit tests
3. DZDMF [REV] BITSTUFF Line unit tests
4. DZDMG [REV] Jump and Crom tests
5. DZDMH [REV] Free-running tests (Heat test tape)

2. REQUIREMENTS

2.1 EQUIPMENT

Any PDP11 family CPU (except an LSI-11) with minimum 8K memory
ASR 33 (or equivalent)
DMC11-AR with DMC11-DA or DMC11-FA or
DMC11-AL with DMC11-MA or DMC11-MC

3.2 STORAGE

Program will use all 8k of memory except where ABL and BOOTSTRAP LOADER reside. Locations 1500 thru 1640; contain the "STATUS TABLE" information which is generated at start of diagnostics by manual input (questions) or automatically (auto-sizing). This area is an overlay area and should not be altered by the operator.

3. LOADINg PROCEDURE

3.1 METHOD

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK, MAGTAPE, DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address #503

MEMORY * SIZE

4k	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

- 3.1.1 Place address of ABS Loader into switch register.
(also place 'HALT' SW up)
- 3.1.2 Depress 'LOAD ADDRESS' key on console and release.
- 3.1.3 Depress 'START KEY' on console and release (program should now be loading into CPU)

4. STARTING PROCEDURE

- a. Set switch register to 000200
- b. Depress 'LOAD ADDRESS' key and release
- c. Set SWR to zero for 'AUTO SIZING' or SWR bit0=1 for manual input (questions) or SWR bit7=1 to use existing parameters set up by a previous start or a previously run DMC11 diagnostic.
- d. Depress 'START KEY' and release. The program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

MAP OF DMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
--	--	----	----	----
001500	160010	145310	177777	000000
001510	160020	145320	177777	000000

The program will type 'R' and proceed to run the diagnostic. The above is only an example. This would indicate the status table starting at add. 1500 in the program. In this example the table contains the information and status of two DMC11's. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. For information of status table see section 8.4 for help.

If the diagnostic was started with SW00=1 indicating manual parameter input then the following shows an example of the questions asked and some example answers:

HOW MANY DMC11'S TO BE TESTED?1

01
CSR ADDRESS?160010
VECTOR ADDRESS?310
BR PRIORITY LEVEL? (4,5,6,7)?5
DOES MICRO-PROCESSOR HAVE CRAM? (Y OR N,N
WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M8202 TYPE "2"?1
IS THE LOOP BACK CONNECTOR ON?Y
SWITCH PAC#1 (DDCMP LINE#)?377
SWITCH PAC#2 (BM873 BOOT ADD)?377

Following the questions the status map is printed out as described above, the information in the map reflects the answers to the questions. If the diagnostic was started with SW00=0 and SW07=0 (AUTO-SIZING) then no questions are asked and only the status-map is printed out. If AUTO-SIZING is used the status information must be verified to be correct (match the hardware). if it does not match the hardware the diagnostic must be restarted with SW00=1 and the questions answered.

4.1 CONTROL SWITCH SETTINGS

SW 15 Set: Halt on error
SW 14 Set: Loop on current test
SW 13 Set: Inhibit error print out
SW 12 Set: Inhibit type out/bell on error.
SW 11 Set: Inhibit iterations. (quick pass)
SW 10 Set: Escape to next test on error
SW 09 Set: Loop with current data
SW 08 Set: Catch error and loop on it
SW 07 Set: Use previous status table.
SW 06 Set: Halt in ROMCLK routine before clocking
micro-processor
SW 05 Set: Reserved
SW 04 Set: Reserved
SW 03 Set: Reselect DMCII's desired active
SW 02 Set: Lock on selected test
SW 01 Set: Restart program at selected test
SW 00 Set: Build new status table from questions. (If SW07=0
and SW00=0 a new status table is built by
auto-sizing)

Switch 06 and 08-15 are dynamic and can be changed as needed
while the diagnostic is running. Switches 00-03 and switch 07
are static, and are used only on starting or restarting the
diagnostic.

4.1.2 SWITCH REGISTER OPTIONS (at start up)

- SW 01 RESTART PROGRAM AT SELECTED TEST. It is strongly suggested that at least one pass has been made before trying to select a test, the reason being is that the program has to clear areas and set up parameters. When this switch is used the diagnostic will ask TEST NO.? Answer by typing the number of the test desired and carriage return to begin execution at the selected test.
- SW 02 LOCK ON SELECTED TEST. This switch when used with SW01 will cause the program to constantly loop on the selected test. Hitting any key on the console will let it advance to the next test and loop until a key is hit again. If SW02=0 when SW01 is used. The program will begin at the selected test and continue normal operations.
- SW 03 RESELECT DMC11'S DESIRED ACTIVE. Please note that a message is typed out for setting the switch register equal to DMC11's active. this means if the system has four DMC11s; bits 00,01,02,03 will be set in loc 'DMACTV' from the switch register. Using this switch(SW00) alters that location; therefore if four DMC11s are in the system ***DO NOT*** set switches greater than SW 03 in the up position. this would be a fatal error. do not select more active DMC11s than there is information on in the status table.

- METHOD:
- A: Load address 200
 - B: Start with SW 00=1
 - C: Program will type message
 - D: Set a switch for each DMC desired active.
EXAMPLE: If you have 4 DMC's but only want to run the first and the last set SWR bits 0 and 3 = 1. PRESS CONTINUE
 - E: Number (IF VALID) will be in data lights (excluding 11/05)
 - F: Set with any other switch settings desired.
PRESS CONTINUE.

4.1.3 DYNAMIC SWITCHES

ERROR SWITCHES

1. SW 12 Delete print out/bell on error.
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

SCOPE SWITCHES

1. SW06 Halt in ROMCLK routine before clocking micro-processor instruction. This allows the operator to scope a micro-processor instruction in the static state before it is clocked. Hit continue to resume running.
2. SW09 (if enabled by 'SCOPI') on an error: If an '*' is printed in front of the test no. (ex. *TEST NO. 10) SW09 is incorporated in that test and therefore SW09 is usually the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enabled; and there is a HARD error (constant); SW08 is best. (SW14=1,0, SW10=0, SW09=0, SW08=1). for intermittent errors; SW14=1 will loop on test regardless of error or not error. (SW14=1, SW10=0, SW09=0, SW08=1,0)
3. SW11 Inhibit iterations.
4. SW14 Loop on current test.

4.2 STARTING ADDRESS

Starting address is at 000200 there are no other starting addresses for the DMC11 diagnostics. (See Section 4.0)

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after all available DMC11's are tested the program will return to 'XXDP' or 'ACT-11'.

5. OPERATING PROCEDURE

When program is initially started messages as described in section 4.0 will be printed, and program will begin running the diagnostic

5.2 PROGRAM AND OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs.
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. If it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC of the ERROR REPORT this way the EXACT FUNCTION of the test CAN BE DETERMINED.

5. ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0). In most cases additional information will be supplied in the error message to give the operator an indication of the error.

5.2 ERROR RECOVERY

If for some reason the DMC11 should 'HANG THE BUS' (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'TSTNO' (address 1226) for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the DMC11 was doing at the time of the error.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

See section 4. (PLEASE)

Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completely isolate problems.

7.2 OPERATING RESTRICTIONS

The first time a DMC11 diagnostic is loaded into core and run the STATUS TABLE must be set up. This is done by manual input (SW00=1) or by autosizing (SW00=0 and SW07=0). Thereafter however the status table need not be setup by subsequent restarts or even loading the next DMC diagnostic because the STATUS TABLE is overlayed. The current parameters in the STATUS TABLE are used when SW07=1 on start up.

7.3 HARDWARE CONFIGURATION RESTRICTIONS

DMC11(M8200)- Jumper W1 must be in, and switch 7 of E76 must be in the OFF position.

KMC(M8204)- Jumper W1 must be in.

LINE UNIT(M8201)- Jumpers W1, W2, and W4 must be IN. Jumpers W3, and W5 must be OUT. SW8 of E26 must be in the ON position.

LINE UNIT (M8202)- Jumper W1 must be in. SW8 of E26 must be in the OFF position.

8. MISCELLANEOUS

8.1 EXECUTION TIME

All DMC11 device diagnostics will give an 'END PASS' message (providing no errors and sw12=0) within 4 mins. This is assuming SW11=1 (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration and the amount of memory in the system.

8.2 PASS COMPLETE

NOTE: EVERY time the program is started; the tests will run as if SW11 (delete iterations) was up (=1). This is to 'VERIFY NO HARD ERRORS' as soon as possible. Therefore the first pass -EACH TIME PROGRAM IS STARTED- will be a 'QUICK PASS' until all DMC11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

END PASS DZDMC CSR: 175000 VEC: 0300 PASSES: 000001
ERRORS: 000000

NOTE: The pass count and error counts are cumulative for each DMC11 that is running, and are set to zero only when the diagnostic is started. Therefore after an overnight run for example, the total passes and errors for each DMC11 since the diagnostic was started are reflected in PASSES: and ERRORS:.

8.4 KEY LOCATIONS

- RETURN (1214) Contains the address where program will return when iteration count is reached or if loop on test is asserted.
- NEXT (1216) Contains the address of the next test to be performed.
- TSTNO (1226) Contains the number of the test now being performed.
- RUN (1316) The bit in 'RUN' always points to the DMC11 currently being tested. EXAMPLE: (RUN) 1302/0000000001000000 Means that DMC11 no.06 is the DMC11 now running.

DMCR00-DMCR17
DMST00-DMST17
(1500)-(1640)

These locations contain the information needed to test up to 16 (decimal) DMC11's sequentially. They contain the CSR, VECTOR and STATUS concerning the configuration of each DMC11.

- DMACTV (1306) Each bit set in this location indicates that the associated DMC11 will be tested in turn. EXAMPLE: (DMACTV) 1276/0000000000011111 means that DMC11 no. 00,01,02,03,04 will be tested. EXAMPLE: (DMACTV) 1276/0000000000010001 Means that DMC11 no. 00,04 will be tested.
- DMCSR (1402) Contains the CSR of the current DMC11 under test.

8.4A 'STATUS TABLE' (1500-1640)

The table is filled by AUTO SIZING or by the manual parameter input (questions) as described previously. Also if desired by user; the locations may be altered by hand (toggled in) to suit the specific configuration.

The example status map shown below contains information for two DMC11'S. The table can contain up to 16 DMC11'S. Following the map is a description of the bits for each map entry

MAP OF DMC11 STATUS

PC	CSR	STAT1	STAT2	STAT3
--	--	--	--	--
001500	160010	145310	177777	000000
001510	160020	016320	000000	000000

Each map entry contains 4 words which contain the status information for 1 DMC11. The PC shows where in core memory the first of the 4 words is. In the example above the first DMC'S status is in locations 1500, 1502, 1504, and 1506. The second DMC status is located at 1510, 1512, 1514, and 1516. The information contained in each 4 word entry is defined as follows:

CSR: Contains DMC11 CSR address

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
BIT15=1 MICRO-PROCESSOR HAS CRAM
BIT15=0 MICRO-PROCESSOR HAS CROM
BIT14=1 TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M8201
BIT13=1 LINE UNIT IS AN M8202
BIT12=1 NO LINE UNIT
BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 RUN FREE RUNNING TESTS ON KMC11
BIT1=0 DMC11-AR (LOW SPEED)
BIT1=1 DMC11-AL (HIGH SPEED)

8.5 METHOD OF AUTO SIZING

8.5.1 FINDING THE CONTROL STATUS REGISTER.

The auto-sizing routine finds a DMC11 as follows: It starts at address 160000 and tests all address in increments of 10 up to and including address 167760. If the address does not time out, the following is done, the first CROM address is written to a 125252 then it is read back. If it contains a -1 or 125252 or 626 or a 16520 a DMC11 has been found, if not, the address is updated by 10 and the search continues. A -1 indicates a DMC11 with no CROM or CRAM, a 125252 indicates a KMC11 with CRAM, a 626 indicates a DMC11-AL and a 16520 indicates DMC11-AR. Further tests are performed at this point to determine which line unit, if any, is installed, if a loop-back connector is installed and various switch settings on the line unit. THIS IS WHY THE STATUS TABLE MUST BE VERIFIED BY THE USER AND IF ANY OF THE INFORMATION DOES NOT AGREE WITH THE HARDWARE THE DIAGNOSTIC MUST BE RESTARTED AND THE QUESTIONS MUST BE ANSWERED. All DMC11's in the system will be found by the auto-sizer. If it does not find a DMC11 the diagnostic must be restarted and the questions answered.

8.5.2 FINDING THE VECTOR AND BR LEVEL

The vector area (address 300-776) is filled with the instruction IOT and '+2' (next address). The processor status is started at 7 and the DMC is programmed to interrupt. The PS is lowered by 1 until the DMC interrupts, a delay is made and if no interrupt occurs at PS level 3 (because of a bad DMC11) the program assumes vector address 300 at BR level 5 and the problem should be fixed in the diagnostic. Once the problem is fixed; the program should be re-setup again to get correct vector. If an interrupt occurred; the address to which the DMC11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you; there is a problem and AUTO SIZING should not be done.

8.6 SOFTWARE SWITCH REGISTER

If the diagnostic is run on an 11/04 or other CPU without a switch register then a software switch register is used to allow user the same switch options as described previously. If the hardware switch register does not exist or if one does and it contains all ones (177777) this software switch register is used.

Control:

To obtain control at any allowable time during execution of the diagnostic the operator types a CTRL G on the console terminal keyboard. As soon as the CTRL G is recognized, by the diagnostic, the following message will be displayed:

SWR=XXXXXX NEW?

Where XXXXXX is the current contents of the software switch register in octal. The software control routine will then await operator action. At which time the operator is required to type one or more of the legal characters: 1) 0 - 7, 2) line feed(<LF>), 3) carriage return(<CR>), or 4) control-U (CTRL U). No check is made for legality. If the input character is not a <LF>, <CR>, or CTRL U it is assumed to be an octal digit.

To change the contents of the SSR the operator simply types the new desired value in octal - leading zeros need not be typed. And terminates the input string with a <CR> or <LF> depending on the program action desired as described below. The input value will be truncated to the last 6 digits typed. At least one digit must be typed on any given input string prior to the terminator before a change to the SSR will occur.

When the input string is terminated with a <CR> the diagnostic will continue execution from the point at which it was interrupted. If a <CR> is the only thing typed the program will continue without changing the SSR. The <LF> differs from the <CR> by restarting the program as if it were restarted at address 200.

If a CTRL U is typed at any point in the input string prior to the terminator the input value will be disregarded and the prompt displayed (SWR = XXXXXX NEW?).

To set the SSR for the starting switches, first load the diagnostic, then hit CTRL G, then start the diagnostic.

802

DZDMF LST

DECDOC VER 00.04 11-JUL-77 12:04 PAGE 01 PAGE: 0014

DOCUMENT

DZDMF LST

COPYRIGHT 1977
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS. 01754

- 6 MAINDEC-11-DZDMF-B DMCII BITSTUFF LINE UNIT TESTS
COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754
- 1667 ***** TEST 1 *****
OUT CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE
- 1691 ***** TEST 2 *****
IN CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE
- 1714 ***** TEST 3 *****
MODEM CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE
- 1738 ***** TEST 4 *****
MAINTENANCE REGISTER READ/ONLY TEST
DO 2 MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE
- 1769 ***** TEST 5 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BITS 11, LU REGISTER 12, VERIFY IT IS SET
CLEAR BITS 11 LU REGISTER 12, VERIFY IT IS CLEAR
- 1911 ***** TEST 6 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR
- 1853 ***** TEST 7 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 13
FLOAT A 0 THROUGH LINE UNIT REGISTER 13
- 1911 ***** TEST 10 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 14
FLOAT A 0 THROUGH LINE UNIT REGISTER 14
- 1983 ***** TEST 11 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC!
THIS SWITCH PAC CONTAINS THE DDCMP LINE *

- 1985 ***** TEST 12 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#2
THIS SWITCH PAC CONTAINS THE BM873 BOOT ADD
- 2007 ***** TEST 13 *****
LINE UNIT CLOCK TEST
THIS TEST VERIFYS THAT THE LU INTERNAL CLOCK
(BIT 1 IN LU-17) IS WORKING
- 2040 ***** TEST 14 *****
OUT DATA SILO TEST
SET SOM AND LOAD OUT DATA SILO
VERIFY THAT OCOR SET, INDICATING THAT THE
CHARACTER IS AT THE BOTTOM OF THE OUT SILO
- 2077 ***** TEST 15 *****
BITSTUFF TEST OF RTS AND OUT ACTIVE
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP 2 DATA CLOCKS, VERIFY
THAT RTS AND ACTIVE ARE SET
- 2125 ***** TEST 16 *****
TEST OF OUT CLEAR
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP DATA CLOCK, SET OUT CLEAR
VERIFY THAT OCOR, RTS, AND ACTIVE ARE CLEARED
- 2186 ***** TEST 17 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 0
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
- 2250 ***** TEST 20 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 125
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
- 2334 ***** TEST 21 *****
- 2335 BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 252
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

- 2408 ***** TEST 22 *****
BIT STUFF TEST
THIS TEST CHECKS ZERO BIT STUFFING OF
THE TRANSMITTER IN THE BIT WINDOW
- 2485 ***** TEST 23 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 377
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
- 2565 ***** TEST 24 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK A BINARY COUNT PATTERN
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
AND RS CONTAINS THE CHARACTER THAT FAILED
- 2654 ***** TEST 25 *****
MULTIPLE FLAG AND TRANSMITTER ABORT TEST
LOAD SILO WITH 5 FLAGS AND A CHAR (000)
VERIFY IN THE BIT WINDOW THAT THE FLAGS
AND DATA ARE CORRECT AND FOLLOWED BY AN ABORT
SEQUENCE (8 CONTIGUOUS 1'S)
- 2729 ***** TEST 26 *****
LEADING ZEROS TEST
VERIFY THAT THE SETTING OF SOM AND ECM TOGETHER
AND THEN SOM ALONE WILL GENERATE 16 LEADING ZEROS
AND A FLAG, THE CHECK IS MADE USING THE BIT WINDOW
- 2789 ***** TEST 27 *****
BITSTUFF STRIP FLAG TEST
SET LU LOOP, SINGLE STEP 5 FLAGS,
VERIFY THAT IN ACTIVE DOES NOT SET
- 2821 ***** TEST 30 *****
BITSTUFF IN ACTIVE TEST
SET LU LOOP, SINGLE STEP 5 FLAGS AND A NON-FLAG (301)
VERIFY THAT IN ACTIVE IS SET
- 2853 ***** TEST 31 *****
BITSTUFF IN ACTIVE TEST
SET LINE UNIT LOOP, SINGLE STEP ONE FLAG AND A CHAR (301)
VERIFY THAT IN ACTIVE IS SET

- 2893 ***** TEST 32 *****
BITSTUFF IN ACTIVE TEST
- 2995 SET LU LOOP, SINGLE STEP 2 FLAGS AND A NON-FLAG (301)
VERIFY THAT IN ACTIVE IS SET
- 2925 ***** TEST 33 *****
IN CLEAR TEST
SYNC UP RECEIVER AND TRANSMIT A CHARACTER
WAIT FOR IN RDY, THEN SET IN CLEAR
VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED
- 2983 ***** TEST 34 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
- 3029 ***** TEST 35 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
- 3075 ***** TEST 36 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
- 3121 ***** TEST 37 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
- 3167 ***** TEST 40 *****
BITSTUFF DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED
- 3212 ***** TEST 41 *****
BITSTUFF DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED
THIS TEST IS EXACTLY THE SAME AS THE LAST TEST.
EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12
- 3262 ***** TEST 42 *****
RECEIVER ABORT TEST
SINGLE CLOCK 3 FLAGS, A 301, ANOTHER 301 AND 10 EXTRA
CLOCK TICKS, VERIFY THAT A 301 AND A BLOCK END
WERE RECEIVED INDICATING THAT THE RECEIVER RECOGNIZED
THE ABORT SEQUENCE (8 CONTIGUOUS 1'S)

- 3307 ***** TEST 43 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, SET DTR
VERIFY THAT MODEM READY IS SET
CLEAR DTR, VERIFY THAT MRDY IS CLEARED
- 3355 ***** TEST 44 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, LOAD OUT DATA SILO
VERIFY THAT ALL MODEM SIGNALS ARE SET
- 3398 ***** TEST 45 *****
- 3399 TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
0, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
- 3480 ***** TEST 46 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
- 3568 ***** TEST 47 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
125, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
- 3650 ***** TEST 50 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
252, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
- 3732 ***** TEST 51 *****
TRANSMITTER CRC TEST
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY
- 3735 COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT
- 3815 ***** TEST 52 *****
RECEIVER CRC TEST
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY
COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT
- 3901 ***** TEST 53 *****
TRANSMITTER BITSTUFF CRC TEST

- 3903 THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
WINDOW. THE FOUR CHARACTERS ARE 0,125,252,377
THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC
- 4038 ***** TEST 54 *****
RECEIVER BITSTUFF CRC TEST
THIS TESTCLOCKS A FOUR CHARACTER MESSAGE WITH BCC
AND VERIFYS CORRECT DATA RECEPTION AND BCC MATCH
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
- 4100 ***** TEST 55 *****
BITSTUFF EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 FLAGS, 4 CHAR MESSAGE, EOM
4 CHARACTER MESS, EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR BCC FLAG, 4 CHAR BCC FLAG MARKS. THIS TEST VERIFYS THAT
THE CHARCTERS LOADED WITH EOM SET ARE LOST
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
- 4413 ***** TEST 56 *****
BITSTUFF EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 FLAGS, 4 CHAR MESSAGE, EOM
SOM, 4 CHAR MESS, EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR BCC FLAG, 4 CHAR BCC FLAG MARKS. THIS TEST VERIFYS THAT
THE CHARCTERS LOADED WITH EOM SET ARE LOST
ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
- 4746 ***** TEST 57 *****
EMPTY SILO TEST
LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
UNTIL THE SILO IS EMPTY. LOAD 4 MORE CHARACTERS IN THE
SILO. GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
4 CHARACTERS AND A BLOCK END WERE RECEIVED. AND IN ACTIVE IS CLEAR
- 4810 ***** TEST 60 *****
BITSTUFF CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
2 FLAGS, 16 CHAR, EOM, 16 CHAR, EOM, 16 CHAR, EOM
THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
- 4913 ***** TEST 61 *****
BITSTUFF CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
2 FLAGS, 59 DATA CHARACTERS, EOM WITH GARBAGE CHARACTER
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH

DDMF LST

I02

DECDOC VER 00.04 11-JUL-77 12:04 PAGE 08 PAGE: 0021

COOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST

DZDMF MACYII 30.1046) 11-JUL-77 11:59 PAGE 3
DZDME.PII 12-MAY-77 14:19 INTRODUCT

INTRODUCTION TO DMC11 DIAGNOSCTIC

JOB

PAGE: 0022

MAINDEC-11-DZDMF-B DMC11 BITS/UFF LINE UNIT TESTS
COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754

```
;STARTING PROCEDURE
;LOAD PROGRAM
;LOAD ADDRESS 000200
;SWR=0 AUTOSIZE DMC11
;SW07=1 USE CURRENT DMC11 PARAMETERS
;SW00=1 INPUT NEW DMC11 PARAMETERS
;PRESS START
;PROGRAM WILL TYPE "MAINDEC-11-DZDMF-B    DMC11 BITSTUFF LINE UNIT TESTS"
;PROGRAM WILL TYPE STATUS MAP
;PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
;AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
;AND THEN RESUME TESTING
;SUBSEQUENT RESTARTS WILL NOT TYPE PROGRAM TITLE
```

:SWITCH REGISTER OPTIONS

SW15=100000	:=1, HALT ON ERROR
SW14=40000	:=1, LOOP ON CURRENT TEST
SW13=20000	:=1, INHIBIT ERROR TYPEOUT
SW12=10000	:=1, DELETE TYPEOUT/BELL ON ERROR.
SW11=4000	:=1, INHIBIT ITERATIONS
SW10=2000	:=1, ESCAPE TO NEXT TEST ON ERROR
SW09=1000	:=1, LOOP WITH CURRENT DATA
SW08=400	:=1, LOOP ON ERROR
SW07=200	:=1, JSE CURRENT DMC11 PARAMETERS, =C AUTOSIZE DMC11
SW06=100	:=1, HALT BEFORE CLOCKING MICRO-PROCESSOR INSTRUCTION
SW05=40	
SW04=20	
SW03=10	:RESELECT DMC11'S TO BE TESTED (ACTIVE).
SW02=4	:LOCK ON TEST SELECT
SW01=2	:RESTART PROGRAM AT SELECTED TEST
SW00=1	:INPJT DMC11 PARAMETERS

GENERAL DEFINITIONS AND EQUIVALENCIES

;REGISTER DEFINITIONS

;

000000	R0=%0	GENERAL REGISTER
000001	R1=%1	GENERAL REGISTER
000002	R2=%2	GENERAL REGISTER
000003	R3=%3	GENERAL REGISTER
000004	R4=%4	GENERAL REGISTER
000005	R5=%5	GENERAL REGISTER
000006	SP=%6	PROCESSOR STACK POINTER
000007	PC=%7	PROGRAM COUNTER

;LOCATION EQUIVALENCIES

;

177776	PS=177776	PROCESSOR STATUS WORD
001200	STACK=1200	START OF PROCESSOR STACK

;INSTRUCTION DEFINITIONS

;

005746	PUSH1SP=5746	DECREMENT PROCESSOR STACK 1 WORD
005726	POP1SP=5726	INCREMENT PROCESSOR STACK 1 WORD
010046	PUSHR0=10046	SAVE R0 ON STACK
012600	POPRO=12600	RESTORE R0 FROM STACK
024646	PUSH2SP=24646	DECREMENT STACK TWICE
022626	POP2SP=22626	INCREMENT STACK TWICE
	.EQUIV EMT,HLT	BASIC DEFINITION OF ERROR CALL

;BIT DEFINITIONS

;

100000	BIT15=100000	
040000	BIT14=40000	
020000	BIT13=20000	
010000	BIT12=10000	
004000	BIT11=4000	
002000	BIT10=2000	
001000	BIT9=1000	
000400	BIT8=400	
000200	BIT7=200	
000100	BIT6=100	
000040	BIT5=40	
000020	BIT4=20	
000010	BIT3=10	
000004	BIT2=4	
000002	BIT1=2	
000001	BIT0=1	

TRAPCATCHER FOR UNEXPECTED INTERRUPTS

```

98
99
100
101 ;-----+
102 ; TRAPCATCHER FOR ILLEGAL INTERRUPTS
103 ; THE STANDARD "TRAP CATCHER" IS PLACED
104 ; BETWEEN ADDRESS 0 TO ADDRESS 776.
105 ; IT LOOKS LIKE "PC+2 HALT".
106 ;-----+
107
108     000000 :=0
109 ; STANDARD INTERRUPT VECTORS
110 ;-----+
111
112     .=24
113 000024 005336 .PFAIL      ;POWER FAIL HANDLER
114 000026 000340 340          ;SERVICE AT LEVEL 7
115 000030 004750 .HLT         ;ERROR HANDLER
116 000032 000340 340          ;SERVICE AT LEVEL 7
117 000034 004716 TRPSRV     ;GENERAL HANDLER DISPATCH SERVICE
118 000036 000340 340          ;SERVICE AT LEVEL 7
119 000040
120 000040 000000 0           ;SAVE FOR ACT-11 OR XXDP
121 000042 000000 0           ;RETURN ADDRESS IF UNDER ACT-11 OR XXDP
122 000044 000000 0           ;SAVE FOR ACT-11 OR XXDP
123 000046 003522 SENDAD    ;FOR USE WITH ACT-11 OR XXDP
124 000052 000000 0           ;ACT-11 PROGRAM CHARACTERISTICS
125
126
127     .=174
128 000174 000000 DISPREG:0  ;SOFTWARE DISPLAY REGISTER
129 000176 000000 SWREG: 0   ;SOFTWARE SWITCH REGISTER
130
131     .=200
132 000200 000137 002002    JMP     .START      ;GO TO START OF PROGRAM
133
134
135     .=1000
136 001000 005377 040515 047111 MTITLE: .ASCII'<377><12>/MAINDEC-11-DZDMF-B/<377>
137 (2) 001025      104 041515 030461 .ASCIIZ '/DMC11 BITSTUFF LINE UNIT TESTS/<377>
138
139     .=1200
140
141     :INDIRECT POINTERS TO SWITCH REGISTER AND LIGHT DISPLAY
142
143 001200 177570 DISPLAY:177570
144 001202 177570 SWR: 177570

```

PROGRAM PARAMETERS, VARIABLES, AND TRAP CALLS.

147
148 C71204 177560 :INDIRECT POINTERS TO TELETYPE VECTORS AND REGISTERS
149 001206 177562 :-----
150 001210 177564 :TELETYPE KEYBOARD CONTROL REGISTER
151 001212 177566 :TELETYPE KEYBOARD DATA BUFFER
152
153 :PROGRAM CONTROL PARAMETERS
154 :-----
155
156 001214 000000 RETURN: 0 :SCOPE ADDRESS FOR LOOP ON TEST
157 001216 000000 NEXT: 0 :ADDRESS OF NEXT TEST TO BE EXECUTED
158 001220 000000 LOCK: 0 :ADDRESS FOR LOCK ON CURRENT DATA
159 001222 000003 ICOUNT: 3 :NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE
160 001224 000000 LPCNT: 0 :NUMBER OF ITERATIONS COMPLETED
161 001226 000000 TSTNO: 0 :NUMBER OF TEST IN PROGRESS
162 001230 000000 PASCNT: 0 :NUMBER OF PASSES COMPLETED
163 001232 000000 ERRCNT: 0 :TOTAL NUMBER OF ERRORS
164 001234 000000 LSTERR: 0 :PC OF LAST ERROR CALL
165
166 :PROGRAM VARIABLES
167 :-----
168
169 001236 000000 STRTSW: 0 :SWITCHES AT START OF PROGRAM
170 001240 000000 STAT: 0 :DM STATUS WORD STORAGE
171 001242 000000 CLKX: 0
172 001244 000000 MASKX: 0
173 001246 000000 TEMP1: 0 :TEMPORARY STORAGE
174 001250 000000 TEMP2: 0 :TEMPORARY STORAGE
175 001252 000000 TEMP3: 0 :TEMPORARY STORAGE
176 001254 000000 TEMP4: 0 :TEMPORARY STORAGE
177 001256 000000 TEMPS: 0 :TEMPORARY STORAGE
178 001260 000000 SAVR0: 0 :R0 STORAGE
179 001262 000000 SAVR1: 0 :R1 STORAGE
180 001264 000000 SAVR2: 0 :R2 STORAGE
181 001266 000000 SAVR3: 0 :R3 STORAGE
182 001270 000000 SAVR4: 0 :R4 STORAGE
183 001272 000000 SAVRS: 0 :R5 STORAGE
184 001274 000000 SAVSP: 0 :STACK POINTER STORAGE
185 001276 000000 SAVPC: 0 :PROGRAM COUNTER STORAGE
186 001300 000000 ZERO: 0
187 001302 000001 ONE: 1
188 001304 000000 MEMLIM: 0 :HIGHEST LOCATION FOR NMR'S
189 001306 000001 DMACTV: .BLKW 1 :DMC11'S SELECTED ACTIVE.
190 001310 000001 DMNUM: .BLKW 1 :OCTAL NUMBER OF DMC11'S.
191 001312 000001 SAVACT: .BLKW 1 :ORIGINAL ACTV DEVICES
192 001314 000001 SAVNUM: .BLKW 1 :WORKABLE NUMBER
193 001316 000000 RUN: 0 :POINTER TO RUNNING DEVICE.
194
195 001320 001472 EVEN: :TABLE POINTER.
196 001322 001878 CREAM: DM.MAP-6 :TABLE POINTER
MILK: CNT.MAP-4

197
198 :PROGRAM CONTROL FLAGS
199 :-----
200
201 001324 000 INIFLG: .BYTE 0 ;PROGRAM INITIALIZATION FLAG
202 001325 000 ERRFLG: .BYTE 0 ;ERROR OCCURED FLAG
203 001326 000 LOKFLG: .BYTE 0 ;LOCK ON CURRENT TEST FLAG
204 001327 000 QV.FLG: .BYTE 0 ;QUICK VERIFY FLAG.
205
206 :ON FIRST PASS OF EACH DMC11 ITERATIONS WILL BE
207
208 :EVEN
209
210 :DEFINITIONS FOR TRAP SUBROUTINE CALLS
211 :POINTERS TO SUBROUTINES CAN BE FOUND
212 :IN THE TABLE IMMEDIATELY FOLLOWING THE DEFINITIONS
213
214 :*****
215 001330 104400 *RPTAB:
216 001330 003576 SCOPE=TRAP+0 ;CALL TO SCOPE LOOP AND ITERATION HANDLER
217 104401 .SCOPE
218 001332 003736 SCOP1=TRAP+1 ;CALL TO LOOP ON CURRENT DATA HANDLER
219 104402 .SCOP1
220 001334 003766 TYPE=TRAP+2 ;CALL TO TELETYPE OUTPUT ROUTINE
221 104403 .TYPE
222 001336 004050 INSTR=TRAP+3 ;CALL TO ASCII STRING INPUT ROUTINE
223 104404 .INSTR
224 001340 004154 INSTER=TRAP+4 ;CALL TO INPLT ERROR HANDLER
225 104405 .INSTER
226 001342 004174 PARAM=TRAP+5 ;CALL TO NUMERICAL DATA INPLT ROUTINE
227 104406 .PARAM
228 001344 004374 SAVOS=TRAP+6 ;CALL TO REGISTER SAVE ROUTINE
229 104407 .SAVOS
230 001346 004434 RESOS=TRAP+7 ;CALL TO REGISTER RESTORE ROUTINE
231 104410 .RESOS
232 001350 004466 CONVRT=TRAP+10 ;CALL TO DATA OUTPUT ROUTINE
233 104411 .CONVRT
234 001352 004472 CNVRT=TRAP+11 ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR-LF.
235 104412 .CNVRT
236 001354 005466 MSTCLR=TRAP+12 ;CALL TO ISSUE A MASTER CLEAR
237 104413 .MSTCLR
238 001356 005436 DELAY=TRAP+13 ;CALL TO DELAY
239 104414 .DELAY
240 001360 005504 ROMCLK=TRAP+14 ;CALL TO CLOCK ROM ONCE
241 104415 .ROMCLK
242 001362 005552 DATACLK=TRAP+15 ;CALL TO CLK DATA
243 104416 .DATACLK
244 001364 005616 TIMER=TRAP+16 ;CALL TO DELAY A CLOCK TICK
245
246
247 :*****

```

248 :DMC11 CONTROL INDICATORS FOR CURRENT DMC11 UNDER TEST
249 ;-----
250
251 001366 000000 STAT1: 0
252 001370 000000 STAT2: 0
253 001372 000000 STAT3: 0
254
255 :DMC11 VECTOR AND REGISTER INDIRECT POINTERS
256 ;-----
257
258 001374 000000 DMRVEC: 0 :POINTER TO DMC11 RECEIVER INTERRUPT VECTOR
259 001376 000000 DMRLVL: 0 :POINTER TO DMC11 RECEIVER INTERRUPT SERVICE PS
260 001400 000000 DMTVEC: 0 :POINTER TO DMC11 TRANSMITTER INTERRUPT VECTOR
261 001402 000000 DMTLVL: 0 :POINTER TO DMC11 TRANSMITTER INTERRUPT SERVICE PS
262 001404 000000 DMCSR: 0 :POINTER TO DMC11 CONTROL STATUS REGISTER
263 001406 000000 DMCSRH: 0 :POINTER TO DMC11 CONTROL STATUS REGISTER HIGH BYTE.
264 001410 000000 DMCTL: 0 :POINTER TO DMC11 CONTROL OUT REGISTER
265 001412 000000 DMFO4: 0 :POINTER TO DMC11 PORT REGISTER(SEL 4)
266 001414 000000 DMFO6: 0 :POINTER TO DMC11 PORT REGISTER(SEL 6)
267
268 :TEMP STORAGE
269 ;-----
270
271 001416 000000 TEMP: 0
272 .=40
273
274 :DMC11 STATUS TABLE AND ADDRESS ASSIGNMENTS
275 ;-----
276
277 001500 .=1500
278 001500 000001 DM.MAP:
279 001500 000001 DMCR00: .BLKW I :CONTROL STATUS REGISTER FOR DMC11 NUMBER 00
280 001502 000001 DMS100: .BLKW I :VECTOR FOR DMC11 NUMBER 00
281 001504 000001 DMS200: .BLKW I :DDCMP LINE# FOR DMC11 NUMBER 00
282 001506 000001 DMS300: .BLKW I :3RD STATUS WORD
283
284 001510 000001 DMCR01: .BLKW I :CONTROL STATUS REGISTER FOR DMC11 NUMBER 01
285 001512 000001 DMS101: .BLKW I :VECTOR FOR DMC11 NUMBER 01
286 001514 000001 DMS201: .BLKW I :DDCMP LINE# FOR DMC11 NUMBER 01
287 001516 000001 DMS301: .BLKW I :3RD STATUS WORD
288
289 001520 000001 DMCR02: .BLKW I :CONTROL STATUS REGISTER FOR DMC11 NUMBER 02
290 001522 000001 DMS102: .BLKW I :VECTOR FOR DMC11 NUMBER 02
291 001524 000001 DMS202: .BLKW I :DDCMP LINE# FOR DMC11 NUMBER 02
292 001526 000001 DMS302: .BLKW I :3RD STATUS WORD
293
294 001530 000001 DMCR03: .BLKW I :CONTROL STATUS REGISTER FOR DMC11 NUMBER 03
295 001532 000001 DMS103: .BLKW I :VECTOR FOR DMC11 NUMBER 03
296 001534 000001 DMS203: .BLKW I :DDCMP LINE# FOR DMC11 NUMBER 03
297 001536 000001 DMS303: .BLKW I :3RD STATUS WORD
298
299 001540 000001 DMCR04: .BLKW I :CONTROL STATUS REGISTER FOR DMC11 NUMBER 04
300 001542 000001 DMS104: .BLKW I :VECTOR FOR DMC11 NUMBER 04
301 001544 000001 DMS204: .BLKW I :DDCMP LINE# FOR DMC11 NUMBER 04
302 001546 000001 DMS304: .BLKW I :3RD STATUS WORD
303

```

304	001550	000001	DMCR05: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 05
305	001552	000001	DMS105: .BLKW	1	; VECTOR FOR DMC11 NUMBER 05
306	001554	000001	DMS205: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 05
307	001556	000001	DMS305: .BLKW	1	; 3RD STATUS WORD
308					
309	001560	000001	DMCR06: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 06
310	001562	000001	DMS106: .BLKW	1	; VECTOR FOR DMC11 NUMBER 06
311	001564	000001	DMS206: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 06
312	001566	000001	DMS306: .BLKW	1	; 3RD STATUS WORD
313					
314	001570	000001	DMCR07: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 07
315	001572	000001	DMS107: .BLKW	1	; VECTOR FOR DMC11 NUMBER 07
316	001574	000001	DMS207: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 07
317	001576	000001	DMS307: .BLKW	1	; 3RD STATUS WORD
318					
319	001600	000001	DMCR10: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 10
320	001602	000001	DMS110: .BLKW	1	; VECTOR FOR DMC11 NUMBER 10
321	001604	000001	DMS210: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 10
322	001606	000001	DMS310: .BLKW	1	; 3RD STATUS WORD
323					
324	001610	000001	DMCR11: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 11
325	001612	000001	DMS111: .BLKW	1	; VECTOR FOR DMC11 NUMBER 11
326	001614	000001	DMS211: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 11
327	001616	000001	DMS311: .BLKW	1	; 3RD STATUS WORD
328					
329	001620	000001	DMCR12: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 12
330	001622	000001	DMS112: .BLKW	1	; VECTOR FOR DMC11 NUMBER 12
331	001624	000001	DMS212: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 12
332	001626	000001	DMS312: .BLKW	1	; 3RD STATUS WORD
333					
334	001630	000001	DMCR13: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 13
335	001632	000001	DMS113: .BLKW	1	; VECTOR FOR DMC11 NUMBER 13
336	001634	000001	DMS213: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 13
337	001636	000001	DMS313: .BLKW	1	; 3RD STATUS WORD
338					
339	001640	000001	DMCR14: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 14
340	001642	000001	DMS114: .BLKW	1	; VECTOR FOR DMC11 NUMBER 14
341	001644	000001	DMS214: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 14
342	001646	000001	DMS314: .BLKW	1	; 3RD STATUS WORD
343					
344	001650	000001	DMCR15: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 15
345	001652	000001	DMS115: .BLKW	1	; VECTOR FOR DMC11 NUMBER 15
346	001654	000001	DMS215: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 15
347	001656	000001	DMS315: .BLKW	1	; 3RD STATUS WORD
348					
349	001660	000001	DMCR16: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 16
350	001662	000001	DMS116: .BLKW	1	; VECTOR FOR DMC11 NUMBER 16
351	001664	000001	DMS216: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 16
352	001666	000001	DMS316: .BLKW	1	; 3RD STATUS WORD
353					
354	001670	000001	DMCR17: .BLKW	1	; CONTROL STATUS REGISTER FOR DMC11 NUMBER 17
355	001672	000001	DMS117: .BLKW	1	; VECTOR FOR DMC11 NUMBER 17
356	001674	000001	DMS217: .BLKW	1	; DDCMP LINE# FOR DMC11 NUMBER 17
357	001676	000001	DMS317: .BLKW	1	; 3RD STATUS WORD
358					
359	001700	000000	DM.END: 000000		

360
 361 ;DMC11 PASS COUNT AND ERROR COUNT TABLE
 362 ;-----
 363
 364 001702 CNT.MAP:
 365 001702 000000 PACT00: 0 ;PASS COUNT FOR DMC11 NUMBER 00
 366 001704 000000 ERCT00: 0 ;ERROR COUNT FOR DMC11 NUMBER 00
 367
 368 001706 000000 PACT01: 0 ;PASS COUNT FOR DMC11 NUMBER 01
 369 001710 000000 ERCT01: 0 ;ERROR COUNT FOR DMC11 NUMBER 01
 370
 371 001712 000000 PACT02: 0 ;PASS COUNT FOR DMC11 NUMBER 02
 372 001714 000000 ERCT02: 0 ;ERROR COUNT FOR DMC11 NUMBER 02
 373
 374 001716 000000 PACT03: 0 ;PASS COUNT FOR DMC11 NUMBER 03
 375 001720 000000 ERCT03: 0 ;ERROR COUNT FOR DMC11 NUMBER 03
 376
 377 001722 000000 PACT04: 0 ;PASS COUNT FOR DMC11 NUMBER 04
 378 001724 000000 ERCT04: 0 ;ERROR COUNT FOR DMC11 NUMBER 04
 379
 380 001726 000000 PACT05: 0 ;PASS COUNT FOR DMC11 NUMBER 05
 381 001730 000000 ERCT05: 0 ;ERROR COUNT FOR DMC11 NUMBER 05
 382
 383 001732 000000 PACT06: 0 ;PASS COUNT FOR DMC11 NUMBER 06
 384 001734 000000 ERCT06: 0 ;ERROR COUNT FOR DMC11 NUMBER 06
 385
 386 001736 000000 PACT07: 0 ;PASS COUNT FOR DMC11 NUMBER 07
 387 001740 000000 ERCT07: 0 ;ERROR COUNT FOR DMC11 NUMBER 07
 388
 389 001742 000000 PACT10: 0 ;PASS COUNT FOR DMC11 NUMBER 10
 390 001744 000000 ERCT10: 0 ;ERROR COUNT FOR DMC11 NUMBER 10
 391
 392 001746 000000 PACT11: 0 ;PASS COUNT FOR DMC11 NUMBER 11
 393 001750 000000 ERCT11: 0 ;ERROR COUNT FOR DMC11 NUMBER 11
 394
 395 001752 000000 PACT12: 0 ;PASS COUNT FOR DMC11 NUMBER 12
 396 001754 000000 ERCT12: 0 ;ERROR COUNT FOR DMC11 NUMBER 12
 397
 398 001756 000000 PACT13: 0 ;PASS COUNT FOR DMC11 NUMBER 13
 399 001760 000000 ERCT13: 0 ;ERROR COUNT FOR DMC11 NUMBER 13
 400
 401 001762 000000 PACT14: 0 ;PASS COUNT FOR DMC11 NUMBER 14
 402 001764 000000 ERCT14: 0 ;ERROR COUNT FOR DMC11 NUMBER 14
 403
 404 001766 000000 PACT15: 0 ;PASS COUNT FOR DMC11 NUMBER 15
 405 001770 000000 ERCT15: 0 ;ERROR COUNT FOR DMC11 NUMBER 15
 406
 407 001772 000000 PACT16: 0 ;PASS COUNT FOR DMC11 NUMBER 16
 408 001774 000000 ERCT16: 0 ;ERROR COUNT FOR DMC11 NUMBER 16
 409
 410 001776 000000 PACT17: 0 ;PASS COUNT FOR DMC11 NUMBER 17
 411 002000 000000 ERCT17: 0 ;ERROR COUNT FOR DMC11 NUMBER 17

413

FORMAT OF STATUS TABLE

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
CSR	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
STAT1	I	C	O	N	T	R	O	L	R	E	G	I	S	T	E	R
STAT2	I	*	*	*	*	*	*	*	*	V	E	C	T	O	R	*
STAT3	I	*	B	M	I	A	D	D	*	I	L	I	N	E	*	I
	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
	I	I	I	I	I	I	I	I	I	I	I	I	I	I	*	I
	I	I	I	I	I	I	I	I	I	I	I	I	I	I	*	I

DEFINITION OF FORMAT

CSR: CONTAINS DMC11 CSR ADDRESS

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
 BIT15=1 MICRO-PROCESSOR HAS CRAM
 BIT15=0 MICRO-PROCESSOR HAS CROM
 BIT14=1 ??? TURNAROUND CONNECTOR IS ON
 BIT14=0 NO TURNAROUND CONNECTOR
 BIT13=0 LINE UNIT IS AN M8201
 BIT13=1 LINE UNIT IS AN M8202
 BIT12=1 NO LINE UNIT
 BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
 HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD.)

STAT3: BIT0=1 DO FREE RUNNING TESTS ON KMC
 (MUST BE SET TO A ONE MANUALLY [PROGRAM DZDMF ONLY])
 KMC MUST HAVE MICRO-CODE WRITTEN FROM RUNNING
 DZDMG TEST 2 FIRST
 BIT1=1 DMC11-AL LOCAL HIGH SPEED MICRO-CODE
 BIT1=0 DMC11-AR REMOTE LOW SPEED MICRO-CODE

FOG

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 11
 DZDME.P11 12-MAY-77 14:18 PROGRAM INITIALIZATION AND START UP.

PAGE: 003:

```

468
469
470
471
472
473
474
475
476 002002 012737 000340 177776 .START: MOV #340,PS :LOCK OUT INTERRUPTS
477 002010 012706 001200 MOV #STACK,SP :SET UP STACK
478 002014 012737 005336 000024 MOV #.PFAIL,0#24 :SET UP POWER FAIL VECTOR
479 002022 013737 001310 001314 MOV DMNUM,SAVNUM :SAVE NUMBER OF DEVICES IN SYSTEM.
480 002030 005037 010016 CLR SWFLG :CLEAR SOFT TIMEOUT FLAG
481 002034 105037 001325 CLR8 ERRFLG :CLEAR ERROR FLAG
482 002040 105037 001327 CLR8 QV.FLG :ZERO QUICK VERIFY FLAG
483 002044 012737 001470 001320 MOV $DM.MAP-10,CREAM :GET MAP POINTER.
484 002052 012737 001676 001322 MOV $CNT.MAP-4,MILK :GET PASS COUNT MAP POINTER
485 002060 012737 100000 001316 MOV #BIT15,RUN :POINT POINTER TO FIRST DEVICE.
486 002066 012700 001702 MOV $CNT.MAP,RO :PASS COUNT POINTER TO RO
487 002072 005020 CLR (RO)+ :CLEAR TABLE
488 002074 022700 002002 CMP $CNT.MAP+100,RO :DONE YET?
489 002100 001374 BNE 23$ :KEEP GOING
490 002102 005037 001234 CLR LSTERR :CLEAR LAST ERROR POINTER
491 002106 012737 000001 001226 MOV #1,TSTNO :SET UP FOR TEST 1
492 002114 012737 002002 001214 MOV #.START,RETURN :SET UP FOR POWER FAIL BEFORE
493
494 002122 013716 000006 MOV #6,-(SP) :SAVE CURRENT VECTORS
495 002126 013746 000004 MOV #4,-(SP)
496 002132 012737 002166 000004 MOV #6,0#4 :SET UP FOR TIMEOUT
497 002140 012737 177570 001202 MOV #177570,SWR :SET SWR TO HARD SWR ADDRESS
498 002146 012737 177570 001200 MOV #177570,DISPLAY :SET DISPLAY TO HARD SWR ADDRESS
499 002154 022777 177777 177020 CMP #-1,SWR :REFERENCE HARDWARE SWITCH REGISTER
500 002162 001402 BEQ 6S+2 :IF = -1 USE SOFT SWR ANYWAY
501 002164 000407 BR 7S :IF IT EXISTS AND NOT = -1 USE HARD SWR
502 002166 022626 CMP (SP)+,(SP)+ :ADJUST STACK
503 002170 012737 000176 001202 MOV #SWREG,SWR :POINTER TO SOFT SWR
504 002176 012737 000174 001200 MOV #DISPREG,DISPLAY :POINTER TO SOFT DISPLAY REG
505 002204 012637 000004 MOV (SP)+,0#4 :RESTORE VECTORS
506 002210 012637 000006 MOV (SP)+,0#6
507 002214 105737 001324 TSTB INIFLG :HAS INITIALIZATION BEEN PERFORMED
508 002220 001006 BNE 20$ :BR IF YES
509 002222 022737 003522 000042 CMP #SENDAD,0#42 :IF ACT-II AUTOMATIC MODE, DON'T TYPE ID
510 002230 001402 BEQ 20$ :BR IF NO
511 002232 104402 001000 TYPE MTITLE :TYPE TITLE MESSAGE
512 002236 004737 007606 JSR PC,CKSWR :CHECK FOR SOFT SWR
513 002242 017737 176734 001236 MOV #SWR,STRTSW :STORE STARTING SWITCHES
514 002250 005737 000042 TST 0#42 :IS IT RUNNING IN AUTO MODE?
515 002254 001402 BEQ .+6 :BR IF NO
516 002256 005037 001236 CLR STRTSW :IF YES, CLEAR SWITCHES
517 002262 032737 000001 001236 BIT #SW00,STRTSW :IF SW00=1 QUESTIONS ARE ASKED.
518 002270 001012 BNE 17$ :BR IF SW00=1
519 002272 105737 001236 TSTB STRTSW :BIT? = 1 ???
520 002276 100007 BPL 17$ :BR IF SW07=0
521 002300 005737 001306 TST DMACTV :ARE ANY DEVICES SELECTED?
522 002304 00100E BNE 16$ :BR IF YES
523 002306 104402 007154 TYPE NOACT :NO DEVICES SELECTED.

```

524	002312	000000		HALT		STOP THE SHOW
525	002314	000776		BR	-2	:DISQUALIFY CONTINUE SWITCH
526	002316	004737	010512	17\$: JSR	PC.AUTO.SIZE	:GO DO THE AUTO SIZE
527	002322	105737	001324	16\$: TSTB	INIFLG	:FIRST TIME?
528	002326	001410		BEQ	21\$:BR IF YES
529	002330	105737	001236	TSTB	STRTSW	:IF USING SAME PARAMETERS DONT TYPE MAP
530	002334	100431		BMI	1\$	
531	002336	032737	000006 001236	BIT	#BIT1!BIT2,STRTSW	:IS TEST NO. OR LOCK SELECTED
532	002344	001403		BEQ	24\$:IF NO THEN TYPE STATUS
533	002346	000424		BR	1\$:IF YES DO NOT TYPE STATUS
534	002350	005137	001324	21\$: COM	INIFLG	:SET FLAG
535	002354	104402	006224	24\$: TYPE	XHEAD	:TYPE HEADER
536	002360	012704	001500	5\$: MOV	\$DM.MAP,R4	:SET POINTER
537	002364	010437	001246	MOV	R4,TEMP1	:SET ADDRESS
538	002370	012437	001250	MOV	(R4)+,TEMP2	:SET CSR
539	002374	001411		BEQ	1\$:ALL DONE IF ZERO
540	002376	012437	001252	MOV	(R4)+,TEMP3	:SET STAT1
541	002402	012437	001254	MOV	(R4)+,TEMP4	:SET STAT2
542	002406	012437	001256	MOV	(R4)+,TEMPS	:SET STAT3
543	002412	104410		CONVRT		:TYPE OUT STATUS MAP
544	002414	007454		XSTATO		:
545	002416	000762		BR	5\$	
546	002420	012700	001500	1\$: MOV	\$DM.MAP,RO	:RO POINTS TO STATUS TABLE

```

547
548 :*****+
549 :*AUTO SIZE TEST
550 :*THIS TEST VERIFYS THAT THE DMC11S AND/OR KMC11S ARE AT THE CORRECT FLOATING
551 :*ADDRESSES FOR YOUR SYSTEM. IF THIS TEST FAILS, IT IS NOT A HARDWARE ERROR.
552 :*CHECK THE ADDRESSES OF ALL FLOATING DEVICES (DJ,DH,DQ,DU,DUP,LK,DMC,DZ,KMC).
553 :*IF THERE ARE NO OTHER FLOATING DEVICES BEFORE THE DMC11, THE FIRST
554 :*DMC11 ADDRESS IS 760070. KMC11 IS 760110. NO DEVICE SHOULD EVER BE AT
555 :*ADDRESS 760000. THIS TEST MAY REQUIRE 2 OR MORE ATTEMPTS TO GET THE
556 :*RIGHT ADDRESSES. AFTER YOU HAVE CHANGED THE ADDRESS TO WHAT IT TOLD
557 :*YOU THE FIRST TIME, IT MAY COME BACK AND TELL YOU A DIFFERENT ADDRESS
558 :*THE NEXT TIME YOU RUN IT. PLEASE HAVE PATIENCE, THE FINAL ADDRESS
559 :*WILL BE CORRECT (AS LONG AS ALL DEVICES IN FRONT OF THE DMC'S ARE
560 :*CORRECT).
561 :*****+

```

563	002424	013746	000004	MOV	2\$4,-(SP)	:SAVE LOC 4
564	002430	013746	000006	MOV	2\$6,-(SP)	:SAVE LOC 6
565	002434	005037	000006	CLR	2\$6	:CLEAR VEC+2
566	002440	005037	001252	CLR	TEMP3	:CLEAR FLAG
567	002444	005005		CLR	RS	:RS=0=DMC. RS=-1=KMC
568	002446	011037	001404	AUSTRT: MOV	(RO),DMCSR	:GET NEXT DMC CSR
569	002452	001564		BEQ	AUDONE	:BR IF DONE
570	002454	005705		TST	RS	:DMC OR KMC?
571	002456	001005		BNE	1\$:BR IF KMC
572	002460	032760	100000 000002	BIT	#BIT15.2(RO)	:CHECK FOR DMC CSR
573	002466	001061		BNE	SKIP	:SKIP IF NOT DMC
574	002470	000404		BR	2\$:ITS A DMC SO CONTINUE
575	002472	032760	100000 000002	1\$: BIT	#BIT15.2,RO	:CHECK FOR KMC CSR
576	002500	001454		BEQ	SKIP	:SKIP IF NOT KMC
577	002502	012737	002674 000004	2\$: MOV	\$OCDEV,3\$4	:SET UP FOR TIMEOUT
578	002510	005705		TST	RS	:DMC OR KMC?
579	002512	001003		BNE	3\$:BR IF KMC

SDOME MACYII 30(1046) 11-JUL-77 11:59 PAGE 13
 SDOME.P11 12-MAY-77 14:18 PROGRAM INITIALIZATION AND START UP.

PAGE: 0033

580	002514	012703	000006		MOV	#6,R3	:R3 IS COUNT OF DEVICES BEFORE DMC
581	002520	000402			BR	4S	:GO ON
582	002522	012703	000010	3\$:	MOV	#10,R3	:R3 IS COUNT OF DEVICES BEFORE KMC
583	002526	012702	003010	4\$:	MOV	#DEVTAB,R2	:R2 IS DEVICE TABLE PONTER
584	002532	012701	160010		MOV	#160010,R1	:START WITH ADDRESS 160010
585	002536	005711		FLOAT:	TST	(R1)	:CHECK ADDRESS IN R1
586	002540	111204			MOVB	(R2),R4	:IF NO TIMEOUT, GET NEXT ADDRESS
587	002542	060401			ADD	R4,R1	
588	002544	005201			INC	R1	
589	002546	040401			BIC	R4,R1	
590	002550	005703			TST	R3	
591	002552	001371			BNE	FLOAT	:ANY MORE DEVICES TO CHECK FOR?
592	002554	012737	002700 000004		MOV	#ERR,2#4	:BR IF YES
593	002562	010137	003022		MOV	R1,XLOC	:OK ONLY DMC'S ARE LEFT, SET UP FOR TIMEOUT
594	002566	005705		FY:	TST	R5	:SAVE FIRST DMC/KMC ADDRESS
595	002570	001005			BNE	1\$:DMC OR KMC?
596	002572	032760	100000 000002		BIT	#BIT15,2(R0)	:BR IF KMC
597	002600	001014			BNE	SKIP	:CHECK FOR DMC CSR
598	002602	000404			BR	2\$:SKIP IF NOT DMC
599	002604	032760	100000 000002	1\$:	BIT	#BIT15,2(R0)	:ITS A DMC SO CONTINUE
600	002612	001407			BEG	SKIP	:CHECK FOR KMC CSR
601	002614	005711		2\$:	TST	(R1)	:SKIP IF NOT KMC
602	002616	020137	001404		CMP	R1,DMCSR	:CHECK DMC ADDRESS
603	002622	001411			BEQ	OK	:DOES IT MATCH
604	002624	062701	000010		ADD	#10,R1	:BR IF YES
605	002630	000756			BR	FY	:GET NEXT DMC ADDRESS
606	002632	062700	000010	SKIP:	ADD	#10,R0	:DO IT AGAIN
607	002636	011037	001404		MOV	(R0),DMCSR	:SKIP TO NEXT CSR IN TABLE
608	002642	001470			BEG	AUDONE	:GET NEXT CSR
609	002644	000750			BR	FY	:BR IF DONE
610	002646	062700	000010	CK:	ADD	#10,R0	:ELSE CONTINUE
611	002652	062737	000010		ADD	#10,XLOC	:SKIP TO NEXT DMC CSR
612	002660	011037	001404		MOV	(R0),DMCSR	:UPDATE EXPECTED DMC/KMC ADDRESS
613	002664	001457			BEG	AUDONE	:GET NEXT DMC/KMC CSR
614	002666	013701	003022		MOV	XLOC,R1	:BR IF DONE
615	002672	000735			BR	FY	:GET EXPECTED DMC/KMC ADDRESS
616	002674	122243		NODEV:	CMPB	(R2)+,-(R3)	:CONTINUE
617	002676	000002			RT!		:ON TIMEOUT, INC R2, DEC R3
618	002700	005737	001252	ERR:	TST	TEMP3	:RETURN
619	002704	001014			BNE	1\$	
620	002706	104402			TYPE		:CHECK FLAG IF = 0 TYPE HEADER
621	002710	007223			CONERR		:SKIP HEADER
622	002712	012737	002700 001276		MOV	#ERR,SAVPC	:TYPEOUT HEADER MESSAGE
623	002720	104411			CNVRT		:CONFIGURATION ERROR!!!!
624	002722	002770			ERRPC		:SAVE PC FOR TYPEOUT
625	002724	104402			TYPE		:TYPE OUT ERROR PC
626	002726	007277			CNERR		
627	002730	012737	177777 001252		MOV	#-1 TEMP3	:TYPE REST OF HEADER
628	002736	010137	001262	1\$:	MOV	R1,SAVRI	:SET FLAG SO IT ONLY GETS TYPES ONCE
629	002742	104410			CONVRT		:SAVE RI FOR TYPEOUT
630	002744	002776			CONTAB		:TYPE CSR VALUES
631	002746	005705			TST	R5	:DMC OR KMC
632	002750	001003			BNE	3\$:BR IF KMC
633	002752	104402			TYPE		
634	002754	007320			DMCM		
635	002756	000402			BR	4S	:CONTINUE

DDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 14
 DZOME.P11 12-MAY-77 14:18 PROGRAM INITIALIZATION AND START UP.

PAGE: 0034

636	002760	104402		3\$: TYPE			
637	002762	007330		KMCM			
638	002764	022626		4\$: CMP	(SP)+, (SP)+	:ADJUST STACK	
639	002766	000727		BR	OK	:BR TO GET OUT	
640	002770	000001		ERRPC:	1		
641	002772	006	002	.BYTE	6.2		
642	002774	001276		SAVPC			
643	002776	000002		CONTAB:	2		
644	003000	006	004	.BYTE	6.4		
645	003002	003022		XLOC			
646	003004	006	002	.BYTE	6.2		
647	003006	001404		DMCSR			
648	003010	007		DEVTAB:	.BYTE	:DJ	
649	003011	017		.BYTE	1?	:DH	
650	003012	007		.BYTE	7	:DG	
651	003013	007		.BYTE	7	:DU	
652	003014	007		.BYTE	7	:DJP	
653	003015	007		.BYTE	7	:LK	
654	003016	007		.BYTE	7	:DMC	
655	003017	007		.BYTE	7	:DZ	
656	003020	007		.BYTE	7	:KMC	
657	003022			.EVEN			
658	003022	000000		XLOC:	0		
659	003024	005705		AUDONE:	TST	RS	:DMC?
660	003026	001005			BNE	1\$:BR IF KMC AND ALL DONE
661	003030	012705	177777		MOV	#-1, RS	:SET RS TO -1 (KMC)
662	003034	012700	001500		MOV	#DM.MAP, RO	:RESET RO TO START OF TABLE
663	003040	000602			BR	AUSTRT	:GO DO KMC'S
664	003042	012637	000006		MOV	(SP)+, #6	:RESTORE LOC 6
665	003046	012637	000004		MOV	(SP)+, #4	:RESTORE LOC 4
666	003052	032737	000010	001236	BIT	#SW03, S^R^SW	:SELECT SPECIFIC DEVICES??
667	003060	001422			BEQ	3\$:BR IF NO.
668	003062	104402	006144		TYPE	MNEW	:TYPE THE MESSAGE.
669	003066	005000			CLR	RO	:ZERO DATA LIGHTS
670	003070	000000			HALT		:WAIT FOR USER TO TELL WHAT DEVICES TO RUN
671	003072	027737	176104	001312	CMP	#SWR, SAVACT	:IS THE NUMBER VALID?
672	003100	101404			BLOS	2\$:BR IF NUMBER IS OK.
673	003102	104402	006005		TYPE	, MERR3	:TELL USER OF INVALID NUMBER.
674	003106	000000			HALT		:STOP EVERY THING.
675	003110	000776			BP	-2	:RESTART THE PROGRAM AGAIN.
676	003112	017737	176064	001306	MOV	#SWR, DMACTV	:GET NEW DEVICE PATTERN
677	003120	013700	001306		MOV	DMACTV, RO	:SHOW THE USER WHAT HE SELECTED.
678	003124	000000			HALT		:CONTINUE DYNAMIC SWITCHES.
679	003126	012700	000300		MOV	#300, RO	:PREPARE TO CLEAR THE FLOATING
680	003132	012701	000302		MOV	#302, R1	:VECTOR AREA. 300-776
681	003136	010120			MOV	R1, (RO)+	:START PUTTING "PC+2 - HALT"
682	003140	005021			CLR	(R1)+	:IN VECTOR AREA.
683	003142	022021			CMP	(RO)+, (R1)+	:POP POINTERS
684	003144	022700	001000		CMP	#1000, RO	:ALL DONE??
685	003150	001372			BNE	4\$:BR IF NO.
686					:TEST START AND RESTART		
687					-----		
688							
689							
690	003152	012706	001200		.BEGIN: MOV	#STACK, SP	:SET UP STACK
691	003156	013746	000006		MOV	#06,-(SP)	:SAVE LOC 6

692	003162	013746	000004		MOV	284,-(SP)	SAVE LOC 4	
693	003166	005000			CLR	R0	START AT 0	
694	003170	012737	003234	000004	MOV	285,284	SET UP FOR TIME OUT	
695	003176	005037	000006		CLR	286	TO AUTOSIZE MEMORY	
696	003202	005720			TST	(R0)+	CHECK ADDRESS IN R0	
697	003204	022700	157776		CMP	157776,R0	IS IT AT LEAST 28K	
698	003210	001374			BNE	6S	BR IF NO	
699	003212	162700	007776		SUB	27776,R0	SAVE 2K FOR MONITORS	
700	003216	010037	001304		MOV	R0, MEMLIM	STORE MEMORY LIMIT	
701	003222	012637	000004		MOV	(SP)+,284	RESTORE LOC 4	
702	003226	012637	000006		MOV	(SP)+,286	RESTORE LOC 6	
703	003232	000413			BR	10S	CONTINUE	
704	003234	022626			CMP	(SP)+,(SP)+	ADJUST STACK	
705	003236	162700	000004		SUB	24,R0	GET LAST GOOD ADDRESS	
706	003242	162700	007776		SUB	27776,R0	SAVE 2K FOR MONITORS	
707	003246	022700	030000		CMP	30000,R0	IS IT 8K?	
708	003252	001361			BNE	7S	BR IF NO	
709	003254	012700	037400		MOV	237400,R0	IF 8K DON'T SAVE 2K	
710	003260	000756			BR	7S		
711	003262	012737	000340	177776			LOCK OUT INTERRUPTS	
712	003270	032737	000004	001236	MOV	2340,PS	CHECK FOR LOCK ON TEST	
713	003276	001411			BIT	2BIT2,STRTSW	BR IF NO LOCK DESIRED.	
714	003300	104402	006043		BEQ	1S	TYPE LOCK SELECTED.	
715	003304	012737	000240	003612	TYPE	,MLOCK	ADJUST SCOPE ROUTINE.	
716	003312	012737	000240	003614	MOV	2NOP,TTST	SET UP TO LOCK	
717	003320	000406			MOV	2NOP,TTST+2	CONTINUE ALONG.	
718	003322	013737	003730	003612	BR	3S	PREPARE NORMAL SCOPE ROUTINE	
719	003330	013737	003732	003614			LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP	
720	003336	012737	010060	001214	1S:	MOV	2CYCLE,RETURN	START AT "CYCLE" FIND WHICH DEVICE TO TEST
721	003344	032737	000002	001236	3S:	BIT	2SW01,STRTSW	IS TEST NO. SELECTED?
722	003352	001002			BNE	5S	BR IF YES	
723	003354	104452	005755		TYPE	MR	TYPE R	
724	003360	000177	175530		JMP	2RETURN	START TESTING	

725
 726
 727
 728
 729
 730
 731 003364 000005 .EOP: RESET ;MAKE THE WORLD CLEAN AGAIN.
 732 003366 005037 001234 CLR LSTERR ;CLEAR LAST ERROR PC
 733 003372 005037 001235 CLRB ERRFLG ;CLEAR ERROR FLAG
 734 003376 005237 001230 INC PASCNT ;UPDATE PASS COUNT
 735 003402 013777 001230 175570 MOV PASCNT,DISPLAY ;DISPLAY PASS COUNT
 736 003410 104402 005733 TYPE ,MEPASS ;TYPE END PASS
 737 003414 104402 006072 TYPE ,MCSR ;TYPE CSR
 738 003420 104411 003546 CNVRT ,XCSR ;SHOW IT
 739 003424 104402 006100 TYPE ,MVECX ;TYPE VECTOR
 740 003430 104411 003554 CNVRT ,XVEC ;SHOW IT
 741 003434 104402 006106 TYPE ,MPASSX ;TYPE PASSES
 742 003440 104411 003562 CNVRT ,XPASS ;SHOW IT
 743 003444 104402 006117 TYPE ,MERRX ;TYPE ERRORS
 744 003450 104411 003570 CNVRT ,XERR ;SHOW IT
 745 003454 013700 001236 MOV MILK,BO ;GET POINTER TO PASS COUNT
 746 003460 013720 001230 MOV PASCNT,(R0)+ ;STORE PASS COUNT FOR THIS DMCII
 747 003464 013720 001232 MOV ERRCNT,(R0)+ ;STORE ERROR COUNT FOR THIS DMCII
 748 003470 005337 001314 DEC SAVNUM ;ARE ALL DEVICES TESTED?
 749 003474 001017 BNE RESTRT ;BR IF NO.
 750 003476 112737 000377 001327 MOV B \$377,QV,FLG ;SET THE QUICK VERIFY FLAG
 751 003504 013737 001310 001314 MOV DMNUM,SAVNUM ;RESTORE THE COUNT
 752 003512 013701 000042 MOV A#42,R1 ;CHECK FOR ACT-II OR DCP
 753 003516 001406 BEJ RESTRT ;IF NOT, CONTINUE TESTING
 754 003520 000005 RESET ;STOP THE SHOW--CLEAR THE WORLD
 755 003522
 756 003522 004711 SENDAD: JSR PC,(R1);
 757 003524 000240 NOP
 758 003526 000240 NOP
 759 003530 000240 NOP
 760 003532 000240 NOP
 761 003534 012737 010060 001214 RESTRT: MOV BCYC,RETURN ;CYCLE,RETURN
 762 003542 000137 010060 JMP CYCLE ;
 763 003546 000001 XCSR: I
 764 003550 006 002 .BYTE 6,2
 765 003552 001404 DMCXR
 766 003554 000001 XVEC: I
 767 003556 004 002 .BYTE 4,2
 768 003560 001374 DMVEC
 769 003562 000001 XPASS: I
 770 003564 006 002 .BYTE 6,2
 771 003566 001230 PASCNT
 772 003570 000001 XERR: I
 773 003572 006 002 .BYTE 6,2
 774 003574 001232 ERRCNT
 775
 776 ;SCOPE LOOP AND INTERATION HANDLER
 777 ;-----
 778
 779 003576 004737 007E08 .SCOPE: JSR PC,CKSWR ;CHECK FOR SOFT SWR
 780 003602 010016 MCV R0,(SP) ;SAVE R0 ON THE STACK

ZDOME MACY11 30(1046) 11-JUL-77 11:59 PAGE 17

ZDOME.P11 12-MAY-77 14:18

PAGE: 0037

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC.)

781 003604 032777 040000 175370
 782 003612 001407 000437 003734
 783 003614 000437 005737 003734
 784 003616 005737 001434 003734
 785 003622 001434 005037 003734
 786 003624 005037 000415 003734
 787 003630 000415 032777 004000 175342
 788 003632 001011 001406 105737 001327
 789 003640 001406 005237 001224 001222
 790 003642 005237 023737 001224 001222
 791 003644 101414 105037 001325
 792 003650 001224 003737 001224 001222
 793 003654 001224 005037 001220 001222
 794 003662 005037 001220 012737 000020 001222
 795 003664 001220 013737 001216 001214
 796 003670 000177 175264
 797 003714 011600 003720 013701 001404
 798 003724 000177 004737 007606 175232
 799 003730 001407 003732 000437
 800 003734 000000
 801
 802
 803
 804
 805
 806
 807
 808
 809
 810
 811 003736 004737 007606 001000 175232
 812 003742 032777 001000 001405
 813 003750 001405 005737 001220
 814 003752 005737 001402 003760 013716 001220
 815 003764 000002
 816
 817
 818
 819
 820
 821
 822 003766 010546 017605 000002 000002 000002
 823 003770 062766 000002 000002 000002 000002
 824 004002 005737 010016 001004 032777 010000 175164
 825 004006 001004 032777 010000 175164
 826 004010 001012 105715 100002 104402 005672
 827 004016 105715 105777 100002 105777 175154
 828 004020 100375 112577 104402 105777 175150
 829 004022 100375 112577 105777 112577 175150
 830 004024 104402 105777 100375 112577 175150
 831 004030 105777 112577 100375 112577 175150
 832 004034 100375 112577 100375 112577 175150
 833 004036 112577 112577 100375 112577 175150
 834 004042 001357 001357 100375 112577 175150
 835 004044 012605
 836
 837
 838
 839
 840
 841
 842
 843
 844
 845
 846
 847
 848
 849
 850
 851
 852
 853
 854
 855
 856
 857
 858
 859
 860
 861
 862
 863
 864
 865
 866
 867
 868
 869
 870
 871
 872
 873
 874
 875
 876
 877
 878
 879
 880
 881
 882
 883
 884
 885
 886
 887
 888
 889
 890
 891
 892
 893
 894
 895
 896
 897
 898
 899
 900
 901
 902
 903
 904
 905
 906
 907
 908
 909
 910
 911
 912
 913
 914
 915
 916
 917
 918
 919
 920
 921
 922
 923
 924
 925
 926
 927
 928
 929
 930
 931
 932
 933
 934
 935
 936
 937
 938
 939
 940
 941
 942
 943
 944
 945
 946
 947
 948
 949
 950
 951
 952
 953
 954
 955
 956
 957
 958
 959
 960
 961
 962
 963
 964
 965
 966
 967
 968
 969
 970
 971
 972
 973
 974
 975
 976
 977
 978
 979
 980
 981
 982
 983
 984
 985
 986
 987
 988
 989
 990
 991
 992
 993
 994
 995
 996
 997
 998
 999
 1000

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 18
 DZDME.P11 12-MAY-77 14:18

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0038

```

337 004046 000002           RTI ;GO HOME
838
839
840 004050 010346
841 004052 010446
842 004054 017637 000004 004072 .INSTR: MOV R3,-(SP) ;SAVE R3 ON STACK
843 004062 062766 000002 000004   MOV R4,-(SP) ;SAVE R4 ON STACK
844 004070 104402
845 004072 000000
846 004074 012704 007502
847 004100 012703 000007
848 004104 105777 175074
849 004110 100375
850 004112 117714 175070
851 004116 142714 000200
852 004122 122427 000015
853 004126 001417
854 004130 105777 175054
855 004134 100375
856 004136 017777 175044 175046 1S: TSTB 1S
857 004144 005303
858 004146 001356
859 004150 012604
860 004152 012603
861 004154 104402 005656 .INSTE: TYPE M0M
862 004160 010346   MOV R3,-(SP)
863 004162 010446   MOV R4,-(SP)
864 004164 000741
865 004166 012604
866 004170 012603
867 004172 000002
868
869
870
871
872 004174 010546 .INSTR2: MOV (SP)+,R4 ;RESTORE R4
873 004176 010446   MOV (SP)+,R3 ;RESTORE R3
874 004200 016605 000004
875 004204 012537 004364
876 004210 012537 004366
877 004214 012537 004370
878 004220 112537 004372
879 004224 112537 004373
880 004230 010566 000004
881 004234 005005
882 004236 012704 007502
883 004242 122714 000015
884 004246 001420
885 004250 121427 00006C
886 004254 002415
887 004256 121427 000067
888 004262 003012
889 004264 142714 00006C
890 004270 152405
891 004272 122714 000015
892 004276 001406
     .PARAM: MOV RS,-(SP)
             MOV R4,-(SP)
             MOV 4(SP),RS
             MOV (RS)+,LOLIM
             MOV (RS)+,HILIM
             MOV (RS)+,DEVADR
             MOVB (RS)+,LOBITS
             MOVB (RS)+,ADRCNT
             MOV RS,4(SP)
             CLR RS
             MOV #INBUF,R4
             CMPB #15,(R4)
             BEQ PARERR
             CMPB (R4),#60
             BLT PARERR
             CMPB (R4),#67
             BGT PARERR
             BICB #6C,(R4)
             BISB (R4)+,RS
             CMPB #15,(R4)
             BEQ LIMITS
     .PARAM1: 1S: TSTB 1S
             CMPB (R4)+,RS
             BEQ PARERR
             CMPB (R4)+,RS
             BGT PARERR
             BICB #6C,(R4)
             BISB (R4)+,RS
             CMPB #15,(R4)
             BEQ LIMITS

```

ZCOMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 19
 ZCOMF.P11 12-MAY-77 14:18

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC.)

PAGE: 0039

```

893 004300 006305          ASL      RS
894 004302 006305          ASL      RS
895 004304 006305          ASL      RS
896 004306 000760          BR       IS
897 004310 104404          PARERR: INSTER
898 004312 000750          BR       PARAM1
899
900          ; TEST TO SEE IF NUMBER IS WITHIN LIMITS
901          ;-----
902
903 004314 020537 004366    LIMITS: CMP     RS,HILIM
904 004320 101373           BHI     PARERR
905 004322 020537 004364    CMP     RS,LOLIM
906 004326 103770           BLO     PARERR
907 004330 133705 004372    BITB    LOBITS,RS
908 004334 001365           BNE     PARERR
909
910          ; STORE NUMBER AT SPECIFIED ADDRESS
911
912 004336 013704 004370    IS:      MOV     DEVADR,R4
913 004342 010524           MOV     R5,(R4)+_
914 004344 062705 000002    ADD     #2,R5
915 004350 105337 004373    DECB    ADRCNT
916 004354 001372           BNE     IS
917 004356 012604           MOV     (SP)+,R4
918 004360 012605           MOV     (SP)+,RS
919 004362 000002           RTI
920 004364 000000           LOLIM: 0
921 004366 000000           HILIM: 0
922 004370 000000           DEVADR: 0
923 004372 000000           LOBITS: 0
924 004373               ADRCNT=LOBITS+1
925
926          ; SAVE PC OF TEST THAT FAILED AND R0-R5
927          ;-----
928
929 004374 016637 000004 001276    .SAVOS: MOV     4(SP),SAVPC   ;SAVE R7,PC.
930
931          ; SAVE R0-R5
932
933 004402 010537 001272    SVOS:   MOV     R5,SAVR5   ;SAVE R5
934 004406 010437 001270    MOV     R4,SAVR4   ;SAVE R4
935 004412 010337 001266    MOV     R3,SAVR3   ;SAVE R3
936 004416 010237 001264    MOV     R2,SAVR2   ;SAVE R2
937 004422 010137 001262    MOV     R1,SAVR1   ;SAVE R1
938 004426 010037 001260    MOV     R0,SAVR0   ;SAVE R0
939 004432 000002           RTI     ;LEAVE.
940
941          ; RESTORE R0-R5
942
943 004434 013700 001260    .RESOS: MOV     SAVR0,R0   ;RESTORE R0
944 004440 013701 001262    MOV     SAVR1,R1   ;RESTORE R1
945 004444 013702 001264    MOV     SAVR2,R2   ;RESTORE R2
946 004450 013703 001266    MOV     SAVR3,R3   ;RESTORE R3
947 004454 013704 001270    MOV     SAVR4,R4   ;RESTORE R4
948 004460 013705 001272    MOV     SAVR5,R5   ;RESTORE R5

```

DDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 20
 DZONE.P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROP, SCOPE, ETC)

PAGE: 0040

			RTI	;LEAVE	
949	004464	000002		:CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER	
950				;	
951				-----	
952					
953					
954	004466	104402	005672	.CONVR: TYPE MCRLF	
955	004472	010046		.CNVRT: MOV R0,-(SP)	
956	004474	010146		MOV R1,-(SP)	
957	004476	010346		MOV R3,-(SP)	
958	004500	010446		MOV R4,-(SP)	
959	004502	010546		MOV R5,-(SP)	
960	004504	017601	000012	MOV @12(SP), R1	
961	004510	062766	000002	ADD #2 12(SP)	
962	004516	012137	004710	MOV (R1)+, WRDCNT	
963	004522	112137	004712	MOV8 (R1)+, CHRCNT	
964	004526	112137	004713	MOV8 (R1)+, SPACNT	
965	004532	013137	004714	MOV @((R1))+, BINWRD	
966	004536	122737	000003	CMPB #3, CHRCNT	
967	004544	001003	004712	BNE 2S	
968	004546	042737	177400	004714 BIC #177400, BINWRD	
969	004554	013704	004714	MOV BINWRD, R4	
970	004560	113705	004712	MOV8 CHRCNT, R5	
971	004564	012700	001416	MOV #TEMP, R0	
972	004570	010403		MOV R4, R3	
973	004572	042703	177770	004714 BIC #177770, R3	
974	004576	062703	000060	ADD #060, R3	
975	004602	110320		MOV8 R3, (R0)+	
976	004604	000241		CLC	
977	004606	006004		ROR	R4
978	004610	000241		CLC	
979	004612	006004		ROR	R4
980	004614	000241		CLC	
981	004616	006004		ROR	R4
982	004620	005305		DEC	R5
983	004622	001362		BNE	3S
984	004624	012703	007544	MOV #MDATA, R3	
985	004630	114023		MOV8 -(R0), {R3}+	
986	004632	105337	004712	DEC8 CHRCNT	
987	004636	001374		BNE 4S	
988	004640	105737	004713	TSTB SPACNT	
989	004644	001405		BEQ 6S	
990	004646	112723	000040	MOV #040, {R3}+	
991	004652	105337	004713	DEC8 SPACNT	
992	004656	001373		BNE 5S	
993	004660	105013		CLR8 {R3}	
994	004662	104402	007544	TYPE .MDATA	
995	004666	005337	004710	DEC WRDCNT	
996	004672	001313		BNE 1S	
997	004674	012605		MOV -(SP)+, R5	
998	004676	012604		MOV -(SP)+, R4	
999	004700	012603		MOV -(SP)+, R3	
1000	004702	012601		MOV -(SP)+, R1	
1001	004704	012600		MOV -(SP)+, R0	
1002	004706	000002		RTI	
1003	004710	000000		WRDCNT: 0	
1004	004712	000000		CHRCNT: 0	

SDOME MACYII 30.1046) 11-JUL-77 11:59 PAGE 21
 SDOME.P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: CO4

1005	004713		SPACNT=CHRCNT+1		
1006	004714	000000	BINWRD: 0		
1007					
1008					
1009			: TRAP DISPATCH SERVICE		
1010			: ARGUMENT OF TRAP IS EXTRACTED		
1011			: AND USED AS OFFSET TO OBTAIN POINTER		
1012			: TO SELECTED SUBROUTINE		
1013					
1014	004716	011646	.TRPSR: MOV (SP), -(SP)	GET PC OF RETURN	
1015	004720	162716	SUB #2, (SP)	=PC OF TRAP	
1016	004724	017616	MOV #1, (SP), (SP)	GET TRP	
1017	004730	006316	TRPOK: ASL (SP)	MULTIPLY TRAP ARG BY 2	
1018	004732	042716	BIC #177001, (SP)	CLEAR UNWANTED BITS	
1019	004736	062716	ADD #.TRPTAB, (SP)	POINTER TO SUBROUTINE ADDRESS	
1020	004742	017616	MOV #1, (SP), (SP)	SUBROUTINE ADDRESS	
1021	004746	000136	JMP #1, (SP)+	GO TO SUBROUTINE	
1022					
1023			: ERROR HANDLER		
1024			:-----		
1025					
1026	004750	004737	007606	.HLT: JSR PC, CKSWR	CHECK FOR SOFT SWR
1027	004754	032777	010000	BIT #SW12, #SWR	BELL ON ERROR?
1028	004762	001406	174220	BEQ BX	BR IF NO BELL
1029	004764	105777	174220	TSTB #TPCSR	TTY READY.
1030	004770	100003		BPL XBX	DON'T WAIT IF TTY NOT READY.
1031	004772	112777	000207	MOV #207, #TPDBR	PUSH A BELL AT THE TTY.
1032	005000	032777	020000	BIT #SW13, #SWR	DELETE ERROR PRINT OUT?
1033	005006	001105	174124	BNE HALTS	BR IF NO PRINT OUT WANTED.
1034	005010	021637	001234	CMP (SP), LSTERR	WAS THIS ERROR FOUND LAST TIME?
1035	005014	001404		BEQ IS	BR IF YES
1036	005016	011637	001234	MOV (SP), LSTERR	RECORD BEING HERE
1037	005022	105037	001325	CLR8 ERRFLG	PREPARE HEADER
1038	005026	104406		:S: SAV05	SAVE ALL PROC REGISTERS
1039	005030	011605		MOV (SP), R5	GET THE PC OF ERROR
1040	005032	162705	000002	SUB #2, R5	GET ADDRESS OF TRAP CALL
1041	005036	011504		MOV (R5), R4	GET HLT INSTRUCTION
1042	005040	006304		ASL R4	MULT BY TWO
1043	005042	061504		ADD (R5), R4	DOUBLE IT
1044	005044	006304		ASL R4	MULT AGAIN
1045	005046	042704	177001	BIC #177001, R4	CLEAR JUNK
1046	005052	062704	035372	ADC #.ERRTAB, R4	GET POINTER
1047	005056	012437	005172	MOV (R4)+, ERMSG	GET ERROR MESSAGE
1048	005062	012437	005204	MOV (R4)+, DATAHD	GET DATA HEADER
1049	005066	011437	005216	MOV (R4), DATABP	GET DATA TABLE
1050	005072	105737	001325	TSTB ERRFLG	TYPE HEADREER
1051	005076	001403		BEQ TYPMSG	BR IF YES
1052	005100	005737	005216	TST DATABP	DOES DATA TABLE EXIST?
1053	005104	001040		BNE TYPDAT	BR IF YES.
1054	005106	104402	005672	TYPE .MCRLF	
1055	005112	104402	005672	TYPE .MCRLF	
1056	005116	005737	001220	TST LOCK	
1057	005122	001402		BEG IS	
1058	005124	104402	006142	TYPE .MASTEK	
1059	005130	104402	006130	TYPE .MTSTN	
1060	005134	104411	005330	CNVRT .XTSTN	:SHOW IT

Z2DME MACY11 30(1046) 11-JUL-77 11:59 PAGE 22
 Z2DME.P11 12-MAY-77 14:18 GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 0042

1061	005140	104402	006217		TYPE ,MERRPC	; TYPE PC.
1062	005144	104411	005322		CNVRT ,ERTABO	; SHOW IT
1063	005150	104402	005672		TYPE MCRLF	; GIVE A CR/LF
1064	005154	112737	177777	001325	MOV8 1-1,ERRFLG	; NO MORE HEADER UNLESS NO DATA TABLE.
1065	005162	005737	005172		TST ERRMSG	; IS THERE AN ERROR MESSAGE?
1066	005166	001402			BEQ WRKO.FM	; BR IF NO.
1067	005170	104402			TYPE	; TYPE
1068	005172	000000			ERRMSG: 0	ERROR MESSAGE
1069	005174				WRKO.FM:	
1070	005174	005737	005204		TST DATAHD	DATA HEADER?
1071	005200	001402			BEQ TYPDAT	; BR IF NO
1072	005202	104402			TYPE	; TYPE
1073	005204	000000			DATAHD: 0	DATA HEADER
1074	005206	005737	005215		TYPDAT: TST	DATA TABLE?
1075	005212	001402			BEQ RESREG	; BR IF NO.
1076	005214	104410			CONVRT	SHOW
1077	005216	000000			DATABP: 0	DATA TABLE
1078	005220	104407			RESREG: RESOS	RESTORE PROC REGISTERS
1079	005222	022737	003522	000042	HALTS: CMP	; IF ACT-11 AUTOMATIC MODE, HALT!!
1080	005230	001403			BEQ \$SENDAD,0042	
1081	005232	005777	173744		1S: TST	; HALT ON ERROR?
1082	005236	100005			BPL EXITER	; BR IF NO HALT ON ERROR
1083	005240	010046			PUSHRO	SAVE R0
1084	005242	016600	000002		MOV 2(SP),R0	SHOW ERROR PC IN DATA LIGHTS
1085	005246	000000			HALT	HALT
1086	005250	012600			POPRO	GET R0
1087	005252	005237	001232		EXITER: INC ERRCNT	UPDATE ERROR COUNT
1088	005256	032777	000400	173716	BIT \$SW08,\$SWR	; GOTO TOP OF TEST?
1089	005264	001007			BNE 1S	; BR IF YES
1090	005266	032777	002000	173706	BIT \$SW10,\$SWR	; GOTO NEXT TEST?
1091	005274	001411			BEQ 2S	; BR IF NO
1092	005276	013737	001216	001214	MOV NEXT_RETURN	SET FOR NEXT TEST
1093	005304	012706	001200		MOV \$STACK,SP	RESET SP
1094	005310	013701	001404		MOV DMCXR,R1	SET UP R1
1095	005314	000177	173674		JMP \$RETURN	GOTO SPECIFIED TEST
1096	005320	000002			RTI	RETURN
1097	005322	000001			ERTABO: 1	
1098	005324	006	002		.BYTE 6,2	
1099	005326	001276			SAVPC	
1100	005330	000001			XTSTN: 1	
1101	005332	003	002		.BYTE 3,2	
1102	005334	001226			TSTNO	
1103					;ENTER HERE ON POWER FAILURE	
1104					-----	
1105						
1106						
1107	005336				.PFAIL:	
1108	005336	012737	005350	000024	MOV \$RESTART,24	:SET UP FOR POWER UP TRAP
1109	005344	000000			HALT	;HALT ON POWER DOWN NORMAL
1110	005346	000777			BR .	
1111					;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED	
1112						
1113						
1114	005350				RESTAR:	
1115	005350	012737	005336	000024	MOV \$PFAIL,24	:SET UP FOR POWER FAILURE
1116	005350	012706	001200		MOV \$STACK,SP	:RESET THE STACK POINTER

```

1117 005362 013701 001404      MOV    DMCSR,R1   ;RESTORE R1
1118 005366 005037 001416      CLR    TEMP       ;READY FOR TIMER
1119 005372 005237 001416      INC    TEMP       ;PLUS ONE TO THE TIMER!
1120 005376 001375              BNE    .-4        ;BR IF MORE TO GO
1121 005400 104402 005675      TYPE   ,MPFAIL  ;TYPE THE MESSAGE
1122 005404 104411 005430      CNVRT PFTAB   ;TELL WHAT TEST TO RETURN TO.
1123 005410 105037 001325      CLRB   ERRFLG   ;START CLEAN
1124 005414 005037 001234      CLR    LSTERR   ;=====
1125 005420 005011              CLR    (R1)     ;CLEAR MAINT BITS
1126 005422 104412              MSTCLR ;START CLEAN UP OF DEVICE
1127 005424 000177 173564      JMP    @RETURN  ;START DOING THAT TEST AGAIN.
1128 005430 000001              PFTAB: .BYTE 1
1129 005432 003     002          .BYTE 3,2
1130 005434 001226              TSTNO
1131
1132 005436
1133 005436 012777 000020 173746 .DELAY: MOV    $20,ADMPO4
1134 005444 104414              ROMCLK 121111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1135 005446 121111              IS:    ROMCLK 121224 ;POKE CLOCK DELAY BIT
1136 005450 104414              BIT    #BIT4,ADMPO4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1137 005452 121224              BEQ    1$       ;PORT4<-IBUS#11
1138 005454 032777 000020 173730 ;IS CLOCK BIT SET?
1139 005462 001772              RTI
1140 005464 000002              .MSTCLR: BISB   #BIT6,ADMCSRH ;SET MASTER CLEAR
1141
1142 005466 152777 000100 173712 BICB   #BIT6!BIT7,ADMCSRH ;CLEAR MASTER CLEAR AND RUN
1143 005474 142777 000300 173704 RTI
1144
1145 005502 000002              .ROMCLK: BISB   #BIT1,ADMCSRH ;SET ROMI
1146
1147 005504 152777 000002 173674 MOV    0(SP)+ADMPO6 ;LOAD INSTRUCTION IN SELS
1148 005512 013677 173676              ADD    #2,-(SP) ;ADJUST STACK
1149 005516 062746 000002              BIT    #SW06,DSWR ;HALT IF SW06 =1
1150 005522 032777 000100 173452 BEQ    1$       ;BR IF SW06 =0
1151 005530 001401              HALT
1152 005532 000000              IS:    BISB   #BIT1!BIT0,ADMCSRH ;HALT BEFORE CLOCKING INSTRUCTION
1153 005534 152777 000003 173644 BICB   #BIT2!BIT1!BIT0,ADMCSRH ;CLOCK INSTRUCTION
1154 005542 142777 000007 173636 RTI
1155
1156 005550 000002              .DATACLK: MOV    0(SP)+TEMP ;PUT TICK COUNT IN TEMP
1157
1158 005552 013637 001416              ADD    #2,-(SP) ;ADJUST STACK
1159 005556 062746 000002 173616 IS:    BISB   #BIT4,ADMCSRH ;SET STEP LU
1160 005562 152777 000020 173616 CMP    0DMCSR,0DMCSR ;WASTE TIME
1161 005570 027777 173610 173606 BICB   #BIT4,ADMCSRH ;CLEAR STEP LU
1162 005576 142777 000020 173602 DEC    TEMP    ;DEC TICK COUNT
1163 005604 005337 001416 BEQ    1$       ;BR IF NOT DONE
1164 005610 001364              RTI
1165 005612 000002
1166 005614 000001              3$:    .BLKW ! ;RETURN
1167
1168
1169
1170 005616
1171 005618 013637 001416 .TIMER: MOV    0(SP)+TEMP ;MOVE COUNT TO TEMP
1172 005622 062746 000002 ADD    #2,-SP; ;ADJUST STACK

```

F04

1173	005626	104414			1\$:	ROMCLK 021364		NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4
1174	005626	021364				BIT BEQ	\$2,2DMP04 1\$:PORT4+IBUS* REG11 IS PGM CLOCK BIT CLEAR? BR IF YES
1175	005630	032777	000002	173552	2\$:	ROMCLK 021364		
1176	005632	001772				BIT BNE	\$2,2DMP04 2\$:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304 :PORT4+IBUS* REG11 IS PGM CLOCK BIT SET? BR IF YES
1177	005640	104414				DEC	TEMP	:DEC COUNT
1178	005642	021364				BNE	1\$:BR IF NOT DONE
1179	005642	032777	000002	173536		RTI		:RETURN
1180	005644	001372						
1181	005646	005337	001416					
1182	005654	005337						
1183	005656	001361						
1184	005662	000002						
1185	005664	020040	000077					
1186	005666	005015	000					
1187	005672	377	053520	020122		MQM: .ASCIZ / ? /		
1188	005675	377	047105	020104		MCRLF: .ASCIZ <15><12>		
1189	005733	377	000122			MPFAIL: .ASCIZ <377>/PWR FAILED. RESTART AT TEST /		
1190	005755	377	047377	020117		MEFASS: .ASCIZ <377>/END PASS DZDMF /		
1191	005760	377	047111	042504		MR: .ASCIZ <377>/R/		
1192	006005	377	042524	052123		MERR2: .ASCIZ <377>/NO DEVICES PRESENT./		
1193	006031	377	047514	045503		MERR3: .ASCIZ <377>/INSUFFICIENT DATA!/		
1194	006043	377	051503	035122		MTSTPC: .ASCIZ <377>/TEST PC-/		
1195	006072	051503	042526	C35103		MLOCK: .ASCIZ <377>/LOCK ON SELECTED TEST/		
1196	006100	040520	051523	000040		MCSRX: .ASCIZ /CSR: /		
1197	006106	042524	051122	051117		MVECX: .ASCIZ /VEC: /		
1198	006117	105	047377	052123		MPASSX: .ASCIZ /PASSES: /		
1199	006130	042524	052123	047040		MERRX: .ASCIZ /ERRORS: /		
1200	006142	000052	051777	052105		MTSTN: .ASCIZ /TEST NO: /		
1201	006144	120	035103	051440		MASTEK: .ASCIZ /*/		
1202	006217	020212	020040	020040		MNEW: .ASCIZ <377>/SET SWITCH REG TO DMCII'S DESIRED ACTIVE.		
1203	006224	020040	020040			MERRPC: .ASCIZ /PC: /		
1204	006263	377	020040	020040		XHEAD: .ASCII <212>/ MAP OF DMCII STATUS/		
1205	006322	020212	050040	020103		.ASCII <377>/-----		
1206	006374	026777	026455	026455		.ASCII <212>/ PC CSR STAT1 STAT2 STAT3		
1207	006450	044377	053517	046440		.ASCII <377>/-----		
1208	006510	041777	051123	040440		NUM: .ASCIZ <377>/HOW MANY DMCII'S TO BE TESTED?/		
1209	006526	053377	041505	047524		CSR: .ASCIZ <377>/CSR ADDRESS?/		
1210	006547	377	051102	050040		VEC: .ASCIZ <377>/VECTOR ADDRESS?/		
1211	006606	044777	020106	046504		PRI0: .ASCIZ <377>/BR PRIORITY LEVEL? (4,5,6,7)?/		
1212	006704	053777	044510	044103		CRAM: .ASCIZ <377>/IF DMC HAS CRAM (M8204) TYPE "Y", IF CROM (M8200) TYPE "N"		
1213	007016	051777	044527	041524		MODU: .ASCIZ <377>/WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M8202 TYPE "2"		
1214	007054	051777	044527	041524		LINE: .ASCIZ <377>/SWITCH PAC#1 (DDCMP LINE #)?/		
1215	007114	044777	020123	044124		BM: .ASCIZ <377>/SWITCH PAC#2 (BM873 BOOT ADD)?/		
1216	007154	047377	020117	042504		CONN: .ASCIZ <377>/IS THE LOOP BACK CONNECTOR ON?/		
1217	007205	377	051412	051127		NOACT: .ASCIZ <377>/NO DEVICES ARE SELECTED/		
1218	007215	116	053505	020077		SWMES: .ASCIZ <377>/SWR= /		
1219	007223	377	042377	041515		SWMES1: .ASCIZ <377>/NEW? /		
1220	007277	377	054105	042520		CONERR: .ASCIZ <377><377>/DMCII FOUND AT NON-STANDARD ADDRESS PC: /		
1221	007320	024040	046504	024503		CNERR: .ASCIZ <377>/EXPECTED FOUND/		
1222	007330	024040	046513	024503		DMCM: .ASCIZ / (DMC) /		
1223	007340	042377	041515	030461		KMCM: .ASCIZ / (KMC) /		
1224	007454	000005				SPEED: .ASCIZ <377>/DMCII-AR,REMOTE,LOW SPEED/ OR DMCII-AL,LOCAL,HIGH SPEED/		
1225	007455	006				EVEN		
1226	007460	001246	003			XSTATQ: 5		
1227						.BYTE TEMP1	6.3	

```

1190 007462 006 003          .BYTE 6,3
1191 007464 001250           TEMP2
1192 007466 006 003          .BYTE 6,3
1193 007470 001252           TEMP3
1194 007472 006 003          .BYTE 6,3
1195 007474 001254           TEMP4
1196 007476 006 002          .BYTE 6,2
1197 007500 001256           TEMPS
1198
1199
1200
1201
1202 007502 000000 INBUF: 0
1203 007544 000000 .=,+40
1204 007544 000000 MDATA: 0
1205 007606 000000 .=,+40
1206
1207
1208
1209 :ROUTINE USED TO CHANGE SOFTWARE SWITCH
1210 :REGISTER USING THE CONSOLE TERMINAL
1211 :-----
1212 007606 022737 000176 001202 CKSWR: CMP #SWREG,SWR :IS THE SOFT SWR BEING USED?
1213 007614 001077 BNE CKSWRS :BR IF NO
1214 007616 105777 171362 TSTB #TKCSR :IS DONE SET?
1215 007622 100003 BPL 2$ :GO ON IF NOT SET
1216 007624 012737 177777 003734 MOV #1,DONE :IF DONE SET, SET FLAG
1217 007632 022777 000007 171346 CMP #7,#TKDBR :WAS CTRL G TYPED? '7 BIT ASCII
1218 007640 001404 BEQ 1$ :BR IF YES
1219 007642 022777 000207 171336 CMP #207,#TKDBR :WAS CTRL G TYPED? '8 BIT ASCII
1220 007650 001061 BNE CKSWRS :BR IF NO
1221 007652 010246 MOV R2,-(SP) :STORE R2
1222 007654 010346 MOV R3,-(SP) :STORE R3
1223 007656 010446 MOV R4,-(SP) :STORE R4
1224 007660 012737 177777 010016 MOV #1,SWFLG :SET SOFT TYPE OUT FLAG
1225 007666 005002 CKSWR1: CLR R2 :CLEAR NEW SWR CONTENTS
1226 007670 012704 177777 MOV #1,R4 :SET FLAG TO ALL ONES
1227 007674 104402 007205 TYPE ,SWMES :TYPE "SWR="
1228 007700 104411 CKSWR2: CNVRT :TYPE OUT PRESENT CONTENTS
1229 007702 010052 SOFTSW :OF SOFT SWITCH REGISTER
1230 007704 104402 007215 CKSWR3: TYPE SWMES1 :TYPE "NEW?"
1231 007710 004737 010020 CKSWR4: JSR PC,INCHAR :GET RESPONSE
1232 007714 022703 000015 CMP #15,R3 :WAS IT A CR?
1233 007720 001424 BEQ 5$ :BR IF YES
1234 007722 022703 000012 CMP #12,R3 :WAS IT A LF?
1235 007726 001416 BEQ 4$ :BR IF YES
1236 007730 022703 000025 CMP #25,R3 :WAS IT CTRL U?
1237 007734 001754 BEQ CKSWR1 :BR IF YES(START OVER,
1238 007736 022703 000007 CMP #7,R3 :IF CNTL G GET NEXT CHAR
1239 007742 001762 BEQ CKSWR4
1240 007744 005004 CLR R4 :IT MUST BE A DIGIT SO CLR FLAG
1241 007746 042703 177770 BIC #177770,R3 :ONLY 0-7 ARE LEGAL SO MASK OFF BITS
1242 007752 006302 ASL R2 :SHIFT R2 3 TIMES
1243 007754 006302 ASL R2
1244 007756 006302 ASL R2
1245 007760 0503C2 BIS R3,R2 :ADD LAST DIGIT

```

220MF MACY11 30(1046) 11-JUL-77 11:59 PAGE 26
220ME.P11 12-MAY-77 14:18 GENERAL UTILITI

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

PAGE: 304E

H04

1246	007762	000752						
1247	007764	012766	002002	000006	4\$:	BR	CKSWR4	GET NEXT CHARACTER
1248	007772	005704			5\$:	MOV	\$, START, 6(SP)	:LF WAS TYPED SO GO TO START
1249	007774	001002				TSI	R4	:IS FLAG CLEAR?
1250	007776	010277	171200			BNE	6\$:IF NOT DON'T CHANGE SOFT SWR
1251	010002	005037	010016		55:	MOV	R2, JSWR	:IF YES THEN WRITE NEW CONTENTS TO SOFT SWR
1252	010006	012604				CLR	SWFLG	:CLEAR TYPEOUT FLAG
1253	010010	012603				MOV	(SP)+, R4	:RESTORE R4
1254	010012	012602				MOV	(SP)+, R3	:RESTORE R3
1255	010014	000207				MOV	(SP)+, R2	:RESTORE R2
1256						CKSWRS:	RTS	:RETURN
1257	010016	000000					PC	
1258						SWFLG:	0	
1259	010020	105777	171160			INCHAR:	TSTB	ATKCSR
1260	010024	100375					BPL	-4
1261	010026	017703	171154				MOV	ATKDBR, R3
1262	010032	105777	171152				TSTB	ATPCSR
1263	010036	100375					BPL	-4
1264	010040	010377	171146				MOV	R3, ATPDBR
1265	010044	042703	000200				BIC	SBIT7, R3
1266	010050	000207					RTS	PC
1267								
1268	010052	000001				SOFTSW:	1	
1269	010054	006					BYTE	
1270	010056	006	002				SWREG	6, 2

1271
 1272
 1273 :ROUTINE USED TO "CYCLE" THROUGH UP TO 16 DMC11'S
 1274 :THIS ROUTINE SETS UP THE CONTROL ADDRESS FOR THE DIAGNOSTIC
 1275 :AND RUNS THE SPECIFIED DMC11'S. THIS ROUTINE *MUST*
 1276 :BE RUN FIRST BEFORE ENTERING THE DIAGNOSTIC FOR THE
 1277 :SETUP NECESSARY.
 1278
 1279
 1280 010050 005737 001306 CYCLE: TST DMACTV :ARE ANY DMC11'S TO BE TESTED?
 1281 010064 001004 001306 BNE 1\$:BR IF OK.
 1282 010066 104402 007154 TYPE ,NOACT :NO DMC11'S SELECTED!!
 1283 010072 000000 HALT :STOP THE SHOW.
 1284 010074 000776 BR .-2 :DISQUALIFY CONT. SW.
 1285 010076 000241 CLC :CLEAR PROC. CARRY BIT.
 1286 010100 006137 001316 ROL :UPDATE POINTER
 1287 010104 005537 001316 ADC :CATCH CARRY FROM RUN
 1288 010110 062737 000004 001322 ADD #4.MILK :UPDATE POINTER
 1289 010116 062737 000010 001320 ADD #10.CREAM :UPDATE ADDRESS POINTER.
 1290 010124 022737 001700 001320 CMP #DM.MAP+200.CREAM
 1291 010132 001006 BNE 2\$:KEEP GOING: NOT ALL TESTED FOR.
 1292 010134 012737 001500 001320 MOV #DM.MAP.CREAM :RESET ADDRESS POINTER.
 1293 010142 012737 001702 001322 MOV #CNT.MAP.MILK :RESET PASS COUNT POINTER
 1294 010150 033737 001316 001306 2\$: BIT RUN,DMACTV :IS THIS ONE ACTIVE?
 1295 010156 001747 BEQ 1\$:BR IF NO
 1296 010160 013700 001320 MOV CREAM,RO :GET ADDRESS POINTER
 1297 010164 013702 001322 MOV MILK,R2 :GET PASS COUNT POINTER
 1298 010170 012037 001404 MOV (R0)+,DMCSR :LOAD SYSTEM CTRL. REG
 1299 010174 011937 001374 MOV (R0),DMRVEC :LOAD VECTOR
 1300 010200 042737 177000 BIC #177000,DMRVEC :CLEAR UNWANTED BITS
 1301 010206 012037 001366 MOV (R0)+,STAT1 :LOAD STAT1
 1302 010212 012037 001370 MOV (R0)+,STAT2 :LOAD STAT2
 1303 010216 012037 001372 MOV (R0)+,STAT3 :LOAD STAT3
 1304 010222 012237 001230 MOV (R2)+,PASCNT :LOAD PASS COUNT
 1305 010226 012237 001232 MOV (R2)+,ERRCNT :LOAD ERROR COUNT
 1306 010232 012700 000002 MOV \$2,RO :SAVE CORE THIS WAY!
 1307 010236 013737 001404 001406 MOV DMCSR,DMCSRH
 1308 010244 005237 001406 INC DMCSRH
 1309 010250 013737 001406 001410 MOV DMCSRH,DMCTL
 1310 010256 005237 001410 INC DMCTL
 1311 010262 013737 001410 001412 MOV DMCTL,DMP04
 1312 010270 060037 001412 ADD RO,DMP04
 1313 010274 013737 001412 001414 MOV DMP04,DMP06
 1314 010302 060037 001414 ADD RO,DMP06
 1315
 1316 010306 013737 001374 001376 MOV DMRVEC,DMRLVL :PTY LVL
 1317 010314 060037 001376 ADD RO,DMRLVL
 1318 010320 013737 001376 001400 MOV DMRLVL,DMTVEC :TX VEC
 1319 010326 060037 001400 ADD RO,DMTVEC
 1320 010332 013737 001400 001402 MOV DMTVEC,DMTLVL :TX LVL
 1321 010340 060037 001402 ADD RO,DMTLVL
 1322
 1323 010344 032737 000002 001236 4\$: BIT #SW01,STRTSW :IS TEST NO. SELECTED
 1324 010352 001450 BEQ 7\$:BR IF NO
 1325 010354 005737 000042 TST #42 :RUNNING IN AUTO MODE?

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 28
DZDME.P11 12-MAY-77 14:18

PAGE: 0048

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

1327	010360	001045		BNE	7\$;BR IF YES	
1328	010362	104402	005672	TYPE	,MCRLF		
1329	010366	104403		INSTR		:GET TEST NO.	
1330	010370	006130		MTSTN			
1331	010372	104405		PARAM			
1332	010374	000001		1			
1333	010375	001000		1000			
1334	010400	001226		TSTNO			
1335	010402	000		.BYTE	0		
1336	010403	001		.BYTE	1		
1337	010404	012700	012320	MOV	#TST1, R0		
1338	010410	022710		CMP	(PC)+, (R0)	:CMP FIRST WORD TO 12737	
1339	010412	012737		MOV	(PC)+, 3(PC)+		
1340	010414	001020		BNE	6\$:BR IF NOT SAME	
1341	010416	023760	001226	CMP	TSTNO, 2(R0)	:DOES TSTNO MATCH?	
1342	010424	001014		BNE	6\$:BR IF NO	
1343	010426	022760	001226	CMP	#TSTNO, 4(R0)	:IS LAST WORD OK?	
1344	010434	001010		BNE	6\$:BR IF NO	
1345	010436	010037	001214	MOV	R0, RETURN	:IT IS A LEGAL TEST SO DO IT	
1346	010442	104402	005755	TYPE	MR		
1347	010446	042737	000002	BIC	\$SW01, STRTSW		
1348	010454	000412		BR	8\$		
1349	010456	005720		TST	(R0)+	:POP R0	
1350	010460	020027	031460	CMP	R0, #TLAST+10	:AT END YET?	
1351	010464	001351		BNE	5\$:BR IF NO	
1352	010466	104402	005666	TYPE	MQM	:YES ILLEGAL TEST NO.	
1353	010472	000730		BR	4\$:TRY AGAIN	
1354	010474	012737	012320	001214	7\$:	MOV #TST1, RETURN	:PREPARE RETURN ADDRESS
1355	010502	013701	001404	8\$:	MOV DMC11, R1	:R1 = BASE DMC11 ADDRESS	
1356	010506	000177	170502	JMP	RETURN	:GO START TESTING.	
1357							
1358							
1359							
1360						:ROUTINE USED TO "AUTO SIZE" THE DMC11	
1361						:CSR AND VECTOR.	
1362						:NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING	
1363						ADDRESS RANGE (160000:164000)	
1364						AND THE VECTOR MAY BE ANY WHERE IN THE	
1365						FLOATING VECTOR RANGE (300:770)	
1366						:	
1367						:	
1368	010512						
1369	010512	000005					
1370	010514	012702	0C1500				
1371	010520	005022					
1372	010522	022702	001705				
1373	010526	001374					
1374	010530	005037	001310				
1375	010534	012702	001500				
1376	010540	005037	001306				
1377	010544	032737	000001	001236			
1378	010552	001002					
1379	010554	000137	011252				
1380	010560	012737	000001	001256			
1381	010566	104403					
1382	010570	006450					
				AUTO.SIZE:			
				RESET		:INSURE A BUS INIT.	
				CERMAP:	MOV #DM.MAP, R2	:LOAD MAP POINTER.	
				1\$:	CLR (R2)+	:ZERO ENTIRE MAP	
					CMP #DM.END, R2	:ALL DONE?	
					BNE 1\$:BR IF NO	
					CLR DMNUM	:SET OCTAL NUMBER OF DMC11'S TO 3	
					MOV #DM.MAP, R2	:R2 POINTS TO DMC MAP	
					CLR DMACTV	:CLEAR ACTIVE	
					BIT #SW00, STRTSW	:QUESTIONS?	
					BNE +6	:BR IF YES	
					JMP 7\$:IF NO SKIP QUESTIONS	
					MOV \$1, TEMPS	:START WITH 1	
					INSTR NUM		

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

1383	010572	104405		PARAM		
1384	010574	000001		1		
1385	010576	000020		16.		
1386	010600	001252		TEMP3		
1387	010602	000		.BYTE	0	
1388	010603	001		.BYTE	1	
1389	010604	013737	001252	MOV	TEMP3, DMNUM ;DMNUM = HOW MANY	
1390	010612	104402	005672	TYPE	, MCRLF	
1391	010616	104410		CONVRT		
1392	010620	012002		WHICH	; TYPE WHICH DMC IS BEING DONE	
1393	010622	005237	001256	INC	TEMPS	; TEMPS IS WHICH DMC
1394	010626	104403		INSTR		
1395	010630	006510		CSR		
1396	010632	104405		PARAM		
1397	010634	160000		160000		
1398	010636	164000		164000		
1399	010640	001254		TEMP4		
1400	010642	000		.BYTE	0	
1401	010643	001		.BYTE	1	
1402	010644	013722	001254	MOV	TEMP4, (R2)+ ;STORE CSR IN MAP	
1403	010650	104403		INSTR		
1404	010652	006526		VEC		
1405	010654	104405		PARAM		
1406	010656	000000		0		
1407	010660	000776		776		
1408	010662	001254		TEMP4		
1409	010664	000		.BYTE	0	
1410	010665	001		.BYTE	1	
1411	010666	013712	001254	MOV	TEMP4, (R2) ;STORE VECTOR IN MAP	
1412	010672	104402		TYPE		
1413	010674	006547		PTR0		
1414	010676	004737	012266	JSR	PC, INTTY ;ASK WHAT BR LEVEL	
1415	010702	022703	000024	CMP	\$24, R3 ;GET RESPONSE	
1416	010706	101014		BHI	50\$;BR IF LESS THAN 4	
1417	010710	022703	000027	CMP	\$27, R3 ;BR IF GREATER THAN 7	
1418	010714	103411		BLO	50\$;R4 = NUMBER OF SHIFTS	
1419	010716	012704	000011	MOV	\$11, R4 ;SHIFT R3 LEFT	
1420	010722	006303		ASL	R3 ;DEC SHIFT COUNT	
1421	010724	005304		DEC	R4 ;DEC SHIFT COUNT	
1422	010726	001375		BNE	-.4 ;BR IF NOT DONE	
1423	010730	042703	170777	BIC	\$170777, R3 ;BIC UNWANTED BITS	
1424	010734	050312		BIS	R3, (R2) ;PUT BR LEVEL IN STATUS MAP	
1425	010736	000403		BR	8\$;CONTINUE	
1426	010740	104402		TYPE		
1427	010742	005666		MQM		
1428	010744	000752		BR	10\$;RESPONSE IS OUT OF LIMITS	
1429	010746	104402		TYPE		
1430	010750	006606		CRAM		
1431	010752	004737	012266	JSR	PC, INTTY ;GET REPLY	
1432	010756	022703	000131	CMP	\$131, R3	
1433	010762	001427		BEQ	9\$;YES	
1434	010764	022703	000116	CMP	\$116, R3 ;NO	
1435	010770	001403		BEQ	40\$;NOT A Y OR N	
1436	010772	104402		TYPE		
1437	010774	005666		MQM		
1438	010776	00C7E3		BR	8\$;TYPE ???	
					;ASK AGAIN	

Z2OMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 30

Z2OME.P11 12-MAY-77 14:18

PAGE: 0050

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

1439	011000	104402				
1440	011002	007340				
1441	011004	004737	012266			
1442	011010	022703	000122			
1443	011014	001414				
1444	011016	022703	000114			
1445	011022	001403				
1446	011024	104402				
1447	011026	005666				
1448	011030	000763				
1449	011032	052762	000002	000004		
1450	011040	000402				
1451	011042	052712	100000			
1452	011046	104402				
1453	011050	006704				
1454	011052	004737	012266			
1455	011056	022703	000021			
1456	011062	001417				
1457	011064	022703	000022			
1458	011070	001412				
1459	011072	022703	000116			
1460	011076	001403				
1461	011100	104402				
1462	011102	005666				
1463	011104	000760				
1464	011106	052722	010000			
1465	011112	022222				
1466	011114	000447				
1467	011116	052712	020000			
1468	011122	104402				
1469	C11124	007114				
1470	011126	004737	012266			
1471	011132	022703	000131			
1472	011136	001406				
1473	011140	022703	000116			
1474	011144	001406				
1475	011146	104402				
1476	011150	005666				
1477	011152	000763				
1478	011154	052722	040000			
1479	011160	000402				
1480	011162	042722	040000			
1481	011166	104403				
1482	011170	007016				
1483	011172	104405				
1484	011174	000000				
1485	011176	000377				
1486	011200	001254				
1487	011202	000				
1488	011203	001				
1489	011204	113722	001254			
1490	011210	104403				
1491	011212	007054				
1492	C11214	104405				
1493	C11216	000000				

40\$: TYPE
 SPEED
 JSR PC, INTTY
 CMP #122,R3
 BEQ 16\$
 CMP #114,R3
 BEQ 41\$
 TYPE
 MQM
 BR 40\$
 BIS #BIT1,4(R2)
 BR 16\$
 BIS #BIT15,(R2)
 TYPE
 MODU
 JSR PC, INTTY
 CMP #21,R3
 BEQ 30\$
 CMP #22,R3
 BEQ 31\$
 CMP #116,R3
 BEQ 32\$
 MQM
 BR 16\$
 BIS #BIT12,(R2)+
 CMP (R2)+,(R2)+
 BR 33\$
 BIS #BIT13,(R2)
 TYPE
 CONN
 JSR PC, INTTY
 CMP #131,R3
 BEQ 17\$
 CMP #116,R3
 BEQ 18\$
 MQM
 BR 30\$
 BIS #BIT14,(R2)+
 BR 19\$
 BIC #BIT14,,R2 +
 INSTR
 LINE
 PARAM
 O
 377
 TEMP4
 .BYTE
 .BYTE
 MOVB TEMP4,(R2)+
 INSTR
 BM
 PARAM
 O

:DMC11-AR OR DMC11-AL?
 :GET RESPONSE
 :IS IT R
 :BR IF REMOTE
 :IS IT L
 :BR IF LOCAL
 :TRY AGAIN
 :SET BIT1 IN STAT3
 :CONTINUE
 :SET BIT 15 IF CRAM
 :ASK WHICH LINE JUNIT
 :GET REPLY
 :"1"
 :"2"
 :"N"
 :IF NOT A 1,2 OR N TYPE "?"
 :TRY AGAIN
 :SET BIT 12 IN STAT2 IF NO LU
 :POP OVER STAT2 AND STAT3
 :SET BIT 13 IN STAT2 IF M8202
 :ASK IF LOOP-BACK IS ON
 :GET REPLY
 :"Y"
 :"N"
 :IF NOT Y OR N TYPE "?"
 :TRY AGAIN
 :TURNAROUND IS CONNECTED
 :NO TURNAROUND
 :STORE SWITCH PAC IN MAP

1495 011220 000377
 1496 011222 001254
 1497 011224 000
 1498 011225 001
 1499 011226 113722 001254 377
 1500 011232 005722 TEMP4
 1501 011234 005337 001252 .BYTE
 1502 011240 001402 .BYTE
 1503 C1242 000137 010612 MOVB
 1504 011246 000137 011702 TST
 1505 011252 012701 160000 DEC
 1506 011256 012737 011774 000004 BEQ
 1507 011264 005011 JMP
 1508 011266 005711 JMP
 1509 011270 001172 160000 13\$
 1510 011272 005061 000006 34\$: MOV
 1511 011276 005761 000006 TST
 1512 011302 001165 BNE
 1513 011304 012711 002000 MOV
 1514 011310 005061 000004 CLR
 1515 011314 012761 125252 000006 MOV
 1516 011322 052711 020000 BIS
 1517 011326 022761 125252 000004 CMP
 1518 011334 001004 BNE
 1519 011336 052762 100000 000002 BIS
 1520 011344 000431 BR
 1521 011346 012711 001000 21\$: MOV
 1522 011352 012761 100417 000006 MOV
 1523 011360 012711 001400 MOV
 1524 011364 012711 002000 MOV
 1525 011370 022761 000626 CMP
 1526 011376 001411 BEQ
 1527 011400 022761 016520 000006 CMP
 1528 011406 001410 BEQ
 1529 011410 022761 177777 000006 CMP
 1530 011416 001404 BEQ
 1531 011420 000516 BR
 1532 011422 052762 000002 000006 23\$: BIS
 1533 011430 010122 :AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DMC11 CSR ADDRESS.
 1534 011432 012711 001000 22\$: MOV
 1535 011436 005061 000004 15\$: MOV
 1536 011442 012761 122113 000006 CLR
 1537 011450 052711 000400 MOV
 1538 011454 012761 021264 000006 BIS
 1539 011462 052711 000400 MOV
 1540 011466 122761 000377 000004 BIS
 1541 011474 001003 CMPB
 1542 011476 052712 010000 BNE
 1543 011476 052712 010000 BIS
 1544 011502 000436 BR
 1545 011504 032761 000002 000004 BIT
 1546 011512 001403 BEQ
 1547 011514 052712 060000 BIS
 1548 011520 000427 BR
 1549 011522 032761 000010 000004 BIT
 1550 011530 001023 BNE

377
 TEMP4
 .BYTE
 .BYTE
 MOVB TEMP4,(R2)+ ;STORE SWITCH PAC IN MAP
 TST (R2)+ ;POP OVER STAT3
 DEC TEMP3 ;DEC DMC COUNT
 BEQ 34\$;BR IF DONE
 JMP 12\$;JUMP IF NOT
 JMP 13\$;CONTINUE
 7\$: MOV #160000,R1 ;SET FOR FIRST ADDRESS TO BE TESTED
 MOV #65,2#4 ;SET FOR NON-EXISTANT DEVICE TIME OUT
 2\$: CLR (R1) ;CLEAR SEL0
 TST (R1) ;IF DMC11 DMCSR S/B 0
 BNE 3\$;IF NO DEV ; TRAP TO 4. IF NO BIT 8 THEN NO DMC1
 CLR (R1) ;CLEAR SEL6
 TST (R1) ;IF DMC11 THEN DMRIC S/B =0!
 BNE 3\$;BR IF NOT DMC11
 SET ROM0
 CLR (R1) ;CLEAR SEL4
 MOV #125252,6(R1) ;WRITE THIS TO SEL6
 BIS #8BIT13,(R1) ;WRITE IT!
 CMP #125252,4(R1) ;WAS IT WRITTEN?
 BNE 21\$;IF NO IT IS NOT CRAM
 BIS #8BIT15,2(R2) ;SET BIT15 IF CRAM
 BR 22\$
 21\$: MOV #8BIT9,(R1) ;SET ROMI
 MOV #100417,6(R1) ;PUT INSTRUCTION IN SEL6
 MOV #8BIT9!BIT8,(R1) ;CLOCK INSTRUCTION (MICRO PROC PC TO C.
 MOV #8BIT10,(R1) ;SET ROM0
 CMP #626,6(R1) ;IS IT LOCAL CROM
 BEQ 23\$;BR IF YES
 CMP #16520,6(R1) ;IS IT REMOTE CROM?
 BEQ 22\$;BR IF YES
 CMP #-1,6(R1) ;NO CROM?
 BEQ 22\$;BR IF YES
 BR 3\$;NOT A DMC
 BIS #8BIT1,6(R2) ;SET BIT 1 IN STAT3
 22\$: MOV R1,(R2)+ ;STORE CSR IN CORE TABLE.
 15\$: MOV #8BIT9,(R1) ;CLEAR LINE UNIT LOOP
 CLR 4(R1) ;CLEAR PORT4
 MOV #122113,6(R1) ;LOAD INSTRUCTION (CLR DTR)
 BIS #8BIT8,(R1) ;CLOCK INSTRUCTION
 MOV #021264,6(R1) ;LOAD INSTRUCTION
 BIS #8BIT8,(R1) ;CLOCK INSTRUCTION
 CMPB #377,4(R1) ;IS IT ALL ONES?
 BNE .+10 ;BR IF NO
 BIS #8BIT12,(R2) ;IF YES, NO LINE UNIT. SET STATUS BIT
 BR 20\$
 BIT #8BIT1,4(R1) ;IS SWITCH A ONE?
 BEQ .+10 ;BR IF M8201
 BIS #8BIT13!BIT14,(R2) ;M8202 ASSUME CONNECTOR
 BR 20\$;CONNECTOR ON)
 BIT #8BIT3,4(R1) ;IS MRDY SET
 BNE 20\$;BR IF M8201 NO CONNECTOR .ON LINE:

GENERAL UTILITIES (TYPEOUT, ERROR, SCOPE, ETC)

1551	011532	012761	000100	000004	MOV	\$BIT6,4(R1)	;LOAD PORT4
1552	011540	012761	122113	000006	MOV	\$122113,6(R1)	;LOAD INSTRUCTION
1553	011546	052711	000400		BIS	\$BIT8,(R1)	;CLOCK INSTRUCTION(SET DTR,
1554	011552	012761	021264	000006	MOV	\$021264,6(R1)	;LOAD INSTRUCTION
1555	011560	052711	000400		BIS	\$BIT8,(R1)	;CLOCK INSTRUCTION(READ MODEM REG.
1556	011564	032761	000010	000004	BIT	\$BIT3,4(R1)	;IS MRDY SET NOW?
1557	011572	001402			BEQ	20\$;BR IF NO CONNECTOR
1558	011574	052712	040000		BIS	\$BIT14,(R2)	;SET STATUS BIT FOR CONNECTOR
1559	011600	005722			20\$:	TST (R2)+	;POP POINTER
1560	011602	012761	021324	000006	MOV	\$021324,6(R1)	;PUT INSTRUCTION IN PORT6
1561	011610	012711	001400		MOV	\$BIT9:\$BIT8,(R1)	;PORT4+LU 15
1562	011614	156122	000004		BISB	4(R1),(R2)+	;STORE DOCMP LINE # IN TABLE
1563	011620	012761	021344	000006	MOV	\$021344,6(R1)	;PORT6+INSTRUCTION
1564	011626	012711	001400		MOV	\$BIT8:\$BIT9,(R1)	;CLOCK INSTR.
1565	011632	156122	000004		BISB	4(R1),(R2)+	;STORE BM873 ADD IN TABLE
1566	011636	005722			TST	(R2)+	;POP OVER STAT3
1567	011640	005011			CLR	(R1)	;CLEAR ROMI
1568	011642	005237	001310		INC	DMNUM	;UPDATE DEVICE COUNTER
1569	011646	022737	000020	001310	CMP	\$20,DMNUM	;ARE MAX. NO. OF DEV FOUND?
1570	011654	001412			BEQ	13\$;YES DON'T LOOK FOR ANY MORE.
1571	011656	005011			CLR	(R1)	;CLEAR BIT 10
1572	011660	005061	000006		CLR	6(R1)	;CLEAR SEL 6
1573	011664	062701	000010		14\$:	ADD	\$10,R1
1574	011670	022701	164000		CMP	\$164000,R1	;UPDATE CSR POINTER ADDRESS
1575	011674	001402			BEQ	13\$;BR IF DONE
1576	011676	000137	011264		JMP	2\$;JUMP IF NOT
1577	011702	005037	001306		13\$:	CLR	DMACTV
1578	011706	005737	001310		TST	DMNUM	;WERE ANY DMCII'S FOUND AT ALL?
1579	011712	001423			BEQ	5\$;ERROR AUTO SIZER FOUND NO DMCII'S IN THIS SYS.
1580	011714	013701	001310		MOV	DMNUM,R1	
1581	011720	010137	001314		MOV	R1,SAVNUM	;SAVE NUMBER OF DEVICES
1582	011724	000241			4\$:	CLC	
1583	011726	006137	001306		ROL	DMACTV	;GENERATE ACTIVE REGISTER OF DEVICES.
1584	011732	005237	001306		INC	DMACTV	;SET THE BIT
1585	011736	005301			DEC	R1	
1586	011740	001371			BNE	4\$;BR IF MORE TO GENERATE
1587	011742	012737	000006	000004	MOV	\$6,2\$4	;RESTORE TRAP VECTOR
1588	011750	013737	001306	001312	MOV	DMACTV,SAVACT	;SAVE ACTIVE REGISTER
1589	011756	000137	012010		JMP	VECMAP	;GO FIND THE VECTOR NOW.
1590	011762	104402	005760		5\$:	TYPE	MERR2
1591	011766	005000			CLR	RO	;NOTIFY DPR THAT NO DMCII'S FOUND.
1592	011770	000000			HALT		;MAKE DATA LIGHTS ZERO
1593	011772	000776			BR	-2	;STOP THE SHOW
1594	011774	012716	011664		6\$:	MOV	-14\$, (SP)
1595	012000	000002			RTI		;DISABLE CONT. SW.
1596					WHICH:	1	
1597	012002	000001			.BYTE	2,2	
1598	012004	002	002		TEMPS		
1599	012006	001256			VECMAP:	BIT	\$SW00,STRTSW
1600					BNE	5\$	
1601	012010	032737	000001	001236	MOV	\$340,2\$22	
1602	012016	001114			MOV	\$45,2\$20	;SET IOT TRAP PRIO TO 7
1603	012020	012737	000340	000022	MOV	\$DM,MAP,R2	;SET IOT TRAP VECTOR
1604	012026	012737	012202	000020	MOV	\$300,RO	;SET SOFTWARE POINTER
1605	012034	012702	001500		MOV		;FLOATING VECTORS START HERE.
1606	012040	012700	000300				

1607	J12044	012701	000302			MOV #302,R1	;PC OF IOT INSTR.
1608	012050	010120		1S:	MOV R1,(R0)+	;START FILLING VECTOR AREA	
1609	012052	012721	000004		MOV #4,(R1)+	;WITH .+2; IOT	
1610	012056	022021			CMP (R0)+,(R1)+	;ADD 2 TO R0 +R1	
1611	012060	020127	001000		CMP R1,#1000		
1612	012064	101771			BLOS 1S	;BR IF MORE TO FILL	
1613	012066	013737	001306	001246	MOV DMACTV,TEMP1	;STORE TEMPORALLY	
1614	012074	006037	001246	2S:	ROR TEMP1	;BRING OUT A BIT	
1615	012100	103063			BCC 5S	;BR IF ALL DONE	
1616	012102	012704	000012		MOV #12,R4	;R4 IS INDEX REGISTER	
1617	012106	016437	012252	177776	MOV BRLVL(R4),PS	;SET PS TO 7	
1618	012114	011201			MOV (R2),R1		
1619	012116	012761	000200	000004	MOV #200,4(R1)		
1620	012124	012711	001000		MOV #8BIT9,(R1)		
1621	012130	012761	121111	000006	MOV #121111,6(R1)	;SET ROMI	
1622	012136	012711	001400		MOV #8BIT9!BIT8,(R1)	;PUT INSTRUCTION IN PORTB	
1623	012142	105200		7S:	INC8 R0	;FORCE AN INTERRUPT	
1624	012144	001376			BNE .-2	STALL	
1625	012146	162704	000002		SUB #2,R4	;FOR TIME TO INTERRUPT	
1626	012152	001404			BEQ 6S	GET NEXT LOWEST PS LEVEL	
1627	012154	016437	012252	177776	MOV BRLVL(R4),PS	;BR IF R4 = 0	
1628	012162	000767			BR 7S	MOVE NEXT LOWER LEVEL IN PS	
1629	012164	052762	005300	000002	6S: BIS #5300,2(R2)	;BR TO DELAY	
1630	012172	005011		3S:	CLP.(R1)	;NO INTERRUPT ASSUME 300 AT LEVEL 5 AND FIX DMCII	
1631	012174	062702	000010		ADD #10,R2	CLEAR ROMI	
1632	012200	000735			BR 2S	POP SOFTWARE POINTER	
1633	012202	051662	000002	4S:	BIS (SP),2(R2)	KEEP GOING	
1634	012206	042762	000007	000002	BIC #7,2(R2)	GET VECTOR ADDRESS	
1635	012214	016405	012254		MOV BRLVL+2(R4),RS	CLEAR JUNK	
1636	012220	006305			ASL RS	GET BR LEVEL OF DMCII	
1637	012222	006305			ASL RS	SHIFT LEVEL 4 PLACES	
1638	012224	006305			ASL RS	TO THE LEFT FOR THE	
1639	012226	006305			ASL RS	STATUS TABLE	
1640	012230	042705	170777		BIC #170777,RS		
1641	012234	050562	000002		BIS RS,2(R2)	CLEAR UNWANTED BITS	
1642	012240	022626			CMP (SP)+,(SP)+	PUT BR LEVEL IN STATUS TABLE	
1643	012242	012716	012172		MOV #3S,(SP)	POP IOT JUNK OFF STACK	
1644	012246	000002			RTI	SET FOR RETURN	
1645	012250	000207		5S:	RTS PC	;ALL DONE WITH "AUTO SIZING"	
1646					BRLVL: 0		
1647	012252	000000			0	:LEVEL 0	
1648	012254	000000			0	:LEVEL 0	
1649	012256	000200			200	:LEVEL 4	
1650	012260	000240			240	:LEVEL 5	
1651	012262	000300			300	:LEVEL 6	
1652	012264	000340			340	:LEVEL 7	
1653							
1654							
1655	012266	105777	166712		INTTY: TSTB #TKCSR	;WAIT FOR DONE	
1656	012272	100375			BPL .-4		
1657	012274	017703	166706		MOV #TKDBR,R3	;PUT CHAR IN R3	
1658	012300	105777	166704		TSTB #TPCSR	;WAIT UNTIL PRINTER IS READY	
1659	012304	100375			BPL .-4		
1660	012306	010377	166700		MOV R3,#TPD8R	;ECHO CHAR	
1661	012312	042703	000240		BIC #BIT7!BITS,R3	;MASK OFF LOWER CASE	
1662	012316	000207			RTS PC	;RETURN	

1663

1664

1665

1666

1667

1668

1669

1670

1671

1672

1673

1674

1675

1676

1677

1678

1679

1680

1681

1682

1683

1684

1685

1686

1687

1688

1689

1690

1691

1692

1693

1694

1695

1696

1697

1698

1699

1700

1701

1702

1703

1704

1705

1706

1707

1708

1709

1710

1711

1712

1713

1714

1715

1716

1717

1718

02100

: TEST 1

TST1: MOV \$1,TSTNO
 MOV #TST2,NEXT ;R1 CONTAINS BASE DMCII ADDRESS
 CLR ROMCSR ;CLEAR SELD
 MOV \$11,R2 ;SAVE R2 FOR TYPEOUT
 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 021004!<20*11> ;PORT4-LINE UNIT REG 11
 MOV 4(R1),R4 ;PUT "FOUND" IN R4
 BIC #54,R4 ;CLEAR UNKNOWN BITS
 MOV #20,RS ;PUT "EXPECTED" IN RS
 CMPB R5,R4 ;IS OUT READY SET?
 BEQ 1\$;BR IF YES
 HLT 2 ;ERROR IN LU 11
 1\$: SCOPE ;SCOPE THIS TEST

: TEST 2

TST2: MOV \$2,TSTNO
 MOV #TST3,NEXT ;R1 CONTAINS BASE DMCII ADDRESS
 MOV \$12,R2 ;SAVE R2 FOR TYPEOUT
 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 021004!<20*12> ;PORT4-LINE UNIT REG 12
 MOV 4(R1),R4 ;PUT "FOUND" IN R4
 BIC #17,R4 ;CLEAR UNKNOWN BITS
 CLR R5 ;PUT "EXPECTED" IN RS
 CMPB R5,R4 ;ARE ALL BITS CLEARED?
 BEQ 1\$;BR IF YES
 HLT 2 ;ERROR IN LU 12
 1\$: SCOPE ;SCOPE THIS TEST

: TEST 3

: MODEM CONTROL REGISTER READ/ONLY TEST
 : DO A MASTER CLEAR, VERIFY THAT ALL READ ONLY
 : BIT'S ARE IN THE CORRECT STATE

1719
 1720
 1721
 1722 012442 012737 000003 001226 TST3: ; TEST 3
 1723 012450 012737 012514 001216 MOV #3,TSTNO
 MOV #T\$54,NEXT
 1724 MSTCLR :R1 CONTAINS BASE DMCII ADDRESS
 1725 012456 104412 MOV #13,R2 :MASTER CLEAR DMCII
 1726 012460 012702 000013 ROMCLK :SAVE R2 FOR TYPEOUT
 1727 012464 104414 021004!<20*13> :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 1728 012466 021264 MOV 4(R1),R4 :PORT4+LINE UNIT REG 13
 1729 012470 016104 000004 BIC #213,R4 :PUT "FOUND" IN R4
 1730 012474 042704 000213 MOV #100,R5 :CLEAR UNKNOWN BITS
 1731 012500 012705 000100 CMPB RS,R4 :PUT "EXPECTED" IN R5
 1732 012504 120504 BEQ 1\$:ARE RING, DTR, AND MODEM READY SET?
 1733 012506 001401 HLT 2 :BR IF YES
 1734 012510 104002 SCOPE :ERROR IN LU 13
 1735 012512 104400 :SCOPE THIS TEST
 1736
 1737
 1738 ;***** TEST 4 *****
 1739 ;*MAINTENANCE REGISTER READ/ONLY TEST
 1740 ;*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
 1741 ;*BITS ARE IN THE CORRECT STATE
 1742 ;*****
 1743 ;*****
 1744 ; TEST 4
 1745
 1746 012514 012737 000004 001226 TST4: ;-----
 1747 012522 012737 012615 001216 MOV #4,TSTNO
 MOV #T\$55,NEXT
 1748 MSTCLR :R1 CONTAINS BASE DMCII ADDRESS
 1749 012530 104412 MOV #17,R2 :MASTER CLEAR DMCII
 1750 012532 012702 000017 ROMCLK :SAVE R2 FOR TYPEOUT
 1751 012536 104414 021004!<20*17> :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 1752 012540 021364 MOV 4(R1),R4 :PORT4+LINE UNIT REG 17
 1753 012542 016104 000004 BIC #206,R4 :PUT "FOUND" IN R4
 1754 012546 042704 000206 MOV #51,R5 :CLEAR UNKNOWN BITS
 1755 012552 012705 000051 CMPB #BIT13,STAT1 :PUT "EXPECTED" IN R5
 1756 012556 032737 020000 001366 BIT #BIT13,STAT1 :IS LU AN M8202 OR M8201?
 1757 012564 001004 BNE 2\$:BR IF M8202
 1758 012566 032737 040000 001366 BIT #BIT14,STAT1 :CONNECTOR??
 1759 012574 001004 BNE 3\$:BR IF M8201 WITH CONNECTOR
 1760 012576 042704 000040 BIC #40,R4 :MASK OFF SI BIT IF M8202 OR M8201, NO CONNECTOR
 1761 012602 042705 000040 BIC #BIT5,R5 :SI BIT IS UNKNOWN
 1762 012606
 1763 012606 120504 CMPB RS,R4 :ARE SI AND ICIR SET?
 1764 012610 001401 BEQ 1\$:BR IF YES
 1765 012612 104002 HLT 2 :ERROR IN LU 17
 1766 012614 104400 SCOPE :SCOPE THIS TEST
 1767
 1768
 1769 ;***** TEST 5 *****
 1770 ;*LINE UNIT REGISTER WRITE/READ TEST
 1771 ;*SET BITS IN LU REGISTER 12, VERIFY IT IS SET
 1772 ;*CLEAR BITS IN LU REGISTER 12, VERIFY IT IS CLEAR
 1773 ;*****
 1774

LINE UNIT WRITE/READ TESTS

1775
1776
1777 012616 012737 000005 001226 TST5: ; TEST 5
1778 012624 012737 012756 001216 MOV #5,TSTNO
1779 012632 012737 012646 001220 MOV #TST6,NEXT
MOV #1\$,LOCK

1780
1781 012640 104412
1782 012642 012702 000012
1783 012646 012761 000040 000004 1\$: MSTCLR
MOV #12,R2
MOV #40,4(R1)
ROMCLK 122112
ROMCLK 021245
MOV #40,R5
MOV8 5(R1),R4
BIC #337,R4
CMPB R5,R4
BEQ 2\$
HLT 3

1784 012654 104414
1785 012656 122112
1786 012660 104414
1787 012662 021245
1788 012664 012705 000040
1789 012670 116104 000005
1790 012674 042704 000337
1791 012700 120504
1792 012702 001401
1793 012704 104003
1794 012706 104401
1795 012710 012737 012716 001220 2\$: SCOP1
MOV #3\$,LOCK
CLR 4(R1)
ROMCLK 122112
ROMCLK 021245
CLR R5
MOV8 5(R1),R4
BIC #337,R4
CMPB R5,R4
BEQ 4\$
HLT 3

1796 012716 005061 000004 3\$: SCOP1
LOAD PORT4
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
CLEAR BIT 5 IN LU-12
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
READ LU-12
PUT "EXPECTED" IN R5
PUT "FOUND" IN R4
CLEAR UNWANTED BITS
IS BITS SET?
BR IF YES
ERROR, BIT 5 IS NOT SET
SCOPE SUBTEST (SW09=1)
NEW SCOP1
LOAD PORT4
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
CLEAR BIT 5 IN LU-12
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
READ LU-12
PUT "EXPECTED" IN R5
PUT "FOUND" IN R4
CLEAR UNWANTED BITS
IS BITS CLEAR?
BR IF YES
ERROR, BITS IS NOT CLEAR
SCOPE SUBTEST (SW09=1)
SCOPE THIS TEST

1797 012722 104414
1798 012724 122112
1799 012726 104414
1800 012730 021245
1801 012732 005005
1802 012734 116104 000005
1803 012740 042704 000337
1804 012744 120504
1805 012746 001401
1806 012750 104003
1807 012752 104401
1808 012754 10440C 4\$: SCOP1
SCOPE ***** TEST 6 *****
*LINE UNIT REGISTER WRITE/READ TEST
*SET BIT1 IN LU REGISTER 17 VERIFY IT IS SET
*CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR

; TEST 6
1819 012756 012737 000006 001226 TST6: ; TEST 6
1820 012764 012737 013116 001216 MOV #6,TSTNO
1821 012772 012737 013006 001220 MOV #TST7,NEXT
MOV #1\$,LOCK

1822
1823 013000 104412
1824 013002 012702 000017
1825 013006 012761 000001 000004 1\$: MSTCLR
MOV #17,R2
MOV #1,4(R1)
ROMCLK 122117
ROMCLK 021365
MOV #1,R5

R1 CONTAINS BASE DMC11 ADDRESS
MASTER CLEAR DMC11
SAVE REGISTER ADDRESS FOR TYPEOUT
LOAD PORT4
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
SET BIT1 IN LU-17
NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
READ LU-17
PUT "EXPECTED" IN R5

LINE UNIT WRITE/READ TESTS

```

1831 013030 116104 000005      MOVB   S(R1), R4      ;PUT "FOUND" IN R4
1832 013034 042704 000376      BIC    #376, R4      ;CLEAR UNWANTED BITS
1833 013040 120504      CMPB   RS, R4      ;IS BIT1 SET?
1834 013042 001401      BEQ    2$          ;BR IF YES
1835 013044 104003      HLT    3           ;ERROR, BIT 1 IS NOT SET
1836 013046 104401      SCOP1
1837 013050 012737 013056 001220      001220
1838 013056 005061 000004      MOV    #3$, LOCK     ;SCOPE SUBTEST (SW09=1)
1839 013062 104414      CLR    4(R1)      ;NEW SCOP1
1840 013064 122117      ROMCLK
1841 013066 104414      ROMCLK
1842 013070 021365      021365      ;LOAD PORT4
1843 013072 005005      CLR    R5          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1844 013074 116104 000005      MOVB   S(R1), R4      ;CLEAR BIT 1 IN LU-17
1845 013100 042704 000375      BIC    #376, R4      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1846 013104 120504      CMPB   R5, R4      ;READ LU-17
1847 013106 001401      BEQ    4$          ;PUT "EXPECTED" IN RS
1848 013110 104003      HLT    3           ;PUT "FOUND" IN R4
1849 013112 104401      SCOP1
1850 013114 104400      SCOPE
1851
1852
1853 ;***** TEST 7 *****
1854 ;*LINE UNIT REGISTER WRITE/READ TEST
1855 ;*FLOAT A 1 THROUGH LINE UNIT REGISTER 13
1856 ;*FLOAT A 0 THROUGH LINE UNIT REGISTER 13
1857 ;*****
1858
1859 : TEST 7
1860 -----
1861 013116 012737 000007 001226      TST7: MOV    #7, TSTNO
1862 013124 012737 013326 001216      MOV    #TST10_NEXT
1863 013132 012737 013152 001220      MOV    #64$, LOCK
1864
1865 013140 104412      MSTCLR
1866 013142 012702 000001      MOV    #13, R2      ;RI CONTAINS BASE DMCII ADDRESS
1867 013146 012700 000001      MOV    #1, R0      ;MASTER CLEAR DMCII
1868 013152 010061 000004      MSTCLR
1869 013156 042761 000257 000004      MOV    R0, 4(R1)  ;SAVE REGISTER ADDRESS FOR *PESU*
1870
1871 013164 104414      BIC    #257, 4(R1)
1872 013166 122113      ROMCLK
1873 013170 104414      122100!13
1874 013172 021265      ROMCLK
1875 013174 010005      21005!<13*20>
1876 013176 042705 000257      MOV    R0, R5      ;START WITH BIT 0
1877 013202 116104 000005      BIC    #257, R5
1878 013206 042704 000257      MOVB   S.R1, R4      ;PUT PATTERN INTO PORT4
1879 013212 120504      BIC    #257, R4      ;CLEAR UNWANTED BITS
1880 013214 001401      CMPB   R5, R4      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1881 013216 104003      BEQ    65$          ;MOV DATA TO IBUS REGISTER 13
1882 013220 104401      HLT    3           ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1883 013222 000241      SCOP1      ;READ FROM IBUS REGISTER 13
1884 013224 106100      CLC
1885 013226 001351      RCLB   PC      ;PUT EXPECTED IN RS
1886 013230 012737 013244 001220      BNE    64$          ;CLEAR UNWANTED BITS
1887
1888      BNE    64$          ;PUT "FOUND" INTO R4
1889
1890      BNE    64$          ;CLEAR UNWANTED BITS
1891
1892      BNE    64$          ;DATA CORRECT?
1893
1894      BNE    64$          ;BR IF YES
1895
1896      BNE    64$          ;ERROR
1897
1898      BNE    64$          ;SW09=1?
1899
1900      BNE    64$          ;CLEAR CARRY
1901
1902      BNE    64$          ;SHIFT BIT IN PC
1903
1904      BNE    64$          ;IF R0=0 THEN DONE
1905
1906      BNE    64$          ;NEW SCOP1

```

DDMF MACYII 30(1046) 11-JUL-77 11:59 PAGE 38
DDMCE.P11 12-MAY-77 14:18

PAGE: 0052

LINE UNIT WRITE/READ TESTS

1887 013236 012700 000001		MOV #1, R0	:START WITH BIT 0
1888 013242 005100		COM R0	:CHANGE TO FLOATING ZERO
1889 013244			
1890 013244 010061 000004	69\$:	MOV R0, 4(R1)	:PUT PATTERN INTO PORT4
1891 013250 042761 000257 000004		BIC #257, 4(R1)	:CLEAR UNWANTED BITS
1892 013256 104414		ROMCLK 122100!13	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1893 013260 122113		ROMCLK	:MOV DATA TO IBUS REGISTER 13
1894 013262 104414		21005!<13*20>	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1895 013264 021265		MOV R0, R5	:READ FROM IBUS REGISTER 13
1896 013266 010005		BIC #257, R5	:PUT EXPECTED IN R5
1897 013270 042705 000257		MOV8 5(R1), R4	:CLEAR UNWANTED BITS
1898 013274 116104 000005		BIC #257, R4	:PUT "FOUND" INTO R4
1899 013300 042704 000257		CMPB R5, R4	:CLEAR UNWANTED BITS
1900 013304 120504		BEQ 68\$:DATA CORRECT?
1901 013306 001401		HLT 3	:BR IF YES
1902 013310 104003		SCOP1	:ERROR
1903 013312 104401		COM R0	:SW09=1?
1904 013314 005100		CLC	:CHANGE TO FLOATING :
1905 013316 000241		ROLB R0	:CLEAR CARRY
1906 013320 106100		BNE 69\$:SHIFT BIT IN R0
1907 013322 001347		SCOPE	:IF R0=0 THEN DONE
1908 013324 104400			:SCOPE THIS TEST
1909			
1910			
1911			:***** TEST 10 *****
1912			:LINE UNIT REGISTER WRITE/READ TEST
1913			:FLOAT A 1 THROUGH LINE UNIT REGISTER 14
1914			:FLOAT A 0 THROUGH LINE UNIT REGISTER 14
1915			:*****
1916			
1917			: TEST 10
1918			-----
1919 013326 012737 000010 001226	TST1C:	MOV #10, TSTNC	
1920 013334 012737 013502 001216		MOV #TST1I, NEXT	
1921 013342 012737 013362 001220		MOV #64\$, LOCK	:R1 CONTAINS BASE DMC11 ADDRESS
1922 013350 104412		MSTCLR	:MASTER CLEAR DMC11
1923 013352 012702 000014		MOV #14, R2	:SAVE REGISTER ADDRESS FOR TYPEOUT
1924 013356 012700 000001		MOV #1, R0	:START WITH BIT 0
1925 013362			
1926 013362 010061 000004	64\$:	MOV R0, 4(R1)	:PUT PATTERN INTO PORT4
1927 013366 104414		ROMCLK 122100!14	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1928 013370 122114		ROMCLK	:MOV DATA TO IBUS REGISTER 14
1929 013372 104414		21005!<14*20>	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1930 013374 021305		MOV R0, R5	:READ FROM IBUS REGISTER 14
1931 013376 010005		MOV8 5, R1), R4	:PUT EXPECTED IN R5
1932 013400 116104 000005		CMPB R5, R4	:PUT "FOUND" INTO R4
1933 013404 120504		BEQ 65\$:DATA CORRECT?
1934 013406 001401		HLT 3	:BR IF YES
1935 013410 104003		SCOP1	:ERROR
1936 013412 104401		CLC	:SW09=1?
1937 013414 000241		ROLB R0	:CLEAR CARRY
1938 013416 106100		BNE 64\$:SHIFT BIT IN R0
1939 013420 001360		MOV #67\$, LOCK	:IF R0=0 THEN DONE
1940 013422 012737 013436 001220		MOV #1, R0	:NEW SCOP1
1941 013430 012700 000001			:START WITH BIT 0

LINE UNIT WRITE/READ TESTS

```

1943 013434 005100          69$:   COM     R0      ;CHANGE TO FLOATING ZERO
1944 013436               67$:   MOV     R0, R1,  ;PUT PATTERN INTO PORT4
1945 013436 010061 000004    ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1946 013442 104414           122100!14 ;MOV DATA TO IBUS REGISTER 14
1947 013444 122114           ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1948 013446 104414           21005!<14*20> ;READ FROM IBUS REGISTER 14
1949 013450 021305           MOV     R0, RS
1950 013452 010005           MOVB    S(R1), R4 ;PUT EXPECTED IN RS
1951 013454 116104 000005    CMPB    R5, R4 ;PUT "FOUND" INTO R4
1952 013460 120504           BEQ    68$    ;DATA CORRECT?
1953 013462 001401           HLT    3      ;BR IF YES
1954 013464 104003           SCOP1
1955 013466 104401           COM     R0      ;ERROR
1956 013470 005100           CLC
1957 013472 000241           ROLB    R0      ;SHIFT BIT IN R0
1958 013474 106100           BNE    69$    ;IF R0=0 THEN DONE
1959 013476 001356           SCOPE
1960 013500 104400           ;SCOPE THIS TEST

1961
1962
1963 :***** TEST 11 *****
1964 :*SWITCH PAC TEST
1965 :*THIS TEST READS SWITCH PAC#1
1966 :*THIS SWITCH PAC CONTAINS THE DDCMP LINE *
1967 :*****
1968
1969 : TEST 11
1970 -----
1971 013502 012737 000011 001226 TST11: MOV    #11,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
1972 013510 012737 013544 001216      MOV    #TST12,NEXT ;MASTER CLEAR DMC11
1973
1974 013516 104412           MSTCLR
1975 013520 104414           ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1976 013522 021324           021324 ;PORT4-LU15
1977 013524 016104 000004      MOV    4(R1), R4 ;PUT "FOUND" IN R4
1978 013530 113705 001370      MOVB   STAT2, R5 ;PUT "EXPECTED" IN RS
1979 013534 120504           CMPB    R5, R4 ;SW OK?
1980 013536 001401           BEQ    1$    ;BR IF YES
1981 013540 104031           HLT    31   ;ERROR. SWITCH PAC READ ERROR
1982 013542 104400           SCOPE
1983
1984
1985 :***** TEST 12 *****
1986 :*SWITCH PAC TEST
1987 :*THIS TEST READS SWITCH PAC#2
1988 :*THIS SWITCH PAC CONTAINS THE BM873 BOOT ADD
1989 :*****
1990
1991 : TEST 12
1992 -----
1993 013544 012737 000012 001226 TST12: MOV    #12,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
1994 013552 012737 013606 001216      MOV    #TST13,NEXT ;MASTER CLEAR DMC11
1995
1996 013560 104412           MSTCLR
1997 013562 104414           ROMCLK  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1998 013564 021344           021344 ;PORT4-LU16

```

020ME MACY11 30(1046) 11-JUL-77 11:59 PAGE 40
020ME.P11 12-MAY-77 14:18 LINE UNIT WRITE/READ TESTS

PAGE: 00E0

```

1999 013566 016104 000004      MOV    4(R1), R4      :PUT "FOUND" IN R4
2000 013572 113705 001371      MOVB   STAT2+1,R5    :PUT "EXPECTED" IN RS
2001 013576 120504      CMPB   R5,R4      :SW OK?
2002 013600 001401      BEQ    1$          :BR IF YES
2003 013602 104031      HLT    31          :ERROR, SWITCH PAC READ ERROR
2004 013604 104400      SCOPE
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015 013606 012737 000013 001226      TST13: MOV    #13,TSTNO     ;TEST 13
2016 013614 012737 013706 001216      MOV    #TST14,NEXT   ;R1 CONTAINS BASE DMC11 ADDRESS
2017
2018 013622 104412      MSTCLR
2019 013624 005037 001416      CLR    TEMP        ;MASTER CLEAR DMC11
2020 013630
2021 013630 104414      ROMCLK
2022 013632 021364      021364
2023 013634 032761 000002 000004      BIT    $2,4(R1)    ;PREPARE FOR DELAY
2024 013642 001004      BNE    2$          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4
2025 013644 005237 001416      INC    TEMP        ;PORT4+LU-17
2026 013650 001367      BNE    1$          ;IS CLOCK BIT SET?
2027 013652 104004      HLT    4           ;BR IF YES
2028 013654 005037 001416      CLR    TEMP        ;DELAY
2029 013660
2030 013660 104414      ROMCLK
2031 013662 021364      021364
2032 013664 032761 000002 000004      BIT    $2,4,R1)    ;DELAY FINISHED?
2033 013672 001404      BEQ    4$          ;ERROR BIT IS STUCK CLEAR
2034 013674 005237 001416      INC    TEMP        ;PREPARE FOR DELAY
2035 013700 001367      BNE    3$          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4
2036 013702 104004      HLT    4           ;PORT4+LU-17
2037 013704 104400      SCOPE
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049 013706 012737 000014 001226      TST14: MOV    #14,TSTNO     ;TEST 14
2050 013714 012737 014022 001216      MOV    #TST15,NEXT   ;OUT DATA SILO TEST
2051
2052 013722 104412      MSTCLR
2053 013724 005061 000004      CLR    4(R1)      ;SET SOM AND LOAD OUT DATA SILO
2054 013730 104414      ROMCLK    ;VERIFY THAT OCOR SET, INDICATING THAT THE
                                ;CHARACTER IS AT THE BOTTOM OF THE OUT SILO
                                ;:TEST 14
                                ;-----
```

:R1 CONTAINS BASE DMC11 ADDRESS
:MASTER CLEAR DMC11
:CLEAR PORT4
:NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4

220MF MACY11 30(1046) 11-JUL-77 11:59 PAGE 41
220ME.P11 12-MAY-77 14:18 BASIC TRANSMITTER TESTS

PAGE: 006!

2055 013732 122117	122117	JSR PC CLRIO	PUT LINE UNIT IN BITSTUFF MODE
2056 013734 004737 033374		MOV #BIT11(R1)	:DO THIS AFTER MODE IS SET
2057 013740 012711 004000		MOV #1,4(R1)	:SET LINE UNIT LOOP
2058 013744 012761 000001 000004		ROMCLK 122111	:LOAD PORT4 WITH BIT0
2059 013752 104414		ROMCLK 110	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2060 013754 122111		ROMCLK 110	:SET SOM
2061 013756 104414		ROMCLK 110	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2062 013760 122110		ROMCLK 110	:LOAD OUT DATA SILO
2063 013762 104416 000002		MOV ER, 2	:WAIT FOR OCOR
2064 013766 012702 000017		MOV #17,R2	:SAVE ADDRESS FOR TYPEOUT
2065 013772 104414		ROMCLK 021364	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2066 013774 021364		MOV 4(R1),R4	:PORT4+LU 17
2067 013776 016104 000004		BIC #357,R4	:PUT "FOUND" IN R4
2068 014002 042704 000357		MOV #20,R5	:CLEAR UNWANTED BITS
2069 014006 012705 000020		CMPB R5,R4	:PUT "EXPECTED" IN R5
2070 014012 120504		BEQ 1S	:IS OCOR SET?
2071 014014 001401		HLT 5	:BR IF YES
2072 014016 104005			
2073 014020 104000			
2074 014020 104400			
2075			
2076			
2077			***** TEST 15 *****
2078			*BITSTUFF TEST OF RTS AND OUT ACTIVE
2079			*SET SOM AND LOAD OUT DATA SILO
2080			*SINGLE STEP 2 DATA CLOCKS, VERIFY
2081			*THAT RTS AND ACTIVE ARE SET
2082			***** TEST 15 *****
2083			
2084			; TEST 15
2085			-----
2086 014022 012737 000015 001226		TST15: MOV #15,TSTNO	
2087 014030 012737 014174 001216		MOV #TST16.NEXT	:R1 CONTAINS BASE DMC11 ADDRESS
2088			:MASTER CLEAR DMC11
2089 014036 104412		MSTCLR CLR 4(R1)	:CLEAR PORT4
2090 014040 005061 000004		ROMCLK 122117	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2091 014044 104414		JSR PC CLRIO	:PUT LINE UNIT IN BITSTUFF MODE
2092 014046 122117		MOV #BIT11(R1)	:DO THIS AFTER MODE IS SET
2093 014050 004737 033374		MOV #1,4(R1)	:SET LINE UNIT LOOP
2094 014054 012711 004000		ROMCLK 122111	:LOAD PORT4 WITH BIT0
2095 014060 012761 000001 000004		ROMCLK 122111	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2096 014066 104414		ROMCLK 122110	:SET SOM
2097 014070 122111		ROMCLK 122110	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2098 014072 104414		JSR PC,OCOR	:LOAD OUT DATA SILO
2099 014074 122110		DATACLK, 2	:WAIT FOR OCOR
2100 014076 004737 032044		MOV #11,R2	:CLOCK DATA FOUR TIMES
2101 014102 104415 000002		ROMCLK 021224	:SAVE ADDRESS FOR TYPEOUT
2102 014106 012702 000011		MOV #257,R4	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2103 014112 104414		ROMCLK 021224	:PORT4+LU 11
2104 014114 021224		MOV 4(R1),R4	:PUT "FOUND" IN R4
2105 014116 016104 000004		BIC #257,R4	:CLEAR UNWANTED BITS
2106 014122 042704 000257		MOV #120,R5	:PUT "EXPECTED" IN R5
2107 014126 012705 000120		CMPB R5,R4	:IS ACTIVE SET?
2108 014132 120504		BEQ 1S	:BR IF YES
2109 014134 001401		HLT 5	
2110 014138 104005			

```

2111 014140 012702 000013
2112 014140 012702 000013
2113 014144 104414
2114 014146 021264
2115 014150 016104 000004
2116 014154 042704 000337
2117 014160 012705 000040
2118 014164 120504
2119 014166 001401
2120 014170 104005
2121 014172 104400
2122 014172 104400
2123
2124
2125 ;***** TEST 16 *****
2126 ;TEST OF OUT CLEAR
2127 ;SET SOM AND LOAD OUT DATA SILO
2128 ;SINGLE STEP DATA CLOCK, SET OUT CLEAR
2129 ;VERIFY THAT OCOR,RTS, AND ACTIVE ARE CLEARED
2130 ;*****
2131
2132 : TEST 16
2133 -----
2134 014174 012737 000016 001226
2135 014202 012737 014406 001216
2136
2137 014210 104412
2138 014212 005061 000004
2139 014216 104414
2140 014220 122117
2141 014222 004737 033374
2142 014226 012711 004000
2143 014232 012761 000001 000004
2144 014240 104414
2145 014242 122111
2146 014244 104414
2147 014246 122110
2148 014250 004737 032044
2149 014254 104415 000002
2150 014260 012761 009200 000004
2151 014266 104414
2152 014270 122111
2153 014272 104415 000001
2154 014276 012702 000017
2155 014302 104414
2156 014304 021364
2157 014306 016104 000004
2158 014312 042704 000357
2159 014316 005005
2160 014320 120504
2161 014322 001401
2162 014324 104005
2163 014326
2164 014328 012702 000013
2165 014332 104414
2166 014334 021264

1$: MOV #13,R2 ;SAVE ADDRESS FOR TYPEOUT
        ROMCLK 021264 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        PORT4+LU 13
        MOV 4(R1),R4 ;PUT EXPECTED IN R4
        BIC #337,R4 ;CLEAR UNWANTED BITS
        MOV #BITS,RS ;PUT "EXPECTED" IN RS, RTS SHOULD BE SET
        CMPB RS,R4 ;IS R15 OK?
        BEQ 2$ ;BR IF YES
        HLT 5 ;RTS ERROR

2$: SCOPE ;SCOPE THIS TEST

;***** TEST 16 *****
;TEST OF OUT CLEAR
;SET SOM AND LOAD OUT DATA SILO
;SINGLE STEP DATA CLOCK, SET OUT CLEAR
;VERIFY THAT OCOR,RTS, AND ACTIVE ARE CLEARED
;*****

TST16: MOV #16,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
        MOV #TST17,NEXT ;MASTER CLEAR DMC11
        MSTCLR 4(R1) ;CLEAR PORT4
        ROMCLK 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
        MOV #BIT11,(R1) ;DO THIS AFTER MODE IS SET
        SET LINE UNIT LOOP
        MOV #1,(R1) ;LOAD PORT4 WITH BIT0
        ROMCLK 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        SET SOM ;SET SOM
        ROMCLK 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        LOAD OUT DATA SILO ;WAIT FOR OCOR
        JSR PC,OCOR ;CLOCK DATA FOUR TIMES
        DATACLK, 2 ;SET BIT2 IN PORT4
        MOV #BIT7,4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ROMCLK 122111 ;SET OUT CLEAR
        SET OUT CLEAR ;GIVE A TICK TO CLEAR RTS
        DATACLK, 1 ;SAVE ADDRESS FOR TYPEOUT
        MOV #17,R2 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        ROMCLK 021364 ;PORT4+LU 17
        MOV 4(R1),R4 ;PUT "FOUND" IN R4
        BIC #357,R4 ;CLEAR UNWANTED BITS
        CLR RS ;PUT "EXPECTED" IN RS
        CMPB RS,R4 ;IS OCOR CLEARED?
        BEQ 1$ ;BR IF YES
        HLT 5 ;RTS ERROR

1$: MOV #13,R2 ;SAVE ADDRESS FOR TYPEOUT
        ROMCLK 021264 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        PORT4+LU 13
    
```

```

2167 014336 016104 000004
2168 014342 042704 000337
2169 014346 005005
2170 014350 120504
2171 014352 001401
2172 014354 104005
2173 014356
2174 014356 012702 000011
2175 014362 104414
2176 014364 021224
2177 014366 016104 000004
2178 014372 012705 000020
2179 014376 120504
2180 014400 001401
2181 014402 104005
2182 014404
2183 014404 104400
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197 014406 012737 000017 001226
2198 014414 012737 014670 001216
2199
2200 014422 104412
2201 014424 005061 000004
2202 014430 104414
2203 014432 122117
2204 014434 004737 033374
2205 014440 005037 033612
2206 014444 012711 004000
2207 014450 004737 032176
2208 014454 012761 000001 000004
2209 014462 104414
2210 014464 122111
2211 014466 104414
2212 014470 122110
2213 014472 012705 000000
2214 014476 004737 032176
2215 014502 010561 000004
2216 014506 104414
2217 014510 122110
2218 014512 004737 032044
2219 014516 005003
2220 014520 010502
2221 014522 104415 000002
2222 014526 012737 000176 001252

MOV    4(R1),R4      ;PUT EXPECTED IN R4
BIC    #337,R4      ;CLEAR UNWANTED BITS
CLR    R5
CMPB   R5,R4
BEQ    25
HLT    5             ;RTS ERROR

28:   MOV    #11,R2      ;SAVE ADDRESS FOR TYPEOUT
      ROMCLK 021224 ;NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
      MOV    4(R1),R4      ;PORT4+LU11
      MOV    #BIT4,R5      ;PUT "FOUND" IN R4
      CMPB   R5,R4      ;ONLY OUT READY SHOULD BE SET
      BEQ    3E
      HLT    5             ;IS ACTIVE CLEAR?
      SCOPE
      :SCOPE THIS TEST

:***** TEST 17 *****
:BITSTUFF TRANSMITTER TEST
:SINGLE CLOCK THE CHARACTER 0
:CHECK FLAG AND DATA IN THE BIT WINDOW
:VERIFY EACH BIT POSITION AS IT
:PASSES THE BIT WINDOW (SI BIT)
:ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
:***** TEST 17 *****
:TST17: MOV    #17,TSTNO
        MOV    #TST20.NEXT
        MSTCLR
        CLR    4(R1)
        ROMCLK 122117
        JSR    PC,CLRIO
        CLR    BITCON
        MOV    #BIT11,(R1)
        JSR    PC,OUTRDY
        MOV    #1,4(R1)
        ROMCLK 122111
        ROMCLK 122110
        MOV    #0,R5      ;LOAD CHARACTER IN R5 FOR TYPEOUT
        JSR    PC,OUTRDY ;WAIT FOR OUT-READY
        MOV    R5,4(R1)   ;LOAD PORT4 WITH CHARACTER
        ROMCLK 122110
        JSR    PC,OCOR
        CLR    R3
        MOV    R5,R2
        DATACLK. 2          ;2 TICKS TO SET UP TRANSMITTER
        MOV    #1B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
        :R1 CONTAINS BASE DMC11 ADDRESS
        :MASTER CLEAR DMC11
        :CLEAR PORT4
        :NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
        :PUT LINE UNIT IN BITSTUFF MODE
        :DO THIS AFTER MODE IS SET
        :CONSECUTIVE 1'S COUNTER INIT TO 0
        :SET LINE UNIT LOOP
        :WAIT FOR OUT-READY
        :SET BIT0 IN PORT4
        :NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
        :SET SOM!
        :NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
        :LOAD GARBAGE CHAR
        :LOAD CHARACTER IN R5 FOR TYPEOUT
        :WAIT FOR OUT-READY
        :LOAD PORT4 WITH CHARACTER
        :NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
        :LOAD OUT DATA
        :WAIT FOR OCOR TO SET
        :CLEAR BIT COUNTER
        :LOAD CHARACTER IN R2
        :2 TICKS TO SET UP TRANSMITTER
        :PUT FLAG CHARACTER IN TEMP3

```

220MF MACY11 30(1046) 11-JUL-77 11:59 PAGE 44
 220ME.P11 12-MAY-77 14:18 BASIC TRANSMITTER TESTS

PAGE: 0064

2223 014534 104415 000001	64\$: DATACLK.	1	;CLOCK FLAG ONCE
2224 014540 106037 001252	RORB TEMP3		;SHIFT SOFT FLAG
2225 014544 103405	BCS 65\$;BR IF BIT IS MARK
2226 014546 004737 032012	JSR PC.GETSI		;LOOK AT BIT WINDOW
2227 014552 103006	BCC 66\$;BR IF OK
2228 014554 104026	HLT 26		;ERROR IN FLAG CHAR
2229 014556 000404	BR 66\$		
2230 014560 004737 032012	65\$: JSR PC.GETSI		;LOOK AT BIT WINDOW
2231 014564 103401	BCS 66\$;BR IF OK
2232 014566 104026	HLT 26		;ERROR IN FLAG CHAR
2233 014570 005203	INC R3		;INC BIT COUNT
2234 014572 022703 000010	CMP #10,R3		;FLAG DONE YET?
2235 014576 001356	BNE 64\$;BR IF NO
2236 014600 005003	CLR R3		;CLEAR BIT COUNT
2237 014602 104415 000001	1\$: DATACLK.	1	;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2238 014606 106002	RORB R2		;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2239 014610 103005	BCC 2\$;BR IF CARRY CLEAR
2240 014612 004737 032012	JSR PC.GETSI		;GET THE WINDOW
2241 014616 103406	BCS 3\$;BR IF BIT IS A MARK
2242 014620 104006	HLT 6		;ERROR BIT WAS A SPACE
2243 014622 000404	BR 3\$;CONTINUE WITH TEST
2244 014624 004737 032012	2\$: JSR PC.GETSI		;GET THE WINDOW
2245 014630 103001	BCC 3\$;BR IF BIT IS A SPACE
2246 014632 104006	HLT 6		;ERROR BIT WAS A MARK
2247 014634 005203	3\$: INC R3		
2249 014636 022703 000010	CMP #10,R3		;NEXT BIT
2250 014642 001357	BNE 1\$;DONE YET?
2251 014644 104415 000014	DATACLK.	14	;BR IF NO
2252 014650 104414	ROMCLK		;CLOCK TRANSMITTER 14 MORE TICKS
2253 014652 021264	021264		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2254 014654 032761 000040 000004	BIT #BITS.4(R1)		;PORT4-LU-13
2255 014662 001401	BEG 4\$;RTS SHOULD BE CLEAR NOW
2256 014664 104034	HLT 34		;BR IF YES
2257 014666 104400	4\$: SCOPE		;ERROR. RTS NOT CLEAR
2258			;SCOPE THIS TEST
2259			
2260			;***** TEST 20 *****
2261			;*BITSTUFF TRANSMITTER TEST
2262			;*SINGLE CLOCK THE CHARACTER 125
2263			;*CHECK FLAG AND DATA IN THE BIT WINDOW
2264			;*VERIFY EACH BIT POSITION AS IT
2265			;*PASSES THE BIT WINDOW (SI BIT)
2266			;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2267			;***** TEST 20 *****
2268			
2269			: TEST 20
2270			-----
2271 014670 012737 000020 00122E	TST20: MOV \$20,TSTNO		
2272 014676 012737 015152 00121E	MOV #TST21,NEXT		
2273			;R1 CONTAINS BASE DMCII ADDRESS
2274 014704 104412	MSTCLR		;MASTER CLEAR DMCII
2275 014706 005061 000004	CLR 4(R1)		;CLEAR PORT4
2276 014712 104414	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2277 014714 122117	122117		;PUT LINE UNIT IN BITSTUFF MODE
2278 014716 004737 033374	JSR PC,CLRIO		;DO THIS AFTER MODE IS SET

2279	014722	005037	033612		CLR	BITCON	CONSECUTIVE 1'S COUNTER INIT TO 0
2280	014726	012711	004000		MOV	#BIT11,R1	:SET LINE JUNIT LOOP
2281	014732	004737	032176		JSR	PC,OUTRDY	:WAIT FOR OUT-READY
2282	014736	012761	000001 000004		MOV	#1,4(R1)	:SET BIT0 IN PORT4
2283	014744	104414			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2284	014746	122111			122111		:SET SOM!
2285	014750	104414			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2286	014752	122110			122110		:LOAD GARBAGE CHAR
2287	014754	012705	000125		MOV	#125,RS ;LOAD CHARACTER IN RS FOR TYPEOUT	
2288	014760	004737	032176		JSR	PC,OUTRDY	:WAIT FOR OUT-READY
2289	014764	010561	000004		MOV	RS,4(R1)	:LOAD PORT4 WITH CHARACTER
2290	014770	104414			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2291	014772	122110			122110		:LOAD OUT DATA
2292	014774	004737	032044		JSR	PC,OCOR	:WAIT FOR OCOR TO SET
2293	015000	005003			CLR	R3	:CLEAR BIT COUNTER
2294	015002	010502			MOV	R5,R2	:LOAD CHARACTER IN R2
2295	015004	104415	000002		DATACLK,	2	:2 TICKS TO SET UP TRANSMITTER
2296	015010	012737	000176 001252		MOV	#1B<01111110>.TEMP3	:PUT FLAG CHARACTER IN TEMP3
2297	015016	104415	000001		DATACLK,	1	:CLOCK FLAG ONCE
2298	015022	106037	001252		RORB	TEMP3	:SHIFT SOFT FLAG
2299	015026	103405			BCS	65\$:BR IF BIT IS MARK
2300	015030	004737	032012		JSR	PC,GETSI	:LOOK AT BIT WINDOW
2301	015034	103006			BCC	66\$:BR IF OK
2302	015036	104026			HLT	26	:ERROR IN FLAG CHAR
2303	015040	000404			BR	66\$	
2304	015042	004737	032012		JSR	PC,GETSI	:LOOK AT BIT WINDOW
2305	015046	103401			BCS	66\$:BR IF OK
2306	015050	104026			HLT	26	:ERROR IN FLAG CHAR
2307	015052	005203			INC	R3	:INC BIT COUNT
2308	015054	022703	000010		CMP	#10,R3	:FLAG DONE YET?
2309	015060	001356			BNE	64\$:BR IF NO
2310	015062	005003			CLR	R3	:CLEAR BIT COUNT
2311	015064	104415	000001		DATACLK,	1	:SHIFT NEXT BIT IN THE WINDOW (S: BIT)
2312	015070	106002			RORB	R2	:SHIFT NEXT SOFTWARE BIT IN TO CARRY
2313	015072	103005			BCC	2\$:BR IF CARRY CLEAR
2314	015074	004737	032012		JSR	PC,GETSI	:GET THE WINDOW
2315	015100	103406			BCS	3\$:BR IF BIT IS A MARK
2316	015102	104006			HLT	6	:ERROR BIT WAS A SPACE
2317	015104	000404			BR	3\$:CONTINUE WITH TEST
2318	015106	004737	032012		JSR	PC,GETSI	:GET THE WINDOW
2319	015112	103001			BCC	3\$:BR IF BIT IS A SPACE
2320	015114	104006			HLT	6	:ERROR BIT WAS A MARK
2321	015116	005203			INC	R3	
2322	015120	022703	000010		CMP	#10,R3	:NEXT BIT
2323	015124	001357			BNE	1\$:DONE YET?
2324	015126	104415	000014		DATACLK,	14	:BR IF NO
2325	015132	104414			ROMCLK		:CLOCK TRANSMITTER 14 MORE TICKS
2326	015134	021264			021264		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2327	015136	032761	000040 000004		BIT	#BITS,4(R1)	:PORT4+LU-13
2328	015144	001401			BEQ	4\$:RTS SHOULD BE CLEAR NOW
2329	015146	104034			HLT	34	:BR IF YES
2330	015150	104400			SCOPE		:ERROR, RTS NOT CLEAR
2331							:SCOPE THIS TEST
2332							
2333							
2334							

;***** TEST 21 *****

2335 : *BITSTUFF TRANSMITTER TEST
 2336 : *SINGLE CLOCK THE CHARACTER 252
 2337 : *CHECK FLAG AND DATA IN THE BIT WINDOW
 2338 : *VERIFY EACH BIT POSITION AS IT
 2339 : *PASSES THE BIT WINDOW (SI BIT)
 2340 : *ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
 2341 ;:*****
 2342
 2343 ; TEST 21
 2344 -----
 2345 015152 012737 000021 001226 TST21:
 2346 015160 012737 015434 001216
 2347
 2348 015166 104412
 2349 015170 005061 000004
 2350 015174 104414
 2351 015176 122117
 2352 015200 004737 033374
 2353 015204 005037 033612
 2354 015210 012711 004000
 2355 015214 004737 032176
 2356 015220 012761 000001 000004
 2357 015226 104414
 2358 015230 122111
 2359 015232 104414
 2360 015234 122110
 2361 015236 012705 000252
 2362 015242 004737 032176
 2363 015246 010561 000004
 2364 015252 104414
 2365 015254 122110
 2366 015256 004737 032044
 2367 015262 005003
 2368 015264 010502
 2369 015266 104415 000002
 2370 015272 012737 000176 001252
 2371 015300 104415 000001
 2372 015304 106037 001252
 2373 015310 103405
 2374 015312 004737 032012
 2375 015316 103006
 2376 015320 104026
 2377 015322 000404
 2378 015324 004737 032012
 2379 015330 103401
 2380 015332 104026
 2381 015334 005203
 2382 015336 022703 000010
 2383 015342 001356
 2384 015344 005003
 2385 015346 104415 000001
 2386 015352 106002
 2387 015354 103005
 2388 015356 004737 032012
 2389 015362 103406
 2390 015364 104006

TST21:
 MOV #21,TSTNO
 MOV #TST22,NEXT
 MSTCLR
 CLR 4(R1)
 ROMCLK 122117
 JSR PC,CLRI0
 CLR BITCON
 MOV #BIT11,(R1)
 JSR PC,OUTRDY
 MOV #1,4(R1)
 ROMCLK 122111
 ROMCLK 122110
 MOV #252,R5 ;LOAD CHARACTER IN RS FOR TYPEOUT
 JSR PC,OUTRDY
 MOV R5,4(R1)
 ROMCLK 122110
 JSR PC,OCOR
 CLR R3
 MOV R5,R2
 DATACLK. 2
 MOV #1B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
 DATACLK. 1
 RORB TEMP3
 BCS 65\$
 JSR PC,GETSI
 BCC 66\$
 HLT 26
 BR 66\$
 JSR PC,GETSI
 BCS 66\$
 HLT 26
 INC R3
 CMP #10,R3
 BNE 64\$
 CLR R3
 DATACLK. 1
 RORB R2
 BCC 2\$
 JSR PC,GETSI
 BCS 3\$
 HLT 5

;R1 CONTAINS BASE DMCII ADDRESS
 ;MASTER CLEAR DMCII
 ;CLEAR PORT4
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;PUT LINE UNIT IN BITSTUFF MODE
 ;DO THIS AFTER MODE IS SET
 ;CONSECUTIVE 1'S COUNTER INIT TO 0
 ;SET LINE UNIT LOOP
 ;WAIT FOR OUT-READY
 ;SET BIT0 IN PORT4
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;SET SOM!
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;LOAD GARBAGE CHAR
 ;LOAD PORT4 WITH CHARACTER
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;LOAD OUT DATA
 ;WAIT FOR OCOR TO SET
 ;CLEAR BIT COUNTER
 ;LOAD CHARACTER IN R2
 ;2 TICKS TO SET UP TRANSMITTER
 ;CLOCK FLAG ONCE
 ;SHIFT SOFT FLAG
 ;BR IF BIT IS MARK
 ;LOOK AT BIT WINDOW
 ;BR IF OK
 ;ERROR IN FLAG CHAR
 ;LOOK AT BIT WINDOW
 ;BR IF OK
 ;ERROR IN FLAG CHAR
 ;INC BIT COUNT
 ;FLAG DONE YET?
 ;BR IF NO
 ;CLEAR BIT COUNT
 ;SHIFT NEXT BIT IN THE WINDOW .SI BIT:
 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
 ;BR IF CARRY CLEAR
 ;GET THE WINDOW
 ;BR IF BIT IS A MARK
 ;ERROR BIT WAS A SPACE

020MF MACYII 30(1046) 11-JUL-77 11:59 PAGE 47
020ME.P11 12-MAY-77 14:18 BASIC TRANSMITTER TESTS

006

PAGE: 986?

020MF MACY11 30(1046) 11-JUL-77 11:59 PAGE 48
020ME.P11 12-MAY-77 14:18 BASIC TRANSMITTER TESTS

PAGE: 0062

2447	015600	103401			BCS	66\$:BR IF OK
2448	015602	104026			HLT	26	:ERROR IN FLAG CHAR
2449	015604	005203	000010	66\$:	INC	R3	:INC BIT COUNT
2450	015606	022703			CMP	*10,R3	:FLAG DONE YET?
2451	015612	001356			BNE	64\$:BR IF NO
2452	015614	005003			CLR	R3	:CLEAR BIT COUNT
2453	015616	012700	000024		MOV	*20, R0	:R0=CHARACTER COUNTER
2454	015622	005037	033612		CLR	BITCON	:CLEAR BIT STUFF COUNTER
2455	015626	112405		3\$:	MOV	(R4)+,R5	:LOAD CHARACTER IN R5
2456	015630	010502			MOV	R5,R2	:LOAD CHARACTER IN R2
2457	015632	104415	000001	4\$:	DATACLK,	1	:SHIFT DATA ONCE
2458	015636	106002			RORB	R2	:SHIFT SOFT DATA
2459	015640	103407			BCS	5\$:BR IF CARRY SET
2460	015642	005037	033612		CLR	BITCON	:CLEAR BIT STUFF COUNTER
2461	015646	004737	032012		JSR	PC,GETSI	:LOOK AT WINDOW
2462	015652	103010			BCC	6\$:BR IF SPACE
2463	015654	104006			HLT	6	:ERROR, WINDOW WAS A MARK
2464	015656	000406			BR	6\$:CONTINUE
2465	015660	005237	033612	5\$:	INC	BITCON	:ADD 1 TO BIT STUFF COUNTER
2466	015664	004737	032012		JSR	PC,GETSI	:LOOK AT WINDOW
2467	015670	103401			BCS	6\$:BR IF MARK
2468	015672	104006			HLT	6	:ERROR, WINDOW WAS A SPACE
2469	015674	022737	000005 033612	6\$:	CMP	*5,BITCON	:HAVE THERE BEEN 5 !'S IN A ROW
2470	015702	001010			BNE	7\$:BR IF NO
2471	015704	005037	033612		CLR	BITCON	:IF YES CLR BIT STUFF COUNTER
2472	015710	104415	000001		DATACLK,	1	:AND CLOCK TRANSMITTER ONCE
2473	015714	004737	032012		JSR	PC,GETSI	:CHECK WINDOW FOR A ZERO STUFF!!
2474	015720	103001			BCC	7\$:BR IF WINDOW IS A SPACE
2475	015722	104030			HLT	30	:ERROR, TRANSMITTER DID NOT STUFF A ZERO
2476	015724	005203		7\$:	INC	R3	:BUMP BIT COUNTER
2477	015726	022703	000010		CMP	*1C,R3	:DONE THIS CHARACTER YET?
2478	015732	001337			BNE	4\$:BR IF NO
2479	015734	005003			CLR	R3	:RESTART BIT COUNTER AT ZERO
2480	015736	005300			DEC	R0	:DEC CHARACTER COUNTER
2481	015740	001332			BNE	3\$:BR IF NOT DONE YET
2482	015742	104400		8\$:	SCOPE		:SCOPE THIS TEST
2483							
2484							
2485							***** TEST 23 *****
2486							:*BITSTUFF TRANSMITTER TEST
2487							:*SINGLE CLOCK THE CHARACTER 377
2488							:*CHECK FLAG AND DATA IN THE BIT WINDOW
2489							:*VERIFY EACH BIT POSITION AS IT
2490							:*PASSES THE BIT WINDOW (SI BIT)
2491							:*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2492							***** TEST 23 *****
2493							
2494							
2495							
2496	015744	012737	0L0023 0C1226	TST23:	MOV	*23,TSTNO	
2497	015752	012737	016252 001215		MOV	*TST24,NEXT	:R1 CONTAINS BASE DMCII ADDRESS
2498	015760	104412			MSTCLR		:MASTER CLEAR DMCII
2499	015762	005061	000004		CCLR	4,R1	:CLEAR PORT4
2500	015766	104414			ROMCLK	122117	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2501	015770	122117					:PUT LINE UNIT IN BITSTUFF MODE

220MF MACY11 30(1046) 11-JUL-77 11:59 PAGE 49
220ME.P11 12-MAY-77 14:18 BASIC TRANSMITTER TESTS

PAGE: 0069

2503	015772	004737	033374		JSR	PC, CLRIO	;DO THIS AFTER MODE IS SET
2504	015776	005037	033612		CLR	BITCON	;CONSECUTIVE 1'S COUNTER INIT TO 0
2505	016002	012711	004000		MOV	#BIT11,(R1)	;SET LINE UNIT LOOP
2506	016006	004737	032176		JSR	PC, OUTRDY	;WAIT FOR OUT-READY
2507	016012	012761	000001	000004	MOV	#1,4(R1)	;SET BIT0 IN PORT4
2508	016020	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2509	016022	122111			122111		;SET SOM!
2510	016024	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2511	016026	122110			122110		;LOAD GARBAGE CHAR
2512	016030	012705	000377		MOV	#377 RS ;LOAD CHARACTER IN RS FOR TYPEOUT	
2513	016034	010537	016206		MOV	R5,5\$;LOAD CHAR FOR STUFF CHECK
2514	016040	004737	032176		JSR	PC, OUTRDY	;WAIT FOR OUT-READY
2515	016044	010561	000004		MOV	R5,4(R1)	;LOAD PORT4 WITH CHARACTER
2516	016050	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2517	016052	122110			122110		;LOAD OUT DATA
2518	016054	004737	032044		JSR	PC, OCOR	;WAIT FOR OCOR TO SET
2519	016060	005003			CLR	R3	;CLEAR BIT COUNTER
2520	016062	010502			MOV	R5,R2	;LOAD CHARACTER IN R2
2521	016064	104415	000002		DATACLK,	2	;2 TICKS TO SET UP TRANSMITTER
2522	016070	012737	000176	001252	MOV	#1B<01111110>, TEMP3	;PUT FLAG CHARACTER IN TEMP3
2523	016076	104415	000001		DATACLK,	1	;CLOCK FLAG ONCE
2524	016102	106037	001252		RORB	TEMP3	;SHIFT SOFT FLAG
2525	016106	103405			BCS	65\$;BR IF BIT IS MARK
2526	016110	004737	032012		JSR	PC, GETSI	;LOOK AT BIT WINDOW
2527	016114	103006			BCC	66\$;BR IF OK
2528	016116	104026			HLT	26	;ERROR IN FLAG CHAR
2529	016120	000404			BR	66\$	
2530	016122	004737	032012		JSR	PC, GETSI	;LOOK AT BIT WINDOW
2531	016126	103401			BCS	66\$;BR IF OK
2532	016130	104026			HLT	26	;ERROR IN FLAG CHAR
2533	016132	005203			INC	R3	;INC BIT COUNT
2534	016134	022703	000010		CMP	#10, R3	;FLAG DO' YET?
2535	016140	001356			BNE	64\$;BR IF NO
2536	016142	005003			CLR	R3	;CLEAR BIT COUNT
2537	016144	005037	033612		CLR	BITCON	;CLEAR STUFF COUNT
2538	016150	104415	000001		DATACLK,	1	;SHIFT NEXT BIT IN THE WINDOW (51 BIT)
2539	016154	106002			RORB	R2	;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2540	016156	103005			BCS	2\$;BR IF CARRY CLEAR
2541	016160	004737	032012		JSR	PC, GETSI	;GET THE WINDOW
2542	016164	103406			BCS	3\$;BR IF BIT IS A MARK
2543	016166	104006			HLT	6	;ERROR BIT WAS A SPACE
2544	016170	000404			BR	3\$;CONTINUE WITH TEST
2545	016172	004737	032012		JSR	PC, GETSI	;GET THE WINDOW
2546	016176	103001			BCC	3\$;BR IF BIT IS A SPACE
2547	016200	104006			HLT	6	;ERROR BIT WAS A MARK
2548	016202						
2549	016202	004537	033474		JSR	R5, STFFCK	;CHECK FOR BIT STUFF
2550	016206	000377			377		;DATA CHARACTER
2551	016210	000001			I		;SHIFT COUNT
2552	016212	010237	016206		MOV	R2,5\$;LOAD CHAR FOR STUFF CHECK
2553	016216	005203			INC	R3	;NEXT BIT
2554	016220	022703	000010		CMP	#10, R3	;DONE YET?
2555	016224	001351			BNE	1\$;BR IF NO
2556	016226	104415	000014		DATACLK,	14	;CLOCK TRANSMITTER 14 MORE TICKS
2557	016232	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2558	016234	C21264			021264		;PORT4-LU-13

220MF MACYII 30(1046) 11-JUL-77 11:59 PAGE 50
220ME.P11 12-MAY-77 14:18 BASIC TRANSMITTER TESTS

PAGE: 0073

2559 016236 032761 000040 000004		BIT #BITS,4(R1)	;RTS SHOULD BE CLEAR NOW
2560 016244 001401	BEQ 4S		;BR IF YES
2561 016246 104034	HLT 34		;ERROR, RTS NOT CLEAR
2562 016250 104400	HS: SCOPE		;SCOPE THIS TEST
2563			
2564			
2565			***** TEST 24 *****
2566			*BITSTUFF TRANSMITTER TEST
2567			*SINGLE CLOCK A BINARY COUNT PATTERN
2568			*VERIFY EACH BIT POSITION AS IT
2569			*PASSES THE BIT WINDOW (SI BIT)
2570			*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2571			*AND RS CONTAINS THE CHARACTER THAT FAILED
2572			*****
2573			
2574			
2575			
2576 016252 012737 000024 001226	TST24:	MOV #24,TSTNO	
2577 016260 012737 016604 001216		MOV #TS+25,NEXT	
2578			
2579 016266 104412	MSTCLR		;R1 CONTAINS BASE DMC11 ADDRESS
2580 016270 005061 000004	CLR 4(R1)		;MASTER CLEAR DMC11
2581 016274 104414	ROMCLK		CLEAR PORT4
2582 016276 122117	122117		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2583 016300 004737 033374	JSR PC CLRIC		PUT LINE UNIT IN BITSTUFF MODE
2584 016304 005037 033612	CLR BITCON		DO THIS AFTER MODE IS SET
2585 016310 012711 004000	MOV #BIT11,(R1)		CONSECUTIVE 1'S COUNTER INIT TO 0
2586 016314 005003	CLR R3		SET LINE UNIT LOOP
2587 016316 005004	CLR R4		R3 CONTAINS BIT COUNT
2588 016320 005005	CLR R5		R4 CONTAINS CHAR TO BE LOADED IN SILC
2589 016322 004737 032176	JSR PC.OUTRDY		R5 CONTAINS CHARACTER CURRENTLY BEING SHIFTED C
2590 016326 012761 000001 000004	MOV #1,4(R1)		WAIT FOR OUT-READY
2591 016334 104414	ROMCLK		SET BIT0 IN PORT4
2592 016336 122111	122111		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2593 016340 104414	ROMCLK		SET SOM!
2594 016342 122110	122110		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2595 016344 004737 032176	JSR PC.OUTRDY		LOAD GARBAGE CHAR
2596 016350 010461 000004	MOV R4,4,R1,		WAIT FOR OUT-READY
2597 016354 104414	ROMCLK		LOAD PORT4 WITH CHARACTER
2598 016356 122110	122110		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2599 016360 005204	INC R4		LOAD OUT DATA
2600 016362 004737 032176	JSR PC.OUTRDY		INCREMENT TO NEXT CHARACTER
2601 016366 010461 000004	MOV R4,4(R1)		WAIT FOR OUT-READY
2602 016372 104414	ROMCLK		LOAD PORT4 WITH CHARACTER
2603 016374 122110	122110		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2604 016376 004737 032044	JSR PC,OCOR		LOAD OUT DATA
2605 016402 104415 000002	DATACLK, 2		WAIT FOR OCOR TO SET
2606 016406 012737 000176 0C1252	MOV #1B<01111110>,TEMP3		2 TICKS TO SET UP TRANSMITTER
2607 016414 104415 000001	DATACLK, 1		PUT FLAG CHARACTER IN TEMP3
2608 016420 106037 0C1252	ROR8 TEMP3		CLOCK FLAG ONCE
2609 016424 103405	BCS 65\$		SHIFT SOFT FLAG
2610 016426 004737 032012	JSR PC,GETSI		BR IF BIT IS MARK
2611 016432 103006	BCC 66\$		LOOK AT BIT WINDOW
2612 016434 104026	HLT 26		BR IF OK
2613 016436 000404	BR 66\$		ERROR IN FLAG CHAR
2614 016440 004737 032012	JSR PC,GETSI		LOOK AT BIT WINDOW

2615	016444	103401			BCS	66\$:BR IF OK
2616	016446	104026			HLT	26	:ERROR IN FLAG CHAR
2617	016450	005203	000010	66\$:	INC	R3	:INC BIT COUNT
2618	016452	022703			CMP	\$10,R3	:FLAG DONE YET?
2619	016456	001356			BNE	64\$:BR IF NO
2620	016460	005003			CLR	R3	:CLEAR BIT COUNT
2621	016462	005037	033612	4\$:	CLR	BITCON	:CLEAR BIT STUFF COUNTER
2622	016466	005003			CLR	R3	:CLEAR BIT COUNTER
2623	016470	010502			MOV	R5,R2	:LOAD CHARACTER IN R2
2624	016472	010237	016534		MOV	R2,6\$:LOAD CHAR FOR STUFF CHECK
2625	016476	104415	000001	1\$:	DATACLK,	1	:SHIFT NEXT BIT IN THE WINDOW SI BIT,
2626	016502	106002			ROR8	R2	:SHIFT NEXT SOFTWARE BIT IN TO CARRY
2627	016504	103005			BCC	2\$:BR IF CARRY CLEAR
2628	016506	004737	032012		JSR	PC,GETSI	:GET THE WINDOW
2629	016512	103406			BCS	3\$:BR IF BIT IS A MARK
2630	016514	104006			HLT	6	:ERROR BIT WAS A SPACE
2631	016516	000404			BR	3\$:CONTINUE WITH TEST
2632	016520	004737	032012	2\$:	JSR	PC,GETSI	:GET THE WINDOW
2633	016524	103001			BCC	3\$:BR IF BIT IS A SPACE
2634	016526	104006			HLT	6	:ERROR BIT WAS A MARK
2635	016530			3\$:	JSR	R5,STFFCK	:CHECK FOR BIT STUFF
2636	016530	004537	033474	6\$:	[:DATA CHARACTER
2637	016534	000000			I		:SHIFT COUNT
2638	016536	000001			MOV	R2,6\$:LOAD CHAR FOR STUFF CHECK
2639	016540	010237	016534		INC	R3	:NEXT BIT
2640	016544	005203			CMP	\$10,R3	:DONE YET?
2641	016546	022703	000010		BNE	1\$:BR IF NO
2642	016552	001351			INC	R4	:NEXT CHARACTER
2643	016554	005204			JSR	PC,OUTRDY	:WAIT FOR OUT-READY
2644	016556	004737	032176		MOV	R4,4(R1)	:LOAD PORT4 WITH CHARACTER
2645	016562	010461	000004		ROMCLK	122110	:NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
2646	016566	104414			INC	122110	:LOAD OUT DATA
2647	016570	122110			INC	R5	:NEXT CHARACTER
2648	016572	005205			CMP	\$400,R5	:DONE YET?
2649	016574	022705	000400		BNE	4\$:BR IF NO
2650	016600	001332		5\$:	SCOPE		:SCOPE THIS TEST
2651	016602	104400					
2652							
2653							
2654							:***** TEST 25 *****
2655							:*MULTIPLE FLAG AND TRANSMITTER ABORT TEST
2656							:*LOAD SILO WITH 5 FLAGS AND A CHAR (000)
2657							:*VERIFY IN THE BIT WINDOW THAT THE FLAGS
2658							:*AND DATA ARE CORRECT AND FOLLOWED BY AN ABORT
2659							:*SEQUENCE (8 CONTIGUOUS 1'S)
2660							:*****
2661							
2662							: TEST 25
2663							-----
2664	016604	012737	000025	001226	T5*25:	MOV	\$25,TSTNO
2665	016612	012737	017072	001216		MOV	\$TST26,NEXT
2666							
2667	016620	104412			MSTCLR		:R1 CONTAINS BASE DMC11 ADDRESS
2668	016622	005061	000004		CLR	4(R1)	:MASTER CLEAR DMC11
2669	016626	104414			ROMCLK	122117	:CLEAR PORT4
2670	016630	122117					:NEXT WORD IS INSTRUCTION. ROMCLK PC=5304
							:PUT LINE UNIT IN BITSTUFF MODE

2671	016632	004737	033374		JSR	PC, CLRIO	;DO THIS AFTER MODE IS SET
2672	016636	012711	004000		MOV	#81T11,(R1)	;SET LU LOOP
2673	016642	012700	000005		MOV	#5, R0	;FLAG COUNT
2674	016646	005003			CLR	R3	;CLEAR BIT COUNTER
2675	016650	004737	032176	1S:	JSR	PC, OUTRDY	;WAIT FOR OUT-READY
2676	016654	012761	000001	000004	MOV	#1, 4(R1)	;SET BIT0 IN PORT4
2677	016662	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5334
2678	016664	122111			122111		;SET SOM!
2679	016666	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2680	016670	122110			122110		;LOAD GARBAGE CHAR
2681	016672	005300			DEC	R0	;DEC COUNT
2682	016674	001365			BNE	1S	;LOAD ANOTHER
2683	016676	004737	032176		JSR	PC, OUTRDY	;WAIT FOR OUTRDY
2684	016702	005061	000004		CLR	4(R1)	;CLEAR PORT4
2685	016706	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2686	016710	122110			122110		;LOAD A ZERO
2687	016712	004737	032044		JSR	PC, OCOP	;WAIT
2688	016716	012700	000005		MOV	#5, R0	;R0 = FLAG COUNT
2689	016722	104415	000002		DATACLK,	2	;SET UP TRANSMITTER
2690	016726						
2691	016726	012737	000176	001252	2S:	MOV	*.B<01111110>.TEMP3 :PUT FLAG CHARACTER IN TEMP3
2692	016734	104415	000001		64S:	DATACLK,	1
2693	016740	106037	001252		ROR8	TEMP3	;CLOCK FLAG ONCE
2694	016744	103405			BCS	65\$;SHIFT SOFT FLAG
2695	016746	004737	032012		JSR	PC, GETSI	;BR IF BIT IS MARK
2696	016752	103006			BCC	66\$;LOOK AT BIT WINDOW
2697	016754	104026			HLT	26	;BR IF OK
2698	016756	000404			BR	66\$;ERROR IN FLAG CHAR
2699	016760	004737	032012		65S:	JSR	PC, GETSI
2700	016764	103401			BCS	66\$;LOOK AT BIT WINDOW
2701	016766	104026			66S:	HLT	26
2702	016770	005203			INC	R3	;BR IF OK
2703	016772	022703	00000C		CMP	#10, R3	;ERROR IN FLAG CHAR
2704	016776	001356			BNE	64\$;INC BIT COUNT
2705	017000	005003			CLR	R3	;FLAG DONE YET?
2706	017002	005300			DEC	R0	;BR IF NO
2707	017004	001350			BNE	2\$;CLEAR BIT COUNT
2708	017006	005003			CLR	R3	;DEC COUNT
2709	017010	005005			CLR	R5	;BR IF NOT DONE
2710	017012	104415	000001		2S:	DATACLK,	1
2711	017016	004737	032012		JSR	PC, GETSI	;R3 = "BIT COUNT"
2712	017022	103001			BCC	4\$;R5 = "EXPECTED"
2713	017024	104006			HLT	6	;CLOCK ONCE
2714	017026	005203			INC	R3	;GO LOOK AT WINDOW
2715	017030	022703	00000C		CMP	#10, R3	;BR IF A SPACE
2716	017034	001366			BNE	3\$;ERROR, A MARK WAS SEEN
2717	017036	005003			CLR	R3	;INC BIT COUNT
2718	017040	012705	000377		MOV	#377, R5	;DONE YET?
2719	017044	104415	000001		5S:	DATACLK,	1
2720	017050	004737	032012		JSR	PC, GETSI	;BR IF NO
2721	017054	103401			BCS	6\$;CLEAR BIT COUNT
2722	017056	104033			HLT	33	;RS = "EXPECTED"
2723	017060	005203			INC	R3	;CLOCK ONCE
2724	017062	022703	0000010		CMP	#10, R3	;LOOK AT WINDOW
2725	017066	001366			BNE	5\$;BR IF A MARY
2726	017070	104400			SCOPE		;ERROR, A SPACE WAS SEEN

2727
 2728
 2729
 2730
 2731 ;***** TEST 26 *****
 2732 ;LEADING ZEROS TEST
 2733 ;VERIFY THAT THE SETTING OF SOM AND EOM TOGETHER
 2734 ;AND THEN SOM ALONE WILL GENERATE 16 LEADING ZEROS
 2735 ;AND A FLAG, THE CHECK IS MADE USING THE BIT WINDOW
 2736 ;*****
 2737
 2738 017072 012737 000026 001226 TST26:
 2739 017100 012737 017312 001216 MOV #26,TSTNO
 2740
 2741 017106 104412 MOV #TST27,NEXT
 2742 017110 005061 MSTCLR
 2743 017114 104414 CLR 4(R1)
 2744 017116 122117 ROMCLK
 2745 017120 004737 JSR PC,CLRIO
 2746 017124 012711 MOV #BIT11,(R1)
 2747 017130 004737 JSR PC,OUTRDY
 2748 017134 012761 MOV #3,4(R1)
 2749 017142 104414 ROMCLK
 2750 017144 122111 122111
 2751 017146 104414 ROMCLK
 2752 017150 122110 122110
 2753 017152 012761 000001 000004 MOV #1,4(R1)
 2754 017160 104414 ROMCLK
 2755 017162 122111 122111
 2756 017164 104414 ROMCLK
 2757 017166 122110 122110
 2758 017170 104414 ROMCLK
 2759 017172 122110 122110
 2760 017174 004737 032044 JSR PC,OCOR
 2761 017200 005000 CLR R0
 2762 017202 104415 000002 DATACLK,2
 2763 017206 104415 000001 DATACLK,1
 2764 017212 004737 032012 JSR PC,GETSI
 2765 017216 103001 BCC .+4
 2766 017220 104041 HLT 41
 2767 017222 005200 INC R0
 2768 017224 022700 000020 CMP #16..,R0
 2769 017230 001366 BNE 1\$
 2770 017232 005003 CLR R3
 2771 017234 012737 000176 001252 MOV #1B<01111110>.TEMP3
 2772 017242 104415 000001 DATACLK,
 2773 017246 106037 001252 1 RORB TEMP3
 2774 017252 103405 BCS 66\$
 2775 017254 004737 032012 JSR PC,GETSI
 2776 017260 103006 BCC 66\$
 2777 017262 104026 HLT 26
 2778 017264 000404 BR 66\$
 2779 017266 004737 032012 JSR PC,GETSI
 2780 017272 103401 BCS 66\$
 2781 017274 104026 HLT 26
 2782 017276 005203 INC R3

;R1 CONTAINS BASE DMC11 ADDRESS
 ;MASTER CLEAR DMC11
 ;CLEAR PORT4
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;SET TO BITSTUFF MODE
 ;DO THIS AFTER MODE IS SET
 ;SET LU LOOP
 ;WAIT FOR OUTRDY
 ;LOAD PORT4
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;SET SOM & EOM
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;GARBAGE CHARACTER
 ;LOAD PORT4
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;SET SOM
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;GARBAGE CHAR
 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ;GARBAGE CHAR
 ;WAIT FOR OCOR
 ;R0 = BIT COUNT
 ;SET UP TRANSMITTER
 ;SINGLE CLOCK TRANSMITTER
 ;LOOK AT BITWINDOW
 ;ERROR WINDOW WAS A MARK
 ;16 ZEROS YET?
 ;BR IF NO
 ;R3 = BIT COUNT
 ;CLOCK FLAG ONCE
 ;SHIFT SOFT FLAG
 ;BR IF BIT IS MARK
 ;LOOK AT BIT WINDOW
 ;BR IF OK
 ;ERROR IN FLAG CHAR
 ;LOOK AT BIT WINDOW
 ;BR IF OK
 ;ERROR IN FLAG CHAR
 ;INC BIT COUNT

```

2783 017300 022703 000010          CMP    #10,R3      ;FLAG DONE YET?
2784 017304 001356                BNE    645      ;BR IF NO
2785 017306 005003                CLR    R3       ;CLEAR BIT COUNT
2786 017310 104400                SCOPE
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797 017312 012737 000027 001226          TST27: MOV    #27,TSTNO
2798 017320 012737 017414 001216          MOV    #TST30,NEXT
2799
2800 017326 104412
2801 017330 005061 000004          MSTCLR
2802 017334 104414
2803 017336 122117
2804 017340 004737 033374          CLR    4(R1)
2805 017344 012711 004000          ROMCLK
2806 017350 012702 000012          122117
2807 017354 004737 032062          JSR    PC,CLRIO
2808 017360 000005
2809 017362 104415 000054          MOV    #BIT11,(R1)
2810 017366 104414
2811 017370 021244
2812 017372 016104 000004          MOV    4(R1),R4
2813 017376 042704 000277          BIC    #277,R4
2814 017402 005005
2815 017404 120504
2816 017406 001401
2817 017410 104040
2818 017412 104400          CLR    R5
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829 017414 012737 000030 001226          T$:
2830 017422 012737 017520 001216          TST30: MOV    #30,TSTNO
2831
2832 017430 104412
2833 017432 005061 000004          MOV    #TST31,NEXT
2834 017436 104414
2835 017440 122117
2836 017442 004737 033374          MSTCLR
2837 017446 012711 004000          CLR    4(R1)
2838 017452 012702 000012          ROMCLK
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
```

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 55
DZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0075

```

2839 017456 004737 032062          JSR    PC,SYNC      ;SINGLE CLOCK 5 SYNC CHARACTERS
2840 017462 000005          5
2841 017464 104415 000064          DATACLK,        64
2842 017470 104414          ROMCLK
2843 017472 021244          021244
2844 017474 016104 000004          MOV    4(R1), R4
2845 017500 042704 000277          BIC    #277, R4
2846 017504 012705 000100          MOV    #BIT6, RS
2847 017510 120504          CMPB   R5, R4
2848 017512 001401          BEQ    1S
2849 017514 104040          HLT    40
2850 017516 104400          SCOPE
2851
2852
2853 ;***** TEST 31 *****
2854 ;*BITSTUFF IN ACTIVE TEST
2855 ;SET LINE UNIT LOOP, SINGLE STEP ONE FLAG AND A CHAR (301)
2856 ;VERIFY THAT IN ACTIVE IS SET
2857 ;*****
2858
2859 ; TEST 31
2860
2861 017520 012737 000031 001226          TST31: MOV    #31,TSTNO
2862 017526 012737 017656 001216          MOV    #TST32,NEXT
2863
2864 017534 104412          MSTCLR
2865 017536 005061 000004          CLR    4(R1)
2866 017542 104414          ROMCLK
2867 017544 122117          122117
2868 017546 004737 033374          JSR    PC,CLRIO
2869 017552 012711 004000          MOV    #BIT11,(R1)
2870 017556 012702 000012          MOV    #12,R2
2871 017562 004737 032176          JSR    PC,OUTRDY
2872 017566 012761 000001 000004          MOV    #1,4(R1)
2873 017574 104414          ROMCLK
2874 017576 122111          122111
2875 017600 104414          ROMCLK
2876 017602 122110          122110
2877 017604 012761 000301 000004          MOV    #301,4,R1
2878 017612 104414          ROMCLK
2879 017614 122110          122110
2880 017616 004737 032044          JSR    PC,OCOR
2881 017622 104415 000023          DATACLK,        23
2882 017626 104414          ROMCLK
2883 017630 021244          021244
2884 017632 016104 000004          MOV    4(R1), R4
2885 017636 042704 000277          BIC    #277, R4
2886 017642 012705 000100          MOV    #BIT6, RS
2887 017646 120504          CMPB   R5, R4
2888 017650 001401          BEQ    1S
2889 017652 104040          HLT    40
2890 017654 104400          SCOPE
2891
2892
2893 ;***** TEST 32 *****
2894 ;*BITSTUFF IN ACTIVE TEST

```

2895
 2896
 2897
 2898
 2899
 2900
 2901 017656 012737 000032 001226
 2902 017664 012737 017762 001216
 2903
 2904 017672 104412
 2905 017674 005061 000004
 2906 017700 104414
 2907 017702 122117
 2908 017704 004737 033374
 2909 017710 012711 004000
 2910 017714 012702 000012
 2911 017720 004737 032062
 2912 017724 000002
 2913 017726 104415 000033
 2914 017732 104414
 2915 017734 021244
 2916 017736 016104 000004
 2917 017742 042704 000277
 2918 017746 012705 000100
 2919 017752 120504
 2920 017754 001401
 2921 017756 104040
 2922 017760 104400
 2923
 2924
 2925
 2926
 2927
 2928
 2929
 2930
 2931
 2932
 2933
 2934 017762 012737 000033 001226
 2935 017770 012737 020166 001216
 2936
 2937 017776 104412
 2938 020000 005061 000004
 2939 020004 104414
 2940 020006 122117
 2941 020010 004737 033374
 2942 020014 012702 000012
 2943 020020 012711 004000
 2944 020024 012761 000001 000004
 2945 020032 104414
 2946 020034 122111
 2947 020036 104414
 2948 020040 122110
 2949 020042 004737 032342
 2950 020046 000026

: TEST 32

 TST32: MOV #32,TSTNO
 MOV #TST33,NEXT
 MSTCLR
 CLR 4(R1)
 ROMCLK
 122117
 JSR PC,CLRIO
 MOV #BIT11,(R1)
 MOV #12,R2
 JSR PC,SYNC
 DATACLK, 33
 ROMCLK
 021244
 MOV 4(R1),R4
 BIC #277,R4
 MOV #BIT6,RS
 CMPB RS,R4
 BEQ 1S
 HLT 40
 SCOPE 40
 1S:
 \
 :***** TEST 33 *****
 :IN CLEAR TEST
 :SYNC UP RECEIVER AND TRANSMIT A CHARACTER
 :WAIT FOR IN RDY THEN SET IN CLEAR
 :VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED
 :***** TEST 33 *****

 TST33: MOV #33,TSTNO
 MOV #TST34,NEXT
 MSTCLR
 CLR 4(R1)
 ROMCLK
 122117
 JSR PC,CLRIO
 MOV #12,R2
 MOV #BIT11,(R1)
 MOV #1,4(R1)
 ROMCLK
 122111
 ROMCLK
 122110
 JSR PC,CHARSC
 26

:R1 CONTAINS BASE DMC11 ADDRESS
 :MASTER CLEAR DMC11
 :CLEAR PORT4
 :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 :PUT LINE UNIT IN BITSTUFF MODE
 :DO THIS AFTER MODE IS SET
 :SET LU LOOP
 :SAVE LU REG FOR TYPEOUT
 :SINGLE CLOCK 2 SYNC CHARACTERS
 :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 :PORT4+LU12
 :PUT "FOUND" IN R4
 :CLEAR UNWANTED BITS
 :PUT "EXPECTED" IN R5
 :IS ACTIVE SET?
 :BR IF YES
 :ERROR ACTIVE IS NOT SET
 :SCOPE THIS TEST

:R1 CONTAINS BASE DMC11 ADDRESS
 :MASTER CLEAR DMC11
 :CLEAR PORT4
 :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 :PUT LINE UNIT IN BITSTUFF MODE
 :DO THIS AFTER MODE IS SET
 :SAVE REG ADDRESS IN R2 FOR TYPEOUT
 :SET LINE UNIT LOOP
 :SET BIT0 IN PORT4
 :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 :SET SOM!
 :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 :LOAD GARBAGE CHAR
 :LOAD SILO WITH CHARACTER

2951	020050	104415	000033		DATACLK.	33	;SINGLE CLOCK THE DATA
2952	020054	104416	000002		TIMER,	2	;WAIT FOR INRDY
2953	020060	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2954	020062	021244			021244		;PORT4+LU 12
2955	020064	016104	000004		MOV	4(R1), R4	;PUT "FOUND" IN R4
2956	020070	042704	000357		BIC	#357, R4	;CLEAR UNWANTED BITS
2957	020074	012705	000020		MOV	#BIT4, R5	;PUT "EXPECTED" IN R5
2958	020100	120504			CMPB	R5, R4	;IS INRDY SET?
2959	020102	001401			BEQ	1\$	
2960	020104	104040			HLT	40	;ERROR, INRDY IS NOT SET
2961	020106			1\$:			
2962	020106	012761	000200 000004		MOV	*BIT7 4(R1)	:LOAD PORT4
2963	020114	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2964	020116	122112			122112		;SET IN CLEAR
2965	020120	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2966	020122	021244			021244		;PORT4+LU 12
2967	020124	016104	000004		MOV	4(R1), R4	;PUT "FOUND" IN R4
2968	020130	042704	000277		BIC	#277, R4	;CLEAR UNWANTED BITS
2969	020134	005005			CLR	R5	;PUT "EXPECTED" IN R5
2970	020136	120504			CMPB	R5, R4	;IS IN ACTIVE CLEAR?
2971	020140	001401			BEQ	2\$	
2972	020142	104040			HLT	40	;ERROR, IN ACTIVE IS NOT CLEAR
2973	020144			2\$:			
2974	020144	016104	000004		MOV	4(R1), R4	;PUT "FOUND" IN R4
2975	020150	042704	000357		BIC	#357, R4	;CLEAR UNWANTED BITS
2976	020154	005005			CLR	R5	;PUT "EXPECTED" IN R5
2977	020156	120504			CMPB	R5, R4	;IS INRDY CLEARED?
2978	020160	001401			BEQ	3\$	
2979	020162	104040			HLT	40	;ERROR, INRDY IS NOT CLEARED
2980	020164	104400		3\$:	SCOPE		;SCOPE THIS TEST
2981							
2982							
2983							;***** TEST 34 *****
2984							;*BITSTUFF BASIC RECEIVER TEST
2985							;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
2986							;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
2987							;*****
2988							
2989							: TEST 34
2990							-----
2991	020166	012737	000034 001226	TST34:	MOV	#34, TSTNO	
2992	020174	012737	020334 001216		MOV	#TST35.NEXT	
2993							
2994	020202	104412			MSTCLR		;RI CONTAINS BASE DMC11 ADDRESS
2995	020204	005061	000004		CLR	4(R1)	;MASTER CLEAR DMC11
2996	020210	104414			ROMCLK		CLEAR PORT4
2997	020212	122117			122117		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2998	020214	004737	033374		JSR	PC, CLRIO	;PUT LINE UNIT IN BITSTUFF MODE
2999	020220	012702	000012		MOV	#12, R2	;DO THIS AFTER MODE IS SET
3000	020224	012711	004000		MOV	#BIT11, (R1)	;SAVE REG ADDRESS IN R2 FOR TYPEOUT
3001	020230	012761	000001 000004		MOV	#1, 4(R1)	SET LINE UNIT LOOP
3002	020236	104414			ROMCLK		SET BIT0 IN PORT4
3003	020240	122111			122111		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3004	020242	104414			ROMCLK		;SET SOM!
3005	020244	122110			122110		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3006	020246	004737	C32342		JSR	PC, CHARSD	;LOAD GARBAGE CHAR
							;LOAD SILO WITH CHARACTER

```

3007 020252 000000          0           ;CHARACTER
3008 020254 104415 000033      DATACLK, 33   ;SINGLE CLOCK THE DATA
3009 020260 104416 000002      TIMER, 2     ;WAIT FOR INRDY
3010 020264 104414          021244   ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3011 020266 021244          PORT4+LU 12
3012 020270 016104 000004      MOV 4(R1),R4 ;PUT "FOUND" IN R4
3013 020274 042704 000357      BIC #357,R4 ;CLEAR UNWANTED BITS
3014 020300 012705 000020      MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
3015 020304 120504          CMPB R5,R4   ;IS INRDY SET?
3016 020306 001401          BEQ 1$       ;ERROR, INRDY IS NOT SET
3017 020310 104040          HLT 40      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3018 020312 104414          1$:        ;PORT4+IN DATA
3019 020312 104414          ROMCLK 021204 ;PUT "FOUND" IN R4
3020 020314 021204          021204   ;PUT "EXPECTED" IN R5
3021 020316 016104 000004      MOV 4(R1),R4 ;WAS A 0 RECEIVED?
3022 020322 005005          CLR R5      ;ERROR, RECEIVED DATA IS WRONG
3023 020324 120504          CMPB R5,R4
3024 020326 001401          BEQ 2$       ;SCOPE THIS TEST
3025 020330 104010          HLT 10      ;TEST 35
3026 020332 104400          SCOPE
3027
3028
3029 :***** TEST 35 *****
3030 :*BITSTUFF BASIC RECEIVER TEST
3031 :*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
3032 :*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
3033 :***** ****
3034
3035 : TEST 35
3036 -----
3037 020334 012737 000035 001226 TST35: MOV #35,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
3038 020342 012737 020504 001216      MOV #TST36,NEXT ;MASTER CLEAR DMC11
3039
3040 020350 104412          MSTCLR
3041 020352 005061 000004      CLR 4(R1) ;CLEAR PORT4
3042 020356 104414          ROMCLK 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3043 020360 122117          122117   ;PUT LINE UNIT IN BITSTUFF MODE
3044 020362 004737 033374      JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
3045 020366 012702 000012      MOV #12,R2 ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
3046 020372 012711 004000      MOV #BIT11,(R1) ;SET LINE UNIT LOOP
3047 020376 012761 000001 000004      MOV #1,4(R1) ;SET BIT0 IN PORT4
3048 020404 104414          ROMCLK 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3049 020406 122111          122111   ;SET SOM!
3050 020410 104414          ROMCLK 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3051 020412 122110          122110   ;LOAD GARBAGE CHAR
3052 020414 004737 032342      JSR PC,CHARSD ;LOAD SILO WITH CHARACTER
3053 020420 000125          125      ;CHARACTER
3054 020422 104415 000033      DATACLK, 33   ;SINGLE CLOCK THE DATA
3055 020426 104416 000002      TIMER, 2     ;WAIT FOR INRDY
3056 020432 104414          ROMCLK 021244 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3057 020434 021244          PORT4+LU 12
3058 020436 016104 000004      MOV 4(R1),R4 ;PUT "FOUND" IN R4
3059 020442 042704 000357      BIC #357,R4 ;CLEAR UNWANTED BITS
3060 020446 012705 000020      MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
3061 020452 120504          CMPB R5,R4   ;IS INRDY SET?
3062 020454 001401          BEQ 1$       ;

```

3063	020456	104040				HLT	40	;ERROR, INRDY IS NOT SET
3064	020460	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3065	020460	021204				021204		;PORT4-IN DATA
3066	020462	021204				MOV	4(R1), R4	;PUT "FOUND" IN R4
3067	020464	016104	000004			MOV	#125, RS	;PUT "EXPECTED" IN RS
3068	020470	012705	000125			CMPB	RS, R4	;WAS A 125 RECEIVED?
3069	020474	120504				BEQ	2\$	
3070	020476	001401				HLT	10	:ERROR, RECEIVED DATA IS WRONG
3071	020500	104010				SCOPE		:SCOPE THIS TEST
3072	020532	104400						
3073								
3074								
3075								;***** TEST 36 *****
3076								;*BITSTUFF BASIC RECEIVER TEST
3077								;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
3078								;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
3079								;*****
3080								
3081								
3082								
3083	020504	012737	000036	001226	TST36:	MOV	#36, TSTNO	
3084	020512	012737	020654	001215		MOV	#TST37, NEXT	R1 CONTAINS BASE DMC11 ADDRESS
3085						MSTCLR		MASTER CLEAR DMC11
3086	020520	104412				CLR	4(R1)	CLEAR PORT4
3087	020522	005061	000004			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3088	020526	104414				122117		PUT LINE UNIT IN BITSTUFF MODE
3089	020530	122117				JSR	PC, CLRIO	DO THIS AFTER MODE IS SET
3090	020532	004737	033374			MOV	#12, R2	SAVE REG ADDRESS IN R2 FOR TYPEOUT
3091	020536	012702	000012			MOV	#BIT11, (R1)	SET LINE UNIT LOOP
3092	020542	012711	004000			MOV	#1, 4(R1)	SET BIT0 IN PORT4
3093	020546	012761	000001	000004		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3094	020554	104414				122111		SET SOM!
3095	020556	122111				ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3096	020560	104414				122110		LOAD GARBAGE CHAR
3097	020562	122110				JSR	PC, CHARSD	LOAD SILO WITH CHARACTER
3098	020564	004737	032342			252		CHARACTER
3099	020570	000252				DATACLK,	33	SINGLE CLOCK THE DATA
3100	020572	104415	000033			TIMER,	2	WAIT FOR INRDY
3101	020576	104416	000002			ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3102	020602	104414				021244		PORT4-LU 12
3103	020604	021244				MOV	4(R1), R4	PUT "FOUND" IN R4
3104	020606	016104	000004			BIC	#35, R4	CLEAR UNWANTED BITS
3105	020612	042704	000357			MOV	#BIT4, RS	;PUT "EXPECTED" IN RS
3106	020616	012705	000020			CMPB	RS, R4	;IS INRDY SET?
3107	020622	120504				BEQ	1\$	
3108	020624	001401				HLT	40	:ERROR, INRDY IS NOT SET
3109	020626	104040						
3110	020630				1S:	ROMCLK		
3111	020630	104414				021204		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3112	020632	021204				MOV	4(R1), R4	PORT4-IN DATA
3113	020634	016104	000004			MOV	#252, RS	PUT "FOUND" IN R4
3114	020640	012705	000252			CMPB	RS, R4	PUT "EXPECTED" IN RS
3115	020644	120504				BEQ	2\$;WAS A 252 RECEIVED?
3116	020646	001401				HLT	10	
3117	020650	104010				SCOPE		:ERROR, RECEIVED DATA IS WRONG
3118	020652	104400						:SCOPE THIS TEST

3119
 3120
 3121 :***** TEST 37 *****
 3122 :*BITSTUFF BASIC RECEICER TEST
 3123 :*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
 3124 :*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
 3125 :*****
 3126
 3127 : TEST 37
 3128 -----
 3129 020654 012737 000037 001226 TST37:
 3130 020662 012737 021024 001216 MOV #37,TSTNO
 3131 :R1 CONTAINS BASE DMC11 ADDRESS
 3132 020670 104412 MSTCLR
 3133 020672 005061 CLR 4(R1)
 3134 020676 104414 ROMCLK
 3135 020700 122117 122117
 3136 020702 004737 JSR PC,CLRIO
 3137 020706 012702 000012 MOV #12,R2
 3138 020712 012711 004000 MOV #BIT11,(R1)
 3139 020716 012761 000001 000004 MOV #1,4(R1)
 3140 020724 104414 ROMCLK
 3141 020726 122111 122111
 3142 020730 104414 ROMCLK
 3143 020732 122110 122110
 3144 020734 004727 JSR PC,CHARSD
 3145 020740 000377 377
 3146 020742 104415 DATACLK,
 3147 020746 104416 34
 3148 020752 104414 TIMER, 2
 3149 020754 021244 021244
 3150 020756 016104 MOV 4(R1),R4
 3151 020762 042704 BIC #357,R4
 3152 020766 012705 MOV #BIT4,R5
 3153 020772 120504 CMPB R5,R4
 3154 020774 001401 BEQ 1\$
 3155 020776 104040 HLT 40
 3156 021000 :ERROR. INRDY IS NOT SET
 3157 021000 104414 ROMCLK
 3158 021002 021204 021204
 3159 021004 016104 MOV 4(R1),R4
 3160 021010 012705 MOV #377,R5
 3161 021014 120504 CMPB R5,R4
 3162 021016 001401 BEQ 2\$
 3163 021020 104010 HLT 10
 3164 021022 104400 SCOPE
 3165 :TEST 40 *****
 3166 :*BITSTUFF DATA TEST
 3167 :THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
 3168 :*CHECKING EACH CHARACTER AS IT IS RECEIVED
 3169 :*****
 3170 : TEST 40
 3171 -----
 3172
 3173
 3174

DZUMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 61
DZUME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 008:

3175 021024 012737 000040 001226	TST40: MOV #40,TSTNO		
3176 021032 012737 021200 001216	MOV #TST41,NEXT		
3177	MSTCLR		;R1 CONTAINS BASE DMC11 ADDRESS
3178 021040 104412	CLR 4(R1)		;MASTER CLEAR DMC11
3179 021042 005061 000004	ROMCLK 122117		CLEAR PORT4
3180 021046 104414	JSR PC,CLRIO		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3181 021050 122117	CLR SCHAR		PUT LINE UNIT IN BITSTUFF MODE
3182 021052 004737 033374	COM SCHAR		DO THIS AFTER MODE IS SET
3183 021056 005037 032646	CLR BITCON		START BINARY COUNT AT ZERO
3184 021062 005137 032646	CLR STUFLG		IF BITSTUFF SCHAR IS MINUS NUMBER
3185 021066 005037 033612	CLR R2		START I'S COUNT AT 0
3186 021072 005037 032650	MOV #73,R3		CLEAR BITSTUFF FLAG
3187 021076 005002	MOV #BIT11,(R1)		R2 IS "EXPECTED" DATA
3188 021100 012703 000073	JSR PC,SILOLD		R3 IS CHARACTER COUNT
3189 021104 012711 004000	DATACLK, 23		SET LINE UNIT LOOP
3190 021110 004737 032406	DATACLK, 730		LOAD SILO WITH COUNT PATTERN
3191 021114 104415 000023	JSR PC,INRDY		SYNC RECEIVER AND GET IT ACTIVE
3192 021120 104415 000730	ROMCLK 021204		CLOCK IN 73 CHARACTERS
3193 021124 004737 032652	MOV 4(R1),R4		WAIT FOR INRDY
3194 021130 104414	MCV R2,R5		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3195 021132 021204	CMPB R5,R4		PORTH4-IN DATA
3196 021134 016104 000004	BEQ 2\$		PUT "FOUND" IN R4
3197 021140 010205	HLT 10		PUT "EXPECTED" IN R5
3198 021142 120504	INC R2		IS DATA CORRECT?
3199 021144 001401	CMP #400,R2		BR IF YES
3200 021146 10401C	BEQ 3\$		DATA ERROR
3201 021150 005202	DEC R3		NEXT CHARACTER
3202 021152 022702 000400	BNE 4\$		ALL DONE?
3203 021156 001407	JSR PC,SILOLD		DECREMENT CHARACTER COUNT
3204 021160 005303	MOV #73,R3		BR IF SILO NOT EMPTY
3205 021162 001360	BR 1\$		LOAD SILO WITH MORE OF COUNT PATTERN
3206 021164 004737 032406	SCOPE		RELOAD CHARACTER COUNT
3207 021170 012703 000073			CONTINUE
3208 021174 00075:			SCOPE THIS TEST
3209 021176 104400			
3210			
3211			
3212			***** TEST 41 *****
3213			*BITSTUFF DATA TEST
3214			*THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
3215			*CHECKING EACH CHARACTER AS IT IS RECEIVED
3216			*THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
3217			*EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12
3218			*****
3219			
3220			: TEST 41
3221			-----
3222 021200 012737 000041 001226	TST41: MOV #41,TSTNO		
3223 021206 012737 021364 001216	MOV #TST42,NEXT		
3224	MSTCLR		;R1 CONTAINS BASE DMC11 ADDRESS
3225 021214 104412	CLR 4(R1)		;MASTER CLEAR DMC11
3226 021216 005061 000004	ROMCLK 122117		CLEAR PORT4
3227 021222 104414	JSR PC,CLRIO		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3228 021224 122117	CLR SCHAR		PUT LINE UNIT IN BITSTUFF MODE
3229 021226 004737 033374			DO THIS AFTER MODE IS SET
3230 021232 005037 032646			START BINARY COUNT AT ZERO

CZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 62
 CZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0082

3231	021236	005137	032646		COM	SCHAR	IF BITSTUFF SCHAR IS MINUS NUMBER
3232	021242	005037	033612		CLR	BITCON	START 1'S COUNT AT 0
3233	021246	005037	032650		CLR	STUFLG	CLEAR BITSTUFF FLAG
3234	021252	005002			CLR	R2	R2 IS "EXPECTED" DATA
3235	021254	012703	000073		MOV	#73,R3	R3 IS CHARACTER COUNT
3236	021260	005011			CLR	(R1)	CLEAR LU LOOP IN MAINT REG
3237	021262	012761	000040	000004	MOV	#BITS,4(R1)	LOAD PORT4
3238	021270	104414			ROMCLK	122112	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3239	021272	122112			JSR	PC,SILOLD	SET LU LOOP IN LU REG 12
3240	021274	004737	032406		DATACLK,	23	LOAD SILO WITH COUNT PATTERN
3241	021300	104415	000023		DATACLK,	730	SYNC RECEIVER AND GET IT ACTIVE
3242	021304	104415	000730		JSR	PC,INRDY	CLOCK IN 73 CHARACTERS
3243	021310	004737	032652		ROMCLK	021204	WAIT FOR INRDY
3244	021314	104414			BEQ	4(R1),R4	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3245	021316	021204			MOV	R2,R5	PORT4+IN DATA
3246	021320	016104	000004		CMPB	R5,R4	PLT "FOUND" IN R4
3247	021324	010205			BEQ	23	PUT "EXPECTED" IN R5
3248	021326	120504			HLT	10	IS DATA CORRECT?
3249	021330	001401			INC	R2	BR IF YES
3250	021332	104010			CMP	#400,R2	DATA ERROR
3251	021334	005202	000400		BEQ	3S	NEXT CHARACTER
3252	021336	022702			DEC	R3	ALL DONE?
3253	021342	001407			BNE	4S	BR IF YES
3254	021344	005303			JSR	PC,SILOLD	DECREMENT CHARACTER COUNT
3255	021346	001360			MOV	#73,R3	BR IF SILO NOT EMPTY
3256	021350	004737	032406		BR	1S	LOAD SILO WITH MORE OF COUNT PATTERN
3257	021354	012703	000073		SCOPE		RELOAD CHARACTER COUNT
3258	021360	000751					CONTINUE
3259	021362	104400					SCOPE THIS TEST
3260							
3261							
3262							***** TEST 42 *****
3263							*RECEIVER ABORT TEST
3264							*SINGLE CLOCK 3 FLAGS, A 301, ANOTHER 301 AND 10 EXTRA
3265							*CLOCK TICKS, VERIFY THAT A 301 AND A BLOCK END
3266							*WERE RECEIVED INDICATING THAT THE RECEIVER RECOGNIZED
3267							*THE ABORT SEQUENCE (9 CONSECUTIVE 1'S)
3268							*****
3269							
3270							TEST 42
3271							-----
3272	021364	012737	000042	001226	TS*42:	MOV	#42,TSTNO
3273	021372	012737	021526	001216		MOV	#TS*43,NEXT
3274							
3275	021400	104412			MSTCLR		R1 CONTAINS BASE DMC11 ADDRESS
3276	021402	005061	000004		CLR	4(R1)	MASTER CLEAR DMC11
3277	021406	104414			ROMCLK	122117	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3278	021410	122117			JSR	PC,CLRIO	PUT LINE UNIT IN BITSTUFF MODE
3279	021412	004737	033374		MOV	#BIT11,(R1)	DO THIS AFTER MODE IS SET
3280	021416	012711	004000		JSR	PC,CHAR	SET LINE UNIT LOOP
3281	021422	004737	032230		301		LOAD SILO WITH 3 FLAGS
3282	021426	000301			JSR	PC,OUTRDY	AND A 301
3283	021430	004737	032176		ROMCLK	122110	WAIT FOR OUTRDY
3284	021434	104414			DATACLK,	73	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3285	021436	122110					LOAD 2ND 301 CHARACTER
3286	021440	104415	000073				CLOCK THE 301 IN AND 10 EXTRA TICKS

3287	021444	004737	032652		JSR	PC, INRDY	: WAIT FOR INRDY
3288	021450	104414			ROMCLK	021204	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3289	021452	021204				MOV	: PORT4+IN DATA
3290	021454	016104	000004			4(R1), R4	: PUT "FOUND" IN R4
3291	021460	012705	000301			MOV	: PUT "EXPECTED" IN R5
3292	021464	120504				CMPB	: WAS A 301 RECEIVED?
3293	021466	001401				BEQ	1\$
3294	021470	104010				HLT	10
3295	021472	004737	032652	1\$:	JSR	PC, INRDY	: ERROR FIRST CHARACTER INCORRECT
3296	021476	104414			ROMCLK	021244	: WAIT FOR INRDY
3297	021500	021244				MOV	: NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3298	021502	016104	000004			4(R1), R4	: READ LU-12
3299	021506	042704	000375			BIC	: PUT "FOUND" IN R4
3300	021512	012705	000002			MOV	: CLEAR UNWANTED BITS
3301	021516	120504				CMPB	: PUT "EXPECTED" IN R5
3302	021520	001401				BEQ	: IS BLOCK END SET?
3303	021522	104032				HLT	: BR IF YES
3304	021524	104400				SCOPE	: ERROR, BLOCK END NOT SET
3305							: SCOPE THIS TEST
3306							
3307							;***** TEST 43 *****
3308							: CABLE TURNAROUND TEST
3309							: CLEAR LINE UNIT _OOP SET DTR
3310							: VERIFY THAT MODEM READY IS SET
3311							: CLEAR DTR, VERIFY THAT MRDY IS CLEARED
3312							;*****
3313							
3314							: TEST 43
3315							-----
3316	021526	012737	000043	00:226	TST43:	MOV	:43,TSTNO
3317	021534	012737	021710	0C1216		MOV	:TST44,NEXT
3318						MSTCLR	
3319	021542	104412				BIT	:8BIT13,STAT1
3320	021544	032737	020000	001366		BNE	.+12
3321	021552	001004				BIT	:8BIT14,STAT1
3322	021554	032737	040000	001366		BEG	2\$
3323	021562	001451				CLR	(R1)
3324	021564	005011				MOV	:100,4(R1)
3325	021566	012761	000100	000004		ROMCLK	
3326	021574	104414				122113	
3327	021576	122113				TIMER,	
3328	021600	104416	000002			2	
3329	021604	104414				ROMCLK	
3330	021606	021264				021264	
3331	021610	016104	000004			MOV	:4(R1), R4
3332	021614	042704	000223			BIC	:223,R4
3333	021620	012705	000110			MOV	:110,R5
3334	021624	120504				CMPB	R5,R4
3335	021626	001401				BEQ	1\$
3336	021630	104011				HLT	11
3337	021532	005061	000004		1\$:	CLR	:4(R1)
3338	021636	104414				ROMCLK	
3339	021640	122113				122113	
3340	021642	104416	000002			TIMER,	
3341	021646	104414				2	
3342	021650	021264				ROMCLK	

: R1 CONTAINS BASE DMC11 ADDRESS
 : MASTER CLEAR DMC11
 : IS LINE UNIT M8202?
 : BR IF YES (DO TEST EVEN IF NO LOOP-BACK CONN.)
 : IS TURNAROUND CONNECTOR ON?
 : SKIP TEST IF NO
 : CLEAR LINE UNIT LOOP
 : LOAD PORT4
 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 : SET DTR
 : WAIT
 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 : PORT4+LU13
 : PUT "FOUND" IN R4
 : CLEAR UNWANTED BITS
 : PUT "EXPECTED" IN R5
 : IS MRDY SET?
 : ERROR, MRDY NOT SET
 : CLEAR PORT4
 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 : CLEAR DTR
 : NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 : PORT4+LU13

DDMF MACYII 30(1046) 11-JUL-77 11:59 PAGE 64
 DDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 6084

```

3343 021652 016104 000004      MOV    4(R1),R4   ;PUT "FOUND" IN R4
3344 021656 042704 000223      BIC    #223,R4   ;CLEAR UNWANTED BITS
3345 021662 005005      CLR    RS      ;PUT "EXPECTED" IN R5
3346 021664 032737 020000 001366     BIT    #BIT13,STAT1 ;IS LINE UNIT M8202?
3347 021672 001402      BEQ    .+6    ;BR IF NO
3348 021674 052705 000010      BIS    #BIT3,RS   ;MRDY SET ON M8202
3349 021700 120504      CMPB   RS,R4   ;IS MRDY CLEAR?
3350 021702 001401      BEQ    2$    ;ERROR, MRDY NOT CLEAR
3351 021704 104011      HLT    11      ;SCOPE THIS TEST
3352 021706 104400      SCOPE
3353
3354
3355 :***** TEST 44 *****
3356 :*CABLE TURNAROUND TEST
3357 :CLEAR LINE UNIT LOOP, LOAD OUT DATA SILO
3358 :VERIFY THAT ALL MODEM SIGNALS ARE SET
3359 :*****
3360
3361 : TEST 44
3362 -----
3363 021710 012737 000044 001226      TST44: MOV    $44,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
3364 021716 012737 022054 001216      MOV    $TST45,NEXT ;MASTER CLEAR DMC11
3365
3366 021724 104412      MSTCLR
3367 021726 032737 020000 001366     BIT    #BIT13,STAT1 ;IS LINE UNIT M8202?
3368 021734 001004      BNE    .+12 ;BR IF YES (DO TEST EVEN IF NO LOOP-BACK CONN)
3369 021736 032737 040000 001366     BIT    #BIT14,STAT1 ;IS TURNAROUND CONNECTOR ON?
3370 021744 001442      BEQ    1$    ;SKIP TEST IF NO
3371 021746 012711 004000      MOV    #BIT11,(R1) ;SET LINE UNIT LOOP
3372 021752 012761 000100 000004     MOV    #100, 4(R1) ;LOAD PORT4
3373 021760 104414      ROMCLK ;NEXT WORD IS INSTRUCTION, ROMPC=5304
3374 021762 122113      122113 ;CLEAR ALL MODEM SIGNALS, EXCEPT DTR
3375 021764 104416 000002      TIMER, 2    ;WAIT
3376 021770 012761 000001 000004     MOV    #1,4(R1) ;LOAD PORT4
3377 021776 104414      ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3378 022000 122111      122111 ;SET SOM
3379 022002 004537 033332      JSR    R5,MESLD ;FILL OUT DATA SILO
3380 022006 033614      MESDAT ;WITH 64 CHARACTERS
3381 022010 000100      64.
3382 022012 012700 000050      MOV    #50,RC ;PREPARE FOR DELAY
3383 022016 005011      CLR    (R1) ;CLEAR LINE UNIT LOOP
3384 022020 104414      ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3385 022020 021264 021264      021264 ;PORT4-LU13
3386 022024 016104 000004      MOV    4(R1),R4 ;PUT "FOUND" IN R4
3387 022030 042704 000223      BIC    #223,R4 ;CLEAR UNWANTED BITS
3388 022034 012705 000154      MOV    #154,RS ;PUT "EXPECTED" IN R5
3389
3390 022040 120504      CMPB   RS,R4   ;COMPARE EXPECTED AND FOUND
3391 022042 001403      BEQ    1$    ;BR IF OK
3392 022044 005300      DEC    R0      ;DEC DELAY COUNT
3393 022046 0013E4      BNE    2$    ;BR IF NOT ZERO
3394 022050 104011      HLT    11      ;ERROR, ALL SIGNALS ARE NOT SET
3395 022052 104400      SCOPE
3396
3397
3398 :***** TEST 45 *****

```

3399
 3400
 3401
 3402
 3403
 3404
 3405
 3406
 3407 022054 012737 000045 001226
 3408 022062 012737 022420 001216
 3409 022070 012737 022124 001220
 3410
 3411 022076 104412
 3412 022100 005061 000004
 3413 022104 104414
 3414 022106 122117
 3415 022110 004737 033374
 3416 022114 005037 033612
 3417 022120 012711 004000
 3418 022124 004737 033374
 3419 022130 005000
 3420 022132 012737 102010 033030
 3421 022140 012737 000000 022204
 3422 022146 005037 022206
 3423 022152 005137 022206
 3424 022156 004737 033034
 3425 022162 000000
 3426 022164 104415 000021
 3427 022170 104415 000001
 3428 022174 005200
 3429 022176 004537 032706
 3430 022202 000001
 3431 022204 000000
 3432 022206 000000
 3433 022210 103405
 3434 022212 004737 033146
 3435 022216 103006
 3436 022220 104012
 3437 022222 000404
 3438 022224 004737 033146
 3439 022230 103401
 3440 022232 104016
 3441 022234
 3442 022234 006037 022204
 3443 022240 013737 033032 022206
 3444 022246 022700 000010
 3445 022252 001346
 3446 022254 104401
 3447 022258 012737 022264 00122-
 3448 022264 004737 033374
 3449 022270 005000
 3450 022272 012737 102010 033030
 3451 022300 012737 000000 022344
 3452 022306 005037 022346
 3453 022312 005137 022346
 3454 022318 004737 033034

; TEST OF CRC OPERATION
 ; USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
 ; *0, VERIFY THE LSB OF THE BCC ON EACH SHIFT
 ; *TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
 ; *****
 ; TEST 45

TST45: MOV #45,TSTNO
 MOV #TST46,NEXT
 MOV #64\$,LOCK

MSTCLR
 CLR 4(R1)
 ROMCLK
 122117
 JSR PC,CLRIO
 CLR BITCON
 MOV #BIT11,(R1)
 JSR PC,CLRIO
 CLR RO
 MOV #CRC.CCITT,XPOLY
 MOV #0,66\$
 CLR 67\$
 COM 67\$
 JSR PC,BCCLD
 O
 DATACLK, 21
 DATACLK, 1
 INC RO
 JSR RS,SIMBCC

65\$: I
 66\$: O
 67\$: O

BCS 68\$
 JSR PC,GETQO
 BCC 69\$
 HLT 12
 BR 69\$
 JSR PC,GETQO
 BCS 69\$
 HLT 16

68\$: ROR 66\$
 MOV CALBCC,67\$
 CMP #10,RO
 BNE 65\$
 SCOP1

MOV #71\$,LOCK
 JSR PC,CLRIO
 CLR RO
 MOV #CRC.CCITT,XPOLY
 MOV #0,73\$
 CLR 74\$
 COM 74\$
 JSR PC,BCCLD

; R1 CONTAINS BASE DMC11 ADDRESS
 ; MASTER CLEAR DMC11
 ; CLEAR PORT4
 ; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 ; PUT LINE UNIT IN BITSTUFF MODE
 ; DO THIS AFTER MODE IS SET
 ; CONSECUTIVE 1'S COUNTER INIT TO 0
 ; SET LU LOOP
 ; CLEAR BCC REGISTERS
 ; START SHIFT COUNTER AT ZERO
 ; LOAD POLYNOMIAL FOR SOFTWARE BCC
 ; LOAD CHAR FOR SOFTWARE BCC
 ; CLEAR OLD SOFTWARE BCC
 ; START AT -1
 ; LOAD OUT SILO WITH 2 SYNCS
 ; AND THE CHARACTER 0
 ; GET TRANSMITTER ACTIVE
 ; SHIFT BCC ONCE
 ; BUMP SHIFT COUNT
 ; CALCULATE SOFTWARE BCC LSB
 ; ONE SHIFT
 ; DATA CHARACTER
 ; OLD BCC
 ; BR IF SOFT BCC LSB IS SET
 ; GET HARDWARE TRANSMITTER BCC LSB
 ; BR IF HARD BCC LSB IS CLEAR
 ; ERROR, BCC LSB IS SET
 ; CONTINUE
 ; GET HARDWARE TRANSMITTER BCC LSB
 ; BR IF HARD BCC LSB IS SET
 ; ERROR, HARD BCC LSB IS CLEAR

; SHIFT SOFT DATA
 ; LOAD OLD SOFT BCC
 ; DONE YET?
 ; BR IF NOT DONE
 ; SCOPE SUBTEST (SWC9=1).
 ; NEW SCOPE1
 ; CLEAR BCC REGISTERS
 ; START SHIFT COUNTER AT ZERO
 ; LOAD POLYNOMIAL FOR SOFTWARE BCC
 ; LOAD CHAR FOR SOFTWARE BCC
 ; CLEAR OLD SOFTWARE BCC
 ; START AT -1
 ; LOAD OUT SILO WITH 2 SYNCS

SZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 66
 SZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0096

```

3455 022322 000000
3456 022324 104415 000032
3457 022330 104415 000001
3458 022334 005200
3459 022336 004537 032706
3460 022342 000001
3461 022344 000000
3462 022346 000000
3463 022350 103405
3464 022352 004737 033160
3465 022356 103006
3466 022360 104013
3467 022362 000404
3468 022364 004737 033160
3469 022370 103401
3470 022372 104017
3471 022374
3472 022374 006037 022344
3473 022400 013737 033032 022346
3474 022406 022700 000010
3475 022412 001346
3476 022414 104401
3477 022416 104400
3478
3479
3480 ;***** TEST 46 *****
3481 ;TEST OF CRC OPERATION
3482 ;USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
3483 ;*377 VERIFY THE LSB OF THE BCC ON EACH SHIFT
3484 ;TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
3485 ;*****
3486 ;TEST 46
3487 ;-----
3488
3489 022420 012737 000046 001226
3490 022426 012737 023012 001216
3491 022434 012737 022470 001220
3492 TST46: MOV #46,TSTNO
3493 022442 104412
3494 022444 005061 000004
3495 022450 104414
3496 022452 122117
3497 022454 004737 033374
3498 022460 005037 033612
3499 022464 012711 004000
3500 022470 004737 033374
3501 022474 005000
3502 022476 012737 102010 033030
3503 022504 012737 000377 022570
3504 022512 005037 022572
3505 022516 005137 022572
3506 022522 004737 033034
3507 022526 000377
3508 022530 104415 000021
3509 022534 005037 033612
3510 022540 005037 022554

    72$: 0 DATACLK, 32
          DATACLK, 1
          INC R0
          JSR R5,SIMBCC
          I
    73$: 0
          0
    74$: BCS 75$ ;BR IF SOFT BCC LSB IS SET
          JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
          BCC 76$ ;BR IF HARD BCC LSB IS CLEAR
          HLT 13 ;ERROR, BCC LSB IS SET
          BR 76$ ;CONTINUE
          JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
          BCS 76$ ;BR IF HARD BCC LSB IS SET
          HLT 17 ;ERROR, BCC LSB IS CLEAR
    75$: ROR 73$ ;SHIFT SOFT DATA
          MOV CALBCC,74$ ;LOAD OLD SOFT BCC
          CMP #10,R0 ;DONE YET?
          BNE 72$ ;BR IF NOT DONE
          SCOPI ;SCOPE SUBTEST (SW09=1)
    76$: SCOPE ;SCOPE THIS TEST

;***** TEST 46 *****
;TEST OF CRC OPERATION
;USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
;*377 VERIFY THE LSB OF THE BCC ON EACH SHIFT
;TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
;*****

;TEST 46
;-----

TST46: MOV #46,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
        MOV #TST47,NEXT ;MASTER CLEAR DMC11
        MOV #64$,LOCK ;CLEAR PORT4
M4$: MSTCLR 4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
        CLR ROMCLK ;PUT LINE UNIT IN BITSTUFF MODE
        122117 ;DO THIS AFTER MODE IS SET
        JSR PC,CLRIC ;CONSECUTIVE 1'S COUNTER INIT TO 0
        CLR BITCON ;SET LU LOOP
        MOV #BIT11,(R1) ;CLEAR BCC REGISTERS
        JSR PC,CLRIO ;START SHIFT COUNTER AT ZERO
        CLR R0 ;LOAD POLYNOMIAL FOR SOFTWARE BCC
        MOV #CRC.CCITT,XPOLY ;LOAD CHAR FOR SOFTWARE BCC
        CLR 67$ ;CLEAR OLD SOFTWARE BCC
        COM 67$ ;START AT -1
        JSR PC,BCCLD ;LOAD OUT SILO WITH 2 SYNCs
        377 ;AND THE CHARACTER 377
        DATACLK, 21 ;GET TRANSMITTER ACTIVE
        CLR BITCON ;CLEAR BIT COUNTER
        CLR 60$ ;CLEAR BIT COUNTER

```


3567
 3568
 3569
 3570
 3571
 3572
 3573
 3574
 3575
 3576
 3577 023012 012737 000047 001226 TST47: MOV #47,TSTNO
 3578 023020 012737 023356 001216 MOV #T\$150,NEXT
 3579 023026 012737 023062 001220 MOV #64\$,LOCK
 3580
 3581 023034 104412
 3582 023036 005061 000004
 3583 023042 104414
 3584 023044 122117
 3585 023046 004737 033374
 3586 023052 005037 033612
 3587 023056 012711 004000
 3588 023062 004737 033374
 3589 023066 005000
 3590 023070 012737 102010 033030
 3591 023076 012737 000125 023142
 3592 023104 005037 023144
 3593 023110 005137 023144
 3594 023114 004737 033034
 3595 023120 000125
 3596 023122 104415 000021
 3597 023126 104415 000001
 3598 023132 005200
 3599 023134 004537 032706
 3600 023140 000001
 3601 023142 000000
 3602 023144 000000
 3603 023146 103405
 3604 023150 004737 033146
 3605 023154 103006
 3606 023156 104012
 3607 023160 000404
 3608 023162 004737 033146
 3609 023166 103401
 3610 023170 104016
 3611 023172
 3612 023172 006037 023142
 3613 023176 013737 033032 023144
 3614 023204 022700 000010
 3615 023210 001346
 3616 023212 104401
 3617 023214 012737 023222 001220
 3618 023222 004737 033374
 3619 023226 005000
 3620 023230 012737 102010 033030
 3621 023236 012737 000125 023302
 3622 023244 005037 023304

;***** TEST 47 *****
 ;TEST OF CRC OPERATION
 ;USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
 ;*125 VERIFY THE LSB OF THE BCC ON EACH SHIFT
 ;TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
 ;***** TEST 47 *****

; TEST 47

:-----
 MSTCLR
 CLR 4(R1)
 ROMCLK
 122117
 JSR PC,CLRIO
 CLR BITCON
 MOV #BIT11,(R1)
 JSR PC,CLRIO
 CLR R0
 MOV #CRC.CCITT,XPOLY
 MOV #125,66\$;
 CLR 67\$
 COM 67\$
 JSR PC,BCCLD
 125
 DATACLK, 21
 DATACLK, 1
 INC R0
 JSR RS,SIMBCC
 1
 0
 66\$: 0
 67\$: 0
 BCS 68\$
 JSR PC,GETQ0
 BCC 69\$
 HLT 12
 BR 69\$
 JSR PC,GETQ0
 BCS 69\$
 HLT 16
 ROR 66\$
 MOV C9LBCC,67\$
 CMP #10,R0
 BNE 65\$
 SCOP1
 MOV #71\$,LOCK
 JSR PC,CLRIO
 CLR R0
 MOV #CRC.CCITT,XPOLY
 MOV #125,73\$;
 CLR 74\$
 :-----
 :R1 CONTAINS BASE DMC11 ADDRESS
 :MASTER CLEAR DMC11
 :CLEAR PORT4
 :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 :PUT LINE UNIT IN BITSTUFF MODE
 :DO THIS AFTER MODE IS SET
 :CONSECUTIVE 1'S COUNTER INIT TO 0
 :SET LU LOOP
 :CLEAR BCC REGISTERS
 :START SHIFT COUNTER AT ZERO
 :LOAD POLYNOMIAL FOR SOFTWARE BCC
 :LOAD CHAR FOR SOFTWARE BCC
 :CLEAR OLD SOFTWARE BCC
 :START AT -1
 :LOAD OUT SILO WITH 2 SYNCs
 :AND THE CHARACTER 125
 :GET TRANSMITTER ACTIVE
 :SHIFT BCC ONCE
 :BUMP SHIFT COUNT
 :CALCULATE SOFTWARE BCC LSB
 :ONE SHIFT
 :DATA CHARACTER
 :OLD BCC
 :BR IF SOFT BCC LSB IS SET
 :GET HARDWARE TRANSMITTER BCC LSB
 :BR IF HARD BCC LSB IS CLEAR
 :ERROR, BCC LSB IS SET
 :CONTINUE
 :GET HARDWARE TRANSMITTER BCC LSB
 :BR IF HARD BCC LSB IS SET
 :ERROR, HARD BCC LSB IS CLEAR
 :SHIFT SOFT DATA
 :LOAD OLD SOFT BCC
 :DONE YET?
 :BR IF NOT DONE
 :SCOPE SUBTEST (SW09=1)
 :NEW SCOPE1
 :CLEAR BCC REGISTERS
 :START SHIFT COUNTER AT ZERO
 :LOAD POLYNOMIAL FOR SOFTWARE BCC
 :LOAD CHAR FOR SOFTWARE BCC
 :CLEAR OLD SOFTWARE BCC

3623	023250	005137	023304		COM	74\$	START AT -1	
3624	023254	004737	033034		JSR	PC,BCCLD	;LOAD OUT SILO WITH 2 SYNCs	
3625	023260	000125			125		;AND THE CHARACTER 125	
3626	023262	104415	000032		DATACLK,	32	;GET RECEIVER ACTIVE	
3627	023266	104415	000001		DATACLK,	1	;SHIFT BCC ONCE	
3628	023272	005200			INC	R0	;BUMP SHIFT COUNT	
3629	023274	00453?	032706		JSR	R5,SIMBCC	;CALCULATE SOFTWARE BCC LSB	
3630	023300	000001			1		;ONE SHIFT	
3631	023302	000000			73\$:	0	;DATA CHARACTER	
3632	023304	000000			74\$:	0	;OLD BCC	
3633	023306	103405			BCS	75\$;BR IF SOFT BCC LSB IS SET	
3634	023310	C04737	033160		JSR	PC, GETQI	;GET HARDWARE RECEIVER BCC LSB	
3635	023314	103006			BCC	76\$;BR IF HARD BCC LSB IS CLEAR	
3636	023316	104013			HLT	13	;ERROR, BCC LS9 IS SET	
3637	023320	000404			BR	76\$;CONTINUE	
3638	023322	004737	033160		75\$:	JSR	;GET HARDWARE RECEIVER BCC LSB	
3639	023326	103401			BCS	76\$;BR IF HARD BCC LSB IS SET	
3640	023330	104017			HLT	17	;ERROR, BCC LSB IS CLEAR	
3641	023332				76\$:			
3642	023332	006037	023302		ROR	73\$;SHIFT SOFT DATA	
3643	023336	013737	033032	023304	MOV	CALBCC,74\$;LOAD OLD SOFT BCC	
3644	023344	022700	000010		CMP	\$10,R0	;DONE YET?	
3645	023350	001346			BNE	72\$;BR IF NOT DONE	
3646	023352	104401			SCOPI		;SCOPE SUBTEST (SW09=1)	
3647	023354	104400			SCOPE		;SCOPE THIS TEST	
3648								
3649								
3650							;***** TEST 50 *****	
3651							;*TEST OF CRC OPERATION	
3652							;*USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER	
3653							;*252, VERIFY THE LSB OF THE BCC ON EACH SHIFT	
3654							;*TEST TRANSMITTER FIRST THEN THE RECEIVER BCC	
3655							;*****	
3656								
3657							; TEST 50	
3658							-----	
3659	023356	012737	000050	001226	TST50:	MOV	#50,TSTNO	
3660	023364	012737	023722	001216		MOV	#TST51,NEXT	
3661	023372	012737	023426	001220		MOV	#64\$,LOCK	
3662								;R1 CONTAINS BASE DMC11 ADDRESS
3663	023400	104412				MSTCLR		;MASTER CLEAR DMC11
3664	023402	005061	000004			CLR	4(R1)	;CLEAR PORT4
3665	023406	104414				ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3666	023410	122117				122117		;PUT LINE UNIT IN BITSTUFF MODE
3667	023412	004737	033374			JSR	PC,CLRIO	;DO THIS AFTER MODE IS SET
3668	023416	005037	033612			CLR	BITCON	;CONSECUTIVE 1'S COUNTER INIT TO 0
3669	023422	012711	004000			MOV	#BIT11,(R1)	;SET LU LOOP
3670	023426	004737	033374			JSR	PC,CLRIO	;CLEAR BCC REGISTERS
3671	023432	005000				CLR	R0	;START SHIFT COUNTER AT ZERO
3672	023434	012737	102010	033030		MOV	#CRC.CCITT,XPOLY	;LOAD POLYNOMIAL FOR SOFTWARE BCC
3673	023442	012737	000252	023506		MOV	#252,66\$;	;LOAD CHAR FOR SOFTWARE BCC
3674	023450	005037	023510			CLR	67\$;CLEAR OLD SOFTWARE BCC
3675	023454	005137	023510			COM	67\$;START AT -1
3676	023460	004737	033034			JSR	PC,BCCLD	;LOAD OUT SILO WITH 2 SYNCs
3677	023464	000252				252		;AND THE CHARACTER 252
3678	023466	104415	000021			DATACLK.	21	;GET TRANSMITTER ACTIVE

SDOMF MACYII 30(104b) 11-JUL-77 11:59 PAGE 70
 DZOME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0090

3679	023472	104415	000001		65\$:	DATACLK, INC JSR	1 R0 RS.SIMBCC	SHIFT BCC ONCE BUMP SHIFT COUNT CALCULATE SOFTWARE BCC LSB
3680	023476	005200			66\$:	I		ONE SHIFT
3681	023500	004537	032706		67\$:	O		DATA CHARACTER
3682	023504	000001						OLD BCC
3683	023506	000000				BCS	68\$	BR IF SOFT BCC LSB IS SET
3684	023510	000000				JSR	PC,GETQ0	GET HARDWARE TRANSMITTER BCC LSB
3685	023512	103405				BCC	69\$	BR IF HARD BCC LSB IS CLEAR
3686	023514	004737	033146			HLT	12	ERROR, BCC LSB IS SET
3687	023520	103006				BR	69\$	CONTINUE
3688	023522	104012				JSR	PC,GETQ0	GET HARDWARE TRANSMITTER BCC LSB
3689	023524	000404				BCS	69\$	BR IF HARD BCC LSB IS SET
3690	023526	004737	033146			HLT	16	ERROR, HARD BCC LSB IS CLEAR
3691	023532	103401						
3692	023534	104016						
3693	023536							
3694	023536	006037	023506	023510		ROR	66\$	SHIFT SOFT DATA
3695	023542	013737	033032			MOV	CALBCC,67\$	LOAD OLD SOFT BCC
3696	023550	022700	000010			CMP	#10,R0	DONE YET?
3697	023554	001346				BNE	65\$	BR IF NOT DONE
3698	023556	104401				SCOP1		SCOPE SUBTEST (SW09=1)
3699	023560	012737	023566	001220		MCV	#71\$,LOCK	NEW SCOPE1
3700	023566	004737	033374			JSP	PC,CLRIO	CLEAR BCC REGISTERS
3701	023572	005000				CLR	R0	START SHIFT COUNTER AT ZERO
3702	023574	012737	102010	033030		MOV	#CRC.CCITT,XPOLY	LOAD POLYNOMIAL FOR SOFTWARE ECC
3703	023602	012737	000252	023646		MOV	#252,73\$;	LOAD CHAR FOR SOFTWARE BCC
3704	023610	005037	023650			CLR	74\$	CLEAR OLD SOFTWARE BCC
3705	023614	005137	023650			COM	74\$	START AT -1
3706	023620	004737	033034			JSR	PC,BCCLD	LOAD OUT SILO WITH 2 SYNCs
3707	023624	000252					252	AND THE CHARACTER 252
3708	023626	104415	000032			DATACLK,	32	GET RECEIVER ACTIVE
3709	023632	104415	000001			DATACLK,	1	SHIFT BCC ONCE
3710	023636	005200				INC	R0	BUMP SHIFT COUNT
3711	023640	004537	032706			JSR	RS.SIMBCC	CALCULATE SOFTWARE BCC LSB
3712	023644	000001					1	ONE SHIFT
3713	023646	000000						DATA CHARACTER
3714	023650	000000						OLD BCC
3715	023652	103405				BCS	75\$	BR IF SOFT BCC LSB IS SET
3716	023654	004737	033160			JSR	PC,GETQI	GET HARDWARE RECEIVER BCC LSB
3717	023660	103006				BCC	76\$	BR IF HARD BCC LSB IS CLEAR
3718	023662	104013				HLT	13	ERROR, BCC LSB IS SET
3719	023664	000404				BR	76\$	CONTINUE
3720	023666	004737	033160			JSR	PC,GETQI	GET HARDWARE RECEIVER BCC LSB
3721	023672	103401				BCS	76\$	BR IF HARD BCC LSB IS SET
3722	023674	104017				HLT	17	ERROR, BCC LSB IS CLEAR
3723	023676							
3724	023676	006037	023646	023650		ROR	73\$	SHIFT SOFT DATA
3725	023702	013737	033032			MOV	CALBCC,74\$	LOAD OLD SOFT BCC
3726	023710	022700	000010			CMP	#10,R0	DONE YET?
3727	023714	001346				BNE	72\$	BR IF NOT DONE
3728	023716	104401				SCOP1		SCOPE SUBTEST (SW09=1)
3729	023720	104400				SCOPE		SCOPE THIS TEST
3730								
3731								
3732								***** TEST 51 *****
3733								*TRANSMITTER CRC TEST
3734								*USING THE CRC.CCITT POLYNOMINAL, SINGLE CLOCK A BINARY

3735
 3736
 3737
 3738
 3739

3740 023722 012737 000051 001226 TST51: MOV #51,TSTNO
 3741 023730 012737 024244 001216 MOV #TST52,NEXT

3742 ;*COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT
 3743 ;*****
 3744 ; TEST 51
 3745 ;-----

3746 023736 104412 MSTCLR R1 CONTAINS BASE DMC11 ADDRESS
 3747 023740 005061 000004 CLR 4(R1) MASTER CLEAR DMC11
 3748 023744 104414 ROMCLK CLEAR PORT4
 3749 023746 122117 122117 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3750 023750 004737 033374 JSR PC,CLRIO PUT LINE UNIT IN BITSTUFF MODE
 3751 023754 005037 033612 CLR BITCON DO THIS AFTER MODE IS SET
 3752 023760 012711 004000 MOV #BIT11,(R1) CONSECUTIVE 1'S COUNTER INIT TO 0
 3753 023764 005003 CLR R3 SET LINE UNIT LOOP
 3754 023766 005004 CLR R4 ZERO BIT COUNT
 3755 023770 005005 CLR RS R4 CONTAINS CHAR TO BE LOADED IN SILO
 3756 023772 005037 024120 CLR 4S RS CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
 3757 023776 005137 024120 COM 4S CLEAR SOFT BCC
 3758 024002 012737 102010 MOV #CRC.CCITT,XPOLY START AT -1
 3759 024010 004737 033176 033030 JSR PC,SYNLD LOAD POLYNOMINAL
 3760 024014 010461 000004 MOV R4,R4(R1) LOAD SILO WITH 2 SYNCs, SOM SET
 3761 024020 104414 ROMCLK PORT4+CHAR
 3762 024022 122110 122110 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3763 024024 005204 INC LOAD OUT DATA
 3764 024032 104414 ROMCLK INCREMENT TO NEXT CHARACTER
 3765 024034 122110 122110 PORT4+CHAR
 3766 024036 005204 INC NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3767 024040 010461 000004 MOV R4,R4(R1) LOAD OUT DATA
 3768 024044 104414 ROMCLK WAIT FOR OCOR
 3769 024046 122110 122110 CLOCK DATA
 3770 024050 004737 032044 JSR PC,OCOR START WITH ZERO
 3771 024054 104415 000021 DATACLK,21 START COUNT AT 1
 3772 024060 010537 024104 MOV R5,10\$ LOAD CHAR FOR SOFT CRC
 3773 024064 012700 000001 MOV #1,RO SHIFT BCC ONCE
 3774 024070 010537 024116 DATACLK,1 CHECK BIT STUFFING
 3775 024074 104415 000001 JSR R5,STFFCK
 3776 024100 004537 033474 10\$: O CHARACTER
 3777 024104 000000 I SHIFT COUNT
 3778 024106 000001 032706 JSR R5,SIMBCC CALCULATE SOFT BCC
 3779 024110 004537 : SOFT SHIFT COUNT
 3780 024114 000001 3\$: O SOFT CHARACTER
 3781 024116 000000 4\$: O OLD SOFT BCC
 3782 024120 000000 BCS 5\$: BR IF SOFT BCC LSB IS SET
 3783 024122 103405 JSR PC,GETQ0 ;GET HARDWARE TRANSMITTER BCC LSB
 3784 024124 004737 033146 BCC 6\$: BR IF OK (Cleared)
 3785 024130 103006 HLT 20 ERROR, BCC LSB WAS SET
 3786 024132 104020 BR 6\$: CONTINUE WITH TEST
 3787 024134 000404 JSR PC,GETQ0 ;GET HARDWARE TRANSMITTER BCC LSB
 3788 024136 004737 033146 BCS 6\$: BR IF OK (SET)
 3789 024142 103401 HLT 21 ERROR, BCC LSB WAS CLEAR
 3790 024144 104021
 3791 024146 6\$: -----

DDMF MACYII 30(1046) 11-JUL-77 11:59 PAGE 72
 DDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0092

3791 024146 006037 024104	ROR 10\$	SHIFT CHAR FOR STUFF CHECK
3792 024152 005300	DEC R0	DEC STUFF CHECK SHIFT COUNT
3793 024154 001004	BNE 11\$	BR IF NOT DONE THIS CHARACTER
3794 024156 012700 000010	MOV #10,R0	RESET BIT COUNT TO 10
3795 024162 010537 024104	MOV RS,10\$	LOAD NEXT CHAR FOR STUFF CHECK
3796 024166	11\$: ROR 3\$	SHIFT SOFT DATA
3797 024166 006037 024116	MOV CALBCC,4\$	LOAD OLD SOFT BCC
3798 024172 013737 033032 024120	INC R3	INCREMENT BIT COUNTER
3799 024200 005203	CMP #10,R3	DONE A FULL CHARACTER YET?
3800 024202 022703 000010	BNE 2\$	BR IF NO
3801 024206 001332	CLR R3	RESTART BIT COUNTER
3802 024210 005003	INC R4	INCREMENT DATA FOR SILC
3803 024212 005204	CMP #400,R4	DONE BINARY COUNT YE?
3804 024214 022704 000400	BLE 9\$	BR IF YES
3805 024220 003404	MOV R4,4(R1)	PORT4+DATA
3806 024222 010461 000004	ROMCLK 122110	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3807 024226 104414	INC R5	LOAD OUT DATA
3808 024230 122110	CMP #400,R5	INCREMENT DATA
3809 024232 005205	BNE 1\$	DONE BINARY PATTERN YET?
3810 024234 022705 000400	SCOPE	BR IF NO
3811 024240 001313		SCOPE THIS TEST
3812 024242 104400		
3813		
3814		
3815		***** TEST 52 *****
3816		*RECEIVER CRC TEST
3817		*USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY
3818		*COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT
3819		*****
3820		
3821		: TEST 52
3822		-----
3823 024244 012737 000052 001226	TST52: MOV #52,TSTNO	
3824 024252 012737 024602 001216	MOV #TST53,NEXT	
3825		R1 CONTAINS BASE DMC11 ADDRESS
3826 024260 104412	MSTCLR	MASTER CLEAR DMC11
3827 024262 005061 000004	CLR 4(R1)	CLEAR PORT4
3828 024266 104414	ROMCLK 122117	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3829 024270 122117	JSR PC,CLRIO	PUT LINE UNIT IN BITSTUFF MODE
3830 024272 004737 033374	CLR BITCON	DO THIS AFTER MODE IS SET
3831 024276 005037 033612	MOV #BIT11,(R1)	CONSECUTIVE 1'S COUNTER INIT TO 0
3832 024302 012711 004000	CLR R3	SET LINE UNIT LOOP
3833 024306 005003	CLR R4	ZERO BIT COUNT
3834 024310 005004	CLR R5	R4 CONTAINS CHAR TO BE LOADED IN SILC
3835 024312 005005	CLR 4\$	R5 CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
3836 024314 005037 024446	CLR COM 4\$	CLEAR SOFT BCC
3837 024320 005137 024446	MOV #CRC.CCITT,XPOLY	START AT -1
3838 024324 012737 102010 033030	JSR PC,SYNLD	LOAD POLYNOMINAL
3839 024332 004737 03317E	MOV R4,4(R1)	LOAD SILO WITH 2 SYNCs, SOM SET
3840 024336 010461 000004	ROMCLK 122110	PORT4+CHAR
3841 024342 104414	INC R4	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3842 024344 122110	MOV R4,4(R1)	LOAD OUT DATA
3843 024346 005204	INC R4	INCREMENT TO NEXT CHARACTER
3844 024350 010461 000004	MOV R4,4(R1)	PORT4+CHAR
3845 024354 104414	ROMCLK 122110	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3846 024356 122110		LOAD OUT DATA

3847	024360	005204		INC	R4	INCREMENT TO NEXT CHARACTER
3848	024362	010461	000004	MOV	R4,4(R1)	PORT4+CHAR
3849	024366	104414		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3950	024370	122110		122110		LOAD OUT DATA
3851	024372	004737	032044	JSR	PC,OCOR	WAIT FOR OCOR
3852	024376	104415	000032	DATACLK	,32	CLOCK DATA
3853	024402	010537	024432	MOV	R5,10\$	START WITH ZERO
3854	024406	005237	024432	INC	10\$	TRANSMITTER IS ONE CHAR AHEAD
3855	024412	012700	000010	MOV	#10,R0	R0 = CHAR COUNT
3856	024416	010537	024444	MOV	R5,3\$	LOAD CHAR FOR SOFT CRC
3857	024422	104415	000001	DATACLK	,1	SHIFT BCC ONCE
3858	024426	004537	033474	JSR	R5,STFFCK	CHECK BIT STUFFING
3859	024432	000000		10\$:	0	CHARACTER
3860	024434	000001		1		SHIFT COUNT
3861	024436	004537	032706	JSR	R5,SIMBCC	CALCULATE SOFT BCC
3862	024442	000001		1		SOFT SHIFT COUNT
3863	024444	000000		3\$:	0	SOFT CHARACTER
3864	024446	000000		4\$:	0	OLD SOFT BCC
3865	024450	103405		BCS	5\$;BR IF SOFT BCC LSB IS SET
3866	024452	004737	033160	JSR	PC,GETQI	;GET HARDWARE RECEIVER BCC LSB
3867	024456	103006		BCC	6\$;BR IF OK (CLEARED)
3868	024460	104022		HLT	22	ERROR, BCC LSB WAS SET
3869	024462	000404		BR	E\$	CONTINUE WITH TEST
3870	024464	004737	033160	JSR	PC,GETQI	;GET HARDWARE RECEIVER BCC LS8
3871	024470	103401		BCS	6\$;BR IF OK (SET)
3872	024472	104023		HLT	23	ERROR, BCC LS8 WAS CLEAR
3873	024474			6\$:		
3875	024474	006037	024432	ROR	10\$	SHIFT CHAR FOR STUFF CHECK
3876	024500	005300		DEC	R0	DEC STUFF CHECK SHIFT COUNT
3877	024502	001010		BNE	11\$;BR IF NOT DONE THIS CHARACTER
3878	024504	012700	000010	MOV	#10,R0	RESET BIT COUNT TO 10
3879	024510	010537	024432	MOV	R5,10\$	LOAD NEXT CHAR FOR STUFF CHECK
3880	024514	005237	024432	INC	10\$	TRANSMITTER IS 2 CHAR AHEAD
3881	024520	005237	024432	INC	10\$	
3882	024524			11\$:		
3883	024524	006037	024444	ROR	3\$	SHIFT SOFT DATA
3884	024530	013737	033032	024446	MOV	LOAD OLD SOFT BCC
3885	024536	005203		INC	R3	INCREMENT BIT COUNTER
3886	024540	022703	000010	CMP	#10,R3	DONE A FULL CHARACTER YET?
3887	024544	001326		BNE	2\$;BR IF NO
3888	024546	005003		CLZ	R3	RESTART BIT COUNTER
3889	024550	005204		INC	R4	INCREMENT DATA FOR SILO
3890	024552	022704	000400	CMP	#400,R4	DONE BINARY COUNT YET?
3891	024556	003404		BLE	9\$;BR IF YES
3892	024560	010461	000004	MOV	R4,4(R1)	PORT4+DATA
3893	024564	104414		ROMCLK		NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3894	024566	122110		122110		LOAD OUT DATA
3895	024570	005205		9\$:	INC	INCREMENT DATA
3896	024572	022705	000400	CMP	#400,R5	DONE BINARY PATTERN YE?"
3897	024576	001307		BNE	1\$;BR IF NO
3898	024600	104400		7\$:	SCOPE	SCOPE THIS TEST
3899						
3900						
3901						***** TEST 53 *****
3902						*TRANSMITTER BITSTUFF CRC TEST

3903 ;*THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
 3904 ;*BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
 3905 ;*WINDOW. THE FOUR CHARACTERS ARE 0,125,252,377
 3906 ;*THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC
 3907 ;*****
 3908 ;
 3909 ; TEST 53
 3910 ;-----
 3911 024602 012737 000053 001226 TST53: MOV #53,TSTNO
 3912 024610 012737 025304 001216 MOV #TST54,NEXT
 3913 024616 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
 3914 024620 005061 CLR 4(R1) ;MASTER CLEAR DMC11
 3915 024624 104414 ROMCLK ;CLEAR PORT4
 3916 024626 122117 122117 NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 3917 024630 004737 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
 3918 024634 005037 CLR BITCON ;DO THIS AFTER MODE IS SET
 3919 ; CONSECUTIVE 1'S COUNTER INIT TO 0
 3920 ;
 3921 ;LOAD OUT DATA SILO
 3922 024640 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
 3923 024644 012704 033614 MOV #MESDAT,R4 ;LOAD POINTER TO DATA
 3924 024650 005037 024760 CLR 10\$;CLEAR SOFT BCC
 3925 024654 005137 024760 COM 10\$;START AT -1
 3926 024660 012700 000004 MOV #4, R0 ;LOAD CHARACTER COUNT
 3927 024664 004737 033176 JSR PC,SYNLD ;LOAD 2 FLAG CHARACTERS IN CLT SILO
 3928 024670 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUTRDY
 3929 024674 004537 033332 JSR R5,MESLD ;LOAD SILO WITH 4 CHAR MESS
 3930 024700 033614 MESDAT ;ADDRESS OF MESSAGE
 3931 024702 000004 4 ;NUMBER OF CHARACTERS
 3932 024704 004737 033306 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
 3933 024710 004737 033306 JSR PC,EOM
 3934 024714 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR
 3935 024720 005003 CLR R3 ;CLEAR BIT COUNTER
 3936 024722 104415 000022 DATACLK,22 ;CLOCK DATA
 3937 024726 112405 MOVB (R4)+,R5 ;LOAD R5 WITH CHAR
 3938 024730 010502 MOV R5,R2 ;LOAD R2 WITH CHAR
 3939 ;
 3940 ;CHECK FIRST FOUR CHARACTER MESSAGE
 3941 ;IN THE BIT WINDOW (0,125,252,377)
 3942 ;
 3943 024732 010537 025026 033030 MOV R5,71\$;LOAD FOR STUFF CHECK
 3944 024736 012737 102010 033030 MOV #CRC_CCITT,XPOLY ;LOAD POLYNOMIAL
 3945 024744 010537 024756 MOV R5,67\$;LOAD SOFT CHAR FOR BCC
 3946 024750 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFT BCC
 3947 024754 000010 10 ;SHIFT COUNT
 3948 024756 000000 0 ;CHARACTER
 3949 024760 000000 0 ;OLD BCC
 3950 024762 013737 033032 024760 67\$: MOV CALBCC,10\$;LOAD SOFT BCC FOR NEXT SHIFT
 3951 024770 104415 000001 68\$: DATACLK,1 ;SHIFT DATA IN TO BIT WINDOW
 3952 024774 106002 RORB R2 ;SHIFT SOFT DATA
 3953 024776 103005 BCC E5\$;BR IF A SPACE
 3954 025000 004737 JSR PC,GETSI ;LOOK AT BIT WINDOW
 3955 025004 103406 BCS 66\$;BR IF OK (MARK)
 3956 025008 104008 HLT 6 ;ERROR, BIT WINDOW WAS A SPACE
 3957 02501C 000404 BR E6\$;CONTINUE

SZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 75
 SZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0095

3959	025012	004737	032012		65\$: JSR PC,GETSI	;LOOK AT BIT WINDOW
3960	025016	103001			BCC 66\$;BR IF OK (SPACE)
3961	025020	104006			HLT 6	;ERROR, BIT WINDOW WAS A MARK
3962	025022				66\$: JSR RS,STFFCK	
3963	025022	004537	033474		71\$: O 1	
3964	025026	000000			MOV R2,71\$:SHIFT FOR NEXT STUFF CHECK
3965	025030	000001			INC R3	:BUMP BIT COUNTER
3966	025032	110237	025026		CMP #10,R3	:DONE FULL 8 BITS YET
3967	025036	005203			BNE 64\$;BR IF NO
3968	025040	022703	000010		CLR R3	:CLEAR BIT COUNTER
3969	025044	001351			DEC R0	:DEC CHARACTER COUNT
3970	025046	005003			BNE 12\$;BR IF NOT DONE YET
3971	025050	005300				
3972	025052	001325				
3973						;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
3974						
3975						
3976	025054	005137	033032		COM CALBCC	:ADJUST BCC FOR SDLC
3977	025060	013700	033032		MOV CALBCC,R0	:PUT BCC IN R0
3978	025064	010037	025126		MOV R0,72\$:LOAD BCC FOR STUFF CHECK
3979	025070	104415	000001		DATACLK,1	;SHIFT HARDWARE BCC
3980	025074	006000			ROR R0	:SHIFT SOFT BCC
3981	025076	103005			BCC 69\$;BR IF CARRY CLEAR
3982	025100	004737	032012		JSR PC,GETSI	:LOOK AT BIT WINDOW
3983	025104	103406			BCS 70\$;BR IF OK (MARK)
3984	025106	104014			HLT 14	:ERROR, CRC WRONG (SPACE)
3985	025110	000404			BR 70\$;CONTINUE
3986	025112	004737	032012		JSR PC,GETSI	:LOOK AT BIT WINDOW
3987	025116	103001			BCC 70\$;BR IF OK (SPACE)
3988	025120	104014			HLT 14	:ERROR, CRC WRONG (MARK)
3989	025122				70\$: JSR RS,STFFCK	:CHECK BCC CHAR FOR ZERO STUFFS
3990	025122	004537	033474		72\$: O 1	:CHARACTER
3991	025126	000000			I	:SHIFT COUNT
3992	025130	000001			MOV R0,72\$:SHIFT SOFTBCC ONCE
3993	025132	010037	025126		INC R3	:BUMP BIT COUNTER
3994	025136	005203			CMP #20,R3	:FINISHED BCC YET?
3995	025140	022703	000020		BNE 68\$;BR IF NO
3996	025144	001351			CLR R3	:CLEAR BIT COUNTER
3997	025146	005003				
3998						;CHECK FOR FLAG TO FOLLOW BCC
3999						
4000						
4001	025150	012737	000176	0C1252	73\$: MOV #1B<01111110>,TEMP3	:PUT FLAG CHARACTER IN TEMP3
4002	025156	104415	000001		DATACLK,1	;CLOCK FLAG ONCE
4003	025162	106037	001252		RORB TEMP3	:SHIFT SOFT FLAG
4004	025166	103405			BCS 74\$;BR IF BIT IS MARK
4005	025170	004737	032012		JSR PC,GETSI	:LOOK AT BIT WINDOW
4006	025174	103006			BCC 75\$;BR IF OK
4007	025176	104026			HLT 26	:ERROR IN FLAG CHAR
4008	025200	000404			BR 75\$	
4009	025202	004737	032012		JSR PC,GETSI	:LOOK AT BIT WINDOW
4010	025206	103401			BCS 75\$;BR IF OK
4011	025210	104026			HLT 26	:ERROR IN FLAG CHAR
4012	025212	005203			INC R3	:INC BIT COUNT
4013	025214	022703	000010		CMP #10,R3	:FLAG DONE YET?
4014	025220	001356			BNE 73\$;BR IF NO

4015 025222 005003 CLR R3 ;CLEAR BIT COUNT
 4016
 4017 ;CHECK TO SEE IF TRANSMITTER IS MARKING
 4018
 4019 025224 104415 000001 2\$: DATACLK, 1 ;CLOCK TRANSMITTER
 4020 025230 004737 032012 JSR PC,GETSI ;LOOK AT WINDOW
 4021 025234 103401 BCS 3\$;IT SHOULD BE MARKING
 4022 025236 104024 HLT 24 ;ERROR, BIT WAS A SPACE
 4023 025240 005203 INC R3 ;BUMP BIT COUNTER
 4024 025242 022703 000007 CMP #7,R3 ;DONE YET
 4025 025246 001366 BNE 2\$;BR IF NO
 4026 025250 104415 000010 DATACLK, 10 ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
 4027 025254 005003 CLR R3 ;CLEAR BIT COUNTER
 4028 025256 104415 000001 4\$: DATACLK, 1 ;SHIFT OUT NEXT BIT
 4029 025262 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
 4030 025266 103401 BCS .+4 ;BR IF IT IS A MARK
 4031 025270 104024 HLT 24 ;ERROR, TRANSMITTER IS NOT MARKING
 4032 025272 005203 INC R3 ;INC BIT COUNT
 4033 025274 022703 000020 CMP #20,R3 ;DONE YET?
 4034 025300 001366 BNE 4\$;BR IF NO
 4035 025302 104400 SCOPE ;SCOPE THIS TEST
 4036
 4037
 4038 ;***** TEST 54 *****
 4039 ;RECEIVER BITSTUFF CRC TEST
 4040 ;THIS TESTCLOCKS A FOUR CHARACTER MESSAGE WITH BCC
 4041 ;AND VERIFY'S CORRECT DATA RECEPTION AND BCC MATCH
 4042 ;THE FOUR CHARACTER MESSAGE IS 0,125,252,377
 4043 ;*****
 4044
 4045 : TEST 54
 4046
 4047 025304 012737 000054 001226 TST54: MOV #54,TSTNO
 4048 025312 012737 025526 001216 MOV #TST55,NEXT ;R1 CONTAINS BASE DMCII ADDRESS
 4049
 4050 025320 104412 MSTCLR ;MASTER CLEAR DMCII
 4051 025322 005061 CLR 4(R1) ;CLEAR PORT4
 4052 025326 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK FC=5304
 4053 025330 122117 122117 ;PUT LINE UNIT IN BITSTUFF MODE
 4054 025332 004737 033374 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
 4055 025336 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
 4056 025342 012702 033614 MOV #MESDAT,R2 ;LOAD POINTER TO DATA
 4057 025346 012700 000004 MOV #4,RO ;LOAD CHARACTER COUNT
 4058 025352 004737 033176 JSR PC,SYNLD ;LOAD 2 FLAG CHARACTERS IN OUT SILO
 4059 025356 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUTRDY
 4060 025362 004537 033332 JSR RS,MESLD ;LOAD SILO WITH 4 CHAR MESS
 4061 025366 033614 MESDAT ;ADDRESS OF MESSAGE
 4062 025370 000004 4 ;NUMBER OF CHARACTERS
 4063 025372 004737 033306 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
 4064 025376 004737 033306 JSR PC,EOM
 4065 025402 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR
 4066 025406 104415 000115 DATACLK,115 ;CLOCK DATA
 4067 025412 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
 4068 025416 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK FC=5304
 4069 025420 021204 021204 GET IN DATA
 4070 025422 018104 000004 PUT "FOUND" IN R4

220MF MACY11 30(1046) 11-JUL-77 11:59 PAGE 77
 220ME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0097

4071	025426	112205			MOV	(R2)+, R5	PUT "EXPECTED" IN R5
4072	025430	120504			CMPB	R5, R4	COMPARE RECEIVED DATA
4073	025432	001401			BEQ	1\$	BR IF OK
4074	025434	104010			HLT	10	DATA ERROR
4075	025436	005300			DEC	R0	DEC CHARACTER COUNT
4076	025440	001364			BNE	3\$	BR IF NOT DONE YET
4077					;CHECK TO SEE THAT IN BCC MATCH IS SET		
4078							
4079							
4080	025442	004737	032652		JSR	PC, INRDY	WAIT FOR INRDY
4081	025446	104414			ROMCLK	021204	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4082	025450	021204			021204		GET FIRST HALF OF CRC
4083	025452	116137	000004	001252	MOV	4(R1), TEMP3	PUT IN TEMP3
4084	025460	042737	177400	001252	BIC	#177400, TEMP3	CLEAR HI BYTE
4085	025466	004737	032652		JSR	PC, INRDY	WAIT FOR INRDY
4086	025472	104414			ROMCLK	021244	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4087	025474	021244			021244		
4088	025476	016104	000004		MOV	4(R1), R4	PUT "FOUND" IN R4
4089	025502	042704	000374		BIC	#374, R4	CLEAR UNWANTED BITS
4090	025506	02705	000003		MOV	#3, R5	PUT "EXPECTED" IN R5
4091	025512	120504			CMPB	R5, R4	ARE IN BCC MATCH AND BLOCK END SET?
4092	025514	001401			BEQ	25\$	
4093	025516	104042			HLT	42	;IN BCC MATCH ERROR
4094	025520						
4095	025520	104414					NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4096	025522	021204					GET LAST HALF
4097	025524	104400					SCOPE THIS TEST
4098							
4099							
4100							***** TEST 55 *****
4101							*BITSTUFF EOM FUNCTION TEST
4102							*THIS TEST LOADS OUT SILO WITH: 2 FLAGS, 4 CHAR MESSAGE, EOM
4103							*4 CHARACTER MESS, EOM. THE DATA STREAM IS CHECKED TO BE
4104							*4 CHAR BCC FLAG, 4 CHAR BCC FLAG MARKS. THIS TEST VERIFY'S THAT
4105							*THE CHARACTERS LOADED WITH EOM SET ARE LCST
4106							*ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
4107							*THE FOUR CHARACTER MESSAGE IS 0, 125, 252, 377
4108							*RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
4109							*****
4110							
4111							; TEST 55
4112							-----
4113	025526	012737	000055	001226	TST55:	MOV #55, TSTNO	
4114	025534	012737	027126	001216		MOV #TST56, NEXT	R1 CONTAINS BASE DMCII ADDRESS
4115							MASTER CLEAR DMCII
4116	025542	104412			MSTCLR		CLEAR PORT4
4117	025544	005061	000004		CLR	4(R1)	NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4118	025550	104414			ROMCLK		PUT LINE UNIT IN BITSTUFF MODE
4119	025552	122117			122117		DO THIS AFTER MODE IS SET
4120	025554	004737	033374		JSR	PC, CLRIO	CONSECUTIVE 1'S COUNTER INIT TO 0
4121	025560	005037	033612		CLR	BITCON	
4122							
4123							;LOAD OUT DATA SILO
4124							
4125	025564	012711	004000		MOV	#BIT11, (R1)	SET LINE UNIT LOOP
4126	025570	012704	C33E14		MOV	#MESCAT, R4	LOAD PCINTER TO DATA

4127	025574	005037	025724		CLR	10\$:CLEAR SOFT BCC
4128	025600	005137	025724		COM	10\$:START AT -1
4129	025604	012700	000004		MOV	#4, R0	:LOAD CHARACTER COUNT
4130	025610	004737	033176		JSR	PC,SYNLD	:LOAD 2 FLAG CHARACTERS IN OUT SILC
4131	025614	004737	032176		JSR	PC,OUTRDY	:WAIT FOR OUTRDY
4132	025620	004537	033332		JSR	R5,MESLD	:LOAD SILO WITH 4 CHAR MESS
4133	025624	033614		MESDAT			:ADDRESS OF MESSAGE
4134	025626	000004			4		:NUMBER OF CHARACTERS
4135	025630	004737	033306		JSR	PC,EOM	:LOAD GARBAGE CHARACTER, WITH EOM SET
4136	025634	004737	033306		JSR	PC,EOM	
4137	025640	004537	033332		JSR	R5,MESLD	:LOAD FOUR MORE CHARACTERS
4138	025644	033614		MESDAT			:ADDRESS OF MESSAGE
4139	025646	000004			4		:NUMBER OF CHACTERS
4140	025650	004737	033306		JSR	PC,EOM	:SET EOM
4141	025654	004737	033306		JSR	PC,EOM	:SET EOM
4142	025660	004737	032044		JSR	PC,OCOR	:WAIT FOR OCOR
4143	025664	005003			CLR	R3	:CLEAR BIT COUNTER
4144	025666	104415	000022		DATACLK,	22	:CLOCK DATA
4145	025672	112405			MOVB	(R4)+, R5	:LOAD R5 WITH CHAR
4146	025674	010502			MOV	R5,R2	:LOAD R2 WITH CHAR
4147							
4148							:CHECK FIRST FOUR CHARACTER MESSAGE
4149							:IN THE BIT WINDOW (0,125,252,377)
4150							
4151	025676	010537	025772		MOV	R5,71\$:LOAD FOR STUFF CHECK
4152	025702	012737	102010	033300	MOV	#CRC,CCITT,XPOLY	:LOAD POLYNOMIAL
4153	025710	010537	025722		MOV	R5,67\$:LOAD SOFT CHAR FOR BCC
4154	025714	004537	032706		JSR	R5,SIMBCC	:CALCULATE SOFT BCC
4155	025720	000010			10		:SHIFT COUNT
4156	025722	000000			O		:CHARACTER
4157	025724	000000			O		:OLD BCC
4158	025726	013737	033032	025724	MOV	CALBCC,10\$:LOAD SOFT BCC FOR NEXT SHIFT
4159	025734	104415	000001		64\$:	DATACLK,	:SHIFT DATA IN TO BIT WINDOW
4160	025740	106002			RORB	R2	:SHIFT SOFT DATA
4161	025742	103005			BCC	65\$:BR IF A SPACE
4162	025744	004737	032012		JSR	PC,GETSI	:LOOK AT BIT WINDOW
4163	025750	103406			BCS	66\$:BR IF OK (MARK)
4164	025752	104006			HLT	6	:ERROR, BIT WINDOW WAS A SPACE
4165	025754	000404			BR	66\$:CONTINUE
4166	025756	004737	032012		65\$:	JSR	:LOOK AT BIT WINDOW
4167	025762	103001			BCC	66\$:BR IF OK (SPACE)
4168	025764	104006			HLT	6	:ERROR, BIT WINDOW WAS A MARK
4169	025766				66\$:		
4170	025766	004537	033474		JSR	R5,STFFCK	
4171	025772	000000			71\$:	O	
4172	025774	000001				I	
4173	025776	110237	025772		MOVB	R2,71\$:SHIFT FOR NEXT STUFF CHECK
4174	026002	005203			INC	R3	:BUMP BIT COUNTER
4175	026004	022703	000010		CMP	#10,R3	:DONE FULL 8 BITS YET
4176	026010	001351			BNE	64\$:BR IF NO
4177	026012	005003			CLR	R3	:CLEAR BIT COUNTER
4178	026014	005300			DEC	R0	:DEC CHARACTER COUNT
4179	026016	001325			BNE	12\$:BR IF NOT DONE YET
4180							
4181							
4182							

:CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW

4183	026020	005137	033032		COM	CALBCC	;ADJUST BCC FOR SDLC
4194	026024	013700	033032		MOV	CALBCC.R0	;PUT BCC IN R0
4185	026030	010037	026072		MOV	R0,72\$;LOAD BCC FOR STUFF CHECK
4186	026034	104415	000001		69\$: DATACLK.	1	;SHIFT HARDWARE BCC
4187	026040	006000			ROR	R0	;SHIFT SOFT BCC
4188	026042	103005			BCC	69\$;BR IF CARRY CLEAR
4189	026044	004737	032012		JSR	PC,GETSI	;LOOK AT BIT WINDOW
4190	026050	103406			BCS	70\$;BR IF OK (MARK)
4191	026052	104014			HLT	14	;ERROR, CRC WRONG (SPACE)
4192	026054	000404			BR	70\$;CONTINUE
4193	026056	004737	032012		69\$: JSR	PC,GETSI	;LOOK AT BIT WINDOW
4194	026062	03001			BCC	70\$;BR IF OK (SPACE)
4195	026064	04014			HLT	14	;ERROR, CRC WRONG (MARK)
4196	026066	004537	033474		70\$: JSR	R5,STFFCK	;CHECK BCC CHAR FOR ZERO STUFFS
4198	026072	000000			72\$: O		;CHARACTER
4199	026074	000001			1		;SHIFT COUNT
4200	026076	010037	026072		MOV	R0,72\$;SHIFT SOFTBCC ONCE
4201	026102	005203			INC	R3	;BUMP BIT COUNTER
4202	026104	022703	000020		CMP	#20,R3	;FINISHED BCC YET?
4203	026110	001351			BNE	68\$;BR IF NO
4204	026112	005003			CLR	R3	;CLEAR BIT COUNTER
4205							;CHECK FOR FLAG TO FOLLOW BCC
4207	026114	012737	000176	001252			
4209	026122	104415	000001		73\$: MOV	#18<01111110>,TEMP3	;PUT FLAG CHARACTER IN TEMP3
4210	026126	106037	001252		DATACLK.	1	;CLOCK FLAG ONCE
4211	026132	103405			RORB	TEMP3	;SHIFT SOFT FLAG
4212	026134	004737	032012		BCS	74\$;BR IF BIT IS MARK
4213	026140	103006			JSR	PC,GETSI	;LOOK AT BIT WINDOW
4214	026142	104026			BCC	75\$;BR IF OK
4215	026144	000404			HLT	2E	;ERROR IN FLAG CHAR
4216	026146	004737	032012		BR	75\$	
4217	026152	103401			74\$: JSR	PC,GETSI	;LOOK AT BIT WINDOW
4218	026154	104026			BCS	75\$;BR IF OK
4219	026156	005203			HLT	2E	;ERROR IN FLAG CHAR
4220	026160	022703	000010		75\$: INC	R3	;INC BIT COUNT
4221	026164	C01356			CMP	#10,R3	;FLAG DONE YET?
4222	026166	005003			BNE	23\$;BR IF NO
4223	026170	012700	000004		CLR	R3	;CLEAR BIT COUNT
4224	026174	012704	033E14		MOV	#4,R0	;RESET CHARACTER COUNTER
4225	026200	005037	026242		MOV	#MESDAT,R4	;LOAD MESSAGE POINTER
4226	026204	005137	026242		CLR	11\$;CLR SOFT BCC
4227	026210	112405			COM	11\$;ADJUST TO -1 FOR SDLC
4228	026212	010502			!3\$: MOV	(R4)+,R5	;LOAD CHAR IN R5
					MCV	R5,R2	;LOAD CHAR IN R2
4230							;CHECK SECOND MESSAGE IN THE BIT WINDOW (0.125.252.377)
4231	026214	010537	026310				
4233	026220	012737	102010	033030	MOV	R5,83\$;LOAD FOR STUFF CHECK
4234	026226	010537	026240		MOV	#CRC.CCITT.XPOLY	;LOAD POLYNOMIAL
4235	026232	004537	C32706		MOV	R5,79\$;LOAD SOFT CHAR FOR BCC
4236	026238	000010			JSR	R5,SIMBCC	;CALCULATE SOFT BCC
4237	026240	000000			10		;SHIFT COUNT
4238	026242	000000			79\$: O		;CHARACTER
					11\$: O		;OLD BCC

JOS

026MF MACY11 30(1046) 11-JUL-77 11:59 PAGE 90
026ME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0100

4239 026244 013737 033032 026242		76\$: MOV DATACLK, CALBCC,1!\$; LOAD SOFT BCC FOR NEXT SHIFT	
4240 026252 104415 000001		RORB R2	; SHIFT DATA IN TO BIT WINDOW	
4241 026256 106002		BCC 77\$; SHIFT SOFT DATA	
4242 026260 103005		JSR PC, GETSI	; BR IF A SPACE	
4243 026262 004737	032012	BCS 78\$; LOOK AT BIT WINDOW	
4244 026266 103406		HLT 6	; BR IF OK (MARK)	
4245 026270 104006		BR 78\$; ERROR, BIT WINDOW WAS A SPACE	
4246 026272 000404		77\$: JSR PC, GETSI	; CONTINUE	
4247 026274 004737	032012	BCC 78\$; LOOK AT BIT WINDOW	
4248 026300 103001		HLT 6	; BR IF OK (SPACE)	
4249 026302 104006		78\$: JSR RS, STFFCK	; ERROR, BIT WINDOW WAS A MARK	
4250 026304		83\$: I		
4251 026304 004537	033474	MOV8 R2, 83\$; SHIFT FOR NEXT STUFF CHECK	
4252 026310 000000		INC R3	; BUMP BIT COUNTER	
4253 026312 000001		CMP #10, R3	; DONE FULL 8 BITS YET	
4254 026314 110237	026310	BNE 76\$; BR IF NO	
4255 026320 005203		CLR R3	; CLEAR BIT COUNTER	
4256 026322 022703	000010	DEC R0	; DEC CHARACTER COUNT	
4257 026326 001351		BNE 13\$; BR IF NOT DONE YET	
4258 026330 005003		; CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW		
4259 026332 005300		COM CALBCC	; ADJUST BCC FOR SDLC	
4260 026334 001325		MOV CALBCC, R0	; PUT BCC IN R0	
4261		MOV R0, 84\$; LOAD BCC FOR STUFF CHECK	
4262		DATACLK,1	; SHIFT HARDWARE BCC	
4263		ROR R0	; SHIFT SOFT BCC	
4264 026336 005137	033032	BCC 81\$; BR IF CARRY CLEAR	
4265 026342 013700	033032	JSR PC, GETSI	; LOOK AT BIT WINDOW	
4266 026346 010037	026410	BCS 82\$; BR IF OK (MARK)	
4267 026352 104415	000001	HLT 14	; ERROR, CRC WRONG (SPACE)	
4268 026356 006000		BR 82\$; CONTINUE	
4269 026360 103005		JSR PC, GETSI	; LOOK AT BIT WINDOW	
4270 026362 004737	032012	BCC 82\$; BR IF OK (SPACE)	
4271 026366 103406		HLT 14	; ERROR, CRC WRONG (MARK)	
4272 026370 104014		81\$: JSR RS, STFFCK	; CHECK BCC CHAR FOR ZERO STUFFS	
4273 026372 000404		82\$: I	; CHARACTER	
4274 026374 004737	032012	MOV R0, 84\$; SHIFT COUNT	
4275 026400 103001		INC R3	; SHIFT SOFTBCC ONCE	
4276 026402 104014		CMP #20, R3	; BUMP BIT COUNTER	
4277 026404		BNE 80\$; FINISHED BCC YET?	
4278 026404 004537	033474	CLR R3	; BR IF NO	
4279 026410 000000		84\$: JSR RS, STFFCK	; CLEAR BIT COUNTER	
4280 026412 000001		I		
4281 026414 010037	026410	MOV R0, 84\$		
4282 026420 005203		INC R3		
4283 026422 022703	000020	CMP #20, R3		
4284 026426 001351		BNE 80\$		
4285 026430 005003		CLR R3		
4286		; CHECK FOR FLAG TO FOLLOW BCC		
4287		MOV #18 0111110, TEMP3	; PUT FLAG CHARACTER IN TEMP3	
4288 026432 012737	000176 001252	DATACLK, !	; CLOCK FLAG ONCE	
4289 026440 104415	000001	RORB TEMP3	; SHIFT SOFT FLAG	
4290 026444 106037	001252	BCS 96\$; BR IF BIT IS MARK	
4291 026444 103405		JSR PC, GETSI	; LOOK AT BIT WINDOW	
4292 026452 004737	032012	BCC 97\$; BR IF CR	
4293 026456 103006				

4295	026460	104026			HLT	26	;ERROR IN FLAG CHAR
4296	026462	000404			BR	87\$	
4297	026464	004737	032012	86\$:	JSR	PC, GETSI	;LOOK AT BIT WINDOW
4298	026470	103401			BCS	87\$;BR IF OK
4299	026472	104026			HLT	26	;ERROR IN FLAG CHAR
4300	026474	005203		87\$:	INC	R3	;INC BIT COUNT
4301	026476	022703	000010		CMP	#10,R3	;FLAG DONE YET?
4302	026502	001356			BNE	85\$;BR IF NO
4303	026504	005003			CLR	R3	;CLEAR BIT COUNT
4304							
4305					;CHECK TO SEE IF TRANSMITTER IS MARKING		
4306							
4307	026506	104415	000001	2\$:	DATACLK,	1	;CLOCK TRANSMITTER
4308	026512	004737	032012		JSR	PC, GETSI	;LOOK AT WINDOW
4309	026516	103401			BCS	3\$;IT SHOULD BE MARKING
4310	026520	104024			HLT	24	;ERROR, BIT WAS A SPACE
4311	026522	005203		3\$:	INC	R3	;BUMP BIT COUNTER
4312	026524	022703	000007		CMP	#7,R3	;DONE YET
4313	026530	001366			BNE	2\$;BR IF NO
4314	026532	104415	000010		DATACLK,	10	;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4315	026536	005003			CLR	R3	;CLEAR BIT COUNTER
4316	026540	104415	000001	4\$:	DATACLK,	1	;SHIFT OUT NEXT BIT
4317	026544	004737	032012		JSR	PC, GETSI	;LOOK AT BIT WINDOW
4318	026550	103401			BCS	.+4	;BR IF IT IS A MARK
4319	026552	104024			HLT	24	;ERROR, TRANSMITTER IS NOT MARKING
4320	026554	005203			INC	R3	;INC BIT COUNT
4321	026556	022703	000020		CMP	#20,R3	;DONE YET?
4322	026562	001366			BNE	4\$;BR IF NO
4323							
4324					;CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE		
4325					;WAS RECEIVED CORRECTLY (0,125,252,377)		
4326							
4327	026564	104415	000001		DATACLK,	1	;GET LAST BIT IN RECEIVER
4328	026570	012703	000004		MOV	#4,R3	;R3=CHARACTER COUNT
4329	026574	012702	033614		MOV	#MESDAT,R2	;LOAD MESSAGE POINTER IN R2
4330	026600	004737	032652	40\$:	JSR	PC, INRDY	;WAIT FOR INRDY
4331	026604	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4332	026606	021204			021204		
4333	026610	016104	000004		MOV	4(R1),R4	;PUT "FOUND" IN R4
4334	026614	112205			MOV	(R2)+,RS	;PUT "EXPECTED" IN RS
4335	026616	120504			CMPB	RS,R4	;IS RECEIVED DATA CORRECT?
4336	026620	001401			BEQ	41\$;BR IF YES
4337	026622	104010			HLT	10	;RECEIVE DATA ERROR
4338	026624	005303		41\$:	DEC	R3	;DEC CHARACTER COUNT
4339	026626	001364			BNE	40\$;BR IF NOT DONE YET
4340							
4341					;CHECK TO SEE THAT IN BCC MATCH IS SET		
4342					;AND THAT THE BCC WAS RECEIVED CORRECTLY		
4343							
4344	026630	004737	032652		JSR	PC, INRDY	;WAIT FOR INRDY
4345	026634	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4346	026636	021204			021204		;GET FIRST HALF OF CRC
4347	026640	116137	000004	001252	MOV	4(R1),TEMP3	;PUT IN TEMP3
4348	026646	042737	177400	001252	BIC	#177400,TEMP3	;CLEAR HI BYTE
4349	026654	004737	032652		JSR	PC, INRDY	;WAIT FOR INRDY
4350	026660	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

4351	026662	021244		021244			
4352	026664	016104	000004	MOV	4(R1), R4	PUT "FOUND" IN R4	
4353	026670	042704	000374	BIC	#374, R4	CLEAR UNWANTED BITS	
4354	026674	012705	000003	MOV	#3, R5	PUT "EXPECTED" IN R5	
4355	026700	120504		CMPB	R5, R4	ARE IN BCC MATCH AND BLOCK END SET?	
4356	026702	001401		BEQ	50\$		
4357	026704	104042		HLT	42	; IN BCC MATCH ERROR	
4358	026706						
4359	026706	104414		50\$: ROMCLK		; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4360	026710	021204		021204		; GET LAST HALF	
4361	026712	116137	000004	MOV8	4(R1), TEMP2+1	; PUT IN TEMP2	
4362	026720	042737	000377	BIC	#377, TEMP2	CLEAR LO BYTE	
4363	026726	053737	001250	BIS	TEMP2, TEMP3	16 BIT BCC NOW IN TEMP3	
4364	026734	023737	033032	CMP	CALBCC, TEMP3	IS IT CORRECT?	
4365	026742	001401		BEQ	42\$; BR IF OK	
4366	026744	104027		HLT	27		
4367							
4368						; CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE	
4369						; WAS RECEIVED CORRECTLY (0,125,252,377)	
4370							
4371	026746	012703	000004	42\$: MOV	#4, R3	; R3=CHARACTER COUNT	
4372	026752	012702	033614	MOV	#MESDAT, R2	; LOAD MESSAGE POINTER IN R2	
4373	026756	004737	032652	JSR	PC, INRDY	; WAIT FOR INRDY	
4374	026762	104414		ROMCLK		; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4375	026764	021204		021204			
4376	026766	016104	000004	MOV	4(R1), R4	; PUT "FOUND" IN R4	
4377	026772	112205		MOV8	(R2)+, R5	; PUT "EXPECTED" IN R5	
4378	026774	120504		CMPB	R5, R4	; IS RECEIVED DATA CORRECT?	
4379	026776	001401		BEQ	44\$; BR IF YES	
4380	027000	104010		HLT	10	; RECEIVE DATA ERROR	
4381	027002	005303		DEC	R3	; DEC CHARACTER COUNT	
4382	027004	001364		BNE	43\$; BR IF NOT DONE YET	
4383							
4384						; CHECK TO SEE THAT IN BCC MATCH IS SET	
4385						; AND THAT THE BCC WAS RECEIVED CORRECTLY	
4386							
4387	027006	004737	032652	JSR	PC, INRDY	; WAIT FOR INRDY	
4388	027012	104414		ROMCLK		; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4389	027014	021204		021204		; GET FIRST HALF OF CRC	
4390	027016	116137	000004	MOV8	4(R1), TEMP3	; PUT IN TEMP3	
4391	027024	042737	177400	BIC	#177400, TEMP3	; CLEAR HI BYTE	
4392	027032	004737	032652	JSR	PC, INRDY	; WAIT FOR INRDY	
4393	027036	104414		ROMCLK		; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4394	027040	021244		021244			
4395	027042	016104	000004	MOV	4(R1), R4	; PUT "FOUND" IN R4	
4396	027046	042704	000374	BIC	#374, R4	CLEAR UNWANTED BITS	
4397	027052	012705	000003	MOV	#3, R5	PUT "EXPECTED" IN R5	
4398	027056	120504		CMPB	R5, R4	ARE IN BCC MATCH AND BLOCK END SET?	
4399	027060	001401		BEQ	51\$		
4400	027062	104042		HLT	42	; IN BCC MATCH ERROR	
4401	027064	104414					
4402	027064	104414		51\$: ROMCLK		; NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
4403	027066	021204		021204		; GET LAST HALF	
4404	027070	116137	000004	MOV8	4(R1), TEMP2+1	; PUT IN TEMP2	
4405	027076	042737	000377	BIC	#377, TEMP2	CLEAR LO BYTE	
4406	027104	053737	001250	BIS	TEMP2, TEMP3	16 BIT BCC NOW IN TEMP3	

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 83
 DZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0103

```

4407 027112 023737 033032 001252      CMP    CALBCC,TEMP3   ;IS IT CORRECT?
4408 027120 001401                      BEQ    $5                   ;BR IF OK
4409 027122 104027                      HLT    27
4410 027124 104400                      SCOPE
4411
4412
4413 ;*****TEST 56*****
4414 ;*BITSTUFF EOM FUNCTION TEST
4415 ;*THIS TEST LOADS OUT SILO WITH: 2 FLAGS, 4 CHAR MESSAGE,EOM
4416 ;*SOM,4 CHAR MESS,EOM. THE DATA STREAM IS CHECKED TO BE
4417 ;*4 CHAR BCC FLAG,4 CHAR BCC FLAG MARKS. THIS TEST VERIFY'S THAT
4418 ;*THE CHARCTERS LOADED WITH EOM SET ARE LOST
4419 ;*ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
4420 ;*ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
4421 ;*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
4422 ;*RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
4423 ;*****TEST 56*****
4424
4425 ; TEST 56
4426
4427 027126 012737 000056 001226      TST56: MOV    #56,TSTNO
4428 027134 012737 030606 001216          MOV    #T$57,NEXT      ;R1 CONTAINS BASE DMC11 ADDRESS
4429
4430 027142 104412                      MSTCLR
4431 027144 005061 000004          CLR    4(R1)           ;MASTER CLEAR DMC11
4432 027150 104414                      ROMCLK
4433 027152 122117                      122117           ;CLEAR PORT4
4434 027154 004737 033374          JSR    PC,CLRIO        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4435 027160 005037 033612          CLR    BITCON          ;PUT LINE UNIT IN BITSTUFF MODE
4436
4437 ;LOAD OUT DATA SILO
4438
4439 027164 012711 004000          MOV    #BIT11,(R1)     ;DO THIS AFTER MODE IS SET
4440 027170 012704 033614          MOV    #MESDAT,R4      ;CONSECUTIVE 1'S COUNTER INIT TO 0
4441 027174 005037 027330          CLR    10$              ;MASTER CLEAR DMC11
4442 027200 005137 027330          COM    10$              ;CLEAR SOFT BCC
4443 027204 012700 000004          MOV    #4,RO           ;START AT -1
4444 027210 004737 033176          JSR    PC,SYNLD        ;LOAD CHARACTER COUNT
4445 027214 004737 032176          JSR    PC,OUTRDY       ;LOAD 2 FLAG CHARACTERS IN OUT SILO
4446 027220 004537 033332          JSR    R5,MESLD        ;WAIT FOR OUTRDY
4447 027224 033614              MESDAT           ;LOAD SILO WITH 4 CHAR MESS
4448 027226 000004              4                 ;ADDRESS OF MESSAGE
4449 027230 004737 033306          JSR    PC,EOM          ;NUMBER OF CHARACTERS
4450 027234 004737 033306          JSR    PC,EOM          ;LOAD GARBAGE CHARACTER, WITH EOM SET
4451 027240 004737 033256          JSR    PC,SOM          ;LOAD GARBAGE CHAR WITH SOM SET
4452 027244 004537 033332          JSR    R5,MESLD        ;LOAD FOUR MORE CHARACTERS
4453 027250 033614              MESDAT           ;ADDRESS OF MESSAGE
4454 027252 000004              4                 ;NUMBER OF CHARACTERS
4455 027254 004737 033306          JSR    PC,EOM          ;SET EOM
4456 027260 004737 033306          JSR    PC,EOM          ;SET EOM
4457 027264 004737 032044          JSR    PC,OCOR         ;WAIT FOR OCOR
4458 027270 005003              CLR    R3               ;CLEAR BIT COUNTER
4459 027272 104415 000022          DATACLK,22        ;CLOCK DATA
4460 027276 112405              MOVB  (R4)+,R5      ;LOAD R5 WITH CHAR
4461 027300 010502              MOV    R5,R2          ;LOAD R2 WITH CHAR
4462

```

BASIC RECEIVER TESTS

```

4463                                ;CHECK FIRST FOUR CHARACTER MESSAGE
4464                                ;IN THE BIT WINDOW (0,125,252,377)
4465
4466 027302 010537 027376          MOV    R5.71$      ;LOAD FOR STUFF CHECK
4467 027306 012737 102010 033030   MOV    #CRC.CCITT,XPOLY ;LOAD POLYNOMIAL
4468 027314 010537 027326          MOV    R5.67$      ;LOAD SOFT CHAR FOR BCC
4469 027320 004537 032706          JSR    R5.SIMBCC   ;CALCULATE SOFT BCC
4470 027324 000010                 10                ;SHIFT COUNT
4471 027326 000000                 0                 ;CHARACTER
4472 027330 000000                 0                 ;OLD BCC
4473 027332 013737 033032 027330   67$:  MOV    CALBCC,10$  ;LOAD SOFT BCC FOR NEXT SHIFT
4474 027340 104415 000001          10$:  DATACLK,1       ;SHIFT DATA IN TO BIT WINDOW
4475 027344 106002                 ROR8   R2           ;SHIFT SOFT DATA
4476 027346 103005                 BCC   65$          ;BR IF A SPACE
4477 027350 004737 032012          JSR    PC.GETSI   ;LOOK AT BIT WINDOW
4478 027354 103406                 BCS   66$          ;BR IF OK (MARK)
4479 027356 104006                 HLT   6             ;ERROR, BIT WINDOW WAS A SPACE
4480 027360 000404                 BR    66$          ;CONTINUE
4481 027362 004737 032012          65$:  JSR    PC.GETSI  ;LOOK AT BIT WINDOW
4482 027366 103001                 BCC   66$          ;BR IF OK (SPACE)
4483 027370 104006                 HLT   6             ;ERROR, BIT WINDOW WAS A MARK
4484 027372                         JSR    R5.STFFCK
4485 027372 004537 033474          71$:  0
4486 027376 000000                 1
4487 027400 000001
4488 027402 110237 027376          MOVB   R2,71$      ;SHIFT FOR NEXT STUFF CHECK
4489 027406 005203                 INC    R3           ;BUMP BIT COUNTER
4490 027410 022703 000010          CMP    #10,R3     ;DONE FULL 8 BITS YET
4491 027414 001351                 BNE   64$          ;BR IF NO
4492 027416 005003                 CLR    R3           ;CLEAR BIT COUNTER
4493 027420 005300                 DEC    R0           ;DEC CHARACTER COUNT
4494 027422 001325                 BNE   12$          ;BR IF NOT DONE YET
4495
4496                                ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4497
4498 027424 005137 033032          COM    CALBCC      ;ADJUST BCC FOR SDLC
4499 027430 013700 033032          MOV    CALBCC,R0   ;PUT BCC IN R0
4500 027434 010037 027476          MOV    R0,72$      ;LOAD BCC FOR STUFF CHECK
4501 027440 104415 000001          58$:  DATACLK,1       ;SHIFT HARDWARE BCC
4502 027444 006000                 ROR    R0           ;SHIFT SOFT BCC
4503 027446 103005                 BCC   69$          ;BR IF CARRY CLEAR
4504 027450 004737 032012          JSR    PC.GETSI   ;LOOK AT BIT WINDOW
4505 027454 103406                 BCS   70$          ;BR IF OK (MARK)
4506 027456 104014                 HLT   14          ;ERROR, CRC WRONG (SPACE)
4507 027460 000404                 BR    70$          ;CONTINUE
4508 027462 004737 032012          69$:  JSR    PC.GETSI  ;LOOK AT BIT WINDOW
4509 027466 103001                 BCC   70$          ;BR IF OK (SPACE)
4510 027470 104014                 HLT   14          ;ERROR, CRC WRONG (MARK)
4511 027472
4512 027472 004537 033474          70$:  JSR    R5.STFFCK ;CHECK BCC CHAR FOR ZERO STUFFS
4513 027476 000000                 0
4514 027500 000001                 1
4515 027502 010037 027476          MOV    R0,72$      ;SHIFT SOFTBCC ONCE
4516 027506 005203                 INC    R3           ;BUMP BIT COUNTER
4517 027510 022703 000020          CMP    #20,R3     ;FINISHED BCC YET?
4518 027514 001351                 BNE   68$          ;BR IF NO

```

4519 027516 005003 CLR R3 ;CLEAR BIT COUNTER
 4520
 4521
 4522
 4523 027520 012737 000176 001252 73\$: MOV #18<0111:110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
 4524 027526 104415 000001 DATACLK, 1 ;CLOCK FLAG ONCE
 4525 027532 106037 001252 RORB TEMP3 ;SHIFT SOFT FLAG
 4526 027536 103405 BCS 74\$;BR IF BIT IS MARK
 4527 027540 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
 4528 027544 103006 BCC 75\$;BR IF OK
 4529 027546 104026 HLT 26 ;ERROR IN FLAG CHAR
 4530 027550 000404 BR 75\$
 4531 027552 004737 032012 74\$: JSR PC,GETSI ;LOOK AT BIT WINDOW
 4532 027556 103401 BCS 75\$;BR IF OK
 4533 027560 10402E HLT 26 ;ERROR IN FLAG CHAR
 4534 027562 005203 INC R3 ;INC BIT COUNT
 4535 027564 022703 000010 CMP #10,R3 ;FLAG DONE YET?
 4536 027570 001356 BNE 73\$;BR IF NO
 4537 027572 005003 CLR R3 ;CLEAR BIT COUNT
 4538
 4539 ;CHECK FOR ANOTHER FLAG CAUSED BY THE SOM
 4540
 4541 027574 012737 000176 001252 76\$: MOV #18<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
 4542 027602 104415 000001 DATACLK, 1 ;CLOCK FLAG ONCE
 4543 027606 106037 001252 RORB TEMP3 ;SHIFT SOFT FLAG
 4544 027612 103405 BCS 77\$;BR IF BIT IS MARK
 4545 027614 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
 4546 027620 103006 BCC 78\$;BR IF OK
 4547 027622 104026 HLT 26 ;ERROR IN FLAG CHAR
 4548 027624 000404 BR 78\$
 4549 027626 004737 032012 77\$: JSR PC,GETSI ;LOOK AT BIT WINDOW
 4550 027632 103401 BCS 78\$;BR IF OK
 4551 027634 104026 HLT 26 ;ERROR IN FLAG CHAR
 4552 027636 005203 INC R3 ;INC BIT COUNT
 4553 027640 022703 000010 78\$: CMP #10,R3 ;FLAG DONE YET?
 4554 027644 001356 BNE 76\$;BR IF NO
 4555 027646 005003 CLR R3 ;CLEAR BIT COUNT
 4556 027650 012700 000004 MOV #4, R0 ;RESET CHARACTER COUNTER
 4557 027654 012704 033614 MOV #MESSDAT, R4 ;LOAD MESSAGE POINTER
 4558 027660 005037 027722 CLR 11\$;CLR SOFT BCC
 4559 027664 005137 027722 COM 11\$;ADJUST TO -1 FOR SDLC
 4560 027670 112405 MOV B (R4)+, R5 ;LOAD CHAR IN R5
 4561 027672 010502 MOV R5, R2 ;LOAD CHAR IN R2
 4562
 4563 ;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377).
 4564
 4565 027674 010537 027770 033030 MOV R5, 86\$;LOAD FOR STUFF CHECK
 4566 027700 012737 102010 033030 MOV #CRC_CCITT, XPOLY ;LOAD POLYNOMIAL
 4567 027706 010537 027720 MOV R5, 82\$;LOAD SOFT CHAR FOR BCC
 4568 027712 004537 032706 JSR R5, SIMBCC ;CALCULATE SOFT BCC
 4569 027716 000010 10 ;SHIFT COUNT
 4570 027720 000000 0 ;CHARACTER
 4571 027722 000000 0 ;OLD BCC
 4572 027724 013737 033032 027722 MOV CALBCC, 11\$;LOAD SOFT BCC FOR NEXT SHIFT
 4573 027732 104415 000001 79\$: DATACLK, 1 ;SHIFT DATA IN TO BIT WINDOW
 4574 027736 106002 RORB R2 ;SHIFT SOFT DATA

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 86
 DZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 0106

4575	027740	103005		BCC	80\$:BR IF A SPACE
4576	027742	004737	032012	JSR	PC, GETSI	:LOOK AT BIT WINDOW
4577	027746	103406		BCS	81\$:BR IF OK (MARK)
4578	027750	104006		HLT	6	:ERROR, BIT WINDOW WAS A SPACE
4579	027752	000404		BR	81\$:CONTINUE
4580	027754	004737	032012	JSR	PC, GETSI	:LOOK AT BIT WINDOW
4581	027760	103001		BCS	81\$:BR IF OK (SPACE)
4582	027762	104006		HLT	6	:ERROR, BIT WINDOW WAS A MARK
4583	027764					
4584	027764	004537	033474	JSR	R5, STFFCK	
4585	027770	000000		86\$:	O	
4586	027772	000001			I	
4587	027774	110237	027770	MOV	R2, 86\$:SHIFT FOR NEXT STUFF CHECK
4588	030000	005203		INC	R3	:BUMP BIT COUNTER
4589	030002	022703	000010	CMP	#10, R3	:DONE FULL 8 BITS YET
4590	030006	001351		BNE	79\$:BR IF NO
4591	030010	005003		CLR	R3	:CLEAR BIT COUNTER
4592	030012	005300		DEC	R0	:DEC CHARACTER COUNT
4593	030014	001325		BNE	13\$:BR IF NOT DONE YET
4594						
4595						:CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4596						
4597	030016	005137	033032	COM	CALBCC	:ADJUST BCC FOR SDLC
4598	030022	013700	033032	MOV	CALBCC, R0	:PUT BCC IN R0
4599	030026	010037	030070	MOV	R0, 87\$:LOAD BCC FOR STUFF CHECK
4600	030032	104415	000001	DATACLK,	I	:SHIFT HARDWARE BCC
4601	030036	006000		ROR	R0	:SHIFT SOFT BCC
4602	030040	103005		BCC	84\$:BR IF CARRY CLEAR
4603	030042	004737	032012	JSR	PC, GETSI	:LOOK AT BIT WINDOW
4604	030046	103406		BCS	85\$:BR IF OK (MARK)
4605	030050	104014		HLT	14	:ERROR, CRC WRONG (SPACE)
4606	030052	000404		BR	85\$:CONTINUE
4607	030054	004737	032012	JSR	PC, GETSI	:LOOK AT BIT WINDOW
4608	030060	103001		BCC	85\$:BR IF OK (SPACE)
4609	030062	104014		HLT	14	:ERROR, CRC WRONG (MARK)
4610	030064					
4611	030064	004537	033474	JSR	R5, STFFCK	:CHECK BCC CHAR FOR ZERO STUFFS
4612	030070	000000		87\$:	O	:CHARACTER
4613	030072	000001			I	:SHIFT COUNT
4614	030074	010037	030070	MOV	R0, 87\$:SHIFT SOFTBCC ONCE
4615	030100	005203		INC	R3	:BUMP BIT COUNTER
4616	030102	022703	0000020	CMP	#20, R3	:FINISHED BCC YET?
4617	030106	001351		BNE	83\$:BR IF NO
4618	030110	005003		CLR	R3	:CLEAR BIT COUNTER
4619						
4620						:CHECK FOR FLAG TO FOLLOW BCC
4621						
4622	030112	012737	000176	MOV	\$18<01111110>, TEMP3	:PUT FLAG CHARACTER IN TEMP3
4623	030120	104415	000001	DATACLK,	!	:CLOCK FLAG ONCE
4624	030124	106037	001252	RORB	TEMP3	:SHIFT SOFT FLAG
4625	030130	103405		BCS	89\$:BR IF BIT IS MARK
4626	030132	004737	032012	JSR	PC, GETSI	:LOOK AT BIT WINDOW
4627	030136	103006		BCC	90\$:BR IF OK
4628	030140	104026		HLT	26	:ERROR IN FLAG CHAR
4629	030142	000404		BR	90\$	
4630	030144	004737	032012	JSR	PC, GETSI	:LOOK AT BIT WINDOW

SZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 87
 SZDME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: C107

```

4631 030150 103401
4632 030152 104026
4633 030154 005203
4634 030156 022703 000010
4635 030162 001356
4636 030164 005003

4637
4638 ;CHECK TO SEE IF TRANSMITTER IS MARKING
4639
4640 030166 104415 000001
4641 030172 004737 032012
4642 030176 103401
4643 030200 104024
4644 030202 005203
4645 030204 022703 000007
4646 030210 001366
4647 030212 104415 000010
4648 030216 005003
4649 030220 104415 000001
4650 030224 004737 032012
4651 030230 103401
4652 030232 104024
4653 030234 005203
4654 030236 022703 000020
4655 030242 001366

4656
4657 ;CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
4658 ;WAS RECEIVED CORRECTLY (0,125,252,377)
4659
4660 030244 104415 000001
4661 030250 012703 000004
4662 030254 012702 033614
4663 030260 004737 032652
4664 030264 104414
4665 030266 021204
4666 030270 016104 000004
4667 030274 112205
4668 030276 120504
4669 030300 001401
4670 030302 104010
4671 030304 005303
4672 030306 001364

4673
4674 ;CHECK TO SEE THAT IN BCC MATCH IS SET
4675 ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4676
4677 030310 004737 032652
4678 030314 104414
4679 030316 021204
4680 030320 116137 000004 001252
4681 030326 042737 177400 001252
4682 030334 004737 032652
4683 030340 104414
4684 030342 021244
4685 030344 016104 000004
4686 030350 042704 000374

      90$    BCS   90$    ;BR IF OK
      HLT   26    ;ERROR IN FLAG CHAR
      INC   R3    ;INC BIT COUNT
      CMP   #10,R3 ;FLAG DONE YET?
      BNE   88$    ;BR IF NO
      CLR   R3    ;CLEAR BIT COUNT

      ;CHECK TO SEE IF TRANSMITTER IS MARKING

      2$:    DATACLK,          ;CLOCK TRANSMITTER
              JSR    PC,GETSI 1 ;LOOK AT WINDOW
              BCS   3$    ;IT SHOULD BE MARKING
              HLT   24    ;ERROR BIT WAS A SPACE
              INC   R3    ;BUMP BIT COUNTER
              CMP   #7,R3  ;DONE YET
              BNE   2$    ;BR IF NO
              DATACLK,          ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
              CLR    R3   10 ;CLEAR BIT COUNTER
              DATACLK,          ;SHIFT OUT NEXT BIT
              JSR    PC,GETSI 1 ;LOOK AT BIT WINDOW
              BCS   .4$    ;BR IF IT IS A MARK
              HLT   24    ;ERROR, TRANSMITTER IS NOT MARKING
              INC   R3    ;INC BIT COUNT
              CMP   #20,R3 ;DONE YET?
              LIE   4$    ;BR IF NO

      ;CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
      ;WAS RECEIVED CORRECTLY (0,125,252,377)

      40$:   DATACLK,          ;GET LAST BIT IN RECEIVER
              MOV    #4,R3   ;R3=CHARACTER COUNT
              MOV    #MESDAT,R2 ;LOAD MESSAGE POINTER IN R2
              JSR    PC,INRDY ;WAIT FOR INRDY
              ROMCLK 021204 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
              MOV    4(R1),R4 ;PUT "FOUND" IN R4
              MOVB   (R2)+,R5 ;PUT "EXPECTED" IN R5
              CMPB   R5,R4   ;IS RECEIVED DATA CORRECT?
              BEQ    41$    ;BR IF YES
              HLT   10    ;RECEIVE DATA ERROR
              DEC    R3    ;DEC CHARACTER COUNT
              BNE   40$    ;BR IF NOT DONE YET

      ;CHECK TO SEE THAT IN BCC MATCH IS SET
      ;AND THAT THE BCC WAS RECEIVED CORRECTLY

      JSR    PC,INRDY ;WAIT FOR INRDY
      ROMCLK 021204 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      MOV    4(R1),TEMP3 ;GET FIRST HALF OF CRC
      BIC    #177400,TEMP3 ;PUT IN TEMP3
      JSR    PC,INRDY ;CLEAR HI BYTE
      ROMCLK 021244 ;WAIT FOR INRDY
      MOV    4(R1),P4 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      BIC    #374,R4 ;PUT "FOUND" IN R4
      BIC    #374,R4 ;CLEAR UNWANTED BITS
  
```

DCMF MACY11 30.1046) 11-JUL-77 11:59 PAGE 88
DCMME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

4687	030354	012705	000003		MOV	#3,R5	PUT "EXPECTED" IN R5	
4688	030360	120504			CMPB	R5,R4	;ARE IN BCC MATCH AND BLOCK END SET?	
4689	030362	001401			BEQ	S0\$		
4690	030364	104042			HLT	42	;IN BCC MATCH ERROR	
4691	030366			50\$:	ROMCLK			
4692	030366	104414			021204		;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4	
4693	030370	021204			MOV8	4(R1),TEMP2+1	;GET LAST HALF	
4694	030372	116137	000004	001251	BIC	#377,TEMP2	;PUT IN TEMP2	
4695	030400	042737	000377	001250	BIS	TEMP2,TEMP3	;CLEAR LO BYTE	
4696	030406	053737	001250	001252	CMP	CALBCC,TEMP3	;16 BIT BCC NOW IN TEMP3	
4697	030414	023737	033032	001252	BEQ	42\$;IS IT CORRECT?	
4698	030422	001401			HLT	27	;BR IF OK	
4699	030424	104027						
4700								
4701							:CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE	
4702							;WAS RECEIVED CORRECTLY (0,125,252,377)	
4703								
4704	030426	012,73	000004		42\$:	MOV	#4,R3	;R3=CHARACTER COUNT
4705	030432	01,2	033614		MOV	#MESDAT,R2	;LOAD MESSAGE POINTER IN R2	
4706	030436	004,7	032652		JSR	PC,INRDY	;WAIT FOR INRDY	
4707	030442	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4	
4708	030444	021204			021204			
4709	030446	016104	000004		MOV	4(R1),R4	;PUT "FOUND" IN R4	
4710	030452	112205			MOV8	(R2)+,R5	;PUT "EXPECTED" IN R5	
4711	030454	12C504			CMPB	R5,R4	;IS RECEIVED DATA CORRECT?	
4712	030456	001401			BEQ	44\$;BR IF YES	
4713	030460	104010			HLT	10	;RECEIVE DATA ERROR	
4714	030462	005303			DEC	R3	;DEC CHARACTER COUNT	
4715	030464	001364			BNE	43\$;BR IF NOT DONE YET	
4716								
4717							:CHECK TO SEE THAT IN BCC MATCH IS SET	
4718							;AND THAT THE BCC WAS RECEIVED CORRECTLY	
4719								
4720	030466	004737	032652		JSR	PC,INRDY	;WAIT FOR INRDY	
4721	030472	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4	
4722	030474	021204			021204		;GET FIRST HALF OF CRC	
4723	030476	116137	000004	001252	MOV8	4(R1),TEMP3	;PUT IN TEMP3	
4724	030504	042737	177400	001252	BIC	#177400,TEMP3	;CLEAR HI BYTE	
4725	030512	004737	032652		JSR	PC,INRDY	;WAIT FOR INRDY	
4726	030516	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4	
4727	030520	021244			021244			
4728	030522	016104	000004		MOV	4(R1),R4	;PUT "FOUND" IN R4	
4729	030526	042704	000374		BIC	#374,R4	;CLEAR UNWANTED BITS	
4730	030532	012705	000003		MOV	#3,R5	;PUT "EXPECTED" IN R5	
4731	030536	120504			CMPB	R5,R4	;ARE IN BCC MATCH AND BLOCK END SET?	
4732	030540	001401			BEQ	S1\$		
4733	030542	104042			HLT	42	;IN BCC MATCH ERROR	
4734	030544							
4735	030544	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4	
4736	030546	021204			021204		;GET LAST HALF	
4737	030550	116137	000004	001251	MOV8	4(R1),TEMP2+1	;PUT IN TEMP2	
4738	030556	042737	000377	001250	BIC	#377,TEMP2	;CLEAR LO BYTE	
4739	030564	053737	001250	001252	BIS	TEMP2,TEMP3	;16 BIT BCC NOW IN TEMP3	
4740	030572	023737	033032	001252	CMP	CALBCC,TEMP3	;IS IT CORRECT?	
4741	030600	001401			BEQ	55	;BR IF OK	
4742	030602	104027			HLT	27		

4743 030604 104400 5\$: SCOPE ;SCOPE THIS TEST
 4744
 4745
 4746 ***** TEST 57 *****
 4747 *EMPTY SILO TEST
 4748 *LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
 4749 *UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
 4750 *SILO. GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
 4751 *4 CHARACTERS AND A BLOCK END WERE RECEIVED, AND IN ACTIVE IS CLEAR
 4752 ***** *****
 4753
 4754 : TEST 57
 4755 -----
 4756 030606 012737 000057 001226 TST57: MOV #57,TSTNO
 4757 030614 012737 031026 001216 MOV #TST60,NEXT
 4758
 4759 030622 104412
 4760 030624 005061 000004
 4761 030630 104414
 4762 030632 122117
 4763 030634 004737 033374
 4764 030640 012711 004000
 4765 030644 012702 033614
 4766 030650 012700 000003
 4767 030654 004737 033176
 4768 030660 004737 032176
 4769 030664 004537 033332
 4770 030670 033614
 4771 030672 000004
 4772 030674 004737 032044
 4773 030700 104415 000065
 4774 030704 004537 033332
 4775 030710 033614
 4776 030712 000004
 4777 030714 004737 032044
 4778 030720 104415 000006
 4779 030724 104414
 4780 030726 021264
 4781 030730 032761 000040 000004
 4782 030736 001401
 4783 030740 104034
 4784 030742 104415 000041
 4785 030746 004737 032652
 4786 030752 104414
 4787 030754 021204
 4788 030756 016104 000004
 4789 030762 112205
 4790 030764 120504
 4791 030766 001401
 4792 030770 104010
 4793 030772 005300
 4794 030774 001364
 4795 030776 004737 032652
 4796 031002 104414
 4797 031004 021244
 4798 031006 016104 000004

5\$: MOV #57,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
 5\$: MOV #TST60,NEXT ;MASTER CLEAR DMC11
 5\$: MSTCLR ;CLEAR PORT4
 5\$: CLR 4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5\$: ROMCLK ;PUT LU IN BITSTUFF MODE
 5\$: 122117 ;DO THIS AFTER MODE IS SET
 5\$: JSR PC,CLRIO ;SET LINE UNIT LOOP
 5\$: MOV #BIT11,(R1) ;R2 POINTS TO MESSAGE
 5\$: MOV #MESDAT,R2 ;R0 = CHAR COUNT
 5\$: MOV #3,RO ;LOAD SILO WITH TWO FLAGS
 5\$: JSR PC,SYNLD ;WAIT FOR OUTRDY
 5\$: JSR PC,OUTRDY ;LOAD MESSAGE IN SILO
 5\$: JSR R5,MESLD ;START OF MESSAGE
 5\$: MESDAT ;CHARACTER COUNT
 5\$: 4 ;WAIT FOR OCOR
 5\$: JSR PC,OCOR ;CLOCK DATA (EMPTY SILO)
 5\$: DATACLK, ;PUT MORE CHARACTERS IN SILO
 5\$: 6
 5\$: JSR PC,OCOR ;CLOCK UNTIL RTS IS CLEARED
 5\$: DATACLK, ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5\$: ROMCLK ;GET RTS
 5\$: 021264 ;IS IT CLEAR?
 5\$: BIT #BITS.4,R1 ;BR IF YES
 5\$: BEQ 5\$;ERROR, RTS NOT CLEAR
 5\$: HLT 34 ;CLOCK XMITTER SOME MORE
 5\$: JSR PC,INRDY ;OK LETS CHECK WHAT WAS RECEIVED
 5\$: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5\$: 021204 ;GET RECEIVE DATA
 5\$: MOV 4(R1),R4 ;PUT IT IN R4
 5\$: MOVB (R2)+,RS ;RS = "EXPECTED"
 5\$: CMPB RS,R4 ;IS DATA CORRECT?
 5\$: BEQ 2\$;BR IF OK
 5\$: HLT 10 ;DATA ERROR
 5\$: DEC R0 ;DEC CHAR COUNT
 5\$: BNE 1\$;BR IF NOT DONE YET
 5\$: JSR PC,INRDY ;WAIT FOR INRDY
 5\$: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5\$: 021244 ;READ LU-12
 5\$: MCV 4(R1),R4 ;PUT "FOUND" IN R4

DDOMF MACYII 30,1046) 11-JUL-77 11:59 PAGE 90
DDOME.P11 12-MAY-77 14:18 BASIC RECEIVER TESTS

PAGE: 01:0

```

4799 031012 012705 000022          MOV    #22, R5      ;PUT "EXPECTED" IN R5
4800 031016 120504          CMPB   R5,R4      ;ARE BLOCK END AND IN RDY SET?
4801 031020 001401          BEQ    6$         ;AND IN ACTIVE AND IN BCC MATCH CLEAR?
4802 031022 104032          HLT    32         ;BR IF YES
4803 031024 104400          ;ERROR, BLOCK END NOT SET
4804 031024 104400          ;OR IN BCC MATCH NOT CLEAR
4805 031024 104400          ;OR IN ACTIVE NOT CLEAR
4806 031024 104400          6$:      SCOPE      ;SCOPE THIS TEST
4807 031024 104400
4808 031024 104400
4809 031024 104400
4810 031024 104400          ;***** TEST 60 *****
4811 031024 104400          ;*BITSTUFF CABLE DATA TEST
4812 031024 104400          ;*THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
4813 031024 104400          ;*2 FLAGS, 16 CHAR EOM, 16 CHAR,EOM, 16 CHAR,EOM
4814 031024 104400          ;*THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
4815 031024 104400          ;*THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
4816 031024 104400          ;*RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
4817 031024 104400          ;*LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
4818 031024 104400          ;*****
4819 031024 104400          ;TEST 60
4820 031024 104400          -----+
4821 031024 104400          ;-----+
4822 031026 012737 000060 001226          *ST60:  MOV    #60,TSTNO  ;R1 CONTAINS BASE DMCII ADDRESS
4823 031034 012737 031450 001216          MOV    #TST61,NEXT  ;MASTER CLEAR DMCII
4824 031042 104412          MSTCLR
4825 031044 032737 040000 001366          BIT    #BIT14,STAT1 ;SKIP TEST IF NO
4826 031052 001575          BEQ    3$         ;LOOPBACK CONNECTOR ON
4827 031054 005061 000004          CLR    4(R1)     ;CLEAR PORT4
4828 031060 104414          ROMCLK
4829 031062 122117          122117
4830 031064 004737 033374          JSR    PC,CLRIO  ;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4
4831 031070 012711 004000          MOV    #BIT11,(R1) ;PUT LINE UNIT IN BITSTUFF MODE
4832 031074 004737 033176          JSR    PC,SYNLD  ;DO THIS AFTER MODE IS SET
4833 031100 012737 102010 033030          MOV    #CRC.CCITT.XPOLY ;SET LINE UNIT LOOP
4834 031106 005037 031142          CLR    6$         ;LOAD TWO FLAGS
4835 031112 005137 031142          COM    6$         ;LOAD POLYNOMIAL FOR SOFT CRC CALC
4836 031116 012703 000020          MOV    #16, R3   ;CLEAR OLD BCC
4837 031122 012702 033620          MOV    #FLTDAT, R2 ;ADJUST TO -1 FOR SDLC
4838 031126 112237 031140          7$:      MOVB   (R2)+,5$ ;CHARACTER COUNT
4839 031132 004537 032706          JSR    R5,SIMBCC ;R2= POINTER
4840 031136 000010          10
4841 031140 000000          5$:
4842 031142 000000          6$:
4843 031144 013737 033032 031142          MOV    CALBCC,6$  ;LOAD OLD BCC
4844 031152 005303          DEC    R3         ;DEC COUNT
4845 031154 001364          BNE    ?$         ;BR IF NOT DONE YET
4846 031156 005137 033032          COM    CALBCC  ;ADJUST CALBCC FOR SDLC
4847 031162 004537 033332          JSR    R5,MESLD ;LOAD SILO
4848 031166 033620          FLTDAT
4849 031170 000020          16.
4850 031172 004737 033306          JSR    PC,EOM  ;MESSAGE ADDRESS
4851 031176 004737 033306          JSR    PC,EOM  ;CHARACTER COUNT
4852 031202 004537 033332          JSR    R5,MESLD ;LOAD AN EOM
4853 031206 033620          FLTDAT
4854 031206 033620          ;LOAD SILO
4855 031206 033620          ;MESSAGE ADDRESS

```

4855	031210	000020		16.	JSR	PC,EOM	CHARACTER COUNT
4856	031212	004737	033306		JSR	PC,EOM	:LOAD AN EOM
4857	031216	004737	033306		JSR	RS,MESLD	;LOAD SILO
4858	031222	004537	033332		FLTDAT		;MESSAGE ADDRESS
4859	031226	033620		16.			;CHARACTER COUNT
4860	031230	000020			JSR	PC,EOM	;LOAD AN EOM
4861	031232	004737	033306		JSR	PC,EOM	;WAIT FOR OCOR
4862	031236	004737	033305		JSR	PC,CCOR	;CLEAR LINE UNIT LOOP
4863	031242	004737	032044		CLR	(R1)	;R0 = MESSAGE COUNT
4864	031246	005011			MOV	#3 R0	;R3= CHARACTER COUNT
4865	031250	012700	000003		MOV	#16. R3	;LOAD MESSAGE POINTER IN R2
4866	031254	012703	000020		MOV	#FLTDAT,R2	;WAIT FOR INRDY
4867	031260	012702	033620		JSR	PC,INRDY	;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4
4868	031264	004737	032652		ROMCLK		;GET DATA FROM IN SILO
4869	031270	104414			021204		;PUT CHARACTER IN "FOUND"
4870	031272	021204			MOV	4(R1),R4	;PUT "EXPECTED" IN RS
4871	031274	016104	000004		MOV	(R2)+,RS	;IS RECEIVED DATA CORRECT
4872	031300	112205			CMPB	R5,R4	;BR IF OK
4873	031302	120504			BEQ	28	;DATA ERROR
4874	031304	001401			HLT	25	
4875	031306	104025			DEC	R3	;DEC CHARACTER COUNT
4876	031310				BNE	1\$;BR IF NOT DONE THIS MESSAGE
4877	031310	005303			MOV	#16.,R3	;RESET CHARACTER COUNT
4878	031312	001364					
4879	031314	012703	000020				
4880							
4881							;CHECK TO SEE THAT IN BCC MATCH IS SET
4882							;AND THAT THE BCC WAS RECEIVED CORRECTLY
4883							
4884	031320	004737	032652		JSR	PC,INRDY	;WAIT FOR INRDY
4885	031324	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4
4886	031326	021204			021204		;GET FIRST HALF OF CRC
4887	031330	116137	000004	001252	MOV	4(R1),TEMP3	;PUT IN TEMP3
4888	031336	042737	177400	001252	BIC	#177400,TEMP3	;CLEAR HI BYTE
4889	031344	004737	032652		JSR	PC,INRDY	;WAIT FOR INRDY
4890	031350	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4
4891	031352	021244			021244		
4892	031354	016104	000004		MOV	4(R1),R4	;PUT "FOUND" IN R4
4893	031360	042704	000374		BIC	#374,R4	;CLEAR UNWANTED BITS
4894	031364	012705	000003		MOV	#3,RS	;PUT "EXPECTED" IN RS
4895	031370	120504			CMPB	R5,R4	;ARE IN BCC MATCH AND BLOCK END SET?
4896	031372	001401			BEQ	25\$	
4897	031374	104042			HLT	42	;IN BCC MATCH ERROR
4898	031376	104414			ROMCLK		
4899	031400	021204			021204		;NEXT WORD IS INSTRUCTION, ROMCLK PC=53C4
4900	031402	116137	000004	001251	MOV	4(R1),TEMP2+1	;GET LAST HALF
4901	031402	116137	000004	001251	BIC	#377,TEMP2	;PUT IN TEMP2
4902	031410	042737	000377	001250	BIS	TEMP2,TEMP3	;CLEAR LO BYTE
4903	031416	053737	001250	001252	CMP	CALBCC,TEMP3	;16 BIT BCC NOW IN TEMP3
4904	031424	023737	033032	001252	BEQ	45	;IS IT CORRECT?
4905	031432	001401			HLT	27	;BR IF OK
4906	031434	104027			MOV	#FLTDAT,R2	
4907	031436	012702	033620		DEC	R0	;RESET MESSAGE POINTER
4908	031442	005300			BNE	1\$;DECREMENT COUNTER
4909	031444	001307			SCOPE		;BR IF NOT DONE
4910	031446	104400					;SCOPE THIS TEST

4911
 4912
 4913 ;***** TEST 61 *****
 4914 ;BITSTUFF CABLE DATA TEST
 4915 ;THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
 4916 ;*2 FLAGS 59 DATA CHARACTERS,EOM WITH GARBAGE CHARACTER
 4917 ;THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
 4918 ;RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
 4919 ;LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST
 4920 ;*****
 4921 ; TEST 61
 4922 ;-----
 4923
 4924 031450 012737 000061 001226 TST61: MOV #61,TSTNO
 4925 031456 012737 003364 001216 MOV #.EOP,NEXT ;R1 CONTAINS BASE DMC11 ADDRESS
 4926
 4927 031464 104412 MSTCLR ;MASTER CLEAR DMC11
 4928 031466 032737 040000 001366 BIT #BIT14,STAT1 ;SKIP TEST IF NO
 4929 031474 001545 BEG 35 ;LOOPBACK CONNECTOR ON
 4930 031476 005061 CLR 4(R1) ;CLEAR PORT4
 4931 031502 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4932 031504 122117 122117 ;PUT LINE UNIT IN BITSTUFF MODE
 4933 031506 004737 033374 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
 4934 031512 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
 4935 031516 004737 033176 JSR PC,SYNLD ;LOAD TWO FLAGS
 4936 031522 012737 102010 033030 MOV #CRC_CCITT,XPOLY ;LOAD POLYNOMIAL FOR SOFT CRC CALC
 4937 031530 005037 031564 CLR 6\$;CLEAR OLD BCC
 4938 031534 005137 031564 COM 6\$;ADJUST TO -1 FOR SDLC
 4939 031540 012703 000073 MCV #59, R3 ;CHARACTER COUNT
 4940 031544 012702 033614 MOV #MESDAT,R2 ;R2= POINTER
 4941 031550 112237 031562 7\$: MOVB (R2)+,5\$;LOAD CHAR FOR SOFT BCC CALC.
 4942 031554 004537 032706 JSR R5,SIMBCC ;CALC SOFT BCC
 4943 031560 000010 5\$: 10 ;SHIFT COUNT
 4944 031562 000000 6\$: 0 ;CHARACTER
 4945 031564 000000 6\$: 0 ;OLD BCC
 4946 031566 013737 033032 031564 MOV CALBCC,6\$;LOAD OLD BCC
 4947 031574 005303 DEC R3 ;DEC COUNT
 4948 031576 001364 BNE 7\$;BR IF NOT DONE YET
 4949 031600 005137 033032 COM CALBCC ;ADJUST CALBCC FOR SDLC
 4950 031604 004537 033332 JSR R5,MESLD ;LOAD SILO
 4951 031610 033614 MESDAT ;MESSAGE ADDRESS
 4952 031612 000073 59. ;CHARACTER COUNT
 4953 031614 004737 033306 JSR PC,EOM ;LOAD AN EOM
 4954 031620 004737 033306 JSR PC,EOM
 4955 031624 004737 032044 JSR PC,OCCR ;WAIT FOR OCOR
 4956 031630 005011 CLR (R1) ;CLEAR LINE UNIT LOOP
 4957 031632 012700 000073 MOV #59, R0 ;R0= CHARACTER COUNT
 4958 031636 012702 033614 MOV #MESDAT,R2 ;LOAD MESSAGE POINTER IN R2
 4959 031642 004737 032652 1\$: JSR PC,INRDY ;WAIT FOR INRDY
 4960 031646 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 4961 031650 021204 021204 ;GET DATA FROM IN SILO
 4962 031652 016104 000004 MOV 4(R1),R4 ;PUT CHARACTER IN "FOUND"
 4963 031656 112205 MOVB (R2)+,R5 ;PUT "EXPECTED" IN R5
 4964 031660 120504 CMPB R5,R4 ;IS RECEIVED DATA CORRECT
 4965 031662 001401 BEQ 2\$;BR IF OK
 4966 031664 104025 HLT 25 ;DATA ERROR

4967 031666
 4968 031666 005300
 4969 031670 001364
 4970
 4971
 4972 ;CHECK TO SEE THAT IN BCC MATCH IS SET
 4973 ;AND THAT THE BCC WAS RECEIVED CORRECTLY
 4974 031672 004737 032652
 4975 031676 104414
 4976 031700 021204
 4977 031702 116137 000004 001252
 4978 031710 042737 177400 001252
 4979 031716 004737 032652
 4980 031722 104414
 4981 031724 021244
 4982 031726 016104 000004
 4983 031732 042704 000374
 4984 031736 012705 000003
 4985 031742 120504
 4986 031744 001401
 4987 031746 104042
 4988 031750
 4989 031750 104414
 4990 031752 021204
 4991 031754 116137 000004 001251
 4992 031762 042737 000377 001250
 4993 031770 053737 001250 001252
 4994 031776 023737 033032 001252
 4995 032004 001401
 4996 032006 104027
 4997 032010 104400
 4998
 4999
 5000
 5001 ;SUBROUTINES
 5002 ;-----
 5003 032012
 5004
 5005
 5006
 5007 032012 104414
 5008 032014 021364
 5009 032016 017737 147370 032042
 5010 032024 106137 032042
 5011 032030 106137 032042
 5012 032034 106137 032042
 5013 032040 000207
 5014 032042 000000
 5015
 5016
 5017 032044
 5018
 5019
 5020 032044 104414
 5021 032046 021364
 5022 032050 032777 000020 147334
 25: DEC BNE 1\$;DECREMENT COUNTER
 ;BR IF NOT DONE
 ;CHECK TO SEE THAT IN BCC MATCH IS SET
 ;AND THAT THE BCC WAS RECEIVED CORRECTLY
 JSR PC,INRDY
 ROMCLK 021204
 MOV B 4(R1),TEMP3
 BIC #177400,TEMP3
 JSR PC,INRDY
 ROMCLK 021244
 MOV 4(R1),R4
 BIC #374,R4
 MOV #3,R5
 CMP B R5,R4
 BEQ 25\$
 HLT 42
 ;IN BCC MATCH ERROR
 25\$: ROMCLK 021204
 MOV B 4(R1),TEMP2+1
 BIC #377,TEMP2
 BIS TEMP2,TEMP3
 CMP B CALBCC,TEMP3
 BEQ 35\$
 HLT 27
 ;SCOPE THIS TEST
 35: SCOPE
 00300
 00400
 00500 ;SUBROUTINES
 00600 ;-----
 00700
 GETSI:
 00800 ;THIS SUBROUTINE READS LU 17 AND PUTS IT INTO NITCH.
 00900 ;NITCH IS ROTATED LEFT UNTILL THE SI BIT IS IN CARRY
 01000
 01100
 01300 ROMCLK 021364 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 01400 MOV #0MP04,NITCH ;PORT4<-LU 17
 01500 ROLB NITCH ;STORE LU 17
 01600 ROLB NITCH
 01700 ROLB NITCH ;PUT SI IN THE CARRY BIT
 01800 RTS PC
 01900 NITCH: 0
 02000
 02100
 02200 OCOR:
 02300 ;THIS SUBROUTINE SPINS ON OCOR
 02400
 02600 ROMCLK 021364 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 02700 BIT# BIT4,#0MP04 ;PORT4<-LU 17
 ;IS OCOR SET?

5023	032056	001772		02800	REQ	OCOR	:BR IF NO	
5024	032060	000207		02900	RTS	PC	:OK OCOR IS SET, GO BACK	
5025				03000				
5026				03100				
5027	032062			03200	SYNC:			
5028				03300			;THIS SUBROUTINE LOADS THE SILO WITH THE NUMBER OF SYNC	
5029				03400			;CHARACTERS PASSED TO IT IN THE WORD AFTER THE JSR CALL	
5030				03500			;AND A NON-SYNC CHARACTER (301)	
5031				03600				
5032	032062	013637	001246	03700	MOV	$\&(SP)+$ TEMP1	;GET COUNT	
5033	032066	062746	000002	03800	ADD	$\#2 - (SP)$;ADJUST STACK	
5034	032072	012761	000026	000004	03900	MOV	$\#26,4(R1)$;LOAD PORT4
5035	032100	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5036	032102	122114		04100	122114		;LOAD SYNC REGISTER	
5037	032104	004737	032176		JSR	PC, OUTRDY	;WAIT FOR OUTRDY	
5038	032110	012761	000001	000004	04200	MOV	$\#1,4(R1)$;LOAD PORT4
5039	032116	104414		04300	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5040	032120	122111		04500	122111		;SET SOM	
5041	032122	012761	000026	000004	04600	MOV	$\#26,4(R1)$;LOAD PORT4
5042	032130	104414		04800	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5043	032132	122110		04900	122110		;LOAD OUT DATA	
5044	032134	005337	001246		DEC	TEMP1	;ALL DONE?	
5045	032140	001361		05000	BNE	1\$;BR IF NOT	
5046	032142	004737	032176		JSR	PC, OUTRDY	;WAIT FOR OUTRDY	
5047	032146	005061	000004	05200	CLR	$4(R1)$;LOAD PORT4	
5048	032152	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5049	032154	122111		05400	122111		;SET SOM	
5050	032156	012761	000301	000004	05500	MOV	$\#301,4(R1)$;LOAD PORT4
5051	032164	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5052	032166	122110		05700	122110		;LOAD OUT DATA	
5053	C32170	004737	032044		JSR	PC, OCOR	;WAIT FOR OCOR	
5054	032174	0092C7			RTS	PC		
5055				05900				
5056				06000				
5057	032176			06100				
5058				06200	OUTRDY:			
5059				06300			;THIS SUBROUTINE SPINS ON OUT READY	
5060	032176	005037	001256	06400				
5061	032202			06500	1\$:	CLR	TEMPS	;CLEAR TIMER
5062	032202	104414		06600				
5063	032204	021224		06800	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5064	032206	032777	000020	147176	021224		;PORT4+LU11	
5065	032214	001004		06900	BIT	$\#BIT4,3DMPO4$;IS OUT RDY SET?	
5066	032216	005237	001256	07000	BNE	2\$;BR IF YES	
5067	032222	001367		07100	INC	TEMPS	;INC TIMER	
5068	032224	104036		07200	BNE	1\$;KEEP CHECKING IF NOT DONE	
5069	032226	000207		07300	HLT	36	;ERROR. OUT READY NOT SET	
5070				07400	RTS	PC		
5071				07500				
5072	032230			07600				
5073				07700	CHAR:			
5074				07800			;THIS SUBROUTINE LOADS THE SILO WITH 3 SYNCs	
5075				07900			;AND THE CHARACTER PASSED TO IT.	
5076	032230	013637	001250	08000	MOV	$\&(SP)+$ TEMP2	;GET CHARACTER	
5077	032234	062746	000002	08100	ADD	$\#2,-(SP)$;ADJUST STACK	
5078	032240	012737	0C0003	001246	08200	MOV	$\#3,TEMP1$;SET FOR 3 SYNCs

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 95
DZDME.P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0115

5079	032246	012761	000026	000004	08400		MOV	\$26,4(R1)	:LOAD PORT4
5080	032254	104414					ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5081	032256	122114			08600		122114		:LOAD SYNC REGISTER
5082	032260	004737	032176		08700	1\$:	JSR	PC,OUTRDY	:WAIT FOR OUTRDY
5083	032264	012761	000001	000004	08800		MOV	#1,4(R1)	:LOAD PORT4
5084	032272	104414			09000		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5085	032274	122111			09100		122111		:SET SOM
5086	032276	012761	000026	000004	09300		MOV	\$26,4(R1)	:LOAD PORT4
5087	032304	104414			09400		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5088	032306	122110			09500		122110		:LOAD OUT DATA
5089	032310	005337	001246		09600		DEC	TEMP1	:ALL DONE?
5090	032314	001361			09700		BNE	1\$:BR IF NOT
5091	032316	004737	032176		09900		JSR	PC,OUTRDY	:WAIT FOR OUTRDY
5092	032322	013761	001250	000004	10000		MOV	TEMP2,4(R1)	:LOAD PORT4
5093	032330	104414			10100		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5094	032332	122110			10200		122110		:LOAD OUT DATA
5095	032334	004737	032044		10300		JSR	PC,OCOR	:WAIT FOR OCOR
5096	032340	000207			10400		RTS	PC	
5097					10500				
5098					10600				
5099	032342				10700				
5100					10800				
5101					10900				
5102	032342	013637	001250		11000		MOV	a(SP)+ TEMP2	:GET CHARACTER
5103	032346	062746	000002		11200		ADD	\$2,-(SP)	:ADJUST STACK
5104	032352	004737	032176		11300		JSR	PC,OUTRDY	:WAIT FOR OUTRDY
5105	032356	013761	001250	000004	11500		MOV	TEMP2,4(R1)	:LOAD PORT4
5106	032364	104414			11600		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5107	032366	122110			11700		122110		:LOAD OUT DATA
5108	032370	004737	032176		11800		JSR	PC,OUTRDY	:WAIT FOR OUTRDY
5109	032374	104414			11900		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5110	032376	122110			12000		122110		:LOAD GARBAGE CHAR
5111	032400	004737	032044		12100		JSR	PC,OCOR	:WAIT FOR OCOR
5112	032404	000207			12200		RTS	PC	
5113					12300				
5114					12400				
5115	032406				12500				
5116					12600				
5117					12700				
5118					12800				
5119	032406	012737	000073	001250	12900		MOV	\$73,TEMP2	:LOAD COUNT
5120	032414	005737	032646		13000		TST	SCHAR	:FIRST TIME HERE?
5121	032420	100470			13200		BMI	4\$:BR IF BITSTUFF
5122	032422	001032			13300	1\$:	BNE	2\$:BR IF NO
5123	032424	062737	000002	001250	13400		ADD	\$2,TEMP2	:ADD 2 TO CHARACTER COUNT
5124	032432	012737	000003	001246	13600		MOV	\$3,TEMP1	:SET FOR 3 SYNCs
5125	032440	012761	000026	000004	13700		MOV	\$26,4(R1)	:LOAD PORT4
5126	032446	104414			13900		ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5127	032450	122114					122114		:LOAD SYNC REGISTER
5128	032452	004737	032176				JSR	PC,OUTRDY	:WAIT FOR OUTRDY
5129	032456	012761	000001	000004			MOV	#1,4(R1)	:LOAD PORT4
5130	032464	104414					ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5131	032466	122111					122111		:SET SOM
5132	032470	012761	000026	000004			MOV	\$26,4,R1)	:LOAD PORT4
5133	032476	104414					ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5134	032500	122110					122110		:LOAD OUT DATA

5135 032502 005337 001246 14000 DEC TEMP1 :ALL DONE?
 5136 032506 001361 032176 14100 BNE 1S :BR IF NOT
 5137 032510 004737 032176 14200 JSR PC, OUTRDY :WAIT FOR OUTRDY
 5138 032514 013761 032646 000004 14300 MOV SCHAR, 4(R1) :LOAD PORT4
 5139 032522 104414 14500 ROMCLK :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5140 032524 122110 14600 TST STUFLG :LOAD OUT DATA
 5141 032526 005737 032650 14700 BEQ 6S :BITSTUFF???
 5142 032532 001407 032646 14800 MOV SCHAR, 5S :BR IF NO
 5143 032534 013737 032646 032546 14900 JSR RS, STUFFCL :IT IS SOLO SO CHECK BITSTUFFING
 5144 032542 004537 033414 15000 5S: O :ADD ANY BIT STUFF CLOCK TICKS
 5145 032546 000000 15100 10 :CHARACTER
 5146 032550 000010 15200 INC SCHAR :SHIFT COUNT
 5147 032552 005237 032646 15300 CMP #400, SCHAR :NEXT CHARACTER
 5148 032556 022737 000400 032646 15400 BEQ 3S :ALL DONE?
 5149 032564 001403 15500 DEC TEMP2 :DECREMENT COUNT
 5150 032566 005337 001250 15600 BNE 2S :BR IF NOT DONE
 5151 032572 001346 15700 JSR PC, OCOR :WAIT FOR OCOR
 5152 032574 004737 032044 15800 RTS PC
 5153 032600 000207 15900 CLR SCHAR :START PATTERN AT ZERO
 5154 032602 005037 032646 16000 MOV #-1, STUFLG :SET BITSTUFF FLAG
 5155 032606 012737 177777 032650 16100 CLR BITCON :CLEAR STUFF COUNT
 5156 032614 005037 033612 001250 16200 ADD #2, TEMP2 :ADD 2 TO CHARACTER COUNT
 5157 032620 062737 000002 000001 16300 MOV #1, 4(R1) :SET BIT0 IN PORT4
 5158 032626 012761 16500 ROMCLK :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5159 032634 104414 16600 122111 :SET SOM!
 5160 032636 122111 16700 ROMCLK :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5161 032640 104414 16800 122110 :LOAD GARBAGE CHAR
 5162 032642 122110 16900 BR 2S :GO LOAD SILO
 5163 032644 000721 17000 SCHAR: 0
 5164 032646 000000 17100 STJFLG: 0
 5165 032650 000000 17200
 5166 032652 17300 INRDY:
 5169 17400 :THIS SUBROUTINE SPINS ON INRDY
 5170 17500 :IF INRDY FAILS TO SET THE DELAY TIMES OUT AND AN
 5171 17600 :ERROR IS REPORTED. FOR BETTER SCOPE LOOPS THIS
 5172 17700 :DELAY CAN BE MADE SHORTER BY ALTERING THE NUMBER
 5173 17800 :INITIALLY LOADED INTO TEMP1, THE SMALLER THE NUMBER
 5174 17900 :THE SHORTER THE DELAY. 0 IS THE LONGEST DELAY.
 5175 18000
 5176 032652 012737 000000 001246 18100 MOV #0, TEMP1 :SET UP DELAY COUNTER
 5177 032660 18200 1S: ROMCLK :NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
 5178 032660 104414 18400 021244 :PORT4-LU12
 5179 032662 021244 18500 BIT #BIT4, JUMP04 :IS INRDY SET?
 5180 032664 032777 000020 146520 18600 BNE 2S :BR IF YES
 5181 032672 001004 18700 INC TEMP1 :INC DELAY
 5182 032674 005237 001246 18800 BNE 1S :TRY AGAIN
 5183 032700 001367 18900 HLT 37 :ERROR, NO INRDY
 5184 032702 104037 19000 RTS PC :RETURN
 5185 032704 000207 19100
 5186 19200
 5187
 5188 032706 SIMBCC:
 5189 :THIS SUBROUTINE CALCULATES THE CRC USING POLYNOMIAL GIVEN
 5190 :IN XPOLY. THE CORRECT CRC IS RETURNED IN CALBCC, AND THE

:STATE OF THE LSB OF THE BCC IS RETURNED IN THE C BIT.

5193	032706	010046		MOV	R0,-(SP)	;SAVE R0 ON STACK		
5194	032710	012537	001246	MOV	(R5)+,TEMP1	;TEMP1 = SHIFT COUNT		
5195	032714	012537	001250	MOV	(R5)+,TEMP2	;TEMP2 = CHARACTER		
5196	032720	012537	033032	MOV	(R5)+,CALBCC	;CALBCC = OLD BCC		
5197	032724	013700	033032	MOV	CALBCC,R0	;PUT OLD BCC IN R0		
5198	032730	000241		CLC				
5199	032732	006037	033032	ROR	CALBCC	;SHIFT OLD BCC		
5200	032736	006037	001250	ROR	TEMP2	;SHIFT CHARACTER		
5201	032742	005500		ADC	R0	;ADD CHAR CARRY TO OLD BCC		
5202	032744	006000		ROR	R0	;PUT BIT0 TO CARRY BIT		
5203	032746	103011		BCC	2\$;CARRY IS FEEDBACK BIT		
5204	032750	013700	033030	MOV	XPOLY,R0	;IF FEEDBACK = 1		
5205	032754	043700	033032	BIC	CALBCC,R0	;EXCLUSIVLY OR XPOLY TO CALBCC		
5206	032760	043737	033030	BIC	XPOLY,CALBCC			
5207	032766	050037	033032	BIS	R0,CALBCC			
5208	032772	005337	001246	DEC	TEMP1	:DEC SHIFT COUNT		
5209	032776	001352		BNE	1\$;BR IF NOT DONE		
5210	033000	012737	000001	001246	MOV	#1,TEMP1	;GET SET TO INVERT BIT0	
5211	033006	013700	033032	MOV	CALBCC,R0	;PUT RESULT IN R0		
5212	033012	006000		ROR	R0	;SHIFT BIT0 TO CARRY		
5213	033014	005537	001246	ADC	TEMP1	;INVERT CARRY TO BIT0 OF TEMP1		
5214	033020	006037	001246	ROR	TEMP1	;PUT INVERTED BIT IN CARRY		
5215	033024	012600		MOV	(SP)+,R0	;RESTORE R0		
5216	032026	000205		RTS	R5	;RETURN		
5217	033030	000000		XPOLY: 0				
5218	033032	000000		CALBCC: 0				
5219		000200		LRC8=200				
5220		120001		CRC16=120001				
5221		102010		CRC.CCITT=102010				
5222								
5223								
5224	033034		19800	BCCLD:				
5225			19900	:THIS SUBROUTINE LOADS THE OUT SILO WITH 2 SYNCs				
5226			20000	;WITH SOM SET AND ONE CHARACTER PASSED TO IT				
5227			20100	;WITH THE SOM BIT CLEAR (ENABLE CRC)				
5228			20200					
5229	033034	013637	001250	20300	MOV	J(SP)+,TEMP2	;GET CHARACTER	
5230	033040	062746	000002	20400	ADD	\$2,-(SP)	;ADJUST STACK	
5231	033044	012737	000002	001246	20500	MOV	\$2,TEMP1	;SET FOR 2 SYNCs
5232	033052	012761	000026	000004	20600	MOV	\$26,4(R1)	;LOAD PORT4
5233	033060	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5234	033062	122114			122114		;LOAD SYNC REGISTER	
5235	033064	004737	032176	20800	15:	JSR	PC,OUTRDY	;WAIT FOR OUTRDY
5236	033070	012761	000001	20900	MOV	\$1,4(R1)	;LOAD PORT4	
5237	033076	104414		21000	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5238	033100	122111		21200	122111		;SET SOM	
5239	033102	012761	000026	21300	MOV	\$26,4(R1)	;LOAD PORT4	
5240	033110	104414		21500	ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	
5241	033112	122110		21600	122110		;LOAD OUT DATA	
5242	033114	005337	001246	21700	DEC	TEMP1	;ALL DONE?	
5243	033120	001361		21800	BNE	1\$;BR IF NOT	
5244	033122	004737	032176	21900	JSR	PC,OUTRDY	;WAIT FOR OUTRDY	
5245	033126	013761	001250	21900	MOV	TEMP2,4(R1)	;LOAD PORT4	
5246	033134	104414			ROMCLK		;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304	

DDMF MACY11 30,1046) 11-JUL-77 11:59 PAGE 98
DDME.P11 12-MAY-77 14:18 SUBROUTINES

PAGE: C118

5247	033136	122110		22100	122110	PC, JCOR	:LOAD OUT DATA
5248	033140	004737	032044	22200	JSR	PC	:WAIT FOR JCOP
5249	033144	000207		22300	RTS		
5250				22400			
5251				22500			
5252	033146				GETQ0:		
5253							; THIS SUBROUTINE READS THE STATE OF THE TRANSMIT
5254							; BCC LSB AND PUTS IT IN THE CARRY BIT
5255							
5256	033146	104414			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5257	033150	021364			021364		:PORT4+LU-17
5258	033152	106177	146234		ROLB	JMP04	:PUT Q0 IN CARRY
5259	033156	000207			RTS	PC	:RETURN
5260							
5261	033160				GETQ1:		
5262							; THIS SUBROUTINE READS THE STATE OF THE RECEIVE
5263							; BCC LSB AND PUTS IT IN THE CARRY BIT
5264							
5265	033160	104414			ROMCLK		:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5266	033162	021364			021364		:PORT4+LU-17
5267	033164	106177	146222		ROLB	JMP04	:PUT Q0 IN CARRY
5268	033170	106177	146216		ROLB	JMP04	:PUT Q1 IN CARRY
5269	033174	000207			RTS	PC	:RETURN
5270							
5271							
5272	033176			22800	SYNLD:		
5273				22900			; THIS SUBROUTINE LOADS OUT SILO WITH
5274				23000			; 2 SYNC CHARACTERS WITH SOM SET
5275				23100			
5276							
5277	033176	012737	000002	001246	23200	MOV #2, TEMP1	:LOAD COUNTER FOR 2 SYNCs
5278	033204	012761	000026	000004	23300	MOV #26, 4(R1)	:PORT4+26
5279	033212	104414				ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5280	033214	122114			122114		:LOAD SYNC REG
5281	033216	004737	032176		23500	JSR PC, OUTRDY	:WAIT FOR OUTRDY
5282	033222	012761	000001	000004	23600	MOV #1, 4(R1)	:LOAD PORT4
5283	033230	104414			23700	ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5284	033232	122111			23900	122111	:SET SOM
5285	033234	012761	000026	000004	24000	MOV #26, 4(R1)	:PORT+26
5286	033242	104414				ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5287	033244	122110			24200	122110	:LOAD OUT DATA WITH SYNC
5288	033246	005337	001246		24300	DEC TEMP1	:DECREMENT COUNTER
5289	033252	001361			24400	BNE 1\$:BR IF NOT DONE
5290	033254	000207			24500	RTS PC	:RETURN
5291					24600		
5292					24700		
5293	033256				24800	SOM:	
5294					24900		; THIS SUBROUTINE LOADS SOM AND OUT DATA WITH A
5295					25000		; GARBAGE CHARACTER (0)
5296					25100		
5297	033258	004737	032176		25200	JSR PC, OUTRDY	:WAIT FOR OUTRDY
5298	033262	012761	000001	000004	25300	MOV #1, 4(R1)	:PORT4+1
5299	033270	104414				ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5300	033272	122111			25500	122111	:SET SOM
5301	033274	005061	000004		25600	CLR 4(R1)	:CLEAR DATA CHAR
5302	033290	104414				ROMCLK	:NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

SDOMF MACYII 30,1046, 11-JUL-77 11:59 PAGE 99
 SDOME.P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0119

5303	033302	122110	25800	122110		;LOAD GARBAGE CHARACTER	
5304	033304	000207	25900	RTS	PC	;RETURN	
5305			26000				
5306			26100				
5307	033306		26200	EOM:			
5308			26300			;THIS SUBROUTINE LOADS EOM AND OUT DATA WITH A	
5309			26400			;GARBAGE CHARACTER (2) TO ENABLE TRANSMISSION OF BCC	
5310			26500				
5311	033306	004737	032176	000004	26600	JSR PC,OUTRDY	;WAIT FOR OUTRDY
5312	033312	012761	000C02	000004	26700	MOV #2,4(R1)	;PORT4+2
5313	033320	104414			26900	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5314	033322	122111				122111	;SET EOM
5315	033324	104414				ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5316	033326	122110			27100	122110	;LOAD GARBAGE CHARACTER
5317	033330	000207			27200	RTS PC	;RETJRN
5318			27300				
5319			27400				
5320	033332		27500	MESLD:			
5321			27600				;THIS SUBROUTINE LOADS SILO WITH MESSAGE
5322			27700				;THE FIRST ARGUMENT IS THE ADDRESS OF THE MESSAGE
5323			27800				;THE SECOND ARGUMENT IS THE NUMBER OF CHARACTERS IN THE MESSAGE
5324			27900				
5325	033332	010046			28000	MOV R0,-(SP)	;SAVE RO
5326	033334	012500			28100	MOV (RS)+,R0	;RO=MESSAGE POINTER
5327	033336	012537	00124E		28200	MOV (RS)+,TEMP1	;TEMP1=CHARACTER COUNT
5328	033342	004737	032176		28300	JSR PC,OUTRDY	;WAIT FOR OUT RDY
5329	033346	112061	000004		28400	MOV# (R0)+,4(R1)	;LOAD PORT4 WITH CHARACTER
5330	033352	104414			28600	ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5331	033354	122110				122110	;LOAD OUT DATA SILO
5332	033356	005337	00124E		28700	DEC TEMP1	;DEC CHAR COUNT
5333	033362	001367			29800	BNE 1\$;BR IF NOT DONE
5334	033364	004737	032044		28900	JSR PC,OCOR	;WAIT FOR OCOR
5335	033370	012600			29000	MOV (SP)+,RC	;RESTORE RO
5336	033372	000205			29100	RTS RS	;RETURN
5337			29200				
5338			29300				
5339	033374		29400	CLRIC:			
5340			29500				;THIS SUBROUTINE SETS IN CLR AND OUT CLR TO
5341			29600				;CLEAR THE TRANSMIT AND RECEIVE BCC REGISTERS
5342			29700				
5343	033374	012761	000200	000004	29800	MOV #BIT7,4(R1)	;LOAD PORT4
5344	033402	104414				ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5345	033404	122112			30000	122112	;SET IN CLR!
5346	033406	104414				ROMCLK	;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5347	033410	122111			30200	122111	;SET OUT CLR!
5348	033412	000207			30300	RTS PC	;RETURN
5349			30400				
5350			30500				
5351	033414		30600	STFFCL:			
5352			30700				;THIS SUBROUTINE ADDS ANY NECESSARY BIT STUFF CLOCK TICKS
5353			30800				;FIRST ARGUMENT IS CHAR, SECOND ARGUMENT IS SHIFT COUNT.
5354			30900				
5355	033414	010046			31000	MOV R0,-(SP)	;SAVE RO
5356	033416	012500			31100	MOV (RS)+,R0	;PUT CHAR IN RO
5357	033420	012537	001252		31200	MOV (RS)+,TEMP3	;PUT SHIFT COUNT IN TEMP3
5358	033424	106000			31300	1\$: PCRB R0	;LOOK AT NEXT BIT

020MF MACY11 30(1046) 11-JUL-77 11:59 PAGE 100
020ME.P11 12-MAY-77 14:18 SUBROUTINES

5359	033426	103403		31400	BCS	2\$:BR IF A MARK	
5360	033430	005037	033612	31500	CLR	BITCON	:IT WAS A SPACE, CLEAR I'S COUNTER	
5361	033434	000412		31600	BR	3\$:CONTINUE	
5362	033436	0052	033612	31700	INC	BITCON	:INC CONSECUTIVE I'S COUNTER	
5363	033442	022737	000005	033612	CMP	\$5,BITCON	:IS IT 5 YET?	
5364	033450	001004		31800	BNE	3\$:BR IF NO	
5365	033452	005037	033612	31900	CLR	BITCON	:YES! SO START AGAIN	
5366	033456	104415	000001	32000	DATACLK,	1	:GIVE EXTRA TICK TO STUFF ZERO	
5367	033462	005337	001252	32200	DEC	TEMP3	:DEC SHIFT COUNT	
5368	033466	001356		32300	BNE	1\$:BR IF NOT DONE	
5369	033470	012600		32400	MOV	(SP)+,R0	:RESTORE R0	
5370	033472	000205		32500	RTS	R5	:RETURN	
5371				32600				
5372				32700				
5373	033474			32800	STUFFCK:			
5374				32900			;THIS SUBROUTINE CHECKS TO SEE IF TRANSMITTER	
5375				33000			:IS STUFFING ZEROS WHEN IT SHOULD. FIRST ARGUMENT	
5376				33100			:IS THE CHARACTER, SECOND ARGUMENT IS SHIFT COUNT.	
5377				33200				
5378	033474	010046		33300	MOV	R0,-(SP)	:SAVE R0	
5379	033476	012500		33400	MCV	(R5)+,R0	:PUT CHAR IN R0	
5380	033500	012537	001252	33500	MOV	(R5)+,TEMP3	:PUT SHIFT COUNT IN TEMP3	
5381	033504	106000		33600	1\$:	RORB	:SHIFT OUT NEXT BIT	
5382	033506	103403		33700	BCS	2\$:BR IF IT IS A MARK	
5383	033510	005037	033612	33800	CLR	BITCON	:IT WAS A SPACE, CLEAR I'S COUNTER	
5384	033514	000416		33900	BR	3\$:CONTINUE	
5385	033516	005237	033612	34000	2\$:	INC	:INC CONSECUTIVE I'S COUNTER	
5386	033522	022737	000005	033612	CMP	\$5,BITCON	:5 IN A ROW YET?	
5387	033530	001010		34100	BNE	3\$:BR IF NO	
5388	033532	005037	033612	34200	CLR	BITCON	:YES SO START OVER	
5389	033536	104415	000001	34300	DATACLK,	1	:EXTRA TICK TO STUFF ZERO	
5390	033542	004737	032012	34400	JSR	PC,GETSI	:LOOK AT WINDOW	
5391	033546	103001		34500	BCC	3\$:IS IT A ZERO, BR IF YES	
5392	033550	104030		34600	HLT	30	:NO, ERROR ZERO WAS NOT STUFFED	
5393	033552	005337	001252	34700	3\$:	DEC	:DEC SHIFT COUNT	
5394	033556	001352		34800	BNE	1\$:BR IF NOT DONE	
5395	033560	012600		34900	MOV	(SP)+,R0	:RESTORE R0	
5396	033562	000205		35000	RTS	R5	:RETURN	
5397				35100				
5398				35200				
5399	033564			35300	CTSOLY:			
5400				35400			;THIS SUBROUTINE WASTES TIME UNTIL CTS SETS.	
5401				35500			;BUT HOPEFULLY NOT SO LONG THAT THE SILO RUNS OUT	
5402				35600				
5403	033564	010046		35700				
5404	033566	012700	000032	35800	MOV	R0,-(SP)	:SAVE R0	
5405	033572	027777	145406	145404	35900	MOV	#32,R0	:LOAD R0 WITH COUNT
5406	033600	005300		36000	1\$:	CMP	@TKCSR,@TKCSR	:WASTE TIME
5407	033602	001373		36100	DEC	R0	:DECREMENT COUNTER	
5408	033604	012600		36200	BNE	1\$:DO IT AGAIN IF R0 = 0	
5409	033606	000207		36300	MOV	(SP)+,R0	:RESTORE R0	
5410				36400	RTS	PC	:RETURN	
5411				36500				
5412	033610	000176		36600				
5413	033612	000000		36700	FLAG:	1B'0111110'	:FLAG CHARACTER	
5414	033614	000	125	252	BITCON:	0		
				36800	MESDAT:	.BYTE 0,125,252,377		

22DMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 102
22DME.P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0122

035212	003	010	04300	.BYTE	3.10
035214	001270		04400	SAVR4	
035216	003	002	04500	.BYTE	3.2
035220	001264		04600	SAVR2	
035222	000002		04700	2	
035224	003	017	04800	.BYTE	3.17
035226	001272		04900	SAVR5	
035230	002	002	05000	.BYTE	2.2
035232	001266		05100	SAVR3	
035234	000002		05200	2	
035236	006	021	05300	.BYTE	6.21
035240	033032		05400	CALBCC	
035242	002	002	05500	.BYTE	2.2
035244	001266		05600	SAVR3	
035246	000003		05700	3	
035250	001	011	05800	.BYTE	1.11
035252	001300		05900	ZERO	
035254	001	011	06000	.BYTE	1.11
035256	001302		06100	ONE	
035260	002	002	06200	.BYTE	2.2
035262	001260		06300	SAVRO	
035264	000003		06400	DT6:	3
035266	001	011	06500	.BYTE	1.11
035270	001302		06600	ONE	
035272	001	011	06700	.BYTE	1.11
035274	001300		06800	ZERO	
035276	002	002	06900	.BYTE	2.2
035300	001260			SAVRO	
035302	000004			4	
035304	001	011		.BYTE	1.11
035306	001300		07300	ZERO	
035310	001	011	07400	.BYTE	1.11
035312	001302		07500	ONE	
035314	003	007	07600	.BYTE	3.7
035316	001272		07700	SAVR5	
035320	002	001	07800	.BYTE	2.1
035322	001266		07900	SAVR3	
035324	000004		08000	DT10:	4
035326	001	011	08100	.BYTE	1.11
035330	001302		08200	ONE	
035332	001	011	08300	.BYTE	1.11
035334	001300		08400	ZERO	
035336	003	007	08500	.BYTE	3.7
035340	001272		08600	SAVR5	
035342	002	001	08700	.BYTE	2.1
035344	001266		08800	SAVR3	
035346	000002		08900	DT11:	2
035350	003	007	09000	.BYTE	3.7
035352	033610		09100	FLAG	
035354	002	002	09200	.BYTE	2.2
035356	001266		09300	SAVR3	
035360	000002		09400	DT12:	2
035362	006	004	09500	.BYTE	6.4
035364	033032		09600	CALBCC	
035366	006	002	09700	.BYTE	6.2
035370	001252		09800	TEMP3	

DDMF MACYII 30.1046 11-JUL-77 11:59 PAGE 103
 DDME.F11 12-MAY-77 14:19 SUBROUTINES

PAGE: 0123

		09900	.ERRTAB:		
035372	000000	10000			
035372	000000	10100	0		
035374	000000	10200	0		
035376	000000	10300	0		
C35400	033664	10400	EM1		
035402	034670	10500	DH2	;HLT	1
C35404	035204	10600	DT2		
035406	033722	10700	EM2		
035410	034670	10800	DH2	;HLT	2
035412	035204	10900	DT2		
035414	033765	11000	EM3		
035416	034670	11100	DH2	;HLT	3
035420	035204	11200	DT2		
035422	034031	11300	EM4		
035424	000000	11400	O	;HLT	4
035426	000000	11500	O		
035430	034073	11600	EM5		
035432	034670	11700	DH2	;HLT	5
035434	035204	11800	DT2		
035436	034073	11900	EM5		
035440	034726	12000	DH3	;HLT	5
035442	035222	12100	DT3		
035444	034123	12200	EM6		
035446	034647	12300	DH1	;HLT	7
035450	035172	12400	DT1		
035452	034142	12500	EM7		
035454	034647	12600	DH1	;HLT	10
035456	035172	12700	DT1		
035460	034167	12800	EM10		
035462	034647	12900	DH1	;HLT	11
035464	035172	13000	DT1		
035466	034213	13100	EM11		
035470	035024	13200	DH5	;HLT	12
035472	035246	13300	DT5		
035474	034242	13400	EM12		
035476	035024	13500	DH5	;HLT	13
035500	035246	13600	DT5		
035502	034213	13700	EM11		
035504	034764	13800	DH4	;HLT	14
035506	035234	13900	DT4		
035510	034266	14000	EM13		
035512	000000	14100	O	;HLT	15
035514	000000	14200	O		
035516	034213	14300	EM11		
035520	035024	14400	DH5	;HLT	16
035522	035264	14500	DT6		
035524	034242	14600	EM12		
035526	035024	14700	DH5	;HLT	17
035530	035264	14800	DT6		
035532	034213	14900	EM11		
035534	035056	15000	DH6	;HLT	20
035536	035302	15100	DT7		
035540	034213	15200	EM11		
035542	035056	15300	DH6	;HLT	21
035544	035324	15400	DT10		

022MF MACY11 30.1046, 11-JUL-77 11:59 PAGE 104
022ME.P11 12-MAY-77 14:18 SUBROUTINES

PAGE: 0124

035546	034242	15500	EM12		
035550	035056	15600	DH6	;HLT	22
035552	035302	15700	DT1		
035554	034242	15800	EM12		
035556	035056	15900	DH6	;HLT	23
035560	035324	16000	DT10		
035562	034326	16100	EM14		
035564	000000	16200	O	;HLT	24
035566	000000	16300	O		
035570	034376	16400	EM15		
035572	034647	16500	DH1	;HLT	25
035574	035172	16500	DT1		
035576	034417	16700	EM16		
035600	034726	16800	DH3	;HLT	26
035602	035346	16900	DT11		
035604	034242	17000	EM12		
035606	034647	17100	DH1	;HLT	27
035610	035360	17200	DT12		
035612	034433	17300	EM17		
035614	000000	17400	O	;HLT	30
035616	000000	17500	O		
035620	034477	17600	EM20		
035622	034647	17700	DH1	;HLT	31
035624	035172	17800	DT1		
035626	034520	17900	EM21		
035630	035124	18000	DH7	;HLT	32
035632	000000	18100	O		
035634	034520	18200	EM21		
035636	034726	18300	DH3	;HLT	33
035640	035222	18400	DT3		
035642	034535	18500	EM22		
035644	035147	18600	DH10	;HLT	34
035646	000000	18700	O		
035650	034560	18800	EM23		
035652	034670	18900	DH2	;HLT	35
035654	035204	19000	DT2		
035656	034602	19100	EM24		
035660	000000	19200	O	;HLT	36
035662	000000	19300	O		
035664	034625	19400	EM25		
035666	000000	19500	O	;HLT	37
035670	000000	19500	O		
035672	034123	19700	EM6		
035674	034670	19800	DH2	;HLT	40
035676	035204	19900	DT2		
035700	034073	20000	EM5		
035702	035024	20100	DH5	;HLT	41
035704	035246	20200	DT5		
035706	034266	20300	EM13		
035710	034647	20400	DH1	;HLT	42
035712	035172	20500	DT1		
		20600			
		20700			
035714	000001	21800	OCORMA/:		
		21300	.END		

02DMF MACYII 301046, 11-JUL-77 11:59 PAGE 106
02DME.P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0125

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 107
 DZDME.P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0126

CORMAX	035714	5431*													
CRAM	006606	1197*	1430												
CRC.CC=	102010	3420	3450	3502	3538	3590	3620	3672	3702	3755	3838	3945	4152	4233	
		4467	4566	4834	4936	5221*									
CRC16 =	120001	5220*													
CREAM	001320	195*	483*	1289*	1290	1292*	1296								
CSR	006510	1187*	1395												
CSRMAP	010514	1370*													
CTSOLY	033564	5399*													
CYCLE	010060	720	761	762	1280*										
DATABP	005216	1049*	1052	1074	1077*										
DATACL=	104415	241*	2101	2149	2153	2221	2223	2237	2251	2295	2297	2311	2325	2369	
		2371	2385	2399	2437	2439	2457	2472	2521	2523	2538	2556	2605	2607	
		2625	2689	2692	2710	2719	2762	2763	2772	2809	2841	2881	2913	2951	
		3008	3054	3100	3146	3191	3192	3241	3242	3286	3426	3427	3456	3457	
		3508	3511	3544	3545	3596	3597	3626	3627	3678	3679	3708	3709	3769	
		3773	3852	3857	3937	3952	3979	4002	4019	4026	4028	4066	4144	4159	
		4186	4209	4240	4267	4290	4307	4314	4316	4327	4459	4474	4501	4524	
		4542	4573	4600	4623	4640	4647	4649	4660	4773	4778	4784	5366	5389	
DATAHD	005204	1048*	1070	1073*											
DELAY =	104413	237*													
DEVADR	004370	877*	912	922*											
DEVTAB	003010	583	648*												
DH1	034647	5431*													
DH10	035147	5431*													
DH2	034670	5431*													
DH3	034726	5431*													
DH4	034764	5431*													
DH5	035024	5431*													
DH6	035056	5431*													
DH7	035124	5431*													
DISPLA	001200	142*	498*	504*	735*										
DISPRE	000174	128*	504												
DMACTV	001306	189*	521	676*	677	1280	1294	1376*	1577*	1583*	1584*	1588	1613		
DMCM	007320	634	1187*												
DMCRO0	001500	279*													
DMCRO1	001510	284*													
DMCRO2	001520	289*													
DMCRO3	001530	294*													
DMCRO4	001540	299*													
DMCROS	001550	304*													
DMCRO6	001560	309*													
DMCRO7	001570	314*													
DMCR10	001600	319*													
DMCR11	001610	324*													
DMCR12	001620	329*													
DMCR13	001630	334*													
DMCR14	001640	339*													
DMCR15	001650	344*													
DMCR16	001660	349*													
DMCR17	001670	354*													
DMCSR	001404	262*	568*	602	607*	612*	647	765	802	1094	1117	1163	1298*	1307	
DMCSRPH	001406	1356	1678*												
DMCT	001410	263*	1144*	1145*	1149*	1155*	1156*	1162*	1164*	1307*	1309*	1309			
DMCM	001310	264*	1309*	1310*	1311										
		190*	479	751	1374*	1389*	1568*	1569	1578	1580					

K10

DZDMF MACY11 30(1046) 11-JUL-77 11:59 PAGE 108
DZDME.P11 12-MAY-77 14:18 CROSS REFERE

PAGE: 0127

CROSS REFERENCE TABLE -- USER SYMBOLS

020MF MACY11 30.1046; 11-JUL-77 11:59 PAGE 109
020ME.P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0128

DZDMF MACYII 30(1046) 11-JUL-77 11:59 PAGE 111
DZDME.P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0130

22DME MACYII 30-1046 . 11-JUL-77 11:59 PAGE 113
22DME.PII 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0:32

02DMF MACYII 30(1046) 11-JUL-77 11:59 PAGE 114
02DME.P11 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 0133

220MF MACYII 30.10461 11-JUL-77 11:59 PAGE 115
220ME.PII 12-MAY-77 14:18 CROSS REFERENCE TABLE -- USER SYMBOLS

PAGE: 534

DZDMF MACY11 30.1046 11-JUL-77 11:59 PAGE 119
 DZDME.P11 12-MAY-77 14:18

CROSS REFERENCE TABLE -- MACRO NAMES

PAGE: 0137

2421	2427	2429	2501	2508	2510	2516	2557	2581	2591	2593	2597	2602	2646	2669
2677	2679	2685	2743	2749	2751	2754	2756	2758	2802	2810	2834	2842	2866	2873
2975	2878	2882	2906	2914	2939	2945	2947	2953	2963	2965	2996	3002	3004	3010
3019	3042	3048	3050	3056	3065	3088	3094	3096	3102	3111	3134	3140	3142	3148
3157	3180	3194	3227	3238	3244	3277	3284	3288	3296	3326	3329	3338	3341	3373
3377	3384	3413	3495	3583	3665	3745	3758	3762	3766	3807	3828	3841	3845	3849
3893	3916	4052	4068	4081	4086	4095	4118	4331	4345	4350	4359	4374	4382	4393
4402	4432	4664	4678	4683	4692	4707	4721	4726	4735	4761	4779	4786	4796	4829
4869	4885	4890	4899	4931	4960	4975	4980	4989	5007	5020	5035	5039	5042	5049
5051	5062	5080	5084	5087	5093	5106	5109	5126	5130	5133	5139	5159	5161	5178
5233	5237	5240	5246	5256	5266	5279	5283	5286	5299	5302	5313	5315	5330	5344
5346														
SRCRC	18	4036												
SPEC	18	2923	2981	3027	3073	3119								
SSCOPE	18	775												
SSIMBC	18	5198												
SSINAC	18	2951												
SSOFTC	18	1207												
SSSTUFF	18	2406												
SSWPAC	18	1961	1983											
STCHAR	18	3923	4055	4125	4439									
STCRC	18	3899	4098	4411										
STRANW	18	3944	4151	4232	4466	4565								
STRAN1	18	2C38	2075	2123										
STRPDE	18	215	217	219	221	223	225	227	229	231	233	235	237	239
STSTN	243													
	18	1673	1697	1720	1744	1775	1817	1859	1917	1969	1991	2013	2047	2084
	2195	2269	2343	2414	2494	2574	2652	2736	2755	2827	2859	2899	2932	2989
	3081	3127	3173	3220	3270	3314	3361	3405	3487	3575	3657	3738	3821	3909
	4111	4425	4754	4820	4922									
SVARIA	18	134												
SWINOC	18	2184	2258	2332	2483									
SYZ	18	1665	1671	1689	1695	1712	1718	1736	1742	1767	1773	1809	1815	1851
	1909	1915	1961	1967	1983	1989	2005	2011	2038	2045	2075	2082	2123	2130
	2193	2258	2267	2332	2341	2406	2412	2483	2492	2563	2572	2652	2660	2744
	2787	2793	2819	2825	2851	2857	2891	2897	2923	2930	2981	2987	3021	3033
	3079	3119	3125	3165	3171	3210	3218	3260	3268	3305	3312	3353	3369	3398
	3479	3485	3566	3573	3649	3655	3730	3736	3813	3819	3899	3907	4036	4043
	4109	4411	4423	4744	4752	4808	4818	4911	4920					
SZEROS	18	2727												

. RES. C35714 000

ERRORS DETECTED: 0

DZDMF,DZDMF/SOL/CRF+IPL+TL,DZDME,EG:LU TYPE

RUN-TIME: 17 23 1 SECONDS

RUN-TIME RATIO: 257/42=6.0

CORE USED: 32K (63 PAGES)