

LPA/KW11-K

DIAGNOSTIC TEST
MD-11-DRLPG-A

EP-DRLPG-A-DL
COPYRIGHT © 1978
FICHE 1 OF 2

MAR 1978
digital
MADE IN USA

This image displays a grid of 100 small diagnostic test screens, arranged in 10 rows and 10 columns. Each screen shows a different set of data, including waveforms, numerical values, and status indicators. The screens are organized into several distinct sections:

- Top Row:** Displays various status and configuration parameters.
- Second Row:** Shows waveforms and numerical data points.
- Third Row:** Contains numerical data and status indicators.
- Fourth Row:** Displays waveforms and numerical data.
- Fifth Row:** Shows numerical data and status indicators.
- Sixth Row:** Contains waveforms and numerical data.
- Seventh Row:** Displays numerical data and status indicators.
- Eighth Row:** Shows waveforms and numerical data.
- Ninth Row:** Contains numerical data and status indicators.
- Tenth Row:** Displays waveforms and numerical data.

The overall layout is a dense grid of diagnostic information, typical of a multi-channel test setup.

LPA/KW11-K

DIAGNOSTIC TEST
MD-11-DRLPG-A

EP-DRLPG-A-DL
COPYRIGHT © 1978
FICHE 2 OF 2

MAR 1978
digital
MADE IN USA

This microfiche card contains a grid of frames. The first column of frames contains text-based diagnostic data, including test results and error codes. The remaining columns contain graphical representations of data, likely waveforms or signal patterns, used for visual analysis of the diagnostic test.

EOF1DRLPGASEQ0411

00010000 780223

Ident 00010000

7 HDR1DRLPGASEQ

00010000

780223
SEQ 0001

Product Code: MAINDEC-11-DRLPG-A-D
 Product Name: LPA/KW11-K DIAGNOSTIC TEST
 Date Created: JANUARY 1978
 Maintainer: DIAGNOSTIC ENGINEERING

Copyright (C) 1978
 Digital Equipment Corporation, Maynard, Mass.

This software is furnished under a license for use only on a single computer system and may be copied only with the inclusion of the above copyright notice. This software, or any other copies thereof, may not be provided or otherwise made available to any other person except for use on such system and to one who agrees to these license terms. Title to and ownership of the software shall at all times remain in DEC.

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation.

DEC assumes no responsibility for the use or reliability of its software on equipment which is not supplied by DEC.

Table of Contents

1.0	ABSTRACT
2.0	REQUIREMENTS
2.1	Equipment
2.2	Storage
3.0	LOADING PROCEDURE
3.1	Method
3.2	Non-standard address, Vector, or Priority; or Use of Software SWR
4.0	STARTING PROCEDURE
4.1	Control Switch Settings
4.2	Starting Addresses
4.3	Program AND/OR Operator Action
5.0	OPERATING PROCEDURE
5.1	Switch Register Function
5.2	Scope Loops
5.3	Program AND/OR Operator Action
5.3.1	Logic Test
5.3.2	Special I/O Signal Tests
6.0	ERRORS
6.1	Error Printout
6.1.1	Example
6.2	Non-Standard Error HALTS
7.0	RESTRICTIONS
8.0	MISCELLANEOUS
8.1	
8.2	
8.3	Execution Time
8.3.1	Logic Test
8.3.2	Special I/O Signal Tests

9.0	PROGRAM DESCRIPTION
9.1	Logic Tests
9.2	Special External I/O Signal Tests
9.2.1	LS210 "STP2 OUT" to "SCHMITT TRIG 1 IN" Tests
9.2.2	LS214 "STP1 OUT" to "SCHMITT TRIG 2" H Tests
9.2.3	LS220 "SCHMITT TRIG 3" in, "ST3 OUT" Tests
9.2.4	LS224 "A EVENT OUT" Test
9.2.5	LS230 "B EVENT OUT" Test
10.0	LP111 (SYSTEM) DIGNOSTIC SUMMARY
11.0	LISTING TABLE OF CONTENTS
12.0	LISTINGS

1.0 ABSTRACT

This program allows the user to check out or debug the KW11K, DUAL REAL TIME CLOCK. The logic test is self contained and needs no external maintenance hardware or operator intervention.

Five special tests are included within this program to allow the user to check out and debug the external I/O signals. To run these tests a jumper wires is needed in order to loop output to an input.

THIS PROGRAM IS A MODIFIED VERSION OF "MD-11-DZKWK-A". IT WAS MODIFIED TO ENABLE THE OPERATOR TO CHECK OUT THE KW11K OPTION WHEN IT IS ON THE LP111-KX I/O BUS. NO RECAPSING IS NEEDED. SOME TEST DONE IN THE ORIGINAL DIAGNOSTIC SUCH AS ARBRITRATION TEST, WERE DELETED AS THEY COULD NOT BE CHECKED. IF THIS DIAGNOSTIC DOESN'T FIND A SUSPECTED PROBLEM, YOU MAY HAVE TO RUN "MD-11-DZKWK-A". YOU SHOULD RUN "MD-11-DRLPA" BEFORE RUNNING THIS DIAGNOSTIC. PLEASE SEE SECTION 10.

2.0 REQUIREMENTS

2.1 Equipment

1. PDP11 FAMILY COMPUTER with 16K of memory or more and I/O facilities (a switch register or TTY).
2. KW11K under test.
3. For external I/O signal tests a loopback wire (Jumper) is needed. Jumpers are 30 AWG jumper type 915.
4. LPA11-KX

2.2 Storage

This program occupies and uses only the lower 16K of memory.

3.0 LOADING PROCEDURE

3.1 Method

Standards procedure for normal binary tapes should be followed.

1. Absolute loader must be in memory.
2. Place binary tape in reader.
3. Load address #7500 (* determined by location of loader).
4. Press "Start" (program will be loaded into memory).

The program can also be loaded by XXDP, ACT, or APT.

3.2 Non-Standard Address, Vector, or Priority; or Use of Software Switch Register

This program is set to test a KW11K with a standard address, vector, and priority. If any of these are different on the KW11K you are testing, change the corresponding location in memory before starting this test.

LOCATION	TAG	CURRENT CONTENTS	COMMENTS
1254	\$BASE:	170404	;;Base address of equipment ;; under test
1250	\$VECT1:	000344	;; INTERRUPT Vector #1
1252	\$PRIOR:	000006	;; Bus priority - 1,#2
176	\$SWREG:	000000	;; Manual SWR.
	\$TPFLG:	.BYTE 0	;; "Terminal Available" ;; Flag (Bit<0:7>=0=Yes)

NOTE

If no hardware Switch Register exists, you may set any bit in "SWREG" as you would have set it in the SWR.

4.0 STARTING PROCEDURE *****

4.1 Control Switch Settings

Starting at memory locations 200, 204, 210, 214, 220, 224, or 230 set all switches as desired. See Section 5.1.

4.2 Starting Addresses

200 Start address for logic test.
204 Restart address for logic test.
210 Start address for "STP2 OUT", "SCHMITT TRIG 1" tests.
214 Start address for "STP1 OUT", "SCHMITT TRIG 2" tests.
220 Start address for "SCHMITT TRIG 3 IN", "ST3 OUT" tests.
224 Starting address for "A EVENT OUT" test.
230 Starting address for "B EVENT OUT" test.

4.3 Program AND/OR Operator Action

1. Load program into core.
2. Set switch register to starting address.
3. Load address.
4. Set switches to desired settings - see section 5.1.
5. IF starting a special I/O signal test:
MAKE WIRE LOOP CONNECTION.
6. Press Start.

5.0 OPERATING PROCEDURE

5.1 Switch Register Function

Switch use

```

15  Halt on error
14  Loop on test
13  Inhibit error timeout (all tests)
13  Inhibit "*" timeout (special I/O signal tests)
11  Inhibit iterations (short pass)
10  Bell on error
9   Loop on error
8   Loop on test in SWR <7:0>

```

5.2 Scope Loops

If an error occurs and the user wishes to scope the error, he (or she) should set SW15=1 to halt on error, then when the program halts on error, SW15=0, set SW14=1. To loop on current test, set SW13=1 to inhibit error printout, and press continue on the CPU's console.

NOTE

For each test in the listing, you will find a test description. In each description a probable SYNC Point is listed. These Points are listed AS A GUIDE in order for you to SYNC your scope to the Signals being generated.

5.3 Program AND/OR Operator Action

5.3.1 Logic Test

The first pass through the program will be made with iterations inhibited. Successive passes will enable iterations if SW11=0. "END PASS" is printed out at the end of a pass.

If not inhibited by APT, the program will look for more KW11Ks to exercise, one pass will exercise all KW11Ks.

5.3.2 Special I/O Signal Tests

There are no "Short Passes". Each pass will iterate 65,324 times. A "*" is typed at the end of a pass unless SW13=1.

6.0 ERRORS *****

6.1 Error Printout

Printout varies with the error detected. The error PC typed out is the actual location of the error call.

A halt at location "STYPE"+10 when running with no terminal indicates an error has occurred. To find out the number of the error, examine location "STSTNM". This is the item number of the error. To find out what the error typout would have been GOTO to the error pointer table beginning at location "SERRTB".

6.1.1 Example

If we examined location "STSTNM" and found a 5 (101) we go to location "SERRTB" and look through the error pointer table until we found item 5. The information would look like:

;ITEM 5

```
EMS           ;CLOCK B SR DATA ERROR
DHS           ;ERRPC BSR WAS S/B
DTS           ;SERRPC,BSR,$BDDAT,$GDDAT
DFD           ;ALL NUMBERS ARE IN OCTAL FORM
```

To find out the information specified by DTS (SERRPC,BSR,\$GDDADR,\$BDDADR) follow these steps:

1. Look up the address of the label (i.e., SERRPC) in the symbol table which follows the listing.
2. Put this address in the witch register and depress the load address switch on the processor's console.
3. Now depress the Examine switch.
4. The data displayed in the data lights is the information that would have been printed for this label if you had a input/output terminal.

6.2 Non-Standard Error HALTS

A HALT MAY OCCUR IF THE PROGRAM DETECTS AN LPA11-KX ERROR. CHECK THE COMMENTS IN THE LISTING OPPOSITE THE PC HALT.

7.0 RESTRICTIONS

7.1

Jumper W2 must be installed if not jumpered on module.

7.2

Logic Test must be run before any special I/O Signal Test.

8.0 MISCELLANEOUS

8.1

After a power failure occurs, program execution will continue at the point where the power failure occurred after the program types "POWER".

8.2

This program is chainable under XXDP, ACT, or APT.

8.3 Execution Time

8.3.1 Logic Test

90 SECONDS iterations inhibited - no errors.

375 SECONDS with iterations - no errors.

8.3.2 Special I/O Signal Tests

1.0 Minutes No errors, SW13=0.

Execution times are approximate, as the various PDP-11 CPU's have varied instruction execution times.
Times quoted were taken from a run on a PDP-11/34.

8.4 USER LINK TO I/O DEVICE

A SPECIAL USER LINK HAS BEEN PROVIDED IN ORDER FOR THE

OPERATOR TO EXAMINE OR MODIFY LOCATIONS ON THE LPA11-KX
I/O BUS. (NOTE: THIS CANNOT BE DONE DIRECTLY.)

SEQ 0010

PROCEDURE:

- 1) START THE PROCESSOR AT LOCATION \$UTK:
- 2) THE DIALOG TO EXAMINE A LOCATION IS AS FOLLOWS:

```
E OR D      "E"  
DEVICE ADDR= "OCTAL ADDR"  
XXXXXX
```

WHERE XXXXXX IS THE CONTENTS OF THE SPECIFIED LOC.

- 3) THE DIALOG TO MODIFY A LOCATION IS AS FOLLOWS:

```
E OR D      "D"  
DATA=      "DATA TO BE DEPOSITED"
```

- 4) THE PROGRAM WILL STAY IN THIS LOOP UNTIL THE OPERATOR IS FINISHED. AT THIS TIME THE PROCESSOR SHOULD BE HALTED.

NOTE: THE OPERATORS RESPONSE IS ENCLOSED IN QUOTES.

9.0 PROGRAM DESCRIPTION

9.1 Logic Tests

A complete description of each test is included withing the listing before each test.

9.2 Special External I/O Signal Tests

9.2.1 LS210 "STP2 OUT" to "SCHMITT RIG 1 IN" Tests

This is a special section devoted for testing and providing scope loop capabilities for "STP2 OUT" L and "SCHMITT TRIG 1" IN.

When you load and start at location 210, program control is transferred here. "STP2 OUT" L pulses are generated by "LO STAT A HI" H + "BD10" H (Main. STP2).

Pin V ("STP2 OUT") is wired to pin LL (SCHMITT TRIG1) for this test. "STP2 OUT" pulses are received as "SCHMITT TRIG 1" pulses which set clock A's status register bit 15. If an error is detected, normal error reporting technique, and error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins V and LL of J1 together.

Logic test (L + S 200) should be run first.

9.2.2 LS214 "STP1 OUT" to "SCHMITT RIG 2" H Tests

This is a special test section devoted for testing and providing scope loop capabilities for "STP2 OUT" and "SCHMITT TRIG2" IN.

When you load and start at location 214, program control is transferred here. "STP1 OUT" L pulses are generated by "LO STAT A HI" + "BD12" H (mIn S). Pin DD ("STP1 OUT") is wired to pin BB ("SCHMITT TRIG 2") for this test. "STP1 OUT" pulses are received as "SCHMITT RIG 2" pulses which will clear clock A's count register if mode 3 is selected. If an error is detected, normal error reporting technique, and error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins DD and BB of J1 together.

Logic tests (L + S at 200) should be run first.

9.2.3 LS220 "SCHMITT TRIG 3" in, "ST3 OUT" Tests

This is a special section devoted for testing and providing scope LOOPS CAPABILITIES FOR "SCHMITT TRIG 3" AND "ST3 OUT".

When you load and start at location 220, program control is transferred here. "STP2" pulses are generated by "LD STAT A H," + "BD10" H (main STP2). Pin V ("STP2 OUT") is wired to pin T ("SCHMITT RIG 3"). "SCHMITT TRIG 3" pulses give us "ST3 OUT" pulses. Pin L ("ST3 OUT") is wired to pin LL ("SCHMITT RIG1"), and "SCHMITT RIG 1" will set clock A's status register bit 15.

If an error is detected, normal error reporting technique, and error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins V to T of J1 together, as well as pins L to LL of J1 together.

Tests LS210 and LS214 should be run first.

9.2.4 LS224 "A EVENT OUT" Test

This is a special section devoted for testing and providing scope loop capabilities for "A EVENT OUT".

When you load and start at location 224, program control is transferred here. "A EVENT OUT" pulses are generated by clock A overflows. Pin VV ("A EVENT OUT") is wired to pin LL ("SCHMITT TRIG 1"). "SCHMITT TRIG 1" pulses will set clock A's CSR bit 15. If an error is detected, normal error reporting technique, and error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins VV and LL of J1 together.

Test LS210 should be run first.

9.2.5 LS230 "B EVENT OUT" Test

This is a special section devoted for testing and providing scope loop capabilities for "B EVENT OUT".

When you load and start at location 230, program control is transferred here. "B EVENT OUT" pulses are generated by clock B overflows. Pin TT ("B EVENT OUT") is wired to pin LL ("SCHMITT TRIG 1"). "SCHMITT TRIG 1" pulses will set clock A's CSR bit 15. And error switch register options are used. An "*" is typed after each 65,324 loops through the test. SW13=1 will inhibit this feature.

You must wire pins TT and LL of J1 together.

Test LS210 should be run first.

10.0 LPA11 (SYSTEM) DIAGNOSTIC SUMMARY

DIAGNOSTICS FOR THE LPA11 ARE WRITTEN AT THREE LEVELS: (1) TOTAL PDP-11 SYSTEM, (2) LPA11 SYSTEM; AND, (3) LPA11 OPTIONS.

LEVEL 1 IS DESIGNED TO ISOLATE A FAILURE TO THE LPA11 SYSTEM. ALL OPTIONS ON THE PDP-11 ARE EXERCISED.

LEVEL 2 DIAGNOSTICS ISOLATE A FAILURE TO THE INDIVIDUAL OPTION WITHIN THE LPA11. THE LEVEL 2 DIAGNOSTIC IS MD-11-DRLPA. WHEN THE USER RUNS DRLPA HE CAN GENERALLY TELL WHICH OPTION DIAGNOSTIC (LEVEL 3) TO RUN NEXT. MB254 AND MB200-YC ERRORS MAY "LOOK" ALIKE AND DRLPA MAY NOT BE ABLE TO DISTINGUISH BETWEEN THEM. ARBITRATION ERRORS WILL NOT BE DETECTED BY THIS DIAGNOSTIC.

LEVEL THREE DIAGNOSTICS AID IN DETERMINING IF THE ERROR WAS IN FACT ON THE OPTION THE DRLPA SPECIFIED. THE USER MAY "LOOP" ON THE ERROR. WITHIN LEVEL THREE THERE ARE TWO GROUPS OF DIAGNOSTICS. THE FIRST GROUP REQUIRES NO "EXTRA" WORK BY THE USER IN ORDER TO RUN. GROUP "A" DIAGNOSTICS DO NOT CHECK ARBITRATION AND REQUIRE EXTRA TIME FOR EXECUTION. THE SECOND GROUP (GROUP "B") REQUIRES THAT THE USER RECONFIGURE THE PDP-11 SYSTEM. THIS RECONFIGURATION INVOLVES CABLING THE UNIBUS TO THE LPA'S I/O BUS.

THE DIAGNOSTIC FOR THE MB254 FALLS INTO THE GROUP "B" CATEGORY.

THE LPA11-KX DIAGNOSTIC KIT WILL INCLUDE:

<u>OPTION</u>	<u>GROUP</u>	<u>DIAG. #</u>	<u>DIAG. TITLE</u>
LPA11-KX	LEVEL 2	MD-11-DRLPA	LPA11-K SYSTEM DIAG.
MB254	"B"	MD-11-DRMBA	MB254 (JPBM) DIAG.
AA11-K	A	MD-11-DRLPB	AA11-K DIAG.
	B	MD-11-DZAAC	AA11-K DIAG.
AR11	A	MD-11-DRLPC	LPA/AR11 DIAG. #1
	A	MD-11-DRLPD	LPA/AR11 DIAG. #2
	A	MD-11-DRLPE	LPA/AR11 DIAG. #3
	B	MD-11-DZARA	AR11 DIAG. #1
	B	MD-11-DZARB	AR11 DIAG. #2
	B	MD-11-DZARC	AR11 DIAG. #3
DR11-K	A	MD-11-DRLPF	LPA/DR11-K DIAG.
	B	MD-11-DZDRG	DR11-K DIAG.
KW11-K	A	MD-11-DRLPG	LPA/KW11-K DIAG.
	B	MD-11-DZKWK	KW11-K DIAG.
LPS11	A	MD-11-DRLPH	LPA/LPS11 DIAG. #1
	A	MD-11-DRLPI	LPA/LPS11 DIAG. #2
	A	MD-11-DRLPJ	LPA/LPS11 DIAG. #3
	B	MD-11-DZLPC	LPS11 DIAG. #1
	B	MD-11-DZLPD	LPS11 DIAG. #2
	B	MD-11-DZLPI	LPS11 DIAG. #3
AD11-K	A	MD-11-DRLPK	LPA/AD11-K DIAG.
	B	MD-11-DZADL	AD11-K DIAG.
MB200-YC	B	MD-11-DZLPL	LPA/MB200-YC BASIC MICRO-CPU R/W TEST
	B	MD-11-DZLPM	LPA/MB200 YC JMP+ROM READ TEST

81	OPERATIONAL SWITCH SETTINGS
92	TRAP CATCHER
111	BASIC DEFINITIONS
234	ACT11 HOOKS
245	APT PARAMETER BLOCK
268	COMMON TAGS
316	APT MAILBOX-ETABLE
404	ERROR POINTER TABLE
630	PROGRAM START
633	INITIALIZE THE COMMON TAGS
735	*
736	* PHASE 1 CLOCKS A+B BASIC LOGIC TESTS.
737	*
740	T1 *TEST THE ADDRESSABILITY OF CLOCK ADDRESS
774	T2 *TEST THAT CLOCK A BUFFER CAN BE WRITTEN INTO
827	T3 *TEST THAT CLOCK A BUFFER CAN BE WRITTEN TO A ZERO
867	T4 *TEST THAT CLOCK A'S STATUS CAN BE WRITTEN AND READ
916	T5 *TEST THAT CLOCK B'S STATUS REGISTER CAN BE WRITE/READ
955	T6 *TEST THAT CLOCK B'S BUFFER REGISTER CAN BE WRITE/READ
993	T7 *TEST THAT CLOCK A STATUS REGISTER BIT 15 CAN BE SET AND CLEARED
1049	T10 *TEST THAT CLOCK A STATUS REGISTER BIT 14 CAN BE SET AND CLEARED
1105	T11 *TEST THAT CLOCK A STATUS REGISTER BIT 13 CAN BE SET AND CLEARED
1161	T12 *TEST THAT CLOCK A STATUS REGISTER BIT 12 CAN BE SET AND CLEARED
1217	T13 *TEST THAT CLOCK A STATUS REGISTER BIT 11 CAN BE SET AND CLEARED
1273	T14 *TEST THAT CLOCK A STATUS REGISTER BIT 10 CAN BE SET AND CLEARED
1329	T15 *TEST THAT CLOCK A STATUS REGISTER BIT 9 CAN BE SET AND CLEARED
1385	T16 *TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED
1441	T17 *TEST THAT CLOCK A STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
1497	T20 *TEST THAT CLOCK A STATUS REGISTER BIT 6 CAN BE SET AND CLEARED
1553	T21 *TEST THAT CLOCK A STATUS REGISTER BIT 5 CAN BE SET AND CLEARED
1609	T22 *TEST THAT CLOCK A STATUS REGISTER BIT 4 CAN BE SET AND CLEARED
1665	T23 *TEST THAT CLOCK A BUFFER REGISTER BIT 100 CAN BE SET AND CLEARED
1721	T24 *TEST THAT CLOCK A BUFFER REGISTER BIT 101 CAN BE SET AND CLEARED
1777	T25 *TEST THAT CLOCK A BUFFER REGISTER BIT 102 CAN BE SET AND CLEARED
1833	T26 *TEST THAT CLOCK A BUFFER REGISTER BIT 103 CAN BE SET AND CLEARED
1889	T27 *TEST THAT CLOCK A BUFFER REGISTER BIT 104 CAN BE SET AND CLEARED
1945	T30 *TEST THAT CLOCK A BUFFER REGISTER BIT 105 CAN BE SET AND CLEARED
2001	T31 *TEST THAT CLOCK A BUFFER REGISTER BIT 106 CAN BE SET AND CLEARED
2057	T32 *TEST THAT CLOCK A BUFFER REGISTER BIT 107 CAN BE SET AND CLEARED
2113	T33 *TEST THAT CLOCK A BUFFER REGISTER BIT 108 CAN BE SET AND CLEARED
2169	T34 *TEST THAT CLOCK A BUFFER REGISTER BIT 109 CAN BE SET AND CLEARED
2225	T35 *TEST THAT CLOCK A BUFFER REGISTER BIT 110 CAN BE SET AND CLEARED
2281	T36 *TEST THAT CLOCK A BUFFER REGISTER BIT 111 CAN BE SET AND CLEARED
2337	T37 *TEST THAT CLOCK A BUFFER REGISTER BIT 112 CAN BE SET AND CLEARED
2393	T40 *TEST THAT CLOCK A BUFFER REGISTER BIT 113 CAN BE SET AND CLEARED
2449	T41 *TEST THAT CLOCK A BUFFER REGISTER BIT 114 CAN BE SET AND CLEARED
2505	T42 *TEST THAT CLOCK A BUFFER REGISTER BIT 115 CAN BE SET AND CLEARED
2563	T43 *TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED
2620	T44 *TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
2677	T45 *TEST THAT CLOCK B STATUS REGISTER BIT 6 CAN BE SET AND CLEARED
2734	T46 *TEST THAT CLOCK B STATUS REGISTER BIT 5 CAN BE SET AND CLEARED
2791	T47 *TEST THAT CLOCK B STATUS REGISTER BIT 4 CAN BE SET AND CLEARED
2848	T50 *TEST THAT CLOCK B STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
2905	T51 *TEST THAT CLOCK B STATUS REGISTER BIT 2 CAN BE SET AND CLEARED

2962	T52	*TEST THAT CLOCK B STATUS REGISTER BIT 1 CAN BE SET AND CLEARED
3019	T53	*TEST THAT CLOCK B STATUS REGISTER BIT 0 CAN BE SET AND CLEARED
3075	T54	*TEST THAT CLOCK B BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED
3131	T55	*TEST THAT CLOCK B BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED
3187	T56	*TEST THAT CLOCK B BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
3243	T57	*TEST THAT CLOCK B BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
3299	T60	*TEST THAT CLOCK B BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED
3355	T61	*TEST THAT CLOCK B BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED
3411	T62	*TEST THAT CLOCK B BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED
3467	T63	*TEST THAT CLOCK B BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED
3522	*	
3523	*	* PHASE 2 ADVANCED BASIC LOGIC TESTS
3524	*	
3527	T64	*TEST THAT CLOCK A'S COUNT REGISTER IS CLEAR
3573	T65	*TEST CLOCK A'S COUNT REGISTER WITH 125252 PATTERN
3624	T66	*TEST CLOCK A'S COUNT REGISTER WITH 052525 PATTERN
3676	T67	*TEST THAT CLOCK B'S COUNT REGISTER IS CLEAR
3723	T70	*TEST CLOCK B'S COUNT REGISTER WITH 125 PATTERN
3774	T71	*TEST CLOCK B'S COUNT REGISTER WITH 252 PATTERN
3826	T72	*TEST THE SETTING OF MAINTENANCE STP1 IN CLOCK A BIT 15 TO SET
3869	T73	*TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BIT13 AND MAIN. STP1
3916	T74	*TEST THAT CLOCK A WILL INCREMENT - MODE 0 - RATE STP1 FIRST COUNT TEST
3976	T75	*TEST THE ABILITY OF CLOCK A TO COUNT FROM ZERO TO OVERFLOW USING M STP1'S
4057	*	
4058	*	* PHASE 3 CLOCK A COUNT FUNCTION TESTS
4059	*	
4062	T76	*TEST THAT CLOCK A OVERFLOW WILL OCCUR
4131	T77	*TEST IN CLOCK A THAT OVERFLOW IN MODE 0 CAUSE CLEARING OF "ENB CNTR" F/F
4210	T100	*TEST THE ABILITY OF CLOCK A TO COUNT AT 1MHZ RATE PART 1
4264	T101	*TEST THE ABILITY OF CLOCK A TO COUNT AT 100KHZ RATE PART 1
4318	T102	*TEST THE ABILITY OF CLOCK A TO COUNT AT 10KHZ RATE PART 1
4372	T103	*TEST THE ABILITY OF CLOCK A TO COUNT AT 1KHZ RATE PART 1
4426	T104	*TEST THE ABILITY OF CLOCK A TO COUNT AT 100HZ RATE PART 1
4480	T105	*TEST THE ABILITY OF CLOCK A TO COUNT AT LINE-FREQ RATE PART 1
4534	T106	*TEST THAT CLOCK A DOESN'T COUNT WHEN NO RATE IS SELECTED
4591	T107	*TEST THAT CLOCK A'S COUNT REG ISN'T LOADED WHEN CLOCK A IS ENABLED
4648	T110	*TEST THAT CLOCK A IN MODE 1 DOES NOT CLEAR ENABLE ON OVERFLOW
4700	T111	*TEST THAT A CLOCK A "BUFFER TO COUNT REG" DOESN'T TAKE PLACE ON A MODE 2 OVERFLOW
4765	T112	*TEST THAT CLOCK A MODE 2 + MAINTENANCE ST2 SET MODE FLG
4820	T113	*TEST THAT PATTERN 052525 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
4890	T114	*TEST THAT PATTERN 125252 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
4962	T115	*TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 1 WHEN STP2 IS GENERATED
5011	T116	*TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 2 WHEN STP2 IS GENERATED
5061	T117	*TEST THAT MODE 3 + "STP2" CLEARS A'S COUNT REGISTER.
5111	T120	*TEST THE AUTODECREMENT FEATURE OF CLOCK A'S BUFFER
5220	T121	*TEST THAT CLOCK A'S 1 MHZ CLK CAN BE DISABLED
5278	*	
5279	*	* PHASE 4 CLOCK B COUNT FUNCTION TESTS
5280	*	
5283	T122	*TEST THAT CLOCK B WILL COUNT ONCE FIRST CLOCK B COUNT
5353	T123	*TEST THE ABILITY IF CLOCK B TO COUNT FROM ZERO TO OVERFLOW
5441	T124	*TEST THAT CLOCK B CAN GENERATE AN OVERFLOW
5519	T125	*TEST THE INIT. ABILITY OF CLOCK B'S COUNT REG.
5565	T126	*TEST THAT CLOCK B DOESN'T COUNT WHEN NO RATE IS SELECTED

5613	T127	*TEST THE ABILITY OF CLOCK B TO COUNT AT 1MHZ PART 1
5671	T130	*TEST THE ABILITY OF CLOCK E TO COUNT AT 100KHZ PART 1
5729	T131	*TEST THE ABILITY OF CLOCK E TO COUNT AT 10KHZ PART 1
5787	T132	*TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1
5845	T133	*TEST THE ABILITY OF CLOCK B TO COUNT AT 100HZ PART 1
5903	T134	*TEST THE ABILITY OF CLOCK B TO COUNT AT LINE-FREQ PART 1
5961	T135	*TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OF CLOCKS A + B
6038	*	
6039	*	* PHASE 6 CLOCK A+B ADVANCE TESTING
6040	*	
6044	T136	*TEST THAT THE TRAILING EDGE OF STP1 WILL INCR. COUNTER
6111	T137	*TEST CLOCK A'S 100KHZ DIVIDER
6223	T140	*TEST CLOCK A'S 10KHZ DIVIDER
6335	T141	*TEST CLOCK A'S 1KHZ DIVIDER
6447	T142	*TEST CLOCK A'S 100HZ DIVIDER
6560	T143	*TEST CLOCK B'S 100KHZ DIVIDER
6675	T144	*TEST CLOCK B'S 10KHZ DIVIDER
6790	T145	*TEST CLOCK B'S 1KHZ DIVIDER
6905	T146	*TEST CLOCK B'S 100HZ DIVIDER
7021		
7023		END OF PASS ROUTINE
7059	*	
7060	*	* SPECIAL I/O SIGNAL TESTS
7061	*	
7065	*	* "STP2 OUT" TO "SCHMITT TRIG 1 IN" TESTS
7161	.*	* "STP1 OUT" TO "SCHMITT TRIG 2" H TESTS
7263	*	* "SCHMITT TRIG 3" IN, "ST3 OUT" TESTS
7360	*	* "A EVENT OUT" TEST
7462	*	* "B EVENT OUT" TEST
7615		
7616		*SYSMAC ROUTINES
7617		
7619		BINARY TO OCTAL (ASCII) AND TYPE
7696		ERROR HANDLER ROUTINE
7746		ERROR MESSAGE TYPEOUT ROUTINE
7793		CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
7860		SCOPE HANDLER ROUTINE
7925		READ AN OCTAL NUMBER FROM THE TTY
7963		TTY INPUT ROUTINE
8102		TYPE ROUTINE
8181		APT COMMUNICATIONS ROUTINE
8238		POWER DOWN AND UP ROUTINES
8281		TRAP DECODER
8304		TRAP TABLE

.REM [

LPA.MAC

WELCOME, THIS DIAGNOSTIC IS ONE IN A SERIES OF DIAGNOSTIC
DESIGNED IN ORDER TO AID YOU IN TESTING THE LPA-11XX OPTION.
I HOPE THAT YOU HAVE READ THE DOCUMENTATION SECTION OF THIS
DIAGNOSTIC. IF YOU HAVE, YOU KNOW ABOUT ALL OF THE DIAGNOSTICS
THAT ARE AVAILABLE FOR TESTING THE LPA SYSTEM.

GOOD LUCK !

[
.GLOBL DRLPX2

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30

30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83

.REM !

THIS IS A LIST OF TESTS DELETED FROM THIS DIAGNOSTIC.
THESE TEST COULD NOT BE DONE THROUGH THE LPA-11.

TEST THE LOW BYTE OPERATION OF CLOCK A'S STATUS REGISTER
 TEST THE HIGH BYTE OPERATION OF A'S STATUS REGISTER
 TEST THE LOW BYTE OPERATION OF B'S STATUS REGISTER
 TEST THE HIGH BYTE OPERATION OF B'S STATUS REGISTER
 TEST THAT INIT CLEARS STATUS REGISTER A
 TEST THAT INIT CLEARS BUFFER REGISTER A
 TEST THAT INIT CLEARS STATUS REGISTER B
 TEST THAT INIT CLEARS BUFFER REGISTER B
 TEST THAT A'S COUNT REGISTER IS CLEARED BY INIT
 TEST THAT CLOCK A WILL INTR. AND TO THE RIGHT VECTOR
 TEST THAT CLOCK A WILL INTR. WHEN CPU PSW = CLK INTR LEV -1
 TEST THAT CLOCK A WILL NOT INTR. WHEN CPU PSW = CLK INTR LEVEL
 TEST THAT STI WILL CAUSE CLOCK A TO INTER.
 TEST THAT CLOCK A OVERFLOW WILL CAUSE AN INTR.
 TEST THAT A CLOCK A COUNTER BUFFER WILL CAUSES AN INTR.
 TEST THAT CLOCK B WILL INTR. AND TO THE RIGHT VECTOR
 TEST THAT CLOCK B WILL INTR. WHEN CPU PSW=CLK INTR LEV -1
 TEST THAT CLOCK B WILL NOT INTR. WHEN CPU PSW=CLK INTR LEVEL
 TEST THAT A CLOCKS OVERFLOW WILL CAUSE AN INTR.
 TEST CLOCK A'S REPEATIBILITY AT 1MHZ RATE
 TEST CLOCK A'S REPEATIBILITY AT 100KHZ RATE
 TEST CLOCK A'S REPEATIBILITY AT 10KHZ RATE
 TEST CLOCK A'S REPEATIBILITY AT 1KHZ RATE
 TEST CLOCK A'S REPEATIBILITY AT 100HZ RATE
 TEST CLOCK B'S REPEATIBILITY AT 1MHZ RATE
 TEST CLOCK B'S REPEATIBILITY AT 100KHZ RATE
 TEST CLOCK B'S REPEATIBILITY AT 10KHZ RATE
 TEST CLOCK B'S REPEATIBILITY AT 1KHZ RATE
 TEST CLOCK B'S REPEATIBILITY AT 100HZ RATE
 TEST THAT "INIT" CLEARS B'S 100KHZ DIVIDE BY 10 CHIPS

.TITLE MAINDEC-11-DRLPG-A
 : *COPYRIGHT (C) 1978
 : *DIGITAL EQUIPMENT CORP.
 : *MAYNARD, MASS. 01754
 : *
 : *PROGRAM BY EDWARD C. BADGER
 : *
 : *THIS PROGRAM WAS ASSEMBLED USING THE POP-11 MAINDEC SYSMAC
 : *PACKAGE (MAINDEC-11-DZQAC-C2), SEPT 14, 1976.
 : *
 \$TN=1
 .SBTTL OPERATIONAL SWITCH SETTINGS
 : *
 : * SWITCH USE
 : * -----
 : * 15 HALT ON ERROR

000001

```

84      ;*      14      LOOP ON TEST
85      ;*      13      INHIBIT ERROR TYPEOUTS
86      ;*      11      INHIBIT ITERATIONS
87      ;*      10      BELL ON ERROR
88      ;*      9       LOOP ON ERROR
89      ;*      8       LOOP ON TEST IN SWR<7:0>
90      .SBTTL TRAP CATCHER
91
92      000000      .=0
93      ;*ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A ".+2,HALT"
94      ;*SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
95      ;*LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS
96      000174      .=174
97      000174      000000      DISPREG: .WORD 0      ;;SOFTWARE DISPLAY REGISTER
98      000176      000000      SWREG:   .WORD 0      ;;SOFTWARE SWITCH REGISTER
99      000200      000200
100     000200      000137      001730      JMP      @#START      ;GO TO STARTING ADDRESS OF PROGRAM
101
102     000204      000137      002434      JMP      @#RSTART      ;GO TO RESTART ADDRESS.
103     000210      000137      023376      JMP      @#LS210      ;GO TO SPECIAL TEST #1.
104     000214      000137      023564      JMP      @#LS214      ;GO TO SPECIAL TEST #2.
105     000220      000137      024000      JMP      @#LS220      ;GO TO SPECIAL TEST #3.
106     000224      000137      024160      JMP      @#LS224      ;GO TO SPECIAL TEST #4.
107     000230      000137      024372      JMP      @#LS230      ;GO TO SPECIAL TEST #5.
108
109     .SBTTL BASIC DEFINITIONS
110
111     ;*INITIAL ADDRESS OF THE STACK POINTER *** 1100 ***
112     001100      STACK= 1100
113     .EQUIV EMT,ERROR      ;;BASIC DEFINITION OF ERROR CALL
114     .EQUIV IOT,SCOPE      ;;BASIC DEFINITION OF SCOPE CALL
115
116     ;*MISCELLANEOUS DEFINITIONS
117     000011      HT= 11      ;;CODE FOR HORIZONTAL TAB
118     000012      LF= 12      ;;CODE FOR LINE FEED
119     000015      CR= 15      ;;CODE FOR CARRIAGE RETURN
120     000200      CRLF= 200      ;;CODE FOR CARRIAGE RETURN-LINE FEED
121     177776      PS= 177776      ;;PROCESSOR STATUS WORD
122     .EQUIV PS,PSW
123     177774      STKLMT= 177774      ;;STACK LIMIT REGISTER
124     177772      PIRQ= 177772      ;;PROGRAM INTERRUPT REQUEST REGISTER
125     177570      DSWR= 177570      ;;HARDWARE SWITCH REGISTER
126     177570      DDISP= 177570      ;;HARDWARE DISPLAY REGISTER
127
128     ;*GENERAL PURPOSE REGISTER DEFINITIONS
129     000000      R0= %0      ;;GENERAL REGISTER
130     000001      R1= %1      ;;GENERAL REGISTER
131     000002      R2= %2      ;;GENERAL REGISTER
132     000003      R3= %3      ;;GENERAL REGISTER
133     000004      R4= %4      ;;GENERAL REGISTER
134     000005      R5= %5      ;;GENERAL REGISTER
135     000006      R6= %6      ;;GENERAL REGISTER
136     000007      R7= %7      ;;GENERAL REGISTER
137     000006      SP= %6      ;;STACK POINTER

```

```

138          000007          PC=      %7          ;;PROGRAM COUNTER
139
140          . *PRIORITY LEVEL DEFINITIONS
141          000000          PR0=      0          ;; PRIORITY LEVEL 0
142          000040          PR1=     40          ;; PRIORITY LEVEL 1
143          000100          PR2=    100          ;; PRIORITY LEVEL 2
144          000140          PR3=    140          ;; PRIORITY LEVEL 3
145          000200          PR4=    200          ;; PRIORITY LEVEL 4
146          000240          PR5=    240          ;; PRIORITY LEVEL 5
147          000300          PR6=    300          ;; PRIORITY LEVEL 6
148          000340          PR7=    340          ;; PRIORITY LEVEL 7
149
150          . *"SWITCH REGISTER" SWITCH DEFINITIONS
151          100000          SW15=   100000
152          040000          SW14=    40000
153          020000          SW13=    20000
154          010000          SW12=    10000
155          004000          SW11=     4000
156          002000          SW10=     2000
157          001000          SW09=     1000
158          000400          SW08=     400
159          000200          SW07=     200
160          000100          SW06=     100
161          000040          SW05=     40
162          000020          SW04=     20
163          000010          SW03=     10
164          000004          SW02=     4
165          000002          SW01=     2
166          000001          SW00=     1
167          . EQUIV SW09, SW9
168          . EQUIV SW08, SW8
169          . EQUIV SW07, SW7
170          . EQUIV SW06, SW6
171          . EQUIV SW05, SW5
172          . EQUIV SW04, SW4
173          . EQUIV SW03, SW3
174          . EQUIV SW02, SW2
175          . EQUIV SW01, SW1
176          . EQUIV SW00, SW0
177
178          . *DATA BIT DEFINITIONS (BIT00 TO BIT15)
179          100000          BIT15=  100000
180          040000          BIT14=   40000
181          020000          BIT13=   20000
182          010000          BIT12=   10000
183          004000          BIT11=    4000
184          002000          BIT10=    2000
185          001000          BIT09=    1000
186          000400          BIT08=    400
187          000200          BIT07=    200
188          000100          BIT06=    100
189          000040          BIT05=    40
190          000020          BIT04=    20
191          000010          BIT03=    10

```

192 000004
193 000002
194 000001
195
196
197
198
199
200
201
202
203
204
205
206
207 000004
208 000010
209 000014
210 000014
211 000014
212 000020
213 000024
214 000030
215 000034
216 000060
217 000064
218 000240
219
220 170404
221 000344
222 000006
223
224
225
226
227
228
229
230
231
232
233
234
235
236 000234
237 000046
238 000046 023344
239 000052 000052
240 000052 000000
241 000234
242 001000
243
244
245

BIT02= 4
BIT01= 2
BIT00= 1
.EQUIV BIT09,BIT9
.EQUIV BIT08,BIT8
.EQUIV BIT07,BIT7
.EQUIV BIT06,BIT6
.EQUIV BIT05,BIT5
.EQUIV BIT04,BIT4
.EQUIV BIT03,BIT3
.EQUIV BIT02,BIT2
.EQUIV BIT01,BIT1
.EQUIV BIT00,BIT0

.*BASIC "CPU" TRAP VECTOR ADDRESSES
ERRVEC= 4 ;: TIME OUT AND OTHER ERRORS
RESVEC= 10 ;: RESERVED AND ILLEGAL INSTRUCTIONS
TBITVEC=14 ;: "T" BIT
TRTVEC= 14 ;: TRACE TRAP
BPTVEC= 14 ;: BREAKPOINT TRAP (BPT)
IOTVEC= 20 ;: INPUT/OUTPUT TRAP (IOT) **SCOPE**
PWRVEC= 24 ;: POWER FAIL
EMTVEC= 30 ;: EMULATOR TRAP (EMT) **ERROR**
TRAPVEC=34 ;: "TRAP" TRAP
TKVEC= 60 ;: TTY KEYBOARD VECTOR
TPVEC= 64 ;: TTY PRINTER VECTOR
PIRQVEC=240 ;: PROGRAM INTERRUPT REQUEST VECTOR

ABASE= 170404
AVECT1= 344
APRIOR= 6

.SBTTL ACT11 HOOKS

;;*****
;HOOKS REQUIRED BY ACT11
 \$SVPC= ; SAVE PC
 .=46
 \$ENDAD ;; 1)SET LOC.46 TO ADDRESS OF \$ENDAD IN .SEOP
 .=52
 .WORD 0 ;; 2)SET LOC.52 TO ZERO
 .= \$SVPC ;; RESTORE PC
 .=1000
.SBTTL APT PARAMETER BLOCK
;;*****


```

246
247
248      001000
249      000024
250 000024 000200
251      000044
252 000044 001000
253      001000
254
255
256
257
258 001000
259 001000 000000
260 001002 001202
261 001004 000002
262 001006 000120
263 001010 000120
264 001012 000052
265

```

```

;SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT
;*****
.SX=      ;SAVE CURRENT LOCATION
.=24     ;SET POWER FAIL TO POINT TO START OF PROGRAM
200      ;FOR APT START UP
.=44     ;POINT TO APT INDIRECT ADDRESS PNTR.
$APTHDR  ;POINT TO APT HEADER BLOCK
.=.SX    ;RESET LOCATION COUNTER
;*****
;SETUP APT PARAMETER BLOCK AS DEFINED IN THE APT-PDP11 DIAGNOSTIC
;INTERFACE SPEC.

```

```

$APTHD:
$HIBTS: .WORD 0      ;TWO HIGH BITS OF 18 BIT MAILBOX ADDR.
$MBADR: .WORD $MAIL  ;ADDRESS OF APT MAILBOX (BITS 0-15)
$STMT:  .WORD 2      ;RUN TIM OF LONGEST TEST
$PASTM: .WORD 120    ;RUN TIME IN SECS. OF 1ST PASS ON 1 UNIT (QUICK VERIFY)
$UNITM: .WORD 120    ;ADDITIONAL RUN TIME (SECS) OF A PASS FOR EACH ADDITIONAL UNIT
        .WORD $ETEND-$MAIL/2 ;;LENGTH MAILBOX-ETABLE(WORDS)

```

266
267
268
269
270
271
272
273 001100
274 001100 000000
275 001102 000
276 001103 000
277 001104 000000
278 001106 000000
279 001110 000000
280 001112 000000
281 001114 000
282 001115 001
283 001116 000000
284 001120 000000
285 001122 000000
286 001124 000000
287 001126 000000
288 001130 000000
289 001132 000000
290 001134 000
291 001135 000
292 001136 000000
293 001140 177570
294 001142 177570
295 001144 177560
296 001146 177562
297 001150 177564
298 001152 177566
299 001154 000
300 001155 002
301 001156 012
302 001157 000
303 001160 000000
304
305 001162 000000
306 001164 000000
307 001166 000000
308 001170 000000
309 001172 177607 000377
310 001176 077
311 001177 015
312 001200 000012
313
314
315
316
317
318 001202
319 001202 000000

.SBTTL COMMON TAGS

```

*****
; THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
; USED IN THE PROGRAM.

```

```

.SBTTL COMMON TAGS
; *****
; THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
; USED IN THE PROGRAM.

$CMTAG:      =1100                ;; START OF 'COMMON TAGS'

$STSTNM:    .WORD 0                ;; CONTAINS THE TEST NUMBER
$ERFLG:     .BYTE 0                ;; CONTAINS ERROR FLAG
$ICNT:      .WORD 0                ;; CONTAINS SUBTEST ITERATION COUNT
$LPADR:     .WORD 0                ;; CONTAINS SCOPE LOOP ADDRESS
$LPERR:     .WORD 0                ;; CONTAINS SCOPE RETURN FOR ERRORS
$ERTTL:     .WORD 0                ;; CONTAINS TOTAL ERRORS DETECTED
$ITMB:      .BYTE 0                ;; CONTAINS ITEM CONTROL BYTE
$ERMAX:     .BYTE 1                ;; CONTAINS MAX. ERRORS PER TEST
$ERRPC:     .WORD 0                ;; CONTAINS PC OF LAST ERROR INSTRUCTION
$GDADR:     .WORD 0                ;; CONTAINS ADDRESS OF 'GOOD' DATA
$BDADR:     .WORD 0                ;; CONTAINS ADDRESS OF 'BAD' DATA
$GDADR:     .WORD 0                ;; CONTAINS 'GOOD' DATA
$BDADR:     .WORD 0                ;; CONTAINS 'BAD' DATA
$BODAT:     .WORD 0                ;; RESERVED--NOT TO BE USED
$BODAT:     .WORD 0
$BODAT:     .WORD 0

$AUTOB:     .BYTE 0                ;; AUTOMATIC MODE INDICATOR
$INTAG:     .BYTE 0                ;; INTERRUPT MODE INDICATOR

$SWR:       .WORD 0SWR            ;; ADDRESS OF SWITCH REGISTER
$DISP:      .WORD 0DISP          ;; ADDRESS OF DISPLAY REGISTER
$TKS:       177560                ;; TTY KBD STATUS
$TKB:       177562                ;; TTY KBD BUFFER
$TPS:       177564                ;; TTY PRINTER STATUS REG. ADDRESS
$TPB:       177566                ;; TTY PRINTER BUFFER REG. ADDRESS
$NULL:      .BYTE 0                ;; CONTAINS NULL CHARACTER FOR FILLS
$FILLS:     .BYTE 2                ;; CONTAINS # OF FILLER CHARACTERS REQUIRED
$FILLC:     .BYTE 12              ;; INSERT FILL CHARS. AFTER A "LINE FEED"
$TPFLG:     .BYTE 0                ;; "TERMINAL AVAILABLE" FLAG (BIT<07>=0=YES)
$REGAD:     .WORD 0                ;; CONTAINS THE ADDRESS FROM WHICH ($REGO) WAS OBTAINED
$REGO:      .WORD 0                ;; CONTAINS (($REGAD)+0)
$TMPO:      .WORD 0                ;; USER DEFINED
$TIMES:     0                      ;; MAX. NUMBER OF ITERATIONS
$ESCAPE:    0                      ;; ESCAPE ON ERROR ADDRESS
$BELL:      .ASCIZ <207><377><377> ;; CODE FOR BELL
$QUES:      .ASCII /?/            ;; QUESTION MARK
$CRLF:      .ASCII <15>           ;; CARRIAGE RETURN
$LF:        .ASCIZ <12>           ;; LINE FEED
; *****
.SBTTL APT MAILBOX-ETABLE
; *****
.EVEN
$MAIL:      ;; APT MAILBOX
$MSGTY:     .WORD 0MSGTY        ;; MESSAGE TYPE CODE

```

320	001204	000000	\$FATAL: .WORD	AFATAL	:: FATAL ERROR NUMBER
321	001206	000000	\$TESTN: .WORD	ATESTN	:: TEST NUMBER
322	001210	000000	\$PASS: .WORD	APASS	:: PASS COUNT
323	001212	000000	\$DEVCT: .WORD	ADEVCT	:: DEVICE COUNT
324	001214	000000	\$UNIT: .WORD	AUNIT	:: I/O UNIT NUMBER
325	001216	000000	\$MSGAD: .WORD	AMSGAD	:: MESSAGE ADDRESS
326	001220	000000	\$MSGLG: .WORD	AMSGLG	:: MESSAGE LENGTH
327	001222		\$ETABLE: .WORD		:: APT ENVIRONMENT TABLE
328	001222	000	\$ENV: .BYTE	AENV	:: ENVIRONMENT BYTE
329	001223	000	\$ENVM: .BYTE	AENVM	:: ENVIRONMENT MODE BITS
330	001224	000000	\$SWREG: .WORD	ASWREG	:: APT SWITCH REGISTER
331	001226	000000	\$USWR: .WORD	AUSWR	:: USER SWITCHES
332	001230	000000	\$CPUOP: .WORD	ACPUOP	:: CPU TYPE, OPTIONS
333			*		BITS 15-11=CPU TYPE
334			*		11/04=01, 11/05=02, 11/20=03, 11/40=04, 11/45=05
335			*		11/70=06, PDQ=07, Q=10
336			*		BIT 10=REAL TIME CLOCK
337			*		BIT 9=FLOATING POINT PROCESSOR
338			*		BIT 8=MEMORY MANAGEMENT
339	001232	000	\$MAMS1: .BYTE	AMAMS1	:: HIGH ADDRESS M.S. BYTE
340	001233	000	\$MTYP1: .BYTE	AMTYP1	:: MEM. TYPE, BLK#1
341			*		MEM. TYPE BYTE -- (HIGH BYTE)
342			*		900 NSEC CORE=001
343			*		300 NSEC BIPOLAR=002
344			*		500 NSEC MOS=003
345	001234	000000	\$MADR1: .WORD	AMADR1	:: HIGH ADDRESS BLK#1
346			*		MEM. LAST ADDR.=3 BYTES, THIS WORD AND LOW OF "TYPE" ABOVE
347	001236	000	\$MAMS2: .BYTE	AMAMS2	:: HIGH ADDRESS M.S. BYTE
348	001237	000	\$MTYP2: .BYTE	AMTYP2	:: MEM. TYPE, BLK#2
349	001240	000000	\$MADR2: .WORD	AMADR2	:: MEM. LAST ADDRESS, BLK#2
350	001242	000	\$MAMS3: .BYTE	AMAMS3	:: HIGH ADDRESS M.S. BYTE
351	001243	000	\$MTYP3: .BYTE	AMTYP3	:: MEM. TYPE, BLK#3
352	001244	000000	\$MADR3: .WORD	AMADR3	:: MEM. LAST ADDRESS, BLK#3
353	001246	000	\$MAMS4: .BYTE	AMAMS4	:: HIGH ADDRESS M.S. BYTE
354	001247	000	\$MTYP4: .BYTE	AMTYP4	:: MEM. TYPE, BLK#4
355	001250	000000	\$MADR4: .WORD	AMADR4	:: MEM. LAST ADDRESS, BLK#4
356	001252	000344	\$VECT1: .WORD	AVECT1	:: INTERRUPT VECTOR#1 BUS PRIORITY#1
357	001254	000000	\$VECT2: .WORD	AVECT2	:: INTERRUPT VECTOR#2 BUS PRIORITY#2
358	001256	170404	\$BASE: .WORD	ABASE	:: BASE ADDRESS OF EQUIPMENT UNDER TEST
359	001260	000000	\$DEVN: .WORD	ADEVN	:: DEVICE MAP
360	001262	000000	\$CDW1: .WORD	ACDW1	:: CONTROLLER DESCRIPTION WORD#1
361	001264	000000	\$CDW2: .WORD	ACDW2	:: CONTROLLER DESCRIPTION WORD#2
362	001266	000000	\$DDW0: .WORD	ADDW0	:: DEVICE DESCRIPTOR WORD#0
363	001270	000000	\$DDW1: .WORD	ADDW1	:: DEVICE DESCRIPTOR WORD#1
364	001272	000000	\$DDW2: .WORD	ADDW2	:: DEVICE DESCRIPTOR WORD#2
365	001274	000000	\$DDW3: .WORD	ADDW3	:: DEVICE DESCRIPTOR WORD#3
366	001276	000000	\$DDW4: .WORD	ADDW4	:: DEVICE DESCRIPTOR WORD#4
367	001300	000000	\$DDW5: .WORD	ADDW5	:: DEVICE DESCRIPTOR WORD#5
368	001302	000000	\$DDW6: .WORD	ADDW6	:: DEVICE DESCRIPTOR WORD#6
369	001304	000000	\$DDW7: .WORD	ADDW7	:: DEVICE DESCRIPTOR WORD#7
370	001306	000000	\$DDW8: .WORD	ADDW8	:: DEVICE DESCRIPTOR WORD#8
371	001310	000000	\$DDW9: .WORD	ADDW9	:: DEVICE DESCRIPTOR WORD#9
372	001312	000000	\$DDW10: .WORD	ADDW10	:: DEVICE DESCRIPTOR WORD#10
373	001314	000000	\$DDW11: .WORD	ADDW11	:: DEVICE DESCRIPTOR WORD#11

402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455

.SBTTL ERROR POINTER TABLE

;*THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
;*THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
;*LOCATION \$ITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
;*NOTE1: IF \$ITEMB IS 0 THE ONLY PERTINENT DATA IS (\$ERRPC).
;*NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

;* EM ;:POINTS TO THE ERROR MESSAGE
;* DH ;:POINTS TO THE DATA HEADER
;* DT ;:POINTS TO THE DATA
;* DF ;:POINTS TO THE DATA FORMAT

\$ERRTB:

;ITEM 1

EM1 ;:CLOCK A SR FUNCTION ERROR
DH1 ;:ERRPC ASR WAS S/B
DT1 ;:SERRPC,ASR,\$BDDAT,\$GDDAT
DF0 ;:ALL NUMBERS ARE IN OCTAL FORM

;ITEM 2

EM2 ;:CLOCKA SR DATA ERROR
DH1 ;:ERRPC ASR WAS S/B
DT1 ;:SERRPC,ASR,\$BDDAT,\$GDDAT
DF0 ;:ALL NUMBERS ARE IN OCTAL FORM

;ITEM 3

EM3 ;:CLOCKA BR DATA ERROR
DH3 ;:ERRPC ABR WAS S/B
DT3 ;:SERRPC,ABR,\$BDDAT,\$GDDAT
DF0 ;:ALL NUMBERS ARE IN OCTAL FORM

;ITEM 4

EM4 ;:CLOCKA CR DATA ERROR
DH4 ;:ERRPC ACR WAS S/B
DT4 ;:SERRPC,ACR,\$BDDAT,\$GDDAT
DF0 ;:ALL NUMBERS ARE IN OCTAL FORM

;ITEM 5

EM5 ;:CLOCK B SR DATA ERROR
DH5 ;:ERRPC BSR WAS S/B
DT5 ;:SERRPC,BSR,\$BDDAT,\$GDDAT
DF0 ;:ALL NUMBERS ARE IN OCTAL FORM

001360

001360 030112
001362 030777
001364 031612
001366 032014

001370 030145
001372 030777
001374 031612
001376 032014

001400 030174
001402 031035
001404 031624
001406 032014

001410 030223
001412 031073
001414 031636
001416 032014

001420 030252
001422 031131
001424 031650
001426 032014

```

456
457
458           ; ITEM 6
459
460 001430 030301           EM6           ;CLOCK B BR DATA ERROR
461 001432 031167           DH6           ;ERRPC BBR WAS S/B
462 001434 031662           DT6           ;$ERRPC, BBR, $BDDAT, $GDDAT
463 001436 032014           DFO           ;ALL NUMBERS ARE IN OCTAL FORM
464
465
466           ; ITEM 7
467
468 001440 030330           EM7           ;CLOCK B CR DATA ERROR
469 001442 031225           DH7           ;ERRPC BCR WAS S/B
470 001444 031674           DT7           ;$ERRPC, BCR, $BDDAT, $GDDAT
471 001446 032014           DFO           ;ALL NUMBERS ARE IN OCTAL FORM
472
473
474           ; ITEM 10
475
476 001450 030357           EM10          ;DUAL ADDRESS ERROR
477 001452 031263           DH10          ;ERROR GOOD BAD GOOD DATA READ FROM
478                                     ; PC ADDR ADDR DATA DUAL ADDRESS
479 001454 031706           DT10          ;$ERRPC, $GDADR, $BDADR, $GDDAT, $BDDAT
480 001456 032014           DFO           ;ALL NUMBERS ARE IN OCTAL FORM
481
482
483           ; ITEM 11
484
485 001460 030404           EM11          ;CLOCK A COUNT ERROR
486 001462 031073           DH4           ;ERRPC ACR WAS S/B
487 001464 031636           DT4           ;$ERRPC, ACR, $BDDAT, $GDDAT
488 001466 032014           DFO           ;ALL NUMBERS ARE IN OCTAL FORM
489
490
491           ; ITEM 12
492
493 001470 030433           EM12          ;CLOCK A COUNT FUNCTION ERROR
494 001472 031422           DH12          ;ERRPC ASR
495 001474 031722           DT12          ;ERRPC, ASR
496 001476 032014           DFO           ;ALL NUMBERS ARE IN OCTAL FORM
497
498
499           ; ITEM 13
500
501 001500 032014           DFO           ;ERROR 13 DOES NOT EXSIST.
502 001502 032014           DFO           ;IT WOULD BE BAD LUCK.
503 001504 032014           DFO
504 001506 032014           DFO
505
506           ; ITEM 14
507
508 001510 030473           EM14          ;CLOCK B COUNT FUNCTION ERROR
509 001512 031441           DH14          ;ERRPC BSR

```

510	001514	031730	DT14	;SERRPC, BSR
511	001516	032014	DF0	;ALL NUMBERS ARE IN OCTAL FORM
512				
513				
514				
515			:ITEM 15	
516	001520	030533	EM15	;CLOCK B COUNT ERROR
517	001522	031225	DH7	;ERRPC CSR WAS S/B
518	001524	031674	DT7	;SERRPC, BCR, SBDDAT, SGDDAT
519	001526	032014	DF0	;ALL NUMBERS ARE IN OCTAL FORM
520				
521				
522			:ITEM 16	
523				
524	001530	030562	EM16	;CLOCK A INTERRUPT ERROR
525	001532	031422	DH12	;ERRPC ASR
526	001534	031722	DT12	;SERRPC, ASR
527	001536	032014	DF0	;ALL NUMBERS ARE IN OCTAL FORM
528				
529				
530			:ITEM 17	
531				
532	001540	030615	EM17	;CLOCK B INTERRUPT ERROR
533	001542	031441	DH14	;ERRPC BSR
534	001544	031730	DT14	;SERRPC, BSR
535	001546	032014	DF0	
536				
537			:ITEM 20	
538				
539	001550	030650	EM20	;CLOCK A REPEATABILITY ERROR
540	001552	031457	DH20	;ERROR ASR 2ND CNT 1ST CNT
541	001554	031612	DT1	;SERRPC, ASR, SBDDAT, SGDDAT
542	001556	032014	DF0	;ALL NUMBERS ARE IN OCTAL FORM
543				
544				
545			:ITEM 21	
546				
547	001560	030404	EM11	;CLOCK A COUNT ERROR
548	001562	031073	DH4	;ERROR ASR 2ND CNT 1ST CNT
549	001564	031736	DT21	;SERRPC, ASR, SBDDAT, SGDDAT
550	001566	032014	DF0	;ALL NUMBERS ARE IN OCTAL FORM
551				
552				
553			:ITEM 22	
554				
555	001570	030404	EM11	;CLOCK A COUNT ERROR
556	001572	031073	DH4	;ERRPC ASR WAS S/B
557	001574	031750	DT22	;SERRPC, ACR, SBDDAT, STMPD
558	001576	032014	DF0	;ALL NUMBERS ARE IN OCTAL FORM
559				
560				
561			:ITEM 23	
562				
563	001600	030707	EM23	;CLOCK B REPEATABILITY ERROR

```

564 001602 031521          DH23          ;ERROR ASR 2NDCNT 1STCNT
565 001604 031612          DT1           ;ERRPC, ASR, SBDDAT, SGDDAT
566 001606 032014          DFO           ;ALL NUMBERS ARE IN OCTAL FORM
567
568
569          ;ITEM 24
570
571 001610 030533          EM15          ;CLOCK B COUNT ERROR
572 001612 031225          DH7           ;ERRPC BCR WAS S/B
573 001614 031762          DT24          ;ERRPC, BCR, SBDDAT, STMPO
574 001616 032014          DFO           ;ALL NUMBERS ARE IN OCTAL FORM
575
576
577          ;ITEM 25
578
579 001620 030533          EM15          ;CLOCK B COUNT ERROR
580 001622 031225          DH7           ;ERRPC BCR WAS S/B
581 001624 031774          DT25          ;ERRPC, BCR, SBDDAT, STMPO
582 001626 032014          DFO           ;ALL NUMBERS ARE IN OCTAL FORM
583
584
585          ;ITEM 26
586
587 001630 030746          EM26          ;CLOCK ADDRESSING ERROR
588 001632 031563          DH26          ;ERRPC CLOCK ADDR.
589 001634 032006          DT26          ;ERRPC, STMPO
590 001636 032014          DFO           ;ALL NUMBERS ARE IN OCTAL FORM
591
592
593
594
595          ; ADDRESS OF KMC-11 OF LPA-11 THE ADDR FOR KMADD MAY BE
596          ; CHANGED BY THE USER TO REFLECT
597          ; A DIFFERENT KMC-11 ADDR. THE
598          ; REST OF THE ADDRESSES WILL
599          ; BE CHANGED BY THE PROGRAM.
600
601
602 001640          LPCI:
603 001640 170460          KMADD: .WORD 170460          ;BASE KMC ADDR. MAY BE PATCHED BY USER.
604
605 001642          LPMR:
606 001642 170461          KMAD1: .WORD 170460+1          ;>DO NOT <;KMC-CSR ADDR
607 001644          LPCO:
608 001644 170462          KMAD2: .WORD 170460+2          ;>PATCH <;
609 001646          LPSO:
610 001646 170463          KMAD3: .WORD 170460+3          ;>THIS AREA <
611 001650          LPADL:
612 001650 170464          KMAD4: .WORD 170460+4          ;
613 001652          LPAOH:
614 001652 170465          KMAD5: .WORD 170460+5          ;>DO NOT <
615 001654          LPMS1:
616 001654 170466          KMAD6: .WORD 170460+6          ;>PATCH <
617 001656          LPMS2:

```


618	001656	170467	KMAD7: .WORD	170460+7	; >THIS AREA <
619					
620	001660	000344	VECTOR: .WORD	AVECT1&777	; BASE VECTOR OF KMC
621	001662	000350	VECTPS: .WORD	4+AVECT1&777	; VECOTR ADDR.+2
622					
623	001664	000004	VERSN: .WORD	4	; CURRENT VERSION NUMBER OF MICROCODE.
624					
625	001666	000000	.DVLS: .WORD	0	; /DEVICE LIST OF I/O ADDR. DEFINED
626	001670	000020	.BLKW	16.	; /BY INIT.
627					
628			.SBTTL	PROGRAM START	

```

629
630 001730
631
632
633 001730 012706 001100
634 001734 005026
635 001736 022706 001140
636 001742 001374
637 001744 012706 001100
638
639 001750 012737 025762 000020
640 001756 012737 000340 000022
641 001764 012737 025214 000030
642 001772 012737 000340 000032
643 002000 012737 030026 000034
644 002006 012737 000340 000036
645 002014 012737 027650 000024
646 002022 012737 000340 000026
647 002030 005037 001166
648 002034 005037 001170
649 002040 112737 000001 001115
650 002046 012737 002046 001106
651 002054 012737 002054 001110
652
653
654 002062 013746 000004
655 002066 012737 002122 000004
656 002074 012737 177570 001140
657 002102 012737 177570 001142
658 002110 022777 177777 177022
659 002116 001012
660
661 002120 000403
662 002122 012716 002130
663 002126 000002
664 002130 012737 000176 001140
665 002136 012737 000174 001142
666 002144 012637 000004
667
668 002150 005037 001210
669 002154 132737 000200 001223
670 002162 001403
671 002164 012737 001224 001140
672 002172
673 002172 005737 000042
674 002176 001015
675
676 002200 104401 002206
677 002204 000412
678
679 002232
680
681 002232 013737 001256 001326
682 002240 012737 000001 001212

START:
.SBTTL INITIALIZE THE COMMON TAGS
;;CLEAR THE COMMON TAGS (%CMTAG) AREA
MOV %SCMTAG,R6 ;;FIRST LOCATION TO BE CLEARED
CLR (R6)+ ;;CLEAR MEMORY LOCATION
CMP %SWR,R6 ;;DONE?
BNE -6 ;;LOOP BACK IF NO
MOV %STACK,SP ;;SETUP THE STACK POINTER
;;INITIALIZE A FEW VECTORS
MOV %$SCOPE,%IOTVEC ;;IOT VECTOR FOR SCOPE ROUTINE
MOV %340,%IOTVEC+2 ;;LEVEL 7
MOV %$ERROR,%EMTVEC ;;EMT VECTOR FOR ERROR ROUTINE
MOV %340,%EMTVEC+2 ;;LEVEL 7
MOV %$TRAP,%TRAPVEC ;;TRAP VECTOR FOR TRAP CALLS
MOV %340,%TRAPVEC+2 ;;LEVEL 7
MOV %$PWDN,%PWAVEC ;;POWER FAILURE VECTOR
MOV %340,%PWAVEC+2 ;;LEVEL 7
CLR %TIMES ;;INITIALIZE NUMBER OF ITERATIONS
CLR %$ESCAPE ;;CLEAR THE ESCAPE ON ERROR ADDRESS
MOVB #1,%$ERMAX ;;ALLOW ONE ERROR PER TEST
MOV %,$SLPADR ;;INITIALIZE THE LOOP ADDRESS FOR SCOPE
MOV %,$SLPERR ;;SETUP THE ERROR LOOP ADDRESS
;;SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS
;;EQUAL TO A "-1" SETUP FOR A SOFTWARE SWITCH REGISTER.
MOV %$ERRVEC, -(SP) ;;SAVE ERROR VECTOR
MOV %$4,%$ERRVEC ;;SET UP ERROR VECTOR
MOV %$SWR,%SWR ;;SETUP FOR A HARDWARE SWICH REGISTER
MOV %$DISP,%DISPLAY ;;AND A HARDWARE DISPLAY REGISTER
CMP #-1,%$SWR ;;TRY TO REFERENCE HARDWARE SWR
BNE 66$ ;;BRANCH IF NO TIMEOUT TRAP OCCURRED
;;AND THE HARDWARE SWR IS NOT = -1
BR 65$ ;;BRANCH IF NO TIMEOUT
MOV %$5,(SP) ;;SET UP FOR TRAP RETURN
RTI
65$: MOV %$SWREG,%SWR ;;POINT TO %SOFTWARE SWR
MOV %$DISPREG,%DISPLAY
66$: MOV (SP)+,%$ERRVEC ;;RESTORE ERROR VECTOR
CLR %$PASS ;;CLEAR PASS COUNT
BITB %$APTSIZE,%$ENVM ;;TEST USER SIZE UNDER APT
BEQ 67$ ;;YES,USE NON-APT SWITCH
MOV %$SWREG,%SWR ;;NO,USE APT SWITCH REGISTER
67$: TST %$4 ;;IF RUNNING UNDER ACT-
BNE 10$ ;;NO TYPEOUT.
TYPE %$69$ ;;TYPE ASCIZ STRING
BR 68$ ;;GET OVER THE ASCIZ
69$: .ASCIZ <15><12><12>%MD-11-DRLPG-A<15><12>
68$:
10$: MOV %$BASE,%ASR
MOV #1,%$DEVCT

```

```

683 002246 005037 001210 CLR $PASS
684
685
686 ; THIS SECTION OF CODE HANDLES INITIALIZING LPA-11 FUNCTIONS
687 ;
688
689 002252 010046 MOV RO, -(SP)
690 002254 010146 MOV R1, -(SP)
691 002256 013700 001640 MOV KMADD, RO ; GET KMC-11 ADDRESS.
692 002262 012701 001642 MOV #KMAD1, R1 ; GET ADDR. OF ADDR. LIST.
693
694 002266 005200 70$: INC RO ; UPDATE ADDR.
695 002270 010021 MOV RO, (1)+ ; WRITE ADDR.
696 002272 020127 001660 CMP R1, #KMAD7+2 ; DONE ALL ADDRESSES?
697 002276 001373 70$ BNE ; NO - DO NEXT ADDR.
698 002300 005037 001666 CLR .DVL ; CLR ADDR. LIST.
699 002304 012601 MOV (SP)+, R1
700 002306 012600 MOV (SP)+, RO
701
702 LOOP:
703 002310 005000 1$: CLR RO ; DELAY SOME TIME SO THAT FIRST RESET
704 002312 005200 INC RO ; INSTR. WON'T CLOBBER TYPEOUT.
705 002314 001376 BNE 1$ ; NOW WE'RE GONNA FIX
706 002316 013700 001326 MOV ASR, RO ; ALL CLOCK ADDRESSES BASED ON ASR.
707 002322 062700 000002 ADD #2, RO
708 002326 010037 001330 MOV RO, ABR
709 002332 062700 000022 ADD #2, RO
710 002336 010037 001332 MOV RO, ACR
711 002342 062700 000002 ADD #2, RO
712 002346 010037 001334 MOV RO, BSR
713 002352 062700 000002 ADD #2, RO
714 002356 010037 001336 MOV RO, BBR
715 002362 062700 000002 ADD #2, RO
716 002366 010037 001340 MOV RO, BCR
717
718 002372 013700 001342 MOV AVECT, RO ; NOW FIX VECTOR ADDRESSES
719 002376 062700 000002 ADD #2, RO ; BASED ON AVECT.
720 002402 010037 001344 MOV RO, AVECP2
721 002406 062700 000016 ADD #16, RO
722 002412 010037 001346 MOV RO, BVECT
723 002416 062700 000002 ADD #2, RO
724 002422 010037 001350 MOV RO, BVECT2
725
726 002426 013737 001352 001354 RSTART: MOV APRITY, BPRITY ; FIX CLK B'S PRIORITY BASED ON A'S.
727 002434 012706 001100 MOV #STACK, SP
728 002440 012746 000340 MOV #340, -(SP) ; SET PROCESSOR PRIORITY TO 7.
729 002444 012746 002452 MOV #1$, -(SP)
730 002450 000002 RTI
731 002452 1$:
732
733 .SBTTL *
734 .SBTTL * PHASE 1 CLOCKS A+B BASIC LOGIC TESTS.
735 .SBTTL *

```

736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789

002452 000240
002454 012737 000050 001166
002462 012737 002470 001106
002470 112737 000001 001102
002476 112737 000001 001206

```
*****
*TEST 1 *TEST THE ADDRESSABILITY OF CLOCK ADDRESS
*
*"BUS A17": "A04" = "DEVICE" H; "DEVICE" H + "TPO" H = "DEV ENABLE" H
*"DEV ENABLE" H + "TF1" H = "DEV ENB 2" H
*
* PROBABLE SYNC POINT FOR THIS TEST: "BUS A17"
*
* CLOCK ADDRESS TEST. SCOPE FOR "DEV ENB 2" H AND WORK BACK
*
*****
```

```
↑ST1: NOP
      MOV #50,$TIMES ;;DO 50 ITERATIONS
      MOV #15,$LPADR ;;SET SCOPE LOOP ADDRESS
1$:   MOVB #1,$STNM
      MOVB #1,$TESTN

; * MOV QASR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
; * MOV QABR,$BDDAT ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
; * MOV QACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
; * MOV QBSR,$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
; * MOV QBBR,$BDDAT ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
; * MOV QBCR,$BDDAT ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
```

```
*****
*TEST 2 *TEST THAT CLOCK A BUFFER CAN BE WRITTEN INTO
*
*FOR LOADING DATA:
*
*(WE KNOW WE CAN ADDR. KW11), "BUS A01" L + "A02" H + "A03" H
*+"BUS C1" L="LD BUFF A" L
*"LD BUF A" L + BUFFERED DATA LOADS INTO MUX LATCH (NOTE WE KNOW
*BY NOW "TP1" L SHOULD BE GOOD).
*
* FOR READING DATA:
*
*BUS A01 L + (DATA IN H + EV ENABLE(1) H)=RD BUFF AL
*[BA01H*(DEPENDING ON WHICH DATA BITS READ) RD BUF AL]+BUFF A00:15
*+[DEV ENABLE*DATA IN L]=BUS DATA
*
*SINCE WE WONT LOOK FOR ANY SPECIFIC DATA BIT FAILURE,
*JUST THAT WE CAN WRITE INTO BUFFER + READ BACK,
*IF FAILED, KEY ON "LD BUFF A L" AND "RD BUFF A L"
```


822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849

```
*****
*TEST 3          *TEST THAT CLOCK A BUFFER CAN BE WRITTEN TO A ZERO
*
*THE LAST TEST WROTE 1'S INTO CLOCK A'S BUFFER. IN THIS
*TEST WE TRY TO WRITE ALL ZEROS.
*
*SIGNALS - SAME AS LAST TEST. SUSPECT F/F OR DATA GATE STUCK OPEN
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*
```

```
002632 000004
002634 012737 000050 001166
002642 005037 001124
002666 005737 001126
002672 001401
```

```
*****
*ST3:  SCOPE
      MOV   #50,$TIMES      ;;DO 50 ITERATIONS
      CLR   $GDDAT         ;INDICATE WE EXPECT 0'S.
                          ;CLEAR BUFFER REGISTER.
                          ;READ CLOCK A'S BUFFER REGISTER
*      MOV   $GDDAT,$ABR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
*      MOV   $ABR,$BDDAT   ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
      TST   $BDDAT
      BEQ   IS             ;SHOULD BE CLEAR - IF CLEAR - NEXT TEST.
```

;;; \$ ERROR << \$

853
854
855

```
002674 104003          ERROR 3          ;CLEAR INTR. FAILED TO CLEAR CLOCK A'S
;BUFFER REGISTER.
```

;;; \$ ERROR << \$

859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875

002676

```
IS:
*****
*TEST 4          *TEST THAT CLOCK A'S STATUS CAN BE WRITTEN AND READ
*
*NOW THAT WE CAN WRITE INTO THE BUFFER REGISTER, WE'RE GOING TO TRY
*WRITING INTO THE STATUS REGISTER AND READ IT BACK.
*
*NEW SIGNALS: ("BA03" L + "BA02" L + "BA01" L)="LD STAT A" L
*              "DATA OUT LO" L + "DATA OUT HI" L + "LD STATA" L = "LD STAT A HI" H
*              + "LD STATA LO H"
*FOR READ BACK: "RD STATA" L
*
*NO ATTEMPT MADE TO VERIFY THAT CORRECT DATA CAME BACK, BUT
*JUST THAT SOME DATA CAME BACK.
*
```

```

876 ; * PROBABLE SYNC POINT FOR THIS TEST:: "DEV ENABLE (1)" 2 OCCURANCES PER PASS
877 ; *
878 ; *
879 ; *
880 ; *****
881 002676 000004 1ST4: SCOPE
882 002700 012737 000050 001166 MOV #50,$TIMES ; DO 50 ITERATIONS
883
884 002706 012737 001416 001124 MOV #1416,$GDDAT ; LOAD $GDDAT WITH S/B.
885 ; LOAD STATUS REGISTER.
886 ; READ BACK STATUS REGISTER
887
888 ; * MOV $GDDAT,ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
889
890 ; * MOV ASR,$BDDAT ; / READ DEVICE REG ASR, PUT DATA IN $BDDAT.
891 002734 005737 001126 TST $BDDAT
892 002740 001001 BNE IS ; IF ANY BITS RETURNED - NO ERROR.
893
      ; ; ***** > ERROR << *****
      ; ; ***** > ERROR << *****

897 002742 104002 ERROR 2 ; ERROR-UNABLE TO LOAD AND READ BACK
898 ; STATUS REGISTER OF CLOCK A.
899
900 ; ; ***** > ERROR << *****

904 002744 15: CLR $GDDAT ; CLEAR CLOCKS'S STATUS REG.
905 002744 005037 001124
906
907 ; * MOV $GDDAT,ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
908
909 ; *****
910 ; *TEST 5 *TEST THAT CLOCK B'S STATUS REGISTER CAN BE WRITE/READ
911 ; *
912 ; *NEW SIGNALS: ("BA03" H + "BA02" L + "BA01" L)="LD STATB" L*"RD STAT B" L
913 ; *
914 ; * PROBABLE SYNC POINT FOR THIS TEST:: "DEV ENABLE (1)" 2 OCCURANCES PER PASS
915 ; *
916 ; *
917 ; *
918 ; *
919 ; *****
920 002760 000004 1ST5: SCOPE
921 002762 012737 000050 001166 MOV #50,$TIMES ; DO 50 ITERATIONS
922
923 002770 012737 001016 001124 MOV #1016,$GDDAT ; USE 1016 AS PATTERN, PUT IN $GDDAT.
924 ; LOAD B'S STAT REG.
925 ; READ BACK THE STATUS REG.
926
927 ; * MOV $GDDAT,BBSR ; / PUT DATA FROM $GDDAT TO DEVICE REG BSR
928
929 ; * MOV BBSR,$BDDAT ; / READ DEVICE REG BSR, PUT DATA IN $BDDAT.

```

M03

930 003016 005737 001126 TST \$BDDAT
931 003022 001001 BNE 15 ; IF ANY BITS CAME BACK, SUBTEST OK.
932
933

;;; \$ > ERROR << \$

937 003024 104005 ERROR 5 ; ERROR-COULD NOT WRITE/READ BACK
938 ; CLOCK B'S STATUS REGISTER.
939
940

;;; \$ > ERROR << \$

944 003026
945
946
947
948
949

15:

*TEST 6 *TEST THAT CLOCK B'S BUFFER REGISTER CAN BE WROTE/READ
NEW SIGNALS: ["BA03" H + "BA02" L + "BA01" H]="LD BUFF B" L"RD BUFF B" L
* PROBABLE SYNC POINT FOR THIS TEST:: "DEV ENABLE (1)" 2 OCCURANCES PER PASS

950
951
952
953
954
955
956
957 003026 000004 *ST6: SCOPE
958 003030 012737 000050 001166 MOV #50, \$TIMES ; ; DO 50 ITERATIONS
959
960 003036 012737 000370 001124 MOV #370, \$GDDAT ; USE PATTERN "370", PUT IN \$GDDAT.
961 ; WRITE INTO CLOCK B'S BUFFER REGISTER.
962 ; READ IT BACK.
963
964 ;* MOV \$GDDAT, @BBR ; / PUT DATA FROM \$GDDAT TO DEVICE REG BBR
965 ;* MOV @BBR, \$BDDAT ; / READ DEVICE REG BBR, PUT DATA IN \$BDDAT.
966 003064 005737 001126 TST \$BDDAT
967 003070 001001 BNE 15 ; IF ANY BITS CAME BACK-SUBTEST OK.
968
969
970

;;; \$ > ERROR << \$

974 003072 104006 ERROR 6 ; ERROR-FAILED TO WRITE/READ CLOCKB'S
975 ; BUFFER REGISTER.
976
977

;;; \$ > ERROR << \$

981 003074 15:
982
983


```

984
985
986
987
988
989
990
991
992
993
994
995 003074 000004
996 003076 012737 000100 001166
997
998
999
1000
1001 003104 012737 100000 001124
1002
1003
1004
1005
1006 003132 023737 001124 001126
1007 003140 001402
1008
      ;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
1012 003142 104002
1013
1014
      ;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
1018 003144 000416
1019 003146
1020 003146 005037 001124
1021
1022
1023
1024
1025
1026 003172 005737 001126
1027 003176 001401
1028
      ;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS
1032 003200 104002
1033
1034
      ;;; SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSSSS

```

```

      ;/*
      *****
      *TEST 7 *TEST THAT CLOCK A STATUS REGISTER BIT 15 CAN BE SET AND CLEARED
      *CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
      *F/FS OR GATES
      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
      *****
      TST7:  SCOPE
      MOV #100,$TIMES ;DO 100 ITERATIONS
      ;CLEAR THE STATUS REGISTER.
      ;SET BIT 15.
      ;SET FOR ERROR TIMEOUT S/B.
      ;READ THE STATUS REGISTER.
      MOV #BIT15,$GDDAT
      ;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
      ;* MOV $ASR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
      CMP $GDDAT,$BDDAT ;/DID BIT 15 AND ONLY BIT 15 SET?
      BEQ 15 ;/IF SO-LETS TRY CLEARING IT.

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T7

MACY11 27(654) 15-DEC-77 08:29 PAGE 23
*TEST THAT CLOCK A STATUS REGISTER BIT 15 CAN BE SET AND CLEARED

SEQ 0040

1038 003202

25:

004

MAINDEC-11-DRLPG-A
DRLPG.P11 T10
1093 003310

MACY11 27(654) 15-DEC-77 08:29 PAGE 25
*TEST THAT CLOCK A STATUS REGISTER BIT 14 CAN BE SET AND CLEARED
25:

SEQ 0042

F04

MAINDEC-11-DRLPG-A
DRLPG.P11 T11

MACY11 27(654) 15-DEC-77 08:29 PAGE 27
*TEST THAT CLOCK A STATUS REGISTER BIT 13 CAN BE SET AND CLEARED

SEQ 0044

1148 003416

25:

```

1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160 003416 000004
1161 003420 012737 000100 001166
1162
1163
1164
1165
1166 003426 012737 001000 001124
1167
1168
1169
1170
1171 003454 023737 001124 001126
1172 003462 001402
1173
1177 003464 104002
1178
1179
1183 003466 000416
1184 003470
1185 003470 005037 001124
1186
1187
1188
1189
1190
1191 003514 005737 001126
1192 003520 001401
1193
1197 003522 104002
1198
1199

```

```

;
;*****
;TEST 12 *TEST THAT CLOCK A STATUS REGISTER BIT 9 CAN BE SET AND CLEARED
;
;CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
;F/FS OR GATES
;
; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
;
;*****
TST12: SCOPE
MOV #100,$TIMES ;DO 100 ITERATIONS
;CLEAR THE STATUS REGISTER.
;SET BIT 9.
;SET FOR ERROR TYPEOUT S/B.
;READ THE STATUS REGISTER.
MOV #BIT9,$GDDAT
;* MOV $GDDAT,$ASR ;PUT DATA FROM $GDDAT TO DEVICE REG ASR
;* MOV $ASR,$BDDAT ;READ DEVICE REG ASR,PUT DATA IN $BDDAT.
CMP $GDDAT,$BDDAT ;DID BIT 9 AND ONLY BIT 9 SET?
BEQ IS ;IF SO-LETS TRY CLEARING IT.

;;;*****> ERROR <<*****

ERROR 2 ;/ERROR CLOCK AS STATUS REGISTER.
;/BIT 9 FAILED TO BIT SET.

;;;*****> ERROR <<*****

IS: BR 2S ;/BR TO END SUBTEST.
;/TRY CLEARING BIT 9.
CLR $GDDAT ;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;* MOV $GDDAT,$ASR ;PUT DATA FROM $GDDAT TO DEVICE REG ASR
;* MOV $ASR,$BDDAT ;READ DEVICE REG ASR,PUT DATA IN $BDDAT.
TST $BDDAT
BEQ 2S ;/IF ZERO-NO ERROR!

;;;*****> ERROR <<*****

ERROR 2 ;/ERROR-CLOCK A STATUS REGISTER.
;/BIT 9 FAILED TO CLEAR.

;;;*****> ERROR <<*****

```

H04

MAINDEC-11-DRLPG-A
DRLPG.P11 T12

MACY11 27(654) 15-DEC-77 08:29 PAGE 29
*TEST THAT CLOCK A STATUS REGISTER BIT 9 CAN BE SET AND CLEARED

SEQ 0046

1203 003524

2S:


```

1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215 003524 000004
1216 003526 012737 000100 001166
1217
1218
1219
1220
1221 003534 012737 000400 001124
1222
1223
1224
1225
1226 003562 023737 001124 001126
1227 003570 001402
1228
1232 003572 104002
1233
1234
1238 003574 000416
1239 003576
1240 003576 005037 001124
1241
1242
1243
1244
1245
1246 003622 005737 001126
1247 003626 001401
1248
1252 003630 104002
1253
1254

; /#
*****
*TEST 13 *TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED
*
*CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
*
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*
*****
↑ST13: SCOPE
MOV #100,$TIMES ; DO 100 ITERATIONS
; /CLEAR THE STATUS REGISTER.
; /SET BIT 8.
; /SET FOR ERROR TYPEOUT S/B.
; /READ THE STATUS REGISTER.
MOV #BIT8,$GDDAT
;* MOV $GDDAT,$ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
;* MOV $ASR,$BDDAT ; /READ DEVICE REG ASR,PUT DATA IN $BDDAT.
CMP $GDDAT,$BDDAT ; /DID BIT 8 AND ONLY BIT 8 SET?
BEQ 15 ; /IF SO-LETS TRY CLEARING IT.

;;;*****> ERROR <<*****

ERROR 2 ; /ERROR CLOCK AS STATUS REGISTER.
; /BIT 8 FAILED TO BIT SET.

;;;*****> ERROR <<*****

15: BR 25 ; /BR TO END SUBTEST.
; /TRY CLEARING BIT 8.
CLR $GDDAT ; /CLEAR S/B FOR TYPEOUT IF ANY.
; /NOW READ IT BACK.
;* MOV $GDDAT,$ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
;* MOV $ASR,$BDDAT ; /READ DEVICE REG ASR,PUT DATA IN $BDDAT.
TST $BDDAT
BEQ 25 ; /IF ZERO-NO ERROR!

;;;*****> ERROR <<*****

ERROR 2 ; /ERROR-CLOCK A STATUS REGISTER.
; /BIT 8 FAILED TO CLEAR.

;;;*****> ERROR <<*****

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T13

J04

MACY11 27(654) 15-DEC-77 08:29 PAGE 31
*TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED

SEQ 0048

1258 003632

25:

K04

MAINDEC-11-DRLPG-A
DRLPG.P11 T13

MACY11 27(654) 15-DEC-77 08:29 PAGE 32
*TEST THAT CLOCK A STATUS REGISTER BIT 8 CAN BE SET AND CLEARED

SEQ 0049

```

1259                                     ; /#
1260                                     ; *****
1261                                     ; TEST 14 *TEST THAT CLOCK A STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
1262                                     ; *
1263                                     ; *CLOCK A STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1264                                     ; *F/FS OR GATES
1265                                     ; *
1266                                     ; * PROBABLE SYNC POINT FOR THIS TEST.: "DEVICE OUT" 2 OCCURANCES PER PASS
1267                                     ; *
1268                                     ; *
1269                                     ; *****
1270 003632 000004                               TST14: SCOPE
1271 003634 012737 000100 001166                MOV #100, $TIMES          ;; DO 100 ITERATIONS
1272                                               ; /CLEAR THE STATUS REGISTER.
1273                                               ; /SET BIT 7.
1274                                               ; /SET FOR ERROR TYPEOUT S/B.
1275                                               ; /READ THE STATUS REGISTER.
1276 003642 012737 000200 001124                MOV #BIT7, $GDDAT
1277                                               ; *
1278                                               ; * MOV $GDDAT, $ASR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
1279                                               ; *
1280                                               ; * MOV $ASR, $BDDAT      ; /READ DEVICE REG ASR, PUT DATA IN $BDDAT.
1281 003670 023737 001124 001126                CMP $GDDAT, $BDDAT      ; /DID BIT 7 AND ONLY BIT 7 SET?
1282 003676 001402                               BEQ 1$                   ; /IF SO-LETS TRY CLEARING IT.
1283
          ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ > ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
1287 003700 104002                                ERROR 2                   ; /ERROR CLOCK AS STATUS REGISTER.
1288                                               ; /BIT 7 FAILED TO BIT SET.
1289
          ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ > ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
1293 003702 000416                               1$: BR 2$                 ; /BR TO END SUBTEST.
1294 003704                                           ; /TRY CLEARING BIT 7.
1295 003704 005037 001124                CLR $GDDAT               ; /CLEAR S/B FOR TYPEOUT IF ANY.
1296                                               ; /NOW READ IT BACK.
1297
1298 ; * MOV $GDDAT, $ASR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
1299
1300 ; * MOV $ASR, $BDDAT      ; /READ DEVICE REG ASR, PUT DATA IN $BDDAT.
1301 003730 005737 001126                TST $BDDAT
1302 003734 001401                               BEQ 2$                   ; /IF ZERO-NO ERROR!
1303
          ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ > ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
1307 003736 104002                                ERROR 2                   ; /ERROR-CLOCK A STATUS REGISTER.
1308                                               ; /BIT 7 FAILED TO CLEAR.
1309
          ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ > ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T14

L04

MACY11 27(654) 15-DEC-77 08:29 PAGE 33
*TEST THAT CLOCK A STATUS REGISTER BIT 7 CAN BE SET AND CLEARED

SEQ 0050

1313 003740

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T15

N04

MACY11 27(654) 15-DEC-77 08:29 PAGE 35
*TEST THAT CLOCK A STATUS REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0052

1368 004046

25:

MAINDEC-11-DRLPG-A
DRLPG.P11 T16
1423 004154

MACY11 27(654) 15-DEC-77 08:29 PAGE 37
*TEST THAT CLOCK A STATUS REGISTER BIT 5 CAN BE SET AND CLEARED
2S:

SEQ 0054

E05

MAINDEC-11-DRLPG-A
DRLPG.P11 T17

MACY11 27(654) 15-DEC-77 08:29 PAGE 39
*TEST THAT CLOCK A STATUS REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 0056

1478 004262

25:

MAINDEC-11-DRLPG-A
DRLPG.P11 T20

MACY11 27(654) 15-DEC-77 08:29 PAGE 41
*TEST THAT CLOCK A STATUS REGISTER BIT 2 CAN BE SET AND CLEARED

SEQ 0058

1533 004370

2\$:

MAINDEC-11-DRLPG-A
DRLPG.P11 T21

MACY11 27(654) 15-DEC-77 08:29 PAGE 43
*TEST THAT CLOCK A STATUS REGISTER BIT 1 CAN BE SET AND CLEARED

SEQ 0060

1588 004476

25:

K05

MAINDEC-11-DRLPG-A
DRLPG.P11 T22

MACY11 27(654) 15-DEC-77 08:29 PAGE 45
*TEST THAT CLOCK A STATUS REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0062

1643 004604

25:

|

MAINDEC-11-DRLPG-A
DRLPG.P11 T23

MACY11 27(654) 15-DEC-77 08:29 PAGE 47
*TEST THAT CLOCK A BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0064

1698 004712

25:

B06

MAINDEC-11-DRLPG-A
DRLPG.P11 T24

MACY11 27(654) 15-DEC-77 08:29 PAGE 49
*TEST THAT CLOCK A BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED

SEQ 0066

1753 005020

25:

```

1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778

```

```

;*****
;TEST 25 *TEST THAT CLOCK A BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
;CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
;F/FS OR GATES
;
; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
;
;*****

```

```

1765 005020 000004
1766 005022 012737 000100 001166
1767
1768
1769
1770
1771 005030 012737 000004 001124
1772
1773
1774
1775 005056 023737 001124 001126
1776 005064 001402
1777
1778

```

```

;ST25: SCOPE
MOV #100,$TIMES ;DO 100 ITERATIONS
;CLEAR THE BUFFER REGISTER.
;SET BIT 2.
;SET FOR ERROR TYPEOUT S/B.
;READ THE BUFFER REGISTER.
MOV #BIT2,$GDDAT
;* MOV $GDDAT,$ABR ;PUT DATA FROM $GDDAT TO DEVICE REG ABR
;* MOV $ABR,$BDDAT ;READ DEVICE REG ABR,PUT DATA IN $BDDAT.
CMP $GDDAT,$BDDAT ;DID BIT 2 AND ONLY BIT 2 SET?
BEQ 1$ ;IF SO-LETS TRY CLEARING IT.

```

```

;;;*****>> ERROR <<*****

```

```

1782 005066 104003
1783
1784

```

```

ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.
;/BIT 2 FAILED TO BIT SET.

```

```

;;;*****>> ERROR <<*****

```

```

1788 005070 000416
1789 005072
1790 005072 005037 001124
1791
1792
1793
1794
1795
1796 005116 005737 001126
1797 005122 001401
1798

```

```

1$: BR 2$ ;/BR TO END SUBTEST.
;/TRY CLEARING BIT 2.
CLR $GDDAT ;/CLEAR S/B FOR TYPEOUT IF ANY.
;/NOW READ IT BACK.
;* MOV $GDDAT,$ABR ;PUT DATA FROM $GDDAT TO DEVICE REG ABR
;* MOV $ABR,$BDDAT ;READ DEVICE REG ABR,PUT DATA IN $BDDAT.
TST $BDDAT
BEQ 2$ ;/IF ZERO-NO ERROR!

```

```

;;;*****>> ERROR <<*****

```

```

1802 005124 104003
1803
1804

```

```

ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.
;/BIT 2 FAILED TO CLEAR.

```

```

;;;*****>> ERROR <<*****

```

006

MAINDEC-11-DRLPG-A
DRLPG.P11 T25

MACY11 27(654) 15-DEC-77 08:29 PAGE 51
*TEST THAT CLOCK A BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED

SEQ 0068

1808 005126

25:

```

1809
1810          ;/
1811          *****i/*****
1812          *TEST 26          *TEST THAT CLOCK A BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED
1813          *
1814          *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
1815          *F/FS OR GATES
1816          *
1817          * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
1818          *
1819          *****
1820          †ST26: SCOPE
1821          005126 000004          MOV      #100,$TIMES          ;; DO 100 ITERATIONS
1822          005130 012737 000100 001166          ;/ CLEAR THE BUFFER REGISTER.
1823          ;/ SET BIT 3.
1824          ;/ SET FOR ERROR TYPEOUT S/B.
1825          ;/ READ THE BUFFER REGISTER.
1826          005136 012737 000010 001124          MOV      #BIT3,$GDDAT
1827          ;*
1828          ;* MOV      $GDDAT,$ABR          ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
1829          ;*
1830          ;* MOV      $ABR,$BDDAT          ;/ READ DEVICE REG ABR, PUT DATA IN $BDDAT.
1831          005164 023737 001124 001126          CMP      $GDDAT,$BDDAT          ;/ DID BIT 3 AND ONLY BIT 3 SET?
1832          005172 001402          BEQ      IS                    ;/ IF SO-LETS TRY CLEARING IT.
1833
           ;; ***** > ERROR < *****

1837          005174 104003          ERROR      3          ;/ ERROR CLOCK AS BUFFER REGISTER.
1838          ;/ BIT 3 FAILED TO BIT SET.
1839
           ;; ***** > ERROR < *****

1843          005176 000416          BR        2S          ;/ BR TO END SUBTEST.
1844          005200          IS:          ;/ TRY CLEARING BIT 3.
1845          005200 005037 001124          CLR      $GDDAT          ;/ CLEAR S/B FOR TYPEOUT IF ANY.
1846          ;/ NOW READ IT BACK.
1847          ;*
1848          ;* MOV      $GDDAT,$ABR          ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
1849          ;*
1850          ;* MOV      $ABR,$BDDAT          ;/ READ DEVICE REG ABR, PUT DATA IN $BDDAT.
1851          005224 005737 001126          TST      $BDDAT
1852          005230 001401          BEQ      2S          ;/ IF ZERO-NO ERROR!
1853
           ;; ***** > ERROR < *****

1857          005232 104003          ERROR      3          ;/ ERROR-CLOCK A BUFFER REGISTER.
1858          ;/ BIT 3 FAILED TO CLEAR.
1859
           ;; ***** > ERROR < *****

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T26

MACY11 27(654) 15-DEC-77 08:29 PAGE 53
*TEST THAT CLOCK A BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 0070

1863 005234

25:

MAINDEC-11-DRLPG-A
DRLPG.P11 T27

1918 005342

MACY11 27(654) 15-DEC-77 08:29 PAGE 55

H06

*TEST THAT CLOCK A BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED

25:

SEQ 0072

J06

MAINDEC-11-DRLPG-A
DRLPG.P11 T30

MACY11 27(654) 15-DEC-77 08:29 PAGE 57
*TEST THAT CLOCK A BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0074

1973 005450

25:

MAINDEC-11-DRLPG-A
DRLPG.P11 T31

L06

MACY11 27(654) 15-DEC-77 08:29 PAGE 59
*TEST THAT CLOCK A BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0076

2028 005556

29:

2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053

*****i/8
*TEST 32 *TEST THAT CLOCK A BUFFER REGISTER BIT 7 CAN BE SET AND CLEARED
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS

†ST32: SCOPE

```
005556 000004                ; DO 100 ITERATIONS  
005560 012737 000100 001166  MOV #100,$TIMES       ;/CLEAR THE BUFFER REGISTER.  
                                     ;/SET BIT 7.  
                                     ;/SET FOR ERROR TYPEOUT S/B.  
                                     ;/READ THE BUFFER REGISTER.  
005566 012737 000200 001124  MOV #BIT7,$GDDAT  
                                     ; * MOV $GDDAT,$ABR ; / PUT DATA FROM $GDDAT TO DEVICE REG ABR  
                                     ; * MOV $ABR,$BDDAT ; /READ DEVICE REG ABR,PUT DATA IN $BDDAT.  
005614 023737 001124 001126  CMP $GDDAT,$BDDAT ; /DID BIT 7 AND ONLY BIT 7 SET?  
005622 001402                BEQ 1$ ;/IF SO-LETS TRY CLEARING IT.
```

;;; \$> ERROR << \$

2057
2058
2059

```
005624 104003                ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.  
                                     ;/BIT 7 FAILED TO BIT SET.
```

;;; \$> ERROR << \$

2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073

```
005626 000416                ;/BR TO END SUBTEST.  
005630 1$:                    ;/TRY CLEARING BIT 7.  
005630 005037 001124  CLR $GDDAT ;/CLEAR S/B FOR TYPEOUT IF ANY.  
                                     ;/NOW READ IT BACK.  
                                     ; * MOV $GDDAT,$ABR ; / PUT DATA FROM $GDDAT TO DEVICE REG ABR  
                                     ; * MOV $ABR,$BDDAT ; /READ DEVICE REG ABR,PUT DATA IN $BDDAT.  
005654 005737 001126  TST $BDDAT  
005660 001401                BEQ 2$ ;/IF ZERO-NO ERROR!
```

;;; \$> ERROR << \$

2077
2078
2079

```
005662 104003                ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.  
                                     ;/BIT 7 FAILED TO CLEAR.
```

;;; \$> ERROR << \$

2083 005664

25:


```

2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095 005664 000004
2096 005666 012737 000100 001166
2097
2098
2099
2100
2101 005674 012737 000400 001124
2102
2103
2104
2105
2106 005722 023737 001124 001126
2107 005730 001402
2108
      ;/ #
      *****
      *TEST 33      *TEST THAT CLOCK A BUFFER REGISTER BIT 8 CAN BE SET AND CLEARED
      *
      *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
      *F/FS OR GATES
      *
      * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
      *
      *****
      ST33: SCOPE
      MOV      #100,$TIMES      ;; DO 100 ITERATIONS
      ;; CLEAR THE BUFFER REGISTER.
      ;; SET BIT 8.
      ;; SET FOR ERROR TYPEOUT S/B.
      ;; READ THE BUFFER REGISTER.
      MOV      #BIT8,$GDDAT
      ;* MOV      $GDDAT,$ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
      ;* MOV      $ABR,$BDDAT      ;/ READ DEVICE REG ABR, PUT DATA IN $BDDAT.
      CMP      $GDDAT,$BDDAT      ;/ DID BIT 8 AND ONLY BIT 8 SET?
      BEQ      IS      ;/ IF SO-LETS TRY CLEARING IT.
      ;;; ***** >> ERROR << *****

2112 005732 104003      ERROR      3      ;/ ERROR CLOCK AS BUFFER REGISTER.
2113      ;/ BIT 8 FAILED TO BIT SET.
2114
      ;;; ***** >> ERROR << *****

2118 005734 000416
2119 005736      IS:      BR      2$      ;/ BR TO END SUBTEST.
2120 005736 005037 001124      CLR      $GDDAT      ;/ TRY CLEARING BIT 8.
      ;/ CLEAR S/B FOR TYPEOUT IF ANY.
      ;/ NOW READ IT BACK.
2121
2122
2123      ;* MOV      $GDDAT,$ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
2124      ;* MOV      $ABR,$BDDAT      ;/ READ DEVICE REG ABR, PUT DATA IN $BDDAT.
2125
2126 005762 005737 001126      TST      $BDDAT
2127 005766 001401      BEQ      2$      ;/ IF ZERO-NO ERROR!
2128
      ;;; ***** >> ERROR << *****

2132 005770 104003      ERROR      3      ;/ ERROR-CLOCK A BUFFER REGISTER.
2133      ;/ BIT 8 FAILED TO CLEAR.
2134
      ;;; ***** >> ERROR << *****

```

C07

MAINDEC-11-DRLPG-A
DRLPG.P11 T33

MACY11 27(654) 15-DEC-77 08:29 PAGE 63
*TEST THAT CLOCK A BUFFER REGISTER BIT B CAN BE SET AND CLEARED

SEQ 0080

2138 005772

25:

2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163

```

:*****
: *TEST 34 *TEST THAT CLOCK A BUFFER REGISTER BIT 9 CAN BE SET AND CLEARED
: *
: *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
: *F/FS OR GATES
: *
: * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
: *
:*****

```

```

005772 000004
005774 012737 000100 001166 ST34: SCOPE
                                MOV #100,STIMES ; DO 100 ITERATIONS
                                ;/CLEAR THE BUFFER REGISTER.
                                ;/SET BIT 9.
                                ;/SET FOR ERROR TIMEOUT S/B.
                                ;/READ THE BUFFER REGISTER.

006002 012737 001000 001124 MOV #BIT9,$GDDAT
; * MOV $GDDAT,@ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
; * MOV @ABR,$BDDAT ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
006030 023737 001124 001126 CMP $GDDAT,$BDDAT ;/DID BIT 9 AND ONLY BIT 9 SET?
006036 001402 BEQ $S ;/IF SO-LETS TRY CLEARING IT.

```

;;;*****> ERROR <<*****

2167
2168
2169

```

006040 104003 ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.
; /BIT 9 FAILED TO BIT SET.

```

;;;*****> ERROR <<*****

2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183

```

006042 000416 BR 25 ;/BR TO END SUBTEST.
006044 15: ;/TRY CLEARING BIT 9.
006044 005037 001124 CLR $GDDAT ;/CLEAR S/B FOR TYPEOUT IF ANY.
; /NOW READ IT BACK.
; * MOV $GDDAT,@ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
; * MOV @ABR,$BDDAT ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
006070 005737 001126 TST $BDDAT
006074 001401 BEQ $S ;/IF ZERO-NO ERROR!

```

;;;*****> ERROR <<*****

2187
2188
2189

```

006076 104003 ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.
; /BIT 9 FAILED TO CLEAR.

```

;;;*****> ERROR <<*****

E07

MAINDEC-11-DRLPG-A
DRLPG.P11 T34

MACY11 27(654) 15-DEC-77 08:29 PAGE 65
*TEST THAT CLOCK A BUFFER REGISTER BIT 9 CAN BE SET AND CLEARED

SEQ 0082

2193 006100

25:

```

2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205 006100 000004
2206 006102 012737 000100 001166
2207
2208
2209
2210
2211 006110 012737 002000 001124
2212
2213
2214
2215
2216 006136 023737 001124 001126
2217 006144 001402
2218
    ;*****
    ;TEST 35          *TEST THAT CLOCK A BUFFER REGISTER BIT 10 CAN BE SET AND CLEARED
    ;*
    ;*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
    ;*F/FS OR GATES
    ;*
    ;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
    ;*
    ;*****
    ST35:  SCOPE
           MOV      #100,$TIMES           ;; DO 100 ITERATIONS
                                           ;/CLEAR THE BUFFER REGISTER.
                                           ;/SET BIT 10.
                                           ;/SET FOR ERROR TYPEOUT S/B.
                                           ;/READ THE BUFFER REGISTER.
           MOV      #BIT10,$GDDAT
           ;*      MOV      $GDDAT,$ABR           ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
           ;*      MOV      $ABR,$BDDAT           ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
           CMP      $GDDAT,$BDDAT         ;/DID BIT 10 AND ONLY BIT 10 SET?
           BEQ      1$                     ;/IF SO-LETS TRY CLEARING IT.

           ;; ***** >> ERROR << *****

2222 006146 104003          ERROR 3           ;/ERROR CLOCK AS BUFFER REGISTER.
2223                                           ;/BIT 10 FAILED TO BIT SET.
2224
           ;; ***** >> ERROR << *****

2228 006150 000416
2229 006152          1$: BR      2$           ;/BR TO END SUBTEST.
2230 006152 005037 001124  CLR      $GDDAT       ;/TRY CLEARING BIT 10.
2231                                           ;/CLEAR S/B FOR TYPEOUT IF ANY.
2232                                           ;/NOW READ IT BACK.
2233           ;*      MOV      $GDDAT,$ABR           ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
2234           ;*      MOV      $ABR,$BDDAT           ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
2235 006176 005737 001126  TST      $BDDAT
2236 006202 001401          BEQ      2$           ;/IF ZERO-NO ERROR!
2237
2238
           ;; ***** >> ERROR << *****

2242 006204 104003          ERROR 3           ;/ERROR-CLOCK A BUFFER REGISTER.
2243                                           ;/BIT 10 FAILED TO CLEAR.
2244
           ;; ***** >> ERROR << *****

```

GO7

MAINDEC-11-DRLPG-A
DRLPG.P11 T35

MACY11 27(654) 15-DEC-77 08:29 PAGE 67
*TEST THAT CLOCK A BUFFER REGISTER BIT 10 CAN BE SET AND CLEARED

SEQ 0084

2248 006206

25:

```

2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260 006206 000004
2261 006210 012737 000100 001166
2262
2263
2264
2265 006216 012737 004000 001124
2266
2267
2268
2269
2270
2271 006244 023737 001124 001126
2272 006252 001402
2273
                ;/ *
                ;*****
                ;TEST 36      *TEST THAT CLOCK A BUFFER REGISTER BIT 11 CAN BE SET AND CLEARED
                ;
                ;CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
                ;F/FS OR GATES
                ;
                ; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
                ;
                ;*****
                ;ST36: SCOPE
                ;       MOV      #100,STIMES      ; DO 100 ITERATIONS
                ;       ;/CLEAR THE BUFFER REGISTER.
                ;       ;/SET BIT 11.
                ;       ;/SET FOR ERROR TYPEOUT S/B.
                ;       ;/READ THE BUFFER REGISTER.
                ;
                ;       MOV      $GDDAT,ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
                ;
                ;       MOV      ABR,$BDDAT      ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
                ;       CMP      $GDDAT,$BDDAT   ;/DID BIT 11 AND ONLY BIT 11 SET?
                ;       BEQ      1$             ;/IF SO-LETS TRY CLEARING IT.
                ;
                ;;;*****>> ERROR <<*****
2277 006254 104003          ERROR 3          ;/ERROR CLOCK AS BUFFER REGISTER.
2278                                     ;/BIT 11 FAILED TO BIT SET.
2279
                ;;;*****>> ERROR <<*****

2283 006256 000416
2284 006260 1$: BR 2$          ;/BR TO END SUBTEST.
2285 006260 005037 001124 CLR $GDDAT      ;/TRY CLEARING BIT 11.
2286                                     ;/CLEAR S/B FOR TYPEOUT IF ANY.
2287                                     ;/NOW READ IT BACK.
2288
2289
2290
2291 006304 005737 001126
2292 006310 001401
2293
                ;* MOV      $GDDAT,ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
                ;*
                ;* MOV      ABR,$BDDAT      ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
                ;* TST      $BDDAT
                ;* BEQ      2$             ;/IF ZERO-NO ERROR!
                ;
                ;;;*****>> ERROR <<*****

2297 006312 104003          ERROR 3          ;/ERROR-CLOCK A BUFFER REGISTER.
2298                                     ;/BIT 11 FAILED TO CLEAR.
2299
                ;;;*****>> ERROR <<*****

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T36

MACY11 27(654) 15-DEC-77 08:29 PAGE 69
*TEST THAT CLOCK A BUFFER REGISTER BIT 11 CAN BE SET AND CLEARED

SEQ 0086

2303 006314

25:

J07

MAINDEC-11-DRLPG-A
DRLPG.P11 T36

MACY11 27(654) 15-DEC-77 08:29 PAGE 70
*TEST THAT CLOCK A BUFFER REGISTER BIT 11 CAN BE SET AND CLEARED

SEQ 0087

```
2304                                     ;/*
2305 :*****
2306 *TEST 37 *TEST THAT CLOCK A BUFFER REGISTER BIT 12 CAN BE SET AND CLEARED
2307 *
2308 *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2309 *F/FS OR GATES
2310 *
2311 * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2312 *
2313 :*****
2314 :*****
2315 006314 000004 ST37: SCOPE
2316 006316 012737 000100 001166 MOV #100,$TIMES ;;DO 100 ITERATIONS
2317                                     ;/CLEAR THE BUFFER REGISTER.
2318                                     ;/SET BIT 12.
2319                                     ;/SET FOR ERROR TYPEOUT S/B.
2320                                     ;/READ THE BUFFER REGISTER.
2321 006324 012737 010000 001124 MOV #BIT12,$GDDAT
2322                                     ;*
2323                                     ;* MOV $GDDAT,$ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
2324                                     ;*
2325 006352 023737 001124 001126 ;* MOV $ABR,$BDDAT ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
2326 006360 001402 CMP $GDDAT,$BDDAT ;/DID BIT 12 AND ONLY BIT 12 SET?
2327 BEQ IS ;/IF SO-LETS TRY CLEARING IT.
2328
2329 ;;;*****>> ERROR <<*****
2330
2331 006362 104003 ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.
2332                                     ;/BIT 12 FAILED TO BIT SET.
2333
2334 ;;;*****>> ERROR <<*****
2335
2336 006364 000416 BR 25 ;/BR TO END SUBTEST.
2337 006366 IS: CLR $GDDAT ;/TRY CLEARING BIT 12.
2338 006366 005037 001124 ;/CLEAR S/B FOR TYPEOUT IF ANY.
2339                                     ;/NOW READ IT BACK.
2340
2341 ;*
2342 ;* MOV $GDDAT,$ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
2343 ;*
2344 ;* MOV $ABR,$BDDAT ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
2345 TST $BDDAT
2346 006412 005737 001126 BEQ 25 ;/IF ZERO-NO ERROR!
2347 006416 001401
2348
2349 ;;;*****>> ERROR <<*****
2350
2351 006420 104003 ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.
2352                                     ;/BIT 12 FAILED TO CLEAR.
2353
2354 ;;;*****>> ERROR <<*****
```

4

MAINDEC-11-DRLPG-A
DRLPG.P11 T37

K07

MACY11 27.654) 15-DEC-77 08:29 PAGE 71
*TEST THAT CLOCK A BUFFER REGISTER BIT 12 CAN BE SET AND CLEARED

SEQ 0088

2358 006422

25:

2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383

.....i/#####
*TEST 40 *TEST THAT CLOCK A BUFFER REGISTER BIT 13 CAN BE SET AND CLEARED
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
*#####

```
006422 000004
006424 012737 000100 001166
006432 012737 020000 001124
006460 023737 001124 001126
006466 001402
```

TST40: SCOPE
MOV #100,\$TIMES ; DO 100 ITERATIONS
; CLEAR THE BUFFER REGISTER.
; SET BIT 13.
; SET FOR ERROR TIMEOUT S/B.
; READ THE BUFFER REGISTER.
MOV #BIT13,\$GDDAT
;* MOV \$GDDAT,\$ABR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
;* MOV \$ABR,\$BDDAT ;/ READ DEVICE REG ABR, PUT DATA IN \$BDDAT.
CMP \$GDDAT,\$BDDAT ;/ DID BIT 13 AND ONLY BIT 13 SET?
BEQ 1\$;/ IF SO-LETS TRY CLEARING IT.

;;;#####>> ERROR <<#####

2387
2388
2389

```
006470 104003 ERROR 3 ;/ERROR CLOCK AS BUFFER REGISTER.  
; BIT 13 FAILED TO BIT SET.
```

;;;#####>> ERROR <<#####

2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403

```
006472 000416 1$: BR 2$ ;/BR TO END SUBTEST.  
006474 005037 001124 CLR $GDDAT ;/ TRY CLEARING BIT 13.  
; /CLEAR S/B FOR TIMEOUT IF ANY.  
; NOW READ IT BACK.  
;* MOV $GDDAT,$ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR  
;* MOV $ABR,$BDDAT ;/ READ DEVICE REG ABR, PUT DATA IN $BDDAT.  
TST $BDDAT  
BEQ 2$ ;/ IF ZERO-NO ERROR!
```

;;;#####>> ERROR <<#####

2407
2408
2409

```
006526 104003 ERROR 3 ;/ERROR-CLOCK A BUFFER REGISTER.  
; BIT 13 FAILED TO CLEAR.
```

;;;#####>> ERROR <<#####

MAINDEC-11-DRLPG-A
DRLPG.P11 T40

2413 006530

M07
MACY11 27(654) 15-DEC-77 08:29 PAGE 73
*TEST THAT CLOCK A BUFFER REGISTER BIT 13 CAN BE SET AND CLEARED

25:

SEQ 0090

2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438

2442
2443
2444

2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458

2462
2463
2464

*TEST 41 *TEST THAT CLOCK A BUFFER REGISTER BIT 14 CAN BE SET AND CLEARED
*CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
*F/FS OR GATES
* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS

```
006530 000004          ST41: SCOPE
006532 012737 000100 001166      MOV      #100,$TIMES           ;DO 100 ITERATIONS
                                        ;/CLEAR THE BUFFER REGISTER.
                                        ;/SET BIT 14.
                                        ;/SET FOR ERROR TIMEOUT S/B.
                                        ;/READ THE BUFFER REGISTER.

006540 012737 040000 001124      MOV      #BIT14,$GDDAT
                                        ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
                                        ;*    MOV      $GDDAT,@ABR
                                        ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
                                        ;/DID BIT 14 AND ONLY BIT 14 SET?
006566 023737 001124 001126      MOV      @ABR,$BDDAT
006574 001402          CMP      $GDDAT,$BDDAT
                                        ;/IF SO-LETS TRY CLEARING IT.
                                        BEQ      IS
```

;;; \$ ERROR << \$

```
006576 104003          ERROR 3           ;/ERROR CLOCK AS BUFFER REGISTER.
                                        ;/BIT 14 FAILED TO BIT SET.
```

;;; \$ ERROR << \$

```
006600 000416          BR      2$           ;/BR TO END SUBTEST.
006602          IS:      ;/TRY CLEARING BIT 14.
006602 005037 001124      CLR      $GDDAT        ;/CLEAR S/B FOR TIMEOUT IF ANY.
                                        ;/NOW READ IT BACK.
                                        ;*    MOV      $GDDAT,@ABR
                                        ;/ PUT DATA FROM $GDDAT TO DEV:CE REG ABR
                                        ;*    MOV      @ABR,$BDDAT
                                        ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
006626 005737 001126      TST      $BDDAT
006632 001401          BEQ      2$           ;/IF ZERO-NO ERROR!
```

;;; \$ ERROR << \$

```
006634 104003          ERROR 3           ;/ERROR-CLOCK A BUFFER REGISTER.
                                        ;/BIT 14 FAILED TO CLEAR.
```

;;; \$ ERROR << \$

MAINDEC-11-DRLPG-A
DRLPG.P11 T41

MACY11 27(654) 15-DEC-77 08:29 PAGE 75
*TEST THAT CLOCK A BUFFER REGISTER BIT 14 CAN BE SET AND CLEARED

SEQ 0092

2468 006636

25:

```

2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493

```

; /#
; *****
; *TEST 42 *TEST THAT CLOCK A BUFFER REGISTER BIT 15 CAN BE SET AND CLEARED
; *
; *CLOCK A BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
; *F/FS OR GATES
; *
; * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
; *
; *
; *****

```

006636 000004
006640 012737 000100 001166
006646 012737 100000 001124
006674 023737 001124 001126
006702 001402

```

↑ST42: SCOPE
MOV #100,\$TIMES ; DO 100 ITERATIONS
; CLEAR THE BUFFER REGISTER.
; SET BIT 15.
; SET FOR ERROR TYPEOUT S/B.
; READ THE BUFFER REGISTER.
MOV #BIT15,\$GDDAT
; * MOV \$GDDAT,\$ABR ; PUT DATA FROM \$GDDAT TO DEVICE REG ABR
; * MOV \$ABR,\$BDDAT ; READ DEVICE REG ABR,PUT DATA IN \$BDDAT.
CMP \$GDDAT,\$BDDAT ; DID BIT 15 AND ONLY BIT 15 SET?
BEQ 15 ; IF SO-LETS TRY CLEARING IT.

::: \$) ERROR << \$

```

006704 104003

```

ERROR 3 ; /ERROR CLOCK AS BUFFER REGISTER.
; /BIT 15 FAILED TO BIT SET.

::: \$) ERROR << \$

```

006706 000416
006710 005037 001124
006734 005737 001126
006740 001401

```

BR 25 ; /BR TO END SUBTEST.
; /TRY CLEARING BIT 15.
CLR \$GDDAT ; /CLEAR S/B FOR TYPEOUT IF ANY.
; /NOW READ IT BACK.
; * MOV \$GDDAT,\$ABR ; PUT DATA FROM \$GDDAT TO DEVICE REG ABR
; * MOV \$ABR,\$BDDAT ; READ DEVICE REG ABR,PUT DATA IN \$BDDAT.
TST \$BDDAT
BEQ 25 ; /IF ZERO-NO ERROR!

::: \$) ERROR << \$

```

006742 104003

```

ERROR 3 ; /ERROR-CLOCK A BUFFER REGISTER.
; /BIT 15 FAILED TO CLEAR.

::: \$) ERROR << \$

MAINDEC-11-DRLPG-A
DRLPG.P11 T42

MACY11 27(654) 15-DEC-77 08:29 PAGE 77
*TEST THAT CLOCK A BUFFER REGISTER BIT 15 CAN BE SET AND CLEARED

SEQ 0094

2523 006744
2524
2525

25:


```

2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537 006744 000004
2538 006746 012737 000100 001166
2539
2540
2541
2542
2543 006754 012737 004000 001124
2544
2545
2546
2547
2548 007002 023737 001124 001126
2549 007010 001402
2550

                ;*****
                ;TEST 43      *TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED
                ;
                ;CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
                ;F/FS OR GATES
                ;
                ; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
                ;
                ;*****
                ST43: SCOPE
                MOV      #100,$TIMES          ;; DO 100 ITERATIONS
                ;; CLEAR THE STATUS REGISTER.
                ;; SET BIT 11.
                ;; SET FOR ERROR TIMEOUT S/B.
                ;; READ THE STATUS REGISTER.
                MOV      #BIT11,$GDDAT
                ;*      MOV      $GDDAT,$BSR          ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
                ;*      MOV      $BSR,$BDDAT          ;/ READ DEVICE REG BSR,PUT DATA IN $BDDAT.
                CMP      $GDDAT,$BDDAT        ;/ DID BIT 11 AND ONLY BIT 11 SET?
                BEQ      IS                    ;/ IF SO-LETS TRY CLEARING IT.

                ;; ;*****>> ERROR <<*****

2554 007012 104005          ERROR 5          ;/ERROR CLOCK BS STATUS REGISTER.
2555                                     ;/BIT 11 FAILED TO BIT SET.
2556

                ;; ;*****>> ERROR <<*****

2560 007014 000416
2561 007016
2562 007016 005037 001124    IS:
2563                                     ;/BR TO END SUBTEST.
2564                                     ;/TRY CLEARING BIT 11.
2565                                     ;/CLEAR S/B FOR TYPEOUT IF ANY.
2566                                     ;/NOW READ IT BACK.
                ;*      MOV      $GDDAT,$BSR          ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
                ;*      MOV      $BSR,$BDDAT          ;/ READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2568 007042 005737 001126
2569 007046 001401
2570
                TST      $BDDAT
                BEQ      2$                    ;/ IF ZERO-NO ERROR!

                ;; ;*****>> ERROR <<*****

2574 007050 104005          ERROR 5          ;/ERROR-CLOCK B STATUS REGISTER.
2575                                     ;/BIT 11 FAILED TO CLEAR.
2576

                ;; ;*****>> ERROR <<*****

```

F08

MAINDEC-11-DRLPG-A
DRLPG.P11 T43

MACY11 27(654) 15-DEC-77 08:29 PAGE 79
*TEST THAT CLOCK B STATUS REGISTER BIT 11 CAN BE SET AND CLEARED

SEQ 0096

2580 007052
2581

25:

2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606

```
;/#
:*****
:*TEST 44 *TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED
:
:*CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
:*F/FS OR GATES
:
:* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
:
:*****
```

```
ST44: SCOPE
MOV #100,$TIMES ;;DO 100 ITERATIONS
;;CLEAR THE STATUS REGISTER.
;/SET BIT 7.
;/SET FOR ERROR TIMEOUT S/B.
;/READ THE STATUS REGISTER.

007052 000004
007054 012737 000100 001166
MOV #BIT7,$GDDAT
;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
;* MOV $BSR,$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
007110 023737 001124 001126 CMP $GDDAT,$BDDAT ;/DID BIT 7 AND ONLY BIT 7 SET?
007116 001402 BEQ $S ;/IF SO-LETS TRY CLEARING IT.
```

;;;*****>>> ERROR <<*****

```
2610 007120 104005 ERROR 5 ;/ERROR CLOCK BS STATUS REGISTER.
2611 ;/BIT 7 FAILED TO BIT SET.
```

;;;*****>>> ERROR <<*****

```
2616 007122 000416 BR $S ;/BR TO END SUBTEST.
2617 007124 CLR $GDDAT ;/TRY CLEARING BIT 7.
2618 007124 005037 001124 ;/CLEAR S/B FOR TYPEOUT IF ANY.
2619 ;/NOW READ IT BACK.
2620
2621 ;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
2622 ;* MOV $BSR,$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2623 007150 005737 001126 TST $BDDAT
2624 007154 001401 BEQ $S ;/IF ZERO-NO ERROR!
```

;;;*****>>> ERROR <<*****

```
2630 007156 104005 ERROR 5 ;/ERROR-CLOCK B STATUS REGISTER.
2631 ;/BIT 7 FAILED TO CLEAR.
```

;;;*****>>> ERROR <<*****

H08

MAINDEC-11-DALPG-A
DALPG.P11 T44

MACY11 27(654) 15-DEC-77 08:29 PAGE 81
*TEST THAT CLOCK B STATUS REGISTER BIT 7 CAN BE SET AND CLEARED

SEQ 0098

2636 007160
2637

25:

```

2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649 007160 000004
2650 007162 012737 000100 001166
2651
2652
2653
2654
2655 007170 012737 000100 001124
2656
2657
2658
2659
2660 007216 023737 001124 001126
2661 007224 001402
2662
    ;/
    ;*****
    ;TEST 45      *TEST THAT CLOCK B STATUS REGISTER BIT 6 CAN BE SET AND CLEARED
    ;
    ;CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
    ;F/FS OR GATES
    ;
    ; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
    ;
    ;*****
    TST45:  SCOPE
           MOV      #100,$TIMES      ;; DO 100 ITERATIONS
           ;; CLEAR THE STATUS REGISTER.
           ;; SET BIT 6.
           ;; SET FOR ERROR TYPEOUT S/B.
           ;; READ THE STATUS REGISTER.
           MOV      @BSR,$GDDAT      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
           ;*
           MOV      @BSR,$BDDAT      ;/ READ DEVICE REG BSR, PUT DATA IN $BDDAT.
           CMP      $GDDAT,$BDDAT    ;/ DID BIT 6 AND ONLY BIT 6 SET?
           BEQ      1$               ;/ IF SO-LETS TRY CLEARING IT.

           ;; ***** >> ERROR << *****

2666 007226 104005          ERROR 5          ;/ ERROR CLOCK BS STATUS REGISTER.
2667                                     ;/ BIT 6 FAILED TO BIT SET.
2668
           ;; ***** >> ERROR << *****

2672 007230 000416
2673 007232
2674 007232 005037 001124    1$: BR      2$          ;/ BR TO END SUBTEST.
2675                                     ;/ TRY CLEARING BIT 6.
2676                                     ;/ CLEAR S/B FOR TYPEOUT IF ANY.
2677                                     ;/ NOW READ IT BACK.
2678
           ;* MOV      $GDDAT,@BSR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
2679
           ;* MOV      @BSR,$BDDAT    ;/ READ DEVICE REG BSR, PUT DATA IN $BDDAT.
2680 007256 005737 001126    TST      $BDDAT
2681 007262 001401          BEQ      2$          ;/ IF ZERO-NO ERROR!
2682
           ;; ***** >> ERROR << *****

2686 007264 104005          ERROR 5          ;/ ERROR-CLOCK B STATUS REGISTER.
2687                                     ;/ BIT 6 FAILED TO CLEAR.
2688
           ;; ***** >> ERROR << *****

```

J08

MAINDEC-11-DRLPG-A
DRLPG.P11 T45

MACY11 27(654) 15-DEC-77 08:29 PAGE 83
*TEST THAT CLOCK B STATUS REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0100

2692 007266
2693

25:

K08

MAINDEC-11-DRLPG-A
DRLPG.P11 T45

MACY11 27(654) 15-DEC-77 08:29 PAGE 84
*TEST THAT CLOCK B STATUS REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0101

```

2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705 007266 000004
2706 007270 012737 000100 001166
2707
2708
2709
2710
2711 007276 012737 000040 001124
2712
2713
2714
2715
2716 007324 023737 001124 001126
2717 007332 001402
2718
    ;/
    *****
    *TEST 46      *TEST THAT CLOCK B STATUS REGISTER BIT 5 CAN BE SET AND CLEARED
    *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
    *F/FS OR GATES
    * PROBABLE SYNC POINT FOR THIS TEST.: "DEVICE OUT" 2 OCCURANCES PER PASS
    *****
    †ST46: SCOPE
    MOV      #100,$TIMES      ;; DO 100 ITERATIONS
    ;/CLEAR THE STATUS REGISTER.
    ;/SET BIT 5.
    ;/SET FOR ERROR TYPEOUT S/B.
    ;/READ THE STATUS REGISTER.
    MOV      #BITS,$GDDAT
    ;* MOV      $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
    ;* MOV      $BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
    CMP      $GDDAT,$BDDAT      ;/DID BIT 5 AND ONLY BIT 5 SET?
    BEQ      IS                  ;/IF SO-LETS TRY CLEARING IT.
    ;; ***** >> ERROR << *****

2722 007334 104005      ERROR 5      ;/ERROR CLOCK BS STATUS REGISTER.
2723                                     ;/BIT 5 FAILED TO BIT SET.
2724
    ;; ***** >> ERROR << *****

2728 007336 000416      BR      25      ;/BR TO END SUBTEST.
2729 007340                                     ;/TRY CLEARING BIT 5.
2730 007340 005037 001124  IS:  CLR      $GDDAT      ;/CLEAR S/B FOR TYPEOUT IF ANY.
2731                                     ;/NOW READ IT BACK.
2732
2733 ;* MOV      $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
2734 ;* MOV      $BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2735 007364 005737 001126  TST      $BDDAT
2736 007370 001401      BEQ      25      ;/IF ZERO-NO ERROR!
2737
    ;; ***** >> ERROR << *****

2742 007372 104005      ERROR 5      ;/ERROR-CLOCK B STATUS REGISTER.
2743                                     ;/BIT 5 FAILED TO CLEAR.
2744
    ;; ***** >> ERROR << *****

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T46

MACY11 27(654) 15-DEC-77 08:29 PAGE 85
*TEST THAT CLOCK B STATUS REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0102

2748 007374
2749

2S:


```

2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761 007374 000004
2762 007376 012737 000100 001166
2763
2764
2765
2766
2767 007404 012737 000020 001124
2768
2769
2770
2771
2772 007432 023737 001124 001126
2773 007440 001402
2774

          ;/
          *****
          *TEST 47      *TEST THAT CLOCK B STATUS REGISTER BIT 4 CAN BE SET AND CLEARED
          *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
          *F/FS OR GATES
          *
          * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
          *
          *****
          ST47:  SCOPE
                MOV      #100,$TIMES           ;DO 100 ITERATIONS
                ;/CLEAR THE STATUS REGISTER.
                ;/SET BIT 4.
                ;/SET FOR ERROR TYPEOUT S/B.
                ;/READ THE STATUS REGISTER.
          MOV      #BIT4,$GDDAT
          ;*     MOV      $GDDAT,$BSR        ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
          ;*     MOV      $BSR,$BDDAT       ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
          CMP      $GDDAT,$BDDAT           ;/DID BIT 4 AND ONLY BIT 4 SET?
          BEQ      1$                     ;/IF SO-LETS TRY CLEARING IT.

          ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

2778 007442 104005
2779
2780
          ERROR      5                      ;/ERROR CLOCK BS STATUS REGISTER.
          ;/BIT 4 FAILED TO BIT SET.

          ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

2784 007444 000416
2785 007446
2786 007446 005037 001124
2787
2788
2789
2790
2791
2792 007472 005737 001126
2793 007476 001401
2794

          BR      2$                        ;/BR TO END SUBTEST.
          1$:    CLR      $GDDAT           ;/TRY CLEARING BIT 4.
          ;/CLEAR S/B FOR TYPEOUT IF ANY.
          ;/NOW READ IT BACK.
          ;*     MOV      $GDDAT,$BSR     ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
          ;*     MOV      $BSR,$BDDAT     ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
          TST      $BDDAT
          BEQ      2$                     ;/IF ZERO-NO ERROR!

          ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

2798 007500 104005
2799
2800
          ERROR      5                      ;/ERROR-CLOCK B STATUS REGISTER.
          ;/BIT 4 FAILED TO CLEAR.

          ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T47

MACY11 27(654) 15-DEC-77 08:29 PAGE 87
*TEST THAT CLOCK B STATUS REGISTER BIT 4 CAN BE SET AND CLEARED

SEQ 0104

2804 007502
2805

25:

```

2806
2807   ;/ *
2808   *****
2809   *TEST 50      *TEST THAT CLOCK B STATUS REGISTER BIT 3 CAN BE SET AND CLEARED
2810   *
2811   *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2812   *F/FS OR GATES
2813   *
2814   * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2815   *
2816   *****

```

```

2817 007502 000004
2818 007504 012737 000100 001166
2819
2820
2821
2822
2823 007512 012737 000010 001124
2824
2825
2826
2827
2828 007540 023737 001124 001126
2829 007546 001402
2830

```

```

ST50: SCOPE
      MOV     #100,$TIMES          ;DO 100 ITERATIONS
      ;/CLEAR THE STATUS REGISTER.
      ;/SET BIT 3.
      ;/SET FOR ERROR TYPEOUT S/B.
      ;/READ THE STATUS REGISTER.
      MOV     #BIT3,$GDDAT
      ;*    MOV     $GDDAT,$BSR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
      ;*    MOV     $BSR,$BDDAT    ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
      CMP     $GDDAT,$BDDAT        ;/DID BIT 3 AND ONLY BIT 3 SET?
      BEQ     1$                  ;/IF SO-LETS TRY CLEARING IT.

```

;;; \$ ERROR << \$

```

2834 007550 104005      ERROR 5          ;/ERROR CLOCK BS STATUS REGISTER.
2835
2836

```

;;; \$ ERROR << \$

```

2840 007552 000416
2841 007554
2842 007554 005037 001124   1$:   CLR     $GDDAT          ;/TRY CLEARING BIT 3.
2843
2844
2845
2846
2847
2848 007600 005737 001126   ;*    MOV     $GDDAT,$BSR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
2849 007604 001401          ;*    MOV     $BSR,$BDDAT    ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2850

```

```

TST     $BDDAT
BEQ     2$                  ;/IF ZERO-NO ERROR!

```

;;; \$ ERROR << \$

```

2854 007606 104005      ERROR 5          ;/ERROR-CLOCK B STATUS REGISTER.
2855
2856

```

;;; \$ ERROR << \$

C09

MAINDEC-11-DRLPG-A
DRLPG.P11 T50

MACY11 27(654) 15-DEC-77 08:29 PAGE 89
*TEST THAT CLOCK B STATUS REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 0106

2860 007610
2861

25:

```

2862          ; /#
2863          ; *****
2864          *TEST 51          *TEST THAT CLOCK B STATUS REGISTER BIT 2 CAN BE SET AND CLEARED
2865          *
2866          *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
2867          *F/FS OR GATES
2868          *
2869          * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
2870          *
2871          *
2872          ; *****

```

```

2873 007610 000004          ;ST51: SCOPE
2874 007612 012737 000100 001166          MOV      #100,$TIMES          ;; DO 100 ITERATIONS
2875          ; /CLEAR THE STATUS REGISTER.
2876          ; /SET BIT 2.
2877          ; /SET FOR ERROR TYPEOUT S/B.
2878          ; /READ THE STATUS REGISTER.
2879 007620 012737 000004 001124          MOV      #BIT2,$GDDAT
2880          ; *
2881          ; * MOV      $GDDAT,$BSR          ; / PUT DATA FROM $GDDAT TO DEVICE REG BSR
2882          ; *
2883          ; * MOV      $BSR,$BDDAT          ; /READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2884 007646 023737 001124 001126          CMP      $GDDAT,$BDDAT          ; /DID BIT 2 AND ONLY BIT 2 SET?
2885 007654 001402          BEQ      1$                    ; /IF SO-LETS TRY CLEARING IT.
2886

```

```

;; ;*****> ERROR <<*****

```

```

2890 007656 104005          ERROR      5          ; /ERROR CLOCK B STATUS REGISTER.
2891          ; /BIT 2 FAILED TO BIT SET.
2892

```

```

;; ;*****> ERROR <<*****

```

```

2896 007660 000416          1$: BR      2$          ; /BR TO END SUBTEST.
2897 007662          ; /TRY CLEARING BIT 2.
2898 007662 005037 001124          CLR      $GDDAT          ; /CLEAR S/B FOR TYPEOUT IF ANY.
2899          ; /NOW READ IT BACK.
2900          ; *
2901          ; * MOV      $GDDAT,$BSR          ; / PUT DATA FROM $GDDAT TO DEVICE REG BSR
2902          ; *
2903          ; * MOV      $BSR,$BDDAT          ; /READ DEVICE REG BSR,PUT DATA IN $BDDAT.
2904 007706 005737 001126          TST     $BDDAT
2905 007712 001401          BEQ      2$                    ; /IF ZERO-NO ERROR!
2906

```

```

;; ;*****> ERROR <<*****

```

```

2910 007714 104005          ERROR      5          ; /ERROR-CLOCK B STATUS REGISTER.
2911          ; /BIT 2 FAILED TO CLEAR.
2912

```

```

;; ;*****> ERROR <<*****

```

E09

M3INDEC-11-DRLPG-A
DRLPG.P11 TS1

MACY11 27(654) 15-DEC-77 08:29 PAGE 91
*TEST THAT CLOCK B STATUS REGISTER BIT 2 CAN BE SET AND CLEARED

SEQ 0108

2916 007716
2917

25:

G09

MAINDEC-11-DRLPG-A
DRLPG.P11 T52

MACY11 27(654) 15-DEC-77 08:29 PAGE 93
*TEST THAT CLOCK B STATUS REGISTER BIT 1 CAN BE SET AND CLEARED

SEQ 0110

2972 010024
2973

25:


```

2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998

```

: *****
: TEST 53 *TEST THAT CLOCK B STATUS REGISTER BIT 0 CAN BE SET AND CLEARED
: *CLOCK B STATUS REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
: *F/FS OR GATES
: * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
: *****

```

010024 000004
010026 012737 000100 001166
010034 012737 000001 001124
010062 023737 001124 001126
010070 001402

```

↑ST53: SCOPE
MOV #100,\$TIMES ; DO 100 ITERATIONS
; CLEAR THE STATUS REGISTER.
; SET BIT 0.
; SET FOR ERROR TYPEOUT S/B.
; READ THE STATUS REGISTER.
MOV #BIT0,\$GDDAT
; * MOV \$GDDAT,\$BSR ; PUT DATA FROM \$GDDAT TO DEVICE REG BSR
; * MOV \$BSR,\$BDDAT ; READ DEVICE REG BSR, PUT DATA IN \$BDDAT.
CMP \$GDDAT,\$BDDAT ; DID BIT 0 AND ONLY BIT 0 SET?
BEQ 1\$; IF SO-LETS TRY CLEARING IT.

```

; ; SSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

```

3002 010072 104005 ERROR 5 ; /ERROR CLOCK BS STATUS REGISTER.  

3003 ; /BIT 0 FAILED TO BIT SET.  

3004 ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

```

3008 010074 000416 BR 2$ ; /BR TO END SUBTEST.  

3009 010076 1$: CLR $GDDAT ; /TRY CLEARING BIT 0.  

3010 010076 005037 001124 ; /CLEAR S/B FOR TYPEOUT IF ANY.  

3011 ; /NOW READ IT BACK.  

3012 ; * MOV $GDDAT,$BSR ; / PUT DATA FROM $GDDAT TO DEVICE REG BSR  

3013 ; * MOV $BSR,$BDDAT ; /READ DEVICE REG BSR, PUT DATA IN $BDDAT.  

3014 ; * TST $BDDAT  

3015 010122 005737 001126 BEQ 2$ ; /IF ZERO-NO ERROR!  

3016 010126 001401
3017
3018

```

```

; ; SSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

```

3022 010130 104005 ERROR 5 ; /ERROR-CLOCK B STATUS REGISTER.  

3023 ; /BIT 0 FAILED TO CLEAR.  

3024 ; ; SSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

M3INDEC-11-DRLPG-A
DRLPG.P11 T53

MACY11 27(654) 15-DEC-77 08:29 PAGE 95
*TEST THAT CLOCK B STATUS REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0112

3028 010132

25:

```

3029 ;/#
3030 :*****
3031 *TEST 54 *TEST THAT CLOCK B BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED
3032 *
3033 *CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3034 *F/FS OR GATES
3035 *
3036 * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3037 *
3038 *
3039 :*****
3040 010132 000004 TST54: SCOPE
3041 010134 012737 000100 001166 MOV #100,$TIMES ;;DO 100 ITERATIONS
3042 ;/CLEAR THE BUFFER REGISTER.
3043 ;/SET BIT 0.
3044 ;/SET FOR ERROR TYPEOUT S/B.
3045 ;/READ THE BUFFER REGISTER.
3046 010142 012737 000001 001124 MOV #BIT0,$GDDAT
3047 ;* MOV $GDDAT,$BBR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3048 ;* MOV $BBR,$BDDAT ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3049 ;* CMP $GDDAT,$BDDAT ;/DID BIT 0 AND ONLY BIT 0 SET?
3050 BEQ 1$ ;/IF SO-LETS TRY CLEARING IT.
3051 010170 023737 001124 001126
3052 010176 001402
3053 ;;*****>> ERROR <<*****

3057 010200 104006 ERROR 6 ;/ERROR CLOCK BS BUFFER REGISTER.
3058 ;/BIT 0 FAILED TO BIT SET.
3059 ;;*****>> ERROR <<*****

3063 010202 000416 BR 2$ ;/BR TO END SUBTEST.
3064 010204 1$: CLR $GDDAT ;/TRY CLEARING BIT 0.
3065 010204 005037 001124 ;/CLEAR S/B FOR TYPEOUT IF ANY.
3066 ;/NOW READ IT BACK.
3067 ;* MOV $GDDAT,$BBR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3068 ;* MOV $BBR,$BDDAT ;/READ DEVICE REG BBR,PUT DATA IN $BDDAT.
3069 ;* TST $BDDAT
3070 BEQ 2$ ;/IF ZERO-NO ERROR!
3071 010230 005737 001126
3072 010234 001401
3073 ;;*****>> ERROR <<*****

3077 010236 104006 ERROR 6 ;/ERROR-CLOCK B BUFFER REGISTER.
3078 ;/BIT 0 FAILED TO CLEAR.
3079 ;;*****>> ERROR <<*****

```

K09

MAINDEC-11-DRLPG-A
DRLPG.P11 TS4

MACY11 27(654) 15-DEC-77 08:29 PAGE 97
*TEST THAT CLOCK B BUFFER REGISTER BIT 0 CAN BE SET AND CLEARED

SEQ 0114

3083 010240

25:

```
3084                                     ;/ #
3085      ; *****
3086      *TEST 55      *TEST THAT CLOCK B BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED
3087
3088      *CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3089      *F/FS OR GATES
3090
3091      * PROBABLE SYNC POINT FOR THIS TEST.: "DEVICE OUT" 2 OCCURANCES PER PASS
3092
3093      ; *****
3094      ; *****
3095      010240 000004      ST55: SCOPE
3096      010242 012737 000100 001166      MOV      #100,$TIMES      ; DO 100 ITERATIONS
3097                                     ;/ CLEAR THE BUFFER REGISTER.
3098                                     ;/ SET BIT 1.
3099                                     ;/ SET FOR ERROR TYPEOUT S/B.
3100                                     ;/ READ THE BUFFER REGISTER.
3101      010250 012737 000002 001124      MOV      #BIT1,$GDDAT
3102
3103                                     ;*      MOV      $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3104                                     ;*
3105                                     ;*      MOV      $BBR,$BDDAT      ;/ READ DEVICE REG BBR, PUT DATA IN $BDDAT.
3106      010276 023737 001124 001126      CMP      $GDDAT,$BDDAT      ;/ DID BIT 1 AND ONLY BIT 1 SET?
3107      010304 001402      BEQ      15      ;/ IF SO-LETS TRY CLEARING IT.
3108
      ; ; ***** >> ERROR << *****
      ; ; ***** >> ERROR << *****
3112      010306 104006      ERROR      6      ;/ ERROR CLOCK BS BUFFER REGISTER.
3113                                     ;/ BIT 1 FAILED TO BIT SET.
3114
      ; ; ***** >> ERROR << *****
3118      010310 000416      BR      25      ;/ BR TO END SUBTEST.
3119      010312      IS:      ;/ TRY CLEARING BIT 1.
3120      010312 005037 001124      CLR      $GDDAT      ;/ CLEAR S/B FOR TYPEOUT IF ANY.
3121                                     ;/ NOW READ IT BACK.
3122
3123                                     ;*      MOV      $GDDAT,$B.BR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3124                                     ;*
3125                                     ;*      MOV      $BBR,$BDDAT      ;/ READ DEVICE REG BBR, PUT DATA IN $BDDAT.
3126      010336 005737 001126      TST      $BDDAT
3127      010342 001401      BEQ      25      ;/ IF ZERO-NO ERROR!
3128
      ; ; ***** >> ERROR << *****
3132      010344 104006      ERROR      6      ;/ ERROR-CLOCK B BUFFER REGISTER.
3133                                     ;/ BIT 1 FAILED TO CLEAR.
3134
      ; ; ***** >> ERROR << *****
```

MAINDEC-11-DRLPG-A
DRLPG.P11 T55

3138 010346

MACY11 27(654) 15-DEC-77 08:29 PAGE 99
*TEST THAT CLOCK B BUFFER REGISTER BIT 1 CAN BE SET AND CLEARED

M09

2\$:

SEQ 0116

```

3139                                     ;/
3140                                     ;*****
3141                                     ;TEST 56          *TEST THAT CLOCK B BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED
3142                                     ;
3143                                     ;CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3144                                     ;F/FS OR GATES
3145                                     ;
3146                                     ; PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3147                                     ;
3148                                     ;*****
3149                                     ;*****
3150 010346 000004                               TST56: SCOPE
3151 010350 012737 000100 001166              MOV      #100,$TIMES      ; DO 100 ITERATIONS
3152                                         ;/CLEAR THE BUFFER REGISTER.
3153                                         ;/SET BIT 2.
3154                                         ;/SET FOR ERROR TYPEOUT S/B.
3155                                         ;/READ THE BUFFER REGISTER.
3156 010356 012737 000004 001124              MOV      #BIT2,$GDDAT
3157                                         ;
3158                                         ;*    MOV      $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3159                                         ;*
3160                                         ;*    MOV      $BBR,$BDDAT      ;/READ DEVICE REG BBR, PUT DATA IN $BDDAT.
3161 010404 023737 001124 001126              CMP      $GDDAT,$BDDAT  ;/DID BIT 2 AND ONLY BIT 2 SET?
3162 010412 001402                              BEQ      1$             ;/IF SO-LETS TRY CLEARING IT.
3163                                         ;/
                                         ;;;$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$$$$$$

3167 010414 104006                              ERROR    6             ;/ERROR CLOCK BS BUFFER REGISTER.
3168                                         ;/BIT 2 FAILED TO BIT SET.
3169                                         ;;;$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$$$$$$

3173 010416 000416                               BR      2$             ;/BR TO END SUBTEST.
3174 010420                               1$:   CLR      $GDDAT      ;/TRY CLEARING BIT 2.
3175 010420 005037 001124              CLR      $GDDAT      ;/CLEAR S/B FOR TYPEOUT IF ANY.
3176                                         ;/NOW READ IT BACK.
3177                                         ;
3178                                         ;*    MOV      $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
3179                                         ;*
3180                                         ;*    MOV      $BBR,$BDDAT      ;/READ DEVICE REG BBR, PUT DATA IN $BDDAT.
3181 010444 005737 001126              TST      $BDDAT
3182 010450 001401                              BEQ      2$             ;/IF ZERO-NO ERROR!
3183                                         ;/
                                         ;;;$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$$$$$$

3187 010452 104006                              ERROR    6             ;/ERROR-CLOCK B BUFFER REGISTER.
3188                                         ;/BIT 2 FAILED TO CLEAR.
3189                                         ;;;$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$$$$$$

```

M3INDEC-11-DRLPG-A
DRLPG.P11 T56

MACY11 27(654) 15-DEC-77 08:29 PAGE 101
*TEST THAT CLOCK B BUFFER REGISTER BIT 2 CAN BE SET AND CLEARED

SEQ 0118

3193 010454

25:

MAINDEC-11-DRLPG-A
DRLPG.P11 T57

MACY11 27(654) 15-DEC-77 08:29 PAGE 103
*TEST THAT CLOCK B BUFFER REGISTER BIT 3 CAN BE SET AND CLEARED

SEQ 0120

3248 010562

2S:

MAINDEC-11-DRLPG-A
DRLPG.P11 T60

MACY11 27(654) 15-DEC-77 08:29 PAGE 105
*TEST THAT CLOCK B BUFFER REGISTER BIT 4 CAN BE SET AND CLEARED

SEQ 0122

3303 010670

25:

H10

MAINDEC-11-DRLPG-A
DRLPG.P11 T61

MACY11 27(654) 15-DEC-77 08:29 PAGE 107
*TEST THAT CLOCK B BUFFER REGISTER BIT 5 CAN BE SET AND CLEARED

SEQ 0124

3358 010776

2\$:

```

3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370 010776 000004
3371 011000 012737 000100 001166
3372
3373
3374
3375
3376 011006 012737 000100 001124
3377
3378
3379
3380
3381 011034 023737 001124 001126
3382 011042 001402
3383
    ;/
    *****
    *TEST 62          *TEST THAT CLOCK B BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED
    *
    *CLOCK B BUFFER REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
    *F/FS OR GATES
    *
    * PROBABLE SYNC POINT FOR THIS TEST.: "DEVICE OUT" 2 OCCURANCES PER PASS
    *
    *****
    TST62:  SCOPE
           MOV      #100,$TIMES           ;; DO 100 ITERATIONS
                                           ;/ CLEAR THE BUFFER REGISTER.
                                           ;/ SET BIT 6.
                                           ;/ SET FOR ERROR TYPEOUT S/B.
                                           ;/ READ THE BUFFER REGISTER.
           MOV      #BIT6,$GDDAT
           ;*      MOV      $GDDAT,$BBR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
           ;*      MOV      $BBR,$BDDAT   ;/ READ DEVICE REG BBR, PUT DATA IN $BDDAT.
           CMP      $GDDAT,$BDDAT       ;/ DID BIT 6 AND ONLY BIT 6 SET?
           BEQ      IS                  ;/ IF SO-LETS TRY CLEARING IT.

           ;;; ***** > ERROR << *****

3387 011044 104006          ERROR      6           ;/ ERROR CLOCK BS BUFFER REGISTER.
3388                                         ;/ BIT 6 FAILED TO BIT SET.
3389
           ;;; ***** > ERROR << *****

3393 011046 000416
3394 011050
3395 011050 005037 001124      IS:      CLR      $GDDAT           ;/ BR TO END SUBTEST.
3396                                         ;/ TRY CLEARING BIT 6.
3397                                         ;/ CLEAR S/B FOR TYPEOUT IF ANY.
3398                                         ;/ NOW READ IT BACK.
3399
           ;*      MOV      $GDDAT,$BBR   ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
           ;*      MOV      $BBR,$BDDAT   ;/ READ DEVICE REG BBR, PUT DATA IN $BDDAT.
3400
3401 011074 005737 001126      TST      $BDDAT
3402 011100 001401            BEQ      ZS                  ;/ IF ZERO-NO ERROR!
3403
           ;;; ***** > ERROR << *****

3407 011102 104006          ERROR      6           ;/ ERROR-CLOCK B BUFFER REGISTER.
3408                                         ;/ BIT 6 FAILED TO CLEAR.
3409
           ;;; ***** > ERROR << *****

```

J10

MAINDEC-11-DRLPG-A
DRLPG.P11 T62

MACY11 27(654) 15-DEC-77 08:29 PAGE 109
*TEST THAT CLOCK B BUFFER REGISTER BIT 6 CAN BE SET AND CLEARED

SEQ 0126

3413 011104

2\$:

3468 011212
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486 011212 000004
3487 011214 012737 000002 001166
3488
3489
3490
3491
3492
3493 011222 005037 001124
3494
3495
3496
3497
3498
3499 011246 005037 001124
3500
3501
3502
3503 011262 005737 001126
3504 011266 001401
3505
3506

```
25:  
.SBTTL *  
.SBTTL * PHASE 2 ADVANCED BASIC LOGIC TESTS  
.SBTTL *  
  
*****  
; *TEST 64 *TEST THAT CLOCK A'S COUNT REGISTER IS CLEAR  
  
;*  
;*CLOCK A COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL  
;*F/FS OR GATES  
;*  
;* PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS  
;*  
*****  
↑ST64: SCOPE  
MOV #2,$TIMES ;;DO 2 ITERATIONS  
  
;SELECT MODE 0.  
;CLEAR THE BUFFER REGISTER. BUFFER  
;REGISTER WILL BE TRANSFERRED TO  
;COUNT REGISTER SINCE THIS IS MODE 0.  
  
CLR $GDDAT  
;* MOV $GDDAT,@ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR  
;* MOV $GDDAT,@ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR  
  
CLR $GDDAT ;EXPECT TO READ BACK ALL 0'S.  
;READ THE COUNT REGISTER - IT SHOULD BE CLEAR.  
  
;* MOV @ACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.  
TST $BDDAT  
BEQ IS ;BR IF YES TO NEXT TEST
```

;;; \$ \$

3510 011270 104004 ERROR 4 ;ERROR - CLOCK A'S COUNTER REGISTER
3511 ;NOT CLEAR.
3512
3513

;;; \$ \$

3517 011272 15:
3518
3519
3520 *****
3521 ; *TEST 65 *TEST CLOCK A'S COUNT REGISTER WITH 125252 PATTERN


```

3684 ;* MOV $GDDAT, @BSR ; / PUT DATA FROM $GDDAT TO DEVICE REG BSR
3685 ; LOAD THE BUFFER REGISTER WITH
3686 ; PATTERN 125. IT WILL BE
3687 ; TRANSFERRED TO THE COUNT REGISTER
3688 ; SINCE THIS IS MODE 0.
3689
3690 011546 012737 000125 001124 MOV #125, $GDDAT ; SET EXPECTED TO PATTERN IN CASE OF
3691
3692 ;* MOV $GDDAT, @BBR ; / PUT DATA FROM $GDDAT TO DEVICE REG BBR
3693 ; NEED OF ERROR TIMEOUT.
3694 ; READ THE COUNT REGISTER
3695
3696 ;* MOV @BCR, $BDDAT ; / READ DEVICE REG BCR, PUT DATA IN $BDDAT.
3697
3698 011574 023737 001124 001126 CMP $GDDAT, $BDDAT ; DID ALL THE BITS AND NO OTHER BITS
3699 ; COME THROUGH?
3700 011602 001401 BEQ 1$ ; BR IF YES TO NEXT TEST.
3701
3702

```

::: \$>> ERROR << \$

```

3706 011604 104007 ERROR 7 ; DATA ERROR CLOCK B - PATTERN "125"
3707 ; FAILED TO TRANSFER PROPERLY BETWEEN
3708 ; BUFFER AND COUNT REGISTERS.
3709
3710

```

::: \$>> ERROR << \$

```

3714 011606 1$:
3715 ; *****
3716 ; *TEST 71 *TEST CLOCK B'S COUNT REGISTER WITH 252 PATTERN
3717
3718 ;*
3719 ; *CLOCK B COUNT REGISTER BIT EXERCISE. ON FAILURE-SUSPECT INDIVIDUAL
3720 ; *F/FS OR GATES
3721 ;*
3722 ; * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 OCCURANCES PER PASS
3723 ;*
3724 ;*
3725 ;*
3726 ;*
3727 ; *****
3728 011606 000004 †ST71: SCOPE
3729 011610 012737 000100 001166 MOV #100, $TIMES ; ; DO 100 ITERATIONS
3730 ; SELECT MODE 0.
3731
3732 011616 005037 001124 CLR $GDDAT
3733
3734 ;* MOV $GDDAT, @BSR ; / PUT DATA FROM $GDDAT TO DEVICE REG BSR
3735 ; LOAD THE BUFFER REGISTER WITH
3736 ; PATTERN 252. IT WILL BE
3737 ; TRANSFERRED TO THE COUNT REGISTER

```

```

3738                                ;SINCE THIS IS MODE 0.
3739
3740 011632 012737 000252 001124      MOV     #252,$GDDAT      ;SET EXPECTED TO PATTERN IN CASE OF
3741
3742                                ;*
3743                                ;* MOV     $GDDAT,$BBR      ; / PUT DATA FROM $GDDAT TO DEVICE REG BBR
3744                                ;*                               ; NEED OF ERROR TIMEOUT.
3745                                ;*                               ; READ THE COUNT REGISTER
3746                                ;*
3747                                ;* MOV     $BCR,$BDDAT      ; / READ DEVICE REG BCR,PUT DATA IN $BDDAT.
3748 011660 023737 001124 001126      CMP     $GDDAT,$BDDAT  ; DID ALL THE BITS AND NO OTHER BITS
3749                                ;*                               ; COME THROUGH?
3750 011666 001401                      BEQ     1$              ; BR IF YES TO NEXT TEST.
3751
3752

```

;;; \$ >> ERROR << \$

```

3756 011670 104007                      ERROR   7              ; DATA ERROR CLOCK B - PATTERN "252"
3757                                ;*                               ; FAILED TO TRANSFER PROPERLY BETWEEN
3758                                ;*                               ; BUFFER AND COUNT REGISTERS.
3759
3760

```

;;; \$ >> ERROR << \$

```

3764 011672                                1$:
3765
3766
3767                                ; *****
3768                                ; *TEST 72      *TEST THE SETTING OF MAINTENANCE STP1 IN CLOCK A BIT 15 TO SET
3769                                ; *
3770                                ; *NEW SIGNALS  GENERATION OF "STP1" BY "LD STAT A" H + "BD 12" H
3771                                ; *
3772                                ; * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 PER PASS
3773                                ; *
3774                                ; *
3775                                ; *****
3776 011672 000004      ST72: SCOPE
3777
3778 011674 005037 001124      CLR     $GDDAT
3779                                ;*
3780                                ;* MOV     $GDDAT,$ASR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
3781                                ;*
3782                                ;* MOV     $ASR,$GDDAT      ; / READ DEVICE REG ASR,PUT DATA IN $GDDAT.
3783                                ;*                               ; MAKE SURE THE STATUS REGISTER IS CLEAR.
3784                                ;*                               ; SET MAINTENANCE STP1.
3785 011720 012737 010000 001124      MOV     #BIT12,$GDDAT
3786                                ;*
3787                                ;* MOV     $GDDAT,$ASR      ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
3788                                ;*                               ; DID BIT15 (STP1 FLAG) SET?
3789                                ;*
3790                                ;* MOV     $ASR,$BDDAT      ; / READ DEVICE REG ASR,PUT DATA IN $BDDAT.
3791

```

3792	011746	005737	001126	TST	\$BDDAT	
3793	011752	100401		BMI	15	;BR IF YES - NEXT TEST
3794						
3795						

::: \$>> ERROR << \$

3799	011754	104001		ERROR	1	;ERROR - MAINTENANCE STP1 (BIT12) ;DID NOT SET BIT15 (STP1 FLAG) CLOCK A.
3800						
3801						
3802						

::: \$>> ERROR << \$

3806	011756			15:		
3807						
3808						
3809						
3810						
3811						
3812						
3813						
3814						
3815						
3816						
3817						
3818						
3819	011756	000004		TST73:	SCOPE	
3820						
3821						
3822						
3823						
3824						
3825						
3826						
3827						
3828						
3829						
3830						
3831						
3832						
3833						
3834						
3835						
3836						
3837						

```

:*****
: *TEST 73      *TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BIT13 AND MAIN. ST
: *
: *NEW SIGNALS  "STP1" H + "ST1 ENB CNTR (1)" H DIRECT SETTING
: *              "ST1 FLAG"
: *
: * PROBABLE SYNC POINT FOR THIS TEST:: "DEVICE OUT" 2 PER PASS
: *
: *****
: TST73: SCOPE

```

```

;SET "ST1 ENB COUNTER" IN CLK A'S STATUS REG.
;GENERATE A MAINTENANCE ST1.
;DID BIT00 (ENABL CNTR A) SET?

```

3824	011760	012737	020000	001124	MOV	#BIT13, \$GDDAT	
3825					*	MOV	\$GDDAT, @ASR ; / PUT DATA FROM \$GDDAT TO DEVICE REG ASR
3826					*	MOV	@ASR, \$GDDAT ; / READ DEVICE REG ASR, PUT DATA IN \$GDDAT.
3827					*	BIS	#BIT12, \$GDDAT
3828					*	MOV	\$GDDAT, @ASR ; / PUT DATA FROM \$GDDAT TO DEVICE REG ASR
3829	012006	052737	010000	001124	*	MOV	@ASR, \$BDDAT ; / READ DEVICE REG ASR, PUT DATA IN \$BDDAT.
3830					*	BIT	#BIT00, \$BDDAT
3831						BNE	15 ;BR IF YES - NEXT TEST.

::: \$>> ERROR << \$

3841	012044	104001		ERROR	1	;ERROR - BIT00 OF CLOCK A'S STATUS REGISTER ;FAILED TO SET WHEN BIT13 WAS SET ;AND A MAINTENANCE ST1 GENERATED.
3842						
3843						
3844						
3845						

F11

MAINDEC-11-DRLPG-A
DRLPG.P11

MACY11 27(654) 15-DEC-77 08:29 PAGE 118
*TEST THAT BIT00 IN CLOCK A STATUS REG. WILL SET WHEN BIT13 AND MAIN. STP1

SEQ 0135

;;; \$ >> ERROR << \$

```

3849 012046          1S:             ;LEAVE SUBTEST WITH CLOCK CLEAR.
3850 012046 005037 001124          CLR          $GDDAT
3851                                     ;*          MOV          $GDDAT, $ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
3852                                     ;*
3853                                     ;*****
3854                                     ;*TEST 74          *TEST THAT CLOCK A WILL INCREMENT - MODE 0 - RATE STP1 FIRST COUNT TEST
3855                                     ;*
3856                                     ;*COUNT TEST - THIS IS THE VERY FIST TIME THAT THE COUNTER
3857                                     ;*HAS BEEN ASKED TO INCREMENT! WHAT WE ARE GOING TO DO IS
3858                                     ;*CLEAR THE BUFFER, SELECT MODE 0, RATE OF STP1.
3859                                     ;*NEXT WILL GENERATE THE STP1 THROUGH MAINTENANCE MODE (WE'VE
3860                                     ;*DONE THIS BEFORE IN A PREVIOUS TEST TO SEE IF THE FLAG WOULD SET)
3861                                     ;*AND SEE IF THE COUNTER HAS INCREMENTED.
3862                                     ;*
3863                                     ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
3864                                     ;*
3865                                     ;*
3866                                     ;*
3867                                     ;*****
3868 012062 000004          TST74:  SCOPE
3869                                     ;CLEAR CLOCK A.
3870                                     ;CLEAR BUFFER REGISTER.
3871 012064 005037 001124          CLR          $GDDAT
3872                                     ;*          MOV          $GDDAT, $ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
3873                                     ;*          MOV          $GDDAT, $ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
3874                                     ;*                                     ;SELECT: MODE0! RATE "STP1" AND ENABLE
3875                                     ;*                                     ;CLOCK A TO COUNT.
3876                                     ;*                                     ;NOW GENERATE A MAINTENANCE STP1 - AT
3877                                     ;*                                     ;THIS TIME THE CLOCK SHOULD COUNT ONCE.
3878 012110 012737 000015 001124          MOV          #15, $GDDAT
3879                                     ;*          MOV          $GDDAT, $ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
3880                                     ;*          MOV          $ASR, $GDDAT      ;/READ DEVICE REG ASR, PUT DATA IN $GDDAT.
3881 012136 052737 010000 001124          BIS          #BIT12, $GDDAT
3882                                     ;*          MOV          $GDDAT, $ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
3883 012154 012737 000001 001124          MOV          #1, $GDDAT      ;FOR ERROR TYPEOUT (IF NEEDED) SET THE #1.
3884                                     ;*          MOV          $ACR, $BDDAT      ;/READ DEVICE REG ACR, PUT DATA IN $BDDAT.
3885                                     ;*          CMP          $BDDAT, $GDDAT      ;DID THE COUNTER COUNT ONCE?
3886 012172 023737 001126 001124          BEQ          1S             ;IF YES - BR NEXT TEST.
3887 012200 001401
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897

```

;;; \$ >> ERROR << \$

```

3901 012202 104011          ERROR 11          ;ERROR - COUNT A FAILED TO COUNT
3902                                     ;ONCE, WHEN ENABLED, MODE 0
3903                                     ;RATE "STP1" SEE ABOVE COMMENTS
3904                                     ;FOR COMPLETE DESCRIPTION AND LIST
3905                                     ;OF EVENTS.
3906
3907

```

::: \$ > ERROR << \$

```

3911 012204          1S:
3912
3913
3914
3915          ;*****
3916          ;TEST 75          *TEST THE ABILITY OF CLOCK A TO COUNT FROM ZERO TO OVERFLOW USING M STP1
3917          ;
3918          ;IN THIS TEST WE'LL COUNT THE COUNTER THROUGH EACH STEP
3919          ;FROM ZERO TO OVERFLOW USING MAINTENANCE "STP1" COUNTS.
3920          ;IT IS KNOWN THAT THE COUNTER WILL INCREMENT ONCE USING
3921          ;THE MAINTENANCE STP1 AND THAT THE COUNTER F/FS WILL
3922          ;PASS ALL DATA BITS.
3923          ;UNKNOWN IS THE ABILITY OF THE F/F'S TO PROPAGATE THEIR
3924          ;OVERFLOWS.
3925          ;
3926          ;IF IT IS DESIRED TO START THIS TEST AT A VALUE OTHER THAN
3927          ;ZERO, CHANGE THE SECOND INSTR. OF THIS TEST TO A VALUE TO BE
3928          ;LOADED INTO THE BUFFER TO THAT VALUE DESIRED.
3929          ;
3930          ; PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
3931          ;
3932          ;*****
3933          ;ST75: SCOPE
3934          012204 000004          MOV #1,$TIMES          ;;DO 1 ITERATION
3935          012206 012737 000001 001166
3936          012214 005037 001124          CLR $GDDAT          ;START THE COUNTER FROM ZERO.
3937          ;NOTE: A VALUE OTHER THAN ZERO MAY BE
3938          ;PATCHED IN HERE IN ORDER THAT A COUNT
3939          ;MAY BE STARTED HIGHER.
3940          012220          1S:          ;DISABLE CLOCK A.
3941          012220 005037 001356          CLR $TMDAT
3942          ;
3943          ;* MOV $TMDAT,$ASR          ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
3944          ;* MOV $GDDAT,$ABR          ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
3945          ;LOAD THE COUNTER BUFFER WITH VALUE.
3946          ;"1S" IS THE LOOP BACK POINT ON
3947          ;"LOOP ON TEST" (SW14=1) FEATURE. NOWMAL
3948          ;LOOP BACK POINT WILL BE "2S".
3949
3950
3951          012244 012737 000015 001356          MOV #15,$TMDAT
3952          ;* MOV $TMDAT,$ASR          ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
3953

```



```

4008 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4009 ;*
4010 ;*****
4011 012366 000004 †ST76: SCOPE
4012
4013 ;MAKE SURE CLOCK A CLEAR.
4014 012370 005037 001124 CLR $GDDAT
4015 ;*
4016 ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4017 012404 012737 177777 001124 ;* MOV $GDDAT,2ASR ;PRESET BUFFER TO ALL ONES.
4018 ;* MOV #177777,$GDDAT
4019 ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
4020 ;* MOV $GDDAT,2ABR ;SELECT MODE 0: RATE STP4: GO.
4021 ;GENERATE A MAINTENANCE STP1.
4022 012422 012737 000015 001124 MOV #15,$GDDAT
4023 ;*
4024 ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4025 ;* MOV $GDDAT,2ASR
4026 ;/ READ DEVICE REG ASR,PUT DATA IN $GDDAT.
4027 012450 052737 010000 001124 ;* MOV 2ASR,$GDDAT
4028 ;* BIS #BIT12,$GDDAT
4029 ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4030 ;* MOV $GDDAT,2ASR
4031 012466 ;S: ;DID OVERFLOW BIT SET?
4032 ;*
4033 ;/ READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4034 012476 032737 000040 001126 ;* MOV 2ASR,$BDDAT
4035 012504 001002 ;* BIT #BIT05,$BDDAT
4036 ;* BNE 2S ;BR IF YES TO "2S".
;;;*****>> ERROR <<*****

4040 012506 104012 ERROR 12 ;ERROR BIT05 OF CSR CLOCK A FAILED
4041 ;TO SET ON OVERFLOW.
4042 ;;;*****>> ERROR <<*****

4046 012510 000411 BR 3S
4047
4048 012512 ;S: ;DID BIT07 - "MODE" FLG SET?
4049 ;*
4050 ;/ READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4051 012522 032737 000200 001126 ;* MOV 2ASR,$BDDAT
4052 ;BIT #BIT07,$BDDAT
4053 012530 001001 ;IT SHOULD SET WHEN BIT05 SETS.
4054 ;* BNE 3S ;BR IF YES TO 3S.
;;;*****>> ERROR <<*****

4058 012532 104012 ERROR 12 ;OVERFLOW FAILED TO SET CLOCK A'S
4059 ;CSR BIT07 "MODE" FLG. IT
4060 ;HAD: HOWEVER SET BIT05 "OVERFLOW"
4061 ;FLAG.

```

4062

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

4066 012534
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079 012534 000004
4080
4081
4082 012536 005037 001124
4083
4084
4085
4086
4087
4088
4089
4090
4091 012552 012737 177777 001124
4092
4093
4094 012570 012737 000015 001124
4095
4096
4097
4098
4099 012616 052737 010000 001124
4100
4101
4102
4103
4104
4105
4106 012644 032737 000001 001356
4107 012652 001402
4108

```

```

35:
*****
*TEST 77 *TEST IN CLOCK A THAT OVERFLOW IN MODE 0 CAUSE CLEARING OF "ENB CNTR" F/
*
*WE'RE GOING TO SEE IF "A RELOAD" H AND "MODE 0" H CLEAR
*"ENB CNTR A" F/F. "A RELOAD" GENERATED ON OVERFLOW AND
*"MODE 0" GENERATED BY "MODE AD (0)" AND "MODE AD (1)"
*ALSO SEE IF COUNTER REGISTER GETS RELOADED
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*
*****
ST77: SCOPE
;MAKE SURE CLOCK A IS CLEAR.
CLR SGDDAT
;* MOV SGDDAT,ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
;PRESET BUFFER TO ALL ONES.
;SELECT MODE 0, RATE "STP4". GO.
;GENERATE A MAINTENANCE STP1.
;THIS SHOULD CAUSE AN OVERFLOW
;OVERFLOW WILL GENERATE "A RELOAD" H
;COMBINE THIS WITH MODE 0 AND WE
MOV #177777,SGDDAT
;* MOV SGDDAT,ABR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
MOV #15,SGDDAT
;* MOV SGDDAT,ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
;* MOV ASR,SGDDAT ;/READ DEVICE REG ASR,PUT DATA IN SGDDAT.
BIS #BIT12,SGDDAT
;* MOV SGDDAT,ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
;SHOULD CLEAR "ENB CNTR A" F/F.
;* MOV ASR,STMDAT ;/READ DEVICE REG ASR,PUT DATA IN STMDAT.
BIT #BIT00,STMDAT ;DID BIT00 "ENB CNTR A" F/F CLEAR?
BEQ IS ;BR IF YES - NEXT TEST.

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS

```

4112 012654 104012 ERROR 12 ;"ENB CNTR A" F/F NOT CLEARED
4113 ;ON OVERFLOW.
4114

```

;;;SSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSS


```

4143 ;/*
4144
4145 :*****
4146 :*TEST 100 *TEST THE ABILITY OF CLOCK A TO COUNT AT 1MHZ RATE PART 1
4147 :*
4148 :*THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT
4149 :*IN RATE: 1MHZ PART 1
4150 :*
4151 :* PROBABLE SYNC POINT FOR THIS TEST.: "LD BUFF A"
4152 :*
4153 :*****
4154 :*****
4155 012702 000004
4156 012704 012737 000020 001166 ST100: SCOPE
4157 MOV #20,$TIMES ;;DO 20 ITERATIONS
4158 ;/MAKE SURE CLOCK IS CLEAR.
4159 ;/CLEAR THE BUFFER.
4160 ;/SELECT: MODE 0, RATE 1MHZ ; GO.
4161 012712 005037 001124 CLR $GDDAT
4162 ;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4163 ;* MOV $GDDAT,$ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
4164 012736 012737 000003 001124 MOV #1!2,$GDDAT
4165 ;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4166 012754 005000 CLR RO ;/NOW WE'LL DO A LITTLE DELAY: THIS DELAY
4167 012756 005200 1$: INC RO ;/WILL AMOUNT TO 369MS ON A PDP-11/20
4168 012760 001376 BNE 1$ ;/DID COUNTER INCREMENT AT ALL?
4169 ;* MOV $ACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
4170 012772 005737 001126 TST $BDDAT
4171 012776 001011 BNE 2$ ;/IF YES - BR NEXT TEST.
4172 ;/COUNTER MAY HAVE HAD TIME TO overflow.
4173 ;* MOV $ASR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4174 013010 032737 000040 001126 BIT #BIT05,$BDDAT
4175 ;/AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"
4176 013016 001001 BNE 2$ ;/F/F HAD SET.
4177 ;/BR IF YES NEXT TEST.
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195

```


4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450

4454
4455
4456

4460
4461

013522 000004
013524 012737 000020 001166

013532 005037 001124

013556 012737 000017 001124

013574 005000
013576 005200
013600 001376

013612 005737 001126
013616 001011

013630 032737 000040 001126

013636 001001

```
;/#
*****
*TEST 105 *TEST THE ABILITY OF CLOCK A TO COUNT AT LINE-FREQ RATE PART 1
*THIS TEST IS DESIGNED TO TEST CLOCK A'S ABILITY TO COUNT
*IN RATE: LINE-FREQ PART 1
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*****
TST105: SCOPE
MOV #20,$TIMES ; ;DO 20 ITERATIONS
; /MAKE SURE CLOCK IS CLEAR.
; /CLEAR THE BUFFER.
; /SELECT: MODE 0, RATE LINE-FREQ ; GO.
CLR $GDDAT
;* MOV $GDDAT,$ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
;* MOV $GDDAT,$ABR ; / PUT DATA FROM $GDDAT TO DEVICE REG ABR
MOV #1:16,$GDDAT
;* MOV $GDDAT,$ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
1$: CLR RO ; /NOW WE'LL DO A LITTLE DELAY; THIS DELAY
INC RO ; /WILL AMOUNT TO 369MS ON A POP-11/20
BNE 1$ ; /DID COUNTER INCREMENT AT ALL?
;* MOV $ACR,$BDDAT ; /READ DEVICE REG ACR,PUT DATA IN $BDDAT.
TST $BDDAT
BNE 2$ ; /IF YES - BR NEXT TEST.
; /COUNTER MAY HAVE HAD TIME TO OVERFLOW.
;* MOV $ASR,$BDDAT ; /READ DEVICE REG ASR,PUT DATA IN $BDDAT.
BIT #BIT05,$BDDAT ; /AT HIGH RATE - SO WE'LL SEE IF "OVERFLOW"
; /F/F HAD SET.
BNE 2$ ; /BR IF YES NEXT TEST.
```

;;; \$> ERROR << \$

ERROR 12 ; /ERROR CLOCK A COUNTER FAILED TO
; /COUNT RATE: LINE-FREQ.

;;; \$> ERROR << \$

2\$:

4516 013760
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530

3\$:

;TEST 107 *TEST THAT CLOCK A'S COUNT REG ISN'T LOADED WHEN CLOCK A IS ENABLED
;
;IN THIS TEST WE'LL FIND OUT IF F/F "ENB CNTR A" WHEN SET,
;INHIBITS LOADING OF CLOCK A'S COUNT REGISTER
;THE LOADING OF THE COUNT REGISTER IS A FUNCTION OF:
;"ENB CNTR (0)" H + "BUFFER LOAD" H
;
;
; PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
;

4531 013760 000004
4532
4533
4534
4535
4536
4537
4538
4539

↑ST107: SCOPE
;GENERATE A SYNC PULSE
;CLEAR CLOCK A'S STATUS REG.
;CLEAR CLOCK A'S BUFFER REG. NOTE
;THIS WILL ALSO CAUSE ZEROS TO BE
;LOADED INTO THE COUNT REG.
;
; * MOV QBSR, \$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN \$BDDAT.
; TST \$BDDAT
; CLR \$GDDAT

4540 013772 005737 001126
4541 013776 005037 001124
4542
4543
4544

; * MOV \$GDDAT, QASR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
; * MOV \$GDDAT, QABR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
; INC \$GDDAT ;SET THE ENABLE F/F. THIS

4545 014022 005237 001124
4546
4547
4548
4549

; * MOV \$GDDAT, QASR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR
; FROM BEING LOADED WHEN THE
; BUFFER IS LOADED.

4550 014036 012737 177777 001124
4551
4552
4553
4554
4555

; MOV #177777, \$GDDAT ;NOW LOAD THE BUFFER REG.
; * MOV \$GDDAT, QABR ;/ PUT DATA FROM \$GDDAT TO DEVICE REG ABR
; TO THE COUNT REGISTER.
; DID ANY BITS GET TRANSFERRED TO
; THE COUNT REGISTER?

4556 014064 005737 001126
4557 014070 001401
4558
4559
4560
4561

; * MOV QACR, \$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN \$BDDAT.
; TST \$BDDAT
; BEQ IS ;BR IF NO - NEXT TEST.

::: \$> ERROR << \$

4565 014072 104012
4566
4567
4568

ERROR 12 ;ERROR CLOCK A BUFFER TO COUNT REG TRANSFER
; OCCURRED EVEN THOUGH THE "ENB CNTR A" F/F
; WAS SET.
>::: \$> ERROR << \$

4572 014074 1S:

```

4573
4574
4575 :*****
4576 :*TEST 110 *TEST THAT CLOCK A IN MODE 1 DOES NOT CLEAR ENABLE ON OVERFLOW
4577 :*
4578 :*NOW WE'RE GOING TO SEE IF "A OVERFLOW" H WHEN GENERATED
4579 :*BY CAUSING AN OVERFLOW DOESN'T CLEAR THE "ENB CNTR A" F/F
4580 :*WHEN IN MODE 1. IF F/F GETS CLEARED SUSPECT SIGNAL "MODE 0" H.
4581 :*
4582 :*
4583 :* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
4584 :*
4585 :*****
4586 014074 000004 TST110: SCOPE

```

```

4587
4588 ; MAKE SURE CLOCK A IS CLEAR.
4589 ; SET BUFFER + COUNT REG. TO -1 FROM OVERFLOW
4590 ; SET: MODE 1; RATE STP1; GO.
4591 ; CAUSE A MAINTENANCE STP4. CLOCK 1
4592 ; SHOULD OVERFLOW - BUT THIS OVERFLOW SHOULD
4593 ; NOT CLEAR "ENB CNTR A" F/F.
4594 ; DID BIT00, "ENB CNTR A" F/F GET CLEARED?

```

```

4595 014076 005037 001124 CLR SGDDAT
4596
4597 ;* MOV SGDDAT,@ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4598 014112 012737 177777 001124 ;* MOV #177777,SGDDAT
4599
4600 ;* MOV SGDDAT,@ABR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ABR
4601 014130 012737 000415 001124 ;* MOV #415,SGDDAT
4602
4603 ;* MOV SGDDAT,@ASR ;/ PUT DATA FROM SGDDAT TO DEVICE REG ASR
4604
4605 ;* MOV @ASR,$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
4606 014156 052737 010000 001356 ;* BIS #BIT12,$TMDAT
4607
4608 ;* MOV $TMDAT,@ASR ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
4609
4610 ;* MOV @ASR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4611 014204 032737 000001 001126 ;* BIT #BIT00,$BDDAT
4612 014212 001001 BNE 1S ;BR IF NO TO NEXT TEST.
4613

```

;;;*****>> ERROR <<*****

```

4617 014214 104012 ERROR 12 ;ERROR MODE 1 OPERATION "ENB CNTR A" F/F
4618 ;WAS CLEARED ON OVERFLOW.
4619

```

;;;*****>> ERROR <<*****

4623 014216 1S:


```

4678 ;COUNT REG. NEVER GOES TO ZERO ON
4679 ;AN OVERFLOW - THIS IS THE FIRST TIME
4680 ;THAT WE WERE ABLE TO LOOK AT IT ON
4681 ;OVERFLOW BECAUSE MODES 0 + 1 CAUSED
4682 ;THAT AUTOMATIC BUFFER TO COUNT REG.
4683

```

::: \$>> ERROR << \$

4687 014336 15:

```

4688
4689
4690
4691 ;*****
4692 ;TEST 112 *TEST THAT CLOCK A MODE 2 + MAINTENANCE ST2 SET MODE FLG
4693
4694 ;NOW WE'LL SEE IF CAN GENERATE A "CNTR TO BUFF" H SIGNAL.
4695 ;TO DETECT IT, WE'RE GOING TO DEPEND ON IT SETTING THE MODE FLAG,
4696 ;CLOCK A CSR BIT07. ("MODE A1 (0)" H + "ST2 (1)" H) + "TPO" L="CNTR TO BUFF" H.
4697 ;BEING IN MODE 2, SHOULD GIVE US "MODE A1 (1)" H. WELL GET ST2 (1) H
4698 ;BY GENERATING A MAINTENANCE "ST2". TPO COMES FROM THE INTERNAL
4699 ;CLOCK PAGE.
4700
4701 ; PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
4702
4703 ;*****

```

```

4704 014336 000004 †ST112: SCOPE
4705
4706 ;GENERATE A SYNC PULSE
4707
4708 ;* MOV @BSR,$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
4709 014350 005737 001126 TST $BDDAT
4710 ;MAKE SURE CLOCK A'S STAT REG IS CLEAR.
4711 014354 005037 001124 CLR $GDDAT
4712
4713 ;* MOV $GDDAT,@ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4714 ;SET MODE 2.
4715 ;GENERATE MAINTENANCE ST2.
4716 ;THE COMBO OF MODE 2 + ST2 SHOULD
4717 ;GET "CNTR TO BUFF" H WHICH SHOULD
4718 ;SET "MODE FLG" F/F.
4719 014370 012737 001000 001124 MOV #1000,$GDDAT
4720
4721 ;* MOV $GDDAT,@ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4722
4723 ;* MOV @ASR,$GDDAT ;/READ DEVICE REG ASR,PUT DATA IN $GDDAT.
4724 014416 052737 002000 001124 BIS #BIT10,$GDDAT
4725
4726 ;* MOV $GDDAT,@ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4727 ;DID IT SET?
4728
4729 ;* MOV @ASR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
4730 014444 032737 000200 001126 BIT #BIT07,$BDDAT
4731 014452 001001 BNE IS ;IF YES-BR TO NEXT TEST.

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T112

MACY11 27(654) 15-DEC-77 08:29 PAGE 135
*TEST THAT CLOCK A MODE 2 + MAINTENANCE ST2 SET MODE FLG

SEQ 0152

4732

;;;\$>> ERROR <<\$

4736
4737

014454 104012 ERROR 12 ;ERROR - MODE 2 + ST2 DID NOT SET MODE FL.

;;;\$>> ERROR <<\$

4741 014456

IS:

4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761

```
*****
: *TEST 113 *TEST THAT PATTERN 052525 CAN BE XFERRERD BETWEEN A'S COUNT-BUFFER REGS
: *
: *NOW WE'LL SHOT THE WORKS - WE KNOW FROM THE PREVIOUS TEST WE
: *CAN GENERATE "CNTR TO BUFF" H FROM MODE 2 + MAINTENANCE ST2, NOW
: *WE WELL TRY AND GENERATE A TRANSFER BETWEEN THE COUNTER AND' BUFFER
: *USING A CB PAT PATTERN.
: *IF NO DATA PATTERN GETS TRANSFERRED, SUSPECT SIG "LD BUFFER"
: *TO BE STUCK LOW AT THE MUX INPUT FOR THE BUFFER OR
: *"CNTR TO BUFF" H NOT GETTING THROUGH TO THE LOAD INPUTS OF THE
: *BUFFER REGISTER.
: *IF JUST ONE OR A FEW BITS GETS MESSUP ON THE XFERR-
: *SUSPECT THE RESPECTIVE MUX OR ETCH BETWEEN THE COUNT REG
: *AND MUX. GOOD LUCK.
: *
: * PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
: *
: *
: *****
: ST113: SCOPE
```

4762 014456 000004

4763
4764
4765
4766

;GENERATE A SYNC PULSE

4767 014470 005737 001126

```
;* MOV BSR, $BDDAT ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
  TST $BDDAT
: *
: *MAKE SURE CLOCK A IS CLEAR.
: *PUT PATTERN 052525 INTO BUFFER REG.
: *IT SHOULD GET XFERRERD TO COUNT REG.
: *SELECT: MODE 2, ENABLE.
: *NOW GENERATE A MAINTENANCE ST2.
```

4768
4769
4770
4771
4772

4773 014474 005037 001124

CLR \$GDDAT

4774
4775 014510 012737 052525 001124

```
;* MOV $GDDAT, $ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
  MOV #052525, $GDDAT
```

4776
4777
4778
4779

4780 014526 012737 001001 001124

```
;* MOV $GDDAT, $ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
  MOV #1001, $GDDAT
```

4781
4782

4783 014544 005037 001124

```
;* MOV $GDDAT, $ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
  CLR $GDDAT
```

4784
4785

```
;* MOV $GDDAT, $ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
```

```

4786
4787
4788 014570 052737 002000 001124 ;*      MOV    @ASR,$GDDAT    ;/READ DEVICE REG ASR,PUT DATA IN $GDDAT.
4789                          BIS    #BIT10,$GDDAT
4790
4791 014606 012737 052525 001124 ;*      MOV    $GDDAT,@ASR    ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4792                          MOV    #052525,$GDDAT    ; RECORD $GDDAT (PATTERN) IN CASE WE
4793                          ; NEED TO TYPE OUT AN ERROR.
4794                          ; NOW READ BACK THE BUFFER REG.
4795
4796 014624 023737 001126 001124 ;*      MOV    @ABR,$BDDAT    ;/READ DEVICE REG ABR,PUT DATA IN $BDDAT.
4797 014632 001401                                CMP    $BDDAT,$GDDAT    ; WAS THE TRANSFER SUCCESSFUL?
4798                          BEQ    15                    ; IF YES THEN BR TO NEXT TEST.

```

;;; \$> ERROR << \$

```

4802 014634 104012                                ERROR    12                    ; ERROR FAILED TO XFERR 052525 PATTERN
4803                                ; CORRECTLY FROM COUNT TO BUFFER REG.
4804                                ; SEE INIT. COMMENT AS TO WHY
4805                                ; IT MIGHT HAVE GONE SOUR.
4806

```

;;; \$> ERROR << \$

```

4810 014636                                15:
4811                                P=P+1
4812

```

```

4813                                ;*****
4814                                ;*TEST 114      *TEST THAT PATTERN 125252 CAN BE XFERRED BETWEEN A'S COUNT-BUFFER REGS
4815                                ;*
4816                                ;*NOW WE'LL SHOT THE WORKS - WE KNOW FROM THE PREVIOUS TEST WE
4817                                ;*CAN GENERATE "CNTR TO BUFF" H FROM MODE 2 + MAINTENANCE ST2, NOW
4818                                ;*WE WELL TRY AND GENERATE A TRANSFER BETWEEN THE COUNTER AND BUFFER
4819                                ;*USING A CB PAT PATTERN.
4820                                ;*IF NO DATA PATTERN GETS TRANSFERRED, SUSPECT SIG "LD BUFFER"
4821                                ;*TO BE STUCK LOW AT THE MUX INPUT FOR THE BUFFER OR
4822                                ;*"CNTR TO BUFF" H NOT GETTING THROUGH TO THE LOAD INPUTS OF THE
4823                                ;*BUFFER REGISTER.
4824                                ;*IF JUST ONE OR A FEW BITS GETS MESSUED UP ON THE XFERR-
4825                                ;*SUSPECT THE RESPECTIVE MUX OR ETCH BETWEEN THE COUNT REG
4826                                ;*AND MUX. GOOD LUCK.
4827                                ;*
4828                                ;* PROBABLE SYNC POINT FOR THIS TEST:: "RD STAT B"
4829                                ;*
4830                                ;*
4831                                ;*****

```

```

4832 014636 000004                                †ST114: SCOPE
4833
4834                                ;GENERATE A SYNC PULSE
4835
4836                                ;*      MOV    @BSR,$BDDAT    ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
4837 014650 005737 001126                                TST    $BDDAT
4838                                ; MAKE SURE CLOCK A IS CLEAR.
4839                                ; PUT PATTERN 125252 INTO BUFFER REG.

```

```

4840 ; IT SHOULD GET XFERRED TO COUNT REG.
4841 ; SELECT: MODE 2, ENABLE.
4842 ; NOW GENERATE A MAINTENANCE ST2.
4843 014654 005037 001124 CLR $GDDAT
4844
4845 ; * MOV $GDDAT, AASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
4846 014670 012737 125252 001124 ; * MOV #125252, $GDDAT
4847
4848 ; * MOV $GDDAT, AABR ; / PUT DATA FROM $GDDAT TO DEVICE REG ABR
4849 014706 012737 001001 001124 ; * MOV #1001, $GDDAT
4850
4851 ; * MOV $GDDAT, AASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
4852 014724 005037 001124 ; * CLR $GDDAT
4853
4854 ; * MOV $GDDAT, AABR ; / PUT DATA FROM $GDDAT TO DEVICE REG ABR
4855
4856 ; * MOV AASR, $GDDAT ; / READ DEVICE REG ASR, PUT DATA IN $GDDAT.
4857 014750 052737 002000 001124 ; * BIS #BIT10, $GDDAT
4858
4859 ; * MOV $GDDAT, AASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
4860 014766 012737 125252 001124 ; * MOV #125252, $GDDAT
4861 ; RECORD $GDDAT (PATTERN) IN CASE WE
4862 ; NEED TO TYPE OUT AN ERROR.
4863 ; NOW READ BACK THE BUFFER REG.
4864
4865 ; * MOV AABR, SBDDAT ; / READ DEVICE REG ABR, PUT DATA IN SBDDAT.
4866 015004 023737 001126 001124 ; * CMP SBDDAT, $GDDAT
4867 015012 001401 BEQ 15 ; WAS THE TRANSFER SUCCESSFUL?
; IF YES THEN BR TO NEXT TEST.

```

;;; SSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

4871 015014 104012 ERROR 12 ; ERROR FAILED TO XFERR 125252 PATTERN
4872 ; CORRECTLY FROM COUNT TO BUFFER REG.
4873 ; SEE INIT. COMMENT AS TO WHY
4874 ; IT MIGHT HAVE GONE SOUR.
4875

```

;;; SSSSSSSSSSSSSSSSSSSSSSSSSSS >> ERROR << SSSSSSSSSSSSSSSSSSSSSSSSSSS

```

4879 015016 000012 15: P=P+1
4880
4881
4882
4883
4884

```

```

: *****
: *TEST 115 *TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 1 WHEN STP2 IS GENER
: *
: *THIS TEST IS DESIGNED TO MAKE SURE THAT WE DON'T CLEAR THE COUNT
: *REGISTER IN MODE 1 WHEN AN STP2 IS GENERATED.
: *
: * PROBABLE SYNC POINT FOR THIS TEST: "LD BUFF A"
: *
: *****
:

```

```

4894 015016 000004             TST115: SCOPE
4895
4896
4897
4898
4899
4900
4901 015020 005037 001124      CLR      $GDDAT
4902
4903
4904 015034 012737 177777 001124  ;*      MOV      $GDDAT, @ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
4905
4906
4907 015052 012737 000200 001124  ;*      MOV      $GDDAT, @ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
4908
4909
4910
4911
4912 015100 052737 002000 001124  ;*      MOV      @ASR, $GDDAT      ;/ READ DEVICE REG ASR, PUT DATA IN $GDDAT.
4913
4914
4915
4916
4917 015126 005737 001126
4918 015132 001001
4919
4916
4917
4918
4919

```

;;; \$ ERROR < \$

```

4923 015134 104012             ERROR    12
4924
4925
4926

```

; ERROR CLOCK A MODE 1 + STP2 CLEARED COUNT REG.
; TO SCOPE FIND OUT WHAT IS GENERATING
; SIGNAL ON C_R INPUT OF COUNT REG.

;;; \$ ERROR < \$

```

4930 015136
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942 015136 000004             15:
4943
4944
4945
4946
4947

```

```

: *****
: *TEST 116      *TEST THAT A'S COUNT REGISTER ISN'T CLEARED IN MODE 2 WHEN STP2 IS GENER
: *
: *THIS TEST IS DESIGNED TO MAKE SURE THAT WE DON'T CLEAR THE COUNT
: *REGISTER IN MODE 2 WHEN AN STP2 IS GENERATED.
: *
: * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
: *
: *****
↑ST116: SCOPE

```

; MAKE SURE CLOCK A IS CLEAR.
; LOAD ALL ONES INTO BUFFER COUNT REGS.
; SET MODE 2.
; GENERATE A MAINTENANCE STP2.


```

5002 015260 012737 001400 001124      MOV      #1400,$GDDAT
5003
5004                ;*      MOV      $GDDAT,@ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5005 015276 012737 177777 001124      MOV      #177777,$GDDAT
5006
5007                ;*      MOV      $GDDAT,@ABR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
5008
5009                ;*      MOV      @ASR,$GDDAT      ;/ READ DEVICE REG ASR, PUT DATA IN $GDDAT.
5010 015324 052737 002000 001124      BIS      #BIT10,$GDDAT
5011
5012                ;*      MOV      $GDDAT,@ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5013
5014                ;*      MOV      @ACR,$BDDAT      ;/ READ DEVICE REG ACR, PUT DATA IN $BDDAT.
5015 015352 005737 001126                TST      $BDDAT
5016 015356 001401                BEQ      IS
5017
;
```

::: \$>> ERROR << \$

```

5021 015360 104012                ERROR  12          ;ERROR-CLOCK A-COUNT REGISTER FAILED TO
5022                                           ;CLEAR IN MODE 3 ON "STP2" PULSE.
5023
```

::: \$>> ERROR << \$

```

5027 015362                IS:
```

5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055

```

;*****
;TEST 120 *TEST THE AUTODECREMENT FEATURE OF CLOCK A'S BUFFER
;*
;*THIS IS GOING TO BE A BIGGIE-WITH TWO PARTS.
;*PART1: WE'RE LOADING THE BUFFER WITH ALL ONES; MODE 0; RATE STP1
; WITH "AUTO INC (1)" SET (FOR FIRST TIME!). NOW WE'LL GENERATE
; THE THING TO WATCH FOR IS THE EXPLOSIVE COMBO OF
;* "MODE A0 (0)" H + "MODE A1 (0)" H (MODE 0) + "AUTO INC (1)" H +
; "A OVERFLOW" ALL FEEDING THE DOWN COUNT SIDE OF THE 74193 CHIP.
; THE RESULTS SHOULD BE 177776.
;*PART2: IF PART 1 WAS SUCCESSFUL WE'LL LOOK TO SEE IF
; THE COUNTER GOT LOADED WITH THE NEW VALUE 177776.
; THE HANG-UP HERE IS THAT "A OVERFLOW" FEEDS A ONE SHOT
; THAT GENERATES "A RELOAD" H. WE KNOW THAT WE CAN
; GET "A RELOAD" H BUT THE BIG TEST HERE IS SEEING IF THAT
; ONE SHOT SPITS OUT "A RELOAD" H TOO SOON TO CATCH THE BUFFER
; WITH ITS PANTS DOWN AS ITS DECREMENTING ITSELF.
;
;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
;*****
;ST120: SCOPE
```

```

015362 000004
```

```

;MAKE SURE CLOCK B IS CLEAR.
;MAKE SURE CLOCK A IS CLEAR.
```

```

5056 ; LOAD BUFFER + COUNT REGS.
5057 ; SET AUTO INCREMENT MODE
5058 ; ENABLE COUNTER, MODE 0, RATE STP1
5059 ; ZAP! A MAINTENANCE STP1 HAS BEEN MADE.
5060 ; STOP HERE AND LOOK WHAT JUST HAPPENED.
5061 ; 1. STP1 Clocked the counter (SET 177777).
5062 ; 2. counter overflowed - "A OVERFLOW" L
5063 ; 3. MODE 0 + "A OVERFLOW" L + "A AUTO INC (1)" H
5064 ; DOWN counted the buffer.
5065 ; 4. "A OVERFLOW" L goes through one shot delay
5066 ; to give "A RELOAD" H
5067 ; 5. "A RELOAD" H causes a buffer to counter
5068 ; RELOAD.
5069 015364 005037 001124 CLR $GDDAT
5070 ;* MOV $GDDAT,@BSR ; / PUT DATA FROM $GDDAT TO DEVICE REG BSR
5071 ;* MOV $GDDAT,@ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
5072 015410 012737 177777 001124 MOV #177777,$GDDAT
5073 ;* MOV $GDDAT,@ABR ; / PUT DATA FROM $GDDAT TO DEVICE REG ABR
5074 015426 012737 000020 001124 MOV #20,$GDDAT
5075 ;* MOV $GDDAT,@BSR ; / PUT DATA FROM $GDDAT TO DEVICE REG BSR
5076 015444 012737 000015 001124 MOV #15,$GDDAT
5077 ;* MOV $GDDAT,@ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
5078 ;* MOV @ASR,$GDDAT ; / READ DEVICE REG ASR,PUT DATA IN $GDDAT.
5079 015472 052737 010000 001124 BIS #BIT12,$GDDAT
5080 ;* MOV $GDDAT,@ASR ; / PUT DATA FROM $GDDAT TO DEVICE REG ASR
5081 ;PART 1 DID BUFFER GET DECREMENTED?
5082 MOV #177776,$GDDAT ; SET FOR ERROR TYPEOUT IF ANY.
5083 ; READ THE RESULTS OF THE BUFFER.
5084 015510 012737 177776 001124 ;* MOV @ABR,$BDDAT ; / READ DEVICE REG ABR,PUT DATA IN $BDDAT.
5085 015526 023727 001126 177776 ;* CMP $BDDAT,#177776 ; DID BUFFER DECREMENT TO 177776?
5086 015534 001402 BEQ 15 ; BR IF YES TO PART 2
5087 ;;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$> ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
5088
5101 015536 104012 ERROR 12 ; ERROR-CLOCK A. AFTER AN OVERFLOW
5102 ; WITH AUTO INC ENABLED MODE 0, THE
5103 ; BUFFER REGISTER FAILED TO DOWN COUNT
5104 ; SEE ABOVE COMMENTS FOR SEQUENCE
5105 ; OF EVENTS.
5106 015540 000411 BR 25 ; IF ERROR ONLY LOOP ON PART 1.
5107 ;;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$> ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

```



```

S111 015542          1S:          ;PART 2 DID NEW COUNT GET TRANSFERRED TO COUNT REGISTER?
S112                                           ;READ THE COUNT REGISTER
S113                                           ;
S114                                           ;
S115 015552 023727 001126 177776 ;*      MOV      JACR,$BDDAT  ;/READ DEVICE REG ACR, PUT DATA IN $BDDAT.
S116                                           ;DID NEW VALUE OF THE BUFFER
S117                                           ;REGISTER GET PROPERLY LOADED INTO
S118                                           ;THE COUNT REGISTER?
S119 015560 001401          BEQ      2S      ;BR IF YES - NEXT TEST.
S120
      ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$ $$$$$$$$$$$$$$$$$$$$$$$$$$$$$ $$$$$$$$$$$$$$$$$$$$$$$$$$$$$
S124 015562 104012          ERROR    12      ;ERROR CLOCK A. NEW CONTENTS OF
S125                                           ;BUFFER REGISTER FAILED TO BE PROPERLY
S126                                           ;LOADED INTO COUNT REGISTER AFTER
S127                                           ;AUTO DECREMENT.
S128                                           ;SEE ABOVE COMMENTS FOR SEQUENCE OF EVENTS.
S129
      ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$ $$$$$$$$$$$$$$$$$$$$$$$$$$$$$ $$$$$$$$$$$$$$$$$$$$$$$$$$$$$

S133 015564          2S:          ;CLEAR AUTO INC OPTION.
S134 015564 005037 001124          CLR      $GDDAT
S135
S136 ;*      MOV      $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
S137
S138 ;*****
S139 ;*TEST 121      *TEST THAT CLOCK A'S 1 MHZ CLK CAN BE DISABLED
S140 ;*
S141 ;*FOR THIS TEST, WE'LL TRY DISABLING THE 1 MHZ CLOCK. TO DO THIS,
S142 ;*WE'LL SET THE "DISABLE OSC 1 MHZ" BIT 11 IN CLOCK B SR. THEN
S143 ;*COUNTED OR OVERFLOWED. IF SO ERROR.
S144 ;*THE UNKNOWN THING HERE IS BIT 11 SETTING THE DISABLE F/F THAT
S145 ;*GATES WITH THE 1 MHZ FREQ TO PRODUCE "A 1 MHZ CLK" L
S146 ;*
S147 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
S148 ;*
S149 ;*****
S150 015600 000004          *ST121: SCOPE
S151 015602 012737 000100 001166      MOV      #100,$TIMES      ;;DO 100 ITERATIONS
S152
S153                                           ;CLEAR CLOCK A.
S154                                           ;SET THE "DISABLE OSC 1 MHZ" F/F.
S155                                           ;CLEAR THE BUFFER + COUNT REGS.
S156                                           ;START CLOCK: RATE 1 MHZ, MODE 0, GO.
S157 015610 005037 001124          CLR      $GDDAT
S158
S159 ;*      MOV      $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
S160 015624 012737 004000 001124      MOV      #BIT11,$GDDAT
S161 ;*      MOV      $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
S162      CLR      $GDDAT
S163 015642 005037 001124

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T121

MACY11 27(654) 15-DEC-77 08:29 PAGE 143
*TEST THAT CLOCK A'S 1 MHZ CLK CAN BE DISABLED

SEQ 0160

```

5164
5165
5166 015656 012737 000003 001124 ;* MOV $GDDAT,2ABR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
5167 MOV #3,$GDDAT
5168 ;* MOV $GDDAT,2ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5169 015674 005000 CLR RC ;SHORT DELAY. WE ALLOW THIS DELAY TO
5170 015676 105200 1$: INCB RO ;OCCUR. IF THE 1 MHZ CLOCK IS DISABLED
5171 015700 100376 BPL 1$ ;NO CLOCKING OF CLOCK A WILL OCCUR.
5172 ;SEE SOMETHING IN THE COUNT REGISTERS
5173
5174 ;* MOV 2ACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
5175 015712 005737 001126 TST $BDDAT ;DOES COUNT REG HAVE ANYTHING IN IT?
5176 015716 001007 BNE 2$ ;YES - REPORT ERROR!
5177
5178 ;* MOV 2ASR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
5179 015730 105737 001126 TSTB $BDDAT
5180 015734 100001 BPL 3$ ;NO - BR NEXT TEST - NO ERROR.
5181
    ;:; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
    
```

```

5185 015736 104012 2$: ERROR 12 ;ERROR - UNABLE TO DISABLE 1 MHZ CLK
5186 ;USING "DISABLE OSC 1 MHZ" F/F
5187
    ;:; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
    
```

```

5191
5192 015740 005037 001124 3$: CLR $GDDAT ;CLEAR CLOCK A.
5193 ;* MOV $GDDAT,2ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5194
    
```

.SBTTL *
.SBTTL * PHASE 4 CLOCK B COUNT FUNCTION TESTS
.SBTTL *

5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246

```
*****
*TEST 122      *TEST THAT CLOCK B WILL COUNT ONCE FIRST CLOCK B COUNT
*
*VERY FIRST TIME COUNTING WITH CLOCK B.
*WHAT WE'LL TRY AND DO IS COUNT IT FROM 0 TO 1.
*WE DO HAVE A PROBLEM HERE HOWEVER. WE CAN'T READ CLOCK B AS IT
*COUNTS AND THERE IS NO NICE WAY OF GENERATING A "CLOCK B" L PULSE.
*SO WE'RE GOING TO HAVE TO DO A COUPLE TRICKY THINGS: (1) DISABLE
*CLOCK A'S 1 MHZ CLOCK (WE DID THAT IN LAST TEST) SO THAT WE CAN
*GENERATE A MAINTENANCE 1 MHZ PULSE THROUGH CLOCK A (NEVER
*DID THAT BEFORE); (2) SET CLOCK B "FEED B TO A" BIT 05 (NEVER DID THAT
*BEFORE EITHER) SO THAT WE CAN ROUTE "A 1 MHZ" H TO MAKE
*"B 1 MHZ" L TO GIVE US "CLOCK B" L
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
*
*****
```

015754 000004

ST122: SCOPE

015756 012737 004000 001124

MOV #BIT11,\$GDDAT

;CLEAR CLOCK B AND DISABLE 1MHZ OSC.

;* MOV \$GDDAT,@BSR

;/ PUT DATA FROM \$GDDAT TO DEVICE REG BSR
;CLEAR B'S BUFFER + COUNT REGS.
;SELECT "FEED B TO A", RATE 1 MHZ, GO.

015774 005037 001124

CLR \$GDDAT

;* MOV \$GDDAT,@BBR

;/ PUT DATA FROM \$GDDAT TO DEVICE REG BBR
;CLOCK A'S 1 MHZ CLOCK.
;GENERATE A MAINTENANCE 1 MHZ PULSE..
;DID COUNTER COUNT?

016020 052737 000043 001124

;* MOV @BSR,\$GDDAT
BIS #BITS!BIT1!BIT0,\$GDDAT

;/READ DEVICE REG BSR,PUT DATA IN \$GDDAT.

;* MOV \$GDDAT,@BSR

;/ PUT DATA FROM \$GDDAT TO DEVICE REG BSR

016046 052737 004000 001124

;* MOV @ASR,\$GDDAT
BIS #BIT11,\$GDDAT

;/READ DEVICE REG ASR,PUT DATA IN \$GDDAT.

;* MOV \$GDDAT,@ASR

;/ PUT DATA FROM \$GDDAT TO DEVICE REG ASR

016074 005737 001126

;* MOV @BCR,\$BDDAT
TST \$BDDAT

;/READ DEVICE REG BCR,PUT DATA IN \$BDDAT.

016100 001001

BNE 1\$

;BR IF YES TO NEXT TEST.

::: \$> ERROR < \$

H13

MAINDEC-11-DRLPG-A
DRLPG.P11 T123

MACY11 27(654) 15-DEC-77 08:29 PAGE 146
*TEST THE ABILITY IF CLOCK B TO COUNT FROM ZERO TO OVERFLOW

SEQ 0163

```

5303
5304
5305          ; *     MOV     $GDDAT, @BBR       ; / PUT DATA FROM $GDDAT TO DEVICE REG BBR
5306                                     ; SELECT: "DISABLE OSC 1 MHZ"; "FEED B TO A";
5307                                     ; RATE 1 MHZ.
5308                                     ; GO. ENABL MUST BE SET AFTER "FEED B TO A"
5309 016162 012737 004042 001356      MOV     #4042, $TMDAT
5310
5311          ; *     MOV     $TMDAT, @BSR       ; / PUT DATA FROM $TMDAT TO DEVICE REG BSR
5312 016200 005237 001356      INC     $TMDAT
5313
5314          ; *     MOV     $TMDAT, @BSR       ; / PUT DATA FROM $TMDAT TO DEVICE REG BSR
5315
5316 016214          2$:          ; GENERATE A CLOCK PULSE.
5317                                     ; SHOULD CAUSE THE CLOCK TO
5318                                     ; INCREMENT ONCE.
5319
5320          ; *     MOV     @ASR, $TMDAT       ; / READ DEVICE REG ASR, PUT DATA IN $TMDAT.
5321 016224 052737 004000 001356      BIS     #BIT11, $TMDAT
5322
5323          ; *     MOV     $TMDAT, @ASR       ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
5324 016242 005237 001124      INC     $GDDAT         ; $GDDAT IS USED TO KEEP TRACK OF THE
5325                                     ; VALUE THE CLOCK SHOULD COUNT TO.
5326
5327
5328          ; *     MOV     @BCR, $BDDAT       ; / READ DEVICE REG BCR, PUT DATA IN $BDDAT.
5329
5330 016256 123737 001126 001124      CMPB   $BDDAT, $GDDAT ; DID THE COUNT OCCUR CORRECTLY?
5331 016264 001402          BEQ     3$             ; IF YES - BR "3$".
5332

```

::: \$ >> ERROR << \$

```

5336 016256 104015          ERROR 15          ; ERROR CLOCK B FAILED TO UPCOUNT
5337                                     ; CORRECTLY - SEE COMMENTS AT SUB-TEST
5338                                     ; HEADING FOR MORE DETAILS.
5339

```

::: \$ >> ERROR << \$

```

5343 016270 000403          BR     4$
5344
5345 016272 105737 001124      3$:     TSTB   $GDDAT       ; DID WE ACHIEVE OVERFLOW YET?
5346 016276 001410          BEQ     5$
5347
5348 016300 032777 040000 162632 4$:     BIT     #BIT14, @SWR      ; LOOP ON CURRENT COUNT?
5349 016306 001742          BEQ     2$             ; BR IF NO TO NEXT COUNT UPDATE.
5350 016310 162737 000001 001124      SUB     #1, $GDDAT      ; IF YES DECREMENT EXPECTED AND RELOAD.
5351 016316 000700          BR     1$             ; GO TO RELOAD POINT
5352
5353 016320          5$:          ; END SUBTEST.
5354
5355
5356

```

:::*****

```

5357 ;*TEST 124 *TEST THAT CLOCK B CAN GENERATE AN OVERFLOW
5358 ;*
5359 ;*NOW WE'LL TRY AND GENERATE "B OVERFLOW" L WHICH SETS BIT 07.
5360 ;*WE'LL DO IT BY PRESETTING THE BUFFER TO 377 AND GENERATING A "CLOCK B" L
5361 ;*WE ALREADY KNOW WE CAN ADVANCE THE COUNTER, WHAT WE
5362 ;*WANT TO SEE IS "B OVERFLOW" L COME OVER AND DIRECT SET
5363 ;*"OVERFLOW FL B" F/F (BIT 07 IN CSR).
5364 ;*
5365 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
5366 ;*
5367 ;*
5368 ;*****
5369 016320 000004 ;ST124: SCOPE
5370
5371 ;CLEAR CLOCK A.
5372 ;CLEAR CLOCK B.
5373 ;SET COUNT AND BUFFER REGS.
5374 ;SELECT "DISABLE OSC 1 MHZ"; "FEED B TO A";
5375 ;RATE 1 MHZ.
5376 ;GO. ENABL MUST BE SET AFTER "FEED B TO A"
5377 ;GENERATE A CLOCK PULSE.
5378
5379 ;DID OVERFLOW FLAG SET?
5380 016322 005037 001124 CLR $GDDAT
5381 ;*
5382 ;* MOV $GDDAT, @ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5383 ;*
5384 ;* MOV $GDDAT, @BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5385 016346 012737 000377 001124 MOV #377, $GDDAT
5386 ;*
5387 ;* MOV $GDDAT, @BBR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5388 016364 012737 004042 001124 MOV #4042, $GDDAT
5389 ;*
5390 ;* MOV $GDDAT, @BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5391 016402 005237 001124 INC $GDDAT
5392 ;*
5393 ;* MOV $GDDAT, @BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5394 ;*
5395 ;* MOV @ASR, $GDDAT ;/ READ DEVICE REG ASR, PUT DATA IN $GDDAT.
5396 016426 052737 004000 001124 BIS #BIT11, $GDDAT
5397 ;*
5398 ;* MOV $GDDAT, @ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5399 ;*
5400 ;* MOV @BSR, $BDDAT ;/ READ DEVICE REG BSR, PUT DATA IN $BDDAT.
5401 016454 105737 001126 TSTB $BDDAT
5402 016460 100402 BMI IS ;BR IF YES TO "IS".
5403
5404 ;; ;*****>> ERROR <<*****
5405
5407 016462 104014 ERROR 14 ;ERROR CLOCK B "B OVERFL FLAG" (CSR BIT?)
5408 ;FAILED TO SET ON OVERFLOW.
5409
5410 ;; ;*****>> ERROR <<*****

```



```

5478 ;:*****
5479 ;*TEST 126 *TEST THAT CLOCK B DOESN'T COUNT WHEN NO RATE IS SELECTED
5480 ;:*****
5481 016612 000004
5482 016614 012737 000100 001166
5483
5484
5485
5486
5487
5488
5489 016622 005037 001124
5490
5491
5492
5493
5494
5495
5496 016656 005237 001124
5497
5498
5499 016672 005000
5500 016674 105200
5501 016676 001376
5502
5503
5504
5505
5506
5507 016710 005737 001126
5508 016714 001401
5509
5513 016716 104014
5514
5515
5516
5520 016720
5521
5522

```

```

;:*****
;*TEST 126 *TEST THAT CLOCK B DOESN'T COUNT WHEN NO RATE IS SELECTED
;:*****
TST126: SCOPE
MOV #100,$TIMES ;;DO 100 ITERATIONS

;CLEAR CLOCK A.
;CLEAR CLOCK B.
;ZEROS TO BUFFER + COUNT REGS.
;ENABLE COUNTER TO COUNT - RATE - 0
;(NO RATE).

CLR $GDDAT
;* MOV $GDDAT,@ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
;* MOV $GDDAT,@BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
;* MOV $GDDAT,@BBR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
INC $GDDAT
;* MOV $GDDAT,@ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
CLR RO ;DELAY FOR ANY COUNT THAT
INC RO ;COULD FAISELY OCCUR.
BNE 15 ;THIS DELAY APPROX. 369 MS ON A
;PDP 11/0.

;DID ANY COUNT OCCUR?
;* MOV @ACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
TST $BDDAT
BEQ 25 ;IF NO BR TO NEXT TEST.

;;;*****>> ERROR <<*****
ERROR 14 ;ERROR - CLOCK B COUNTED WHEN ENABLED BUT
;NO RATE SELECTED. BETTER FIND OUT
;WHATS GENERATING "CLOCK B" L PULSES.

;;;*****>> ERROR <<*****

25:

```

;/#

```

*****
*TEST 127      *TEST THE ABILITY OF CLOCK B TO COUNT AT 1MHZ PART 1
*
*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
*IN RATE: 1MHZ PART1
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*
*****

```

```

ST127: SCOPE
MOV      #20,STIMES      ;;DO 20 ITERATIONS
                ;/CLEAR CLOCK A.
                ;/CLEAR CLOCK B.
                ;/CLEAR THE BUFFER + COUNT REGS.
                ;/SELECT: RATE: 1MHZ ; GO.
;*      MOV      $GDDAT,ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
;*      MOV      $GDDAT,BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
;*      MOV      $GDDAT,BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
MOV      #1!2,$GDDAT
;*      MOV      $GDDAT,BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
CLR      R0                ;/NOW WE'LL DO A LITTLE DELAY.
1$:      INC      R0                ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
BNE     1$                ;/ON A PDP-11/20.
                ;/DID COUNTER COUNT AT ALL?
;*      MOV      BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
TST     $BDDAT
BNE     2$                ;/BR IF YES - NEXT TEST.
;*      MOV      BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
TST     $BDDAT
                ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
                ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
BMI     2$                ;/BR IF SET - NEXT TEST.

```

;;; \$ > ERROR << \$

5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5573
5574
5575

```

016720 000004
016722 012737 000020 001166
016730 005037 001124
016764 012737 000003 001124
017002 005000
017004 005200
017006 001376
017020 005737 001126
017024 001010
017036 105737 001126
017042 100401
017044 104014

```

```

ERROR 14 ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
AT 1MHZ RATE.

```

;;; \$ > ERROR << \$

5579 017046

25:

5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5630
5631
5632

;/#

*TEST 130 *TEST THE ABILITY OF CLOCK B TO COUNT AT 100KHZ PART 1
*
*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
*IN RATE: 100KHZ PART1
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
*

```
ST130: SCOPE
017046 000004          MOV      #20,$TIMES      ;; DO 20 ITERATIONS
017050 012737 000020 001166          CLR      $GDDAT          ;/CLEAR CLOCK A.
                                ;/CLEAR CLOCK B.
                                ;/CLEAR THE BUFFER + COUNT REGS.
                                ;/SELECT: RATE: 100KHZ ; GO.
                                ;*      MOV      $GDDAT,@ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
                                ;*      MOV      $GDDAT,@BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
                                ;*      MOV      $GDDAT,@BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
017112 012737 000005 001124          MOV      #1!4,$GDDAT
                                ;*      MOV      $GDDAT,@BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
017130 005000          CLR      R0              ;/NOW WE'LL DO A LITTLE DELAY.
017132 005200          1$: INC      R0              ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
017134 001376          BNE     1$              ;/ON A PDP-11/20.
                                ;/DID COUNTER COUNT AT ALL?
                                ;*      MOV      @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
017146 005737 001126          TST     $BDDAT
017152 001010          BNE     2$              ;/BR IF YES - NEXT TEST.
                                ;*      MOV      @BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
017164 105737 001126          TSTB   $BDDAT
                                ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
                                ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
017170 100401          BMI     2$              ;/BR IF SET - NEXT TEST.
```

;;; \$ ERROR << \$

```
017172 104014          ERROR   14              ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
                                ;/AT 100KHZ RATE.
```

;;; \$ ERROR << \$

MAINDEC-11-DRLPG-A
DRLPG.P11 T130

MACY11 27(654) 15-DEC-77 08:29 PAGE 154
*TEST THE ABILITY OF CLOCK B TO COUNT AT 100KHZ PART 1

SEQ 0171

5636 017174

25:

```

5637 ;/*
5638
5639 ;*****
5640 *TEST 131 *TEST THE ABILITY OF CLOCK B TO COUNT AT 10KHZ PART 1
5641 *
5642 *THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
5643 *IN RATE: 10KHZ PART1
5644 *
5645 * PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
5646 *
5647 *
5648 ;*****
5649 017174 000004 ST131: SCOPE
5650 017176 012737 000020 001166 MOV #20,$TIMES ;;DO 20 ITERATIONS
5651 ;/CLEAR CLOCK A.
5652 017204 005037 001124 CLR $GDDAT
5653 ;/CLEAR CLOCK B.
5654 ;/CLEAR THE BUFFER + COUNT REGS.
5655 ;/SELECT: RATE: 10KHZ ; GO.
5656
5657 ;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5658 ;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5659 ;* MOV $GDDAT,$BBR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5660 ;* MOV #16,$GDDAT
5661 017240 012737 000007 001124 ;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5662 ;*
5663 017256 005000 CLR R0 ;/NOW WE'LL DO A LITTLE DELAY.
5664 017260 005200 1$: INC R0 ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
5665 017262 001376 BNE 1$ ;/ON A PDP-11/20.
5666 ;/DID COUNTER COUNT AT ALL?
5667 ;* MOV @BCR,$BDDAT ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
5668 017274 005737 001126 ;* TST $BDDAT
5669 017300 001010 BNE 2$ ;/BR IF YES - NEXT TEST.
5670 ;*
5671 ;* MOV @BSR,$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
5672 017312 105737 001126 ;* TSTB $BDDAT
5673 ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5674 ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5675 017316 100401 BMI 2$ ;/BR IF SET - NEXT TEST.
5676
5677 ;;; ***** > ERROR << *****
5678
5679 017320 104014 ERROR 14 ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5680 ;/AT 10KHZ RATE.
5681
5682 ;;; ***** > ERROR << *****
5683
5687
5688
5689

```

5693 017322

2\$:

```

5694 ;/*
5695
5696 :*****
5697 :*TEST 132 *TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1
5698 :*
5699 :*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
5700 :*IN RATE: 1KHZ PART1
5701 :*
5702 :* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
5703 :*
5704 :*****
5705
5706 017322 000004      ST132: SCOPE
5707 017324 012737 000020 001166      MOV     #20,$TIMES      ;;DO 20 ITERATIONS
5708
5709
5710 017332 005037 001124      CLR     $GDDAT        ;/CLEAR CLOCK A.
5711
5712
5713
5714
5715 ;*      MOV     $GDDAT,$ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5716 ;*      MOV     $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5717 ;*      MOV     $GDDAT,$BBR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5718 ;*      MOV     #1!10,$GDDAT
5719 017366 012737 000011 001124
5720
5721 ;*      MOV     $GDDAT,$BSR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5722 ;*
5723
5724 017404 005000      1$: CLR     R0          ;/NOW WE'LL DO A LITTLE DELAY.
5725 017406 005200      INC     R0          ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
5726 017410 001376      BNE    1$          ;/ON A PDP-11/20.
5727
5728 ;/DID COUNTER COUNT AT ALL?
5729
5730 ;*      MOV     @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
5731 017422 005737 001126      TST    $BDDAT
5732 017426 001010      BNE    2$          ;/BR IF YES - NEXT TEST.
5733
5734
5735 ;*      MOV     @BSR,$BDDAT      ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
5736 017440 105737 001126      TSTB   $BDDAT
5737
5738 ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5739 017444 100401      BMI    2$          ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5740 ;/BR IF SET - NEXT TEST.
; ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$> ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
5744 017446 104014      ERROR  14          ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5745
5746 ; ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$> ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

```


G14

MAINDEC-11-DRLPG-A
DRLPG.P11 T132

MACY11 27(654) 15-DEC-77 08:29 PAGE 158
*TEST THE ABILITY OF CLOCK B TO COUNT AT 1KHZ PART 1

SEQ 0175

5750 017450

25:

5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5801
5802
5803

```

;/#
;*****
;TEST 133 *TEST THE ABILITY OF CLOCK B TO COUNT AT 100HZ PART 1
;THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
;IN RATE: 100HZ PART1
;PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
;*****
ST133: SCOPE
MOV #20,$TIMES ;;DO 20 ITERATIONS
;/CLEAR CLOCK A.
CLR $GDDAT ;/CLEAR CLOCK B.
;/CLEAR THE BUFFER + COUNT REGS.
;/SELECT: RATE: 100HZ ; GO.
;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
;* MOV $GDDAT,$BBR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
MOV #1,$GDDAT
;/PUT DATA FROM $GDDAT TO DEVICE REG BSR
;/NOW WE'LL DO A LITTLE DELAY.
INC $R0 ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
BNE 1$ ;/ON A POP-11/20.
;/DID COUNTER COUNT AT ALL?
;* MOV $BCR,$BDDAT ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
TST $BDDAT
BNE 2$ ;/BR IF YES - NEXT TEST.
;* MOV $BSR,$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
TSTB $BDDAT
;/COUNT TO OVERFLOW - SO WE'LL SEE IF
;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
BMI 2$ ;/BR IF SET - NEXT TEST.
;*****
; ; ***** >> ERROR << *****
ERROR 14 ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
; ; ***** >> ERROR << *****

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T133

MACY11 27(654) 15-DEC-77 08:29 PAGE 160
*TEST THE ABILITY OF CLOCK B TO COUNT AT 100HZ PART 1

I14

SEQ 0177

5807 017576

25:

```

5808 ;/*
5809
5810 ;*****
5811 ;*TEST 134 *TEST THE ABILITY OF CLOCK B TO COUNT AT LINE-FREQ PART 1
5812 ;*
5813 ;*THIS TEST IS DESIGNED TO TEST CLOCK B'S ABILITY TO COUNT
5814 ;*IN RATE: LINE-FREQ PART1
5815 ;*
5816 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT A"
5817 ;*
5818 ;*
5819 ;*****
5820 017576 000004 ST134: SCOPE
5821 017600 012737 000020 001166 MOV #20,$TIMES ;;DO 20 ITERATIONS
5822
5823 ;/CLEAR CLOCK A.
5824 017606 005037 001124 CLR $GDDAT
5825 ;/CLEAR CLOCK B.
5826 ;/CLEAR THE BUFFER + COUNT REGS.
5827 ;/SELECT: RATE: LINE-FREQ ; GO.
5828
5829 ;* MOV $GDDAT,$ASR ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5830 ;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5831 ;* MOV $GDDAT,$BBR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BBR
5832
5833 017642 012737 000017 001124 MOV #1!16,$GDDAT
5834 ;* MOV $GDDAT,$BSR ;/ PUT DATA FROM $GDDAT TO DEVICE REG BSR
5835
5836 017660 005000 1$: CLR R0 ;/NOW WE'LL DO A LITTLE DELAY.
5837 017662 005200 INC R0 ;/THIS DELAY WILL AMOUNT TO APP. 269 MS.
5838 017664 001376 BNE 1$ ;/ON A PDP-11/20.
5839
5840 ;/DID COUNTER COUNT AT ALL?
5841
5842 ;* MOV $BCR,$BDDAT ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
5843
5844 017676 005737 001126 TST $BDDAT
5845 017702 001010 BNE 2$ ;/BR IF YES - NEXT TEST.
5846
5847 ;* MOV $BSR,$BDDAT ;/READ DEVICE REG BSR,PUT DATA IN $BDDAT.
5848
5849 017714 105737 001126 TSTB $BDDAT
5850 ;/COUNT TO OVERFLOW - SO WE'LL SEE IF
5851 ;/THE OVERFLOW F/F SET BEFORE WE CRY WOLF.
5852 017720 100401 BMI 2$ ;/BR IF SET - NEXT TEST.
5853
5854 ;;;*****>> ERROR <<*****
5858 017722 104014 ERROR 14 ;/ERROR CLOCK B - COUNTER FAILED TO COUNT
5859 ;/AT LINE-FREQ RATE.
5860 ;;;*****>> ERROR <<*****

```

5864 017724

25:

5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877

```
*****
*TEST 135      *TEST THE "FEED B TO A" 24 BIT COUNTER FEATURE OF CLOCKS A + B
*
*WE'RE GOING TO TEST CLOCKS A+B AS A 24 BIT COUNTER. THAT IS;
*WE'RE GOING TO TAKE THE OVERFLOW FROM CLOCK B AND FEED IT INTO
*CLOCK A.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
*
*****
```

5878 017724 000004

†ST135: SCOPE

5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894

```
;CLEAR CLOCK A.
;CLEAR CLOCK B.
;CLEAR A'S BUFFER + COUNT REGISTERS.
;PRESET B'S BUFFER + COUNT TO -1 FROM
;OVERFLOW.
;SELECT: "DISABLE OSC 1 MHZ"; RATE 1 MHZ;
;"FEED B TO A"
;SET ENABL. MUST BE SET AFTER "FEED B TO A".
;ENABLE CLOCK A; MODE 0; RATE 0.
;SIMULATE A 1 MHZ PULSE - THIS PULSE
;WILL CLOCK CLOCK B'S COUNTER
;REGISTER. AN OVERFLOW WILL
;OCCUR - THAT OVERFLOW SHOULD
;CLOCK CLOCK A'S COUNT REGISTER.
;DID CLOCK A'S COUNT REG GET Clocked?
```

5895 017726 005037 001124

CLR \$GDDAT

5896
5897
5898
5899
5900

; * MOV \$GDDAT, @ASR ; / PUT DATA FROM \$GDDAT TO DEVICE REG ASR

; * MOV \$GDDAT, @BSR ; / PUT DATA FROM \$GDDAT TO DEVICE REG BSR

5901 017762 012737 000377 001124

; * MOV \$GDDAT, @ABR ; / PUT DATA FROM \$GDDAT TO DEVICE REG ABR
MOV #377, \$GDDAT

5902 020000 012737 004042 001124

; * MOV \$GDDAT, @BBR ; / PUT DATA FROM \$GDDAT TO DEVICE REG BBR
MOV #4042, \$GDDAT

5903 020016 005237 001124

; * MOV \$GDDAT, @BSR ; / PUT DATA FROM \$GDDAT TO DEVICE REG BSR
INC \$GDDAT

5904 020032 012737 000001 001124

; * MOV \$GDDAT, @BSR ; / PUT DATA FROM \$GDDAT TO DEVICE REG BSR
MOV #1, \$GDDAT

5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915

; * MOV \$GDDAT, @ASR ; / PUT DATA FROM \$GDDAT TO DEVICE REG ASR

; * MOV @ASR, \$GDDAT ; / READ DEVICE REG ASR, PUT DATA IN \$GDDAT.

```

5916 020060 052737 004000 001124      BIS      #BIT11,$GDDAT
5917
5918      ;*      MOV      $GDDAT,2ASR      ;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
5919
5920      ;*      MOV      2ACR,$BDDAT      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
5921 020106 005737 001126      TST      $BDDAT
5922
5923 020112 001001      BNE      1$      ;IF YES THEN BR NEXT TEST.
5924

```

::; \$ >> ERROR << \$

```

5928 020114 104014      ERROR    14      ;ERROR - UNABLE TO CLOCK CLOCK A'S
5929
5930      ;COUNT REGISTER WITH THE OVERFLOW
5931      ;FROM CLOCK B.
5932      ;THE MOST LOGICAL PLACE TO START
5933      ;WOULD BE "A CLOCK TIMING".
5934      ;"FEED B TO A (1)" H + "B OVERFLOW" H
5935      ;SHOULD BE COMING TOGETHER GOING
5936      ;INTO THE MUX - BEGING SELECTED AND
5937      ;COMING OUT OF THE MUX TO BECOME
5938      ;"CLOCK A" L.

```

::; \$ >> ERROR << \$

```

5942 020116      1$:
5943      .SBTTL *
5944      .SBTTL * PHASE 6 CLOCK A+B ADVANCE TESTING
5945      .SBTTL *
5946

```

5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996

;/#

```

;*****
;TEST 136      *TEST THAT THE TRAILING EDGE OF STP1 WILL INCR. COUNTER
;
;IN THIS TEST WE'LL SEE IF WE CATCH THE FIRST COUNT
;AFTER STP1 COMES IN AND SETS THE ENABLE F/F ('ST1 ENB COUNTER'
;SET).
;WHAT WE SHOULD SEE IS THE LEADING EDGE OF ST1 COME
;IN AND SET THE ENB F/F AND THE TRAILING EDGE TRIGGER
;A 'CLOCK A' PULSE TO INCREMENT THE COUNTER.
;WE KNOW FROM A PREVIOUS TEST THAT AN STP1 WILL
;COME IN AND SET 'ENABL CNTR A' F/F AND THAT THE
;COUNTER WILL INCREMENT, SO WHATS HAPPENING IS WE'RE ACCUALLY
;LOOKING AT THE TRAILING EDGE OF STP1 TO SEE IF ITS DOING
;THE INCREMENTING
;
```

* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"

```

;*****
;ST136: SCOPE

```

```

;CLR CLK A, SET 'ST1 ENB COUNTER'. ;RATE:STP1.
;CLR COUNT + BUFFER REGS.
;GENERATE A MAINTENANCE ST1.
;THE LEADING EDGE SHOULD CAUSE
;'ENABL CNTR A' F/F TO SET (CSR BIT 00).
;THE TRAILING EDGE SHOULD CLOCK
;THE COUNTER ONCE.

```

```

020116 000004
020120 012737 000001 001356          MOV  #BIT0, $TMDAT
; * MOV  $TMDAT, @ASR
020136 005037 001124          CLR  $GDDAT
; * MOV  $GDDAT, @ABR
; * MOV  @ASR, $GDDAT
020162 052737 010000 001124          BIS  #BIT12, $GDDAT
; * MOV  $GDDAT, @ASR
020200 012737 000001 001124          MOV  #1, $GDDAT
; * MOV  @ACR, $BDDAT
020216 023737 001126 001124          CMP  $BDDAT, $GDDAT
020224 001401                      BEQ  IS

```

```

;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
;/ PUT DATA FROM $GDDAT TO DEVICE REG ABR
;/ READ DEVICE REG ASR, PUT DATA IN $GDDAT.
;/ PUT DATA FROM $GDDAT TO DEVICE REG ASR
; SET S/B FOR ERROR TYPEOUT IF NEEDED.
; READ THE COUNT REGISTER.
;/ READ DEVICE REG ACR, PUT DATA IN $BDDAT.
; DID THE COUNT REG COUNT ONCE?
; BR IF YES TO NEXT TEST.

```

::: \$> ERROR << \$

6001 020226 104012
6002
6003
6004
6005

ERROR 12

;ST1 FAILED TO COUNT
;CLOCK A'S COUNT REG. AFTER SETTING
;'ENABL CNTR A' - SEE TEST HEADING
;COMMENTS

:::SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS>> ERROR <<SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS

6009
6010 020230
6011
6012

IS:


```

6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030 020230 000004
6031 020232 012737 000020 001166
6032
6033
6034
6035
6036
6037
6038
6039 020240 005037 001356
6040
6041
6042
6043
6044
6045
6046 020274 012737 004000 001356
6047
6048
6049
6050
6051 020322 052737 000405 001356
6052
6053
6054
6055
6056 020340 012700 177766
6057
6058 020344
6059
6060
6061
6062 020354 052737 004000 001356
6063
6064
6065
6066

```

```

; /*
*****
*TEST 137 *TEST CLOCK A'S 100KHZ DIVIDER
*
+IN THIS TEST WE'LL SEE IF THE 100KHZ DIVIDER WILL DIVIDE 1MHZ
+BY 10 TO GIVE US A 100KHZ CLK L PULSE.
+TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100KHZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 1MHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 100KHZ PULSE.
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*****
†ST137: SCOPE
MOV #20,$TIMES ;;DO 20 ITERATIONS
; /CLEAR CLOCK B.
; /CLEAR CLOCK A.
; /CLEAR A'S BUFFER + COUNT REGS.
; /DISABLE THE 1MHZ OSC.
; /ENABLE CNTR, RATE: 100KHZ ;MODE.

CLR $TMDAT
; * MOV $TMDAT,$BSR ; / PUT DATA FROM $TMDAT TO DEVICE REG BSR
; * MOV $TMDAT,$ASR ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
; * MOV $TMDAT,$ABR ; / PUT DATA FROM $TMDAT TO DEVICE REG ABR
MOV #BIT11,$TMDAT
; * MOV $TMDAT,$BSR ; / PUT DATA FROM $TMDAT TO DEVICE REG BSR
; * MOV $ASR,$TMDAT ; /READ DEVICE REG ASR,PUT DATA IN $TMDAT.
BIS #401!4,$TMDAT
; * MOV $TMDAT,$ASR ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
; /SET TO GENERATE ON 1MHZ PULSES
MOV #-10.,R0
1S: ; /GENERATE 1 1MHZ PULSE
; /HAS COUNTER ADVANCED ANY?
; * MOV $ASR,$TMDAT ; /READ DEVICE REG ASR,PUT DATA IN $TMDAT.
BIS #BIT11,$TMDAT
; * MOV $TMDAT,$ASR ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
; * MOV $ACR,$BDDAT ; /READ DEVICE REG ACR,PUT DATA IN $BDDAT.

```


MAINDEC-11-DRLPG-A
DRLPG.P11 T137

MACY11 27(654) 15-DEC-77 08:29 PAGE 168
*TEST CLOCK A'S 100KHZ DIVIDER

SEQ 0185

6123 020526

4S:

6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177

020526 000004
020530 012737 000020 001166

020536 005037 001356

020572 012737 004000 001356

020620 052737 000407 001356

020636 012700 177634
020642 1\$:

020652 052737 004000 001356

```

; /*
*****
*TEST! 140 *TEST! CLOCK A'S 100KHZ DIVIDER
*
+IN THIS TEST WE'LL SEE IF THE 10KHZ DIVIDER WILL DIVIDE 100KHZ
+BY 10 TO GIVE US A 10KHZ CLK L PULSE.
+TO DO THIS WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 10KHZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 100KHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 10KHZ PULSE.
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*****
†ST140: SCOPE
MOV #20,$TIMES ;;DO 20 ITERATIONS
; /CLEAR CLOCK B.
; /CLEAR CLOCK A.
; /CLEAR A'S BUFFER + COUNT REGS.
; /DISABLE THE 1MHZ OSC.
; /ENABLE CNTR, RATE: 10KHZ ;MODE.

CLR $TMDAT
;* MOV $TMDAT,@BSR ; / PUT DATA FROM $TMDAT TO DEVICE REG BSR
;* MOV $TMDAT,@ASR ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
;* MOV $TMDAT,@ABR ; / PUT DATA FROM $TMDAT TO DEVICE REG ABR
MOV #BIT11,$TMDAT
;* MOV $TMDAT,@BSR ; / PUT DATA FROM $TMDAT TO DEVICE REG BSR
;* MOV @ASR,$TMDAT ; /READ DEVICE REG ASR,PUT DATA IN $TMDAT.
BIS #401!6,$TMDAT
;* MOV $TMDAT,@ASR ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
; /SET TO GENERATE ON 1MHZ PULSES
MOV #-100.,R0
; /GENERATE 1 1MHZ PULSE
; /HAS COUNTER ADVANCED ANY?
;* MOV @ASR,$TMDAT ; /READ DEVICE REG ASR,PUT DATA IN $TMDAT.
BIS #BIT11,$TMDAT
;* MOV $TMDAT,@ASR ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
;* MOV @ACR,$BDDAT ; /READ DEVICE REG ACR,PUT DATA IN $BDDAT.

```

```

6178 020700 005737 001126      TST      $BDDAT
6179 020704 001002                BNE      10$ ;/IF SO EXIT THIS LOOP.
6180                        ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6181                        ;/OSC. THE DIVIDER COULD HAVE
6182                        ;/AND COUNT LEFT IN IT.
6183                        ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6184 020706 005200      INC      RO           ;/DONE 100. 1MHZ PULSES?
6185 020710 001354      BNE      1$           ;/IF NOT - DO ANOTHER.
6186
6187 020712 012737 000001 001124 10$:      MOV      #1,$GDDAT ;/SET FOR ERROR TYPEOUT IF NEEDED.
6188
6189                        ;/READ THE COUNTER.
6190
6191                        ;*          MOV      @ACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6192
6193 020730 023737 001126 001124      CMP      $BDDAT,$GDDAT ;/DID THE COUNTER ADVANCE ONCE?
6194 020736 001402          BEQ      2$           ;/IF YES - NEXT CHECK.
6195
        ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

6199 020740 104012                ERROR  12           ;/ERROR - CLOCK A - 10KHZ - PULSE
6200                        ;/NOT GENERATED WHEN 10 100KHZ PULSES
6201
        ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

6205 020742 000430      BR      4$
6206 020744 012700 000143      2$:      MOV      #99.,RO ;/GET THE NUMBER OF '1 MHZ' H PULSES
6207
6208 020750                        3$:                        ;/GENERATE 9 100KHZ PULSES
6209
6210                        ;*          MOV      @ASR,$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6211 020760 052737 004000 001356      BIS      #BIT11,$TMDAT
6212
6213                        ;*          MOV      $TMDAT,@ASR ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6214 020776 005300      DEC      RO           ;/INORDER TO CHECK TO SEE THAT
6215 021000 001363      BNE      3$           ;/WE DON'T GENERATE ANOTHER 10KHZ PULSE.
6216
6217                        ;/READ THE COUNTER
6218
6219                        ;*          MOV      @ACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6220 021012 023737 001126 001124      CMP      $BDDAT,$GDDAT ;/WAS ANOTHER 10KHZ PULSE GENERATED?
6221 021020 001401          BEQ      4$           ;/NO-GO TO NEXT TEST!
6222
6223
        ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

6227 021022 104012                ERROR  12           ;/ERROR CLOCK A WE SEEM TO HAVE
6228                        ;/GENERATED A SECOND 10KHZ PULSE
6229                        ;/ON ONLY 9 100KHZ PULSES.
6230
        ;; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR <<$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

```

MAINDEC-11-DRLPG-A
DRLPG.P11 T140

MACY11 27(654) 15-DEC-77 08:29 PAGE 171
*TEST CLOCK A'S 10KHZ DIVIDER

SEQ 0188

6234 021024

4S:

6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288

```

; /*
*****
*TEST 141      *TEST CLOCK A'S 1KHZ DIVIDER
*
+IN THIS TEST WE'LL SEE IF THE 1KHZ DIVIDER WILL DIVIDE 10KHZ
+BY 10 TO GIVE US A 1KHZ CLK L PULSE.
+TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 1KHZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 10KHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 1KHZ PULSE.
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*
*****
ST141: SCOPE
MOV      #20,$TIMES      ;;DO 20 ITERATIONS
;;CLEAR CLOCK B.
;;CLEAR CLOCK A.
;;CLEAR A'S BUFFER + COUNT REGS.
;;DISABLE THE 1MHZ OSC.
;;ENABLE CNTR, RATE: 1KHZ ;MODE.

021034 005037 001356      CLR      $TMDAT
;*      MOV      $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
;*      MOV      $TMDAT,$ABR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ABR
021070 012737 004000 001356  MOV      #BIT11,$TMDAT
;*      MOV      $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
;*      MOV      $ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
021116 052737 000411 001356  BIS      #401!10,$TMDAT
;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
;/SET TO GENERATE ON 1MHZ PULSES
021134 012700 176030      MOV      #-1000.,R0
021140                      1$:      ;/GENERATE 1 1MHZ PULSE
;/HAS COUNTER ADVANCED ANY?
;*      MOV      $ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
021150 052737 004000 001356  BIS      #BIT11,$TMDAT
;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
;*      MOV      $ACR,$BDDAT      ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.

```

```
6289 021176 005737 001126          TST      $BDDAT
6290 021202 001002                   BNE     10$          ;/IF SO EXIT THIS LOOP.
6291                                ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6292                                ;/OSC. THE DIVIDER COULD HAVE
6293                                ;/AND COUNT LEFT IN IT.
6294                                ;/AFTER THIS LOOP WE SHOULD BE SUNK.
6295 021204 005200          INC      RO          ;/DONE 1000. 1MHZ PULSES?
6296 021206 001354          BNE     1$          ;/IF NOT - DO ANOTHER.
6297
6298 021210 012737 000001 001124 10$: MOV     #1,$GDDAT   ;/SET FOR ERROR TYPEOUT IF NEEDED.
6299
6300                                ;/READ THE COUNTER.
6301
6302                                ;*      MOV     @ACR,$BDDAT   ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6303
6304 021226 023737 001126 001124      CMP     $BDDAT,$GDDAT ;/DID THE COUNTER ADVANCE ONCE?
6305 021234 001402                   BEQ     2$          ;/IF YES - NEXT CHECK.
6306
```

;;; \$>> ERROR << \$

```
6310 021236 104012          ERROR    12          ;/ERROR - CLOCK A - 1KHZ - PULSE
6311                                ;/NOT GENERATED WHEN 10 10KHZ PULSES
6312
```

;;; \$>> ERROR << \$

```
6316 021240 000430          BR       4$
6317 021242 012700 001747          2$:    MOV     #999.,RO      ;/GET THE NUMBER OF '1 MHZ' H PULSES
6318
6319 021246          3$:
6320                                ;/GENERATE 9 10KHZ PULSES
6321                                ;*      MOV     @ASR,$TMDAT   ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6322 021256 052737 004000 001356      BIS     #BIT11,$TMDAT
6323
6324                                ;*      MOV     $TMDAT,@ASR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6325 021274 005300          DEC     RO          ;/INORDER TO CHECK TO SEE THAT
6326 021276 001363          BNE     3$          ;/WE DON'T GENERATE ANOTHER 1KHZ PULSE.
6327
6328                                ;/READ THE COUNTER
6329
6330                                ;*      MOV     @ACR,$BDDAT   ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6331 021310 023737 001126 001124      CMP     $BDDAT,$GDDAT ;/WAS ANOTHER 1KHZ PULSE GENERATED?
6332 021316 001401                   BEQ     4$          ;/NO-GO TO NEXT TEST!
6333
6334
```

;;; \$>> ERROR << \$

```
6338 021320 104012          ERROR    12          ;/ERROR CLOCK A WE SEEM TO HAVE
6339                                ;/GENERATED A SECOND 1KHZ PULSE
6340                                ;/ON ONLY 9 10KHZ PULSES.
6341
```

;;; \$>> ERROR << \$

MAINDEC-11-DRLPG-A
DRLPG.P11 T141

MACY11 27(654) 15-DEC-77 08:29 PAGE 174
*TEST CLOCK A'S 1KHZ DIVIDER

J15

SEQ 0191

6345 021322

45:

6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399

;/#

*TEST 142 *TEST CLOCK A'S 100HZ DIVIDER
*
*IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ
*BY 10 TO GIVE US A 100HZ CLK L PULSE.
*TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*

021322 000004
021324 012737 000020 001166

021332 005037 001356

021366 012737 004000 001356

021414 052737 000413 001356

021432 012700 154360
021436

021446 052737 004000 001356

ST142: SCOPE
MOV #20,\$TIMES ;;DO 20 ITERATIONS
;/CLEAR CLOCK B.
;/CLEAR CLOCK A.
;/CLEAR A'S BUFFER + COUNT REGS.
;/DISABLE THE 1MHZ OSC.
;/ENABLE CNTR, RATE: 100HZ ;MODE.

CLR \$TMDAT
;* MOV \$TMDAT,@BSR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BSR
;* MOV \$TMDAT,@ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
;* MOV \$TMDAT,@ABR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ABR
MOV #BIT11,\$TMDAT
;* MOV \$TMDAT,@BSR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BSR
;* MOV @ASR,\$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN \$TMDAT.
BIS #401!12,\$TMDAT
;* MOV \$TMDAT,@ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
;/SET TO gENERATE ON 1MHZ PULSES
1\$: ;/GENERATE 1 1MHZ PULSE
;/HAS COUNTER ADVANCED ANY?
;* MOV @ASR,\$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN \$TMDAT.
BIS #BIT11,\$TMDAT
;* MOV \$TMDAT,@ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
;* MOV @ACR,\$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN \$BDDAT.

```
6400 021474 005737 001126          TST      $BDDAT
6401 021500 001002                BNE     10$      ;/IF SO EXIT THIS LOOP.
6402                                ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6403                                ;/OSC. THE DIVIDER COULD HAVE
6404                                ;/AND COUNT LEFT IN IT.
6405                                ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6406 021502 005200          INC      RO
6407 021504 001354          BNE     1$      ;/DONE 10000. 1MHZ PULSES?
6408                                ;/IF NOT - DO ANOTHER.
6409 021506 012737 000001 001124 10$: MOV     #1,$GDDAT ;/SET FOR ERROR TYPEOUT IF NEEDED.
6410                                ;/READ THE COUNTER.
6411
6412                                ;*
6413                                MOV     @ACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6414
6415 021524 023737 001126 001124    CMP     $BDDAT,$GDDAT ;/DID THE COUNTER ADVANCE ONCE?
6416 021532 001402                BEQ     2$      ;/IF YES - NEXT CHECK.
6417
```

;;; \$>> ERROR <<\$

```
6421 021534 104012                ERROR    12      ;/ERROR - CLOCK A - 100HZ - PULSE
6422                                ;/NOT GENERATED WHEN 10 1KHZ PULSES
6423
```

;;; \$>> ERROR <<\$

```
6427 021536 000430                BR      4$
6428 021540 012700 023417          2$:    MOV     #9999.,RO ;/GET THE NUMBER OF '1 MHZ' H PULSES
6429
6430 021544                          3$:    ;/GENERATE 9 1KHZ PULSES
6431
6432                                ;*
6433 021554 052737 004000 001356    MOV     @ASR,$TMDAT ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6434                                BIS     #BIT11,$TMDAT
6435                                ;*
6436 021572 005300          MOV     $TMDAT,@ASR ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6437 021574 001363          DEC     RO ;/INORDER TO CHECK TO SEE THAT
6438                                BNE     3$ ;/WE DON'T GENERATE ANOTHER 100HZ PULSE.
6439                                ;/READ THE COUNTER
6440
6441                                ;*
6442 021606 023737 001126 001124    MOV     @ACR,$BDDAT ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
6443 021614 001401          CMP     $BDDAT,$GDDAT ;/WAS ANOTHER 100HZ PULSE GENERATED?
6444                                BEQ     4$ ;/NO-GO TO NEXT TEST!
6445
```

;;; \$>> ERROR <<\$

```
6449 021616 104012                ERROR    12      ;/ERROR CLOCK A WE SEEM TO HAVE
6450                                ;/GENERATED A SECOND 100HZ PULSE
6451                                ;/ON ONLY 9 1KHZ PULSES.
6452
```

;;; \$>> ERROR <<\$

6456 021620
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475 021620 000004
6476 021622 012737 000020 001166
6477
6478
6479
6480
6481
6482
6483
6484
6485 021630 005037 001356
6486
6487
6488
6489
6490
6491
6492 021664 012737 004040 001356
6493
6494
6495
6496
6497 021712 052737 000004 001356
6498
6499
6500 021730 005237 001356
6501
6502
6503 021744 012700 177766
6504
6505 021750
6506
6507

4\$:

```
*****  
*TEST 143 *TEST CLOCK B'S 100KHZ DIVIDER  
*  
*IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ  
*BY 10 TO GIVE US A 100HZ CLK L PULSE.  
*TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND  
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ  
*PULSES.  
*THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE  
*SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.  
*  
*  
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"  
*  
*****
```

```
ST143: SCOPE  
MOV #20,$TIMES ;;DO 20 ITERATIONS  
;  
;/CLEAR CLOCK B.  
;/CLEAR CLOCK A.  
;  
;/CLEAR B'S BUFFER + COUNT REGS.  
;/DISABLE THE 1MHZ OSC.  
;/RATE: 100KHZ  
;/ENABLE CLOCK B.  
CLR $TMDAT  
;* MOV $TMDAT,$BSR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR  
;* MOV $TMDAT,$ASR ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR  
;* MOV $TMDAT,$BBR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BBR  
MOV #BIT11!BITS,$TMDAT  
;* MOV $TMDAT,$BSR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR  
;* MOV $BSR,$TMDAT ;/READ DEVICE REG BSR,PUT DATA IN $TMDAT.  
BIS #4,$TMDAT  
;* MOV $TMDAT,$BSR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR  
INC $TMDAT  
;* MOV $TMDAT,$BSR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR  
MOV #-10.,R0 ;/SET TO GENERATE 10. 1MHZ PULSES  
1$:  
;/GENERATE 1 1MHZ PULSE  
;/HAS THE COUNTER ADVANCED?
```

```

6508      021760  052737  004000  001356  ;*      MOV      @ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6509      BIS      @BIT11,$TMDAT
6510
6511      ;*      MOV      $TMDAT,@ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6512
6513      ;*      MOV      @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6514      022006  005737  001126  TST      @BDDAT
6515      022012  001002  BNE      10$      ;/EXIT LOOP IF SO.
6516      ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6517      ;/ OSC. THE DIVIDER COULD HAVE
6518      ;/ HAD ANY COUNT IN IT.
6519      ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6520
6521      022014  005200  INC      RO          ;/DONE 10. 1MHZ PULSES?
6522      022016  001354  BNE      1$      ;/IF NOT - DO ANOTHER.
6523
6524      022020  012737  000001  001124  10$:    MOV      #1,$GDDAT      ;/SET FOR ERROR TYPEOUT IF NEEDED.
6525
6526      ;/READ THE COUNTER
6527
6528      ;*      MOV      @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6529
6530      022036  023737  001126  001124  CMP      $BDDAT,$GDDAT ;/DID THE COUNTER ADVANCE ONCE?
6531      022044  001402  BEQ      2$      ;/IF YES - NEXT CHECK
6532

```

;;;\$>> ERROR <<\$

```

6536      022046  104015      ERROR  1$      ;/ERROR - CLOCK B - 100KHZ - PULSE
6537      ;/NOT GENERATED WHEN 10 1MHZ PULSE
6538      ;/WERE GENERATED.
6539

```

;;;\$>> ERROR <<\$

```

6543      022050  000430      BR      4$
6544
6545      022052  012700  177767  2$:    MOV      #-9.,RO ;/GET THE NUMBER OF "1 MHZ" H PULSES
6546      ;/NEED TO GIVE 9 1MHZ PULSES
6547      022056      3$:
6548
6549      ;*      MOV      @ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6550      022066  052737  004000  001356  BIS      @BIT11,$TMDAT
6551
6552      ;*      MOV      $TMDAT,@ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6553      022104  005200  INC      RO          ;/IN ORDER TO CHECK TO SEE THAT
6554      022106  001363  BNE      3$      ;/WE DON'T GENERATE ANOTHER 100KHZ PULSE
6555
6556
6557      ;*      MOV      @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6558      022120  023737  001126  001124  CMP      $BDDAT,$GDDAT ;/WAS ANOTHER 100KHZ PULSE GENERATED?
6559      022126  001401  BEQ      4$      ;/NO - GO TO NEXT CHECK.
6560
6561

```

::: \$>> ERROR << \$

6565 022130 104015 ERROR 15 ;/ERROR CLOCK B WE SEEM TO HAVE
6566 ;/GENERATED A SECOND 100KHZ PULSE
6567 ;/ON ONLY 9 1MHZ PULSES.
6568

::: \$>> ERROR << \$

6572 022132

4S:

6573
6574 : *****
6575 *TEST 144 *TEST CLOCK B'S 10KHZ DIVIDER
6576 *
6577 +IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ
6578 +BY 10 TO GIVE US A 100HZ CLK L PULSE.
6579 +TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
6580 *PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ
6581 *PULSES.
6582 *THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE
6583 *SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.
6584 *
6585 *
6586 * PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
6587 *
6588 : *****

6589 022132 000004
6590 022134 012737 000020 001166 ST144: SCOPE
6591 MOV #20,\$TIMES ;;DO 20 ITERATIONS
6592 ;/CLEAR CLOCK B.
6593 ;/CLEAR CLOCK A.
6594
6595 ;/CLEAR B'S BUFFER + COUNT REGS.
6596 ;/DISABLE THE 1MHZ OSC.
6597 ;/RATE: 10KHZ
6598 ;/ENABLE CLOCK B.
6599 022142 005037 001356 CLR \$TMDAT
6600
6601 ;* MOV \$TMDAT,\$BSR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BSR
6602 ;* MOV \$TMDAT,\$ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
6603 ;* MOV \$TMDAT,\$BSR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BBR
6604 ;* MOV \$TMDAT,\$BBR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BBR
6605 022176 012737 004040 001356 MOV \$TMDAT,\$BBR
6606 MOV #BIT11!BITS,\$TMDAT
6607 ;* MOV \$TMDAT,\$BSR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BSR
6608 ;* MOV \$BSR,\$TMDAT ;/READ DEVICE REG BSR,PUT DATA IN \$TMDAT.
6609 ;* BIS #6,\$TMDAT
6610 022224 052737 000006 001356
6611 ;* MOV \$TMDAT,\$BSR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BSR
6612 ;* INC \$TMDAT
6613 022242 005237 001356
6614
6615


```
6670
6671
6672 022432 023737 001126 001124 ;* MOV    @BCR, $BDDAT   ;/READ DEVICE REG BCR, PUT DATA IN $BDDAT.
6673 022440 001401                      CMP    $BDDAT, $GDDAT ;/WAS ANOTHER 10KHZ PULSE GENERATED?
6674                                      BEQ    45               ;/NO - GO TO NEXT CHECK.
6675
```

```
::: $$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$
```

```
6679 022442 104015                      ERROR   15              ;/ERROR CLOCK B WE SEEM TO HAVE
6680                                         ;/GENERATED A SECOND 10KHZ PULSE
6681                                         ;/ON ONLY 9 100KHZ PULSES.
6682
```

```
::: $$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$
```

```
6686 022444                               45:
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
```

```
.....
*TEST 145 *TEST CLOCK B'S 1KHZ DIVIDER
*
+IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ
+BY 10 TO GIVE US A 100HZ CLK L PULSE.
+TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
*PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ
*PULSES.
*THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE
*SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.
*
*
* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
*
.....
```

```
6703 022444 000004
6704 022446 012737 000020 001166 ST145: SCOPE
6705                                MOV    #20, $TIMES   ;;DO 20 ITERATIONS
6706
6707                                ;/CLEAR CLOCK B.
6708                                ;/CLEAR CLOCK A.
6709
6710                                ;/CLEAR B'S BUFFER + COUNT REGS.
6711                                ;/DISABLE THE 1MHZ OSC.
6712                                ;/RATE: 1KHZ
6713 022454 005037 001356          CLR    $TMDAT
6714
6715                                ;* MOV    $TMDAT, @BSR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6716                                ;* MOV    $TMDAT, @ASR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6717
6718                                ;* MOV    $TMDAT, @BBR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG BBR
6719 022510 012737 004040 001356    MOV    @BIT11!BITS, $TMDAT
6720
6721                                ;* MOV    $TMDAT, @BSR   ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6722
6723
```



```

6724
6725 022536 052737 000010 001356 ;*  MOV  @BSR,$TMDAT      ;/READ DEVICE REG BSR,PUT DATA IN $TMDAT.
6726                      ;*  BIS  #10,$TMDAT
6727
6728 022554 005237 001356           ;*  MOV  $TMDAT,@BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6729                      ;*  INC  $TMDAT
6730
6731 022570 012700 176030           ;*  MOV  $TMDAT,@BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6732                      ;*  MOV  #-1000.,RO      ;/SET TO GENERATE 1000. 1MHZ PULSES
6733
6734 022574                    1$:      ;/GENERATE 1 1MHZ PULSE
6735                      ;/HAS THE COUNTER ADVANCED?
6736
6737 022604 052737 004000 001356 ;*  MOV  @ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6738                      ;*  BIS  @BIT11,$TMDAT
6739
6740                      ;*  MOV  $TMDAT,@ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6741
6742 022632 005737 001126           ;*  MOV  @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6743 022636 001002                    TST  $BDDAT
6744                      ;*  BNE  10$
6745                      ;/EXIT LOOP IF SO.
6746                      ;/NOTE: WHEN WE DISABLED THE 1 MHZ.
6747                      ;/      OSC. THE DIVIDER COULD HAVE
6748                      ;/      HAD ANY COUNT IN IT.
6749                      ;/AFTER THIS LOOP, WE SHOULD BE SUNK.
6750 022640 005200                    INC  RO                  ;/DONE 1000. 1MHZ PULSES?
6751 022642 001354                    BNE  1$                  ;/IF NOT - DO ANOTHER.
6752 022644 012737 000001 001124 10$:  MOV  #1,$GDDAT           ;/SET FOR ERROR TYPEOUT IF NEEDED.
6753                      ;/READ THE COUNTER
6754
6755                      ;*  MOV  @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6756
6757 022662 023737 001126 001124      CMP  $BDDAT,$GDDAT      ;/DID THE COUNTER ADVANCE ONCE?
6758 022670 001402                    BEQ  2$                  ;/IF YES - NEXT CHECK
6759
6760 ;:; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
6764 022672 104015                    ERROR  15                ;/ERROR - CLOCK B - 1KHZ - PULSE
6765                      ;/NOT GENERATED WHEN 10 10KHZ PULSE
6766                      ;/WERE GENERATED.
6767 ;:; $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$>> ERROR << $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$

6771 022674 000430                    BR   4$
6772
6773 022676 012700 176031            2$:  MOV  #-999.,RO        ;/GET THE NUMBER OF "1 MHZ" H PULSES
6774 022702                    3$:
6775                      ;/NEED TO GIVE 9 10KHZ PULSES
6776
6777                      ;*  MOV  @ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.

```

```

6778 022712 052737 004000 001356      BIS      #BIT11,$TMDAT
6779
6780 ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6781 022730 005200      INC      RO      ;/ IN ORDER TO CHECK TO SEE THAT
6782 022732 001363      BNE      3$      ;/ WE DON'T GENERATE ANOTHER 1KHZ PULSE
6783
6784
6785 ;*      MOV      @BCR,$BDDAT      ;/ READ DEVICE REG BCR, PUT DATA IN $BDDAT.
6786 022744 023737 001126 001124      CMP      $BDDAT,$GDDAT ;/ WAS ANOTHER 1KHZ PULSE GENERATED?
6787 022752 001401      BEQ      4$      ;/ NO - GO TO NEXT CHECK.
6788
6789

```

::: \$ ERROR << \$

```

6793 022754 104015      ERROR      15      ;/ ERROR CLOCK B WE SEEM TO HAVE
6794 ;/ GENERATED A SECOND 1KHZ PULSE
6795 ;/ ON ONLY 9 10KHZ PULSES.
6796

```

::: \$ ERROR << \$

```

6800 022756      4$:
6801
6802 ;: *****
6803 ;* TEST 146      *TEST CLOCK B'S 100HZ DIVIDER
6804 ;*
6805 ;* IN THIS TEST WE'LL SEE IF THE 100HZ DIVIDER WILL DIVIDE 1KHZ
6806 ;* BY 10 TO GIVE US A 100HZ CLK L PULSE.
6807 ;* TO DO THIS, WE'LL DISABLE THE REGULAR 1MHZ CLK PULSE AND
6808 ;* PULSES THAT IN TURN SHOULD DIVIDE BY TEN TO GIVE US ONE 100HZ
6809 ;* PULSES.
6810 ;* THEN WE'LL GENERATE 9 MORE 1KHZ PULSES AND MAKE
6811 ;* SURE THAT WE DON'T GET ANOTHER 100HZ PULSE.
6812 ;*
6813 ;*
6814 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF A"
6815 ;*
6816 ;: *****
6817 022756 000004      †ST146: SCOPE
6818 022760 012737 000020 001166      MOV      #20,$TIMES      ;; DO 20 ITERATIONS
6819
6820 ;/ CLEAR CLOCK B.
6821 ;/ CLEAR CLOCK A.
6822
6823 ;/ CLEAR B'S BUFFER + COUNT REGS.
6824 ;/ DISABLE THE 1MHZ OSC.
6825 ;/ RATE: 100HZ
6826 ;/ ENABLE CLOCK B.
6827 022766 005037 001356      CLR      $TMDAT
6828
6829 ;*      MOV      $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
6830 ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6831

```



```

6886
6887 023210 012700 154361      2$:      MOV      #-9999.,RO      ;/GET THE NUMBER OF "1 MHZ" H PULSES
6888                                         ;/NEED TO GIVE 9 1KHZ PULSES
6889 023214                          3$:
6890
6891 ;*      MOV      @ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
6892 023224 052737 004000 001356      BIS      @BIT11,$TMDAT
6893
6894 ;*      MOV      $TMDAT,@ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
6895 023242 005200      INC      RO      ;/IN ORDER TO CHECK TO SEE THAT
6896 023244 001363      BNE      3$      ;/WE DON'T GENERATE ANOTHER 100HZ PULSE
6897
6898 ;*      MOV      @BCR,$BDDAT      ;/READ DEVICE REG BCR,PUT DATA IN $BDDAT.
6899 023256 023737 001126 001124      CMP      $BDDAT,$GDDAT      ;/WAS ANOTHER 100HZ PULSE GENERATED?
6900 023264 001401      BEQ      4$      ;/NO - GO TO NEXT CHECK.
6901
6902
6903

```

::: \$ > ERROR << \$

```

6907 023266 104015      ERROR      15      ;/ERROR CLOCK B WE SEEM TO HAVE
6908                                         ;/GENERATED A SECOND 100HZ PULSE
6909                                         ;/ON ONLY 9 1KHZ PULSES.
6910

```

::: \$ > ERROR << \$

```

6914 023270      4$:
6915
6916                      .SBTTL
6917
6918                      .SBTTL  END OF PASS ROUTINE
6919
6920
6921                      ;:*****
6922                      ;*INCREMENT THE PASS NUMBER ($PASS)
6923                      ;*TYPE "END PASS"
6924                      ;*IF THERES A MONITOR GO TO IT
6925                      ;*IF THERE ISN'T JUMP TO LOOP
6926                      ;*IF IT IS DESIRED TO HAVE A BELL INDICATE THE "END OF PASS" LOCATION
6927                      ;*$SENDMG CAN BE CHANGED TO 7.
6928
6929 $EOP:
6930 023270 000240      NOP
6931 023272 005037 001102      CLR      $TSTNM      ;: ZERO THE TEST NUMBER
6932 023276 005037 001166      CLR      $TIMES      ;: ZERO THE NUMBER OF ITERATIONS
6933 023302 005237 001210      INC      $PASS      ;: INCREMENT THE PASS NUMBER
6934 023306 042737 100000 001210      BIC      #100000,$PASS ;: DON'T ALLOW A NEG. NUMBER
6935 023314 005327      DEC      (PC)+      ;: LOOP?
6936 023316 000001      SEOPCT: .WORD 1
6937 023320 003015      BGT      $DOAGN      ;: YES
6938 023322 012737      MOV      (PC)+,@(PC)+ ;: RESTORE COUNTER
6939 023324 000001      SENDCT: .WORD 1

```

```

6940 023326 023316          $EOpCT
6941 023330 104401 023363  TYPE          $ENDMG          ;; TYPE "END PASS"
6942 023334 013700 000042  SGE142: MOV      J#42,R0          ;; GET MONITOR ADDRESS
6943 023340 001405          BEQ      $DOAGN          ;; BRANCH IF NO MONITOR
6944 023342 000005          RESET          ;; CLEAR THE WORLD
6945 023344 004710          SENDAD: JSR     PC,(R0)          ;; GO TO MONITOR
6946 023346 000240          NOP          ;; SAVE ROOM
6947 023350 000240          NOP          ;; FOR
6948 023352 000240          NOP          ;; ACT11
6949 023354          SDOAGN:          ;;
6950 023354 000137          JMP     J(PC)+          ;; RETURN
6951 023356 002310          $RTNAD: .WORD   LOOP
6952 023360 377 377 000          $ENULL: .BYTE  -1,-1,0          ;; NULL CHARACTER STRING
6953 023363 015 042412 042116          $ENDMG: .ASCIZ  <15><12>/END PASS/
6954 023370 050040 051501 000123
6955          .SBTTL *
6956          .SBTTL * SPECIAL I/O SIGNAL TESTS
6957          .SBTTL *
6958
6959
6960
6961          .SBTTL * "STP2 OUT" TO "SCHMITT TRIG 1 IN" TESTS
6962          ;*
6963          ;* THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND
6964          ;* PROVIDING SCOPE LOOP CAPABILITIES FOR "STP2 OUT" L
6965          ;* AND "SCHMITT TRIG 1" IN.
6966          ;*
6967          ;* WHEN YOU LOAD AND START AT LOCATION 210, PROGRAM
6968          ;* CONTROL IS TRANSFERRED HERE. "STP2 OUT" L PULSES ARE
6969          ;* GENERATED BY "LO STAT A HI" H + "BD10" H (MAIN. STP2).
6970          ;* PIN V ("STP2 OUT") IS WIRED TO PIN LL (SCHMITT TRIG1) FOR
6971          ;* THIS TEST. "STP2 OUT" PULSES ARE RECEIVED AS "SCHMITT TRIG 1"
6972          ;* PULSES WHICH SET CLOCK A'S STATUS REGISTER BIT 15.
6973          ;* IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIC.
6974          ;* AND ERROR SWITCH REGISTER OPTIONS ARE USED.
6975          ;* AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE
6976          ;* TEST. SW13=1 WILL INHIBIT THIS FEATURE.
6977          ;*
6978          ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
6979          ;*
6980          ;*
6981          ;* YOU MUST WIRE PINS DD AND LL OF J1 TOGETHER.
6982          ;*
6983          ;* LOGIC TEST (L + S 200) SHOULD BE RUN FIRST.
6984          ;*
6985
6986 023376          LS210:
6987
6988 023376 005037 001104          1$: CLR      $ICNT          ;/CLEAR ITERATION COUNT
6989 023402 012737 177704 001210          MOV     #-60.,$PASS          ;/SET PASS COUNT.
6990          ;/NOTE: PASS COUNT USED ONLY
6991          ;/ TO DETECT 60 PASSES SO
6992          ;/ IT CAN GENERATE A CRLF.
6993          ;/ AFTER CRLF IT WILL BE ZEROED.
    
```

```

6994                                     ; / CLEAR CLOCK A.
6995 023410                               ; / CLEAR CLOCK B.
6996 023410 005037 001356                CLR    $TMDAT
6997                                     ;
6998                                     ; *   MOV    $TMDAT, @ASR      ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
6999                                     ; *   MOV    $TMDAT, @BSR      ; / PUT DATA FROM $TMDAT TO DEVICE REG BSR
7000                                     ;
7001                                     ;
7002                                     ;
7003                                     ; GENERATE AN "STP2 OUT" PULSE
7004                                     ; AT THIS POINT YOU SHOULD
7005                                     ; SEE AN OUTPUT AT PIN V.
7006                                     ; PIN V SHOULD BE WIRED TO
7007                                     ; PIN LL FOR "SCHMITT TRIG 1" IN.
7008                                     ;
7009                                     ; IS "ST1 FLAG" BIT 15 IN CLOCK
7010                                     ; A'S CSR SET?
7011                                     ;
7012                                     ; *   MOV    @ASR, $TMDAT    ; / READ DEVICE REG ASR, PUT DATA IN $TMDAT.
7013                                     ; *   MOV    @ASR, $TMDAT    ; / READ DEVICE REG ASR, PUT DATA IN $TMDAT.
7014                                     ; *   MOV    @ASR, $TMDAT    ; / READ DEVICE REG ASR, PUT DATA IN $TMDAT.
7015 023454 052737 002000 001356        BIS    #BIT10, $TMDAT
7016                                     ;
7017                                     ; *   MOV    $TMDAT, @ASR      ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
7018 023472 032737 100000 001356        BIT    #BIT15, $TMDAT
7019                                     ; *   MOV    $TMDAT, @ASR      ; / PUT DATA FROM $TMDAT TO DEVICE REG ASR
7020                                     ; BR IF YES TO 3$:
7021 023510 001001                        BNE    3$
7022
7023

```

::: \$ > ERROR << \$

```

7027
7028 023512 104000                        ERROR      ; ERROR "SCHMITT TRIG 1" IN NOT
7029                                     ; RECEIVED. HAVE YOU WIRED IT RIGHT?
7030

```

::: \$ > ERROR << \$

```

7034 023514                               3$:
7035
7036 023514 032777 020000 155416        BIT    #BIT13, @SWR      ; / INHIBIT "*" TYPEOUT?
7037 023522 001332                        BNE    2$              ; / YES - IGNORE ANY UPDATES.
7038
7039 023524 005237 001104                INC    $ICNT           ; / UPDATE COUNT.
7040 023530 001327                        BNE    2$              ; / IF NOT DONE 65,324 TIMES,
7041                                     ; / DO IT AGAIN.
7042
7043 023532 104401 023540                TYPE   ,65$           ; : TYPE ASCIZ STRING
7044 023536 000401                        BR     ,64$           ; : GET OVER THE ASCIZ
7045                                     ; : 65$: .ASCIZ ***
7046 023542                               64$:
7047

```

```

7048 023542 005237 001210      INC      $PASS      ;/DONE 60 PASSES?
7049 023546 100720              BMI      2$          ;/NO - NO NEED FOR CR,LF.
7050 023550 104401 023556      TYPE     ,67$       ;:TYPE ASCIZ STRING
7051 023554 000402              BR       66$        ;:GET OVER THE ASCIZ
7052                                     ;:67$: .ASCIZ <15><12>##
7053 023562                                     66$:
7054 023562 000705              BR       1$
7055
7056
7057 .SBTTL      ;*      "STP1 OUT" TO "SCHMITT TRIG 2" H TESTS
7058           ;*
7059           ;* THIS IS A SPECIAL TEST SECTION DEVOTED FOR TESTING AND
7060           ;* PROVIDING SCOPE LOOP CAPABILITIES FOR "STP1 OUT" AND
7061           ;* "SCHMITT TRIG2" IN.
7062           ;*
7063           ;* WHEN YOU LOAD AND START AT LOCATION 214, PROGRAM
7064           ;* CONTROL IS TRANSFERRED HERE. "STP1 OUT" L PULSES ARE
7065           ;* GENERATED BY "LD STAT A HI" + "BD12" H (MAIN ST1).
7066           ;* PIN DD ("STP1 OUT") IS WIRED TO PIN BB ("SCHMITT
7067           ;* TRIG 2") FOR THIS TEST. "STP1 OUT" PULSES ARE RECEIVED AS
7068           ;* "SCHMITT TRIG 2" PULSES WHICH WILL CLEAR CLOCK A'S
7069           ;* COUNT REGISTER IF MODE 3 IS SELECTED.
7070           ;* IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIC.
7071           ;* AND ERROR SWITCH REGISTER OPTIONS ARE USED.
7072           ;* AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH
7073           ;* THE TEST. SW13=1 WILL INHIBIT THIS FEATURE.
7074           ;*
7075           ;*
7076           ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
7077           ;*
7078           ;*
7079           ;* YOU MUST WIRE PINS DD AND BB OF J1 TOGETHER.
7080           ;*
7081           ;* LOGIC TESTS (L + S AT 200) SHOULD BE RUN FIRST.
7082           ;*
7083 023564      LS214:
7084
7085 023564 005037 001104      1$: CLR      $ICNT      ;/CLEAR ITERATION COUNT
7086 023570 012737 177704 001210  MOV     #-60.,$PASS ;/SET PASS COUNT.
7087                                     ;/NOTE: PASS COUNT USED ONLY
7088                                     ;/ TO DETECT 60 PASSES SO
7089                                     ;/ IT CAN GENERATE A CRLF.
7090                                     ;/ AFTER CRLF IT WILL BE ZEROED.
7091                                     ;/CLEAR CLOCK A.
7092 023576      2$:                                     ;/CLEAR CLOCK B.
7093 023576 005037 001356      CLR     $TMDAT
7094
7095           ;* MOV     $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7096           ;*
7097           ;* MOV     $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
7098
7099           ;LOAD ALL ONES TO CLK A'S BUFFER + COUNT REG.
7100           ;SELECT MODE 3.
7101           ;GENERATE A "STP1 OUT" PULSE.

```

```

7102                                     ; AT THIS POINT WE SHOULD SEE AN
7103                                     ; OUTPUT AT PIN DD. PIN DD SHOULD
7104                                     ; BE WIRED TO PIN BB FOR
7105                                     ; "SCHMITT TRIG 2" IN. THIS SHOULD
7106                                     ; CAUSE AN "STP2" WHICH WILL CLEAR
7107                                     ; CLOCK A'S COUNT REGISTER.
7108 023622 012737 177777 001356      MOV   #-1,$TMDAT
7109                                     ;*
7110                                     ;/ PUT DATA FROM $TMDAT TO DEVICE REG ABR
7111 023640 005037 001356              MOV   $TMDAT,$ABR
7112 023644 012737 001400 001356      CLR   $TMDAT
7113                                     ;*
7114                                     ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7115                                     ;*
7116                                     ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
7117 023672 052737 010000 001356      MOV   $ASR,$TMDAT
7118                                     ;*
7119                                     ; WAS THE COUNT REGISTER CLEARED?
7120                                     ;*
7121                                     ;/READ DEVICE REG ACR,PUT DATA IN $BDDAT.
7122 023720 005737 001126              MOV   $ACR,$BDDAT
7123                                     ;*
7124 023724 001401                      TST   $BDDAT
7125                                     ; IF YES BR 3$.
7126

```

::; \$) ERROR (< \$

```

7130 023726 104000                   ERROR      ; ERROR "SCHMITT TRIG 2" IN NOT
7131                                     ; RECEIVED. HAVE YOU WIRED IT RIGHT?
7132

```

::; \$) ERROR (< \$

```

7136 023730                        3$:
7137
7138 023730 032777 020000 155202      BIT   #BIT13,$SWR      ;/INHIBIT "*" TYPEOUT?
7139 023736 001317                    BNE   2$                ;/YES - IGNORE ANY UPDATES.
7140
7141 023740 005237 001104              INC   $ICNT            ;/UPDATE COUNT.
7142 023744 001314                    BNE   2$                ;/IF NOT DONE 65,324 TIMES,
7143                                     ;/DO IT AGAIN.
7144
7145 023746 104401 023754              TYPE  65$              ;; TYPE ASCIZ STRING
7146 023752 000401                    BR    64$              ;; GET OVER THE ASCIZ
7147                                     ;; 65$:
7148 023756                          .ASCIZ ***
7149                                     64$:
7150 023756 005237 001210              INC   $PASS           ;/DONE 60 PASSES?
7151 023762 100705                    BMI   2$                ;/NO - NO NEED FOR CR,LF.
7152 023764 104401 023772              TYPE  67$             ;; TYPE ASCIZ STRING
7153 023770 000402                    BR    66$             ;; GET OVER THE ASCIZ
7154                                     ;; 67$:
7155 023776                          .ASCIZ <15><12>##
7156                                     66$:

```


7156 023776 000672

BR 15

.SBTTL * "SCHMITT TRIG 3" IN, "ST3 OUT" TESTS

;* THIS IS A SPECIAL SECTION DEVOTED FOR TESTING AND
;* PROVIDING SCOPE LOOP CAPABILITIES FOR "SCHMITT TRIG 3"
;* AND "ST3 OUT".
;* WHEN YOU LOAD AND START AT LOCATION 220, PROGRAM
;* CONTROL IS TRANSFERRED HERE. "STP2" PULSES ARE GENERATED
;* BY "LD STAT A H," + "BD10" H (MAIN STP2). PIN V ("STP2 OUT")
;* IS WIRED TO PIN T ("SCHMITT TRIG 3"). "SCHMITT TRIG 3" PULSES
;* GIVE US "ST3 OUT" PULSES. PIN L ("ST3 OUT") IS WIRED
;* TO PIN LL ("SCHMITT TRIG1") AND "SCHMITT TRIG 1" WILL SET
;* CLOCK A'S STATUS REGISTER BIT 15.
;* IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIC.
;* AND ERROR SWITCH REGISTER OPTIONS ARE USED.
;* AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE
;* TEST. SW13=1 WILL INHIBIT THIS FEATURE.
;*

;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
;*

;* YOU MUST WIRE PINS DD TO T OF J1 TOGETHER, AS WELL AS
;* PINS L TO BB OF J1 TOGETHER.
;* TESTS LS210 AND LS214 SHOULD BE RUN FIRST.
;*

7185 024000

LS220:

7188 024000 005037 001104
7189 024004 012737 177704 001210

15: CLR \$ICNT ;/CLEAR ITERATION COUNT
MOV #-60., \$PASS ;/SET PASS COUNT.
;/NOTE: PASS COUNT USED ONLY
;/ TO DETECT 60 PASSES SO
;/ IT CAN GENERATE A CRLF.
;/ AFTER CRLF IT WILL BE ZEROED.
;/CLEAR CLOCK A.
;/CLEAR CLOCK B.

7195 024012
7196 024012 005037 001356

25: CLR \$TMDAT
;* MOV \$TMDAT, @ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
;* MOV \$TMDAT, @BSR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG BSR
;/GENERATE A "STP2 OUT" PULSE.

7202 024036 005037 001356

CLR \$TMDAT
;* MOV @ASR, \$TMDAT ;/READ DEVICE REG ASR, PUT DATA IN \$TMDAT.
BIS #BIT12!BIT9, \$TMDAT

7206 024052 052737 011000 001356

;* MOV \$TMDAT, @ASR ;/ PUT DATA FROM \$TMDAT TO DEVICE REG ASR
;AT THIS POINT YOU SHOULD SEE AN

7207
7208
7209


```

7264      ;*("A EVENT OUT") IS WIRED TO PIN LL ("SCHMITT TRIG 1")
7265      ;*"SCHMITT TRIG 1" PULSES WILL SET CLOCK A'S CSR BIT 15.
7266      ;*IF AN ERROR IS DETECTED, NORMAL ERROR REPORTING TECHNIQ.
7267      ;*AND ERROR SWITCH REGISTER OPTIONS ARE USED.
7268      ;*AN "*" IS TYPED AFTER EACH 65,324 LOOPS THROUGH THE TEST.
7269      ;*SW13=1 WILL INHIBIT THIS FEATURE.
7270      ;*
7271      ;*
7272      ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD STAT B"
7273      ;*
7274      ;*
7275      ;* YOU MUST WIRE PINS VV AND BB OF J1 TOGETHER.
7276      ;*
7277      ;* TEST LS210 SHOULD BE RUN FIRST.
7278      ;*
7279      024160      LS224:
7280
7281      024160      005037      001104      1$:      CLR      $ICNT      ;/CLEAR ITERATION COUNT
7282      024164      012737      177704      001210      MOV      #-60.,$PASS      ;/SET PASS COUNT.
7283      ;/NOTE: PASS COUNT USED ONLY
7284      ;/      TO DETECT 60 PASSES SO
7285      ;/      IT CAN GENERATE A CRLF.
7286      ;/      AFTER CRLF IT WILL BE ZEROED.
7287      ;/CLEAR CLOCK A.
7288      024172      2$:      CLR      $TMDAT      ;/CLEAR CLOCK B.
7289      024172      005037      001356
7290
7291      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7292      ;*
7293      ;*      MOV      $TMDAT,$BSR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
7294      ;*
7295      ;/PRELOAD CLOCK A'S BUFFER + COUNT REGS.
7296      024216      012737      177777      001356      MOV      #-1,$TMDAT
7297      ;*
7298      ;*      MOV      $TMDAT,$ABR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ABR
7299      ;*
7300      ;/RATE: 1MHZ, ENABLE COUNTER
7301      024234      012737      001003      001356      MOV      #1003,$TMDAT
7302      ;*
7303      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7304      ;*
7305      024252      3$:
7306      ;*
7307      ;*      MOV      $ASR,$TMDAT      ;/READ DEVICE REG ASR,PUT DATA IN $TMDAT.
7308      024262      032737      000040      001356      BIT      #BIT05,$TMDAT
7309      ;*
7310      ;*      MOV      $TMDAT,$ASR      ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7311      024300      001764      BEQ      3$      ;NO - THEN WAIT FOR IT.
7312      ;/OVERFLOW SHOULD GO OUT AS
7313      ;/"A EVENT OUT" YOU SHOULD SEE
7314      ;/AN OUTPUT AT PIN VV.
7315      ;/THIS IN TURN IS BROUGHT
7316      ;/IN AS "SCHMITT TRIG 1" IN TO
7317      ;/SET CLOCK A'S CSR BIT 15.

```



```

7372 ;*
7373 ;*
7374 ;* PROBABLE SYNC POINT FOR THIS TEST:: "LD BUFF B"
7375 ;*
7376 ;* YOU MUST WIRE PINS TT AND BB OF J1 TOGETHER.
7377 ;*
7378 ;* TEST LS210 SHOULD BE RUN FIRST.
7379 ;*
7380
7381 024372 LS230:
7382
7383 024372 005037 001104 1$: CLR $ICNT ;/CLEAR ITERATION COUNT
7384 024376 012737 177704 001210 MOV #-60.,$PASS ;/SET PASS COUNT.
7385 ;/NOTE: PASS COUNT USED ONLY
7386 ;/ TO DETECT 60 PASSES SO
7387 ;/ IT CAN GENERATE A CRLF.
7388 ;/ AFTER CRLF IT WILL BE ZEROED.
7389 ;/CLEAR CLOCK A.
7390 024404 2$: ;/CLEAR CLOCK B.
7391 024404 005037 001356 CLR $TMDAT
7392
7393 ;* MOV $TMDAT,$ASR ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7394 ;* MOV $TMDAT,$BSR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
7395 ;/PRELOAD CLOCK B'S BUFFER + COUNT REGS.
7396
7397 024430 012737 177777 001356 MOV #-1,$TMDAT
7398
7399 ;* MOV $TMDAT,$BBR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BBR
7400 024446 012737 001000 001356 MOV #1000,$TMDAT
7401 ;* MOV $TMDAT,$ASR ;/ PUT DATA FROM $TMDAT TO DEVICE REG ASR
7402 ;/RATE: 1MHZ, ENABLE COUNTER
7403 ;/HAS AN OVERFLOW OCCURRED?
7404
7405 024464 012737 000003 001356 MOV #3,$TMDAT
7406
7407 ;* MOV $TMDAT,$BSR ;/ PUT DATA FROM $TMDAT TO DEVICE REG BSR
7408 024502 3$: ;/READ DEVICE REG BSR,PUT DATA IN $TMDAT.
7409 ;* MOV $BSR,$TMDAT
7410 024512 032737 000200 001356 BIT #BIT07,$TMDAT
7411 024520 001770 BEQ 3$ ;/NO -THEN WAIT FOR IT.
7412 ;/OVERFLOW SHOULD GO OUT AS
7413 ;/"B EVENT OUT". YOU SHOULD SEE
7414 ;/AN OUTPUT AT PIN TT.
7415 ;/THIS IN TURN IS BROUGHT
7416 ;/IN AS "SCHMITT TRIG 1" IN TO
7417 ;/SET CLOCK A'S CSR BIT 15.
7418
7419 ;/DID CSR BIT 15 SET?
7420
7421
7422
7423
7424 ;* MOV $ASR,$BDDAT ;/READ DEVICE REG ASR,PUT DATA IN $BDDAT.
7425

```



```

7534
7535
7536
7537
7538
7539
7540 024766 017646 000000
7541 024772 116637 000001 025211
7542 025000 112637 025213
7543 025004 062716 000002
7544 025010 000406
7545 025012 112737 000001 025211
7546 025020 112737 000006 025213
7547 025026 112737 000005 025210
7548 025034 010346
7549 025036 010446
7550 025040 010546
7551 025042 113704 025213
7552 025046 005404
7553 025050 062704 000006
7554 025054 110437 025212
7555 025060 113704 025211
7556 025064 015605 000012
7557 025070 005003
7558 025072 006105 1$:
7559 025074 000404 BR 3$
7560 025076 006105 2$:
7561 025100 006105
7562 025102 006105
7563 025104 010503
7564 025106 006103 3$:
7565 025110 105337 025212
7566 025114 100016
7567 025116 042703 177770
7568 025122 001002
7569 025124 005704
7570 025126 001403
7571 025130 005204 4$:
7572 025132 052703 000060
7573 025136 052703 000040
7574 025142 110337 025206
7575 025146 104401 025206
7576 025152 105337 025210
7577 025156 003347
7578 025160 002402
7579 025162 005204
7580 025164 000744
7581 025166 012605 6$:
7582 025170 012604
7583 025172 012603
7584 025174 016666 000002 000004
7585 025202 012616
7586 025204 000002
7587 025206 000

```

```

;*
;*$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
;*CALL:
;*      MOV      NUM,-(SP)      ;;NUMBER TO BE TYPED
;*      TYPOC      ;;CALL FOR TYPEOUT
$TYPOS: MOV      2(SF),-(SP)      ;;PICKUP THE MODE
        MOVVB    1(SF), $OFILL    ;;LOAD ZERO FILL SWITCH
        MOVVB    (SP)+, $OMODE+1  ;;NUMBER OF DIGITS TO TYPE
        ADD      #2, (SP)        ;;ADJUST RETURN ADDRESS
        BR      $TYPON
$TYPOC: MOVVB    #1, $OFILL      ;;SET THE ZERO FILL SWITCH
        MOVVB    #6, $OMODE+1    ;;SET FOR SIX(6) DIGITS
$TYPON: MOVVB    #5, $OCNT      ;;SET THE ITERATION COUNT
        MOV      R3, -(SP)        ;;SAVE R3
        MOV      R4, -(SP)        ;;SAVE R4
        MOV      R5, -(SP)        ;;SAVE R5
        MOVVB    $OMODE+1, R4    ;;GET THE NUMBER OF DIGITS TO TYPE
        NEG      R4
        ADD      #6, R4          ;;SUBTRACT IT FOR MAX. ALLOWED
        MOVVB    R4, $OMODE      ;;SAVE IT FOR USE
        MOVVB    $OFILL, R4     ;;GET THE ZERO FILL SWITCH
        MOV      12(SF), R5     ;;PICKUP THE INPUT NUMBER
        CLR      R3            ;;CLEAR THE OUTPUT WORD
        ROL      R5            ;;ROTATE MSB INTO "C"
        BR      3$            ;;GO DO MSB
        ROL      R5            ;;FORM THIS DIGIT
        ROL      R5
        ROL      R5
        MOV      R5, R3
        ROL      R3            ;;GET LSB OF THIS DIGIT
        DECB    $OMODE         ;;TYPE THIS DIGIT?
        BPL     7$            ;;BR IF NO
        BIC     #177770, R3    ;;GET RID OF JUNK
        BNE     4$            ;;TEST FOR 0
        TST     R4            ;;SUPPRESS THIS 0?
        BEQ     5$            ;;BR IF YES
        INC     R4            ;;DON'T SUPPRESS ANYMORE 0'S
        BIS     #'0, R3       ;;MAKE THIS DIGIT ASCII
        BIS     #' , R3       ;;MAKE ASCII IF NOT ALREADY
        MOVVB   R3, B$        ;;SAVE FOR TYPING
        TYPE    B$           ;;GO TYPE THIS DIGIT
        DECB    $OCNT        ;;COUNT BY 1
        BGT     2$            ;;BR IF MORE TO DO
        BLT     6$            ;;BR IF DONE
        INC     R4            ;;INSURE LAST DIGIT ISN'T A BLANK
        BR     2$            ;;GO DO THE LAST DIGIT
        MOV     (SP)+, R5     ;;RESTORE R5
        MOV     (SP)+, R4     ;;RESTORE R4
        MOV     (SP)+, R3     ;;RESTORE R3
        MOV     2(SF), 4(SF)  ;;SET THE STACK FOR RETURNING
        MOV     (SP)+, (SP)
        RTI
8$: .BYTE 0

```



```

7588 025207 000
7589 025210 000
7590 025211 000
7591 025212 000000
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606 025214
7607 025214 104407
7608 025216 105237 001103
7609 025222 001775
7610 025224 013777 001102 153710
7611 025232 032777 002000 153700
7612 025240 001402
7613 025242 104401 001172
7614 025246 005237 001112
7615 025252 011637 001116
7616 025256 162737 000002 001116
7617 025264 117737 153626 001114
7618 025272 032777 020000 153640
7619 025300 001004
7620 025302 004737
7621 025306 104401 001477
7622 025312
7623 025312 122737 000001 001222
7624 025320 001007
7625 025322 113737 001114 025334
7626 025330 004737 027420
7627 025334 000
7628 025335 000
7629 025336 000777
7630 025340 005777 153574
7631 025344 100002
7632 025346 000000
7633 025350 104407
7634 025352 032777 001000 153560
7635 025360 001402
7636 025362 013716 001110
7637 025366 005737 001170
7638 025372 001402
7639 025374 013716 001170
7640 025400
7641 025400 000002

.SOCNT: .BYTE 0
.SOFILL: .BYTE 0
.SOMODE: .WORD 0
.SBTTL ERROR HANDLER ROUTINE

*****
*THIS ROUTINE WILL INCREMENT THE ERROR FLAG AND THE ERROR COUNT,
*SAVE THE ERROR ITEM NUMBER AND THE ADDRESS OF THE ERROR CALL
*AND GO TO $ERRTYP ON ERROR
*THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
*SW15=1 HALT ON ERROR
*SW13=1 INHIBIT ERROR TYPEOUTS
*SW10=1 BELL ON ERROR
*SW09=1 LOOP ON ERROR
*CALL
* ERROR N ;;ERROR=EMT AND N=ERROR ITEM NUMBER

$ERRROR:
7$: CKSWR
INC $ERRFLG
BEQ 7$
MOV $STSINM,$DISP
BIT #BIT10,$SWR
BEQ 1$
TYPE $SBELL
INC $ERTTL
MOV (SP),$ERRPC
SUB #2,$ERRPC
MOVB $ERRPC,$ITEMB
BIT #BIT13,$SWR
BNE 20$
JSR PC,$ERRTYP
TYPE $SCLF

1$: INC
MOV (SP),$ERRPC
SUB #2,$ERRPC
MOVB $ERRPC,$ITEMB
BIT #BIT13,$SWR
BNE 20$
JSR PC,$ERRTYP
TYPE $SCLF

20$: CMPB #APTENV,$ENV
BNE 2$
MOVB $ITEMB,21$
JSR PC,$SATY4

21$: .BYTE 0
.BYTE 0

22$: BR 22$

2$: TST $SWR
BPL 3$
HALT

3$: BIT #BIT09,$SWR
BEQ 4$
MOV $LPERR,(SP)
$ESCAPE
BEQ 5$
MOV $ESCAPE,(SP)

5$: RTI

;; TERMINATOR FOR TYPE ROUTINE
;; OCTAL DIGIT COUNTER
;; ZERO FILL SWITCH
;; NUMBER OF DIGITS TO TYPE

;; TEST FOR CHANGE IN SOFT-SWR
;; SET THE ERROR FLAG
;; DON'T LET THE FLAG GO TO ZERO
;; DISPLAY TEST NUMBER AND ERROR FLAG
;; BELL ON ERROR?
;; NO - SKIP
;; RING BELL
;; COUNT THE NUMBER OF ERRORS
;; GET ADDRESS OF ERROR INSTRUCTION
;; STRIP AND SAVE THE ERROR ITEM CODE
;; SKIP TYPEOUT IF SET
;; SKIP TYPEOUTS
;; GO TO USER ERROR ROUTINE

;; RUNNING IN APT MODE
;; NO SKIP APT ERROR REPORT
;; SET ITEM NUMBER AS ERROR NUMBER
;; REPORT FATAL ERROR TO APT

;; APT ERROR LOOP
;; HALT ON ERROR
;; SKIP IF CONTINUE
;; HALT ON ERROR!
;; TEST FOR CHANGE IN SOFT-SWR
;; LOOP ON ERROR SWITCH SET?
;; BR IF NO
;; FUDGE RETURN FOR LOOPING
;; CHECK FOR AN ESCAPE ADDRESS
;; BR IF NONE
;; FUDGE RETURN ADDRESS FOR ESCAPE

;; RETURN

```

```

7642
7643
7644
7645
7646
7647
7648
7649 025402
7650 025402 104401 001177
7651 025406 010046
7652 025410 005000
7653 025412 153700 001114
7654 025416 001004
7655
7656 025420 013746 001116
7657
7658 025424 104402
7659 025426 000426
7660 025430 005300
7661 025432 006300
7662 025434 006300
7663 025436 006300
7664 025440 062700 001360
7665 025444 012037 025454
7666 025450 001404
7667 025452 104401
7668 025454 000000
7669 025456 104401 001177
7670 025462 012037 025472
7671 025466 001404
7672 025470 104401
7673 025472 000000
7674 025474 104401 001177
7675 025500 011000
7676 025502 001004
7677 025504 012600
7678 025506 104401 001177
7679 025512 000207
7680 025514
7681 025514 013046
7682 025516 104402
7683 025520 005710
7684 025522 001770
7685 025524 104401 025532
7686 025530 000771
7687 025532 020040 000
7688 025536
7689
7690
7691
7692
7693
7694
7695

```

.SBTTL ERROR MESSAGE TYPEOUT ROUTINE

```

*****
; THIS ROUTINE USES THE "ITEM CONTROL BYTE" ($ITEMB) TO DETERMINE WHICH
; ERROR IS TO BE REPORTED. IT THEN OBTAINS, FROM THE "ERROR TABLE" ($ERRTB),
; AND REPORTS THE APPROPRIATE INFORMATION CONCERNING THE ERROR.

```

```

$ERRTYP:
      TYPE      $CRLF      ; "CARRIAGE RETURN" & "LINE FEED"
      MOV      RO, -(SP)   ; SAVE RO
      CLR      RO         ; PICKUP THE ITEM INDEX
      BISB     @($ITEMB, RO
      BNE     1$         ; IF ITEM NUMBER IS ZERO, JUST
                          ; TYPE THE PC OF THE ERROR
      MOV      $ERRPC, -(SP) ; SAVE $ERRPC FOR TYPEOUT
                          ; ERROR ADDRESS
      TYPOC    6$         ; GO TYPE--OCTAL ASCII(ALL DIGITS)
      BR      1$         ; GET OUT
      DEC     RO         ; ADJUST THE INDEX SO THAT IT WILL
      ASL     RO         ; WORK FOR THE ERROR TABLE
      ASL     RO
      ASL     RO
      ADD     @($ERRTB, RO ; FORM TABLE POINTER
      MOV     (RO)+, 2$   ; PICKUP "ERROR MESSAGE" POINTER
      BEQ     3$         ; SKIP TYPEOUT IF NO POINTER
      TYPE    0          ; TYPE THE "ERROR MESSAGE"
                          ; "ERROR MESSAGE" POINTER GOES HERE
      $CRLF   0          ; "CARRIAGE RETURN" & "LINE FEED"
      MOV     (RO)+, 4$   ; PICKUP "DATA HEADER" POINTER
      BEQ     5$         ; SKIP TYPEOUT IF 0
      TYPE    0          ; TYPE THE "DATA HEADER"
                          ; "DATA HEADER" POINTER GOES HERE
      $CRLF   0          ; "CARRIAGE RETURN" & "LINE FEED"
      MOV     (RO), RO    ; PICKUP "DATA TABLE" POINTER
      BNE     7$         ; GO TYPE THE DATA
      MOV     (SP)+, RO   ; RESTORE RO
      TYPE    $CRLF     ; "CARRIAGE RETURN" & "LINE FEED"
      RTS     PC         ; RETURN
      MOV     @ (RO)+, -(SP) ; SAVE @ (RO)+ FOR TYPEOUT
      TYPOC   6$         ; GO TYPE--OCTAL ASCII(ALL DIGITS)
      TST    (RO)        ; IS THERE ANOTHER NUMBER?
      BR     6$         ; BR IF NO
      TYPE   8$         ; TYPE TWO(2) SPACES
      BR     7$         ; LOOP
      ASCIZ  / /        ; TWO(2) SPACES
      EVEN

```

.SBTTL CONVERT BINARY TO DECIMAL AND TYPE ROUTINE

```

*****
; THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
; SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
; NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
; BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE

```

```

7696 ;*REPLACED WITH SPACES.
7697 ;*CALL:
7698 ;*      MOV      NUM,-(SP)      ;: PUT THE BINARY NUMBER ON THE STACK
7699 ;*      TYPDS                    ;: GO TO THE ROUTINE
7700
7701 $TYPDS:
7702 025536 010046      MOV      R0,-(SP)      ;: PUSH R0 ON STACK
7703 025540 010146      MOV      R1,-(SP)      ;: PUSH R1 ON STACK
7704 025542 010246      MOV      R2,-(SP)      ;: PUSH R2 ON STACK
7705 025544 010346      MOV      R3,-(SP)      ;: PUSH R3 ON STACK
7706 025546 010546      MOV      R5,-(SP)      ;: PUSH R5 ON STACK
7707 025550 012746 020200  MOV      #20200,-(SP) ;: SET BLANK SWITCH AND SIGN
7708 025554 016605 000020  MOV      20(SP),R5    ;: GET THE INPUT NUMBER
7709 025560 100004      BPL      1$           ;: BR IF INPUT IS POS.
7710 025562 005405      NEG      R5           ;: MAKE THE BINARY NUMBER POS.
7711 025564 112766 000055 000001  MOVVB   #'-,1(SP)     ;: MAKE THE ASCII NUMBER NEG.
7712 025572 005000      CLR      R0           ;: ZERO THE CONSTANTS INDEX
7713 025574 012703 025752  MOV      #SDBLK,R3    ;: SETUP THE OUTPUT POINTER
7714 025600 112723 000040  MOVVB   #'',(R3)+     ;: SET THE FIRST CHARACTER TO A BLANK
7715 025604 005002      CLR      R2           ;: CLEAR THE BCD NUMBER
7716 025606 016001 025742  MOV      $DTBL(R0),R1 ;: GET THE CONSTANT
7717 025612 160105      SUB      R1,R5        ;: FORM THIS BCD DIGIT
7718 025614 002402      BLT     4$           ;: BR IF DONE
7719 025616 005202      INC     R2           ;: INCREASE THE BCD DIGIT BY 1
7720 025620 000774      BR      3$           ;:
7721 025622 060105      ADD     R1,R5        ;: ADD BACK THE CONSTANT
7722 025624 005702      TST     R2           ;: CHECK IF BCD DIGIT=0
7723 025626 001002      BNE     5$           ;: FALL THROUGH IF 0
7724 025630 105716      TSTB   (SP)          ;: STILL DOING LEADING 0'S?
7725 025632 100407      BMI     7$           ;: BR IF YES
7726 025634 106316      ASLB   (SP)          ;: MSD?
7727 025636 103003      BCC     6$           ;: BR IF NO
7728 025640 116663 000001 177777  MOVVB   1(SP),-1(R3) ;: YES--SET THE SIGN
7729 025646 052702 000060      BIS     #'0,R2        ;: MAKE THE BCD DIGIT ASCII
7730 025652 052702 000040      BIS     #' ,R2        ;: MAKE IT A SPACE IF NOT ALREADY A DIGIT
7731 025656 110223      MOVVB   R2,(R3)+     ;: PUT THIS CHARACTER IN THE OUTPUT BUFFER
7732 025660 005720      TST     (R0)+        ;: JUST INCREMENTING
7733 025662 020027 000010  CMP     R0,#10        ;: CHECK THE TABLE INDEX
7734 025666 002746      BLT     2$           ;: GO DO THE NEXT DIGIT
7735 025670 003002      BGT     8$           ;: GO TO EXIT
7736 025672 010502      MOV     R5,R2        ;: GET THE LSD
7737 025674 000764      BR      6$           ;: GO CHANGE TO ASCII
7738 025676 105726      TSTB   (SP)+        ;: WAS THE LSD THE FIRST NON-ZERO?
7739 025700 100003      BPL     9$           ;: BR IF NO
7740 025702 116663 177777 177776  MOVVB   -1(SP),-2(R3) ;: YES--SET THE SIGN FOR TYPING
7741 025710 105013      CLRB   (R3)          ;: SET THE TERMINATOR
7742 025712 012605      MOV     (SP)+,R5     ;: POP STACK INTO R5
7743 025714 012603      MOV     (SP)+,R3     ;: POP STACK INTO R3
7744 025716 012602      MOV     (SP)+,R2     ;: POP STACK INTO R2
7745 025720 012601      MOV     (SP)+,R1     ;: POP STACK INTO R1
7746 025722 012600      MOV     (SP)+,R0     ;: POP STACK INTO R0
7747 025724 104401 025752  TYPE   $DBLK          ;: NOW TYPE THE NUMBER
7748 025730 016666 000002 000004  MOV     2(SP),4(SP)   ;: ADJUST THE STACK
7749 025736 012616      MOV     (SP)+,(SP)
    
```

```

7750 025740 000002          RTI          ;;RETURN TO USER
7751 025742 023420          $DTBL: 10000.
7752 025744 001750          1000.
7753 025746 000144          100.
7754 025750 000012          10.
7755 025752 000004          $DBLK: .BLKW 4
7756                                     .SBTTL SCOPE HANDLER ROUTINE
7757
7758 ;*****
7759 ;*THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
7760 ;*AND LOAD THE TEST NUMBER($STSINM) INTO THE DISPLAY REG.(DISPLAY<7:0>)
7761 ;*AND LOAD THE ERROR FLAG ($ERFLG) INTO DISPLAY<15:08>
7762 ;*THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
7763 ;*SW14=1      LOOP ON TEST
7764 ;*SW11=1      INHIBIT ITERATIONS
7765 ;*SW09=1      LOOP ON ERROR
7766 ;*SW08=1      LOOP ON TEST IN SWR<7:0>
7767 ;*CALL
7768 ;*          SCOPE          ;;SCOPE=IOT
7769
7770 $SCOPE:
7771 025762 104407          CKSWR          ;;TEST FOR CHANGE IN SOFT-SWR
7772 025764 032777 040000 153146 1$: BIT #BIT14, $SWR          ;;LOOP ON PRESENT TEST?
7773 025772 001114          BNE $OVER          ;;YES IF SW14=1
7774 ;*****START OF CODE FOR THE XOR TESTER*****
7775 025774 000416          $XTSTR: BR 6$          ;;IF RUNNING ON THE "XOR" TESTER CHANGE
7776                                     ;;THIS INSTRUCTION TO A "NOP" (NOP=240)
7777 025776 013746 000004          MOV @#ERRVEC, -(SP)          ;;SAVE THE CONTENTS OF THE ERROR VECTOR
7778 026002 012737 026022 000004          MOV #5, @#ERRVEC          ;;SET FOR TIMEOUT
7779 026010 005737 177060          TST @#177060          ;;TIME OUT ON XOR?
7780 026014 012637 000004          MOV (SP)+, @#ERRVEC          ;;RESTORE THE ERROR VECTOR
7781 026020 000463          BR $SVLAD          ;;GO TO THE NEXT TEST
7782 026022 022626          SS: CMP (SP)+, (SP)+          ;;CLEAR THE STACK AFTER A TIME OUT
7783 026024 012637 000004          MOV (SP)+, @#ERRVEC          ;;RESTORE THE ERROR VECTOR
7784 026030 000423          BR 7$          ;;LOOP ON THE PRESENT TEST
7785 026032
7786 026032 032777 000400 153100 6$: ;*****END OF CODE FOR THE XOR TESTER*****
7787 026040 001404          BIT #BIT08, $SWR          ;;LOOP ON SPEC. TEST?
7788 026042 127737 153072 001102          BEQ 2$          ;;BR IF NO
7789 026050 001465          CMPB @SWR, $STNM          ;;ON THE RIGHT TEST? SWR<7:0>
7790 026052 105737 001103          BEQ $OVER          ;;BR IF YES
7791 026056 001421          TSTB $ERFLG          ;;HAS AN ERROR OCCURRED?
7792 026060 123737 001115 001103          BEQ 3$          ;;BR IF NO
7793 026066 101015          CMPB $ERMAX, $ERFLG          ;;MAX. ERRORS FOR THIS TEST OCCURRED?
7794 026070 032777 001000 153042          BHI 4$          ;;BR IF NO
7795 026076 001404          BIT #BIT09, $SWR          ;;LOOP ON ERROR?
7796 026100 013737 001110 001106 7$: MOV $LPERR, $LPADR          ;;SET LOOP ADDRESS TO LAST SCOPE
7797 026106 000446          BR $OVER
7798 026110 105737 001103          CLRB $ERFLG          ;;ZERO THE ERROR FLAG
7799 026114 005037 001166          CLR $TIMES          ;;CLEAR THE NUMBER OF ITERATIONS TO MAKE
7800 026120 000415          BR 1$          ;;ESCAPE TO THE NEXT TEST
7801 026122 032777 004000 153010 3$: BIT #BIT11, $SWR          ;;INHIBIT ITERATIONS?
7802 026130 001011          BNE 1$          ;;BR IF YES
7803 026132 005737 001210          TST $PASS          ;;IF FIRST PASS OF PROGRAM

```

```

7804 026136 001406          BEQ      1$
7805 026140 005237 001104    INC      $ICNT          ; INHIBIT ITERATIONS
7806 026144 023737 001166 001104    CMP      $TIMES,$ICNT ; INCREMENT ITERATION COUNT
7807 026152 002024          BGE      $OVER        ; CHECK THE NUMBER OF ITERATIONS MADE
7808 026154 012737 000001 001104 1$: MOV     #1,$ICNT      ; BR IF MORE ITERATION REQUIRED
7809 026162 013737 026240 001166    MOV     $MXCNT,$TIMES ; REINITIALIZE THE ITERATION COUNTER
7810 026170 105237 001102          $SVLAD: INCB   $STNM    ; SET NUMBER OF ITERATIONS TO DO
7811 026174 113737 001102 001206    MOVB   $STNM,$TESTN  ; COUNT TEST NUMBERS
7812 026202 011637 001106          MOV     (SP),$LPADR   ; SET TEST NUMBER IN APT MAILBOX
7813 026206 011637 001110          MOV     (SP),$LPERR  ; SAVE SCOPE LOOP ADDRESS
7814 026212 005037 001170          CLR     $ESCAPE      ; SAVE ERROR LOOP ADDRESS
7815 026216 112737 000001 001115    MOVB   #1,$ERMAX     ; CLEAR THE ESCAPE FROM ERROR ADDRESS
7816 026224 013777 001102 152710 $OVER: MOV     $STNM,$DISPLAY ; ONLY ALLOW ONE (1) ERROR ON NEXT TEST
7817 026232 013716 001106          MOV     $LPADR,(SP) ; DISPLAY TEST NUMBER
7818 026236 000002          RTI                    ; FUDGE RETURN ADDRESS
7819 026240 000012          $MXCNT: 10.          ; FIXES PS
7820          .SBTTL READ AN OCTAL NUMBER FROM THE TTY ; MAX. NUMBER OF ITERATIONS
7821
7822          ; *****
7823          ; *THIS ROUTINE WILL READ AN OCTAL (ASCII) NUMBER FROM THE TTY AND
7824          ; *CHANGE IT TO BINARY.
7825          ; *CALL:
7826          ; *      RDOCT
7827          ; *      RETURN HERE
7828          ; *
7829          ; *      ; READ AN OCTAL NUMBER
7830          ; *      ; LOW ORDER BITS ARE ON TOP OF THE STACK
7831          ; *      ; HIGH ORDER BITS ARE IN $HIOCT
7830 026242 011646          $RDOCT: MOV     (SP),-(SP) ; PROVIDE SPACE FOR THE
7831 026244 016666 000004 000002    MOV     4(SP),2(SP) ; INPUT NUMBER
7832 026252 010046          MOV     R0,-(SP)    ; PUSH R0 ON STACK
7833 026254 010146          MOV     R1,-(SP)    ; PUSH R1 ON STACK
7834 026256 010246          MOV     R2,-(SP)    ; PUSH R2 ON STACK
7835 026260 104411          1$: RDLIN          ; READ AN ASCII LINE
7836 026262 012600          MOV     (SP)+,R0    ; GET ADDRESS OF 1ST CHARACTER
7837 026264 005001          CLR     R1          ; CLEAR DATA WORD
7838 026266 005002          CLR     R2
7839 026270 112046          2$: MOVB   (R0)+,-(SP) ; PICKUP THIS CHARACTER
7840 026272 001412          BEQ     3$          ; IF ZERO GET OUT
7841 026274 006301          ASL    R1          ; *2
7842 026276 006102          ROL    R2          ; *4
7843 026300 006301          ASL    R1          ; *8
7844 026302 006102          ROL    R2
7845 026304 006301          ASL    R1
7846 026306 006102          ROL    R2
7847 026310 042716 177770          BIC    #1C7,(SP)    ; STRIP THE ASCII JUNK
7848 026314 062601          ADD    (SP)+,R1    ; ADD IN THIS DIGIT
7849 026316 000764          BR     2$          ; LOOP
7850 026320 005726          3$: TST    (SP)+    ; CLEAN TERMINATOR FROM STACK
7851 026322 010166 000012          MOV    R1,12(SP)  ; SAVE THE RESULT
7852 026326 010237 026342          MOV    R2,$HIOCT
7853 026332 012602          MOV    (SP)+,R2
7854 026334 012601          MOV    (SP)+,R1
7855 026336 012600          MOV    (SP)+,R0
7856 026340 000002          RTI
7857 026342 000000          $HIOCT: .WORD 0 ; HIGH ORDER BITS GO HERE

```

```

7858 .SBTTL TTY INPUT ROUTINE
7859
7860 ;:*****
7861 .ENABL LSB
7862
7863 ;:*****
7864 ;*SOFTWARE SWITCH REGISTER CHANGE ROUTINE.
7865 ;*ROUTINE IS ENTERED FROM THE TRAP HANDLER, AND WILL
7866 ;*SERVICE THE TEST FOR CHANGE IN SOFTWARE SWITCH REGISTER TRAP CALL
7867 ;*WHEN OPERATING IN TTY FLAG MODE.
7868 026344 022737 000176 001140 $CKSWR: CMP #SWREG,SWR ;: IS THE SOFT-SWR SELECTED?
7869 026352 001074 BNE 15$ ;: BRANCH IF NO
7870 026354 105777 TSTB @STKS ;: CHAR THERE?
7871 026360 100071 BPL 15$ ;: IF NO, DON'T WAIT AROUND
7872 026362 117746 152560 MOVB @STKB,-(SP) ;: SAVE THE CHAR
7873 026366 042716 177600 BIC #1C177,(SP) ;: STRIP-OFF THE ASCII
7874 026372 022726 000007 CMP #7,(SP)+ ;: IS IT A CONTROL G?
7875 026376 001062 BNE 15$ ;: NO, RETURN TO USER
7876 026400 123727 001134 000001 CMPB $AUTOB,#1 ;: ARE WE RUNNING IN AUTO-MODE?
7877 026406 001456 BEQ 15$ ;: BRANCH IF YES
7878
7879 026410 104401 027071 $GTSWR: TYPE , $CNTLG ;: ECHO THE CONTROL-G (↑G)
7880 026414 104401 027076 TYPE $MSWR ;: TYPE CURRENT CONTENTS
7881 026420 013746 000176 MOV $WREG,-(SP) ;: SAVE SWREG FOR TYPEOUT
7882 026424 104402 TYPOC ;: GO TYPE--OCTAL ASCII(ALL DIGITS)
7883 026426 104401 027107 TYPE , $MN4W ;: PROMPT FOR NEW SWR
7884 026432 005046 19$: CLR -(SP) ;: CLEAR COUNTER
7885 026434 005046 CLR -(SP) ;: THE NEW SWR
7886 026436 105777 152502 7$: TSTB @STKS ;: CHAR THERE?
7887 026442 100375 BPL 7$ ;: IF NOT TRY AGAIN
7888
7889 026444 117746 152476 MOVB @STKB,-(SP) ;: PICK UP CHAR
7890 026450 042716 177600 BIC #1C177,(SP) ;: MAKE IT 7-BIT ASCII
7891
7892
7893
7894 026454 021627 000025 9$: CMP (SP),#25 ;: IS IT A CONTROL-U?
7895 026460 001005 BNE 10$ ;: BRANCH IF NOT
7896 026462 104401 027064 TYPE , $CNTLU ;: YES, ECHO CONTROL-U (↑U)
7897 026466 062706 000006 20$: ADD #6,SP ;: IGNORE PREVIOUS INPUT
7898 026472 000757 BR 19$ ;: LET'S TRY IT AGAIN
7899
7900
7901 026474 021627 000015 10$: CMP (SP),#15 ;: IS IT A <CR>?
7902 026500 001022 BNE 16$ ;: BRANCH IF NO
7903 026502 005766 000004 TST 4(SP) ;: YES, IS IT THE FIRST CHAR?
7904 026506 001403 BEQ 11$ ;: BRANCH IF YES
7905 026510 016677 000002 152422 MOV 2(SP),@SWR ;: SAVE NEW SWR
7906 026516 062706 000006 11$: ADD #6,SP ;: CLEAR UP STACK
7907 026522 104401 001177 14$: TYPE , $CRLF ;: ECHO <CR> AND <LF>
7908 026526 123727 001135 000001 CMPB $INTAG,#1 ;: RE-ENABLE TTY KBD INTERRUPTS?
7909 026534 001003 BNE 15$ ;: BRANCH IF NOT
7910 026536 012777 000100 152400 MOV #100,@STKS ;: RE-ENABLE TTY KBD INTERRUPTS
7911 026544 000002 15$: RTI ;: RETURN

```

```

7912 026546 004737 027332      16$: JSR    PC,$TYPEC      ;; ECHO CHAR
7913 026552 021627 000060      CMP    (SP),#60          ;; CHAR < 0?
7914 026556 002420              BLT    18$              ;; BRANCH IF YES
7915 026560 021627 000067      CMP    (SP),#67          ;; CHAR > 7?
7916 026564 003015              BGT    18$              ;; BRANCH IF YES
7917 026566 042726 000060      BIC    #60,(SP)+        ;; STRIP-OFF ASCII
7918 026572 005766 000002      TST    2(SF)            ;; IS THIS THE FIRST CHAR
7919 026576 001403              BEQ    17$              ;; BRANCH IF YES
7920 026600 006316              ASL    (SP)              ;; NO, SHIFT PRESENT
7921 026602 006316              ASL    (SP)              ;; CHAR OVER TO MAKE
7922 026604 006316              ASL    (SP)              ;; ROOM FOR NEW ONE.
7923 026606 005266 000002      17$: INC    2(SP)          ;; KEEP COUNT OF CHAR
7924 026612 056616 177776      BIS    -2(SP),(SP)      ;; SET IN NEW CHAR
7925 026616 000707              BR     7$                ;; GET THE NEXT ONE
7926 026620 104401 001176      18$: TYPE $QUES          ;; TYPE ?<CR><LF>
7927 026624 000720              BR     20$              ;; SIMULATE CONTROL-U
7928 .DSABL  LSB
7929
7930
7931 *****
7932 *THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY
7933 *CALL:
7934 *      RDCHR              ;; INPUT A SINGLE CHARACTER FROM THE TTY
7935 *      RETURN HERE        ;; CHARACTER IS ON THE STACK
7936 *                          ;; WITH PARITY BIT STRIPPED OFF
7937 *
7938 *
7939 026626 011646              $RDCHR: MOV    (SP),-(SP)    ;; PUSH DOWN THE PC
7940 026630 016666 000004 000002  MOV    4(SP),2(SP)      ;; SAVE THE PS
7941 026636 105777 152302      1$:  TSTB   2$TKS        ;; WAIT FOR
7942 026642 100375              BPL    1$                ;; A CHARACTER
7943 026644 117766 152276 000004  MOVB  2$TKB,4(SP)      ;; READ THE TTY
7944 026652 042766 177600 000004  BIC   #1C<17>,4(SP)    ;; GET RID OF JUNK IF ANY
7945 026660 026627 000004 000023  CMP   4(SP),#23        ;; IS IT A CONTROL-S?
7946 026666 001013              BNE    3$                ;; BRANCH IF NO
7947 026670 105777 152250      2$:  TSTB   2$TKS        ;; WAIT FOR A CHARACTER
7948 026674 100375              BPL    2$                ;; LOOP UNTIL ITS THERE
7949 026676 117746 152244      MOVB  2$TKB,-(SP)      ;; GET CHARACTER
7950 026702 042716 177600      BIC   #1C17,(SP)      ;; MAKE IT 7-BIT ASCII
7951 026706 022627 000021      CMP   (SP)+,#21        ;; IS IT A CONTROL-Q?
7952 026712 001366              BNE    2$                ;; IF NOT DISCARD IT
7953 026714 000750              BR     1$                ;; YES, RESUME
7954 026716 026627 000004 000140  3$:  CMP   4(SP),#140      ;; IS IT UPPER CASE?
7955 026724 002407              BLT    4$                ;; BRANCH IF YES
7956 026726 026627 000004 000175  CMP   4(SP),#175        ;; IS IT A SPECIAL CHAR?
7957 026734 003003              BGT    4$                ;; BRANCH IF YES
7958 026736 042766 000040 000004  BIC   #40,4(SP)        ;; MAKE IT UPPER CASE
7959 026744 000002              4$:  RTI                    ;; GO BACK TO USER
7960 *****
7961 *THIS ROUTINE WILL INPUT A STRING FROM THE TTY
7962 *CALL:
7963 *      RDLIN              ;; INPUT A STRING FROM THE TTY
7964 *      RETURN HERE        ;; ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK
7965 *                          ;; TERMINATOR WILL BE A BYTE OF ALL 0'S

```

```

7966
7967 026746 010346
7968 026750 012703 027054
7969 026754 022703 027064
7970 026760 101405
7971 026762 104410
7972 026764 112613
7973 026766 122713 000177
7974 026772 001003
7975 026774 104401 001176
7976 027000 000763
7977 027002 111337 027052
7978 027006 104401 027052
7979 027012 122723 000015
7980 027016 001356
7981 027020 105063 177777
7982 027024 104401 001200
7983 027030 012603
7984 027032 011646
7985 027034 016666 000004 000002
7986 027042 012766 027054 000004
7987 027050 000002
7988 027052 000
7989 027053 000
7990 027054 000010
7991 027064 052536 005015 000
7992 027071 136 006507 000012
7993 027076 005015 053523 020122
7994 027104 020075 000
7995 027107 040 047040 053505
7996 027114 036440 000040
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014 027120 105737 001157
8015 027124 100002
8016 027126 000000
8017 027130 000430
8018 027132 010046
8019 027134 017600 000002

```

```

SRDLIN: MOV R3, -(SP) ;; SAVE R3
1$: MOV #STTYIN, R3 ;; GET ADDRESS
2$: CMP #STTYIN+8., R3 ;; BUFFER FULL?
BLOS ;; BR IF YES
RDCHR ;; GO READ ONE CHARACTER FROM THE TTY
MOVB (SP),+(R3) ;; GET CHARACTER
10$: CMPB #177,(R3) ;; IS IT A RUBOUT
BNE 3$ ;; SKIP IF NOT
4$: TYPE $QUES ;; TYPE A '?'
BR 1$ ;; CLEAR THE BUFFER AND LOOP
3$: MOVB (R3),9$ ;; ECHO THE CHARACTER
TYPE 9$
CMPB #15,(R3)+ ;; CHECK FOR RETURN
BNE 2$ ;; LOOP IF NOT RETURN
CLR B -1(R3) ;; CLEAR RETURN (THE 15)
TYPE $LF ;; TYPE A LINE FEED
MOV (SP)+, R3 ;; RESTORE R3
MOV (SP), -(SP) ;; ADJUST THE STACK AND PUT ADDRESS OF THE
MOV 4(SP), 2(SP) ;; FIRST ASCII CHARACTER ON IT
MOV #STTYIN, 4(SP)
RTI ;; RETURN
9$: .BYTE 0 ;; STORAGE FOR ASCII CHAR. TO TYPE
.BYTE 0 ;; TERMINATOR
$TTYIN: .BLKB 8. ;; RESERVE 8 BYTES FOR TTY INPUT
$CNTLU: .ASCIZ /↑U/<15><12> ;; CONTROL "U"
$CNTLG: .ASCIZ /↑G/<15><12> ;; CONTROL "G"
$MSWR: .ASCIZ <15><12>/SWR = /
$MNEW: .ASCIZ / NEW = /
.SBTTL TYPE ROUTINE
;*****
;ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
;THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
;NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
;NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
;NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
;
;CALL:
;1) USING A TRAP INSTRUCTION
; TYPE ,MESADR ;;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
;OR
; TYPE
; MESADR
;
STYPE: TSTB $TPF_G ;; IS THERE A TERMINAL?
BPL 1$ ;; BR IF YES
HALT ;; HALT HERE IF NO TERMINAL
BR 3$ ;; LEAVE
1$: MOV R0, -(SP) ;; SAVE R0
MOV @2(SP), R0 ;; GET ADDRESS OF ASCIZ STRING

```


DRLPG.P11

TYPE ROUTINE

```

8020 027140 122737 000001 001222      CMPB  #APTENV,$ENV      ;;RUNNING IN APT MODE
8021 027146 001011                    BNE   62$              ;;NO GO CHECK FOR APT CONSOLE
8022 027150 132737 000100 001223      BITB  #APTSPOOL,$ENVM  ;;SPOOL MESSAGE TO APT
8023 027156 001405                    BEQ   62$              ;;NO GO CHECK FOR CONSOLE
8024 027160 010037 027170              MOV   RO,61$          ;;SETUP MESSAGE ADDRESS FOR APT
8025 027164 004737 027410              JSR   PC,$ATY3        ;;SPOOL MESSAGE TO APT
8026 027170 000000                    .WORD 0                ;;MESSAGE ADDRESS
8027 027172 132737 000040 001223      61$: BITB  #APTC SUP,$ENVM ;;APT CONSOLE SUPPRESSED
8028 027200 001003                    BNE   60$              ;;YES,SKIP TYPE OUT
8029 027202 112046                    2$:  MOVB (RO)+,-(SP)    ;;PUSH CHARACTER TO BE TYPED ONTO STACK
8030 027204 001005                    BNE   4$                ;;BR IF IT ISN'T THE TERMINATOR
8031 027206 005726                    TST  (SP)+             ;;IF TERMINATOR POP IT OFF THE STACK
8032 027210 012600                    60$: MOV   (SP)+,RO      ;;RESTORE RO
8033 027212 062716 000002              3$:  ADD   #2,(SP)       ;;ADJUST RETURN PC
8034 027216 000002                    RTI                      ;;RETURN
8035 027220 122716 000011              $:   CMPB #HT,(SP)      ;;BRANCH IF <HT>
8036 027224 001430                    BEQ   8$                ;;
8037 027226 122716 000200              CMPB  #CRLF,(SP)      ;;BRANCH IF NOT <CRLF>
8038 027232 001006                    BNE   5$                ;;
8039 027234 005726                    TST  (SP)+             ;;POP <CR><LF> EQUIV
8040 027236 104401                    TYPE  $CHARCNT         ;;TYPE A CR AND LF
8041 027240 001177                    $CRLF
8042 027242 105037 027376              CLRB  $CHARCNT        ;;CLEAR CHARACTER COUNT
8043 027246 000755                    BR   2$                ;;GET NEXT CHARACTER
8044 027250 004737 027332              5$:  JSR   PC,$TYPEC     ;;GO TYPE THIS CHARACTER
8045 027254 123726 001156              6$:  CMPB  $FILLC,(SP)+  ;;IS IT TIME FOR FILLER CHARS.?
8046 027260 001350                    BNE   2$                ;;IF NO GO GET NEXT CHAR.
8047 027262 013746 001154              MOV   $NULL,-(SP)     ;;GET # OF FILLER CHARS. NEEDED
8048                                AND   THE NULL CHAR.
8049 027266 105366 000001              7$:  DECB  1(SP)         ;;DOES A NULL NEED TO BE TYPED?
8050 027272 002770                    BLT   6$                ;;BR IF NO--GO POP THE NULL OFF OF STACK
8051 027274 004737 027332              JSR   PC,$TYPEC     ;;GO TYPE A NULL
8052 027300 105337 027376              DECB  $CHARCNT        ;;DO NOT COUNT AS A COUNT
8053 027304 000770                    BR   7$                ;;LOOP
8054
8055                                ;HORIZONTAL TAB PROCESSOR
8056
8057 027306 112716 000040              8$:  MOVB  #' ,(SP)      ;;REPLACE TAB WITH SPACE
8058 027312 004737 027332              9$:  JSR   PC,$TYPEC     ;;TYPE A SPACE
8059 027316 132737 000007 027376      BITB  #7,$CHARCNT     ;;BRANCH IF NOT AT
8060 027324 001372                    BNE   9$                ;;TAB STOP
8061 027326 005726                    TST  (SP)+             ;;POP SPACE OFF STACK
8062 027330 000724                    BR   2$                ;;GET NEXT CHARACTER
8063 027332 105777 151612              $TYPEC: TSTB  2$TPS    ;;WAIT UNTIL PRINTER IS READY
8064 027336 100375                    BPL  $TYPEC           ;;
8065 027340 116677 000002 151604      MOVB  2(SP),2$TPB     ;;LOAD CHAR TO BE TYPED INTO DATA REG.
8066 027346 122766 000015 000002      CMPB  #CR,2(SP)      ;;IS CHARACTER A CARRIAGE RETURN?
8067 027354 001003                    BNE   1$                ;;BRANCH IF NO
8068 027356 105037 027376              CLRB  $CHARCNT        ;;YES--CLEAR CHARACTER COUNT
8069 027362 000406                    BR   $TYPEX           ;;EXIT
8070 027364 122766 000012 000002      1$:  CMPB  #LF,2(SP)    ;;IS CHARACTER A LINE FEED?
8071 027372 001402                    BEQ   $TYPEX          ;;BRANCH IF YES
8072 027374 105227                    INCB  (PC)+           ;;COUNT THE CHARACTER
8073 027376 000000              $CHARCNT: .WORD 0    ;;CHARACTER COUNT STORAGE

```

```

8074 027400 000207 $TYPEX: RTS PC
8075
8076 .SBTTL APT COMMUNICATIONS ROUTINE
8077
8078 :*****
8079 027402 112737 000001 027646 $ATY1: MOVB #1,$FFLG ;; TO REPORT FATAL ERROR
8080 027410 112737 000001 027644 $ATY3: MOVB #1,$MFLG ;; TO TYPE A MESSAGE
8081 027416 000403 BR $ATYC
8082 027420 112737 000001 027646 $ATY4: MOVB #1,$FFLG ;; TO ONLY REPORT FATAL ERROR
8083 027426 $ATYC:
8084 027426 010046 MOV RO,-(SP) ;; PUSH RO ON STACK
8085 027430 010146 MOV R1,-(SP) ;; PUSH R1 ON STACK
8086 027432 105737 027644 TSTB $MFLG ;; SHOULD TYPE A MESSAGE?
8087 027436 001450 BEQ $S IF NOT: BR
8088 027440 122737 000001 001222 CMPB #APTENV,$ENV ;; OPERATING UNDER APT?
8089 027446 001031 BNE $S IF NOT: BR
8090 027450 132737 000100 001223 BITB #APTPOOL,$ENVM ;; SHOULD SPOOL MESSAGES?
8091 027456 001425 BEQ $S IF NOT: BR
8092 027460 017600 000004 MOV #4(SP),R7 ;; GET MESSAGE ADDR.
8093 027464 062766 000002 000004 ADD #2,4(SP) ;; BUMP RETURN ADDR.
8094 027472 005737 001202 1$: TST $MSGTYPE ;; SEE IF DONE W/ LAST XMISSION?
8095 027476 001375 BNE 1$ IF NOT: WAIT
8096 027500 010037 001216 MOV RO,$MSGAD ;; PUT ADDR IN MAILBOX
8097 027504 105720 2$: TSTB (RO)+ ;; FIND END OF MESSAGE
8098 027506 001376 BNE 2$
8099 027510 163700 001216 SUB $MSGAD,RO ;; SUB START OF MESSAGE
8100 027514 006200 ASR RO ;; GET MESSAGE LNTH IN WORDS
8101 027516 010037 001220 MOV RO,$MSG LGT ;; PUT LENGTH IN MAILBOX
8102 027522 012737 000004 001202 MOV #4,$MSGTYPE ;; TELL APT TO TAKE MSG.
8103 027530 000413 BR $S
8104 027532 017637 000004 027556 3$: MOV #4(SP),4$ ;; PUT MSG ADDR IN JSR LINKAGE
8105 027540 062766 000002 000004 ADD #2,4(SP) ;; BUMP RETURN ADDRESS
8106 027546 013746 177776 MOV 177776,-(SP) ;; PUSH 177776 ON STACK
8107 027552 004737 027120 JSR PC,$TYPE ;; CALL TYPE MACRO
8108 027556 000000 4$: .WORD 0
8109 027560 5$:
8110 027560 105737 027646 10$: TSTB $FFLG ;; SHOULD REPORT FATAL ERROR?
8111 027564 001416 BEQ 12$ IF NOT: BR
8112 027566 005737 001222 TST $ENV ;; RUNNING UNDER APT?
8113 027572 001413 BEQ 12$ IF NOT: BR
8114 027574 005737 001202 11$: TST $MSGTYPE ;; FINISHED LAST MESSAGE?
8115 027600 001375 BNE 11$ IF NOT: WAIT
8116 027602 017637 000004 001204 MOV #4(SP),$FATAL ;; GET ERROR #
8117 027610 062766 000002 000004 ADD #2,4(SP) ;; BUMP RETURN ADDR.
8118 027616 005237 001202 INC $MSGTYPE ;; TELL APT TO TAKE ERROR
8119 027622 105037 027646 12$: CLRB $FFLG ;; CLEAR FATAL FLAG
8120 027626 105037 027645 CLRB $LFLG ;; CLEAR LOG FLAG
8121 027632 105037 027644 CLRB $MFLG ;; CLEAR MESSAGE FLAG
8122 027636 012601 MOV (SP)+,R1 ;; POP STACK INTO R1
8123 027640 012600 MOV (SP)+,RO ;; POP STACK INTO RO
8124 027642 000207 RTS PC ;; RETURN
8125 027644 000 $MFLG: .BYTE 0 ;; MESSG. FLAG
8126 027645 000 $LFLG: .BYTE 0 ;; LOG FLAG
8127 027646 000 $FFLG: .BYTE 0 ;; FATAL FLAG

```

```

8128          027650          .EVEN
8129          00C200          APTSIZE=200
8130          000001          APTENV=001
8131          000100          APTSPool=100
8132          000040          APTCSUP=040
8133          .SBTTL        POWER DOWNr AND UP ROUTINES
8134
8135          ;:*****
8136          ;:POWER DOWN ROUTINE
8137 027650 012737 030010 000024 $PWRDN: MOV    $SILLUP,@#PWRVEC ;:SET FOR FAST UP
8138 027656 012737 000340 000026      MOV    #340,@#PWRVEC+2 ;:PRIO:7
8139 027664 010046          MOV    R0,-(SP) ;:PUSH R0 ON STACK
8140 027666 010146          MOV    R1,-(SP) ;:PUSH R1 ON STACK
8141 027670 010246          MOV    R2,-(SP) ;:PUSH R2 ON STACK
8142 027672 010346          MOV    R3,-(SP) ;:PUSH R3 ON STACK
8143 027674 010446          MOV    R4,-(SP) ;:PUSH R4 ON STACK
8144 027676 010546          MOV    R5,-(SP) ;:PUSH R5 ON STACK
8145 027700 017746 151234      MOV    @SWR,-(SP) ;:PUSH @SWR ON STACK
8146 027704 010637 030014      MOV    SP,$SAVR6 ;:SAVE SP
8147 027710 012737 027722 000024      MOV    $PWRUP,@#PWRVEC ;:SET UP VECTOR
8148 027716 000000          HALT
8149 027720 000776          BR     .-2 ;:HANG UP
8150
8151          ;:*****
8152          ;:POWER UP ROUTINE
8153 027722 012737 030010 000024 $PWRUP: MOV    $SILLUP,@#PWRVEC ;:SET FOR FAST DOWN
8154 027730 013706 030014          MOV    $SAVR6,SP ;:GET SP
8155 027734 005037 030014          CLR    $SAVR6 ;:WAIT LOOP FOR THE TTY
8156 027740 005237 030014          IS:   INC    $SAVR6 ;:WAIT FOR THE INC
8157 027744 001375          BNE    IS ;:OF WORD
8158 027746 012677 151166          MCV    (SP)+,@SWR ;:POP STACK INTO @SWR
8159 027752 012605          MCV    (SP)+,R5 ;:POP STACK INTO R5
8160 027754 012604          MCV    (SP)+,R4 ;:POP STACK INTO R4
8161 027756 012603          MCV    (SP)+,R3 ;:POP STACK INTO R3
8162 027760 012602          MCV    (SP)+,R2 ;:POP STACK INTO R2
8163 027762 012601          MCV    (SP)+,R1 ;:POP STACK INTO R1
8164 027764 012600          MCV    (SP)+,R0 ;:POP STACK INTO R0
8165 027766 012737 027650 000024      MOV    $PWRDN,@#PWRVEC ;:SET UP THE POWER DOWN VECTOR
8166 027774 012737 000340 000026      MOV    #340,@#PWRVEC+2 ;:PRIO:7
8167 030002 104401          TYPE ;:REPORT THE POWER FAILURE
8168 030004 030016          $PWRMG: .WORD $POWER ;:POWER FAIL MESSAGE POINTER
8169 030006 000002          RTI
8170 030010 000000          $SILLUP: HALT ;:THE POWER UP SEQUENCE WAS STARTED
8171 030012 000776          BR     .-2 ;:BEFORE THE POWER DOWN WAS COMPLETE
8172 030014 000000          $SAVR6: 0 ;:PUT THE SP HERE
8173 030016 005015 047520 042527 $POWER: .ASCIZ <15><12>"POWER"
8174 030024 000122
8175
8176          .EVEN
8177          .SBTTL        TRAP DECODER
8178
8179          ;:*****
8180          ;:THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION
8181          ;:AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
          ;:OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL

```

```

8182
8183
8184 030026 010046
8185 030030 016600 000002
8186 030034 005740
8187 030036 11100C
8188 030040 006300
8189 030042 016000 030062
8190 030046 000200
8191
8192
8193
8194
8195 030050 011646
8196 030052 016666 000004 000002
8197 030060 000002
8198
8199
8200
8201
8202
8203
8204
8205
8206 030062 030050
8207 030064 027120
8208 030066 025012
8209 030070 024766
8210 030072 025026
8211 030074 025536
8212
8213 030076 026414
8214
8215 030100 026344
8216 030102 026626
8217 030104 026746
8218 030106 026242
8219 030110 024612
8220 030112 005015 046103 041517
8221 030120 040513 051440 020122
8222 030126 052506 041516 044524
8223 030134 047117 042440 051122
8224 030142 051117 000
8225 030145 015 041412 047514
8226 030152 045503 020101 051123
8227 030160 042040 052101 020101
8228 030166 051105 047522 000122
8229 030174 005015 046103 041517
8230 030202 040513 041040 020122
8231 030210 040504 040524 042440
8232 030216 051122 051117 000
8233 030223 015 041412 047514
8234 030230 045503 020101 051103
8235 030236 042040 052101 020101

```

;*GO TO THAT ROUTINE.

```

$TRAP:  MOV    RO,-(SP)      ;;SAVE RO
        MOV    2(SP),RO     ;;GET TRAP ADDRESS
        TST   -(RO)        ;;BACKUP BY 2
        MOVB  (PO),RO      ;;GET RIGHT BYTE OF TRAP
        ASL   RO           ;;POSITION FOR INDEXING
        MOV   $TRPAD(RO),RO ;;INDEX TO TABLE
        RTS   RO           ;;GO TO ROUTINE

```

;;THIS IS USE TO HANDLE THE "GETPRI" MACRO

```

$TRAP2: MOV   (SP),-(SP)    ;;MOVE THE PC DOWN
        MOV   4(SP),2(SP)  ;;MOVE THE PSW DOWN
        RTI                    ;;RESTORE THE PSW

```

.SBTTL TRAP TABLE

;*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
;*BY THE "TRAP" INSTRUCTION.

ROUTINE	STARTING ADDRESS	ROUTINE NAME
\$TRPAD	030050	TRAP+1(104401) TTY TYPEOUT ROUTINE
\$TYPE	027120	TRAP+2(104402) TYPE OCTAL NUMBER (WITH LEADING ZEROS)
\$TYPOC	025012	TRAP+3(104403) TYPE OCTAL NUMBER (NO LEADING ZEROS)
\$TYPOS	024766	TRAP+4(104404) TYPE OCTAL NUMBER (AS PER LAST CALL)
\$TYPON	025026	TRAP+5(104405) TYPE DECIMAL NUMBER (WITH SIGN)
\$TYPDS	025536	
\$GTSWR	026414	TRAP+6(104406) GET SOFT-SWR SETTING
\$CKSWR	026344	TRAP+7(104407) TEST FOR CHANGE IN SOFT-SWR
\$RDCHR	026626	TRAP+10(104410) TTY TYPEIN CHARACTER ROUTINE
\$RDLIN	026746	TRAP+11(104411) TTY TYPEIN STRING ROUTINE
\$RDOCT	026242	TRAP+12(104412) REFD AN OCTAL NUMBER FROM TTY
IOTRD	024612	TRAP+13(104413)
.ASCIZ	005015 046103 041517	EM1: <15><12>/CLOCKA SR FUNCTION ERROR/
.ASCIZ	040513 051440 020122	
.ASCIZ	052506 041516 044524	
.ASCIZ	047117 042440 051122	
.ASCIZ	051117 000	
.ASCIZ	015 041412 047514	EM2: <15><12>/CLOCKA SR DATA ERROR/
.ASCIZ	045503 020101 051123	
.ASCIZ	042040 052101 020101	
.ASCIZ	051105 047522 000122	
.ASCIZ	005015 046103 041517	EM3: <15>'12>/CLOCKA BR DATA ERROR/
.ASCIZ	040513 041040 020122	
.ASCIZ	040504 040524 042440	
.ASCIZ	051122 051117 000	
.ASCIZ	015 041412 047514	EM4: <15><12>/CLOCKA CR DATA ERROR/
.ASCIZ	045503 020101 051103	
.ASCIZ	042040 052101 020101	

8236	030244	051105	047522	000122	
8237	030252	005015	046103	041517	EM5: .ASCIZ <15><12>/CLOCKB SR DATA ERROR/
8238	030260	041113	051440	020122	
8239	030266	040504	040524	042440	
8240	030274	051122	051117	000	
8241	030301	015	041412	047514	EM6: .ASCIZ <15><12>/CLOCKB BR DATA ERROR/
8242	030306	045503	020102	051102	
8243	030314	042040	052101	020101	
8244	030322	051105	047522	000122	
8245	030330	005015	046103	041517	EM7: .ASCIZ <15><12>/CLOCKB CR DATA ERROR/
8246	030336	041113	041440	020122	
8247	030344	040504	040524	042440	
8248	030352	051122	051117	000	
8249	030357	015	042012	040525	EM10: .ASCIZ <15><12>/DUAL ADDRESS ERROR/
8250	030354	020114	042101	051104	
8251	030372	051505	020123	051105	
8252	030400	047522	000122		
8253	030404	005015	046103	041517	EM11: .ASCIZ <15><12>#CLOCK A COUNT ERROR #
8254	030412	020113	020101	047503	
8255	030420	047125	020124	051105	
8256	030426	047522	020122	000	
8257	030433	015	041412	047514	EM12: .ASCIZ <15><12>#CLOCK A COUNT FUNCTION ERROR #
8258	030440	045503	040440	041440	
8259	030446	052517	052116	043040	
8260	030454	047125	052103	047511	
8261	030462	020116	051105	047522	
8262	030470	020122	000		
8263	030473	015	041412	047514	EM14: .ASCIZ <15><12>#CLOCK B COUNT FUNCTION ERROR #
8264	030500	045503	041040	041440	
8265	030506	052517	052116	043040	
8266	030514	047125	052103	047511	
8267	030522	020116	051105	047522	
8268	030530	020122	000		
8269	030533	015	041412	047514	EM15: .ASCIZ <15><12>#CLOCK B COUNT ERROR #
8270	030540	045503	041040	041440	
8271	030546	052517	052116	042440	
8272	030554	051122	051117	000040	
8273	030562	005015	046103	041517	EM16: .ASCIZ <15><12>#CLOCK A INTERRUPT ERROR #
8274	030570	020113	020101	047111	
8275	030576	042524	051122	050125	
8276	030604	020124	051105	047522	
8277	030612	020122	000		
8278	030615	015	041412	047514	EM17: .ASCIZ <15><12>#CLOCK B INTERRUPT ERROR #
8279	030622	045503	041040	044440	
8280	030630	052116	051105	052522	
8281	030636	052120	042440	051122	
8282	030644	051117	000040		
8283	030650	005015	046103	041517	EM20: .ASCIZ <15><12>#CLOCK A REPEATABILITY ERROR #
8284	030656	020113	020101	042522	
8285	030664	042520	052101	041101	
8286	030672	046111	052111	020131	
8287	030700	051105	047522	020122	
8288	030706	000			
8289	030707	015	041412	047514	EM23: .ASCIZ <15><12>#CLOCK B REPEATABILITY ERROR #

8290	030714	045503	041040	051040					
8291	030722	050105	040505	040524					
8292	030730	044502	044514	054524					
8293	030736	042440	051122	051117					
8294	030744	000040							
8295	030746	005015	046103	041517	EM26:	.ASCIZ	<15><12>	#CLOCK ADDRESSING ERROR#	
8296	030754	020113	042101	051104					
8297	030762	051505	044523	043516					
8298	030770	042440	051122	051117					
8299	030776	000							
8300									
8301	030777	015	042412	051122	DH1:	.ASCIZ	<15><12>	#ERRPC	ASR WAS S/B#
8302	031004	041520	020040	040440					
8303	031012	051123	020040	020040					
8304	031020	053440	051501	020040					
8305	031026	020040	051440	041057					
8306	031034	000							
8307	031035	015	042412	051122	DH3:	.ASCIZ	<15><12>	#ERRPC	ABR WAS S/B#
8308	031042	041520	020040	040440					
8309	031050	051102	020040	020040					
8310	031056	053440	051501	020040					
8311	031064	020040	051440	041057					
8312	031072	000							
8313	031073	015	042412	051122	DH4:	.ASCIZ	<15><12>	#ERRPC	ACR WAS S/B#
8314	031100	041520	020040	040440					
8315	031106	051103	020040	020040					
8316	031114	053440	051501	020040					
8317	031122	020040	051440	041057					
8318	031130	000							
8319	031131	015	042412	051122	DH5:	.ASCIZ	<15><12>	#ERRPC	BSR WAS S/B#
8320	031136	041520	020040	041040					
8321	031144	051123	020040	020040					
8322	031152	053440	051501	020040					
8323	031160	020040	051440	041057					
8324	031166	000							
8325	031167	015	042412	051122	DH6:	.ASCIZ	<15><12>	#ERRPC	BBR WAS S/B#
8326	031174	041520	020040	041040					
8327	031202	051102	020040	020040					
8328	031210	053440	051501	020040					
8329	031216	020040	051440	041057					
8330	031224	000							
8331	031225	015	042412	051122	DH7:	.ASCIZ	<15><12>	#ERRPC	BCR WAS S/B#
8332	031232	041520	020040	041040					
8333	031240	051103	020040	020040					
8334	031246	053440	051501	020040					
8335	031254	020040	051440	041057					
8336	031262	000							
8337	031263	015	042412	051122	DH10:	.ASCII	<15><12>	/ERROR	GOOD BAD GOOD DATA READ FROM/
8338	031270	051117	020040	043440					
8339	031276	047517	020104	020040					
8340	031304	041040	042101	020040					
8341	031312	020040	043440	047517					
8342	031320	020104	020040	042040					
8343	031326	052101	020101	042522					

Address	PC	ADDR	ADDR	DATA	DUAL ADDRESS
8344	031334	042101	043040	047522	
8345	031342	115			
8346	031343	015	020012	050040	.ASCIZ <15><12>/ PC ADDR ADDR DATA DUAL ADDRESS/
8347	031350	020103	020040	040440	
8348	031356	042104	020122	020040	
8349	031364	040440	042104	020122	
8350	031372	020040	042040	052101	
8351	031400	020101	020040	042040	
8352	031406	040525	020114	042101	
8353	031414	051104	051505	000123	
8354	031422	005015	051105	050122	DH12: .ASCIZ <15><12>#ERRPC ASR #
8355	031430	020103	020040	051501	
8356	031436	020122	000		
8357	031441	015	042412	051122	DH14: .ASCIZ <15><12>#ERRPC BSR#
8358	031446	041520	020040	041040	
8359	031454	051123	000		
8360	031457	015	042412	051122	DH20: .ASCIZ <15><12>#ERRPC ASR 2NDCNT 1STCNT #
8361	031464	041520	020040	040440	
8362	031472	051123	020040	020040	
8363	031500	031040	042116	047103	
8364	031506	020124	030440	052123	
8365	031514	047103	020124	000	
8366	031521	015	042412	051122	DH23: .ASCIZ <15><12>#ERRPC BSR 2NDCNT 1STCNT #
8367	031526	041520	020040	041040	
8368	031534	051123	020040	020040	
8369	031542	031040	042116	047103	
8370	031550	020124	030440	052123	
8371	031556	047103	020124	000	
8372	031563	015	042412	051122	DH26: .ASCIZ <15><12>#ERRPC CLOCK ADDR. #
8373	031570	041520	020040	041440	
8374	031576	047514	045503	040440	
8375	031604	042104	027122	000	
8376					
8377		031612			.EVEN
8378					
8379	031612	001116	001326	001126	DT1: .WORD \$ERRPC, ASR, \$BDDAT, \$GDDAT, 0
8380	031620	001124	000000		
8381	031624	001116	001330	001126	DT3: .WORD \$ERRPC, ABR, \$BDDAT, \$GDDAT, 0
8382	031632	001124	000000		
8383	031636	001116	001332	001126	DT4: .WORD \$ERRPC, ACR, \$BDDAT, \$GDDAT, 0
8384	031644	001124	000000		
8385	031650	001116	001334	001126	DT5: .WORD \$ERRPC, BSR, \$BDDAT, \$GDDAT, 0
8386	031656	001124	000000		
8387	031662	001116	001336	001126	DT6: .WORD \$ERRPC, BBR, \$BDDAT, \$GDDAT, 0
8388	031670	001124	000000		
8389	031674	001116	001340	001126	DT7: .WORD \$ERRPC, BCR, \$BDDAT, \$GDDAT, 0
8390	031702	001124	000000		
8391	031706	001116	001120	001122	DT10: .WORD \$ERRPC, \$GDADR, \$BDADR, \$GDDAT, \$BDDAT, 0
8392	031714	001124	001126	000000	
8393	031722	001116	001326	000000	DT12: .WORD \$ERRPC, ASR, 0
8394	031730	001116	001334	000000	DT14: .WORD \$ERRPC, BSR, 0
8395	031736	001116	001332	001124	DT21: .WORD \$ERRPC, ACR, \$GDDAT, \$TMP0, 0
8396	031744	001164	000000		
8397	031750	001116	001332	001126	DT22: .WORD \$ERRPC, ACR, \$BDDAT, \$TMP0, 0

```

8398 031756 001164 000000
8399 031762 001116 001340 001124 DT24: .WORD $ERRPC,BCR,$GDDAT,$TMPO,0
8400 031770 001164 000000
8401 031774 001116 001340 001126 DT25: .WORD $ERRPC,BCR,$BDDAT,$TMPO,0
8402 032002 001164 000000
8403 032006 001116 001164 000000 DT26: .WORD $ERRPC,$TMPO,0
8404
8405 032014 000000 000000 DF0: .WORD 0,0
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451

```

```

;*
;* THIS SUB CODE IS USED TO INITIALIZE THE LPA-11
;* FIRST WE WILL LOAD MICROCODE INTO KMC-11
;* NEXT WE WILL INIT BOTH UPROCESSORS
;* THEN WE WILL LOAD DEVICE TABLE IN SLAVE UP.
;* THE ORDER OF LOAD IS DETERMINED BY THE USER.

```

```

;*
;* CALL= JSR R5,$LPAI ;ADDR. OF DEVICE ADDRESS.
;* .WORD 0
;* ROUTINES REQUIRED: .LOADLP
;* PROGRAMS REQUIRED: DRLPX2

```

```

;*
;* ;RETURNS WITH $AERR=1 IF SLAVE
;* ;MICRO SAYS AN ADDR. DOES NOT EXSIST. IN THE LIST.

```

```

SLPAI:
MOV 4,-(SP)
BR 31$

```

```

;FIELD DOES NOT HAVE A BUS SWITCH TO
;WORRY ABOUT,SO WE WILL UNCONDITIONALLY
;BRANCH AROUND THE NEXT CODE THAT
;WORKS BASED ON A BUS SWITCH.
;CODE LEFT IN HERE FOR IN HOUSE
;PERSONAL WHO MAY PATCH THIS BRANCH
;INSTRUCTION TO A <NOP> OCTAL <240>
;IN ORDER TO RUN PROGRAM WITH A SWITCH.

```

```

;NOTE THIS "SWITCH" IS A PIECE OF INHOUSE
;TEST EQUIPMENT ONLY IT CONNECTS
;THE UNIBUS TO THE I/O BUS FOR
;CERTAIN TESTING.

```

```

MOV #30$,4
INC 170000
TYPE 65$
BR 64$
;65$: .ASCIZ <?>##
64$: BR 31$
30$: CMP (SP)+,(SP)+
31$: MOV (SP)+,4
CLR $AERR
JSR R5,$LOAD

```

```

;;TYPE ASCIZ STRING
;;GET OVER THE ASCIZ

```

```

;ALL THIS JUNK MUST BE REMOVED!!
;LOAD MICRO-CODE.

```


8452	032070	000000G			.WORD	DRLPX2		;FILE "DRLPX2.OBJ"
8453								
8454	032072	052777	040000	147540	BIS	#BIT14,@KMADO		;ISSUE KMC+DMC INIT.
8455								
8456	032100				1\$:			;"HANGS" HERE THEN KMC-11 ERROR.
8457								
8458	032100	010146			MOV	R1,-(SP)		
8459	032102	005001			CLR	R1		
8460	032104	005201			2\$:	INC	R1	;STALL FOR DMC-UP
8461	032106	001376			BNE	2\$		
8462	032110	012777	104000	147522	MOV	#BIT15!BIT11,@KMADO		;SET RUN, AND ENABLE ARBITRATION.
8463	032116	105201			25\$:	INCB	R1	
8464	032120	001376			BNE	25\$		
8465								
8466	032122	032777	000040	147510	BIT	#BITS,@KMADO		;SLAVE READY? (READING IPBM SR)
8467	032130	001401			BEQ	3\$;FATAL LPA-11 ERROR SLAVE NOT READY.
8468								
8469	032132	104000			ERROR			
8470								
8471	032134	012777	000004	147502	3\$:	MOV	#4,@KMAD2	;READ FAST PATH
8472	032142				4\$:			
8473	032142	004537	033610		JSR	R5,\$TOUT		;-TOUT-CHECK FOR TIMEOUT
8474								
8475	032146	104000			ERROR			;/TIME-OUT ERROR
8476								;/WE FAILED TO COMPLETE
8477								;/CURRENT OPERATION.
8478								;/CONTINUES IN THIS LOOP
8479								;/WOULD MAKE US "HANG" HERE
8480								
8481	032150	000774			BR	4\$		
8482								
8483								;/RETURNS HERE-FROM-TIMED OUT.
8484	032152	122777	000377	147464	CMPB	#377,@KMAD2		;WAIT TILL KMC DONE COMMAND.
8485	032160	001370			BNE	4\$		
8486	032162	122777	000377	147460	CMPB	#377,@KMAD4		;IF FAST PATH=377 THEN ERROR.
8487	032170	001001			BNE	35\$		
8488	032172	104000			ERROR			;IPBM ERROR (SLAVE SIDE)
8489								;YOU MUST RUN IPBM DIAGNOSTIC.
8490								
8491	032174	122777	000004	147446	35\$:	CMPB	#4,@KMAD4	;IS THIS THE CORRECT VERSION OF MICRO-CODE?
8492	032202	001543			BEQ	5\$;YES-CONTINUE.
8493	032204	005227	177777		INC	#-1		
8494	032210	001140			BNE	5\$		
8495	032212	005227	177777		INC	#-1		
8496	032216	001135			BNE	5\$		
8497	032220	104401	032226		TYPE	,67\$;;TYPE ASCIZ STRING
8498	032224	000440			BR	66\$;;GET OVER THE ASCIZ
8499					67\$:	.ASCIZ	<200>"W A R N I N G"	THIS PROGRAM WAS DESIGNED TO RUN WITH VERSION 4"
8500	032326				68\$:			
8501	032326	104401	032334		TYPE	,69\$;;TYPE ASCIZ STRING
8502	032332	000430			BR	68\$;;GET OVER THE ASCIZ
8503					69\$:	.ASCIZ	<200>"MICRO-CODE"	ANOTHER VERSION CODE WAS DETECTED."
8504	032414				68\$:			
8505	032414	104401	032422		TYPE	,71\$;;TYPE ASCIZ STRING

```

8506 032420 000434 BR 70$ ;GET OVER THE ASCIZ
8507 ;:71$: .ASCIZ <200>"THIS MAY OR MAYNOT CAUSE FALSE ERROR TO BE REPORTED."<200><200>
8508 032512 70$:
8509
8510 032512 112737 177777 032644 5$: MOVB #0-1,11$ ;DAC CODE FOR SLAVE.
8511 032520 012501 MOV (S)+,R1 ;GET NEXT DEVICE ADDR.
8512 032522 021127 000000 6$: CMP (R1),#0 ;TERM REACHED?
8513 032526 001444 BEQ 10$
8514 032530 105237 032644 INCB 11$
8515 032534 1:3777 032644 147106 MOVB 11$,QKMA04 ;FIFO DATA
8516 032542 004737 032646 JSR PC,20$ ;ISSUE SEND
8517 032546 112177 147076 MOVB (R1)+,QKMA04 ;SEND LOW BYTE OF DEVICE ADDR TO SLAVE.
8518 032552 004737 032646 JSR PC,20$ ;ISSUE SEND
8519 032556 112177 147066 MOVB (R1)+,QKMA04 ;SEND HIGH BYTE OF DEVICE ADDR. TO SLAVE.
8520 032562 004737 032646 JSR PC,20$
8521
8522 032566 032777 000002 147044 7$: BIT #BIT1,QKMA00 ;WAIT FOR FIFO DATA
8523 032574 001374 BNE 7$ ;=1 NO DATA. =0 DATA.
8524 032576 112777 000002 147040 MOVB #2,QKMA02 ;READ FIFO.
8525
8526 032604 8$:
8527 032604 004537 033610 JSR R5,$TOUT ;-TOUT-CHECK FOR TIMEOUT
8528
8529 032610 104000 ERROR ;/TIME-OUT ERROR
8530 ;/WE FAILED TO COMPLETE
8531 ;/CURRENT OPERATION.
8532 ;/CONTINUES IN THIS LOOP
8533 ;/WOULD MAKE US "HANG" HERE
8534
8535 032612 000774 BR 8$
8536
8537 ;/RETURNS HERE-FROM-TIMED OUT.
8538 032614 122777 000377 147022 CMPB #377,QKMA02 ;WAIT FOR READ.
8539 032622 001370 BNE 8$
8540 032624 105777 147020 TSTB QKMA04 ;WAS A ZERO RETURNED?
8541 032630 001734 BEQ 6$ ;YES GET NEXT ADDR.
8542 ;SLAVE WILL RETURN CODE 0 IF
8543 032632 005237 032676 INC $AERR ;DEV PRESENT. ELSE
8544 ;EXIT $AERR=1 IF SLAVE GIVES ERROR.
8545 032636 005041 CLR -(1) ;GET RID OF REFERENCE TO BAD ADDR.
8546 032640 012601 10$: MOV (SP)+,R1
8547 032642 000205 RTS R5 ;RETURN ALL ADDR. CHECKED.
8548
8549 032644 000000 11$: .WORD 0 ;HOLDS DAC CODE PLUS OFFSET
8550 ;TO SLAVES ADDR. TABLE.
8551
8552 032646 112777 000003 146770 20$: MOVB #3,QKMA02 ;ISSUE FIFO WRITE
8553 032654 21$:
8554 032654 004537 033610 JSR R5,$TOUT ;-TOUT-CHECK FOR TIMEOUT
8555
8556 032660 104000 ERROR ;/TIME-OUT ERROR
8557 ;/WE FAILED TO COMPLETE
8558 ;/CURRENT OPERATION.
8559 ;/CONTINUES IN THIS LOOP
  
```

```

8560 ;/WOULD MAKE US "HANG" HERE
8561
8562 032662 000774 BR 21$
8563
8564 ;/RETURNS HERE-FROM-TIMED OUT.
8565 032664 122777 000377 146752 CMPB #377, @KMAD2 ;KMC CODE WILL RETURN A "377"
8566 032672 001370 BNE 21$ ;WHEN DONE COMMAND.
8567 032674 000207 RTS PC
8568
8569 032676 000000 $AERR: .WORD 0 ;=0 IF ADDR. LIST OK,=1 IF BAD.
8570
8571 ;*
8572 ;*THIS SUB CODE USED TO LOAD MICRO-CODE INTO LPA-11.
8573 ;* CALL = JSR RS, $LOAD
8574 ;* .WORD XX ;ADDR. OF MICRO CODE.
8575 ;* ;RETURNS HERE
8576 ;* NOTE: MICRO CODE FILE MUST END IN -1 DATA.
8577 ;*
8578
8579 $LOAD: MOV R4, -(SP) ;SAVE R4.
8580 032702 010046 MOV RO, -(SP) ;SAVE RO.
8581 032704 012500 1$: MOV (5)+, RO ;GET PROG. ADDR.
8582 032706 005077 146726 CLR @KMAD0 ;CLEAR CSR
8583 032712 005077 146732 CLR @KMAD4 ;CLEAR CRAM ADDR.
8584 032716 052777 002000 146714 2$: BIS #2000, @KMAD0 ;SELECT CRAM.
8585 032724 012077 146724 MOV (0)+, @KMAD6 ;WRITE DATA.
8586 032730 052777 020000 146702 BIS #20000, @KMAD0 ;SET CRAM WRITE
8587 032736 005077 146676 CLR @KMAD0 ;DISABLE CRAM.
8588 032742 005277 146702 INC @KMAD4 ;UPDATE CRAM ADDR.
8589 032746 021027 177777 CMP (0), #-1 ;ALL DON*?
8590 032752 001361 BNE 2$ ;NO LOOP.
8591 032754 005077 146670 CLR @KMAD4 ;CLEAR CRAM ADDR.
8592 032760 016500 177776 MOV -2(5), RO ;GET MICRO CODE ADDR.
8593
8594 032764 052777 002000 146646 3$: BIS #2000, @KMAD0 ;SELECT CRAM
8595 032772 022077 146656 CMP (RO)+, @KMAD6 ;DATA OK?
8596 032776 001013 BNE 5$ ;NO - REPORT AN ERROR.
8597 033000 021027 177777 CMP (0), #-1 ;ALL DONE?
8598 033004 001405 BEQ 4$ ;YES - EXIT
8599 033006 005077 146626 CLR @KMAD0 ;NO - DESELECT CRAM.
8600 033012 005277 146632 INC @KMAD4 ;UPDATE CRAM ADDR.
8601 033016 000762 BR 3$
8602
8603 033020 012600 4$: MOV (SP)+, RO ;RESTORE RO
8604 033022 012604 MOV (SP)+, R4 ;RESTORE R4
8605 033024 000205 RTS R5 ;EXIT
8606
8607 033026 5$: ;COME HERE ON LOAD ERROR
8608 033026 005745 TST -(5)
8609 033030 105204 INCB R4 ;UPDATE ERROR COUNTER.
8610 033032 100324 BPL 1$ ;IF NOT TOO MANY, TRY AGAIN.
8611 033034 000000 HALT ;MICRO CODE LOAD ERROR.
8612 ;KMC-11 FAULT. YOU COULD TRY
8613 033036 000722 BR 1$ ;TO PRESS CONTINUE TO GIVE IT

```

```

8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627 033040 010046
8628 033042 012500
8629 033044 052700 000340
8630 033050 004737 033322
8631 033054 010037 033146
8632 033060 010077 146564
8633 033064 112777 000005 146552
8634 033072 004737 033322
8635 033076 011537 033150
8636 033102 112577 146542
8637
8638 033106 112777 000005 146530
8639 033114 004737 033322
8640 033120 111537 033152
8641 033124 112577 146520
8642 033130 112777 000005 146506
8643 033136 004737 033322
8644 033142 012600
8645 033144 000205
8646 033146 000000
8647 033150 000000
8648 033152 000000
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659 033154 010046
8660 033156 012500
8661 033160 052700 000300
8662 033164 004737 033322
8663 033170 110077 146454
8664 033174 112777 000005 146442
8665 033202 004737 033322
8666 033206 010037 033316
8667 033212

```

```

; ANOTHER CHANCE, BUT I DOUBT
; THAT THAT WOULD WORK. SINCE I'VE
; ALREADY GIVEN IT 177 (OCTAL) CHANCES.
; TRY RUNNING THE KMC-11 DIAGNOSTIC.

; *THIS ROUTINE ISSUES A WRITE COMMAND TO THE LPA-11
; *
; * CALL = JSR R5,$TLKW
; * .WORD 0 ; OFFSET OF DEVICE ADDR.
; * .WORD 0 ; DATA TO BE WRITTEN
; *
$TLKW: MOV RO, -(SP) ; SAVE RO
MOV (5)+, RO ; GET DEVICE OFFSET
BIS #340, RO ; ADD WRITE CODE.
JSR PC,$LPW ; WAIT FOR FAST PATH READY
MOV RO, W1
MOV RO, @KMA04
MOVB #5, @KMA02 ; ISSUE FAST PATH WRITE
JSR PC,$LPW ; WAIT FOR RDY
MOV (5), W2
MOVB (5)+, @KMA04 ; WRITE LOW BYTE DATA.
MOVB #5, @KMA02 ; FP WRITE
JSR PC,$LPW
MOVB (5), W3
MOVB (5)+, @KMA04 ; WRITE HIGH BYTE
JSR PC,$LPW
MOV (SP)+, RO
RTS R5 ; EXIT DONE.
W1: 0
W2: 0
W3: 0

; *THIS ROUTINE ISSUES A READ COMMAND TO THE LPA-11
; *
; * CALL = JSR R5,$TLKR
; * .WORD 0 ; OFFSET OF DEVICE
; * .WORD 0 ; RETURNS HERE
; * DATA IN WORD $DATR
; *
$TLKR: MOV RO, -(SP) ; SAVE RO
MOV (5)+, RO ; GET OFFSET
BIS #300, RO ; ADD READ CODE
JSR PC,$LPW ; WAIT TILL RE DY
MOVB RO, @KMA04
MOVB #5, @KMA02 ; ISSUE WRITE FP
JSR PC,$LPW
MOV RO, R01
1$:

```

```

8668 033212 004537 033610 JSR R5, $TOUT ; -TOUT-CHECK FOR TIMEOUT
8669
8670 033216 104000 ERROR ; /TIME-OUT ERROR
8671 ; /WE FAILED TO COMPLETE
8672 ; /CURRENT OPERATION.
8673 ; /CONTINUES IN THIS LOOP
8674 ; /WOULD MAKE US "HANG" HERE
8675
8676 033220 000774 BR 1$
8677
8678 ; /RETURNS HERE-FROM-TIMED OUT.
8679 033222 032777 000040 146410 BIT #BITS, $KMADO ; FAST PATH GOT DATA?
8680 033230 001370 BNE 1$
8681 033232 112777 000004 146404 MOVB #4, $KMAD2 ; ISSUE FAST PATH READ
8682 033240 004737 033322 JSR PC, $LPW
8683 033244 117737 146400 033320 MOVB $KMAD4, $DATR ; GET LOW BYTE
8684 033252
8685 033252 004537 033610 JSR R5, $TOUT ; -TOUT-CHECK FOR TIMEOUT
8686
8687 033256 104000 ERROR ; /TIME-OUT ERROR
8688 ; /WE FAILED TO COMPLETE
8689 ; /CURRENT OPERATION.
8690 ; /CONTINUES IN THIS LOOP
8691 ; /WOULD MAKE US "HANG" HERE
8692
8693 033260 000774 BR 2$
8694
8695 ; /RETURNS HERE-FROM-TIMED OUT.
8696 033262 032777 000040 146350 BIT #BITS, $KMADO ; FAST PATH READY?
8697 033270 001370 BNE 2$
8698 033272 112777 000004 146344 MOVB #4, $KMAD2 ; ISSUE FAST PATH READ
8699 033300 004737 033322 JSR PC, $LPW
8700 033304 117737 146340 033321 MOVB $KMAD4, $DATR+1 ; SAVE HIGH BYTE
8701 033312 012600 MOV (SP)+, R0
8702 033314 000205 RTS R5
8703 033316 000000
8704 033320 000000
RD1:
$DATR: .WORD 0
8705
8706 ; THIS ROUTINE WAITS FOR KMC-CODE TO BECOME READY AS WELL
8707 ; AS FAST PATH TO BE READ.
8708
8709 ; CALL = JSR PC, $LPW
8710
8711 ; IT WILL TIME OUT IF TOO MUCH TIME IS TAKEN BY
8712 ; THE MICRO-PROCESSORS AND REPORT AN ERROR, THEN HALT.
8713
8714
8715 033322 010146 SLPW: MOV R1, -(SP) ; SAVE R1
8716 033324 005001 CLR R1
8717 033326 122777 000377 146310 1$: CMPB #377, $KMAD2 ; FINISHED INSTRUCTION?
8718 033334 001403 BEQ 2$
8719 033336 005201 INC R1 ; TIME OUT?
8720 033340 001372 BNE 1$
8721 033342 000411 BR 10$

```

```

8722
8723 033344 032777 000020 146266 2$: BIT #BIT4, QKMADD ;FAST PATH READ?
8724 033352 001403 BEQ 3$
8725 033354 005201 INC R1 ;NO - TIME OUT?
8726 033356 001372 BNE 2$
8727 033360 000402 BR 10$ ;YES - REPORT AN ERROR
8728
8729 033362 012601 3$: MOV (SP)+, R1 ;RESTORE R1
8730 033364 000207 RTS PC ;EXIT
8731
8732 033366 10$: TYPE 65$ ;:TYPE ASCIZ STRING
8733 033366 104401 033374 BR 64$ ;:GET OVER THE ASCIZ
8734 033372 000407 ;:65$: .ASCIZ <200>#LPA-11 FAULT#
8735
8736 033412 64$:
8737
8738 033412 000000 11$: HALT ;LPA-11 FAULT RUN LPA-11
8739 033414 000776 BR 11$ ;DIAGNOSTICS.
8740
8741
8742
8743
8744 ;*
8745 ;*THIS ROUTINE PROVIDES THE LINKAGE FROM USER CODE TO
8746 ;*A DEVICE ADDRESS ON THE I/O BUSS FOR WRITE ONLY.
8747 ;*
8748 ;* FIRST WE WILL DETERMINE IF THE .DDRESS HAS BEEN USED
8749 ;* BEFORE. IF NOT WE HAVE TO INITIALIZE THE LPA WITH
8750 ;* THAT ADDRESS.
8751 ;* WHEN THE ADDR. IS KNOWN BY THE LPA, DO THE OUTPUT BY
8752 ;* $TLKW
8753 ;*
8754 033416 010046 $OUTLP: MOV R0, -(SP) ;SAVE R0
8755 033420 010146 MOV R1, -(SP) ;SAVE R1
8756
8757 033422 012700 001666 MOV #.DVLS, R0 ;PROGRAM DEFINED LIST.
8758 033426 005001 CLR R1
8759 033430 005710 1$: TST (0) ;TERMINATOR REACHED?
8760 033432 001421 BEQ 10$ ;YES NEXT STEP.
8761 033434 027520 000000 CMP @ (5), (0)+ ;MATCH WITH ADDR IN LIST?
8762 033440 001402 BEQ 2$
8763 033442 005201 INC R1
8764 033444 000771 BR 1$
8765
8766 033446 010137 033464 2$: MOV R1, 3$ ;SAVE OFFSET, DEVICE KNOWN.
8767 033452 005725 TST (5)+
8768 033454 013537 033466 MOV @ (5)+, 4$ ;GET DATA TO BE WRITTEN
8769 033460 004537 033040 JSR R5, $TLKW ;DO WRITE
8770 033464 000000 3$: .WORD 0 ;DEVICE OFFSET
8771 033466 000000 4$: .WORD 0 ;DATA TO BE WRITTEN.
8772 033470 012601 MOV (SP)+, R1
8773 033472 012600 MOV (SP)+, R0
8774 033474 000205 RTS R5
8775 033476 017520 000000 10$: MOV @ (5), (0)+ ;SAVE ADDR.

```

8776	033502	005010		CLR	(0)	
8777	033504	004537	032020	JSR	R5,\$LPAI	
8778	033510	001666		.WORD	.DVLS	
8779	033512	000755		BR	2\$	
8780						
8781				;	*	
8782				;	*THIS ROUTINE PROVIDES THE LINKAGE FROM USER CODE	
8783				;	*TO A DEVICE ADDR. ON THE I/O B SS FOR READ ONLY.	
8784				;	*	
8785				;	*FIRST WE WILL DETERMINE IF THE ADDRESS HAS BEEN	
8786				;	*USED BEFORE. IF NOT, WE HAVE TO INITIALIZE THE LPA	
8787				;	*WITH THE NEW ADDR.	
8788				;	*WHEN THE ADDR IS KNOWN WE CAN DO OUTPUT THROUGH	
8789				;	*\$TLKR	
8790				;	*	
8791				;	CALL THROUGH MOVEI DATA,ADDR.	
8792				;	WHICH EQUALS:	
8793				;	JSR R5,\$INLP	
8794				;	.WORD XX ADDR OF DEVICE	
8795				;	.WORD YY ADDR TO \$TORE READ DATA.	
8796	033514	010046		\$INLP:	MOV R0,-(SP)	;SAVE R0
8797	033516	010146			MOV R1,-(SP)	;SAVE R1
8798						
8799	033520	012700	001666		MOV #.DVLS,R0	;PROG DEFINED ADDR. LIST.
8800	033524	005001			CLR R1	
8801	033526	005710		1\$:	TST (0)	;EOL REACHED?
8802	033530	001420			BEQ 10\$;YES - DEFINE NEW ADDR.
8803						
8804	033532	027520	000000		CMP 2(5),(0)+	;ADDR. MATCH?
8805	033536	001402			BEQ 2\$	
8806	033540	005201			INC R1	
8807	033542	000771			BR 1\$	
8808						
8809	033544	010137	033556	2\$:	MOV R1,3\$;SAVE LIST OFFSET
8810	033550	005725			TST (5)+	
8811	033552	004537	033154		JSR R5,\$TLKR	;GO READ DEVICE
8812		033556		\$OFS=.		
8813	033556	000000		3\$:	.WORD 0	;OFFSET OF DEVICE
8814						
8815	033560	013735	033320		MOV \$DATR,2(5)+	;STORE DATA.
8816	033564	012601			MOV (SP)+,R1	;RESTORE R1
8817	033566	012600			MOV (SP)+,R0	;RESTORE R2
8818	033570	000205			RTS R5	;EXIT
8819						
8820	033572	017520	000000	10\$:	MOV 2(5),(0)+	
8821	033576	005010			CLR (0)	
8822	033600	004537	032020		JSR R5,\$LPAI	
8823	033604	001666			.WORD .DVLS	
8824	033606	000756			BR 2\$	
8825					;	*
8826					;	*\$STOUT ROUTINE USED TO WATCH IF
8827					;	*WE'RE IN A LOOP TOO-LONG
8828					;	*CALL= JSR R5,\$STOUT
8829					;	*ERROR X ;RETURNS HERE ON TIMEOUT

```

8830                                     ;*
8831                                     ;*
8832                                     ;*
8833
8834 033610 020537 033644 $TOUT: CMP R5,$SAD ;SAME ADDR?
8835 033614 001405          BEQ 1$
8836 033616 010537 033644          MOV R5,$SAD ;NO-SAVE THIS ADDR.
8837 033622 005037 033646          CLR $CNT ;CLR CNT AT ADDR.
8838 033626 000403          BR 2$
8839 033630 005237 033646 1$: INC $CNT ;OVERFLOW?
8840 033634 100402          BMI 3$ ;YES-ERROR RETURN
8841 033636 062705 000004 2$: ADD #4,R5 ;NO-NON ERROR RETURN
8842 033642 000205          3$: RTS R5 ;RETURN.
8843
8844 033644 000000          $SAD: .WORD 0 ;CONTAINS LOOP ADDR.
8845 033646 000000          $CNT: .WORD 0 ;# OF TIMES AT ADDR.
8846
8847
8848 ;*
8849 ;* THIS ROUTINE REPLACES WHAT THE USER WOULD ORDINARILY
8850 ;* USE FOR A RESET. FIRST WE DO A RESET INSTRUCTION.
8851 ;* THEN WE CLR ".DVLST" WHICH FORCES US TO RESET BOTH THE
8852 ;* KMC AND DMC AS SOON AS A DEVICE IS REFERENCED.
8853 ;*
8854 ;* CALL=JSR PC,$RESET ;REPLACES "RESET INSTRUCTION
8855 ;* ;RETURNS HERE.
8856 033650 000005          $RESET: RESET ;RESET THE WORLD.
8857
8858 ;*
8859 033662 005737 032676          ;* MOV 2$,$1$ ;/READ DEVICE REG 2$,PUT DATA IN 1$.
8860 033666 001004          TST $AERR ;IF NO ERROR,LOOP
8861 033670 062737 000002 033704 BNE 10$ ;THERE WAS AN ERROR.
8862 ADD #2,2$ ;UPDATE DEVICE ADDR.
8863 ;YOU SEE ,WE HAVE TO PROTECT OUR SELF!
8864 ;IF 2$ CONTAINED A VALID ADDR,WE
8865 ;MUST KEEP TRYING UNTIL WE GENERATE
8866 ;AN INVALID ADDR.
8866 033676 000764          BR $RESET
8867 033700
8868 033700 000207          10$: RTS PC
8869 033702 000000          1$: .WORD 0 ;JUNK LOC.
8870 033704 160000          2$: .WORD 160000 ;DLMB ADDR. FORCES INIT OF DMC/KMC.
8871
8872
8873
8874 ;SDELAY- ROUTINE TO GIVE A MINOR DELAY.
8875 ;IS NOT TIME DEPENDENT CODE SENCE
8876 ;NOT USED TO GET SPECIFIC TIME BUT
8877 ;JUST A LITTLE DELAY.
8878
8879 ;
8880 ; THAT IS UNLESS A REAL TIME CLOCK IS PRESENT!
8881 ; THEN WE'LL GENERATE A TIME BETWEEN 16MS TO 32 MS
8882 ;
8883 ;
            CALL= JSR PC. SDELAY
    
```



```

8884
8885 033706
8886 033706 005737 033770
8887 033712 100016
8888 033714 012737 000002 033760
8889 033722 052777 000115 000040
8890 033730 005037 177776
8891 033734 005737 033760
8892 033740 001375
8893 033742 005077 000022
8894
8895 033746 000207
8896 033750 105237 033760
8897 033754 001375
8898 033756 000207
8899
8900 033760 000000
8901
8902 033762 005337 033760
8903 033766 000002
8904 033770 000000
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916 033772
8917 033772 005037 001666
8918 033776
8919 033776 104401 034004
8920 034002 000405
8921
8922 034016
8923 034016 105777 145122
8924 034022 100375
8925 034024 117737 145116 034146
8926 034032 104401 034146
8927 034036 142737 000240 034146
8928 034044 104412
8929 034046 012637 034144
8930 034052 123727 034146 000104
8931 034060 001411
8932
8933 034062 004537 033514
8934 034066 034144
8935 034070 034102
8936
8937 034072 013746 034102

```

```

:
SDELAY:
TST RTCCSR ;CLOCK PRESENT?
BPL 10$
MOV #2, TIME
BIS #15, RTCCSR ;START CLOCK
CLR PS
1$: TST TIME
BNE 1$
CLR RTCCSR ;STOP CLOCK

10$: RTS PC
INCB TIME
BNE 10$
RTS PC

TIME: .WORD 0

CLKINT: DEC TIME
RTI

RTCCSR: .WORD 0 ;CLOCK CSR IF USED.

;
; *THIS MACRO ALLOWS THE OPERATOR TO TALK TO
; *ANY DEVICE ON THE I/O BUS
; *USER MUST START AT THIS ADDR.
; *HE MUST SAY EITHER "E" FOR EXAMINE, OR "D" FOR DEPOSIT.
; *"E" IS DEFAULT.
; *NEXT, HE MUST SUPPLY AN ADDR.
; *NOTE IF ADDR. IS NOT FOUND ON I/O BUS, A HALT
; *WILL OCCUR.

$UTK: CLR .DVLS
21$: TYPE 65$ ;;TYPE ASCIZ STRING
BR 64$ ;;GET OVER THE ASCIZ
65$: .ASCIZ <200>#E OR D?#
64$:
1$: TSTB 2$TKS
BPL 1$
MOVB 2$TKB, 20$ ;GET INPUT
TYPE 20$ ;ECHO NEXT MESSAGE.
BICB #240, 20$ ;STRIP PARITY, LC
RDOCT ;GET ADDR.
MOV (SP)+, 14$
CMPB 20$, #D ;DEPOSIT?
BEQ 10$

2$: JSR RS $INLP ;GET DATA
.WORD 14$
.WORD 5$

MOV 5$, -(SP) ;;SAVE 5$ FOR TYPEOUT

```

```

8938 034076 104402
8939 034100 000736
8940 034102 000000
8941
8942 034104
8943 034104 104401 034112
8944 034110 000404
8945
8946 034122
8947 034122 104412
8948 034124 012637 034142
8949
8950 034130 004537 033416
8951 034134 034144
8952 034136 034142
8953 034140 000716
8954
8955 034142 000000
8956 034144 000000
8957 034146 100001 042504 044526
8958 034154 042503 040440 042104
8959 034162 036522 000040
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984 034166 012537 034176
8985 034172 004537 033514
8986 034176 000000
8987 034200 034274
8988 034202 113777 033556 145444
8989 034210 113777 033556 145440
8990 034216 013737 034176 034236
8991 034224 062737 000002 034236

```

```

TYPOC
BR 21$ ;;GO TYPE--OCTAL ASCII(ALL DIGITS)
5$: .WORD 0 ;LOOP.
10$:
TYPE ,67$ ;;TYPE ASCII STRING
BR 66$ ;;GET OVER THE ASCII
67$: .ASCIIZ <200>#DATA= #
66$:
RDOCT
MOV (SP)+,13$
11$: JSR R5,$OUTLP ;OUTPUT ROUTINE.
12$: .WORD 14$ ;DEVICE ADDR.
.WORD 13$ ;DATA
BR 21$
13$: .WORD 0
14$: .WORD 0
20$: .ASCIIZ <1><200>#DEVICE ADDR= #
.EVEN
;
;THIS ROUTINE LOOKS THROUGH CURENT .DVL$ FOR A/D ADDR.
;IF UNFOUND GENERATES IT. THIS ROUTINE'S WHOLE PURPOSE IS
;TO SET UP THE USER PROGRAM TO LINK TO FILE "DRLPX2" FOR
;SAMPLE TAKEING PURPOSES.
;TO TAKE SAMPLES, THE USER PROGRAM MUST SET UP
;A/D CSR IN BSEL 4 AND 5.
;(2) HE MUST CALL THIS ROUTINE:
; JSR R5,$SPUTS ;CALL SET UP ROUTINE.
; .WORD ADDR ;ADDR. OF A/D CSR.
; RETURNS HERE ;KMC BSEL 3,6,7 PERMINENTLY SET UP
; ;(UNTILL ONE DOES A RESET)
;(3)THE USER MUST PUT CODE 006 INTO KMC REG 2 TO
; START CONVERSION CAUTION*DO WITH MOV B INSTR.!
;(4)MONITOR KMC REG 2 FOR CODE 377 (DRLPX2 IS DONE)
;(5)READ KMC REG 4,5 FOR A/D RESULT.
;(6) TO TAKE MORE SAMPLES, SIMPLY PUT A/D CSR INTO
; BSEL 4,5 AND CODE 6 INTO BSEL 2.
$SPUTS: MOV (5)+,1$ ;GET ADDR OF ADDR. OF A/D
JSR R5,$INLP
1$: .WORD 0
.WORD 10$
MOV $OFS,@KMA06
MOV $OFS,@KMA07
MOV 1$,2$
ADD #2,2$

```

8992	034232	004537	033514		JSR	RS,\$INLP
8993	034236	000000		2\$:	.WORD	0
8994	034240	034274			.WORD	10\$
8995	034242	113777	033556	145376	MOVB	\$OFS,@KMA03
8996	034250	152777	000340	145376	BISB	#340,@KMA06
8997	034256	152777	000300	145372	BISB	#300,@KMA07
8998	034264	152777	000300	145354	BISB	#300,@KMA03
8999	034272	000205			RTS	RS
9000	034274	000000		10\$:	.WORD	0
9001						
9002						
9003		000001			.END	

APRIOR= 000006
APRITY 001352
APTCSU= 000040
APTENV= 000001
APTSIZ= 000200
APTSPO= 000100
ASR 001326

222*	317													
397*	726													
8027	8132*													
7623	8020	8088	8130*											
669	8129*													
8022	8090	8131*												
383*	681*	706	759	869	891	908	1004	1006	1024	1026	1059	1061		
1079	1081	1114	1116	1134	1136	1169	1171	1189	1191	1224	1226	1244		
1246	1279	1281	1299	1301	1334	1336	1354	1356	1389	1391	1409	1411		
1444	1446	1464	1466	1499	1501	1519	1521	1554	1556	1574	1576	1609		
1611	1629	1631	3496	3542	3588	3781	3783	3788	3792	3827	3829	3832		
3834	3853	3876	3885	3887	3890	3944	3954	3959	3962	4017	4025	4027		
4030	4034	4051	4085	4097	4099	4102	4106	4164	4169	4181	4217	4222		
4234	4270	4275	4287	4323	4328	4340	4376	4381	4393	4429	4434	4446		
4483	4488	4500	4544	4549	4598	4604	4606	4609	4611	4653	4659	4661		
4664	4714	4722	4724	4727	4730	4777	4783	4788	4791	4846	4852	4857		
4860	4904	4910	4912	4915	4952	4958	4960	4963	5005	5010	5013	5074		
5083	5085	5088	5160	5169	5179	5195	5239	5242	5295	5321	5324	5383		
5396	5399	5452	5492	5499	5545	5602	5659	5716	5773	5830	5898	5914		
5916	5919	5980	5985	5988	6044	6051	6054	6062	6065	6100	6103	6155		
6162	6165	6173	6176	6211	6214	6266	6273	6276	6284	6287	6322	6325		
6377	6384	6387	6395	6398	6433	6436	6490	6509	6512	6550	6553	6604		
6623	6626	6664	6667	6718	6737	6740	6778	6781	6832	6851	6854	6892		
6895	6999	7013	7015	7018	7021	7096	7115	7117	7120	7199	7206	7209		
7221	7292	7304	7308	7311	7322	7394	7404	7426	8379	6393				

ASWREG= 000000
ATESTN= 000000
AUNIT = 000000
#USWR = 000000
AVECP2 001344
AVECT 001342
AVECT1= 000344
AVECT2= 000000
BBR 001336

317	330													
317	321													
317	324													
317	331													
392*	720*													
391*	718													
221*	317	356	620	621										
317	357													
388*	714*	767	965	967	3049	3051	3069	3071	3104	3106	3124	3126		
3159	3161	3179	3181	3214	3216	3234	3236	3269	3271	3289	3291	3324		
3326	3344	3346	3379	3381	3399	3401	3434	3436	3454	3456	3644	3693		
3743	5229	5306	5388	5457	5496	5549	5606	5663	5720	5777	5834	5905		
6492	6606	6720	6834	7401	8387									
389*	716*	769	3649	3697	3747	5244	5329	5417	5464	5560	5617	5674		
5731	5788	5845	6514	6529	6558	6628	6643	6672	6742	6757	6786	6856		
6871	6900	8389	8399	8401										

BCR 001340

204*	1606	1661	2991	3046	5234	5977								
194*	204	3834	4106	4611										

BIT0 = 000001
BIT00 = 000001
BIT01 = 000002
BIT02 = 000004
BIT03 = 000010
BIT04 = 000020
BIT05 = 000040
BIT06 = 000100
BIT07 = 000200
BIT08 = 000400
BIT09 = 001000
BIT1 = 000002
BIT10 = 002000

193*	203													
192*	202													
191*	201													
190*	200													
189*	199	4034	4181	4234	4287	4340	4393	4446	4500	7308				
188*	198													
187*	197	4051	4730	7414										
186*	196	7786												
185*	195	7634	7794											
203*	1551	1716	2935	3101	5234	8522								
184*	2211	4724	4788	4857	4912	4960	5010	7015	7611					

BIT11 = 004000	183#	2266	2543	5160	5221	5239	5296	5321	5396	5916	6046	6062	6100
	6157	6173	6211	6268	6284	6322	6379	6395	6433	6492	6509	6550	6606
BIT12 = 010000	6623	6664	6720	6737	6778	6834	6851	6892	7801	8462			
	182#	2321	3785	3829	3887	3959	4027	4099	4606	4661	5085	5985	7117
	7206												
BIT13 = 020000	181#	1111	2376	3824	7036	7138	7235	7337	7441	7618			
BIT14 = 040000	180#	1056	2431	3987	5348	7772	8454						
BIT15 = 100000	179#	1001	2486	7018	8462								
BIT2 = 000004	202#	1496	1771	2879	3156								
BIT3 = 000010	201#	1441	1826	2823	3211								
BIT4 = 000020	200#	1881	2767	3266	8723								
BIT5 = 000040	199#	1386	1936	2711	3321	5234	6492	6606	6720	6834	8466	8679	8696
BIT6 = 000100	198#	1331	1991	2655	3376								
BIT7 = 000200	197#	1276	2046	2599	3431								
BIT8 = 000400	196#	1221	2101	7112									
BIT9 = 001000	195#	1166	2156	7112	7206								
BPRITY 001354	398#	726*											
BPTVEC= 000014	211#												
BSR 001334	387#	712*	765	928	930	2546	2548	2566	2568	2602	2604	2622	2624
	2658	2660	2678	2680	2714	2716	2734	2736	2770	2772	2790	2792	2826
	2828	2846	2848	2882	2884	2902	2904	2938	2940	2958	2960	2994	2996
	3014	3016	3642	3685	3735	4540	4709	4768	4837	5072	5080	5137	5163
	5224	5234	5237	5299	5312	5315	5385	5391	5394	5401	5454	5494	5547
	5552	5565	5604	5609	5622	5661	5666	5679	5718	5723	5736	5775	5780
	5793	5832	5837	5850	5900	5908	5911	6042	6049	6153	6160	6264	6271
	6375	6382	6488	6495	6497	6500	6503	6602	6609	6611	6614	6617	6716
	6723	6725	6728	6731	6830	6837	6839	6842	6845	7001	7098	7201	7294
	7396	7411	7414	8385	8394								
BVECT 001346	394#	722*											
BVECT2 001350	395#	724*											
CKSWR = 104407	7607	7633	7771	8215#									
CLKINT 033762	8902#												
CR = 000015	119#	8066	8076										
CRLF = 000200	120#	8037	8076										
DDISP = 177570	126#	294	657										
DFO 032014	423	431	439	447	455	463	471	480	488	496	501	502	503
	504	511	519	527	535	542	550	558	566	574	582	590	8405#
DH1 030777	421	429	8301#										
DH10 031263	477	8337#											
DH12 031422	494	525	8354#										
DH14 031441	509	533	8357#										
DH20 031457	540	8360#											
DH23 031521	564	8366#											
DH26 031563	588	8372#											
DH3 031035	437	8307#											
DH4 031073	445	486	548	556	8313#								
DH5 031131	453	8319#											
DH6 031167	461	8325#											
DH7 031225	469	517	572	580	8331#								
DISPLA 001142	294#	657*	665*	7610*	7816*								
DISPRE 000174	97#	665											
DRLPX2= *****	14#	8452											
DSWR = 177570	125#	293	656										
DT1 031612	422	430	541	565	8379#								

G

LPADL	001650	611#												
LPCI	001640	602#												
LPCO	001644	607#												
LPMR	001642	605#												
LPMS1	001654	615#												
LPMS2	001656	617#												
LPSO	001646	609#												
LS210	023376	103	6986#											
LS214	023564	104	7083#											
LS220	024000	105	7186#											
LS224	024160	106	7279#											
LS230	024372	107	7381#											
P =	000012	1644#	1699#	1754#	1809#	1864#	1919#	1974#	2029#	2084#	2139#	2194#	2249#	2304#
		2359#	2414#	2469#	2524#	3029#	3084#	3139#	3194#	3249#	3304#	3359#	3414#	3469#
		4811#	4880#											
PC =	%000007	138#	5458#	6935*	6938*	6945*	6950	7620*	7626*	7679*	7912*	8025*	8044*	8051*
		8058#	8072*	8074*	8107*	8124*	8516*	8518*	8520*	8567*	8630*	8634*	8639*	8643*
		8662*	8665*	8682*	8699*	8730*	8868*	8895*	8898*					
		124#												
PIRQ =	177772	218#												
PIRQVE =	000240	141#												
PRO =	000000	142#												
PR1 =	000040	143#												
PR2 =	000100	143#												
PR3 =	000140	144#												
PR4 =	000200	145#												
PR5 =	000240	146#												
PR6 =	000300	147#												
PR7 =	000340	148#												
PS =	177776	121#	122	8890*										
PSW =	177776	122#												
PWAVEC =	000024	213#	645*	646*	8137*	8138*	8147*	8153*	8165*	8166*				
RDCHR =	104410	7971	8216#											
RDLIN =	104411	7835	8217#											
RDOCT =	104412	8218#	8928	8947										
RD1 =	033316	8666#	8703#											
RESVEC =	000010	208#												
RSTART =	002434	102	727#											
RTCCSR =	033770	8886	8889*	8893*	8904#									
RO =	%000000	129#	689	691*	694*	695	700*	703*	704*	706*	707*	708	709*	710
		711#	712	713*	714	715*	716	718*	719*	720	721*	722	723*	724
		4169*	4170*	4222*	4223*	4275*	4276*	4328*	4329*	4381*	4382*	4434*	4435*	4489*
		4490*	5169*	5170*	5499*	5500*	5553*	5554*	5610*	5611*	5667*	5668*	5724*	5725*
		5781*	5782*	5838*	5839*	6056*	6073*	6095*	6103*	6167*	6184*	6206*	6214*	6278*
		6295*	6317*	6325*	6389*	6406*	6428*	6436*	6503*	6521*	6545*	6553*	6617*	6635*
		6659*	6667*	6731*	6749*	6773*	6781*	6845*	6863*	6887*	6895*	6942*	6945	7651
		7652*	7653*	7660*	7661*	7662*	7663*	7664*	7665	7670	7675*	7677*	7681	7683
		7702	7712*	7716	7732	7733	7746*	7832	7836*	7839	7855*	8018	8019*	8024
		8029	8032*	8084	8092*	8096	8097	8099*	8100*	8101	8123*	8139	8164*	8184
		8185*	8186	8187*	8188*	8189*	8190*	8580	8581*	8592*	8595	8603*	8627	8628*
		8629*	8631	8632	8644*	8659	8660*	8661*	8663	8666	8701*	8754	8757*	8773*
		8796	8799*	8817*										
R1 =	%000001	130#	690	692*	696	699*	7703	7716*	7717	7721	7745*	7833	7837*	7841*
		7843*	7845*	7848*	7851	7854*	8085	8122*	8140	8163*	8458	8459*	8460*	8463*
		8511*	8512	8517	8519	8546*	8715	8716*	8719*	8725*	8729*	8755	8758*	8763*

R2	=%000002	8766	8772*	8797	8800*	8806*	8809	8816*	7731	7736*	7744*	7834	7838*	7842*
R3	=%000003	131*	7704	7715*	7719*	7722	7729*	7730*	7572*	7573*	7574	7583*	7705	7713*
R4	=%000004	7844*	7846*	7852	7853*	8141	8162*	7968*	7969	7972*	7973	7977	7979	7981*
R5	=%000005	132*	7548	7557*	7563*	7564*	7567*	7555*	7569	7571*	7579*	7582*	8143	8160*
		7728*	7731*	7740*	7741*	7743*	7967							
		7983*	8142	8161*										
		133*	7549	7551*	7552*	7553*	7554							
		8579	8604*	8609*										
		134*	759*	761*	763*	765*	767*	769*	805*	807*	844*	846*	889*	891*
		908*	928*	930*	965*	967*	1004*	1006*	1024*	1026*	1059*	1061*	1079*	1081*
		1114*	1116*	1134*	1136*	1169*	1171*	1189*	1191*	1224*	1226*	1244*	1246*	1279*
		1281*	1299*	1301*	1334*	1336*	1354*	1356*	1389*	1391*	1409*	1411*	1444*	1446*
		1464*	1466*	1499*	1501*	1519*	1521*	1554*	1556*	1574*	1576*	1609*	1611*	1629*
		1631*	1664*	1666*	1684*	1686*	1719*	1721*	1739*	1741*	1774*	1776*	1794*	1796*
		1829*	1831*	1849*	1851*	1884*	1886*	1904*	1906*	1939*	1941*	1959*	1961*	1994*
		1996*	2014*	2016*	2049*	2051*	2069*	2071*	2104*	2106*	2124*	2126*	2159*	2161*
		2179*	2181*	2214*	2216*	2234*	2236*	2269*	2271*	2289*	2291*	2324*	2326*	2344*
		2346*	2379*	2381*	2399*	2401*	2434*	2436*	2454*	2456*	2489*	2491*	2509*	2511*
		2546*	2548*	2566*	2568*	2602*	2604*	2622*	2624*	2658*	2660*	2678*	2680*	2714*
		2716*	2734*	2736*	2770*	2772*	2790*	2792*	2826*	2828*	2846*	2848*	2882*	2884*
		2902*	2904*	2938*	2940*	2958*	2960*	2994*	2996*	3014*	3016*	3049*	3051*	3069*
		3071*	3104*	3106*	3124*	3126*	3159*	3161*	3179*	3181*	3214*	3216*	3234*	3236*
		3269*	3271*	3289*	3291*	3324*	3326*	3344*	3346*	3379*	3381*	3399*	3401*	3434*
		3436*	3454*	3456*	3496*	3498*	3503*	3542*	3548*	3550*	3588*	3598*	3600*	3642*
		3644*	3649*	3685*	3693*	3697*	3735*	3743*	3747*	3781*	3783*	3788*	3792*	3827*
		3829*	3832*	3834*	3853*	3876*	3878*	3885*	3887*	3890*	3894*	3944*	3946*	3954*
		3959*	3962*	3968*	4017*	4020*	4025*	4027*	4030*	4034*	4051*	4085*	4094*	4097*
		4099*	4102*	4106*	4123*	4164*	4166*	4169*	4175*	4181*	4217*	4219*	4222*	4228*
		4234*	4270*	4272*	4275*	4281*	4287*	4323*	4325*	4328*	4334*	4340*	4376*	4378*
		4381*	4387*	4393*	4429*	4431*	4434*	4440*	4446*	4483*	4485*	4488*	4495*	4500*
		4540*	4544*	4546*	4547*	4554*	4559*	4598*	4601*	4604*	4606*	4609*	4611*	4653*
		4656*	4659*	4661*	4664*	4666*	4709*	4714*	4722*	4724*	4727*	4730*	4768*	4777*
		4780*	4783*	4786*	4788*	4791*	4796*	4837*	4846*	4849*	4852*	4855*	4857*	4860*
		4865*	4904*	4907*	4910*	4912*	4915*	4917*	4952*	4955*	4958*	4960*	4963*	4965*
		5005*	5008*	5010*	5013*	5015*	5072*	5074*	5077*	5080*	5083*	5085*	5088*	5095*
		5116*	5137*	5160*	5163*	5166*	5169*	5175*	5179*	5195*	5224*	5229*	5234*	5237*
		5239*	5242*	5244*	5295*	5299*	5306*	5312*	5315*	5321*	5324*	5329*	5383*	5385*
		5388*	5391*	5394*	5396*	5399*	5401*	5417*	5452*	5454*	5457*	5464*	5492*	5494*
		5496*	5499*	5507*	5545*	5547*	5549*	5552*	5560*	5565*	5602*	5604*	5606*	5609*
		5617*	5622*	5659*	5661*	5663*	5666*	5674*	5679*	5716*	5718*	5720*	5723*	5731*
		5736*	5773*	5775*	5777*	5780*	5788*	5793*	5830*	5832*	5834*	5837*	5845*	5850*
		5898*	5900*	5902*	5905*	5908*	5911*	5914*	5916*	5919*	5921*	5980*	5983*	5985*
		5988*	5993*	6042*	6044*	6046*	6049*	6051*	6054*	6062*	6065*	6067*	6081*	6100*
		6103*	6109*	6153*	6155*	6157*	6160*	6162*	6165*	6173*	6176*	6178*	6192*	6211*
		6214*	6220*	6264*	6266*	6268*	6271*	6273*	6276*	6284*	6287*	6289*	6303*	6322*
		6325*	6331*	6375*	6377*	6379*	6382*	6384*	6387*	6395*	6398*	6400*	6414*	6433*
		6436*	6442*	6488*	6490*	6492*	6495*	6497*	6500*	6503*	6509*	6512*	6514*	6529*
		6550*	6553*	6558*	6602*	6604*	6606*	6609*	6611*	6614*	6617*	6623*	6626*	6628*
		6643*	6664*	6667*	6672*	6716*	6718*	6720*	6723*	6725*	6728*	6731*	6737*	6740*
		6742*	6757*	6778*	6781*	6786*	6830*	6832*	6834*	6837*	6839*	6842*	6845*	6851*
		6854*	6856*	6871*	6892*	6895*	6900*	6999*	7001*	7013*	7015*	7018*	7021*	7096*
		7098*	7111*	7115*	7117*	7120*	7123*	7199*	7201*	7206*	7209*	7221*	7292*	7294*
		7299*	7304*	7308*	7311*	7322*	7394*	7396*	7401*	7404*	7411*	7414*	7426*	7550
		7556*	7558*	7560*	7561*	7562*	7563	7581*	7706	7708*	7710*	7717*	7721*	7736

R6 =%000006
R7 =%000007
SDELAY 033706
SP =%000006

7742*	8144	8159*	8451*	8473*	8527*	8547*	8554*	8605*	8645*	8668*	8685*	8702*
8769*	8774*	8777*	8811*	8818*	8822*	8834	8836	8841*	8842*	8859*	8933*	8950*
8985*	8992*	8999*										
135#	633*	634*	635	7468	7483*	7485						
136#												
8885#												
137#	637*	654*	662*	666	689*	690*	699	700	727*	728*	729*	7475*
7487*	7540*	7541	7542	7543*	7548*	7549*	7550*	7556	7581	7582	7583	7584*
7585*	7615	7636*	7639*	7651*	7656*	7677	7681*	7702*	7703*	7704*	7705*	7706*
7707*	7708	7711*	7724	7726*	7728	7738	7740	7742	7743	7744	7745	7746
7748*	7749*	7777*	7780	7782	7783	7812	7813	7817*	7830*	7831*	7832*	7833*
7834*	7836	7839*	7847*	7848	7850	7851*	7853	7854	7855	7872*	7873*	7874
7881*	7884*	7885*	7889*	7890*	7894	7897*	7901	7903	7905	7906*	7913	7915
7917*	7918	7920*	7921*	7922*	7923*	7924*	7939*	7940*	7943*	7944*	7945	7949*
7950*	7951	7954	7956	7958*	7967*	7972	7983	7984*	7985*	7986*	8018*	8019
8029*	8031	8032	8033*	8035	8037	8039	8045	8047*	8049*	8057*	8061	8065
8066	8070	8084*	8085*	8092	8093*	8104	8105*	8106*	8116	8117*	8122	8123
8139*	8140*	8141*	8142*	8143*	8144*	8145*	8146	8154*	8158	8159	8160	8161
8162	8163	8164	8165	8185	8195*	8196*	8426*	8448	8449	8458*	8546	8579*
8580*	8603	8604	8627*	8644	8659*	8701	8715*	8729	8754*	8755*	8772	8773
8796*	8797*	8816	8817	8929	8937*	8948						
112#	637	727										
100	630#											
123#												
293#	635	656*	658	664*	671*	3987	5348	7036	7138	7235	7337	7441
7611	7618	7630	7634	7772	7786	7788	7794	7801	7868	7905*	8145	8158*
98#	664	7868	7881									
176#												
166#	176											
165#	175											
164#	174											
163#	173											
162#	172											
161#	171											
160#	170											
159#	169											
158#	168											
157#	167											
175#												
156#												
155#												
154#												
153#												
152#												
151#												
174#												
173#												
172#												
171#												
170#												
169#												
168#												
167#												
209#												

STACK = 001100
START 001730
STKLMT= 177774
SWR 001140
SWREG 000176
SW0 = 000001
SW00 = 000001
SW01 = 000002
SW02 = 000004
SW03 = 000010
SW04 = 000020
SW05 = 000040
SW06 = 000100
SW07 = 000200
SW08 = 000400
SW09 = 001000
SW1 = 000002
SW10 = 002000
SW11 = 004000
SW12 = 010000
SW13 = 020000
SW14 = 040000
SW15 = 100000
SW2 = 000004
SW3 = 000010
SW4 = 000020
SW5 = 000040
SW6 = 000100
SW7 = 000200
SW8 = 000400
SW9 = 001000
TBITVE= 000014

TIME		8888*	8891	8896*	8900*	8902*
TKVEC =	033760	216#				
TPVEC =	000060	217#				
TRAPVE =	000064	215#	643*	644*		
TRTVEC =	000034	210#				
TST1	000014	750#				
TST10	002452	1050#				
TST100	003202	4155#				
TST101	012702	4208#				
TST102	013022	4261#				
TST103	013142	4314#				
TST104	013262	4367#				
TST105	013402	4420#				
TST106	013522	4474#				
TST107	013642	4531#				
TST11	013760	1105#				
TST110	003310	4586#				
TST111	014074	4640#				
TST112	014216	4704#				
TST113	014336	4763#				
TST114	014456	4832#				
TST115	014636	4894#				
TST116	015016	4942#				
TST117	015136	4994#				
TST12	015256	1160#				
TST120	003416	5052#				
TST121	015362	5150#				
TST122	015600	5218#				
TST123	015754	5285#				
TST124	016104	5369#				
TST125	016320	5443#				
TST126	016510	5481#				
TST127	016612	5535#				
TST13	016720	1215#				
TST130	003524	5592#				
TST131	017046	5649#				
TST132	017174	5706#				
TST133	017322	5763#				
TST134	017450	5820#				
TST135	017576	5878#				
TST136	017724	5968#				
TST137	020116	6030#				
TST14	020230	1270#				
TST140	003632	6141#				
TST141	020526	6252#				
TST142	021024	6363#				
TST143	021322	6475#				
TST144	021620	6589#				
TST145	022132	6703#				
TST146	022444	6817#				
TST15	022756	1325#				
TST16	003740	1380#				
TST17	004046	1435#				
TST2	004154	796#				
	002564					

TST20	004262	1490#
TST21	004370	1545#
TST22	004476	1600#
TST23	004604	1655#
TST24	004712	1710#
TST25	005020	1765#
TST26	005126	1820#
TST27	005234	1875#
TST3	002632	836#
TST30	005342	1930#
TST31	005450	1985#
TST32	005556	2040#
TST33	005664	2095#
TST34	005772	2150#
TST35	006100	2205#
TST36	006206	2260#
TST37	006314	2315#
TST4	002676	881#
TST40	006422	2370#
TST41	006530	2425#
TST42	006636	2480#
TST43	006744	2537#
TST44	007052	2593#
TST45	007160	2649#
TST46	007266	2705#
TST47	007374	2761#
TST5	002760	920#
TST50	007502	2817#
TST51	007610	2873#
TST52	007716	2929#
TST53	010024	2985#
TST54	010132	3040#
TST55	010240	3095#
TST56	010346	3150#
TST57	010454	3205#
TST6	003026	957#
TST60	010562	3260#
TST61	010670	3315#
TST62	010776	3370#
TST63	011104	3425#
TST64	011212	3486#
TST65	011272	3531#
TST66	011356	3581#
TST67	011442	3632#
TST7	003074	995#
TST70	011522	3678#
TST71	011606	3728#
TST72	011672	3776#
TST73	011756	3819#
TST74	012062	3869#
TST75	012204	3933#
TST76	012366	4011#
TST77	012534	4079#
TYPOS =	104405	8211#

\$SRLF	001177	311#	7621	7642	7650	7669	7674	7678	7907	7991	8041	8076						
\$SDATR	033320	8683*	8700*	8704#	8815													
\$SDBLK	025752	7713	7747	7755#														
\$SDWO	001266	362#																
\$SDW1	001270	363#																
\$SDW10	001312	372#																
\$SDW11	001314	373#																
\$SDW12	001316	374#																
\$SDW13	001320	375#																
\$SDW14	001322	376#																
\$SDW15	001324	377#																
\$SDW2	001272	364#																
\$SDW3	001274	365#																
\$SDW4	001276	366#																
\$SDW5	001300	367#																
\$SDW6	001302	368#																
\$SDW7	001304	369#																
\$SDW8	001306	370#																
\$SDW9	001310	371#																
\$DEVCT	001212	323#	682*															
\$DEVMT	001260	359#																
\$DOAGN	023354	6937	6943	6949#														
\$DTBL	025742	7716	7751#															
\$ENDAD	023344	238	6945#															
\$ENDCT	023324	6939#																
\$ENOMG	023363	6941	6953#															
\$ENULL	023360	6952#																
\$ENV	001222	328#	7623	8020	8088	8112												
\$ENVMT	001223	329#	669	8022	8027	8090												
\$EOP	023270	6929#																
\$EOPCT	023316	6936#	6940															
\$ERFLG	001103	276#	7608*	7642	7761	7790	7792	7798*	7820									
\$ERMAX	001115	282#	649*	7792	7815*	7820												
\$ERROR	025214	641	7606#															
\$ERRPC	001116	283#	7615*	7616*	7617	7642	7656	8379	8381	8383	8385	8387	8389	8391				
		8393	8394	8395	8397	8399	8401	8403										
\$ERRTB	001360	416#	7664															
\$ERRTY	025402	7620	7649#															
\$ERTTL	001112	280#	7614*	7642														
\$ESCAP	001170	308#	648*	7637	7639	7642	7814*											
\$ETABL	001222	327#																
\$ETENO	001326	264	380#															
\$FATAL	001204	320#	8116*															
\$FFLG	027646	8079#	8082*	8110	8119*	8127#												
\$FILLC	001156	301#	8045	8076														
\$FILLS	001155	300#	8076															
\$GDADR	001120	284#	8391															
\$GDDAT	001124	286#	802*	805	839*	844	884*	889	905*	908	923*	928	960*	965				
		1001*	1004	1006	1020*	1024	1056*	1059	1061	1075*	1079	1111*	1114	1116				
		1130*	1134	1166*	1169	1171	1185*	1189	1221*	1224	1226	1240*	1244	1276*				
		1279	1281	1295*	1299	1331*	1334	1336	1350*	1354	1386*	1389	1391	1405*				
		1409	1441*	1444	1446	1460*	1464	1496*	1499	1501	1515*	1519	1551*	1554				
		1556	1570*	1574	1606*	1609	1611	1625*	1629	1661*	1664	1666	1680*	1684				
		1716*	1719	1721	1735*	1739	1771*	1774	1776	1790*	1794	1826*	1829	1831				

1845*	1849	1881*	1884	1886	1900*	1904	1936*	1939	1941	1955*	1959	1991*
1994	1996	2010*	2014	2046*	2049	2051	2065*	2069	2101*	2104	2106	2120*
2124	2156*	2159	2161	2175*	2179	2211*	2214	2216	2230*	2234	2266*	2269*
2271	2285*	2289	2321*	2324	2326	2340*	2344	2376*	2379	2381	2395*	2399*
2431*	2434	2436	2450*	2454	2486*	2491	2499*	2505*	2509	2543*	2546	2548
2562*	2566	2599*	2602*	2604	2618*	2622	2655*	2658	2660	2674*	2678	2711*
2714	2716	2730*	2734	2767*	2770	2772	2786*	2790	2823*	2826	2828	2842*
2846	2879*	2882	2884	2898*	2902	2935*	2938	2940	2954*	2958	2991*	2994
2996	3010*	3014	3046*	3049	3051	3065*	3069	3101*	3104	3106	3120*	3124
3156*	3159	3161	3175*	3179	3211*	3214	3216	3230*	3234	3266*	3269	3271
3285*	3289	3321*	3324	3326	3340*	3344	3376*	3379	3381	3395*	3399	3431*
3434	3436	3450*	3454	3493*	3496	3498	3499*	3539*	3542	3543*	3548	3551*
3585*	3588	3593*	3598	3601	3639*	3642	3644	3645*	3682*	3685	3690*	3693
3698	3732*	3735	3740*	3743	3748	3778*	3781	3783	3785*	3788	3824*	3827
3829*	3832	3850*	3853*	3873*	3876	3878	3882*	3885	3887*	3890*	3894	3936*
3946	3963*	3969	3984	3989*	4014*	4017*	4020	4022*	4025	4027*	4030	4082*
4085	4091*	4094*	4097	4099*	4102	4161*	4164	4166*	4169	4214*	4217	4219*
4222	4267*	4270	4272*	4275	4320*	4323	4325*	4328	4373*	4376	4378*	4381
4426*	4429	4431*	4434	4480*	4483	4485*	4488	4541*	4544	4546*	4549	4551*
4554	4595*	4598	4601*	4604	4650*	4653*	4656*	4659	4661*	4664	4711*	4714
4719*	4722	4724*	4727	4774*	4777*	4780*	4783*	4786	4788*	4791*	4796	4843*
4846*	4849*	4853*	4855	4857*	4860*	4865	4901*	4904*	4907*	4910	4912*	4915
4949*	4952*	4955*	4958	4960*	4963*	5002*	5005*	5008	5010*	5013	5069*	5072
5074*	5077*	5080*	5083	5085*	5088	5091*	5134*	5137	5157*	5160*	5163*	5166*
5169	5192*	5195	5221*	5224	5226*	5229	5234*	5237	5239*	5242	5288*	5306
5324*	5330	5345	5350*	5380*	5383	5385*	5388*	5391*	5394	5396*	5399	5449*
5452*	5454*	5457	5460*	5492*	5494	5496*	5553*	5559	5591*	5593*	5597	5549*
5552	5596*	5602	5604	5606*	5609	5653*	5659	5661	5663*	5666	5710*	5716
5718	5720*	5723	5767*	5773	5775	5777*	5780	5824*	5830	5832	5834*	5837
5895*	5898	5900	5902*	5905*	5908*	5911*	5914	5916*	5919	5980*	5983	5985*
5988	5989*	5993	6076*	6082	6109	6187*	6193	6220	6298*	6304	6331	6409*
6415	6442	6524*	6530	6558	6558*	6644	6672	6752*	6758	6786	6866*	6872
6900	8379	8381	8383	8385	8387	8389	8391	8395	8399			
\$GET42	023334											
\$GTSWR	026414											
\$HD =	000001											
\$HIBTS	001J00											
\$HIOCT	026342											
\$ICNT	001104											
\$ILLUP	030010											
\$INLP	033514											
7842*	8213											
7880*	79											
78												
259*												
7852*	7857*											
277*	6988*	7039*	7085*	7141*	7188*	7238*	7281*	7340*	7383*	7444*	7805*	7806
7808*	7819											
8137	8153	8170*										
759	761	763	765	767	769	807	846	891	930	967	1006	1026
1061	1081	1116	1136	1171	1191	1226	1246	1281	1301	1336	1356	1391
1411	1446	1466	1501	1521	1556	1576	1611	1631	1666	1686	1721	1741
1776	1796	1831	1851	1886	1906	1941	1961	1996	2016	2051	2071	2106
2126	2161	2181	2216	2236	2271	2291	2326	2346	2381	2401	2436	2456
2491	2511	2548	2568	2604	2624	2660	2680	2716	2736	2772	2792	2828
2848	2884	2904	2940	2960	2996	3016	3051	3071	3106	3126	3161	3181
3216	3236	3271	3291	3326	3346	3381	3401	3436	3456	3503	3550	3600
3649	3697	3747	3783	3792	3829	3834	3887	3894	3959	3968	4027	4034
4051	4099	4106	4123	4175	4181	4228	4234	4281	4287	4334	4340	4387
4393	4440	4446	4495	4500	4540	4559	4606	4611	4661	4666	4709	4724
4730	4768	4788	4796	4837	4857	4865	4912	4917	4960	4965	5010	5015
5085	5095	5116	5175	5179	5234	5239	5244	5321	5329	5396	5401	5417

		5464	5507	5560	5565	5617	5622	5674	5679	5731	5736	5788	5793	5845
		5850	5916	5921	5985	5993	6051	6062	6067	6081	6100	6109	6162	6173
		6178	6192	6211	6220	6273	6284	6289	6303	6322	6331	6384	6395	6400
		6414	6433	6442	6497	6509	6514	6529	6550	6558	6611	6623	6628	6643
		6664	6672	6725	6737	6742	6757	6778	6786	6839	6851	6856	6871	6892
		6900	7013	7015	7117	7123	7206	7221	7308	7322	7414	7426	8796#	8859
		8933	8985	8992										
\$INTAG	001135	291#	7908	7997										
\$ITEMB	001114	281#	7617*	7625	7642	7653								
\$LF	001200	312#	7642	7982	7991	8076								
\$LFLG	027645	8120*	8126#											
\$LOAD	032700	8451	8579#											
\$LPADR	001106	278#	650*	752*	7796*	7812*	7817	7819						
\$LPAI	032020	8425#	8777	8822										
\$LPERR	001110	279#	651*	7636	7796	7813*	7819							
\$LPW	033322	8630	8634	8639	8643	8662	8665	8682	8699	8715#				
\$MADR1	001234	345#												
\$MADR2	001240	349#												
\$MADR3	001244	352#												
\$MADR4	001250	355#												
\$MAIL	001202	260	264	318#	668	7623	7811	8020						
\$MAMS1	001232	339#												
\$MAMS2	001236	347#												
\$MAMS3	001242	350#												
\$MAMS4	001246	353#												
\$MBADR	001002	260#												
\$MFLG	027644	8080*	8086	8121*	8125#									
\$MN#W	027107	7883	7995#											
\$MSGAD	001216	325#	8096*	8099										
\$MSGLG	001220	326#	8101*											
\$MSGTY	001202	319#	8094	8102*	8114	8118*								
\$MS#R	027076	7880	7993#											
\$MTYP1	001233	340#												
\$MTYP2	001237	348#												
\$MTYP3	001243	351#												
\$MTYP4	001247	354#												
\$MXCNT	026240	7809	7819#											
\$NULL	001154	299#	8047	8076										
\$NWTST=	000001	738#	740	771#	773	823#	825	862#	864	910#	912	948#	950	985#
		987	1040#	1042	1095#	1097	1150#	1152	1205#	1207	1260#	1262	1315#	1317
		1370#	1372	1425#	1427	1480#	1482	1535#	1537	1590#	1592	1645#	1647	1700#
		1702	1755#	1757	1810#	1812	1865#	1867	1920#	1922	1975#	1977	2030#	2032
		2085#	2087	2140#	2142	2195#	2197	2250#	2252	2305#	2307	2360#	2362	2415#
		2417	2470#	2472	2527#	2529	2583#	2585	2639#	2641	2695#	2697	2751#	2753
		2807#	2809	2863#	2865	2919#	2921	2975#	2977	3030#	3032	3085#	3087	3140#
		3142	3195#	3197	3250#	3252	3305#	3307	3360#	3362	3415#	3417	3474#	3476
		3519#	3521	3569#	3571	3620#	3622	3666#	3668	3716#	3718	3767#	3769	3809#
		3811	3855#	3857	3914#	3916	3999#	4001	4067#	4069	4145#	4147	4198#	4200
		4251#	4253	4304#	4306	4357#	4359	4410#	4412	4463#	4465	4519#	4521	4575#
		4577	4626#	4628	4690#	4692	4744#	4746	4813#	4815	4884#	4886	4932#	4934
		4981#	4983	5030#	5032	5138#	5140	5200#	5202	5269#	5271	5356#	5358	5433#
		5435	5478#	5525#	5527	5582#	5584	5639#	5641	5696#	5698	5753#	5755	5810#
		5812	5867#	5869	5949#	5951	6015#	6017	6126#	6128	6237#	6239	6348#	6350
		6460#	6462	6574#	6576	6688#	6690	6802#	6804					

\$OCNT 025210
\$OFS = 033556
\$OMODE 025212
\$OUTLP 033416

7547*	7576*	7589*												
8812*	8988	8989	8995											
7542*	7546*	7551	7554*	7565*	7591*									
805	844	889	908	928	965	1004	1024	1059	1079	1114	1134	1169		
1189	1224	1244	1279	1299	1334	1354	1389	1409	1444	1464	1499	1519		
1554	1574	1609	1629	1664	1684	1719	1739	1774	1794	1829	1849	1884		
1904	1939	1959	1994	2014	2049	2069	2104	2124	2159	2179	2214	2234		
2269	2289	2324	2344	2379	2399	2434	2454	2489	2509	2546	2566	2602		
2622	2658	2678	2714	2734	2770	2790	2826	2846	2882	2902	2938	2958		
2994	3014	3049	3069	3104	3124	3159	3179	3214	3234	3269	3289	3324		
3344	3379	3399	3434	3454	3496	3498	3542	3548	3588	3598	3642	3644		
3685	3693	3735	3743	3781	3788	3827	3832	3853	3876	3878	3885	3890		
3944	3946	3954	3962	4017	4020	4025	4030	4085	4094	4097	4102	4164		
4166	4169	4217	4219	4222	4270	4272	4275	4323	4325	4328	4376	4378		
4381	4429	4431	4434	4483	4485	4488	4544	4546	4549	4554	4598	4601		
4604	4609	4653	4656	4659	4664	4714	4722	4727	4777	4780	4783	4786		
4791	4846	4849	4852	4855	4860	4904	4907	4910	4915	4952	4955	4958		
4963	5005	5008	5013	5072	5074	5077	5080	5083	5088	5137	5160	5163		
5166	5169	5195	5224	5229	5237	5242	5295	5299	5306	5312	5315	5324		
5383	5385	5388	5391	5394	5399	5452	5454	5457	5492	5494	5496	5499		
5545	5547	5549	5552	5602	5604	5606	5609	5659	5661	5663	5666	5716		
5718	5720	5723	5773	5775	5777	5780	5830	5832	5834	5837	5898	5900		
5902	5905	5908	5911	5914	5919	5980	5983	5988	6042	6044	6046	6049		
6054	6065	6103	6153	6155	6157	6160	6165	6176	6214	6264	6266	6268		
6271	6276	6287	6325	6375	6377	6379	6382	6387	6398	6436	6488	6490		
6492	6495	6500	6503	6512	6553	6602	6604	6606	6609	6614	6617	6626		
6667	6716	6718	6720	6723	6728	6731	6740	6781	6830	6832	6834	6837		
6842	6845	6854	6895	6999	7001	7018	7021	7096	7098	7111	7115	7120		
7199	7201	7209	7292	7294	7299	7304	7311	7394	7396	7401	7404	7411		
8754*	8950													
7773	7789	7797	7807	7816*										
322*	668*	683*	6933*	6934*	6952	6989*	7048*	7086*	7150*	7189*	7247*	7282*		
7349*	7384*	7453*	7803	7820										
262*														
8168	8173*													
8984*														
645	8137*	8165												
8168*														
8147	8153*													
310*	7642	7926	7975	7991	8076									
7939*	8216													
8219														
7967*	8217													
7830*	8218													
7960*														
303*														
305*														
5458	8856*	8866												
6951*														
8219														
8834	8836*	8844*												
8219														
8146*	8154	8155*	8156*	8172*										
639	7770*													

\$OVER 026224
\$PASS 001210
\$PASTM 001006
\$POWER 030016
\$PUTS 034166
\$PWADN 027650
\$PWARMG 030004
\$PWRUP 027722
\$QUES 001176
\$RDOCHR 026626
\$RDDEC= ***** U
\$RDLIN 026746
\$RDOCT 026242
\$RDSZ = 000010
\$REGAO 001160
\$REGO 001162
\$RESET 033650
\$RTNAD 023356
\$RZA = ***** U
\$SAD 033644
\$SAVRE= ***** U
\$SAVR6 030014
\$SCOPE 025762

\$SETUP= 000117
\$STUP = 177777
\$SVLAD 026170
\$SVPC = 000234
\$SWR = 167400

629#	638	639	641	643	645	647	648	650	6931	7607	7633	7641
7771	7863	7997										
629#	7810#											
7781	241											
236#	78	83	84	85	96	87	88	89	307	308	309	647
30#	650	651	751	757	837	882	921	958	996	1051	1106	1161
648	1271	1326	1381	1436	1491	1546	1601	1656	1711	1766	1821	1876
1216	1986	2041	2096	2151	2206	2261	2316	2371	2426	2481	2538	2594
1931	2706	2762	2818	2874	2930	2986	3041	3096	3151	3206	3261	3316
2650	3426	3487	3532	3582	3633	3679	3729	3777	3820	3870	3934	4012
3371	4156	4209	4262	4315	4368	4421	4475	4532	4587	4641	4705	4764
4080	4895	4943	4995	5053	5151	5219	5286	5370	5444	5482	5536	5593
4833	5707	5764	5821	5879	5969	6031	6142	6253	6364	6476	6590	6704
5650	6924	6932	6944	6950	6952	7598	7599	7600	7601	7602	7611	7618
6818	7634	7642	7762	7763	7764	7765	7766	7772	7784	7786	7787	7790
7630	7791	7792	7799	7800	7801	7813	7816	7819	8169			
7791	330#	671										
	89	90	7766	7767	7788							

\$SWREG 001224
\$SWRMK= 000000
\$TESTN 001206
\$TIMES 001166

330#	671	7766	7767	7788								
89	90	7766	7767	7788								
321#	754#	7811#										
307#	647#	751#	797#	837#	882#	921#	958#	996#	1051#	1106#	1161#	1216#
1271#	1326#	1381#	1436#	1491#	1546#	1601#	1656#	1711#	1766#	1821#	1876#	1931#
1986#	2041#	2096#	2151#	2206#	2261#	2316#	2371#	2426#	2481#	2538#	2594#	2650#
2706#	2762#	2818#	2874#	2930#	2986#	3041#	3096#	3151#	3206#	3261#	3316#	3371#
3426#	3487#	3532#	3582#	3633#	3679#	3729#	3777#	3820#	3870#	3934#	4012#	4067#
4421#	4475#	4532#	4587#	4641#	4705#	4764#	4821#	4879#	4937#	4995#	5053#	5111#
6142#	6253#	6364#	6476#	6590#	6704#	6818#	6932#	7046#	7160#	7274#	7388#	7502#
296#	7861	7872	7889	7943	7949	8925						
295#	7861	7870	7886	7910#	7941	7947	8923					

\$TKb 001146
\$TKS 001144
\$TLKR 033154
\$TLKW 033040
\$TMDAT 001356

6142#	6253#	6364#	6476#	6590#	6704#	6818#	6932#	7046#	7160#	7274#	7388#	7502#
296#	7861	7872	7889	7943	7949	8925						
295#	7861	7870	7886	7910#	7941	7947	8923					
8659#	8811											
8627#	8769											
399#	3941#	3944	3951#	3954	3959#	3962	4106	4606#	4609	5292#	5295	5296#
5299	5309#	5312#	5315	5321#	5324	5977#	5980	6039#	6042	6044	6046#	6049
6051#	6054	6062#	6065	6100#	6103	6150#	6153	6155	6157#	6160	6162#	6165
6173#	6176	6211#	6214	6261#	6264	6266	6268#	6271	6273#	6276	6284#	6287
6322#	6325	6372#	6375	6377	6379#	6382	6384#	6387	6395#	6398	6433#	6436
6485#	6488	6490	6492#	6495	6497#	6500#	6503	6509#	6512	6550#	6553	6599#
6602	6604	6606#	6609	6611#	6614#	6617	6623#	6626	6664#	6667	6713#	6716
6718	6720#	6723	6725#	6728#	6731	6737#	6740	6778#	6781	6827#	6830	6832
6834#	6837	6839#	6842#	6845	6851#	6854	6892#	6895	6996#	6999	7001	7013
7015#	7018	7021	7093#	7096	7098	7108#	7111#	7112#	7115	7117#	7120	7196#
7199	7201	7203#	7206#	7209	7289#	7292	7294	7296#	7299	7301#	7304	7308
7311	7391#	7394	7396	7398#	7401#	7404	7408#	7411	7414			

\$TMPO 001164
\$TN = 000147

7311	7391#	7394	7396	7398#	7401#	7404	7408#	7411	7414			
306#	8395	8397	8399	8401	8403							
78#	738	751#	771	797#	823	837#	862	882#	910	921#	948	958#
985	996#	1040	1051#	1095	1106#	1150	1161#	1205	1216#	1260	1271#	1315
1326#	1370	1381#	1425	1436#	1480	1491#	1535	1546#	1590	1601#	1645	1656#
1700	1711#	1755	1766#	1810	1821#	1865	1876#	1920	1931#	1975	1986#	2030
2041#	2085	2096#	2140	2151#	2195	2206#	2250	2261#	2305	2316#	2360	2371#
2415	2426#	2470	2481#	2527	2538#	2583	2594#	2639	2650#	2695	2706#	2751
2762#	2807	2818#	2863	2874#	2919	2930#	2975	2986#	3030	3041#	3085	3096#
3140	3151#	3195	3206#	3250	3261#	3305	3316#	3360	3371#	3415	3426#	3474
3487#	3519	3532#	3569	3582#	3620	3633#	3666	3679#	3716	3729#	3767	3777#
3809	3820#	3855	3870#	3914	3934#	3999	4012#	4067	4080#	4145	4156#	4198

ADTST	736																
AREPT	6458																
BRPT	5522	5523	5580	5637	5694	5751	5808										
BRM	5522																
CADT	6012	6013	6124	6235	6346												
CADTB	6458	6459	6573	6687	6801												
CBC	2524	2525	2581	2637	2693	2749	2805	2861	2917	2973							
CBTC	4883	4931															
CBT5	4743	4812															
COMMEN	219	812	818	850	856	894	901	934	941	971	978	1009	1015	1029	1035		
	1064	1070	1084	1090	1119	1125	1139	1145	1174	1180	1194	1200	1229	1235	1249		
	1255	1284	1290	1304	1310	1339	1345	1359	1365	1394	1400	1414	1420	1449	1455		
	1469	1475	1504	1510	1524	1530	1559	1565	1579	1585	1614	1620	1634	1640	1669		
	1675	1689	1695	1724	1730	1744	1750	1779	1785	1799	1805	1834	1840	1854	1860		
	1889	1895	1909	1915	1944	1950	1964	1970	1999	2005	2019	2025	2054	2060	2074		
	2080	2109	2115	2129	2135	2164	2170	2184	2190	2219	2225	2239	2245	2274	2280		
	2294	2300	2329	2335	2349	2355	2384	2390	2404	2410	2439	2445	2459	2465	2494		
	2500	2514	2520	2551	2557	2571	2577	2607	2613	2627	2633	2663	2669	2683	2689		
	2719	2725	2739	2745	2775	2781	2795	2801	2831	2837	2851	2857	2887	2893	2907		
	2913	2943	2949	2963	2969	2997	3005	3019	3025	3054	3060	3074	3080	3109	3115		
	3129	3135	3164	3170	3184	3190	3219	3225	3239	3245	3274	3280	3294	3300	3329		
	3335	3349	3355	3384	3390	3404	3410	3439	3445	3459	3465	3507	3514	3556	3564		
	3606	3614	3653	3660	3703	3711	3753	3761	3796	3803	3838	3846	3898	3908	3973		
	3980	4037	4043	4055	4063	4109	4115	4127	4138	4186	4192	4239	4245	4292	4298		
	4245	4351	4398	4404	4451	4457	4505	4513	4562	4569	4614	4620	4669	4684	4733		
	4738	4799	4807	4868	4876	4920	4927	4968	4975	5018	5024	5098	5108	5121	5130		
	5182	5188	5247	5263	5333	5340	5404	5410	5421	5427	5468	5474	5510	5517	5570		
	5576	5627	5633	5684	5690	5741	5747	5798	5804	5855	5861	5925	5939	5997	6006		
	6085	6091	6113	6120	6196	6202	6224	6231	6307	6313	6335	6342	6418	6424	6446		
	6453	6533	6540	6562	6569	6647	6654	6776	6883	6761	6768	6790	6797	6875	6882		
	6904	6911	7024	7031	7127	7133	7224	7230	7325	7332	7429	7436	7497	7506			
CSRDTA	984	1039	1094	1149	1204	1259	1314	1369	1424	1479	1534	1589	1644	1699	1754		
	1809	1864	1919	1974	2029	2084	2139	2194	2249	2304	2359	2414	2469	2526	2582		
	2638	2694	2750	2806	2862	2918	2974	3029	3084	3139	3194	3249	3304	3359	3414		
DFC	417	423	431	439	447	455	463	471	480	488	496	511	519	527	542		
ECALL	550	558	566	574	582	590											
ECB	984																
	229	811	817	849	855	893	900	933	940	970	977	1008	1014	1028	1034		
	1063	1069	1083	1089	1118	1124	1138	1144	1173	1179	1193	1199	1228	1234	1248		
	1254	1283	1289	1303	1309	1338	1344	1358	1364	1393	1399	1413	1419	1448	1454		
	1468	1474	1503	1509	1523	1529	1558	1564	1578	1584	1613	1619	1633	1639	1668		
	1674	1688	1694	1723	1729	1743	1778	1784	1798	1804	1833	1839	1853	1859	1869		
	1888	1894	1908	1914	1943	1949	1963	1969	1998	2004	2018	2024	2053	2059	2073		
	2079	2108	2114	2128	2134	2163	2169	2183	2189	2218	2224	2238	2244	2273	2279		
	2293	2299	2328	2334	2348	2354	2383	2389	2403	2409	2438	2444	2458	2464	2493		
	2499	2513	2519	2550	2556	2570	2576	2606	2612	2626	2632	2662	2668	2682	2688		
	2718	2724	2738	2744	2774	2780	2794	2800	2830	2836	2850	2856	2886	2892	2906		
	2912	2942	2948	2962	2968	2998	3004	3018	3024	3053	3059	3073	3079	3108	3114		
	3128	3134	3163	3169	3183	3189	3218	3224	3238	3244	3273	3279	3293	3299	3328		
	3334	3348	3354	3383	3389	3403	3409	3438	3444	3458	3464	3506	3513	3555	3563		
	3605	3613	3652	3659	3702	3710	3752	3760	3795	3802	3837	3845	3897	3907	3972		
	3979	4036	4042	4054	4062	4108	4114	4126	4137	4185	4191	4238	4244	4291	4297		
	4344	4350	4397	4403	4450	4456	4504	4512	4561	4568	4613	4619	4668	4683	4732		
	4737	4798	4806	4867	4875	4919	4926	4967	4974	5017	5023	5097	5107	5120	5129		

CROSS REFERENCE TABLE

	5786	5791	5843	5848	5914	5919	5983	5991	6049	6060	6065	6079	6098	6107	6160
	6171	6176	6190	6209	6218	6271	6282	6287	6301	6320	6329	6382	6393	6398	6412
	6431	6440	6495	6507	6512	6527	6547	6556	6609	6621	6626	6641	6661	6670	6723
	6735	6740	6755	6775	6784	6837	6849	6854	6869	6889	6898	7011	7013	7115	7121
	7204	7219	7306	7320	7411	7424	8857								
MOVEM	19	803	842	887	906	926	963	1002	1022	1057	1077	1112	1132	1167	1187
	1222	1242	1277	1297	1332	1352	1367	1407	1442	1462	1497	1517	1552	1572	1607
	1627	1662	1682	1717	1737	1772	1792	1827	1847	1882	1902	1937	1957	1992	2012
	2047	2067	2102	2122	2157	2177	2212	2232	2267	2287	2322	2342	2377	2397	2432
	2452	2487	2507	2544	2564	2600	2620	2656	2676	2712	2732	2768	2788	2824	2844
	2880	2900	2936	2956	2992	3012	3047	3067	3102	3122	3157	3177	3212	3232	3267
	3287	3322	3342	3377	3397	3432	3452	3494	3496	3540	3546	3586	3596	3640	3642
	3683	3691	3733	3741	3779	3786	3825	3830	3851	3874	3876	3883	3888	3942	3944
	3952	3960	4015	4018	4023	4028	4083	4092	4095	4100	4162	4164	4167	4215	4217
	4220	4268	4270	4273	4321	4323	4326	4374	4376	4379	4427	4429	4432	4481	4483
	4486	4542	4544	4547	4552	4596	4599	4602	4607	4651	4654	4657	4662	4712	4720
	4725	4775	4778	4781	4784	4789	4844	4847	4850	4853	4858	4902	4905	4908	4913
	4950	4953	4956	4961	5003	5006	5011	5070	5072	5075	5078	5081	5086	5135	5158
	5161	5164	5167	5193	5222	5227	5235	5240	5293	5297	5304	5310	5313	5322	5381
	5383	5386	5389	5392	5397	5450	5452	5455	5490	5492	5494	5497	5543	5545	5547
	5550	5600	5602	5604	5607	5657	5659	5661	5664	5714	5716	5718	5721	5771	5773
	5775	5778	5828	5830	5832	5835	5896	5898	5900	5903	5906	5909	5912	5917	5978
	5981	5986	6040	6042	6044	6047	6052	6063	6101	6151	6153	6155	6158	6163	6174
	6212	6262	6264	6266	6269	6274	6285	6323	6373	6375	6377	6380	6385	6396	6434
	6486	6488	6490	6493	6498	6501	6510	6551	6600	6602	6604	6607	6612	6615	6624
	6665	6714	6716	6718	6721	6726	6729	6738	6779	6828	6830	6832	6835	6840	6843
	6852	6893	6997	6999	7016	7019	7094	7096	7109	7113	7118	7197	7199	7207	7290
	7292	7297	7302	7309	7392	7394	7399	7402	7409						
	74	744	790	830	875	914	952	990	1045	1100	1155	1210	1265	1320	137
MSY	1430	1485	1540	1595	1650	1705	1760	1815	1870	1925	1980	2035	2090	2145	221
	2255	2310	2365	2420	2475	2532	2588	2644	2700	2756	2812	2868	2924	2980	3035
	3090	3145	3200	3255	3310	3365	3420	3480	3525	3575	3626	3672	3722	3771	3814
	3864	3928	4007	4074	4150	4203	4256	4309	4362	4415	4470	4527	4582	4634	4699
	4758	4827	4889	4937	4989	5048	5146	5213	5281	5364	5438	5530	5587	5644	5701
	5758	5815	5873	5964	6026	6137	6248	6359	6471	6585	6699	6813	6977	7075	7177
	7271	7373													
MTAGS	225	382													
MULT	219														
NEWTST	219	738	771	823	862	910	948	985	1040	1095	1150	1205	1260	1315	1370
	1425	1480	1535	1590	1645	1700	1755	1810	1865	1920	1975	2030	2085	2140	2195
	2250	2305	2360	2415	2470	2527	2583	2639	2695	2751	2807	2863	2919	2975	3030
	3085	3140	3195	3250	3305	3360	3415	3474	3519	3569	3620	3666	3716	3767	3809
	3855	3914	3999	4067	4145	4198	4251	4304	4357	4410	4463	4519	4575	4626	4690
	4744	4813	4884	4932	4981	5030	5138	5200	5269	5356	5433	5478	5525	5582	5639
	5696	5753	5810	5867	5949	6015	6126	6237	6348	6460	6574	6688	6802		
POP	219	7742	7853	8122	8123	8158	8159								
POPSP2	226														
PUSH	219	7701	7832	8083	8085	8106	8139	8145							
REPORT	219														
RTM	219														
SCOPE	4142	4143	4196	4249	4302	4355	4408								
	114	796	836	881	920	957	995	1050	1105	1160	1215	1270	1325	1380	1435
	1490	1545	1600	1655	1710	1765	1820	1875	1930	1985	2040	2095	2150	2205	2260
	2315	2370	2425	2480	2537	2593	2649	2705	2761	2817	2873	2929	2985	3040	3095
	3150	3205	3260	3315	3370	3425	3486	3531	3581	3632	3679	3728	3776	3819	3869

.UTK	29#	8906
.SACT1	30#	232
.SAPT8	30#	314#
.SAPTH	30#	243
.SAPTY	30#	8076
.SCATC	30#	90
.SCMTA	30#	266
.SEOP	30#	6919
.SERRO	30#	7592
.SERRT	30#	7642
.SINLP	28#	8781
.SMMAC	18#	
.SOUTL	27#	8742
.SPOWE	30#	8133
.SROOC	30#	7820
.SREAD	30#	7858
.SSCOP	30#	7756
.STLKW	26#	8620
.STOUT	628#	8825
.STRAP	30#	8176
.STYPD	30#	7689
.STYPE	30#	7997
.STYPO	30#	7515

	707	709	711	713	715	719	721	723	7483	7543	7553	7664	7721	7848	7897
ADD	7906	8033	8093	8105	8117	8841	8861	8991							
ASL	7661	7662	7663	7841	7843	7845	7920	7921	7922	8188					
ASLB	7726														
ASR	8100														
BCC	7727														
BEQ	670	847	1007	1027	1062	1082	1117	1137	1172	1192	1227	1247	1282	1302	1337
	1357	1392	1412	1447	1467	1502	1522	1557	1577	1612	1632	1667	1687	1722	1742
	1777	1797	1832	1852	1887	1907	1942	1962	1997	2017	2052	2072	2107	2127	2162
	2182	2217	2237	2272	2292	2327	2347	2382	2402	2437	2457	2492	2512	2549	2569
	2605	2625	2661	2681	2717	2737	2773	2793	2829	2849	2885	2905	2941	2961	2997
	3017	3052	3072	3107	3127	3162	3182	3217	3237	3272	3292	3327	3347	3382	3402
	3437	3457	3504	3553	3603	3650	3700	3750	3895	3970	3985	3988	4107	4125	4502
	4560	4667	4797	4866	5016	5096	5119	5331	5346	5349	5419	5466	5508	5994	6083
	6110	6194	6221	6305	6332	6416	6443	6531	6559	6645	6673	6759	6787	6873	6901
	6943	7125	7311	7415	7491	7493	7570	7609	7612	7635	7638	7666	7671	7684	7787
	7789	7791	7795	7804	7840	7877	7904	7919	8023	8036	8071	8087	8091	8111	8113
	8467	8492	8513	8541	8598	8718	8724	8760	8762	8802	8805	8835	8931		
BGE	7807														
BGT	6937	7577	7735	7916	7957										
BHI	7793														
BIC	6934	7567	7847	7873	7890	7917	7944	7950	7958						
BICB	8927														
BIS	3829	3887	3959	4027	4099	4606	4661	4724	4788	4857	4912	4960	5010	5085	5234
	5239	5321	5396	5916	5985	6051	6062	6100	6162	6173	6211	6273	6284	6322	6384
	6395	6433	6497	6509	6550	6611	6623	6664	6725	6737	6778	6839	6851	6892	7015
	7117	7206	7572	7573	7729	7730	7924	8454	8584	8586	8594	8629	8661	8889	
BISB	7653	8996	8997	8998											
BIT	3834	3987	4034	4051	4106	4181	4234	4287	4340	4393	4446	4500	4611	4730	5348
	7018	7036	7138	7235	7308	7337	7414	7441	7611	7618	7634	7772	7786	7794	7801
	8466	8522	8679	8696	8723										
BITB	669	8022	8027	8059	8090										
BLOS	7970														
BLT	7578	7718	7734	7914	7955	8050									
BMI	3793	5402	5568	5625	5682	5739	5796	5853	7049	7151	7222	7248	7323	7350	7427
	7454	7725	8840												
BNE	636	659	674	697	705	808	892	931	968	3835	4035	4053	4171	4176	4184
	4224	4229	4237	4277	4282	4290	4330	4335	4343	4383	4388	4396	4436	4441	4449
	4491	4496	4612	4731	4918	4966	5176	5245	5501	5555	5561	5612	5618	5669	5675
	5726	5732	5783	5789	5840	5846	592	6068	6074	6104	6179	6185	6215	6290	6296
	6326	6401	6407	6437	6515	6522	6554	6629	6636	6668	6743	6750	6782	6857	6864
	6896	7021	7037	7040	7139	7142	7236	7239	7338	7341	7442	7445	7568	7619	7624
	7654	7676	7723	7773	7802	7869	7875	7895	7902	7909	7946	7952	7974	7980	8021
	8028	8030	8038	8046	8060	8067	8089	8095	8098	8115	8157	8461	8464	8485	8487
	8494	8496	8523	8539	8566	8590	8596	8680	8697	8720	8726	8860	8892	8897	
BPL	5171	5180	7566	7631	7709	7739	7871	7887	7942	7948	8015	8064	8610	8887	8924
BR	661	677	1018	1073	1128	1183	1238	1293	1348	1403	1458	1513	1568	1623	1678
	1733	1788	1843	1898	1953	2008	2063	2118	2173	2228	2283	2338	2393	2448	2503
	2560	2616	2672	2728	2784	2840	2896	2952	3008	3063	3118	3173	3228	3283	3338
	3393	3448	3983	3990	4046	4118	5106	5343	5351	5413	6094	6205	6316	6427	6543
	6657	6771	6885	7044	7051	7054	7146	7153	7156	7243	7250	7253	7345	7352	7355
	7449	7456	7459	7471	7479	7501	7544	7559	7580	7629	7659	7686	7720	7737	7775
	7781	7784	7797	7800	7849	7898	7925	7927	7953	7976	8017	8043	8053	8062	8069
	8081	8103	8149	8171	8428	8444	8447	8481	8498	8502	8506	8535	8562	8601	8613

	8676	8693	8721	8727	8734	8739	8764	8779	8807	8824	8838	8866	8920	8939	8944
CLR	8953 634 1350 2175 3010 3682 4320 4852 5489 5980 7111 7838 8800	647 1405 2230 3065 3732 4328 4901 5499 6039 7188 7884 8821	648 1460 2285 3120 3778 4373 4949 5539 6150 7196 7885 8837	668 1515 2340 3175 3850 4381 5069 5553 6261 7203 8155 8890	683 1570 2395 3230 3873 4426 5134 5596 6372 7281 8450 893	698 1625 2450 3285 3936 4434 5157 5610 6485 7289 8459 8917	703 1680 2505 3340 3951 4480 5163 5653 6599 7383 8545	839 1735 2562 3395 4014 4489 5169 5667 6713 7391 8582	905 1790 2618 3450 4082 4541 5192 5710 6827 7557 8583	1020 1845 2674 3493 4161 4595 5226 5724 6931 7652 8587	1075 1900 2730 3499 4169 4650 5288 5781 6932 7712 8591	1130 1955 2786 3539 4214 4711 5292 5781 6988 7715 8599	1185 2010 2842 3585 4222 4774 5380 5824 6996 7799 8716	1240 2065 2898 3639 4267 4783 5449 5838 7085 7814 8758	1295 2120 2954 3645 4275 4843 5460 5895 7093 7837 8776
CLRB CMP	7741 635 1666 2491 3326 5993 6872 7954 5330 8484 6103 7565	7798 658 1721 2548 3381 6082 6900 7956 7623 8486 6214 7576	7981 696 1776 2604 3436 6109 7490 7969 7788 8491 6325 8049	8042 1006 1831 2660 3551 6193 7492 8448 7792 8538 6436 8052	8068 1061 1886 2716 3601 6220 7733 8512 7876 8565 6935 8052	8119 1116 1941 2772 3698 6304 7782 8589 7908 8717 7660 8902	8120 1171 1996 2828 3748 6331 7806 8595 7973 8930 8930 8902	8121 1226 2051 2884 3894 6415 7868 8597 7979 8930 8902 8902	1281 2106 2940 3894 6455 7874 8020 8020	1336 2161 2996 4123 6530 7894 8035 8035	1391 2216 3051 4796 6558 7901 8037 8037	1446 2271 3106 4865 6644 7913 8045 8045	1501 2326 3161 5095 6672 7915 8066 8066	1556 2381 3216 5116 6758 7945 8070 8070	1611 2436 3271 5417 6786 7951 8088 8088
CMPB	8484 6103 7565	8486 6214 7576	8491 6325 8049	8538 6436 8052	8565 6935 8052	8717 7660 8902	8930 8930 8902	8930 8902 8902	8020 8020 8020	8035 8035 8035	8037 8037 8037	8045 8045 8045	8066 8066 8066	8070 8070 8070	8088 8088 8088
DEC DECB EMT HALT INC	113 96 694 5496 6614 7247 8493 5170	7500 704 5554 6635 7340 8495 5500	7632 3963 5611 6667 7349 8543 7608	8016 4170 5668 6728 7444 8588 7810	8148 4223 5725 6749 7453 8588 8072	8170 4276 5782 6781 7571 8719 8463	8611 4329 5839 6842 7579 8725 8514	8738 4382 5908 6863 7614 8763 8609	4435 6073 6895 7719 8806 8896	4485 6184 6933 7805 8839	4490 6295 7039 7923	4546 6406 7048 8118	5312 6500 7141 8156	5324 6521 7150 8442	5391 6553 7238 8460
INCB IOT JMP JSR	114 100 759 965 1171 1389 1576 1794 1996 2214 2401 2622 2828 3049 3236 3454 3693 3878 4030 4217	102 761 967 1004 1189 1391 1609 1796 2014 2216 2434 2624 2846 3051 3269 3456 3697 3885 4034 4219	103 763 1004 1191 1409 1611 1829 2016 2234 2436 2658 2848 3069 3271 3496 3697 3887 4051 4222	104 765 1006 1224 1411 1629 1831 2049 2236 2454 2660 2882 3071 3289 3498 3697 3890 4085 4228	105 767 1024 1226 1444 1631 1849 2051 2271 2456 2678 2884 3104 3291 3503 3697 3894 4094 4234	106 769 1026 1244 1464 1664 1851 2069 2271 2489 2680 2902 3106 3224 3542 3697 3894 4097 4270	107 805 1059 1246 1464 1666 1884 2071 2289 2491 2680 2904 3124 3326 3548 3697 3894 4099 4272	6950 807 1061 1279 1466 1684 1886 2104 2291 2491 2671 2938 3126 3344 3550 3697 3888 4102 4275	844 1079 1281 1499 1684 1884 2106 2324 2509 2714 2940 3159 3379 3588 3697 3888 4106 4281	846 1081 1299 1499 1686 1886 2124 2326 2546 2734 2958 3161 3379 3598 3697 3888 4123 4287	889 1114 1301 1519 1719 1906 2126 2344 2548 2770 2960 3179 3381 3598 3697 3888 4164 4323	891 1116 1334 1521 1739 1941 2159 2346 2566 2772 2994 3181 3399 3642 3697 3832 4017 4325	908 1134 1336 1554 1741 1959 2161 2379 2568 2790 2996 3214 3401 3644 3697 3834 4020 4328	928 1136 1354 1556 1774 1961 2179 2381 2568 2792 2996 3014 3434 3649 3697 3853 4025 4334	930 1169 1356 1574 1776 1994 2181 2399 2604 2826 3016 3234 3436 3685 3876 4027 4181 4340

4376	4378	4381	4387	4393	4429	4431	4434	4440	4446	4483	4485	4488	4495	4500
4540	4544	4546	4549	4554	4559	4598	4601	4604	4606	4609	4611	4653	4656	4659
4661	4664	4666	4709	4714	4722	4724	4727	4730	4768	4777	4780	4783	4786	4788
4791	4796	4837	4846	4849	4852	4855	4857	4860	4865	4904	4907	4910	4912	4915
4917	4952	4955	4958	4960	4963	4965	5005	5008	5010	5013	5015	5017	5019	5021
5080	5083	5085	5088	5095	5116	5137	5160	5163	5166	5169	5175	5179	5195	5224
5229	5234	5237	5239	5242	5244	5295	5299	5306	5312	5315	5321	5324	5329	5383
5385	5388	5391	5394	5396	5399	5401	5417	5452	5454	5457	5458	5464	5492	5494
5496	5499	5507	5545	5547	5549	5552	5560	5565	5602	5604	5606	5609	5617	5622
5659	5661	5663	5666	5674	5679	5716	5718	5720	5723	5731	5736	5773	5775	5777
5780	5788	5793	5830	5832	5834	5837	5845	5850	5898	5900	5902	5905	5908	5911
5914	5916	5919	5921	5980	5983	5985	5988	5993	6042	6044	6046	6049	6051	6054
6062	6065	6067	6081	6100	6103	6109	6153	6155	6157	6160	6162	6165	6173	6176
6178	6192	6211	6214	6220	6264	6266	6268	6271	6273	6276	6284	6287	6289	6303
6322	6325	6331	6375	6377	6379	6382	6384	6387	6395	6398	6400	6414	6433	6436
6442	6488	6490	6492	6495	6497	6500	6503	6509	6512	6514	6529	6550	6553	6558
6602	6604	6606	6609	6611	6614	6617	6623	6626	6628	6643	6664	6667	6672	6716
6718	6720	6723	6725	6728	6731	6737	6740	6742	6757	6778	6781	6786	6830	6832
6834	6837	6839	6842	6845	6851	6854	6856	6871	6892	6895	6900	6945	6999	7001
7013	7015	7018	7021	7096	7098	7111	7115	7117	7120	7123	7199	7201	7206	7209
7221	7292	7294	7299	7304	7308	7311	7322	7394	7396	7401	7404	7411	7414	7426
7620	7626	7912	8025	8044	8051	8058	8107	8451	8473	8516	8518	8520	8527	8554
8630	8634	8639	8643	8662	8665	8668	8682	8685	8699	8769	8777	8811	8822	8859
8933	8950	8985	8992											
6333	6337	6339	640	641	642	643	644	645	646	650	651	654	655	656
657	662	664	665	666	671	681	682	689	690	691	692	695	699	700
706	708	710	712	714	716	718	720	722	724	726	727	728	729	751
752	797	802	837	882	884	921	923	958	960	996	1001	1051	1056	1106
1111	1161	1166	1216	1221	1271	1276	1326	1331	1381	1386	1436	1441	1491	1496
1546	1551	1601	1606	1656	1661	1711	1716	1766	1771	1821	1826	1876	1881	1931
1936	1986	1991	2041	2046	2096	2101	2151	2156	2206	2211	2261	2266	2316	2321
2371	2376	2426	2431	2481	2485	2538	2543	2594	2599	2650	2655	2706	2711	2762
2767	2818	2823	2874	2879	2930	2935	2986	2991	3041	3046	3096	3101	3151	3156
3206	3211	3261	3266	3316	3321	3371	3376	3426	3431	3487	3532	3543	3582	3593
3633	3679	3690	3729	3740	3785	3824	3882	3890	3934	3951	4017	4022	4091	4094
4156	4166	4209	4219	4262	4272	4315	4325	4358	4378	4421	4431	4475	4551	4598
4601	4653	4656	4719	4777	4780	4791	4846	4849	4850	4904	4907	4952	4955	5002
5005	5074	5077	5080	5091	5151	5160	5166	5221	5286	5296	5309	5385	5388	5444
5454	5482	5536	5549	5593	5606	5650	5663	5707	5720	5764	5777	5821	5824	5902
5905	5911	5977	5989	6031	6046	6056	6076	6095	6142	6157	6167	6187	6206	6253
6268	6278	6298	6317	6364	6379	6389	6409	6428	6476	6492	6503	6524	6545	6590
6606	6617	6638	6659	6704	6720	6731	6752	6773	6818	6834	6845	6866	6887	6938
6942	6989	7086	7108	7112	7189	7282	7296	7301	7384	7398	7401	7408	7468	7475
7485	7487	7540	7548	7549	7550	7556	7563	7581	7582	7583	7584	7585	7610	7615
7636	7639	7651	7656	7665	7670	7675	7677	7681	7702	7703	7704	7705	7706	7707
7708	7713	7716	7736	7742	7743	7744	7745	7746	7748	7749	7777	7778	7780	7783
7796	7808	7809	7812	7813	7816	7817	7830	7831	7832	7833	7834	7836	7851	7852
7853	7854	7855	7881	7905	7910	7939	7940	7967	7968	7983	7984	7985	7986	8018
8019	8024	8032	8047	8084	8085	8092	8096	8101	8102	8104	8106	8116	8122	8123
8137	8138	8139	8140	8141	8142	8143	8144	8145	8146	8147	8153	8154	8158	8159
8160	8161	8162	8163	8164	8165	8166	3184	8185	8189	8195	8196	8426	8441	8449
8458	8462	8471	8511	8546	8579	8580	8581	8585	8592	8603	8604	8627	8628	8631
8632	8635	8644	8659	8660	8666	8701	8715	8729	8754	8755	8757	8766	8768	8772
8773	8775	8796	8797	8799	8809	8815	8816	8817	8820	8836	8888	8929	8937	8948

MJOB	8984 649 7714 8065 8641 7552	8990 753 7728 8079 8642 7710	754 7731 8080 8663	7541 7740 8082 8664	7542 7811 8187 8681	7545 7815 8510 8683	7546 7839 8515 8698	7547 7872 8517 8700	7551 7889 8519 8925	7554 7943 8524 8988	7555 7949 8552 8989	7574 7972 8633 8995	7617 7977 8636	7625 8029 8638	7711 8057 8640
NEG	7552	7710	6946	6947	6948										
NOP	750	6930													
RESET	6944	8856													
ROL	7558	7560	7561	7562	7564	7842	7844	7846							
RTI	663	730	7494	7586	7641	7750	7818	7856	7911	7959	7987	8034	8169	8197	8903
RTS	7679 8898	8074 8999	8124	8190	8547	8567	8605	8645	8702	8730	8774	8818	8842	8868	8895
SUB	3989	5350	7469	7486	7616	7717	8099								
TRAP	8199	8208	8209	8210	8211	8213	8215	8216	8217	8218	8219				
TST	673 1521 2346 3181 4440 5560 7123 8094	807 1576 2401 3236 4495 5617 7569 8112	846 1631 2456 3291 4540 5674 7630 8114	891 1686 2511 3346 4559 5731 7637 8186	930 1741 2568 3401 4666 5788 7683 8608	967 1796 2624 3456 4709 5845 7722 8759	1026 1851 2680 3503 4768 5921 7732 8767	1081 1906 2736 3649 4837 6067 7779 8801	1136 1961 2792 3792 4917 6178 7803 8810	1191 2016 2904 3984 5015 6289 7850 8859	1246 2071 2904 4175 5175 6400 7903 8886	1301 2126 2960 4228 5175 6514 7918 8891	1356 2181 3016 4281 5244 6628 8031 7724	1411 2236 3071 4334 5464 6742 8039 7738	1466 2291 3126 4387 5507 6856 8061 7790
TSTB	5179 7870	5345 7886	5401 7941	5565 7947	5622 8014	5679 8063	5736 8086	5793 8097	5850 8110	7221 8540	7322 8923	7426			
.ASCII	310	311	8337												
.ASCIZ	309 7481 8253 8346	312 7687 8257 8354	679 7991 8263 8357	6953 7992 8269 8360	7046 7993 8273 8366	7053 7995 8278 8372	7148 8173 8283 8446	7155 8220 8289 8500	7245 8225 8295 8504	7252 8229 8301 8508	7347 8233 8307 8736	7354 8237 8313 8922	7451 8241 8319 8946	7458 8245 8325 8957	7473 8249 8331
.ASECT	14														
.BLKB	7990														
.BLKW	626	7755													
.BYTE	275 348 8126 7928	276 350 8127	281 351	282 353	290 354	291 6952	299 7587	300 7588	301 7589	302 7590	328 7627	329 7628	339 7988	340 7989	347 8125
.DSABL	73														
.ENABL	30	7861													
.END	9003														
.ENDC	73 269 356 371 643 753 837 904 958 1018 1084 1142 1200 1258 1316 1372	86 273 357 372 645 772 838 911 959 1029 1087 1145 1203 1261 1317 1379	88 275 358 373 647 773 850 912 971 1032 1090 1148 1206 1262 1324 1380	89 303 359 374 648 795 853 919 974 1035 1093 1151 1207 1269 1325 1381	90 306 360 375 650 796 856 920 978 1038 1096 1152 1214 1270 1326 1382	99 307 361 376 652 797 859 921 981 1041 1097 1159 1215 1271 1327 1394	113 308 362 377 673 798 863 922 986 1042 1104 1160 1216 1272 1339 1397	205 309 363 378 679 812 864 934 987 1049 1105 1161 1217 1284 1342 1400	219 310 364 382 701 815 880 937 994 1050 1106 1162 1229 1287 1345 1403	235 314 365 402 739 818 881 941 995 1051 1107 1164 1232 1290 1348 1414	239 317 366 623 740 821 882 944 996 1052 1119 1177 1235 1293 1359 1417	241 339 367 629 749 824 883 949 997 1064 1122 1180 1238 1304 1362 1420	246 347 368 637 750 825 894 950 996 1067 1125 1183 1249 1307 1365 1423	248 350 369 638 751 835 897 956 997 1070 1128 1184 1252 1310 1368 1426	255 353 370 641 752 836 901 957 997 1073 1139 1194 1255 1313 1371 1427

1434	1435	1436	1437	1449	1452	1455	1458	1469	1472	1475	478	1481	1482	1489
1490	1491	1492	1504	1507	1510	1513	1524	1527	1530	1533	1536	1537	1544	1545
1546	1547	1559	1562	1565	1568	1579	1582	1585	1588	1591	1592	1599	1600	1601
1602	1614	1617	1620	1623	1634	1637	1640	1643	1646	1647	1654	1655	1656	1657
1669	1672	1675	1678	1689	1692	1695	1698	1701	1702	1709	1710	1711	1712	1724
1727	1730	1733	1744	1747	1750	1753	1756	1757	1764	1765	1766	1767	1779	1782
1785	1788	1799	1802	1805	1808	1811	1812	1819	1820	1821	1822	1834	1837	1840
1843	1854	1857	1860	1863	1866	1867	1874	1875	1876	1877	1889	1892	1895	1898
1909	1912	1915	1918	1921	1922	1929	1930	1931	1932	1944	1947	1950	1953	1964
1967	1970	1973	1976	1977	1984	1985	1986	1987	1999	2002	2005	2008	2019	2022
2025	2028	2031	2032	2039	2040	2041	2042	2054	2057	2060	2063	2074	2077	2080
2083	2086	2087	2094	2095	2096	2097	2109	2112	2115	2118	2129	2132	2135	2138
2141	2142	2149	2150	2151	2152	2164	2167	2170	2173	2184	2187	2190	2193	2196
2197	2204	2205	2206	2207	2219	2222	2225	2228	2239	2242	2245	2248	2251	2252
2259	2260	2261	2262	2274	2277	2280	2283	2294	2297	2300	2303	2306	2307	2314
2315	2316	2317	2329	2332	2335	2338	2349	2352	2355	2358	2361	2362	2369	2370
2371	2372	2384	2387	2390	2393	2404	2407	2410	2413	2416	2417	2424	2425	2426
2427	2439	2442	2445	2448	2459	2462	2465	2468	2471	2472	2479	2480	2481	2482
2494	2497	2500	2503	2514	2517	2520	2523	2528	2529	2536	2537	2538	2539	2551
2554	2557	2560	2571	2574	2577	2580	2584	2585	2592	2593	2594	2595	2607	2610
2613	2616	2627	2630	2633	2636	2640	2641	2648	2649	2650	2651	2663	2666	2669
2672	2683	2686	2689	2692	2696	2697	2704	2705	2706	2707	2719	2722	2725	2728
2739	2742	2745	2748	2752	2753	2760	2761	2762	2763	2775	2778	2781	2784	2795
2798	2801	2804	2808	2809	2816	2817	2818	2819	2831	2834	2837	2840	2851	2854
2857	2860	2864	2865	2872	2873	2874	2875	2887	2890	2893	2896	2907	2910	2913
2916	2920	2921	2928	2929	2930	2931	2943	2946	2949	2952	2963	2966	2969	2972
2976	2977	2984	2985	2986	2987	2999	3002	3005	3008	3019	3022	3025	3028	3031
3032	3039	3040	3041	3042	3054	3057	3060	3063	3074	3077	3080	3083	3086	3087
3094	3095	3096	3097	3109	3112	3115	3118	3129	3132	3135	3138	3141	3142	3149
3150	3151	3152	3164	3167	3170	3173	3184	3187	3190	3193	3196	3197	3204	3205
3208	3207	3219	3222	3225	3228	3239	3242	3245	3248	3251	3252	3259	3260	3261
3262	3274	3277	3280	3283	3294	3297	3300	3303	3306	3307	3314	3315	3316	3317
3329	3332	3335	3338	3349	3352	3355	3358	3361	3362	3369	3370	3371	3372	3384
3387	3390	3393	3404	3407	3410	3413	3416	3417	3424	3425	3426	3427	3439	3442
3445	3448	3459	3462	3465	3468	3475	3476	3485	3486	3487	3488	3489	3510	3514
3517	3520	3521	3530	3531	3532	3533	3556	3559	3564	3567	3570	3571	3580	3581
3582	3583	3606	3609	3614	3617	3621	3622	3631	3632	3633	3634	3653	3656	3660
3663	3667	3668	3677	3678	3679	3680	3703	3706	3711	3714	3717	3718	3727	3728
3729	3730	3753	3756	3761	3764	3768	3769	3775	3776	3777	3796	3799	3803	3806
3810	3811	3818	3819	3820	3838	3841	3846	3849	3856	3857	3868	3869	3870	3898
3901	3908	3911	3915	3916	3932	3933	3934	3935	3973	3976	3980	3983	4000	4001
4010	4011	4012	4037	4040	4043	4046	4055	4058	4063	4066	4068	4069	4078	4079
4080	4109	4112	4115	4118	4127	4130	4138	4141	4146	4147	4154	4155	4156	4157
4186	4189	4192	4195	4199	4200	4207	4208	4209	4210	4239	4242	4245	4248	4252
4253	4260	4261	4262	4263	4292	4295	4298	4301	4305	4306	4313	4314	4315	4316
4345	4348	4351	4354	4358	4359	4366	4367	4368	4369	4398	4401	4404	4407	4411
4412	4419	4420	4421	4422	4451	4454	4457	4460	4464	4465	4473	4474	4475	4476
4505	4508	4513	4516	4520	4521	4530	4531	4532	4562	4565	4569	4572	4576	4577
4585	4586	4587	4614	4617	4620	4623	4627	4628	4639	4640	4641	4669	4672	4684
4687	4691	4692	4703	4704	4705	4733	4736	4738	4741	4745	4746	4762	4763	4764
4799	4802	4807	4810	4814	4815	4831	4832	4833	4868	4871	4876	4879	4885	4886
4893	4894	4895	4920	4923	4927	4930	4933	4934	4941	4942	4943	4968	4971	4975
4978	4982	4983	4993	4994	4995	5018	5021	5024	5027	5031	5032	5051	5052	5053
5098	5101	5108	5111	5121	5124	5130	5133	5139	5140	5149	5150	5151	5152	5182

	5185	5188	5191	5201	5202	5217	5218	5219	5247	5250	5263	5266	5270	5271	5284
	5285	5286	5287	5333	5336	5340	5343	5357	5358	5368	5369	5370	5404	5407	5410
	5413	5421	5424	5427	5430	5434	5435	5442	5443	5444	5445	5468	5471	5474	5477
	5479	5480	5481	5482	5483	5510	5513	5517	5520	5526	5527	5534	5535	5536	5537
	5570	5573	5576	5579	5583	5584	5591	5592	5593	5594	5627	5630	5633	5636	5640
	5641	5648	5649	5650	5651	5684	5687	5690	5693	5697	5698	5705	5706	5707	5708
	5741	5744	5747	5750	5754	5755	5762	5763	5764	5765	5798	5801	5804	5807	5811
	5812	5819	5820	5821	5822	5855	5858	5861	5864	5868	5869	5877	5878	5879	5925
	5928	5939	5942	5950	5951	5967	5968	5969	5997	6000	6006	6009	6016	6017	6029
	6030	6031	6032	6085	6088	6091	6094	6113	6116	6120	6123	6127	6128	6140	6141
	6142	6143	6196	6199	6202	6205	6224	6227	6231	6234	6238	6239	6251	6252	6253
	6254	6307	6310	6313	6316	6335	6338	6342	6345	6349	6350	6362	6363	6364	6365
	6418	6421	6424	6427	6446	6449	6453	6456	6461	6462	6474	6475	6476	6477	6533
	6536	6540	6543	6562	6565	6569	6572	6575	6576	6583	6589	6590	6591	6647	6650
	6654	6657	6676	6679	6683	6686	6689	6690	6702	6703	6704	6705	6761	6764	6768
	6771	6790	6793	6797	6800	6803	6804	6816	6817	6818	6819	6875	6878	6882	6885
	6904	6907	6911	6914	6922	6923	6924	6926	6928	6931	6937	6940	6941	6942	6944
	6950	6952	6955	7024	7027	7031	7034	7046	7053	7127	7130	7133	7136	7148	7155
	7224	7227	7230	7233	7245	7252	7325	7328	7332	7335	7347	7354	7429	7432	7436
	7439	7451	7458	7465	7473	7481	7497	7500	7506	7509	7518	7595	7598	7608	7615
	7620	7621	7622	7630	7641	7642	7645	7660	7689	7692	7759	7762	7767	7774	7774
	7785	7788	7789	7790	7792	7794	7801	7805	7810	7812	7816	7819	7820	7823	7825
	7858	7861	7862	7864	7892	7928	7932	7960	7961	7968	7970	7973	7975	7991	7997
	8000	8029	8079	8080	8083	8110	8125	8136	8145	8146	8152	8158	8159	8169	8176
	8179	8185	8188	8207	8208	8209	8210	8211	8212	8213	8214	8215	8216	8217	8218
	8219	8446	8476	8483	8500	8504	8508	8530	8537	8557	8564	8671	8678	8688	8695
	8736	8906	8922	8946											
. EQUIV	113	114	122	167	168	169	170	171	172	173	174	175	176	195	196
. EVEN	197	198	199	200	201	202	203	204							
	317	679	7046	7053	7148	7155	7245	7252	7347	7354	7451	7458	7473	7481	7688
	8128	8175	8377	8446	8500	8504	8508	8736	8922	8946	8960				
. GLOBL	14														
. IDENT	30														
. IF	69	86	87	88	89	90	99	111	177	205	234	237	239	245	247
	254	268	272	274	303	306	307	308	309	313	314	316	339	347	350
	353	356	357	358	359	360	361	362	363	364	365	366	367	368	369
	370	371	372	373	374	375	376	377	378	382	620	629	632	637	639
	641	643	645	647	648	650	668	678	701	738	740	749	751	752	753
	771	773	795	797	798	812	815	818	821	823	825	835	837	838	850
	853	856	859	862	864	880	882	883	894	897	901	904	910	912	919
	921	922	934	937	941	944	948	950	956	958	959	971	974	978	981
	985	987	994	996	997	1009	1012	1015	1018	1029	1032	1035	1038	1040	1042
	1049	1051	1052	1064	1067	1070	1073	1084	1087	1090	1093	1095	1097	1104	1106
	1107	1119	1122	1125	1128	1139	1142	1145	1148	1150	1152	1159	1161	1162	1174
	1177	1180	1183	1194	1197	1200	1203	1205	1207	1214	1216	1217	1229	1232	1235
	1238	1249	1252	1255	1258	1260	1262	1269	1271	1272	1284	1287	1290	1293	1304
	1307	1310	1313	1315	1317	1324	1326	1327	1339	1342	1345	1348	1359	1362	1365
	1368	1370	1372	1379	1381	1382	1394	1397	1400	1403	1414	1417	1420	1423	1425
	1427	1434	1436	1437	1449	1452	1455	1458	1469	1472	1475	1478	1480	1482	1489
	1491	1492	1504	1507	1510	1513	1524	1527	1530	1533	1535	1537	1544	1546	1547
	1559	1562	1565	1568	1579	1582	1585	1588	1590	1592	1599	1601	1602	1614	1617
	1620	1623	1634	1637	1640	1643	1645	1647	1654	1656	1657	1669	1672	1675	1678
	1689	1692	1695	1698	1700	1702	1709	1711	1712	1724	1727	1730	1733	1744	1747
	1750	1753	1755	1757	1764	1766	1767	1779	1782	1785	1788	1799	1802	1805	1808

1810	1812	1819	1821	1822	1834	1837	1840	1843	1854	1857	1860	1863	1865	1867
1874	1876	1877	1889	1892	1895	1898	1909	1912	1915	1918	1920	1922	1929	1931
1932	1944	1947	1950	1953	1964	1967	1970	1973	1975	1977	1984	1986	1987	1999
2002	2005	2008	2019	2022	2025	2028	2030	2032	2039	2041	2042	2054	2057	2060
2063	2074	2077	2080	2083	2085	2087	2094	2096	2097	2109	2112	2115	2118	2129
2133	2135	2138	2140	2142	2149	2151	2152	2164	2167	2170	2173	2184	2187	2190
2193	2195	2197	2204	2206	2207	2219	2222	2225	2228	2239	2242	2245	2248	2250
2255	2259	2261	2262	2264	2277	2280	2283	2294	2297	2300	2303	2305	2307	2314
2316	2317	2329	2332	2335	2338	2349	2352	2355	2358	2360	2362	2369	2371	2372
2384	2387	2390	2393	2404	2407	2410	2413	2415	2417	2424	2426	2427	2439	2442
2445	2448	2459	2462	2465	2470	2472	2472	2479	2481	2482	2494	2497	2500	2503
2514	2517	2520	2523	2525	2538	2536	2538	2539	2541	2548	2554	2557	2571	2574
2577	2580	2583	2585	2592	2594	2595	2607	2610	2613	2616	2627	2630	2633	2636
2639	2641	2648	2650	2652	2663	2666	2669	2672	2683	2686	2689	2692	2695	2697
2704	2706	2707	2719	2722	2728	2728	2739	2742	2748	2748	2751	2753	2760	2762
2763	2775	2778	2781	2784	2795	2798	2801	2804	2807	2809	2816	2818	2819	2831
2834	2837	2840	2851	2854	2857	2860	2863	2865	2872	2874	2875	2887	2890	2893
2896	2907	2910	2913	2916	2919	2921	2928	2930	2931	2943	2946	2949	2952	2963
2966	2969	2972	2975	2977	2984	2986	2987	2999	3002	3005	3008	3019	3022	3025
3028	3030	3032	3039	3041	3042	3054	3057	3060	3063	3074	3077	3080	3083	3085
3087	3094	3096	3097	3109	3112	3115	3118	3129	3132	3135	3138	3140	3142	3149
3151	3152	3164	3167	3170	3173	3184	3187	3190	3193	3195	3197	3204	3206	3207
3219	3222	3225	3228	3239	3242	3245	3248	3250	3252	3259	3261	3262	3274	3277
3280	3283	3294	3297	3300	3303	3305	3307	3314	3316	3317	3329	3332	3335	3338
3349	3352	3355	3358	3360	3362	3369	3371	3372	3384	3387	3390	3393	3404	3407
3410	3413	3415	3417	3424	3426	3427	3439	3442	3445	3448	3459	3462	3465	3468
3474	3476	3485	3487	3488	3507	3510	3514	3517	3519	3521	3530	3532	3533	3556
3559	3564	3567	3569	3571	3580	3582	3583	3606	3609	3614	3617	3620	3622	3631
3633	3634	3653	3656	3660	3663	3666	3668	3677	3679	3680	3703	3706	3711	3714
3716	3718	3727	3729	3730	3753	3756	3761	3764	3767	3769	3775	3777	3796	3799
3803	3806	3809	3811	3818	3820	3838	3841	3846	3849	3855	3857	3868	3870	3898
3901	3908	3911	3914	3916	3932	3934	3935	3973	3976	3980	3983	3999	4001	4010
4012	4037	4040	4043	4046	4055	4058	4063	4066	4067	4069	4078	4080	4109	4112
4115	4118	4127	4130	4138	4141	4145	4147	4154	4156	4157	4186	4189	4192	4195
4198	4200	4207	4209	4210	4239	4242	4245	4248	4251	4253	4260	4262	4263	4292
4295	4298	4301	4304	4306	4313	4315	4316	4345	4348	4351	4354	4357	4359	4366
4369	4369	4398	4401	4404	4407	4410	4412	4419	4421	4422	4451	4454	4457	4460
4463	4465	4473	4475	4476	4505	4508	4513	4516	4519	4521	4530	4532	4562	4565
4569	4572	4575	4577	4585	4587	4614	4617	4620	4623	4626	4628	4639	4641	4669
4672	4684	4687	4690	4692	4703	4705	4733	4736	4738	4741	4744	4746	4762	4764
4799	4802	4807	4810	4812	4815	4831	4833	4868	4871	4876	4879	4884	4886	4893
4895	4920	4923	4927	4930	4932	4934	4941	4968	4971	4975	4975	4978	4981	4983
4993	4995	5018	5021	5024	5027	5030	5032	5051	5053	5098	5101	5108	5111	5121
5124	5130	5133	5138	5140	5149	5151	5152	5182	5185	5188	5191	5200	5202	5217
5219	5247	5250	5263	5266	5269	5271	5283	5286	5287	5333	5336	5340	5343	5356
5358	5368	5370	5404	5407	5410	5413	5421	5424	5427	5430	5433	5435	5444	5444
5445	5468	5471	5474	5477	5478	5480	5482	5483	5510	5513	5517	5520	5525	5527
5534	5536	5537	5570	5573	5576	5579	5582	5584	5591	5593	5594	5627	5630	5633
5636	5639	5641	5648	5650	5651	5687	5687	5690	5693	5696	5698	5705	5707	5708
5741	5744	5747	5750	5753	5755	5762	5764	5765	5798	5801	5804	5807	5810	5812
5819	5821	5822	5855	5858	5861	5864	5867	5869	5877	5879	5925	5928	5939	5942
5949	5951	5967	5969	5997	6000	6006	6009	6015	6017	6029	6031	6032	6085	6088
6091	6094	6113	6116	6120	6123	6126	6128	6140	6142	6143	6196	6199	6202	6205
6224	6227	6231	6234	6237	6239	6251	6253	6254	6307	6310	6313	6316	6335	6338

6342	6345	6348	6350	6362	6364	6365	6418	6421	6424	6427	6446	6449	6453	6456
6460	6462	6474	6476	6477	6533	6536	6540	6543	6562	6565	6569	6572	6574	6576
6588	6590	6591	6647	6650	6654	6657	6676	6679	6683	6686	6688	6690	6702	6704
6705	6761	6764	6768	6771	6790	6793	6797	6800	6802	6804	6816	6818	6819	6875
6878	6882	6885	6904	6907	6911	6914	6921	6922	6923	6924	6925	6926	6930	6936
6939	6941	6942	6944	6950	6952	6953	6955	7024	7027	7031	7034	7045	7052	7127
7130	7133	7136	7147	7154	7224	7227	7230	7233	7244	7251	7325	7328	7332	7335
7346	7353	7429	7432	7436	7439	7450	7457	7465	7472	7480	7497	7500	7506	7509
7517	7594	7597	7608	7611	7618	7620	7621	7623	7630	7634	7641	7642	7644	7659
7675	7691	7758	7761	7766	7772	7784	7786	7787	7788	7790	7791	7792	7801	7803
7811	7813	7818	7819	7820	7822	7825	7837	7860	7862	7863	7864	7892	7931	7932
7960	7968	7969	7973	7974	7990	7991	7997	7999	8020	8078	8080	8083	8110	8125
8135	8145	8146	8151	8158	8159	8167	8169	8173	8178	8184	8188	8199	8208	8209
8210	8211	8212	8213	8215	8216	8217	8218	8219	8445	8475	8481	8499	8503	8507
8529	8535	8556	8562	8670	8676	8687	8693	8735	8906	8921	8945			
. IFF	86	88	89	90	111	235	241	246	248	255	269	272	275	303
	314	317	637	738	739	740	751	772	773	796	797	824	825	836
	837	853	864	881	882	911	912	921	949	950	957	958	986	987
	995	996	1041	1042	1050	1051	1096	1105	1106	1151	1152	1160	1161	1206
	1207	1215	1216	1261	1262	1270	1316	1317	1325	1326	1371	1372	1380	1381
	1426	1427	1435	1436	1481	1482	1491	1536	1537	1545	1546	1591	1592	1600
	1601	1646	1647	1655	1656	1701	1710	1711	1756	1757	1765	1766	1811	1812
	1820	1821	1866	1867	1875	1876	1921	1922	1930	1931	1976	1985	1986	2031
	2032	2040	2041	2086	2087	2095	2141	2142	2150	2151	2196	2197	2205	2206
	2251	2252	2260	2261	2306	2307	2316	2361	2362	2370	2371	2416	2417	2425
	2426	2471	2472	2480	2481	2528	2537	2538	2584	2585	2593	2594	2640	2641
	2649	2650	2696	2697	2705	2706	2752	2753	2761	2808	2809	2817	2818	2864
	2865	2873	2874	2920	2921	2929	2930	2977	2985	2986	3031	3032	3040	3041
	3086	3087	3095	3096	3141	3142	3151	3196	3197	3205	3206	3251	3252	3260
	3261	3306	3307	3315	3316	3361	3362	3371	3416	3417	3425	3426	3475	3476
	3486	3487	3520	3521	3531	3532	3570	3581	3582	3621	3622	3632	3633	3667
	3668	3678	3679	3717	3718	3728	3729	3769	3776	3777	3810	3811	3819	3820
	3856	3857	3869	3870	3915	3916	3933	3935	4000	4001	4011	4012	4068	4069
	4079	4080	4146	4147	4155	4156	4199	4200	4209	4252	4253	4261	4262	4305
	4306	4314	4315	4358	4359	4367	4368	4411	4412	4420	4421	4464	4474	4475
	4520	4521	4531	4532	4576	4577	4586	4587	4627	4628	4640	4691	4692	4704
	4705	4745	4746	4763	4764	4814	4815	4833	4885	4886	4894	4895	4933	4934
	4942	4943	4982	4983	4994	4995	5031	5032	5052	5053	5139	5140	5151	5201
	5202	5218	5219	5270	5271	5285	5286	5287	5257	5258	5269	5270	5434	5443
	5444	5445	5479	5480	5481	5482	5526	5527	5535	5536	5583	5584	5592	5593
	5641	5649	5650	5697	5698	5706	5707	5754	5755	5763	5764	5811	5820	5821
	5868	5869	5878	5879	5950	5951	5968	5969	6016	6017	6030	6031	6127	6141
	6142	6238	6239	6252	6253	6349	6350	6363	6364	6461	6462	6475	6476	6576
	6589	6590	6689	6690	6703	6704	6803	6804	6817	6818	6922	6925	6930	6940
	6952	7518	7595	7597	7611	7641	7642	7645	7660	7689	7692	7759	7785	7789
	7792	7819	7823	7861	7864	7932	7934	7939	7960	7961	7970	7974	7991	8079
	8136	8152	8169	8179	8185	8475	8481	8529	8535	8556	8562	8670	8687	8693
. IFT	679	7046	7053	7148	7155	7245	7252	7347	7354	7451	7458	7473	7481	7800
. IFTF	7841	7857	7858	7934	7939	8446	8500	8504	8508	8736	8922	8946		
. IIF	7837	7841	7857	7879	7932	7935	8446	8500	8504	8508	8736	8922	7481	7620
	68	73	78	79	83	84	85	86	89	90	96	313	638	641
	647	648	650	651	6923	6924	6931	6932	6952	6955	7476	7488	7599	7600
	7601	7602	7607	7633	7641	7642	7657	7682	7762	7763	7764	7766	7767	7771

NOS

MAINDEC-11-DRLPG-A
DRLPG.P11

MACY11 27(654)
CROSS REFERENCE TABLE

15-DEC-77 08:29 PAGE 255

SEQ 0272

	7799	7800	7816	7819	7820	7861	7882	7983	7991	7997	8076	8207	8208	8209	8210
. IRP	8211	8213	8215	8216	8217	8218	8219	8938							
	382	629	738	771	823	862	910	948	985	1040	1095	1150	1205	1260	1315
	1370	1425	1480	1535	1590	1645	1700	1755	1810	1865	1920	1975	2030	2085	2140
	2195	2250	2305	2360	2415	2470	2527	2583	2639	2695	2751	2807	2863	2919	2975
	3030	3085	3140	3195	3250	3305	3360	3415	3474	3519	3569	3620	3666	3716	3767
	3809	3855	3914	3999	4067	4145	4158	4251	4304	4357	4410	4463	4519	4575	4626
	4690	4744	4813	4884	4932	4981	5030	5138	5200	5269	5356	5433	5478	5525	5582
	5639	5696	5753	5810	5867	5949	6015	6126	6237	6348	6460	6574	6688	6802	6930
. LIST	7702	7742	7832	7853	8084	8085	8106	8122	8123	8139	8145	8158	8159		
	14	30	89	96	219	303	305	306	307	314	317	629	652	679	738
	751	759	761	763	765	767	769	771	797	805	807	812	815	818	821
	823	837	844	846	850	853	856	859	862	882	889	891	894	897	901
	904	908	910	921	928	930	934	937	941	944	948	958	965	967	971
	974	978	981	984	985	996	997	1004	1006	1009	1012	1015	1018	1024	1026
	1029	1032	1035	1038	1039	1040	1051	1052	1059	1061	1064	1067	1070	1073	1079
	1081	1084	1087	1090	1093	1094	1095	1106	1107	1114	1116	1119	1122	1125	1128
	1134	1136	1139	1142	1145	1148	1149	1150	1161	1162	1169	1171	1174	1177	1180
	1183	1189	1191	1194	1197	1200	1203	1204	1205	1216	1217	1224	1226	1229	1232
	1235	1238	1244	1246	1249	1252	1255	1258	1259	1260	1271	1272	1279	1281	1284
	1287	1290	1293	1299	1301	1304	1307	1310	1313	1314	1315	1326	1327	1334	1336
	1339	1342	1345	1348	1354	1356	1359	1362	1365	1368	1369	1370	1381	1382	1389
	1391	1394	1397	1400	1403	1409	1411	1414	1417	1420	1423	1424	1425	1436	1437
	1444	1446	1449	1452	1455	1458	1464	1466	1469	1472	1475	1478	1479	1480	1491
	1492	1499	1501	1504	1507	1510	1513	1519	1521	1524	1527	1530	1533	1534	1535
	1546	1547	1554	1556	1559	1562	1565	1568	1574	1576	1579	1582	1585	1588	1589
	1590	1601	1602	1609	1611	1614	1617	1620	1623	1629	1631	1634	1637	1640	1643
	1644	1645	1656	1657	1664	1666	1669	1672	1675	1678	1684	1686	1689	1692	1695
	1698	1699	1700	1711	1712	1719	1721	1724	1727	1730	1733	1739	1741	1744	1747
	1750	1753	1754	1755	1766	1767	1774	1776	1779	1782	1785	1788	1794	1796	1799
	1802	1805	1808	1809	1810	1821	1822	1829	1831	1834	1837	1840	1843	1849	1851
	1854	1857	1860	1863	1864	1865	1876	1877	1884	1886	1889	1892	1895	1898	1904
	1906	1909	1912	1915	1918	1919	1920	1931	1932	1939	1941	1944	1947	1950	1953
	1959	1961	1964	1967	1970	1973	1974	1975	1986	1987	1994	1996	1999	2002	2005
	2008	2014	2016	2019	2022	2025	2028	2029	2030	2041	2042	2049	2051	2054	2057
	2060	2063	2069	2071	2074	2077	2080	2083	2084	2085	2096	2097	2104	2106	2109
	2112	2115	2118	2124	2126	2129	2132	2135	2138	2139	2140	2151	2152	2159	2161
	2164	2167	2170	2173	2179	2181	2184	2187	2190	2193	2194	2195	2206	2207	2214
	2216	2219	2222	2225	2228	2234	2236	2239	2242	2245	2248	2249	2250	2261	2262
	2269	2271	2274	2277	2280	2283	2289	2291	2294	2297	2300	2303	2304	2305	2316
	2317	2324	2326	2329	2332	2335	2338	2344	2346	2349	2352	2355	2358	2359	2360
	2371	2372	2379	2381	2384	2387	2390	2393	2399	2401	2404	2407	2410	2413	2414
	2415	2426	2427	2434	2436	2439	2442	2445	2448	2454	2456	2459	2462	2465	2468
	2469	2470	2481	2482	2489	2491	2494	2497	2500	2503	2509	2511	2514	2517	2520
	2523	2524	2526	2527	2538	2539	2546	2548	2551	2554	2557	2560	2566	2568	2571
	2574	2577	2580	2582	2583	2594	2595	2602	2604	2607	2610	2613	2616	2622	2624
	2627	2630	2633	2636	2638	2639	2650	2651	2658	2660	2663	2666	2669	2672	2678
	2680	2683	2686	2689	2692	2694	2695	2706	2707	2714	2716	2719	2722	2725	2728
	2734	2736	2739	2742	2745	2748	2750	2751	2762	2763	2770	2772	2775	2778	2781
	2784	2790	2792	2795	2798	2801	2804	2806	2807	2818	2819	2826	2828	2831	2834
	2837	2840	2846	2848	2851	2854	2857	2860	2862	2863	2874	2875	2882	2884	2887
	2890	2893	2896	2902	2904	2907	2910	2913	2916	2918	2919	2930	2931	2938	2940
	2943	2946	2949	2952	2958	2960	2963	2966	2969	2972	2974	2975	2986	2987	2994
	2996	2999	3002	3005	3008	3014	3016	3019	3022	3025	3028	3029	3030	3041	3042

3049
3097
3151
3195
3249
3303
3355
3407
3459
3532
3614
3697
3777
3838
3908
4012
4066
4130
4196
4270
4334
4401
4463
4546
4611
4684
4764
4837
4907
4963
5022
5111
5182
5250
5340
5445
5545
5606
5674
5741
5804
5867
5942
6042
6103
6173
6235
6313
6382
6449
6529
6604
6674

3051
3104
3152
3206
3250
3304
3358
3410
3462
3542
3617
3703
3781
3841
3911
4017
4067
4138
4198
4272
4342
4404
4475
4549
4614
4687
4768
4846
4910
4965
5027
5116
5185
5263
5343
5417
5478
5547
5609
5679
5744
5807
5879
5949
6044
6109
6176
6237
6316
6384
6453
6533
6606
6672

3054
3106
3159
3207
3261
3305
3359
3413
3465
3548
3620
3706
3783
3846
3914
4020
4080
4141
4203
4275
4345
4407
4483
4554
4617
4690
4777
4849
4912
4968
5030
5112
5188
5266
5346
5421
5482
5547
5617
5684
5747
5808
5898
5969
6046
6113
6178
6252
6322
6387
6456
6536
6609
6676

3057
3109
3161
3214
3262
3316
3360
3414
3468
3550
3633
3711
3788
3849
3944
4025
4085
4143
4217
4281
4348
4408
4485
4559
4620
4705
4780
4852
4915
4973
5053
5124
5191
5269
5370
5424
5482
5552
5622
5687
5750
5810
5900
5980
6049
6116
6192
6264
6325
6395
6460
6540
6611
6679

3060
3112
3164
3216
3269
3317
3371
3415
3469
3556
3642
3714
3792
3853
3944
4027
4094
4145
4219
4287
4351
4410
4488
4562
4641
4709
4783
4855
4917
4975
5072
5130
5195
5286
5383
5437
5544
5627
5690
5751
5821
5902
5983
6051
6120
6196
6266
6331
6398
6476
6543
6614
6683

3063
3115
3167
3219
3271
3324
3372
3426
3474
3559
3644
3716
3796
3855
3946
4030
4097
4156
4222
4292
4354
4421
4495
4565
4626
4714
4786
4857
4920
4978
5074
5133
5200
5285
5385
5439
5546
5630
5693
5753
5820
5905
5985
6054
6123
6199
6268
6335
6400
6488
6550
6617
6686

3069
3118
3170
3222
3274
3326
3379
3427
3487
3564
3649
3729
3799
3870
3954
4034
4099
4164
4238
4298
4355
4429
4499
4570
4641
4722
4788
4860
4923
4981
5077
5137
5219
5299
5388
5437
5547
5632
5694
5754
5822
5907
5988
6062
6124
6202
6271
6342
6414
6490
6553
6623
6688

3071
3124
3173
3225
3277
3329
3381
3434
3496
3567
3653
3735
3803
3876
3959
4037
4102
4166
4234
4298
4357
4431
4505
4572
4653
4724
4791
4865
4927
4995
5080
5138
5224
5306
5391
5444
5507
5573
5636
5696
5755
5824
5911
5993
6065
6126
6205
6273
6342
6418
6492
6558
6628
6704

3074
3126
3179
3228
3280
3332
3384
3436
3498
3569
3656
3743
3806
3878
3962
4040
4106
4169
4239
4301
4368
4434
4508
4575
4656
4727
4796
4868
4930
5005
5083
5151
5229
5312
5394
5452
5510
5576
5637
5707
5775
5837
5914
5997
6067
6142
6211
6276
6345
6421
6495
6562
6628
6716

3077
3129
3181
3234
3283
3335
3387
3439
3503
3582
3660
3747
3809
3885
3968
4043
4109
4175
4242
4302
4376
4440
4513
4587
4659
4730
4799
4871
4932
5008
5085
5160
5234
5315
5396
5454
5513
5579
5639
5716
5777
5845
5916
6000
6081
6153
6214
6284
6346
6424
6497
6565
6643
6718

3080
3132
3184
3236
3289
3338
3390
3442
3507
3588
3663
3753
3820
3887
3973
4046
4112
4181
4245
4304
4378
4446
4516
4598
4661
4733
4802
4876
4943
5010
5088
5163
5237
5321
5399
5457
5580
5650
5718
5780
5850
5919
6006
6085
6155
6220
6287
6348
6427
6500
6569
6647
6720

3083
3135
3187
3239
3291
3344
3393
3445
3510
3598
3666
3756
3827
3890
3976
4051
4115
4186
4248
4315
4381
4451
4519
4601
4664
4736
4807
4879
4952
5012
5095
5166
5239
5324
5401
5464
5520
5582
5659
5720
5788
5855
5921
6009
6088
6157
6224
6289
6364
6433
6503
6572
6650
6723

3084
3138
3190
3242
3294
3346
3399
3448
3514
3600
3679
3761
3829
3894
3980
4055
4118
4189
4249
4323
4387
4454
4532
4604
4666
4738
4810
4884
4955
5015
5098
5169
5242
5329
5404
5468
5523
5593
5661
5723
5793
5858
5925
6013
6091
6160
6227
6303
6375
6436
6509
6574
6654
6725

3085
3139
3193
3245
3297
3349
3399
3448
3517
3606
3685
3764
3822
3898
3983
4058
4123
4192
4251
4325
4393
4457
4540
4606
4669
4741
4813
4895
4958
5018
5098
5175
5244
5333
5407
5471
5525
5602
5663
5731
5798
5861
5928
6015
6094
6162
6231
6307
6377
6442
6512
6590
6657
6728

3096
3140
3194
3248
3300
3352
3404
3456
3519
3609
3693
3767
3824
3901
3999
4063
4127
4195
4262
4328
4398
4460
4544
4609
4672
4744
4823
4904
4968
5021
5108
5179
5247
5336
5410
5474
5536
5604
5666
5730
5801
5864
5939
6031
6100
6165
6234
6310
6379
6444
6514
6602
6664
6731

6737	6740	6742	6757	6761	6764	6768	6771	6778	6781	6786	6790	6793	6797	6800
6802	6818	6830	6832	6834	6837	6839	6842	6845	6851	6854	6856	6871	6875	6878
6882	6885	6892	6895	6900	6904	6907	6911	6914	6931	6944	6999	7001	7013	7015
7018	7021	7024	7027	7031	7034	7046	7053	7096	7098	7111	7115	7117	7120	7123
7127	7130	7133	7136	7148	7155	7199	7201	7206	7209	7211	7224	7227	7230	7233
7245	7252	7292	7294	7299	7304	7308	7311	7322	7325	7328	7332	7335	7347	7354
7394	7396	7401	7404	7411	7414	7426	7429	7432	7436	7439	7451	7458	7466	7473
7481	7497	7500	7506	7509	7641	7766	7960	8199	8207	8208	8209	8210	8211	8212
8213	8214	8215	8216	8217	8218	8219	8220	8446	8500	8504	8508	8736	8859	8922
8946														
.MACRO														
17	18	19	20	22	24	25	26	27	28	29	30	90	225	226
227	229	231	266	417	628	668	736	737	770	822	861	909	947	983
984	2524	3472	3619	3766	3808	3854	3913	3998	4067	4142	4144	4197	4250	4303
4356	4409	4462	4518	4574	4625	4689	4743	4812	4882	4883	4931	4980	5029	5137
5199	5268	5355	5432	5522	5523	5580	5637	5694	5751	5808	5866	5947	6012	6013
6124	6235	6346	6458	6516	6959	6960	8199							
.MCALL														
.NLIST														
30	219	314	652											
14	30	89	96	219	303	305	306	307	314	317	629	652	679	738
751	759	761	763	765	767	769	771	797	805	807	812	815	818	821
823	837	844	846	859	853	856	859	862	882	889	891	894	897	901
904	908	910	921	928	930	934	937	941	944	948	958	965	967	971
974	978	981	984	985	996	997	1004	1006	1009	1012	1015	1018	1024	1026
1029	1032	1035	1038	1039	1040	1051	1052	1059	1061	1064	1067	1070	1073	1079
1081	1084	1087	1090	1093	1094	1095	1106	1107	1114	1116	1119	1122	1125	1128
1134	1136	1139	1142	1145	1148	1149	1150	1161	1162	1169	1171	1174	1177	1180
1183	1189	1191	1194	1197	1200	1203	1204	1205	1216	1217	1224	1226	1229	1232
1235	1238	1244	1246	1249	1252	1255	1258	1259	1260	1271	1272	1279	1281	1284
1287	1290	1293	1299	1301	1304	1307	1310	1313	1314	1315	1326	1327	1334	1336
1339	1342	1345	1348	1354	1356	1359	1362	1365	1368	1369	1370	1381	1382	1389
1391	1394	1397	1400	1403	1409	1411	1414	1417	1420	1423	1424	1425	1436	1437
1444	1446	1449	1452	1455	1458	1464	1466	1469	1472	1475	1478	1479	1480	1491
1492	1499	1501	1504	1507	1510	1513	1519	1521	1524	1527	1530	1533	1534	1535
1546	1547	1554	1556	1559	1562	1565	1568	1574	1576	1579	1582	1585	1588	1589
1590	1601	1602	1609	1611	1614	1617	1620	1623	1629	1631	1634	1637	1640	1643
1644	1645	1656	1657	1664	1666	1669	1672	1675	1678	1684	1686	1689	1692	1695
1698	1699	1700	1711	1712	1719	1721	1724	1727	1730	1733	1739	1741	1744	1747
1750	1753	1754	1755	1766	1767	1774	1776	1779	1782	1785	1788	1794	1796	1799
1802	1805	1808	1809	1810	1821	1822	1829	1831	1834	1837	1840	1843	1849	1851
1854	1857	1860	1863	1864	1876	1877	1884	1884	1886	1889	1892	1895	1898	1904
1906	1909	1912	1915	1918	1919	1920	1931	1932	1939	1941	1944	1947	1950	1953
1959	1961	1964	1967	1970	1973	1974	1975	1986	1987	1994	1996	1999	2002	2005
2008	2014	2016	2019	2022	2025	2028	2029	2030	2041	2042	2049	2051	2054	2057
2060	2063	2069	2071	2074	2077	2080	2083	2084	2085	2096	2097	2104	2106	2109
2112	2115	2118	2124	2126	2129	2132	2135	2138	2139	2140	2151	2152	2159	2161
2164	2167	2170	2173	2176	2179	2184	2187	2190	2193	2194	2195	2206	2207	2214
2216	2219	2220	2223	2228	2234	2236	2239	2240	2249	2250	2250	2261	2262	2262
2269	2271	2274	2277	2280	2283	2289	2291	2294	2297	2297	2303	2304	2305	2316
2317	2324	2326	2329	2333	2335	2338	2344	2344	2346	2349	2350	2358	2359	2360
2371	2372	2379	2381	2384	2387	2390	2393	2393	2394	2394	2401	2404	2405	2414
2415	2426	2427	2434	2436	2439	2444	2444	2447	2448	2454	2459	2462	2465	2468
2469	2470	2481	2482	2489	2491	2494	2497	2497	2500	2503	2509	2514	2517	2520
2523	2524	2526	2527	2538	2539	2546	2548	2548	2551	2554	2557	2560	2566	2571
2574	2577	2580	2582	2583	2594	2595	2602	2604	2607	2610	2613	2616	2622	2624
2627	2630	2633	2636	2638	2639	2650	2651	2658	2660	2663	2666	2669	2672	2678

2680	2683	2686	2689	2692	2694	2695	2706	2707	2714	2716	2719	2722	2725	2728
2734	2736	2739	2742	2745	2748	2750	2751	2763	2765	2770	2772	2774	2778	2781
2837	2840	2846	2848	2851	2854	2857	2860	2862	2863	2874	2875	2882	2884	2887
2940	2942	2946	2952	2958	2960	2963	2966	2969	2972	2974	2975	2986	2987	2994
3046	3049	3052	3055	3060	3063	3066	3071	3074	3077	3080	3083	3084	3085	3092
3097	3104	3106	3109	3112	3115	3118	3124	3126	3129	3132	3135	3138	3139	3140
3151	3152	3159	3161	3164	3167	3170	3173	3179	3181	3184	3187	3190	3193	3194
3195	3206	3207	3214	3216	3219	3222	3227	3228	3232	3238	3239	3242	3243	3248
3303	3304	3305	3316	3317	3324	3326	3329	3332	3335	3338	3344	3346	3349	3352
3355	3358	3359	3360	3371	3372	3379	3384	3387	3390	3398	3400	3401	3404	3405
3407	3410	3413	3414	3415	3426	3427	3436	3439	3442	3447	3448	3448	3454	3456
3459	3462	3465	3468	3469	3474	3487	3496	3503	3507	3507	3510	3514	3517	3519
3532	3542	3548	3550	3556	3559	3564	3567	3568	3568	3588	3598	3600	3606	3609
3614	3617	3620	3633	3642	3644	3649	3653	3655	3658	3663	3666	3679	3685	3693
3697	3703	3706	3711	3714	3716	3729	3735	3743	3747	3753	3756	3761	3764	3767
3777	3781	3783	3788	3792	3796	3799	3802	3806	3809	3820	3827	3829	3832	3834
3838	3841	3846	3849	3853	3855	3870	3876	3878	3885	3887	3890	3894	3898	3901
3908	3911	3914	3934	3944	3946	3954	3959	3962	3968	3973	3976	3981	3983	3999
4012	4017	4020	4025	4027	4030	4034	4037	4040	4042	4043	4051	4055	4058	4063
4066	4067	4080	4095	4094	4097	4099	4102	4106	4109	4112	4115	4118	4123	4127
4130	4138	4141	4143	4145	4156	4164	4166	4169	4175	4181	4186	4189	4192	4195
4196	4198	4209	4217	4219	4222	4228	4234	4239	4242	4245	4248	4249	4251	4262
4270	4279	4279	4281	4287	4292	4295	4298	4301	4302	4304	4315	4323	4325	4328
4334	4340	4345	4348	4351	4354	4355	4357	4368	4376	4378	4381	4387	4393	4398
4401	4404	4405	4408	4410	4421	4429	4431	4434	4440	4446	4451	4454	4457	4460
4456	4459	4454	4459	4468	4475	4479	4482	4488	4493	4498	4501	4504	4506	4509
4611	4614	4617	4620	4623	4626	4641	4653	4656	4659	4661	4664	4666	4669	4672
4684	4687	4690	4705	4709	4714	4722	4724	4727	4730	4733	4736	4738	4741	4744
4764	4768	4777	4780	4785	4786	4788	4794	4796	4799	4802	4807	4810	4813	4822
4837	4868	4849	4852	4855	4857	4860	4865	4868	4871	4876	4879	4884	4895	4904
4907	4910	4912	4915	4917	4920	4923	4927	4930	4932	4943	4952	4955	4958	4960
4963	4965	4968	4971	4975	4978	4981	4995	5005	5008	5010	5013	5015	5018	5021
5024	5027	5030	5053	5072	5074	5077	5080	5083	5085	5088	5095	5098	5101	5108
5111	5116	5121	5124	5130	5133	5137	5138	5151	5160	5163	5166	5175	5178	5187
5182	5185	5188	5191	5195	5199	5219	5224	5229	5232	5237	5239	5242	5244	5247
5250	5263	5266	5269	5286	5289	5299	5306	5312	5315	5321	5324	5329	5333	5336
5340	5343	5356	5370	5383	5389	5399	5406	5412	5415	5419	5401	5404	5407	5410
5413	5417	5421	5424	5427	5430	5433	5444	5452	5454	5457	5464	5468	5471	5474
5477	5478	5482	5492	5494	5496	5499	5507	5510	5513	5517	5520	5523	5525	5536
5545	5547	5549	5552	5560	5566	5570	5573	5576	5579	5580	5582	5593	5602	5604
5596	5600	5604	5607	5617	5623	5633	5636	5637	5639	5650	5659	5661	5663	5666
5674	5679	5684	5693	5697	5700	5703	5707	5707	5716	5718	5720	5723	5725	5736
5741	5749	5757	5750	5751	5753	5764	5773	5775	5777	5780	5788	5793	5798	5801
5804	5807	5808	5810	5821	5830	5832	5834	5837	5845	5850	5855	5858	5861	5864
5867	5879	5898	5900	5902	5905	5908	5911	5914	5916	5919	5921	5925	5928	5939
5942	5949	5969	5980	5983	5985	5988	5993	5997	6000	6006	6009	6013	6015	6031
6042	6044	6046	6049	6051	6054	6062	6065	6067	6081	6085	6088	6091	6094	6100
6103	6109	6113	6116	6120	6123	6124	6126	6142	6153	6155	6157	6160	6162	6165
6173	6176	6178	6192	6196	6199	6202	6205	6211	6214	6220	6224	6227	6231	6234

6235	6237	6253	6264	6266	6268	6271	6273	6276	6284	6287	6289	6303	6307	6310	
6313	6316	6322	6325	6331	6335	6338	6342	6345	6346	6348	6364	6375	6377	6379	
6382	6384	6387	6395	6398	6400	6414	6418	6421	6424	6427	6433	6436	6442	6446	
6449	6453	6456	6460	6476	6488	6490	6492	6495	6497	6500	6503	6509	6512	6514	
6529	6533	6536	6540	6543	6550	6553	6558	6562	6565	6569	6572	6574	6590	6602	
6604	6606	6609	6611	6614	6617	6623	6626	6628	6643	6647	6650	6654	6657	6664	
6667	6672	6676	6679	6683	6686	6688	6704	6716	6718	6720	6723	6725	6728	6731	
6737	6740	6742	6757	6761	6764	6768	6771	6778	6781	6786	6790	6793	6797	6800	
6802	6818	6830	6832	6834	6837	6839	6842	6845	6851	6854	6856	6871	6875	6878	
6882	6885	6892	6895	6900	6904	6907	6911	6914	6931	6944	6999	7001	7013	7015	
7018	7021	7024	7027	7031	7034	7046	7053	7096	7098	7111	7115	7117	7120	7123	
7127	7130	7133	7136	7148	7155	7199	7201	7206	7209	7221	7224	7227	7230	7233	
7245	7252	7292	7294	7299	7304	7308	7311	7322	7325	7328	7332	7335	7347	7354	
7394	7395	7401	7404	7411	7414	7426	7429	7432	7436	7439	7451	7458	7466	7473	
7481	7497	7500	7506	7509	7641	7766	7960	8199	8207	8208	8209	8210	8211	8212	
8213	8214	8215	8216	8217	8218	8219	8220	8446	8500	8504	8508	8736	8859	8922	
8946															
.PAGE	266	402	629	736	822	984	1039	1094	1149	1204	1259	1314	1369	1424	1479
	1534	1589	1644	1699	1754	1809	1864	1919	1974	2029	2084	2139	2194	2249	2304
	2359	2414	2469	2526	2582	2638	2694	2750	2806	2862	2918	2974	3029	3084	3139
	3194	3249	3304	3359	3414	4143	4196	4249	4302	4355	4408	5195	5478	5523	5580
	5637	5694	5751	5808	5947	6013	6124	6235	6346						
.PSECT	14														
.RADIX	984	997	1039	1052	1094	1107	1149	1162	1204	1217	1259	1272	1314	1327	1369
	1382	1424	1437	1479	1492	1534	1547	1589	1602	1644	1657	1699	1712	1754	1767
	1809	1822	1864	1877	1919	1932	1974	1987	2029	2042	2084	2097	2139	2152	2194
	2207	2249	2262	2304	2317	2359	2372	2414	2427	2469	2482	2524	2526	2539	2582
	2595	2638	2651	2694	2707	2750	2763	2806	2819	2862	2875	2918	2931	2974	2987
	3029	3042	3084	3097	3139	3152	3194	3207	3249	3262	3304	3317	3359	3372	3414
	3427	3469													
.REM	1		30												
.REPT	96	305	306	1644	3063										
.SBTTL	79	90	109	232	247	266	314	402	628	631	733	734	735	738	771
	823	862	910	948	985	1040	1095	1150	1205	1260	1315	1370	1425	1480	1535
	1590	1645	1700	1755	1810	1865	1920	1975	2030	2085	2140	2195	2250	2305	2360
	2415	2470	2527	2583	2639	2695	2751	2807	2863	2919	2975	3030	3085	3140	3195
	3250	3305	3360	3415	3469	3470	3471	3474	3519	3569	3620	3666	3716	3767	3809
	3855	3914	3994	3995	3996	3999	4067	4145	4198	4251	4304	4357	4410	4463	4519
	4575	4626	4690	4744	4813	4884	4932	4981	5030	5138	5195	5196	5197	5200	5269
	5356	5433	5478	5525	5582	5639	5696	5753	5810	5867	5943	5944	5945	5949	6015
	6126	6237	6348	6460	6574	6688	6802	6917	6919	6955	6956	6957	6961	7057	7159
	7256	7358	7511	7512	7513	7515	7592	7642	7689	7756	7820	7858	7997	8076	8133
	8176	8199													
.TITLE	68														
.WORD	96	97	98	240	259	260	261	262	263	264	274	277	278	279	280
	283	284	285	286	287	288	289	292	293	294	303	305	306	319	320
	321	322	323	324	325	326	330	331	332	345	349	352	355	356	357
	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372
	373	374	375	376	377	603	606	608	610	612	614	616	618	620	621
	623	625	759	761	763	765	767	769	805	807	844	846	889	891	908
	928	930	965	967	1004	1006	1024	1026	1059	1061	1079	1081	1114	1115	1134
	1136	1169	1171	1189	1191	1224	1226	1246	1246	1279	1281	1299	1301	1334	1336
	1354	1356	1389	1391	1409	1411	1444	1446	1464	1466	1499	1501	1519	1521	1554
	1556	1574	1576	1609	1611	1629	1631	1664	1666	1684	1686	1719	1721	1739	1741

1774	1776	1794	1796	1829	1831	1849	1851	1884	1886	1904	1906	1939	1941	1959
1961	1994	1996	2014	2016	2049	2051	2069	2071	2104	2106	2124	2126	2159	2161
2179	2181	2214	2216	2234	2236	2269	2271	2289	2291	2324	2326	2344	2346	2379
2381	2399	2401	2434	2436	2454	2456	2489	2491	2509	2511	2546	2548	2566	2568
2602	2604	2622	2624	2658	2660	2678	2680	2714	2716	2734	2736	2770	2772	2790
2792	2826	2828	2846	2848	2882	2884	2902	2904	2938	2940	2958	2960	2994	2996
3014	3016	3049	3051	3069	3071	3104	3106	3124	3126	3159	3161	3179	3181	3214
3216	3234	3236	3269	3271	3289	3291	3324	3326	3344	3346	3379	3381	3399	3401
3434	3436	3454	3456	3496	3498	3503	3542	3548	3550	3588	3598	3600	3642	3644
3649	3685	3693	3697	3735	3743	3747	3781	3783	3788	3792	3827	3829	3832	3834
3853	3876	3878	3885	3887	3890	3894	3944	3946	3954	3959	3962	3968	4017	4020
4025	4027	4030	4034	4051	4085	4094	4097	4099	4102	4106	4123	4164	4166	4169
4175	4181	4217	4219	4222	4228	4234	4270	4272	4275	4281	4287	4323	4325	4328
4334	4340	4376	4378	4381	4387	4393	4429	4431	4434	4440	4446	4483	4485	4488
4495	4500	4540	4544	4546	4549	4554	4559	4598	4601	4604	4606	4609	4611	4653
4656	4659	4661	4664	4666	4709	4714	4722	4724	4727	4730	4768	4777	4780	4783
4786	4788	4791	4796	4837	4846	4849	4852	4855	4857	4860	4865	4904	4907	4910
4912	4915	4917	4952	4955	4958	4960	4963	4965	5005	5008	5010	5013	5015	5072
5074	5077	5080	5083	5085	5088	5095	5116	5137	5160	5163	5166	5169	5175	5179
5195	5224	5229	5234	5237	5239	5242	5244	5295	5299	5306	5312	5315	5321	5324
5329	5383	5385	5388	5391	5394	5396	5399	5401	5417	5452	5454	5457	5464	5492
5494	5496	5499	5507	5545	5547	5549	5552	5560	5565	5602	5604	5606	5609	5617
5622	5659	5661	5663	5666	5674	5679	5716	5718	5720	5723	5731	5736	5773	5775
5777	5780	5788	5793	5830	5832	5834	5837	5845	5850	5898	5900	5902	5905	5908
5911	5914	5916	5919	5921	5980	5983	5985	5988	5993	6042	6044	6046	6049	6051
6054	6062	6065	6067	6081	6100	6103	6109	6153	6155	6157	6160	6162	6165	6173
6176	6178	6192	6211	6214	6220	6264	6266	6268	6271	6273	6276	6284	6287	6289
6303	6322	6325	6331	6375	6377	6379	6382	6384	6387	6395	6398	6400	6414	6433
6436	6442	6488	6490	6492	6495	6497	6500	6503	6509	6512	6514	6529	6550	6553
6558	6602	6604	6606	6609	6611	6614	6617	6623	6626	6628	6643	6664	6667	6672
6716	6718	6720	6723	6725	6728	6731	6737	6740	6742	6757	6778	6781	6786	6830
6832	6834	6837	6839	6842	6845	6851	6854	6856	6871	6892	6895	6900	6936	6939
6951	6999	7001	7013	7015	7018	7021	7096	7098	7111	7115	7117	7120	7123	7199
7201	7206	7209	7221	7292	7294	7299	7304	7308	7311	7322	7394	7396	7401	7404
7411	7414	7426	7509	7510	7591	7668	7673	7857	8026	8073	8108	8168	8206	8379
8381	8383	8385	8387	8389	8391	8393	8394	8395	8397	8399	8401	8403	8405	8452
8549	8569	8704	8770	8771	8778	8813	8823	8844	8845	8859	8869	8870	8900	8901
8934	8935	8940	8951	8952	8955	8956	8986	8987	8993	8994	9000			

000000

ERRORS DETECTED: 0

G06

MAINDEC-11-DRLPG-A MACY11 27(654) 15-DEC-77 08:29 PAGE 261
DRLPG.P11

SEQ 0278

*DRLPG,DRLPG/SOL/CRF=DRLPA.MAC,DRLPG
RUN-TIME: 47 42 5 SECONDS
CORE USED: 47K