

RH70/RS03

MAINT MODE DIAGNOSTIC
MD-11-DERSC-B

EP-DERSC-B-DL-A
COPYRIGHT © 1976
FICHE 1 OF 1

NOV 1976
digital
MADE IN US

.REM %

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DERSC-B-0
PRODUCT NAME: RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
DATE CREATED: AUGUST-1976
MAINTAINER: DIAGNOSTIC GROUP
AUTHORS: STANLEY HARACKIEWICZ

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITAL'S COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1974, 1975, 1976 DIGITAL EQUIPMENT CORP., MAYNARD, MASS.

C01

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
TABLE OF CONTENTS

PAGE 2

CONTENTS

1. ABSTRACT
- 1.1 DESIGN PHILOSOPHY
2. REQUIREMENTS
- 2.1 EQUIPMENT
- 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
4. STARTING PROCEDURE
- 4.1 CONTROL SWITCH SETTINGS
- 4.2 STARTING ADDRESS
- 4.3 PROGRAM AND/OR OPERATING PROCEDURE
5. OPERATIONAL SWITCH SETTINGS
- 5.1 SUBROUTINE ABSTRACT
6. ERRORS
7. RESTRICTIONS
8. MISCELLANEOUS
- 8.1 EXECUTION TIME
- 8.2 STACK POINTER
9. TEST DESCRIPTION

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 3

100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155

1. ABSTRACT

THIS DIAGNOSTIC WILL LET THE OPERATOR SELECT ONE OF TWO MODES OF OPERATION. THE OPERATOR MAY SELECT WHICH DRIVE HE WANTS TESTED OR HE CAN LET THE PROGRAM SEQUENCE THROUGH ALL THE DRIVES ON THE SYSTEM.

THE FIRST PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE REGISTERS ASSOCIATED WITH THE DRIVE UNDER TEST. THE PROGRAM WILL ALSO TEST THE RH CONTROLLER REGISTERS TO CONFIRM THAT, FOR THE MOST PART, THE CONTROLLER IS WORKING CORRECTLY.

THE SECOND PART OF THIS DIAGNOSTIC WILL TEST THE DRIVE IN "MAINTENANCE MODE".

THE RS03 HAS BEEN DESIGNED WITH BUILT-IN TEST CAPABILITIES. THIS "MAINTENANCE MODE" TEST CAPABILITY ISOLATES THE DIGITAL ELECTRONICS FROM THE ANALOG AND ALLOWS INDEPENDENT TESTING OF THE DIGITAL LOGIC. THEREFORE, FAILURES LOCATED ENTIRELY IN THE LOGIC CAN BE SEPARATED FROM FAILURES OCCURRING IN THE ANALOG ELECTRONICS OR THE HEAD/DISK SUBASSEMBLY.

1.1 DESIGN PHILOSOPHY

BY SETTING BIT 00 IN THE MAINTENANCE REGISTER, THE MAINTENANCE MODE LOGIC IS ENABLED, AND THE REMAINING READ/WRITE BITS IN THE MAINTENANCE REGISTER ARE SUBSTITUTED FOR THE CORRESPONDING SIGNALS NORMALLY ORIGINATING FROM THE HEAD/DISK SUBASSEMBLY. THE READ-ONLY BITS IN THE MAINTENANCE REGISTER REFLECT THE STATES OF MAJOR SIGNALS DURING DRIVE OPERATION. BY SETTING AND CLEARING THE READ/WRITE BITS IN PREDETERMINED SEQUENCES AND SIMULTANEOUSLY MONITORING THE READ-ONLY BITS, IT IS POSSIBLE TO VERIFY THE OPERATION OF ALL OF THE DRIVE'S LOGIC. THIS INCLUDES ALL DRIVE TIMING AS WELL AS THE LOGIC ASSOCIATED WITH READING AND WRITING DATA.

--CAUTION--

A THOROUGH UNDERSTANDING OF THE RS03 LOGIC IS REQUIRED TO UTILIZE THIS DIAGNOSTIC EFFECTIVELY. REFER TO SECTIONS 2 AND 3 OF THE "RS03 DECDISK SERVICE MANUAL" (DEC-00-HRS3A-A-0) FOR DESCRIPTIONS OF THE DRIVE LOGIC.

2. REQUIREMENTS

2.1 EQUIPMENT

MAINDEC-II-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 5

E01

156
157
PDP-11 WITH A MINIMUM OF 8K OF MEMORY AND AN RH11 CONTROLLER WITH A
RS03 DISK.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 4

158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213

2.3 PRELIMINARY PROGRAMS

NONE

3. LOADING PROCEDURE

USE STANDARD PROCEDURE FOR ABS TAPES.

4. STARTING PROCEDURE

4.1 CONTR - SWITCH SETTINGS

SEE SECTION 5 (ALL DOWN FOR WORST CASE TESTING)

4.2 STARTING ADDRESSES

4.3 PROGRAM AND/OR OPERATOR ACTION

LOAD PROGRAM INTO MEMORY USING ABS LOADER.

STARTING ADDRESSES

1. STARTING ADDRESS 200

A. SET SWITCHES (SEE SECTION 5)

B. PRESS START

C. THE PROGRAM WILL TYPE:

TEST ALL DRIVES? (Y OR N)

D. IF THE OPERATOR TYPES "?" THE PROGRAM WILL TEST ALL
RS03 DRIVES ON THE SYSTEM

E. IF THE OPERATOR TYPES "N" THE PROGRAM WILL TYPE

TYPE UNIT #

THE PROGRAM WILL ONLY TEST THAT DRIVE. THE PROGRAM
WILL THEN TYPE:

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 7

G01

"ALL ERROR LIGHTS ON SELECTED UNIT SHOULD
BE ON - CHECK - THEN HIT CONT"

214
215

216 MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC PAGE 5
217 DESCRIPTION

219
220 THE OPERATOR SHOULD CHECK THESE LIGHTS TO MAKE SURE
221 THAT THEY ARE ALL ON - THEN HIT CONTINUE. THE PROGRAM
222 WILL THEN START TESTING THE UNIT THAT WAS SELECTED.

223 2. STARTING ADDRESS 220

- 224
225 A. SET SWITCHES (SEE SECTION 5)
226
227 B. PRESS START
228
229 C. THE PROGRAM WILL THEN TEST ALL RS03 DRIVES ON THE
230 SYSTEM.
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271

5. OPERATIONAL SWITCH SETTINGS

SWITCH SETTINGS ARE:

SW<15> = 1 HALT ON ERROR
SW<14> = 1 LOOP ON TEST
SW<13> = 1 INHIBIT TIMEOUTS
SW<12> = 1 TIMEOUT ALL ERRORS IN DATA COMPARE ROUTINE
SW<11> = 1 RUN MAINTENANCE MODE VERIFY TEST
SW<10> = 1 BELL ON ERROR
SW<09> = 0 BELL ON PASS COMPLETE
SW<08> = 1 LOOP ON ERROR
SW<07> = 1 LOOP ON TEST IN SW<7:0>

5.1 SUBROUTINE ABSTRACTS

THIS PROGRAM USES TRAP INSTRUCTIONS TO EXECUTE CLOCKING AND REGISTER CHECKING. THE TRAP INSTRUCTIONS THAT WE USED, ARE LISTED BELOW WITH A BRIEF DESCRIPTION OF WHAT EACH ONE DOES.

5.1.1 CLRDK

TRAPS TO A TAG CALLED ".CLRDK". THIS ROUTINE CLEARS ALL REGISTERS BY SETTING THE "CLEAR BIT" IN RSCS2. (MOV#40,2RHCS2) THE NUMBER OF THE UNIT UNDER TEST IS THEN RELOADED INTO RSCS2 AND THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE CLRDK INSTRUCTION.

5.1.2 MRDM0

TRAPS TO A TAG CALLED ".MRDM0". THIS ROUTINE PUTS THE DRIVE INTO MAINTENANCE MODE BY LOADING #000001 INTO RSMR AND THEN RETURNS TO THE

MAINDEC-11-DERSC-B
DERSCB.P11

101
RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 9

272

NEXT INSTRUCTION FOLLOWING THE MRDMD INSTRUCTION.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 6

273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328

5.1.3 MRINT

TRAPS TO A TAG CALLED ".MRINT". CLOCKS THE MAINTENANCE REGISTER TWICE WITH AN 11 AND A 1 AND RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRINT INSTRUCTION.

5.1.4 MRIND

TRAPS TO A TAG CALLED ".MRIND". CLOCKS AN INDEX PULSE INTO THE MAINTENANCE REGISTER THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRIND INSTRUCTION.

5.1.5 MRCLK

TRAPS TO A TAG CALLED ".MRCLK". CLOCKS THE MAINTENANCE REGISTER WITH AN 11 AND A 1, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MRCLK INSTRUCTION.

5.1.6 MRCK

TRAPS TO A TAG CALLED ".MRCK". THIS ROUTINE CHECKS THE MAINTENANCE REGISTER TO EQUAL THE VALUE FOLLOWING THE MRCK INSTRUCTION. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE CORRECT VALUE AND PRINTS OUT THE ERROR. IF THE MAINTENANCE REGISTER IS CORRECT, THE PROGRAM RETURNS TO THE INSTRUCTION FOLLOWING THE "HLT" INSTRUCTION.

5.1.7 DSCK

TRAPS TO A TAG CALLED ".DSCK". THIS ROUTINE CHECKS THE DRIVE STATUS REGISTER AND WORKS THE SAME WAY AS THE MRCK ROUTINE.

5.1.8 XBIT

TRAPS TO A TAG CALLED ".XBIT". THIS ROUTINE GETS ONE DATA BIT THAT IS CURRENTLY BEING WRITTEN FROM THE DATA BUFFER IN CORE AND STORES IT IN A LOCATION CALLED NOWOD. THE PREVIOUS CONTENTS OF NOWOD IS STORED IN LASTOD. THIS INFORMATION IS USED BY THE CLKD1 AND CLKD0 ROUTINES TO DETERMINE THE CORRECT STATE OF THE MWD8 (BIT 12) BIT IN RSMR WHEN WRITING. THIS ROUTINE MAKES BITS 16 AND 17 OF EACH DATA WORD (RS03 WRITES 18 BIT WORDS) EQUAL ZERO. THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE XBIT INSTRUCTION.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION PAGE 7

5.1.9 CLKD1 AND CLKD0

TRAPS TO LOCATIONS ".CLKD1" AND ".CLKD0". THESE TWO ROUTINES USE THE DATA BITS RECEIVED FROM THE XBIT ROUTINE TO DETERMINE THE CORRECT STATE OF MWD8 (BIT 12) IN RSMR WHEN WRITING. THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW, SB AND LSR BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE "HLT."

5.1.10 RBIT

TRAPS TO A TAG CALLED ".RBIT". THIS ROUTINE GETS THE ONE DATA BIT THAT ARE CURRENTLY BEING "READ" FROM THE DISK FROM THE INBUF DATA TABLE IN CORE AND STORES THAT BIT IN A LOCATION CALLED MWD0. THE PROGRAM THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE RBIT INSTRUCTION.

5.1.11 CLKR1 AND CLKR0

TRAPS TO LOCATIONS ".CLKR1" AND ".CLKR0". THESE TWO ROUTINES USING THE DATA BITS RECEIVED FROM THE RBIT ROUTINE SET AND CLEAR THE MWD8 (BIT 2) BIT IN RSMR IN THE PROPER SEQUENCE CORRESPONDING TO THE DATA PATTERN WHICH IS BEING "READ". THESE ROUTINES ALSO CALCULATE THE CORRECT STATES OF THE CRCW AND SB BITS IN RSMR AND DOES A COMPARE FOR THE CORRECT ANSWER. IF THE MAINTENANCE REGISTER DOES NOT COMPARE, THE PROGRAM RETURNS TO THE "HLT" INSTRUCTION FOLLOWING THE TRAP AND TYPES OUT THE ERROR. IF THE MAINTENANCE REGISTER WAS CORRECT, THE PROGRAM RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE HLT.

5.1.12 MCLK1

TRAPS TO A TAG CALLED ".MCLK1". THIS ROUTINECLOCKS THE MAINTENANCE REGISTER BY MOVING A 11 INTO RSMR. UPDATES THE CLOCK COUNTER AND THEN RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLK1 INSTRUCTION.

5.1.13 MCLK0

TRAPS TO A TAG CALLED ".MCLK0". THIS ROUTINECLOCKS THE MAINTENANCE REGISTER BY MOVING A 1 INTO RSMR. RETURNS TO THE NEXT INSTRUCTION FOLLOWING THE MCLK0 INSTRUCTION.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 8

5.1.14 MCLKB

TRAPS TO A TAG CALLED ".MCLKB". CLOCKS THE MAINTENANCE REGISTER WITH
A 1 AND A 11, UPDATES THE CLOCK COUNTER, AND THEN RETURNS TO THE NEXT
INSTRUCTION FOLLOWING THE MCLKB INSTRUCTION.

5.1.15 SCOPE

THIS SUBROUTINE CALL IS PLACED BETWEEN EACH SUBTEST IN THE INSTRUCTION
SECTION. IT RECORDS THE STARTING ADDRESS OF EACH SUBTEST AS IT IS
BEING ENTERED IN LOCATION "LAD". IF A SCOPE LOOP IS REQUESTED, THE
CURRENT SUBTEST WILL BE LOODED UPON. THE CONTENTS OF LAD MAY BE USED
TO DETERMINE THE LAST SUBTEST SUCCESSFULLY COMPLETED.

5.1.16 HLT

THIS ROUTINE PRINTS OUT AN ERROR MESSAGE (SEE 6.1). TO INHIBIT
TYPEOUTS, PUT SW<13> ON A 1.

5.1.17 TRAPCATCHER

A ".+2" - "HALT" SEQUENCE IS REPEATED FROM 0 - 776 TO CATCH ANY
UNEXPECTED TRAPS. THUS ANY UNEXPECTED TRAPS OR INTERRUPTS WILL HALT AT
THE VECTOR + 2.

6. ERRORS

6.1 ERROR PRINTOUT

THE FORMAT IS AS FOLLOWS:

ADR CS1 = ----- CS2 = ----- ER = -----
GOOD = ----- BAD = -----

WHERE:

CS1, CS2, ER ETC.	= RH11/RS03 REGISTERS.
GOOD	= EXPECTED DATA.
BAD	= DATA RECEIVED.

TO FIND THE FAILING TEST, LOOK AT THE LISTING ABOVE THE ADDRESS TYPED.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 9

6.2 ERROR RECOVERY

RESTART AT 200 OR AT 220

7. RESTRICTIONS

NONE

8. MISCELLANEOUS

8.1 EXECUTION TIME

A BELL WILL RING WITHIN ONE AND A HALF MINUTES WITH ALL SWITCHES DOWN.

8.2 STACK POINTER

STACK IS INITIALLY SET TO 500

9. TEST DESCRIPTION

1. TEST FOR ONLINE DRIVES

SET ERROR BITS IN RSER. THIS CAUSES ATTENTION SUMMARY BITS TO SET IN RSAS. DO FOR ALL DRIVES. RSAS HAS NOT YET BEEN TESTED. SO IN THE CASE OF NO BITS IN RSAS SETTING, DRIVE 0 IS TESTED.

2. RESET TEST FOR REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB, AND RSMR. DO A RESET AND TEST ALL R/W BITS TO BE CLEARED.

3. SET AND CLEAR ALL REGISTERS

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC, RSDB AND RSMR AND TEST. SET ALTERNATE BITS AND CHECK TO MAKE SURE BITS ARE NOT TIED TOGETHER. NOW SET ALL BITS AND CLEAR THEM TO MAKE SURE ALL CAN BE CLEARED ONCE SET.

4. TEST "CLEAR BIT" IN RSCS2

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 14

496
497

SET ALL R/W BITS IN RSCS1, RSCS2, RSBA, RSDA, RSER, RSWC
RSDB, AND RSMR. SET CLEAR BIT IN RSCS2. NOW TEST ALL R/W

498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553

MAINDEC-11-DERSC-B RH11-RSD3 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 10

BITS FOR 0 IN ALL THE ABOVE REGISTERS.

5. LOAD RSD8 WITH ALL ONES AND ALL ZEROS

LOAD RSD8 WITH A WORD OF ZEROS AND A WORD OF ONES. WAIT FOR "OR" TO SET AND THEN CHECK OUTPUT OF SILO. IF OR DID NOT SET ERROR MESSAGE APPEARS.

6. TEST PROGRAM INTERRUPT

THE PROGRAM FORCES A INTERRUPT BY MOVING A 300 INTO RSCS1.

7. MAINTENANCE TIMING TEST

THE FOLLOWING TEST ON THE RSD3 DISK IS A SINGLE-STEPPED MAINTENANCE MODE TEST ON THE RSD3 TIMING LOGIC. THE ACTUAL DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER, I.E. THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE TIMING LOGIC. WE ARE TESTING THE ENTIRE "TIMING TRACK", INDEX PULSE FUNCTION, RESYNC AREA, SECTOR COUNTER, ETC.

- PUT DRIVE INTO MAINTENANCE MODE.
- ASSERT INDEX PULSE TO INITIALIZE DRIVE TIMING LOGIC.
- INDEX PULSE SHOULD CLEAR LOOK-AHEAD REGISTER.
- CLOCK TIMING TO STEP THROUGH RESYNC PERIOD.
- CHECK FOR SECTOR PULSE.
- PERFORM MAINTENANCE CLOCK OPERATION TO CHECK FOR 64 SECTOR PULSES.
- THE LOOK-AHEAD REGISTER SHOULD NOW POINT TO THE CURRENT SECTOR.
- REPEAT STEPS TO CLOCK THROUGH ALL THE SECTORS TO CHECK SECTOR COUNT.

8. SECTOR FRACTION TEST

CLOCK THROUGH AN ENTIRE TRACK IN MAINTENANCE MODE WHILE CHECKING FOR THE PROPER OPERATION OF THE LOOK-AHEAD REGISTER AND THE SECTOR FRACTION COUNTER.

- INITIALIZE DRIVE AND STEP THROUGH RESYNC AREA.
- CHECK FOR SECTOR PULSE.
- LOOK-AHEAD REGISTER SHOULD = 0.
- STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA AREA WHILE CHECKING THE SECTOR FRACTION.
- CHECK FRACTIONS TO CHANGE AFTER THE CORRECT NUMBER OF MAINTENANCECLOCKS.

WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK -- HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOOKED. RSLA

CO2

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-REC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 16

554

SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 11

9. DISK ILLEGAL FUNCTION TEST

TEST ILLEGAL FUNCTION (ILF) IN RSER. SEND AN ILLEGAL FUNCTION CODE TO THE DRIVE CONTROL REGISTER WITHOUT SETTING THE GO BIT. THE "ILF" BIT SHOULD NOT BE SET. THE "GO" BIT IS THEN SET. A CHECK IS THEN MADE FOR "ATA" AND "ERR" TO BE SET IN THE DRIVE STATUS REGISTER (RS05) AND "ILF" IN THE DRIVE ERROR REGISTER (RSER). ALL ILLEGAL FUNCTION CODES ARE CHECKED.

10. TEST THE DRIVE NO-OP CODES 1 AND 21

THIS IS TESTED WITH AND WITHOUT ERRORS BEING SET TO PROVE THAT IT DOESN'T CHANGE ANYTHING.

11. DRIVE SEARCH TEST 1

A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3. (SECTOR 41, IF SECTOR INTERLEAVING IS ENABLED) THE POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT (DRY) IN THE DRIVE STATUS REGISTER (RS05) ARE CHECKED. THE ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

12. DRIVE SEARCH TEST 2

THIS TEST INITIALIZES A DRIVE SEARCH FUNCTION FOR SECTOR 0 WHEN THE DRIVE IS CURRENTLY AT THE DESIRED SECTOR. THE SEARCH FUNCTION SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION AND REACHES THE BEGINNING OF THE DESIRED SECTOR.

13. REGISTER MODIFICATION REFUSED TEST

RMR IN THE DRIVE ERROR REGISTER (RSER) SHOULD SET BY TRYING TO MODIFY ONE OF THREE DRIVE REGISTERS WHILE THE DRIVE IS BUSY DURING A DRIVE SEARCH FUNCTION.

1. RSCSI
2. RSDA
3. RSER

TEST THAT RMR DOES NOT SET WHEN MODIFYING THE ATTENTION SUMMARY REGISTER (RSAS).

14. DRIVE SELECT TEST

THE PROGRAM LOADS A DRIVE REGISTER OF THE DRIVE UNDER TEST, TO ALL ONES. THE PROGRAM THEN FINDS A NON-EXISTENT DRIVE AND TRIES TO LOAD ITS REGISTER WITH ALTERNATE ONES AND ZEROS. THIS SHOULD CAUSE "NED" TO SET IN RSCS2. THE PROGRAM RE-SELECTS THE DRIVE UNDER TEST AND CHECKS ITS REGISTER TO SEE IF IT WAS MODIFIED. IT SHOULD CONTAIN ALL ONES.

MAINDEC-11-DERSC-B
DERSC8.P11

RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 18

E02

611
612

15. MAINTENANCE WRITE TEST

613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 12

THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES IS CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT THE END OF THE SECTOR. INDEX PULSES, RESYNC, TIMING PREAMBLE, AND SECTOR PULSES ARE ALSO CHECKED.

16. MAINTENANCE READ TEST

THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR READ TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE DISK DECODING LOGIC TO CORE MEMORY. (THE PHASE LOCK LOOP IS NOT TESTED IN MAINTENANCE MODE.)

17. MAINTENANCE MODE DATA WRITE CHECK TEST

A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION. WITHIN THE RS03, A WRITE CHECK FUNCTION IS IDENTICAL TO A READ FUNCTION.

18. MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

THE RS03 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC WORD. THE CORRESPONDING CRC WORD IS THEN "READ", RESULTING IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL 16 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.

19. MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ". THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16 TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A DCK ERROR.

20. IGNORE FUNCTION TEST

PUT THE DISK IN MAINTENANCE MODE AND SET ERROR CONDITIONS IN THE DRIVE ERROR REGISTER (RSER). TRY TO START A READ TRANSFER. THE "GO" BIT IN RSCS1 SHOULD NOT SET. MISSED TRANSFER ERROR (MFE) SHOULD SET IN RSCS2 WHICH IN TURN SHOULD CAUSE "TRE" AND "SC" TO SET IN RSCS1.

21. INVALID ADDRESS TEST

FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 20

G02

669
670

RSCSI WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE
DRIVE STATUS REGISTER (RSDS) AND "TRE" AND "SC" TO SET IN THE

MAINDEC-11-DERSC-B RH11-RS03 BASIC FUNCTION DIAGNOSTIC
DESCRIPTION

PAGE 13

CONTROL REGISTER (RSCS1).

22. DISK OPERATION INCOMPLETE (OPI) ERROR TEST

PUT DISK IN MAINTENANCE MODE AND START A READ COMMAND. THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE ROTATION OF THIS DISK SURFACE. THE THIRD INDEX PULSE SHOULD CAUSE OPERATION INCOMPLETE (OPI) TO SET IN THE DRIVE ERROR REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSOS).

23. PARITY ERROR TEST

SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSAS AND 'SC' TO SET IN RSCS1.

24. MAINTENANCE MODE INTERRUPT TEST

IN THIS TEST THE INTERRUPT ENABLE (I.E.) BIT IS SET. A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMR" ERROR IS THEN CAUSED WHILE THE FIRST SECTOR IS BEING WRITTEN. WHEN THE FUNCTION IS COMPLETED, THE DRIVE SHOULD INTERRUPT.

25. DISK ADDRESS OVERFLOW (AOE) TEST

SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77 TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER (LBT) BIT TO SET IN THE RSOS REGISTER.

26. MAINTENANCE VERIFY TEST

THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT WILL WRITE ONE TRACK OF ALL ONES. THE DRIVE IS THEN PLACED IN MAINTENANCE MODE AND IT WILL THEN WRITE ONE SECTOR OF THE SAME TRACK WITH ALL ZEROS. THE DRIVE IS THEN TAKEN OUT OF "MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK SHOULD CONTAIN ALL ONES.

;TITLE MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
;COPYRIGHT 1974, 1975, 1976 DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
;PROGRAM BY STANLEY HARACKIEWICZ

	SWITCH	USE
	SW15= 100000	-----
	SW14= 40000	;HALT ON ERROR ;LOOP ON TEST

100000
040000

727 020000 SW13= 20000 ;INHIBIT ERROR TYPEOUTS
728 010000 SW12= 10000 ;TYPEOUT ALL ERRORS IN DATA COMPARE ROUTINE
729 004000 SW11= 4000 ;RUN MAINTENANCE MODE VERIFY TEST
730 002000 SW10= 2000 ;0 - BELL ON PASS COMPLETE
731 . = SW9= 1000 ;1 - BELL ON ERROR
732 001000 SW8= 400 ;LOOP ON ERROR
733 000400 . = 0 ;LOOP ON TEST IN SW<7:0>
734 000000 200 ;TRAP CATCHER FROM 0 - 776
735 000200 JMP @@BEGIN1
736 000200 000137 000232 . = 220
737 000220 052767 000100 000720 BEGIN2. JMP @@BEGIN
738 000226 000137 001236 BIS #BIT6,FLAG3 ;TEST ALL DRIVES
740 000232 042767 000100 000706 BEGIN1: BIC #BIT6,FLAG3 ;CLEAR MULTI DRIVE FLAG
742 000240 000772 BR BEGIN2
744
745

746
747 000001 N= 1 ;INITIALIZE FOR NEWTST
748 104000 HLT= EMT ;SET HLT TO EMT FOR ERROR TYPEOUTS
749 177776 PS= 177775 ;PROCESSOR STATUS
750 177776 PSW= PS ;PROCESSOR STATUS WORD
751 177570 SWR= 177570 ;SWITCH REGISTER
752 177570 DISPLAY=SWR ;DISPLAY REGISTER
753 000007 BELL= 7 ;BELL
754 000000 R0= %0 ;R0 - DEFINE REGISTERS
755 000001 R1= %1 ;R1
756 000002 R2= %2 ;R2
757 000003 R3= %3 ;R3
758 000004 R4= %4 ;R4
759 000005 R5= %5 ;R5
760 000006 SP= %6 ;R6 - STACK POINTER
761 000007 PC= %7 ;R7 - PROGRAM COUNTER
762 000001 BIT0= 1 ;BIT EQUATES
763 000002 BIT1= 2
764 000004 BIT2= 4
765 000010 BIT3= 10
766 000020 BIT4= 20
767 000040 BIT5= 40
768 000100 BIT6= 100
769 000200 BIT7= 200
770 000400 BIT8= 400
771 001000 BIT9= 1000
772 002000 BIT10= 2000
773 004000 BIT11= 4000
774 010000 BIT12= 10000
775 020000 BIT13= 20000
776 040000 BIT14= 40000
777 100000 BIT15= 100000
778 000001 GOOD= %1 ;FOR GOOD DATA
779 000000 BAD= %0 ;FOR BAD DATA
780

781 001000 .= 1000
 782
 783 001000 000000 ICNT: 0 ;LH = ITERATION COUNT ;RH = TEST NO.
 784 001002 000000 ERRORS: 0 ;ERROR COUNT
 785 001004 000000 0C0000 PCNT: 0,0 ;2 WORD PASS COUNT
 786 001010 000000 LAD: 0 ;LOOP ADDRESS FOR SCOPE
 787 001012 000000 HLTADR: 0 ;ADDRESS OF LAST HLT INSTRUCTION EXECUTED
 788 001014 001000 FILCHR: 1000 ;FILCHR=0 (CHAR) ;FILCHR+1=2 (COUNT)
 789 001016 177564 TPS: 177564 ;OUTPUT STATUS REGISTER
 790 001020 177566 TPB: 177566 ;OUTPUT BUFFER
 791
 792 001100 .= 1100
 793
 794 ;DISK I/O REGISTERS
 795
 796 001100 172040 RSCS1: 172040 ;DISK CONTROL + STATUS REGISTER
 797 001102 172050 RSCS2: 172050 ;DISK CONTROL + STATUS REGISTER
 798 001104 172042 RSAC: 172042 ;WORD COUNT REGISTER
 799 001106 172044 RSBA: 172044 ;BUS ADDRESS
 800 001110 172046 RSDA: 172046 ;DISK ADDRESS (DESIRED ADDRESS)
 801 001112 172052 RSOS: 172052 ;DRIVE STATUS
 802 001114 172054 RSER: 172054 ;ERROR REG.
 803 001116 172056 RSAS: 172056 ;ATTENTION SUMMARY
 804 001120 172060 RSLA: 172060 ;LOOK AHEAD
 805 001122 172062 RSDB: 172062 ;DATA BUFFER REGISTER
 806 001124 172064 RSMR: 172064 ;MAINTENANCE REGISTER
 807 001126 172066 RSDT: 172066 ;DRIVE TYPE REGISTER
 808 001130 000204 RSVEC: 204 ;INTERRUPT VECTOR
 809 001132 000206 RSVCP5: 205 ;INTERRUPT PRIO. VECTOR
 810 001134 172041 RSCS1B: 172041 ;ODD BYTE ADD FOR CS1
 811 001136 172051 RSCS2B: 172051 ;ODD BYTE ADD FOR CS2
 812 001140 172043 RSWCB: 172043 ;ODD BYTE ADD FOR CW
 813 001142 172045 RSBAB: 172045 ;ODD BYTE ADD FOR BA
 814

815 ;BIT ASSIGNMENTS FOR ERROR TYPEOUTS
816 ;THE RS REGISTERS ARE DIVIDED INTO 3 GROUPS.
817 ;CS1,CS2 AND ER ARE IN THE FIRST GROUP. THIS GROUP IS ALWAYS
818 ;TYPED WITH EITHER OF THE OTHER GROUPS. AS,BA,DA, WC AND DS
819 ;ARE IN THE SECOND GROUP. DT, DB, MR AND LA ARE IN THE 3RD
820 ;GROUP. YOU CAN NOT INTERMIX GROUP 2 OR 3. THEY HAVE
821 ;TO BE TYPED SEPERATELY.
822 ;EXAMPLE: HLT !CS1!AS!BA
823 ; HLT !CS1!DT!DB

824
825 000001 CS1=1 ;CONTROL AND STATUS 1
826 000002 ER=2 ;CONTROL AND STATUS 2
827 000004 DA=4 ;DESIRED ADD
828 000010 WC=10 ;WORD COUNT
829 000020 BA=20 ;BUS ADDRESS
830 000040 DS=40 ;DRIVE STATUS
831 000100 AS=100 ;ATTENTION SUMMARY
832 000200 CS2=200 ;CONTROL AND STATUS REG
833 000204 LA=204 ;LOOK AHEAD
834 000210 DB=210 ;DATA BUFFER
835 000220 MR=220 ;MAINTENANCE
836 000240 DT=240 ;DRIVE TYPE

;BIT ASSIGNMENTS FOR THE REGISTER BITS

837
838
839
840 040000 TRE=40000 ;TRANSFER ERROR CS1
841 100000 SC=100000 ;SPECIAL CONDITIONS CS1
842 000100 IR=100 ;INPUT READY CS2
843 000200 OR=200 ;OUTPUT READY CS2
844 002000 PGE=2000 ;PROGRAM ERROR-CS2
845 010000 NED=10000 ;NON-EXISTENT DRIVE CS2
846 040000 WCE=40000 ;WRITE CHECK ERROR-CS2
847 100000 DLT=100000 ;DATA LATE ERROR CS2
848 000200 DRY=200 ;DRIVE READY DS
849 020000 PIP=20000 ;POSITIONING IN PROGRESS DS
850 002000 LBT=2000 ;LAST BLOCK TRANSFER-DS
851 040000 ERR=40000 ;ERROR DS
852 100000 ATA=100000 ;ATTENTION ACTIVE-DS
853 001000 DAO=1000 ;DISK OVERFLOW ERROR-ER
854 100000 DCK=100000 ;DATA CHECK ERROR-ER
855 000010 BAI=10 ;BUS ADDR INCREMENT INHIBIT
856 000100 IE=100 ;INTERRUPT INABLE CS1

857
858
859 001144 000000
860 001146 000000
861 001150 000000
862 001152 000000
863 001154 000000
864 001156 000000
865 001160 000000
866 001162 000000
867 001164 000000
868 001166 000000
869 001170 000000
870 001172 000000
871 172100 000000
872 001174 000000
873 001176 000000
874 001202 000000
875 001204 000000
876 001206 000000
877 001210 000000
878 001212 000000
879 001214 000000
880 001216 000000
881 001220 000000
882 001222 000000
883 001224 000000
884 001226 000000
885 001230 000000
886 001232 000000
887 001234 000000

,WORKING LOCATIONS

FLAG2: 0 ;SECOND FLAG WORD
FLAG3: 0 ;3RD FLAG WD
LSTEV: 0 ;LAST EVEN BIT TRANSFERED
LSTOD: 0 ;LAST ODD BIT TRANSFERED
NOWEV: 0 ;PRESENT EVEN BIT BEING XFERED
NOWOD: 0 ;PRESENT ODD BIT BEING XFERED
RSU: 0 ;SAME
UNNUM: 0 ;UNIT CURRENTLY BEING TESTED
UNITSV: 0 ;SET BIT=UNIT ON BUS
UNCMP: 0 ;FOR COMPARING FOR \$ OF DEVICE
ONCEE: 0 ;DID WE TEST ANY DRIVES
TIMSV: 0 ;SAVE LOC FOR TIME
MPRO=172100 ;PARITY REG
SAVEE: 0 ;WORK LOC
MCCNT: 0,0 ;MAINT CLOCK COUNT
WCRC: 0 ;WORK LOC FOR CREATING CRC WORD
REPT: 0 ;REPEAT COUNTER
REPT1: 0 ;REPEAT COUNTER
CLKCNT: 0 ;CLOCK COUNTER FOR EACH WORD
INBIT: 0 ;USED IN CRC CAL ROUTINE
WK15: J ;USED IN CRC CAL ROUTINE
WORK: 0
WORK0: 0
WORK1: 0
WORK2: 0
WORK3: 0
WORK4: 0
WORK5: 0
WORK6: 0

888 ;DISCRIPTION OF BITS IN LOCATION ONCEE
889
890 :BIT0 MEANS FOUND DRIVE
891 :BIT1 ERROR DO NOT CHANGE ILLEGAL FUNCTION
892 :BIT2 ERROR FLAG
893 :BIT3 TESTING CODE 21 FLAG
894 :BITS TIMEOUT CLOCK COUNT
895 :BIT6 1ST TRANSFER WORD FLAG
896 :BIT7 WRITTING LAST WORD OF SECOTR
897 :BIT8 TRANSFERRING CRC WORD
898 :BIT9 FOR INTERLEAVED DRIVES
899 :BIT10 1ST TIME FLAG IN SECTOR FRACTION TEST
900 :BIT11 DO TKSEL TEST
901 :BIT12 TYPE COULD NOT FIND NED ONLY ONCE
902 :BIT13 TYPE NO MEM ON B PORT ONLY ONCE
903 :BIT14 0- DO WCE WITH 0 -1 DO WCE WITH 1
904 :BIT15 MEANS ERROR FOUND
905
906 ;DISCRIPTION OF BITS IN LOCATION FLAG2
907
908 :BIT0 SWITCH FOR RWCLK IN MR REG
909 :BIT1 MAINTENANCE MODE VERIFY TEST
910 :BIT2 IN WRITE CK TEST FOR CLKRI ROUTINE
911 :BIT3 DONE 1ST CRC WD IN CRC TEST
912 :BIT4 1ST TIME THROUGH IN CRC TEST
913 :BIT5 .. CRC TEST
914 :BIT7 DOING FIRST XFER WD IN XBIT
915 :BIT8 XFER DATA BITS 16 AND 17 IN XBIT ROUTINE
916 :BIT9 SAME
917 :BIT10 XFER CRC BITS 16 AND 17 IN XBIT ROUTINE
918 :BIT11 USED IN RBIT ROUTINE FOR DATA BITS 17 AND 16

919	001236	012706	000500		BEGIN:	MUV	#500, SP	SET STACK TO *** 500 ***
920	001242	012737	025066	000024		MOV	#POWER, #24	SET UP PF VECTOR
921	001250	012737	000340	000026		MOV	#340, #26	LOCK OUT THE WORLD
922	001256	012737	024516	000030		MOV	#HLT, #30	SET EMT VECTOR
923	001264	012737	000340	000032		MOV	#340, #32	LOCK UP
924	001272	012737	025470	000034		MOV	#TRAP, #34	SET TRAP VECTOR
925	001300	012737	000340	000036		MOV	#340, #36	LOCK UP
926	001306	005067	177466			CLR	ICNT	INIT ICNT
927	001312	005067	177472			CLR	LAD	INIT LAD
928	001316	042767	000020	177622	SS:	BIC	#8IT4, FLAG3	CLEAR TEST ONLY ONE DRIVE FLAG
929	001324	042767	177677	177612		BIC	#177677, FLAG2	
930	001332	042767	153777	177630		BIC	#153777, ONCEE	
931	001340	032767	000100	177600		BIT	#8IT6, FLAG3	TEST ALL DRIVES?
932	001346	001402				BEQ	55	ASK
933	001350	000137	001702			JMP	#MULTII	
934	001354	104402	001360		1S:	TYPE	, +2	.ASCIZ <15><12>"TEST ALL DRIVES? (Y OR N) "
935	001354	104402				ROLIN		
936	001416	104410	000131	024022		CMPB	"Y INPUT	TEST FOR YES
937	001420	122767				BEQ	MULTII	YES
938	001436	001525	000020	177510		BIS	#8IT4, FLAG3	SET TEST ONLY ONE DRIVE FLAG
939	001430	052767				TYPE	, +2	.ASCIZ "TYPE UNIT S"
940	001436	104402	001442			ROOCT		
941	001436	104410				MOV	(6)+ R4	GET NUMBER
942	001456	104410	000010			CMP	\$10, R4	CORRECT S
943	001460	012604				BLOS	1S	NO
944	001462	022704				MOV	R4, UNNUM	SET UNIT S
945	001466	101763				CLR	R2	CLEAR WORK AREA
946	001470	010467	177466			SEC		SET CARRY
947	001474	005002				ROL	R2	SET WORK BIT
948	001476	000261				TST	R4	IS THIS BIT CORRESPOND WITH CORRECT DRIVE S
949	001500	006102				BEQ	35	YES
950	001502	005704				DEC	R4	NO TRY AGAIN
951	001504	001402				BR	25	TEST AGAIN
952	001506	005304				MOV	R2, UNITSV	SET DRIVE BIT IN UNITSV
953	001510	000773				MOV	R2, UNCMP	SET UNIT COMPARE
954	001512	010267	177446			MOV	UNNUM, #RSOS2	LOAD DRIVE
955	001516	010267	177444			MOV	#-1, #RSER	LOAD ERRORS
956	001522	016777	177434	177352		TYPE	, +2	.ASCIZ "ALL ERROR LIGHTS ON SELECTED UNIT SHOULD BE ON
957	001530	012777	177777	177356		HALT		WAIT FOR LIGHTS TO BE CHECKED
958	001536	104402	001542			CMP	UNITSV, #RSAS	DIO CORRECT ATA SET
959	001652	000000				BEQ	45	
960	001654	026777	177304	177234		MOV	#RSAS, #BD	GET RSAS
961	001662	001405				MOV	#RSAS, #BD	GET CORRECT AND
962	001664	017700	177226			HLT	UNITSV, #GOOD	RSAS=BD GOOD=CORRECTIONS
963	001670	016701	177270					ATA BIT SHOULD SET FOR ERRORS
964	001674	104000						WERE SET IN RSER
965								START TESTING
966								
967	001676	000167	000430		45:	JMP	NOWGO	

968 ;NOW TEST FOR DRIVES

969

970 001702 012701 000010	MULTII:	MOV \$8, R1	PUT 8 INTO R1 FOR COUNT
971 001706 005077 177170	CLR 0RS0CS2	SET DEVICE TO ZERO	
972 001712 012777 177777	TRY: MOV #1, 0RSER	CAUSE AN ERROR +SETS BIT IN RSAS REG	
973 001720 005301 177174	DEC R1	DO A MAXIMUM OF 8 TIMES	
974 001722 001403 177152	BEQ DVNUM	TESTED FOR ALL DRIVES GET OUT	
975 001724 005277 177152	INC 0RS0CS2	INCREMENT DRIVE UNIT	
976 001730 000770 177160	BR TRY	REPEAT FOR NEXT DRIVE	
977 001732 012767 177224	DVNUM: MOV 0RSAS, UNITSV	SAVE	
978 001740 012767 000401 177220	MOV #40!, UNCMP	SETUP TO CMP WITH UNITSV	
979 001746 012767 000060 177206	MOV #0, UNNUM	PUT 0 INTO UNIT NO.	
980 001754 002767 020000 175606	BIT #8IT13, SWR	INHIBIT TYPE OUT?	
981 001762 001015 001770	BNE STTEST	YES	
982 001764 104402 177152	TYPE .+2	ASCIZ <15><12>"TESTING UNIT "	
983 002010 042767 100000 177140	BIC #8IT15, ONCEE	CLEAR ERROR FLAG	
984 002016 036767 177144 177140	BIT UNCMP, UNITSV	IS THIS DRIVE ON THE SYSTEM	
985 002024 001440 177130 177046	BEQ TRYNX	NO	
986 002026 016777 000000 177064	MOV UNNUM, 0RS0CS2	YES PUT UNIT # INTO CS2	
987 002034 022777 000001 177054	CMP #0, 0RS0T	IS THIS A RS03?	
988 002042 001404 020000 175506	BEQ 15	YES	
989 002044 022777 100000 177076	CMP #1, 0RS0T	IS IT A RS03?	
990 002052 001025 104402 002100	BNE TRYNX	GET A NEW NUMBER	
991 002054 022767 020000 175506	BIT #8IT13, SWR	INHIBIT TYPE OUT?	
992 002052 001020 100000 177076	BNE 45	YES	
993 002054 022767 104402 002100	BIT #8IT15, ONCEE	ANY ERRORS?	
994 002052 001404 016746 177052	BEQ 55	NO	
995 002104 104406 000040 177044	TYPE .,+2	ASCIZ <15><12><12>	
996 002110 104402 000040 177044	MOV UNNUM, -(6)	PUT UNNUM ON STACK	
997 002112 104402 000040 177044	TYPE TYPES	TYPE STACK IN OCTAL - SUPPRESS	
1000 002116 042767 100000 177044	TYPE 40	TYPE SPACE	
1001 002124 000502 000020 177012	BIC #8IT15, ONCEE	CLEAR ERROR FLAG	
1002 002126 022767 000020 177012	BR N0NGO	N0NG TEST	
1003 002124 001074 177024 177012	TRYNX: BIT #8IT4, FLAG3	MULTI DRIVE	
1004 002136 006367 177024 177012	BNE DONEE	NO	
1005 002142 103403 177024 177012	RSL UNCMP	CHECK NEXT BIT FOR DRIVE	
1006 002144 005267 177012 177012	BCS CHCKDV	DID WE TEST ANY REG?	
1007 002150 000722 177012 177012	INC UNNUM	INC UNIT #	
	BR STTEST	CHECK FOR NEXT DRIVE	

1008 002152 032767 000001 177010 CHCKDV: BIT \$BIT0,ONCEE
 1009 002160 001062 BNE DONEE
 1010 002162 012767 100000 176776 MOV #100000,UNCMP
 1011 002170 005067 CLR UNNUM
 1012 002174 032767 020000 175366 BIT #BIT13,SWR
 1013 002202 001050 BNE 4S
 1014 002204 016746 176752 MOV UNNUM,-(6)
 1015 002210 104406 TYPES
 1016 002212 104402 000040 TYPE ,40
 1017 002216 104402 002222 TYPE +2
 1018 002314 012767 000001 176644 MOV #1,UNCMP
 1019 002322 000000 HALT
 1020 002324 000402 4S: NOMGO
 1021 002326 000167 016454 DONEE: BR TEST DRIVE 0
 JUMP DONE
 ; THIS TEST IS DESIGNED TO TEST THE ABILITY OF RESET
 ; TO CLEAR ALL THE RH AND RS REGISTERS
 1023
 1024
 1025 002332 052767 000001 176630 NOMGO: BIS \$BIT0,ONCEE SET FOUND DRIVE FLAG
 1026 002340 016767 022150 176624 MOV TIMES,TIMSV SAVE TIME
 1027 002346 012767 000001 022140 MOV #1,TIMES ONLY TEST ONCE
 1028 ;*****
 1029 ;TEST 1 RESET TEST FOR REGISTERS
 1030 ;*****
 1031 ;*****
 1032 002354 104400 TST1: SCOPE
 1033 002356 012737 000340 177776 MOV #340,2RPS
 1034 002364 016777 176572 176510 MOV UNNUM,2RSCS2
 1035 002372 012777 177776 176500 MOV #177776,2RSCS1
 1036 002380 012777 177777 176500 MOV #177777,2RSRA
 1037 002406 012777 177777 176474 MOV #177777,2RSDA
 1038 002414 012777 177777 176472 MOV #177777,2RSER
 1039 002422 012777 177777 176474 MOV #177777,2RSAR
 1040 002430 012777 177777 176446 MOV #177777,2RSMC
 1041 002436 012777 177737 176436 MOV #177737,2RSCS2
 1042 002444 000005 RESET ;CLEAR ALL BITS IN ALL REG.
 1043 ;TEST RSCS2 FOR CLEARED BITS
 1044
 1045 002446 022777 000100 176426 CMP #100,2RSCS2
 1046 002454 001401 BEQ +4
 1047 002456 104200 HLT !CS2
 1048 002460 016777 176476 MOV UNNUM,2RSCS2
 1049 002466 022777 010600 176416 CMP #10600,2RS05
 1050 002474 001401 BEQ +4
 1051 002476 104040 HLT !DS
 1052 ;TEST CONTROL AND STATUS REG 1
 1053 002500 022777 004200 176372 CMP #4200,2RSCS1
 1054 002506 001401 BEQ +4
 1055 002510 104001 HLT !CS1
 1056 ;DID THE READY BIT SET?
 1057 ;YES
 1058 ;READY SHOULD BE SET

MAINDEC-II-DERSC-B
DERSCB.P11 TST1 RSII-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 31

1058						
1059						
1060	002512	005777	176370	TST BEQ	RSBA +4	; IS BA REG. CLEARED ; YES
1061	002516	001401		HLT	:BA	; SHOULD BE 0
1062	002520	104020				
1063						
1064						
1065						
1066	002522	005777	176362	TST BEQ	RSDA +4	; IS DA CLEARED ; YES
1067	002526	001401		HLT	:DA	; SHOULD BE 0
1068	002530	104004				
1069						
1070						
1071						
1072	002532	005777	176356	TST BEQ	RSER +4	; DID RSER CLEAR? ; YES
1073	002536	001401		HLT	:ER	; BITS(157015) SHOULD BE CLEARED
1074	002540	104002				
1075						
1076						
1077						
1078	002542	032777	000077	BIT BEQ	\$77,RSMR +4	; DID THESE BITS GET CLEARED ; YES
1079	002546	001401		HLT	:MR	; BITS(77) SHOULD BE 0
1080	002552	104220				
1081						
1082						
1083						
1084	002554	022777	177777	CMP BEQ	\$177777,RSWC +4	; DID IT CHANGE? ; NO
1085	002558	001401		HLT	:WC	; RESET SHOULD NOT MODIFY RSWC
1086	002564	104010				
1087						
1088						
1089						
1090	002566	005777	176324	TST BEQ	RSAS +4	; IS REG CLEAR ; YES
1091	002572	001401		HLT	:AS	; NO
1092	002574	104100				

MAINDEC-11-DERSC-8
DERSC8.P11 TST2 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 32
TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS

```

1093 ;*****
1094 ;TEST 2 TEST CLEAR BIT IN CS2 ON ALL THE R/W BITS
1095 ;*****
1096 002576 104400 ;TST2: SCOPE
1097
1098 002600 012737 000340 177776 TTAGG: MOV #340,3RPS
1099 002616 016777 176350 176266 MOV UNNUM,3RSCS2
1100 002614 012777 043576 176256 MOV #43576,3RSCS1
1101 002622 012777 020417 176252 MOV #20417,3RS08
1102 002630 012777 177777 176250 MOV #177777,3RS0A
1103 002636 012777 177777 176244 MOV #177777,3RS09
1104 002644 012777 177017 176242 MOV #177017,3RSER
1105 002652 012777 177777 176242 MOV #177777,3RS08
1106 002660 012777 177777 176216 MOV #177777,3RSWC
1107 002666 012777 020417 176206 MOV #20417,3RSCS2
1108 002674 012777 000071 176222 MOV #71,3RSNR
1109 002702 012777 000040 176172 MOV #40,3RSCS2
1110 002710 022777 000100 176164 CMP #100,3RSCS2
1111 002716 001401 BEQ +4
1112 002720 104200 HLT :CS2
1113 002722 016777 176234 176152 MOV UNNUM,3RSCS2
1114 002730 032777 173577 176142 BIT #173577,3RSCS1
1115 002736 001401 BEQ +4
1116 002740 104001 HLT :CS1
1117 ;TEST BUS ADDRESS REGISTER
1118
1119 002742 005777 176140 TST 3RSBA
1120 002746 001401 BEQ +4
1121 002750 104020 HLT :BA
1122 ;TEST DISK ADDRESS REGISTER
1123
1124 002752 005777 176132 TST 3RS0A
1125 002756 001401 BEQ +4
1126 002760 104020 HLT :BA
1127 ;TEST ERROR REG RSER
1128
1129 002762 032777 177777 176124 BIT #177777,3RSER
1130 002770 001401 BEQ +4
1131 002772 104002 HLT :ER
1132 ;TEST RS MAINTENANCE REGISTER
1133
1134 002774 032777 000077 176122 BIT #77,3RSNR
1135 003002 001401 BEQ +4
1136 003004 104220 HLT :MR
1137 ;TEST WC REG. IT SHOULD NOT CHANGE
1138
1139 003006 022777 177777 176070 CMP #177777,3RSWC
1140 003014 001401 BEQ +4
1141 003016 104010 HLT :WC
1142 ;DID WC CHANGE
1143 ;NO
1144 ;WHY DID IT CHANGE?

```

G03

MAINDEC-11-DERSC-B
DERSCB.P1 TST3 RS11-RSC03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 33

```

1144 ;*****
1145 ;TEST 3      SET AND CLEAR ALL REGISTERS
1146 ;*****
1147 003020 104400 TST3: SCOPE
1148 ;CAN WE SET THE FUNCTION BITS IN THE RSCS1 REG.
1149 ;BITS 7,6,5,4,3,281

1150
1151 003022 104414 CLRDK      :CLEAR ALL RS REG
1152 003024 016767 176142 021462 MOV   TIMSV,TIMES    :GET TIME
1153 003032 012777 003576 176040 MOV   #3576,2RSCS1   :SET DISK FUNCTION BITS
1154 003040 022777 005776 176032 CMP   #5776,2RSCS1   :ARE THESE BITS SET?
1155 003046 001401          BEQ   +4           :NO
1156 003050 104001          HLT   !CS1        :SHOULD = 3776
1157 003052 012777 002524 176020 MOV   #2524,2RSCS1   :SET THESE BITS
1158 003060 022777 004724 176012 CMP   #4724,2RSCS1   :DID THEY SET
1159 003066 001401          BEQ   +4           :YES
1160 003070 104001          HLT   !CS1        :SHOULD BE 2725
1161 003072 012777 001052 176000 MOV   #1052,2RSCS1   :SET THESE BITS
1162 003100 022777 005252 175772 CMP   #5252,2RSCS1   :ARE THEY =?
1163 003106 001401          BEQ   +4           :YES
1164 003110 104001          HLT   !CS1        :SHOULD = 1252
1165 003112 104400          TST4: SCOPE
1166 ;CLEAR THE FUNCTION BITS

1167
1168 003114 012777 043576 175756 MOV   #43576,2RSCS1 :SET DISK FUNCTION BITS
1169 003122 005077 175752          CLR   2RSCS1
1170 003126 022777 004200 175744 CMP   #4200,2RSCS1 :IS THE READY BIT SET
1171 003134 001401          BEQ   +4           :YES
1172 003136 104001          HLT   !CS1        :RSCS1 SHOULD = 4200

1173 ;*****
1174 ;TEST 5      TEST RSCS2
1175 ;*****
1176
1177 003140 104400 TST5: SCOPE
1178
1179 003142 000005          RESET
1180 003144 022777 000100 175730 CMP   #100,2RSCS2 :CLEAR WORLD
1181 003152 001401          BEQ   +4           :DID THEY CLEAR?
1182 003154 104200          HLT   !CS2        :YES
1183 003156 012777 021037 175716 MOV   #21037,2RSCS2 :NO
1184 003164 022777 000137 175710 CMP   #137,2RSCS2 :SET BITS 21017
1185 003172 001405          BEQ   +15          :DID THESE BITS GET SET
1186 003174 017700 175702          MOV   2RSCS2,BAD :YES
1187 003200 012701 000137          MOV   #137,GOOD :WHAT CS2 SHOULD =
1188 003204 104000          HLT   :CS2 = BAD GOOD = CORRECT ANSWER

```

MACY11 27(732) 04-OCT-76 12:56 PAGE 34
 WINDEC-11-DERSC-B
 DERSC8.P11 TSTS RS11-RSCG MAINTENANCE MODE DIAGNOSTIC TEST RSCS2

1189	003206	012777	020025	175666	IS:	MOV	#20025, @RSCS2	:SET THESE BITS
1190	003214	022777	000125	175660		CMP	#125, @RSCS2	:DID THESE BITS GET SET
1191	003222	001401				BEQ	+4	:YES
1192	003224	104200				HLT	!CS2	:NO, CS2 SHOULD = 20125
1193	003226	012777	000012	175646		MOV	#12, @RSCS2	:LOAD THESE BITS
1194	003234	022777	000112	175640		CMP	#112, @RSCS2	:DID THESE BITS GET SET IN CS2
1195	003242	001401				SEQ	+4	:YES
1196	003244	104200				HLT	!CS2	:BAD = CS2 GOOD = CORRECT ANS
1197	003246	012777	177777	175626		MOV	#-1, @RSCS2	:SET BITS
1198	003254	005077	175622			CLR	@RSCS2	:CLEAR THEM
1199	003260	022777	000100	175614		CMP	#100, @RSCS2	:DID CLEAR WORK
1200	003265	001401				BEQ	+4	:YES
1201	003270	104200				HLT	!CS2	:R/W BITS DID NOT CLEAR
1202	003272	016777	175664	175602		MOV	UNNUM, @RSCS2	:GET UNIT #
1203	003300	104400			TST6:	SCOPE		
1204						;C/N WE SET ALL THE RSBA BITS		
1205								
1206	003302	012777	177777	175576		MOV	#177777, @RSBA	:SET THE BITS
1207	003310	022777	177776	175570		CMP	#177776, @RSBA	:DID THEY SET
1208	003316	001401				BEQ	+4	:YES
1209	003320	104020				HLT	!BA	:BITS 17776 SHOULD BE SET
1210	003322	012777	125252	175556		MOV	#125252, @RSBA	:SET THESE BITS
1211	003330	022777	125252	175550		CMP	#125252, @RSBA	:ARE THEY =
1212	003336	001401				BEQ	+4	:YES
1213	003340	104020				HLT	!BA	:SHOULD BE 125252
1214	003342	012777	052524	175536		MOV	#52524, @RSBA	:SET THESE BITS
1215	003350	022777	052524	175530		CMP	#52524, @RSBA	:ARE THEY =
1216	003356	001401				BEQ	+4	:YES
1217	003360	104020				HLT	!BA	:SHOULD BE 52524
1218								
1219	003362	104400			TST7:	SCOPE		
1220						;FLOAT A 1 THROUGH RSBA		
1221								
1222	003364	012701	000002		FLOTBA:	MOV	#2, GOOD	:GET A 2
1223	003370	000241				CLC		:CLEAR CARRY
1224	003372	010177	175510		IS:	MOV	GOOD, @RSBA	:FLOAT NUMBER
1225	003376	017700	175504			MOV	@RSBA, BAD	:GET BA
1226	003402	020100				CMP	GOOD, BAD	:COMPARE BA
1227	003404	001401				BEQ	.+4	:BA CORRECT
1228	003406	104000				HLT		:BAD=BA GOOD=CORRECT ANS
1229	003410	006101				ROL	GOOD	:ROTATE NUMBER
1230	003412	103367				BCC	IS	:LOOP TILL DONE

MINDEC-11-DERSC-B RS11-RSG3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 35
DERSCB.P11 TSTS TEST RSCS2

```

1231 003414 104400          TST10: SCOPE
1232
1233 ;CLEAR THE RSBA REGISTER
1234
1235 003416 012777 177777 175462    MOV    #177777,RSBA   ;SET RSBA EQUAL TO ALL ONES
1236 003424 005077 175456      CLR    RSBA
1237 003430 005777 175452      TST    RSBA
1238 003434 001401      BEQ    +4      ;TEST FOR BIT0 SET IN RSBA (READ ONLY BIT)
1239 003436 104020      HLT    !BA      ;YES
1240 003440 104400          TST11: SCOPE
1241
1242 ;CAN WE SET ALL BITS IN RSWC REGISTER
1243
1244 003442 012777 177777 175434    MOV    #177777,RSWC   ;SET WC BITS
1245 003450 022777 177777 175426    CMP    #177777,RSWC   ;ARE ALL BITS SET
1246 003456 001401      BEQ    +4      ;YES
1247 003460 104010      HLT    !WC      ;NO
1248 003462 012777 125252 175414    MOV    #125252,RSWC   ;SET THESE BITS
1249 003470 022777 125252 175406    CMP    #125252,RSWC   ;ARE THEY =
1250 003476 001401      BEQ    +4      ;YES
1251 003500 104010      HLT    !WC      ;SHOULD BE 125252
1252 003502 012777 052525 175374    MOV    #52525,RSWC   ;SET THESE BITS
1253 003510 022777 052525 175366    CMP    #52525,RSWC   ;ARE THEY =
1254 003516 001401      BEQ    +4      ;YES
1255 003520 104010      HLT    !WC      ;SHOULD BE 152525
1256 003522 104400          TST12: SCOPE
1257
1258 ;FLOAT A I THROUGH RSWC
1259
1260 003524 012701 000001    FLOTWC: MOV    #1,GOOD   ;GET A I
1261 003530 000241      CLC
1262 003532 010177 175346      IS:   MOV    GOOD,RSWC   ;CLEAR CARRY
1263 003536 017700 175342      MOV    RSWC,BAD   ;FLOAT NUMBER
1264 003542 020100      CMP    GOOD,BAD   ;GET WC
1265 003544 001401      BEQ    .+4      ;COMPARE WC
1266 003546 104000      HLT
1267 003550 006101      ROL    GOOD   ;WC CORRECT
1268 003552 103367      BCC    !$      ;BAD=WC GOOD=CORRECT ANS
                                ;ROTATE NUMBER
                                ;LOOP TILL DONE

```

J03

MAINDEC-11-DERSC-B
DERSCB.P11 TSTS RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 36
TEST RSCS2

```

1269
1270 003554 104400 ;CLEAR THE WORD COUNT REGISTER
1271
1272 003556 012777 177777 175320 TST13: SCOPE
1273 003564 005077 175314 175310 MOV #177777, JRSWC ;SET RSWC REGISTER EQUAL TO ALL ONES
1274 003570 005777 175310 CLR JRSWC
1275 003574 001401 TST JRSWC ;DID ALL BITS GET CLEARED
1276 003576 104010 BEQ +4 ;YES
1277 003600 104400 HLT :WC ;NO
1278
1279 ;CAN WE SET ALL THE BITS IN THE RSDA REGISTER.
1280
1281 003602 012777 177777 175300 MOV #177777, JRSDA ;SET ALL BITS
1282 003610 022777 177777 175272 CMP #177777, JRSDA ;ARE THE BITS SET
1283 003616 001401 BEQ +4 ;YES
1284 003620 104004 HLT :DA ;NO
1285 003622 012777 125252 175260 MOV #125252, JRSDA ;SET THESE BITS
1286 003630 022777 125252 175252 CMP #125252, JRSDA ;ARE THEY =
1287 003636 001401 BEQ +4 ;YES
1288 003640 104004 HLT :DA ;SHOULD BE 125252
1289 003642 012777 052525 175240 MOV #52525, JRSDA ;SET THESE BITS
1290 003650 022777 052525 175232 CMP #52525, JRSDA ;ARE THEY =
1291 003656 001401 BEQ +4 ;YES
1292 003660 104004 HLT :DA ;SHOULD BE 52525
1293 003662 104400 TST15: SCOPE
1294
1295 ;FLOAT A 1 THROUGH RSDA
1296
1297 003664 012701 000001 FLOTDA: MOV #1, GOOD ;GET A 1
1298 003670 000241 CLC ;CLEAR CARRY
1299 003672 010177 175212 IS: MOV GOOD, JRSDA ;FLOAT NUMBER
1300 003676 017700 175206 MOV JRSDA, BAD ;GET DA
1301 003702 020100 CMP GOOD, BAD ;COMPARE DA
1302 003704 001401 BEQ .+4 ;DA CORRECT
1303 003706 104000 HLT ;BAD=DA GOOD=CORRECT ANS
1304 003710 006101 ROL GOOD ;ROTATE NUMBER
1305 003712 103367 BCC IS ;LOOP TILL DONE

```

MAINDEC-11-DERSC-B
DERSCB.P11 TSTS RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 37

1306 ;CAN WE CLEAR THE RSDA REG.
 1307 003714 104400 TST16: SCOPE
 1308
 1309 003716 012777 177777 175164 MOV #177777,0RSDA ;SET RSDA TO ALL. ONES
 1310 003724 005077 175160 CLR 0RSDA
 1311 003730 005777 175154 TST 0RSDA ;TEST FOR ZERO RSDA
 1312 003734 001401 BEQ +4 ;YES
 1313 003736 104004 HLT !DA ;ANS SHOULD BE 0
 1314 003740 104400 TST17: SCOPE
 1315
 1316 ;SET AND CLEAR THE RSER REG.
 1317
 1318 003742 012777 177017 175144 MOV #177017,0RSER ;SET THESE BITS
 1319 003750 022777 177017 175136 CMP #177017,0RSER ;DID THEY SET
 1320 003756 001401 BEQ +4 ;YES
 1321 003760 104002 HLT !ER ;RSER SHOULD = 157017
 1322 003762 112777 000001 175124 MOV.B #1,0RSER ;A MOVB INST
 1323 003770 022777 000001 175116 CMP #1,0RSER ;SHOULD MODIFY COMPLETE WD
 1324 003776 001401 BEQ +4 ;OK
 1325 004000 104002 HLT !ER
 1326
 1327 004002 104400 TST20: SCOPE
 1328
 1329 004004 012777 052005 175102 MOV #52005,0RSER ;SET THESE BITS
 1330 004012 022777 052005 175074 CMP #52005,0RSER ;DID THEY SET
 1331 004020 001401 BEQ +4 ;YES
 1332 004022 104002 HLT !ER ;ER SHOULD = 52005
 1333 004024 104400 TST21: SCOPE
 1334
 1335 004026 012777 125012 175060 MOV #125012,0RSER ;SET THESE BITS
 1336 004034 022777 125012 175052 CMP #125012,0RSER ;DID THEY SET
 1337 004042 001401 BEQ +4 ;YES
 1338 004044 104002 HLT !ER ;ER SHOULD = 105012

1132
1133

1339	004046	104400		TST22: SCOPE		
1340						
1341	004050	012777	177017	175036	MOV #177017, JRSER	;SET THESE BITS
1342	004056	005077	175032		CLR JRSER	;CLEAR THEM
1343	004062	005777	175026		TST JRSER	;DID THEY CLEAR
1344	004066	001401			BEQ +4	;YES
1345	004070	104002			HLT :ER	;SHOULD = 0
1346	004072	104400		TST23: SCOPE		
1347						
1348					;SET AND CLEAR RSMR	
1349						
1350	004074	012777	000070	175022	MOV #70, JRSMR	;SET THESE BITS
1351	004102	017767	175016	175106	MOV JRSMR, WORK	;PUT INTO WORKABLE REG
1352	004110	042767	177700	175100	BIC #177700, WORK	;CLEAR JUNK
1353	004116	022767	000070	175072	CMP #70, WORK	;DID THEY SET
1354	004124	001401			BEQ +4	;YES
1355	004126	104220			HLT :MR	;SHOULD = 70
1356	004130	104400		TST24: SCOPE		
1357						
1358	004132	012777	000070	174764	MOV #70, JRSMR	;SET BITS
1359	004140	005077	174760		CLR JRSMR	;CLEAR THEM
1360	004144	032777	000077	174752	BIT #77, JRSMR	;DID THEY CLEAR
1361	004152	001401			BEQ +4	;YES
1362	004154	104220			HLT :MR	;BITS (77) SHOULD = 0
1363	004156	104400		TST25: SCOPE		
1364						
1365	004160	012777	000050	174736	MOV #50, JRSMR	;SET BITS
1366	004166	017767	174732	175022	MOV JRSMR, WORK	;PUT IN WORKABLE REG
1367	004174	042767	177700	175014	BIC #177700, WORK	;CLEAR JUNK
1368	004202	022767	000050	175006	CMP #50, WORK	;DID THESE BITS SET
1369	004210	001401			BEQ +4	;YES
1370	004212	104220			HLT :MR	;BITS (50, SHOULD BE SET
1371	004214	104400		TST26: SCOPE		
1372						
1373	004216	012777	000020	174700	MOV #20, JRSMR	;SET BITS
1374	004224	017767	174674	174764	MOV JRSMR, WORK	;PUT INTO WORKABLE REG
1375	004232	042767	177700	174756	BIC #177700, WORK	;CLEAR JUNK
1376	004240	022767	000020	174750	CMP #20, WORK	;DID THEY SET
1377	004246	001401			BEQ +4	;YES
1378	004250	104220			HLT :MR	;MR SHOULD AT LEAST HAVE A (21)

MHINDEC-11-DERSC-B
DERSCB.P11 TST27 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 39

```

1379 ;*****
1380 ;TEST 27 TEST ODD BYTE INSTRUCTIONS ON CS1, CS2, WC AND BA
1381 ;*****
1382 004252 104400 TST27: SCOPE
1383
1384 004254 104414 BITST: CLRDK
1385 004256 012777 003566 174614 MOV #3566, @RS0CS1 ;CLEAR ALL RS REG
1386 004264 112777 000005 174642 MOV B #5, @RS0CS18 ;LOAD CS1
1387 004272 022777 004766 174600 CMP #4766, @RS0CS1 ;LOAD BIT
1388 004300 001401 BEQ .+4 ;DID IT LOAD?
1389 004302 104001 HLT !CS1 ;YES
1390 004304 112777 000032 174566 MOVB #32, @RS0CS1
1391 004312 022777 004632 174560 CMP #4632, @RS0CS1
1392 004320 001401 BEQ .+4
1393 004322 104001 HLT !CS1 ;CS1 SHOULD = 6632
1394
1395 004324 104400 TST30: SCOPE
1396
1397 004326 016777 174630 174546 BITCS2: MOV UNNUM, @RS0CS2 ;LOAD UNIT NUMBER
1398 004328 052777 177100 174540 BIS #177400, @RS0CS2 ;LOAD ALL BITS
1399 004342 105077 174570 CLR8 @RS0CS2B ;CLR UPPER BYTE
1400 004346 016701 174610 MOV UNNUM, @0000 ;GET UNIT NO.
1401 004352 052701 000100 BIS #100, @0000 ;SET OR BIT
1402 004356 017700 174520 MOV @RS0CS2, @BAD ;GET CS2
1403 004362 020001 CMP @BAD, @GOOD ;IS CS2 CORRECT?
1404 004364 001401 BEQ .+4 ;YES
1405 004366 104000 HLT ;LOAD BYTE DID NOT WORK
1406
1407 004370 104400 TST31: SCOPE
1408
1409 004372 012777 025252 174504 BITWC: MOV #25252, @RS0WC ;LOAD WC
1410 004400 112777 000377 174532 MOVB #377, @RS0WCB ;LOAD BIT
1411 004406 022777 177652 174470 CMP #177652, @RS0WC ;DID IT LOAD?
1412 004414 001401 BEQ .+4 ;YES
1413 004416 104010 HLT !WC ;NO WC SHOULD = 177652
1414 004420 112777 000123 174456 MOVB #123, @RS0WC
1415 004426 022777 177523 174450 CMP #177523, @RS0WC
1416 004434 001401 BEQ .+4
1417 004436 104010 HLT !WC ;WC SHOULD = 177523
1418
1419 004440 104400 TST32: SCOPE
1420
1421 004442 012777 025252 174436 BITBA: MOV #25252, @RS0BA ;LOAD DA
1422 004450 112777 000377 174464 MOVB #377, @RS0BAB ;LOAD BIT
1423 004456 022777 177652 174422 CMP #177652, @RS0BA ;DID IT LOAD?
1424 004464 001401 BEQ .+4 ;YES
1425 004466 104020 HLT !BA ;DA SHOULD = 177652
1426 004470 112777 000125 174410 MOVB #125, @RS0BA
1427 004476 022777 177524 174402 CMP #177524, @RS0BA
1428 004504 001401 BEQ .+4
1429 004506 104020 HLT !BA ;BA SHOULD = 177525
1430 004510 104414 CLRDK ;CLEAR ALL RS REG

```

NO3

MAINDEC-11-DERSC-B
DERSCB.P11 TST33RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
LOAD RSDB WITH ALL ONES AND ALL ZEROS

MACY11 27(732) 04-OCT-76 12:56 PAGE 40

```

1431
1432
1433
1434 004512 104400
1435
1436 004514 104414
1437 004516 005077 174400 177777 174372
1438 004522 012777 177777 174460
1439 004530 012767 002000 174414
1440 004536 012701 000300
1441 004542 056701 174330
1442 004546 017700
1443 004552 020100
1444 004554 001404
1445 004556 005367 174434
1446 004562 001371
1447 004564 104200
1448 004566 005001
1449 004570 017700 174326
1450 004574 020100
1451 004576 001401
1452 004600 104000
1453 004602 012701 177777 174310
1454 004606 017700
1455 004612 020100
1456 004614 001401
1457 004616 104000
1458
1459
1460
1461
1462
1463 004620 104400
1464 004622 104414
1465 004624 012777 004676 174276
1466 004632 012777 000340 174272
1467 004640 012737 000200 177776
1468 004646 012777 000300 174224
1469 004654 012767 000500 174334
1470 004662 005367 174330
1471 004666 001375
1472 004670 104001
1473 004672 000167 000014
1474 004676 022626
1475 004700 022777 004200 174172
1476 004706 001401
1477 004710 104001
1478 004712

;***** TEST 33 *****  

;TEST 33 LOAD RSDB WITH ALL ONES AND ALL ZEROS  

;***** TEST33: SCOPE *****  

;ZERONE: CLRDK  

;CLR 3RSDB  

;MOV $177777,3RSDB  

;MOV $2000,WORK  

;MOV $300,GOOD  

;BIS UNNUM,GOOD  

;MOV 3RSCS2,BAD  

;CMP GOOD,BAD  

;BEQ 3S  

;DEC WORK  

;BNE 2S  

;HLT .CS2  

;CLR GOOD  

;MOV 3RSDB,BAD  

;CMP GOOD,BAD  

;BEQ .+4  

;HLT  

;TEST INTERRUPT IN THE RH11  

;BY MOVING 300 INTO RHCS1  

;***** TEST 34 *****  

;TEST 34 TEST INTERRUPT IN RH11  

;***** TEST34: SCOPE *****  

;INT: CLRDK  

;MOV #PGTRAP,3RSVEC  

;MOV #340,3RSVCP  

;MOV #200,3APS  

;MOV #300,3RSCS1  

;MOV #500,WORK  

;DEC WORK  

;BNE 1S  

;HLT .CS1  

;JMP INTDON  

;PGTRAP: CMP (6)+(6)+  

;CMP #4200,3RSCS1  

;BEQ .+4  

;HLT .CS1  

;INTDON:  

;CLEAR ALL RS REG  

;LOAD DB WITH ALL 0  

;LOAD DB WITH ALL ONES  

;TIME OUT ROUTINE  

;GET CORRECT FOR CS2  

;GET CS2  

;IS IT CORRECT?  

;YES  

;TO WAIT FOR OR  

;TO SET  

;OR SHOULD BE SET  

;LOAD BAD WITH DB  

;IS BAD CORRECT  

;YES  

;COULD NOT FLOAT 0 THROUGH DB  

;LOAD GOOD WITH ANS  

;GET DATA FROM DB  

;IS DB CORRECT  

;YES  

;BAD SHOULD = 1777777  

;CLEAR ALL ERRORS  

;SET UP VECTOR  

;SET TRAP PS  

;SET PS AT PRIORITY 4  

;THIS SHOULD CAUSE A TRAP  

;SETUP LOOP  

;DEC LOOP SHOULD  

;INTERRUPT BEFORE LOOP IS DONE  

;SHOULD NEVER GET HERE  

;GET OUT  

;TRAP OK  

;DID IE CLEAR?  

;YES  

;IE SHOULD BE CLEARED

```

1479
 1480
 1481
 1482 004712 104400
 1483
 1484
 1485
 1486
 1487
 1488
 1489
 1490
 1491
 1492 ;TEST 35 MAINTENANCE TIMING TEST
 1493 ;TST35: SCOPE
 1494
 1495 ;MODULE TESTED GO92
 1496 ;THE FOLLOWING TEST ON THE RS03 DISK IS A SINGLE-STEPPED
 1497 ;MAINTENANCE MODE TEST ON THE RS03 TIMING LOGIC. THE ACTUAL
 1498 ;DISK SURFACE IS SUBSTITUTED BY THE MAINTENANCE REGISTER--I.E.
 1499 ;THE PROGRAM WILL SUPPLY ALL "DISK CLOCK" PULSES TO DRIVE THE
 1500 ;TIMING LOGIC. WE ARE TESTING THE ENTIRE TIMING TRACK LOGIC, INCLUDING INDEX.
 1501 ;PULSE FUNCTION, RESYNC AREA, SECTOR COUNTERS, ETC.
 1502
 1503 ;PUT DRIVE IN MAINTENANCE MODE
 1504 004714 104414
 1505 004716 052767 001040 174244 ;MRTIME: CLR0K
 1506 BIS \$1040,ONCEE
 1507 MRIND
 1508 MRCK
 1509 22701
 1510 MRINT
 1511
 1512 MRIND
 1513 MRCK
 1514 22701
 1515 HLT
 1516
 1517 ;INDEX PULSE SHOULD CLEAR LOOK-AHEAD REG
 1518 004744 005777 174150 TST 2RSLA ;IS RSLA CLEARED
 1519 004750 001401 BEQ +4 ;YES
 1520 004752 104224 HLT !MR!LA ;RSLA SHOULD BE CLEARED
 1521
 1522
 1523 ;PERFORM MAINTENANCE CLOCK OPERATION 512 TIMES TO
 1524 ;PROVIDE CLOCK TO STEP TIMING THRU RESYNC PERIOD
 1525 ;IF SECTOR PULSE IS ASSERTED DURING THIS LOOP
 1526 ;CHECK SECTOR BOUNDARY COUNTER AND E12
 1527
 1528 004754 012767 001000 174222 MRTIH1: MOV #512.,REPT
 1529 004762 104446 MCLKI
 1530 004764 104420 MRCK
 1531 004766 032711 32711
 1532 004770 104000 HLT
 1533 004772 104450 MCLKO
 1534 004774 104420 MRCK
 1535 004776 022701 22701
 1536 005000 104000 HLT
 1537 005002 005367 DEC REPT
 1538 005006 001365 BNE MRTIM1
 1539
 1540
 1541 ;CLOCK MRTIH1 WITH AN 11
 1542 ;CHECK MR REG TO
 1543 ;EQUAL 32711
 1544 ;MR = BAD GOOD = CORRECT RMS
 1545 ;CLOCK MR WITH A 1
 1546 ;CHECK MR TO
 1547 ;EQUAL 22701
 1548 ;BAD=MR REG GOOD=CORRECTIONS
 1549 ;IS THE LOOP DONE YET?
 1550 ;NO-LOOP

1529 ;AFTER ONE MORE CLOCK, SECTOR PULSE SHOULD BE ASSERTED
 1530 ;IF NOT, CHECK SECTOR BOUNDARY COUNTER, SECTOR BOUNDARY FF (E2) AND E12

1531	005010	104446		MCLK1	CLOCK MAINT REG WITH AN 11	
1532	005012	104420		MRCK	CHECK MR REG TO	
1533	005014	032311		32311	EQUAL 32311	
1534	005016	104000		HLT	MR=BAD GOOD=CORRECTIONS	
1535	005018	104450		MCLK0	CLOCK MR WITH A 1	
1536	005020	104420		MRCK	CHECK MAINT REG	
1537	005022	104420		22301	TO EQUAL 22301	
1538	005024	023701		HLT	MR=BAD GOOD-CORRECT ANSWERS	
1539	005026	104000		TST	DOES LOOK AHEAD REG=0	
1540	005028	005777	174064	BEQ	YES-CONT	
1541	005030	001401		MRT2	LOOK AHEAD REG SHOULD=0	
1542	005032	104224		HLT	!MR!LA	
1543					;PERFORM MAINTENANCE CLOCK OPERATION 40 TIMES TO PROVIDE	
1544					;CLOCK PULSES TO STEP THRU 1ST SECTOR PRE-AMBLE AREA	
1545						
1546	005040	005002		MRT2:	CLR R2	CLEAR R2 FOR SECTOR COMPARE WITH LA REG
1547	005042	012767			MOV #40., REPT	40 CLOCKS TO STEP THRU PRE-AMBLE
1548	005044	104446	000050	MRT2A:	MCLK1	CLOCK MR WITH AN 11
1549	005046	104420	174134		MRCK	CHECK MAINT REG
1550	005048	033711			33711	EQUAL 33711
1551	005050	104000			HLT	MR = BAD GOOD = CORRECT ANSWERS
1552	005052	104450			MCLK0	CLOCK MR REG WITH A 1
1553	005054	104420			MRCK	CHECK MR REG
1554	005056	023701			23701	TO EQUAL 23701
1555	005058	104000			HLT	MR = BAD GOOD = CORRECT ANSWERS
1556	005060	005367	174110		DEC REPT	REPEAT
1557	005072	001365			BNE MRT2A	LOOP 40 TIMES
1558						
1559						
1560	005076	012767	00220J	174100	;SUPPLY CLOCKS TO STEP THROUGH THE DATA AREA IN THE SECTOR	
1561	005104	104446		MRT2B:	MOV #18.*64., REPT	;18 CLOCKS PER DATA WORD
1562	005106	104420			MCLK1	CLOCK MR WITH AN 11
1563	005110	033711			MRCK	CHECK MAINT REG
1564	005112	104000			33711	TO EQUAL 33711
1565	005114	104450			HLT	MR = BAD GOOD = CORRECT ANSWERS
1566	005116	104420			MCLK0	CLOCK MR REG WITH A 1
1567	005120	023701			MRCK	CHECK MR REG
1568	005122	104000			23701	TO EQUAL 23701
1569	005124	005367	174054		HLT	MR=BAD GOOD=CORRECTANS
1570	005130	001365			DEC	REPT
					BNE	MRT2B
						REPEAT
						LOOP

1571 ;SUPPLY ENOUGH MAINT CLOCKS TO STEP THROUGH THE CRC AREA
 1572 ;AND THE DEAD BAND ON THE SECTOR

1574 005132 012767	000214 174044	MRT2C: MOV #140.,REPT	AMOUNT OF CLOCKS TO END OF SECTOR
1575 005140 104446		MCLK1	CLOCK MR WITH AN 11
1576 005142 104420		MRCK	CHECK MAINT REG
1577 005144 033711		33711	TO EQUAL 33711
1578 005146 104000		HLT	MR = BAD GOOD = CORRECT ANS
1579 005150 104450		MCLK0	CLOCK MR REG WITH A 1
1580 005152 104420		MRCK	CHECK MAINT REG
1581 005154 023701		23701	TO EQUAL 23701
1582 005156 104000		HLT	MR=BAD GOOD=CORRECT ANS
1583 005160 005367	174020	DEC REPT	REPEAT
1584 005164 001365		BNE MRT2C	LOOP
1585 005166 104446		MCLK1	CLOCK MR REG WITH 11
1586 005170 104420		MRCK	CHECK MR REG
1587 005172 033711		33711	TO EQUAL 33711
1588 005174 104000		HLT	MR = BAD GOOD = CORRECT ANS
1589 ;ONE MORE CLOCK SHOULD CAUSE SECTOR PULSE			
1590 ;IF NOT, CHECK E16-6			
1591			
1592 005176 104450		MCLK0	CLOCK MR WITH A 1
1593 005200 104420		MRCK	MAINT REG SHOULD
1594 005202 023701		23701	EQUAL 23701
1595 005204 104000		HLT	MR=BAD GOOD=CORRECT ANS
1596 005206 104446		MCLK1	CLOCK MR WITH AN 11
1597 005210 104420		MRCK	CHECK MAINT REG
1598 005212 032311		32311	SHOULD EQUAL 32311
1599 005214 104000		HLT	MR=BAD GOOD=CORRECT ANS
1600 ;LOCK-AHEAD REGISTER SHOULD NOW POINT TO SECTOR 1 (OR 4000 IF INTERLEAVED)			
1601			
1602 005216 022777	000000 173702	CMP #0,RSOT	INTERLEAVED?
1604 005224 001403		BEQ 35	NO
1605 005226 022702	004000	ADD #4000,R2	YES
1606 005232 000402		BR 25	CONT
1607 005234 022702	000100	ADD #100,R2	INCREMENT SECTOR COMPARE
1608 005240 020277	173654	CMP R2,RSLA	LA REG SHOULD=100
1609 005244 001401		BEQ 15	LA IS CORRECT
1610 005246 104224		HLT !MR!LA	LA SHOULD=100

1611
 1612
 1613
 1614
 1615 ;REPEAT NEXT STEPS 62 TIMES. LOOK-AHEAD REGISTER SHOULD INCREMENT
 1616 ;TO SHOW NEXT SECTOR CHECKS FOR ALL SECTORS. IF DRIVE IS NOT
 1617 ;INTERLEAVED, LA = 200, 300, ETC. IF DRIVE IS INTERLEAVED,
 1618 ;LA = 100, 4100, 200, 4200 ETC. SEE SERVICE MANUAL FOR DETAILS.
 1619
 1620
 1621
 1622
 1623
 1624
 1625
 1626
 1627
 1628
 1629
 1630
 1631
 1632
 1633
 1634
 1635
 1636
 1637
 1638
 1639
 1640
 1641
 1642
 1643
 1644
 1645
 1646
 1647
 1648
 1649
 1650
 1651
 1652
 1653
 1654
 1655
 1656

005250	012767	000076	173730	1S:	MOV	\$62, REPT1	
005265	012767	002465	173720	MRT3:	MOV	\$1333, REPT	
005264	104452			3S:	MCLKB		CLOCK MR WITH A 1 AND A 11
005266	005367		173712		DEC		STEP THROUGH
005272	001374				BNE		SECTOR
005274	1044450				MCLK0		CLOCK MR WITH A 1
005276	1044420				MRCK		MAINT REG
005300	022701				22701		SHOULD EQUAL 22701
005302	1044000				HLT		MR=BAD GOOD=CORRECT ANS
005304	1044446				MCLK1		1 MORE CLK ASSERTS SECTOR PULSE
005306	1044420				MRCK		MAINT REG SHOULD
005310	032311				32311		EQUAL 32311
005312	1044000				HLT		MR=BAD GOOD=CORRECT ANS
005314	022777	000000	173604		CMP	\$0, RSDOT	DRIVE INTERLEAVED?
005322	001420				BEQ	6S	YES
005324	032767	001000	173636		BIT	#BIT9, ONCEE	DO I SET 4000
005326	001406				BEO	4S	OR CLEAR IT IN RSLA
005334	042767	001000	173626		BIC	#BIT9, ONCEE	
005342	162702	004000			SUB	#4000, R2	
005346	000406				BR	6S	
005350	052767	001000	173612	4S:	BIS	#BIT9, ONCEE	
005356	052702	004000			ADD	#4000, R2	
005362	000402				BR	5S	
005364	052702	000100		6S:	ADD	#100, R2	INCREMENT SECTOR COMPARE
005370	017700	173524		5S:	MOV	RSLA, BAD	LA REG SHOULD HAVE INCREMENTED TO NEXT SECTOR
005374	010201				MUV	R2, GOOD	GET CORRECT ANS FOR RSLA
005376	020100				CMP	GOOD, BAD	COMPARE FOR CORRECT ANS
005400	001401				BEO	1S	RSLA IS GOOD
005402	1044000				HLT		RSLA=BAD GOOD=CORRECT ANS
1646	005404	005367	173576	1S:	DEC	REPT1	REPEAT 62
1647	005410	001322			BNE	MRT3	TIIMES
1648	005412	012767	002465	173564	MOV	\$1333, REPT	COUNT FOR LAST SECTOR
1649	005420	104452		2S:	MCLKB	REPT	CLOCK
1650	005422	005367	173556		DEC	2S	THRU
1651	005426	001374			BNE		LAST SECTOR
1652	005430	017700	173464		MOV	RSLA, BAD	GET CONTENTS OF RSLA
1653	005434	012701	007777		MOV	\$7777, GOOD	GET CORRECT ANS
1654	005440	020100			CMP	GOOD, BAD	DOES RSLA EQUAL 7777
1655	005442	001401			BEO	.+4	YES
1656	005444	1044000			HLT		BAD=RSLA GOOD=CORRECT ANS

1657 ;*****
 1658 ;TEST 36 SECTOR FRACTION TEST
 1659 ;*****
 1660 005446 104400 ;TST36: SCOPE
 1661 ;MODULE TESTED GO92
 1662 ;CLOCK THROUGH AN ENTIRE TRACK IN MAINT MODE WHILE
 1663 ;CHECKING FOR THE PROPER OPERATION OF THE SECTOR FRACTION IN THE LOOK-AHEAD REG.
 1664 ;WHEN THE LAST WORD IS BEING TRANSFERRED, SECTOR AND FRACTION
 1665 ;IS EQUAL TO 7777 TO INDICATE LAST WORD ON THIS TRACK --
 1666 ;HANDLE END OF TRACK SPECIAL FOR THE LOOK-AHEAD REGISTER WILL
 1667 ;CLEAR THE FRACTION BITS IF ANOTHER WORD IS CLOCKED. RSLA
 1668 ;SHOULD INDICATE 7700 ON ANOTHER MAINTENANCE CLOCK.
 1669
 1670
 1671 005450 104414 MRT4: CLRDK ;CLEAR DRIVE REGISTERS
 1672 005452 052767 000040 173510 BIS \$40,ONCEE ;SET FLAG BITS
 1673 005460 042767 003000 173502 BIC \$3000,ONCEE
 1674 005466 005067 173504 CLR MCNT
 1675 005472 005002 CLR R2 ;CLEAR MAINT CLOCK COUNTER
 1676 005474 104430 MRIND ;CLEAR R2 FOR SECTOR COUNTER
 1677 005476 104420 MRCK ;SEND INDEX PULSE TO MR REG
 1678 005500 022701 22701 ;CHECK MAINTENANCE REG FOR
 1679 005502 104424 MRINT 22701 ;22701
 1680 005504 104430 MRIND ;INIT MAINT MODE (CLEAR MRSP)
 1681 005506 104420 BY SENDING 2 CLOCK PULSES
 1682 005510 022701 MRCK ;ISSUE A MAINT INDEX PULSE
 1683 005512 104000 22701 ;TO CLEAR THE DRIVE
 1684 ;CHECK MAINT REG
 1685 ;TO EQUAL 22701
 1686 ;MR=BAD GOOD=CORRECT ANS
 1687 ;ISSUE 512 MAINT CLOCKS TO STEP THROUGH THE RESYNC AREA
 1688
 1689 005514 012767 001000 173462 MRT4A: MOV #512.,REPT ;COUNT TO STEP THRU RESYNC AREA
 1690 005522 104446 MCLK1 ;CLOCK THROUGH RESYNC
 1691 005524 104420 MRCK ;CHECK MAINT REG
 1692 005526 032711 32711 ;TO EQUAL 32711
 1693 005530 104000 HLT ;MR = BAD GOOD = CORRECT ANS
 1694 005532 104450 MCLK0 ;CLOCK MR REG
 1695 005534 104420 MRCK ;CHECK MR REG
 1696 005536 022701 22701 ;TO EQUAL 22701
 1697 005540 104000 HLT ;BAD=MR GOOD=CORRECT ANS
 1698 005542 022777 000000 173350 CMP #0,BRSLA ;LOOK AHEAD REG
 1699 005550 001401 BEQ +4 ;EQUAL 0
 1700 005552 104204 HLT ;LA
 1701 005554 005367 173424 DEC REPT ;LOOP THROUGH
 1702 005560 001360 BNE MRT4A ;RESYNC AREA
 1703
 1704 ;ONE MORE PULSE SHOULD CAUSE THE FIRST SECTOR PULSE
 1705
 1706 005562 104446 MCLK1 ;CLOCK MR WITH AN 11
 1707 005564 104420 MRCK ;CHECK MAINT REG FOR SECTOR PULSE
 1708 005566 032311 32311 ;MR SHOULD=32311
 1709 005570 104000 HLT ;MR=BAD GOOD=CORRECT ANS

MAINDEC-11 DERSC-B
DERSC8.P11 TST36 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 46

```

1710 005572 104450 MRT4B: MCLK0 ;CLOCK MR REG WITH A 1
1711 005574 104420 MRCK ;CHECK MAINT REG
1712 005576 022301 22301 ;TO EQUAL 22301
1713 005600 104000 HLT ;MR=BAD GOOD=CORRECT ANS

1714
1715 ;SECTOR FRACTION BITS IN LOOK-AHEAD REGISTER SHOULD BE CLEARED (EQUAL TO 00)
1716
1717 005602 017700 173312 MOV RSLA,BAD ;GET RSLA
1718 005606 010201 MOV R2,GOOD ;GET CORRECT ANS
1719 005610 020100 CMP GOOD,BAD ;IS THE RSLA REG CORRECT
1720 005612 001401 BEQ 1$ ;YES
1721 005614 104000 HLT ;RSLA=BAD GOOD=CORRECTANS

1722
1723 ;STEP THROUGH THE PREAMBLE AREA AND SECTOR DATA
1724 ;AREA WHILE CHECKING THE SECTOR FRACTION
1725
1726 005616 012767 000122 173360 1$: MOV #82.,REPT ;FOR FIRST FRACTION CHANGE
1727 005624 104422 MRT4C: MRCLOCK ;CLOCK MR REG WITH AN 11 AND A 1
1728 005626 017700 173266 MOV RSLA,BAD ;GET RSLA
1729 005632 010201 MOV R2,GOOD ;GET CORRECT ANS
1730 005634 020001 CMP BAD,GOOD ;IS RSLA CORRECT
1731 005636 001401 BEQ 1$ ;YES
1732 005640 104000 HLT ;BAD=RSLA GOOD=CORRECT ANS
1733 005642 005367 173336 1$: DEC REPT ;LOOP ON
1734 005646 001366 MRT4C PREAMBLE AREA

1735
1736 ;ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE
1737
1738 005650 104422 MRCLOCK ;CLOCK MR WITH AN 11 AND A 1
1739 005652 005202 INC R2 ;COUNT THE FRACTION
1740 005654 017700 173240 MOV RSLA,BAD ;GET RSLA
1741 005660 010201 MOV R2,GOOD ;GET CORRECT ANS
1742 005662 020001 CMP BAD,GOOD ;IS RSLA CORRECT?
1743 005664 001401 BEQ 2$ ;YES
1744 005666 104000 HLT ;RSLA=BAD GOOD=CORRECT ANS

1745
1746 ;FIRST FRACTION CHANGES AFTER 82 MAINT CLKS, THE REST
1747 ;CHANGE AFTER 20 MAINTENANCECLOCKS
1748
1749 005670 012767 000076 173306 2$: MOV #62.,REPT ;COUNT FOR WORDS IN A SECTOR
1750 005676 012767 000023 173302 MRT4D: MOV #19.,REPT1 ;COUNT FOR SECT FRACT TO CHANGE
1751 005704 104422 MRT4E: MRCLOCK ;CLOCK MR WITH AN 11 AND A 1
1752 005706 017700 173206 MOV RSLA,BAD ;GET RSLA
1753 005712 010201 MOV R2,GOOD ;GET CORRECT ANS
1754 005714 020100 CMP GOOD,BAD ;IS RSLA CORRECT?
1755 005716 001401 BEQ 1$ ;YES
1756 005720 104000 HLT ;RSLA=BAD GOOD=CORRECT ANS
1757 005722 005367 173260 1$: DEC REPT1 ;LOOP
1758 005726 001366 MRT4E

```

1759 :ONE MORE CLOCK TO CAUSE THE SECTOR FRACTION TO CHANGE

1760

1761 005730 104422
1762 005732 022702 007777 MRCLK
1763 005736 001472 CMP \$7777,R2 ;CLOCK MR WITH AN 11 AND A 1
1764 005740 005202 BEQ MRT4F ;AT THE LAST SECTOR-LAST FRACTION?
1765 005742 017700 173152 INC R2 YES, FINISH THE SECTOR
1766 005746 022777 000000 173152 MOV #RSLA,BAD
4\$: CMP #0,RSDT NO ADD 1 TO FRACTION
1767 005754 001431 BEQ 12\$ GET RSLA
1768 005756 032767 002000 173204 BIT #8BIT10,ONCEE IS THIS DRIVE INTERLEAVED?
1769 005764 001425 BEQ 12\$ NO
1770 HAS REPT GONE TO ZERO YET FOR THIS SECTOR?
1771 NO
1772 RSLA NOW POINTS TO NEXT INTERLEAVED
1773 SECTOR: BIT 9 IN ONCEE INDICATES WHETHER RSLA SHOULD NOW
BE BETWEEN 0000-3700(1)
OR 4000-7700(0).
1774 SHOULD RSLA BE BETWEEN 0000-3700?
1775 YES
1776 005774 001004 SET FOR NEXT PASS
1777 005776 052767 001000 173164
1778 006004 000406
1779 006006 042767 001000 173154 9\$: CLEAR FOR NEXT PASS
1780 006014 042702 004000 BIC #8BIT9,ONCEE
MAKE RSLA LESS THAN 4000
1781 006020 000404
1782 006022 062702 004000 10\$: ADD #4000,R2
1783 006026 162702 000100 SUB #100,R2 ;COMPENSATE FOR
1784 006032 042767 002000 173130 5\$: BIC #8BIT10,ONCEE
INTERLEAVING
1785 006040 010201 12\$: MOV R2,GOOD
GET CORRECT ANSWER FOR RSLA
1786 006042 020100 CMP GOOD,BAD
1787 006044 001401 BEQ 2\$ IS RSLA CORRECT
1788 006046 104000 HLT RSLA=BAD GOOD=CORRECT ANS
1789 006050 005367 173130 2\$: DEC REPT
1790 006054 001310 BNE MRT4D ;HAS SECTOR FRACTION REACHED 77?
;NO

1791 ;CHECK FOR END OF ONE SECTOR OR BEGINNING OF NEXT

1792

1793

1794 006056 010203 11\$: MOV R2,R3
1795 006060 042703 177700 BIC #177700,R3 ;CHECK SECTOR FRACTION
1796 006064 022703 000077 CMP #77,R3 ;END OF SECTOR?
1797 006070 001402 BEQ 3\$ YES
1798 006072 000167 177474 JMP MRT4B ;NO BEGINNING OF NEXT
1799 006076 012767 000012 173102 3\$: MOV #10,REPT1
SETUP LOOP TO FINISH
1800 006104 012767 000001 173072 MOV #1,REPT
1801 006112 052767 002000 173050 BIS #8BIT10,ONCEE
1802 006120 000167 177560 JMP MRT4E ;REPT HAS GONE TO ZERO FOR THIS SECTOR
;LOOP

1803

1804 006124 012767 000010 173052 MRT4F: MOV #8.,REPT
1805 006132 104422 1\$: MRCLK ;CLOCK MR WITH AN 11 AND A 1
1806 006134 017700 MOV #RSLA,BAD ;GET RSLA
1807 006140 010201 MOV R2,GOOD ;R2 SHOULD=7777
1808 006142 020100 CMP GOOD,BAD ;IS RSLA CORRECT-END OF DISK?
1809 006144 001401 BEQ 2\$ YES
1810 006146 104000 HLT RSLA=BAD GOOD=CORRECT ANS (7777)
1811 006150 005367 173030 2\$: DEC REPT
1812 006154 001366 BNE 1\$;FINISH
;LOOP

MAINDEC-11-DERSC-B
DERSCB.P11 TST36 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 48

1813 ;SECTOR AND FRACTION IS = TO 7777 TO INDICATE LAST WORD ON THIS TRACK
1814 ;RSLA SHOULD EQUAL 7700 ON ANOTHER MAINT CLOCK.

1816 006156 104422	172734	MRT4G: MRCLK	:CLOCK MR WITH AN 11 AND A 1
1817 006160 017700		MOV JRSLA,BAD	:GET RSLA
1818 006164 012701	007700	MOV \$7700,GOOD	:GET CORRECT ANS
1819 006170 020100		CMP GOOD,BAD	:IS RSLA CORRECT?
1820 006172 001401		BEQ 1\$:YES
1821 006174 104000		HLT	:RSLA=BAD GOOD=CORRECT ANS
1822 006176 104430		1\$: MRIND	:ISSUE AN INDEX PULSE TO CLEAR THE DRIVE
1823 006200 017700	172714	MOV JRSLA,BAD	:GET RSLA
1825 006204 005001		CLR GOOD	:GET CORRECT ANS
1826 006206 020100		CMP GOOD,BAD	:IS RSLA CORRECT?
1827 006210 001401		BEQ 2\$:YES
1828 006212 104000		HLT	:RSLA=BAD GOOD=CORRECT ANS
1829 006214 104420		2\$: MRCK	:CHECK MR REG
1830 006216 022701		22701	:TO EQUAL 22701
1831 006220 104000		HLT	:MR=BAD GOOD=CORRECT ANS

1832
 1833
 1834
 1835 006222 104400 **** TEST 37 ILLEGAL FUNCTION TEST ****
 1836
 1837
 1838
 1839
 1840
 1841
 1842
 1843
 1844
 1845
 1846 006224 104414 006226 042767 000040 172734 MRLF: CLRDK :CLEAR ALL THE DRIVE REGISTERS
 1847 006234 032767 000002 172726 BIC #BIT5,ONCEE :CLEAR CLOCK CNT FLAG
 1848 006242 001002 000003 BNE MRLFI :WAS THERE AN ERROR
 1849 006244 012702 MOV #3,R2 :YES DO NOT CHANGE "ILF" CODE
 1850 ;PUT DRIVE IN MAINTENANCE MODE :SETUP FIRST "ILF" CODE
 1851
 1852
 1853 006250 104416 006252 104420 MRLF1: MRDMO :PUT DRIVE INTO MAINT MODE
 1854 006254 022701 006256 104424 MRCK :CHECK MR REG TO
 1855 22701 :EQUAL 22701
 1856 ;INIT MAINT MODE (CLEAR MRSP)
 1857
 1858 ;ASSERT A MAINTENANCE MODE DISK "INDEX" PULSE
 1859
 1860 006260 104430 006262 010277 172612 MRLF2: MRIND :SEND "ILF" WITH THE "GO" BIT
 1861 017700 172620 MOV R2,RS5C51 :GET DRIVE STATUS REG
 1862 006266 150600 MOV RS5DS,BAD :GET CORRECT ANSWER
 1863 012701 CMP #150600,GOOD :IS RS5DS CORRECT?
 1864 020100 BEQ 15 :YES
 1865 001440 104402 006306 TYPE +2 :RSCIZ <15><12>"ILLEGAL FUNCTION CODE SENT TO DRIVE ="
 1866 006355 010267 172634 MOV R2,WORK :GET FUNCTION CODE
 1867 006362 016746 172630 MOV WORK,-(6) :PUT WORK ON STACK
 1868 006366 104406 TYPES :TYPE STACK IN OCTAL - SUPPRESS
 1869 006370 052767 000002 172572 BIS #BIT1,ONCEE :SET ERROR BIT SO ILLEGAL FUN DOESN'T CHANGE
 1870 006376 104000 HLT :RS5DS=BAD GOOD=CORRECT ANSWER
 1871 104040 HLT !DS
 1872
 1873
 1874 006402 042767 000002 172560 15: BIC #BIT1,ONCEE :CLEAR ERROR FLAG
 1875 017700 172500 MOV RSER,BAD :GET RSER
 1876 006410 012701 000001 MOV #1,GOOD :GET CORRECT ANSWER
 1877 020100 CMP GOOD,BAD :DID "ILF" SET IN RSER
 1878 006422 001404 BEQ 25 :YES
 1879 006424 052767 000002 172536 BIS #BIT1,ONCEE :SET ERROR BIT
 1880 006432 104000 HLT :RSER=BAD GOOD=CORRECT ANSWER
 1881 042767 000002 172526 25: BIC #BIT1,ONCEE :CLEAR ERROR FLAG

1882 ;CLEAR THE DRIVE FOR THE NEXT "ILF" CODE PASS
 1883 006442 104414 MRCILF: CLRDK :CLEAR ERRORS
 1884 006444 017700 172442 MOV #RSOS,BAD :GET RSOS REG
 1885 006450 012701 010600 MOV \$10600,GOOD :GET CORRECT ANS
 1886 006454 020100 CMP GOOD,BAD :DID "ATA" AND "ERR" CLEAR IN RSOS?
 1887 006456 001435 BEQ 1S :YES
 1888 006460 104402 006464 TYPE +2 :ASCIZ <15><12>"ATA AND ERR IN RSOS SHOULD CLEAR WITH I
 1889 006542 052767 000002 172420 BIS #BIT1,ONCEE :RSOS=BAD GOOD=CORRECT ANS
 1890 006550 104000 172330 HLT :CLEAR ERROR FLAG
 1891 006552 042767 000002 172410 1S: BIC #BIT1,ONCEE :GET RSER
 1892 006560 017700 172330 MOV #RSER,BAD :GET CORRECT ANS
 1893 006564 005001 CLR GOOD :DID ILF CLEAR IN RSER
 1894 006566 020100 CMP GOOD,BAD :YES
 1895 006570 001431 BEQ 2S :SET ERROR BIT
 1896 006572 052767 000002 172370 BIS #BIT1,ONCEE :ASCIZ <15><12>"ILF IN RSER SHOULD CLEAR WITH INIT"
 1897 006600 104402 006604 TYPE ,.+2 :RSER=BAD GOOD=CORRECT ANS
 1898 006652 104000 172306 2S: HLT :CLEAR ERROR BIT
 1899 006654 042767 000002 172306 BIC #BIT1,ONCEE ..;
 1900 ;GET NEXT ILLEGAL FUNCTION COE
 1901
 1902 006662 062702 000002 MRLF3: ADD #2,R2 :UPDATE ILF
 1903 006666 022702 000011 CMP #11,R2 :IS THIS A ILF CODE
 1904 006672 001773 000021 BEQ MRLF3 :NO-UPDATE IT
 1905 006674 022702 000021 CMP #21,R2
 1906 006700 001770 000031 BEQ MRLF3
 1907 006702 022702 000031 CMP #31,R2
 1908 006706 001765 000051 BEQ MRLF3
 1909 006710 022702 000051 CMP #51,R2
 1910 006714 001762 000061 BEQ MRLF3
 1911 006716 022702 000061 CMP #61,R2
 1912 006722 001757 000071 BEQ MRLF3
 1913 006724 022702 000071 CMP #71,R2
 1914 006730 001754 000101 BEQ MRLF3
 1915 006732 022702 000101 CMP #101,R2
 1916 006736 001402 000167 177304 BEQ ILFDON :FINISHED ALL ILF CODES GET OUT
 1917 006740 000167 177304 JMP MRLF1 :START NEXT ILF FUNCTION
 1918 006744

ILFDON:

1919 ;*****
 1920 ;TEST 40 TEST NO-OP CODES 1 AND 21
 1921 ;*****
 1922 006744 104400 ;TST40: SCOPE
 1923 ;*****
 1924 ;MODULE TESTED M7759
 1925 006746 104414 MROP: CLR0K ;CLEAR ALL DRIVE REGISTERS
 1926 006750 042767 000004 172212 BIC #BIT2,ONCEE ;CLEAR ERROR FLAG
 1927 006756 104416 MR0MD ;PUT DRIVE INTO MAINT MODE
 1928 006760 104420 MRCK ;CHECK MR REG TO
 1929 006762 022701 2270: EQUAL 22701
 1930 006764 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 1931 006766 032767 000010 172174 BIT #BIT3,ONCEE ;TESTING CODE I
 1932 006774 001031 BNE 35 ;NO CODE 21
 1933 006776 012777 000001 172074 MOV \$1,RS0CS1 ;LOAD NO-OP FUNCTION
 1934 007004 012767 000001 172204 MOV \$1,WORK ;LOAD NO-OP FUNCTION
 1935 007012 005777 172076 TST 0RSER ;ANY ERRORS
 1936 007016 001403 BEQ 1\$;NO
 1937 007020 004767 012114 JSR PC,NOPERR ;TYPE IT
 1938 007024 104040 HLT !DS ;TYPE ERROR
 1939 007026 022777 010600 172056 1\$: CMP \$10600,RS0SDS ;IS RS0SDS CORRECT
 1940 007034 001403 BEQ 2\$;YES
 1941 007036 004767 012076 JSR PC,NOPERR ;RS0SDS SHOULD
 1942 007042 104040 HLT !DS ;EQUAL 10600
 1943 007044 042767 000004 172116 2\$: BIC #BIT2,ONCEE ;CLEAR ERROR FLAG
 1944 ;TEST NO-OP FUNCTION CODE 21
 1945 ;*****
 1946 007052 052767 000010 172110 BIS #BIT3,ONCEE ;TEST TESTING CODE 21 FLAG
 1948 007060 012767 000021 172130 3\$: MOV \$21,WORK ;LOAD CODE 21
 1949 007066 012777 000021 172004 MOV \$21,RS0CS1 ;LOAD FUNCTION
 1950 007074 005777 172014 TST 0RSER ;ANY ERRORS?
 1951 007100 001403 BEQ 4\$;NO
 1952 007102 004767 012032 JSR PC,NOPERR ;YES, TYPE ERROR
 1953 007106 104040 HLT !DS ;ERROR DURING NO-OP FUNCTION
 1954 007110 022777 010600 171774 4\$: CMP \$10600,RS0SDS ;IS RS0SDS CORRECT
 1955 007116 001403 BEQ 5\$;YES
 1956 007120 004767 012014 JSR PC,NOPERR ;TYPE ERROR
 1957 007124 104040 HLT !DS ;RS0SDS SHOULD=10600
 1958 007126 042767 000014 172034 5\$: BIC \$14,ONCEE ;CLEAR TEST BITS

1959
 1960
 1961
 1962 007134 104400 ;*****
 1963 ;TEST 41 TEST NO-OP FUNCTION WITH ERROR BITS SET
 1964 ;*****
 1965 ;TST41: SCOPE
 1966 ;*****
 1967 ;MODULE TESTED M7759
 1968 ;MROPER: CLRDK
 1969 ;MRDMD
 1970 ;MRCK
 1971 ;22701
 1972 ;INIT MAINT MODE (CLEAR MRSP)
 1973 ;SEND INDEX PULSE
 1974 007136 104414 ;CLEAR ALL REGISTERS
 1975 007140 104416 ;PUT DRIVE INTO MAINT MODE
 1976 007142 104420 ;CHECK MR REG
 1977 007144 022701 ;TO EQUAL 22701
 1978 007146 104424 ;INIT MAINT MODE (CLEAR MRSP)
 1979 007148 104430 ;SEND INDEX PULSE
 1980 007150 104430 ;LOAD RSER WITH ERRORS
 1981 007152 012777 177777 171734 ;GET DRIVE UNDER TEST
 1982 007160 116701 172002 ;GET RSAS REG
 1983 007164 017700 171726 ;DID ATA BIT SET CAUSED BY ERROR
 1984 007170 020100 ;YES
 1985 007172 001427 ;.ASCIZ <15><12>"SET ERRORS IN RSER-RSAS IS INCORRECT"
 1986 007174 104402 007200 ;RSAS=BAD GOOD=CORRECT ANS
 1987 007176 104000 ;SETUP FOR NO-OP CODE 1
 1988 007178 012767 000001 171736 ;TESTING CODE 21?
 1989 007179 032767 000010 171702 ;YES
 1990 007180 001004 ;SEND NO-OP CODE 1
 1991 007182 012777 000001 171602 ;CHECK FOR ERRORS
 1992 007184 000406 ;SETUP FOR CODE 21
 1993 007186 012777 000021 171710 ;SENT NO-OP CODE 21
 1994 007188 007306 000021 171564 ;GET RSER REG
 1995 007190 012770 177017 ;GET CORRECT ANS
 1996 007192 020100 ;DID RSER CHANGE WITH NO-OP
 1997 007194 001411 ;NO
 1998 007196 104402 007334 ;.ASCIZ <15><12>"RSER "
 1999 007200 004767 011664 ;RSER=BAD GOOD=CORRECT ANS
 2000 007202 104000 ;GET RSAS
 2001 007204 017700 171540 ;GET CORRECT ANS
 2002 007206 116701 171604 ;IS RSAS CORRECT
 2003 007208 020100 ;YES
 2004 007210 007362 001411 ;.ASCIZ <15><12>"RSAS "
 2005 007212 004767 011626 ;TYPE ERROR
 2006 007214 104000 ;RSAS=BAD GOOD=CORRECT ANS
 2007 007216 017700 171476 ;GET RSDS
 2008 007218 012701 150600 ;GET CORRECT ANS
 2009 007220 020100 ;DID RSDS CHANGE
 2010 007222 001411 ;NO
 2011 007224 104402 007430 ;.ASCIZ <15><12>"RSDS "
 2012 007226 004767 011570 ;TYPE ERROR
 2013 007228 104000 ;RSDS=BAD GOOD=CORRECT ANS
 2014 007230 032767 000010 171514 6S: ;TESTING CODE 21
 2015 007232 001005 75 ;YES, GET OUT
 2016 007234 007446 000010 171504 ;SET CODE 21 FLAG
 2017 007236 052767 177446 ;TEST CODE 21
 2018 007238 000167 171472 7S: ;DONE CLEAR FLAG AND CONT.

2012
2013
2014
2015 007476 104400
2016
2017
2018
2019
2020
2021
2022
2023
2024 007500 104414
2025 007502 052767 000040 171460
2026 007510 104416
2027 007512 104420
2028 007514 022701
2029 007516 104 24
2030 007520 104 30
2031 007522 0127 7
2032 007530 022777 000003 171360
2033 007536 001403
2034 007540 012777 000041 171342
2035 007546 012777 000031 171324
2036 007554 104426
2037 007556 030400
2038 007560 104000
2039
2040 007562 012767 010643 171414
2041 007570 104422
2042 007572 104426
2043 007574 030400
2044 007576 104000
2045 007600 005367 171400
2046 007604 001371
2047
2048 007606 104446
2049 007610 104426
2050 007612 110600
2051 007614 104000
2052 007616 022777 104230 171254
2053 007624 001401
2054 007626 104140
2055 007630 016777 171330 171260 25:
2056 007636 005777 171254
2057 007642 001401
2058 007644 104140
2059 007646 022777 004230 171224 35:
2060 007654 001401
2061 007656 104140

TEST 42
BLOCK SEARCH TEST 1

TST42: SCOPE

MODULE TESTED: M7759, M7754, M7771, M7770
A DRIVE SEARCH FUNCTION IS GIVEN TO THE DRIVE FOR SECTOR 3.
(SECTOR 41, IF SECTOR INTERLEAVING IS ENABLED) THE
POSITIONING IN PROGRESS BIT (PIP) AND THE DRIVE READY BIT
(DRY) IN THE DRIVE STATUS REGISTER (RSDS) ARE CHECKED. THE
ADDRESS CONFIRM BIT (AC) IS ALSO CHECKED.

MRSRCH: CLROK
BIS
MRDMO
MRCK
22701
MRINT
MRIND
MOV #3,
CMP \$0,
BEQ 45
MOV #41,
MOV #31,
DSCK
30400
HLT

#BITS,ONCEE
#BIT5,
MRDMO
MRCK
22701
MRINT
MRIND
#3,2RSDA
#0,2RSDT
45
#41,2RSDA
#31,2RSCS1

CLEAR ALL REGISTERS
SET CLOCK FLAG
PUT DRIVE INTO MAINTENANCE MODE
CHECK MR REG
TO EQUAL 22701
INIT MR REG (CLEAR MRSP)
CLOCK INDEX PULSE IN RSMR
DO A SEARCH FOR SECTOR 3 OR 41
INTERLEAVED?
NO SECTOR 3
YES SECTOR 41
LOAD SEARCH COMMAND (M7759)
CHECK RSDS
TO EQUAL 30400
PIP SHOULD BE SET AND DRY SHOULD
BE 0 FOR A DRIVE SEARCH CMD
STEP THROUGH 3 SECTORS
CLOCK MR
RSDS SHOULD NOT
CHANGE TILL CLOCKING IS COMPLETED
TO REACH SECTOR 3
KEEP CLOCKING TILL
SECTOR 3 HAS BEEN REACHED
STEP THROUGH 3 SECTORS
CLOCK MR
RSDS SHOULD NOT
CHANGE TILL CLOCKING IS COMPLETED
TO REACH SECTOR 3
KEEP CLOCKING TILL
SECTOR 3 HAS BEEN REACHED
NOTE ADD ONE MORE CLOCK PULSE TO LOOP COUNTER
MCLK1
DSCK
110600
HLT

#10643,REPT
MRCLK
DSCK
30400
HLT
DEC
BNE 1S
REPT
1S

CLOCK MR REG
CHECK FOR "ATA" AND "DRY"
TO BE SET IN RSDS FOR
SEARCH FUNCTION SHOULD BE COMPLETED
SET RSCS1
SC IN RSCS1 SHOULD SET BECAUSE OF
COMPLETED SEARCH FUNCTION
CLEAR ATA
DID ATA CLEAR BY WRITING INTO IT?
YES
RSAS SHOULD=0
DID SC CLEAR BY CLEARING
"ATA" YES
NO

15:
171400
104230 171254
BEQ 25
HLT !DS!AS
MOV UNITSV,2RSAS
TST 2RSAS
BEQ 35
HLT !DS!AS
CMP #4230,2RSCS1
BEQ +4
HLT !DS!AS

34:INDEC-11-DERSC-B
DERSC8.P11 TST43RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC
BLOCK SEARCH TEST 2

MACY11 27(732) 04-OCT-76 12:56 PAGE 54

2062
 2063
 2064
 2065 007660 10440C
 2066
 2067
 2068
 2069
 2070
 2071
 2072
 2073 007662 104414
 2074 007664 052767 000040 171276
 2075 007672 104416
 2076 007674 104420
 2077 007676 022701
 2078 007700 104424
 2079
 2080 007702 104430
 2081 007704 104420
 2082 007706 022701
 2083 10 104000
 2084
 2085 12 012767 001000 171264
 2086 052767
 2087 104446
 2088 104420
 2089 032711
 2090 104000
 2091 104450
 2092 104420
 2093 022701
 2094 007742
 2095 007744
 2096 007746 005367
 2097 007752 001365
 2098 007754 104446
 2099 007756 104420
 2100 007760 032311
 2101 007762 104000
 2102 007764 104450
 2103 007766 104420
 2104 007770 022301
 2105 007772 104000
 2106 007774 012767 000100 171202
 2107 010002 104422
 2108 010004 005367 171174
 2109 010010 001374
 2110 010012 012777 000031 171060 4S:
 2111 010020 104425
 2112 010022 030400
 2113 010024 104000
 2114
 2115 010026 012767 021506 171150

TEST 43
 BLOCK SEARCH TEST 2
 TST43: SCOPE

MODULE TESTED: M7759, M7754, M7771, M7770
 THIS TEST INITIALIZES A BLOCK SEARCH FUNCTION FOR SECTOR 0, WHEN THE DRIVE
 IS CURRENTLY AT THE DESIRED SECTOR. THE BLOCK SEARCH FUNCTION
 SHOULD NOT BE COMPLETED UNTIL THE DRIVE MAKES A COMPLETE REVOLUTION
 AND REACHES THE BEGINNING OF THE DESIRED SECTOR.

MRSRC: CLR0K BIS #BITS,ONCEE ;CLEAR ALL REGISTERS
 MR0MO MRCK 22701 ;SET CLOCK FLAG
 MRINT ;PUT DRIVE INTO MAINTENANCE MOE
 ;CHECK MR REG
 ;TO EQUAL 22701
 ;INIT MR REG (CLEAR MRSP)

;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 MRIND MRCK 22701 ;CHECK MR REG TO EQUAL
 HLT ;22701

;STEP THRU RESYNC PERIOD
 MOV #512,REPT ;TYPE OUT CLOCK COUNT IF AN ERROR OCCURS
 BIS #BITS,ONCEE ;CLOCK MR REG
 MRR1: MCLK1 ;CHECK FOR
 MRCK ;CORRECT DATA
 32711 ;MR = BAD GOOD = CORRECT DATA
 HLT ;CLOCK MR REG
 MCLK0 ;CHECK FOR
 MRCK ;CORRECT DATA
 22701 ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
 HLT ;FINISH LOOPING
 DEC REPT ;THROUGH RESYNC PERIOD
 BNE MRR1 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE SP = 0

MCLK1 ;CLOCK MR REG
 MRCK ;MR SHOULD
 32311 ;EQUALS 32311
 HLT ;MR=BAD GOOD=CORRECT ANSWER
 MCLK0 ;CLOCK MR REG
 MRCK ;CHECK MR
 22301 ;TO EQUAL 22301
 HLT ;MR=BAD GOOD=CORRECT ANSWER
 MOV #100,REPT ;STEP INTO SECTOR 0
 MRCLK ;CLOCK MR REG
 DEC ;DO 100 TIMES
 BNE 2S ;DONE YET? NO BR
 2S: REPT ;LOAD SEARCH COMMAND (M7759) FOR SECTOR 0
 DSCK ;CHECK RSDS
 30400 ;TO EQUAL 30400
 HLT ;PIP SHOULD BE SET AND DRY SHOULD
 ;BE 0 FOR A DRIVE SEARCH CMD
 MOV #21506,REPT ;STEP 3 SECTORS BEYOND SECTOR 0

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 55
BLOCK SEARCH TEST 2

MAINDEC-11-DERSC-9 MACY11 27(732) 04-OCT-76 12:56 PAGE 56
 DERSCB.P11 TST44 RS:1-RSC3 MAINTENANCE MODE DIAGNOSTIC DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)

```

2169 ***** TEST 44 ***** DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSCS1)
2170
2171
2172 C10216 104400
2173
2174 :MODULE TESTED M7759, M7755, M7770
2175 :RMR ERROR IS CAUSED BY WRITTING INTO RSCS1 WHILE DOING A BLOCK SEARCH FUNCTION
2176 :CHECK RMR DECODER, E12, M7755, IF THIS TEST FAILS
2177
2178 010220 104414
2179 010222 042767 000040 170740 RMRC1: CLR0K      :CLEAR ALL DRIVE REGISTERS
2180 010230 104416 BIC      #BITS,ONCEE :CLEAR CLK CNT FLAG
2181 010232 104420 MRMO     MRMO :PUT DRIVE INTO MAINT MODE
2182 010234 022701 MRCK     22701 :CHECK MR REG TO
2183 010236 104424 MRINT    MRINT :EQUAL 22701
2184 010240 012777 000001 170642 MOV      #1,RSDA :INIT MAINT MODE (CLEAR MRSP)
2185 010246 012777 000031 170624 MOV      #31,RSCS1 :LOAD RSDA
2186 010254 104426 DSCK     30400 :LOAD BLOCK SEARCH FUNCTION
2187 010256 030400 30400 :CHECK RSDS
2188 010260 104000 HLT     :TO EQUAL 30400
2189
2190
2191 010262 012777 000011 170610 MOV      #11,RSCS1 :DRY IN RSDS SHOULD BE
2192
2193
2194
2195
2196 010270 017700 170620
2197 010274 012701 000004
2198 010300 020100
2199 010302 001410
2200 010304 104402 021305
2201 010310 104402 010314
2202 010322 104000
2203 010324 104426
2204 010326 150600
2205 010330 104000
2206 010332 022777 104230 170540
2207 010340 001401
2208 010342 104040
2209
2210
2211 010344 022777 000001 170536 2S: CMP      #1,RSDA :RSCIZ "RSCS1"
2212 010352 001401 BEQ      4S :RSER=BAD GOOD=CORRECT ANS
2213 010354 104004 HLT      !DA :GET CORRECT ANS
2214 010356 104414 4S: CLR0K    :DID RMR SET IN RSER?
2215 010360 005777 170530 TST      :YES
2216 010364 001401 BEQ      3S :RSER=BAD GOOD=CORRECT ANS
2217 010366 104040 HLT      !DS :DID CORRECT BITS SET IN RSCS1
2218
2219 010370 022777 004200 170502 3S: CMP      #4200,RSCS1 :YES
2220 010376 001401 BEQ      +4 :RSCS1 SHOULD=1G+230
2221 010400 104040 HLT      !DS :RSDS SHOULD=150600
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2598
2599
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2698
2699
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2798
2799
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2898
2899
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2998
2999
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3098
3099
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3298
3299
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3
```

MAINDEC-11-DERSC-B
DERSCB.P11 TST45 RS11-REG3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 57

```

2222 : **** TEST ****
2223 : TEST 45          DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSOA)
2224 : ****
2225 010402 104400      TST45: SCOPE
2226
2227 : MODULE TESTED M/755 M7759 M7770
2228 : RMR ERROR IS CAUSED BY WRITTING INTO RSOA WHILE DOING A BLOCK SEARCH FUNCTION
2229
2230 010404 104414      RMRC2: CLRDRK
2231 010406 104416      MRDMD
2232 010410 104420      MRCK
2233 010412 022701      22701
2234 010414 104424      MRINT
2235 010416 012777      000001 170464      MOV    $1,RSOA
2236 010424 012777      000031 170446      MOV    $31,RSCS1
2237 010432 104426      DSCK
2238 010434 030400      30400
2239 010436 104000      HLT
2240
2241
2242 010440 005077 170444      CLR    RSQA
2243
2244
2245
2246
2247 010444 017700 170444      MOV    RSER,BAD
2248 010450 012701 000004      MOV    #4,GOOD
2249 010454 020100      CMP    GOOD,BAD
2250 010456 001410      BEQ    1S
2251 010460 104402 021305      TYPE   .TRMR
2252 010464 104402 010470      TYPE   ..+2
2253 010476 104000      HLT
2254 010500 104426      DSCK
2255 010502 150600      150600
2256 010504 104000      HLT
2257 010506 022777 104230 170364      CMP    $104230,RSCS1
2258 010514 001401      BEQ    2S
2259 010516 104040      HLT    !DS
2260
2261
2262 010520 022777 000001 170362 2S:      CMP    $1,RSOA
2263 010526 001401      BEQ    4S
2264 010530 104004      HLT    'DA
2265 010532 104414      CLRDRK
2266 010534 005777 170354      TST    RSER
2267 010540 001401      BEQ    3S
2268 010542 104040      HLT    !DS
2269
2270 010544 022777 004200 170326 3S:      CMP    #4200,RSCS1
2271 010552 001401      BEQ    +4
2272 010554 104040      HLT    !DS
2273

```

DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSOA)

TST45: SCOPE

MODULE TESTED M/755 M7759 M7770

RMR ERROR IS CAUSED BY WRITTING INTO RSOA WHILE DOING A BLOCK SEARCH FUNCTION

RMRC2: CLRDRK

MRDMD

MRCK

22701

MRINT

MOV \$1,RSOA

MOV \$31,RSCS1

DSCK

30400

HLT

CLR RSQA

THIS SHOULD CAUSE AN RMR

ERROR FOR DRIVE WAS BUSY

WHEN COMMAND WAS GIVEN

GET RSER REG

GET CORRECT ANSWER

DID RMR SET IN RSER?

YES

ASCIIZ "RSOA"

RSER=BAD GOOD=CORRECT ANSWER

CHECK RSDS TO

EQUAL 150600

RSDS=BAD GOOD=CORRECT ANSWER

DID CORRECT BITS SET IN RSCS1

YES

RSCS1 SHOULD=104230

RSDS SHOULD=150600

RSER SHOULD=4

DID CLR CLEAR RSOA

NO

RSOA SHOULD=1

CLEAR ALL REGISTERS

RSER SHOULD CLEAR

RSER OK

RSER SHOULD=0 FOR THE

CLEAR BIT WAS LOADED IN RSCL2

RSCL1 SHOULD=4200 FOR THE

CLEAR BIT WAS LOADED IN RSCL2

RSCL1 SHOULD=4200

F05

MAINDEC-11-DERSC-B RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 58
DERSCB.P11 TST46 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)

```

2274 ***** TEST 46 ***** DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSER)
2275
2276
2277 010556 104400
2278
2279
2280 ;MODULE TESTED M7759, M7755, M7770
2281 ;RMR ERROR IS CAUSED BY WRITTING INTO RSER WHILE DOING A BLOCK SEARCH FUNCTION
2282 ;CHECK RMR DECODER, E12-M7755, IF THIS TEST FAILS.
2283
2284 010560 104414 RMRC3: CLRDK
2285 010562 042767 000040 170400 BIC $BITS,ONCEE
2286 010570 104416 MRDMO
2287 010572 104420 MRCK
2288 010574 022701 22701
2289 010576 104424 MRINT
2290 010600 012777 000001 170302 MOV $1,RSDA
2291 010606 012777 000031 170264 MOV $31,RS SCSI1
2292 010614 104426 DSCK
2293 010616 030400 30400
2294 010620 104000 HLT
2295
2296
2297 010622 012777 177777 170264 MOV $-1,RSER
2298
2299
2300
2301 010630 012700 170260 MOV RSER,BAD
2302 010634 012701 000004 MOV $4,GOOD
2303 010640 020100 CMP GOOD,BAD
2304 010642 001410 BEQ 15
2305 010644 104402 021305 TYPE ,TRMR
2306 010650 104402 010654 TYPE ,+2
2307 010662 104000 HLT
2308 010664 104426 DSCK
2309 010666 150600 150600
2310 010670 104000 HLT
2311 010672 022777 104230 170200 CMP $104230,RS SCSI1
2312 010700 001401 BEQ 45
2313 010702 104040 HLT !DS
2314
2315
2316 010704 104414 4S: CLRDK
2317 010706 005777 170202 TST RSER
2318 010712 001401 BEQ 3S
2319 010714 104040 HLT !DS
2320
2321 010716 022777 004200 170154 3S: CMP $4200,RS SCSI1
2322 010724 001401 BEQ +4
2323 010726 104040 HLT !DS

```

2324 ;*****
 2325 ;TEST 47 DISK REGISTER MODIFIED REFUSED (RMR) ERROR TEST (RSAS)
 2326 ;*****
 2327 010730 104400 ;TST47: SCOPE
 2328 ;MODULE TESTED: M7759, M7755, M7770
 2329 ;RMR ERROR SHOULD NOT SET BY WRITTING INTO RSAS WHILE DOING A BLOCK SEARCH FUNCTION
 2330 ;IF TEST FAILS, CHECK RMR DECODER E12-M7755.
 2331
 2332 010732 104414 RMRC4: CLRDK :CLEAR ALL DRIVE REGISTERS
 2333 010734 104416 MRDMO :PUT DRIVE INTO MAINT MODE
 2335 010736 104420 MRCK :CHECK MR REG TO
 2336 010740 022701 22701 EQUAL 22701
 2337 010742 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
 2338 010744 012777 000001 170136 MOV #1,RS0A :LOAD RS0A
 2339 010752 012777 000031 170120 MOV #31,RS1CS1 :LOAD BLOCK SEARCH FUNCTION
 2340 010760 104426 DSCK :CHECK RS0S
 2341 010762 030400 30400 :TO EQUAL 30400
 2342 010764 104000 HLT :DRY IN RS0S SHOULD BE
 2343 :Cleared FOR DRIVE WAS
 2344 :ISSURED A BLOCK SEARCH FUNCTION
 2345 :RS0S=BAD GOOD=CORRECT ANS
 2346 010766 005077 170124 CLR RSAS :WRITE INTO ATTENTION SUMMARY REGISTER
 2347 :SHOULD BE NO RMR ERROR BECAUSE
 2348 :WRITING RSAS IS ALLOWED ANYTIME.
 2349 010772 017700 170116 MOV RSER,BAD :GET RSER REG
 2350 010776 012701 000000 MOV #0,GOOD :GET CORRECT ANS
 2351 011002 020100 CMP GOOD,BAD :DID RMR SET IN RSER?
 2352 011004 001435 BEQ 15 :NO
 2353 011006 104402 011012 TYPE ..+2 :ASCIZ <15><12>"RMR ERROR SHOULD NOT SET WHILE WRITING
 2354 011076 104000 HLT :RSER=BAD GOOD=CORRECT ANS
 2355 011100 104426 DSCK :CHECK RS0S TO
 2356 011102 030400 30400 EQUAL 30400
 2357 011104 104000 HLT :RS0S=BAD GOOD=CORRECT ANS
 2358 011106 022777 004231 167764 CMP #4231,RS1CS1 :DID CORRECT BITS SET IN RS1CS1
 2359 011114 001401 BEQ 45 :YES
 2360 011116 104040 HLT :RS1CS1 SHOULD=4231
 2361 :RS0S SHOULD=30400
 2362 :RSER SHOULD=0
 2363 011120 104414 4S: CLRDK :CLEAR ALL REGISTERS
 2364 011122 005777 167766 TST RSER :RSER SHOULD CLEAR
 2365 011126 001401 BEQ 35 :RSER OK
 2366 011130 104040 HLT :RSER SHOULD=0 FOR THE
 2367 :CLEAR BIT WAS LOADED IN RS1CS2
 2368 011132 022777 004200 167740 3S: CMP #4200,RS1CS1 :RS1CS1 SHOULD=4200 FOR THE
 2369 011140 001401 BEQ 44 :CLEAR BIT WAS LOADED IN RS1CS2
 2370 011142 104040 HLT :RS1CS1 SHOULD=4200

2371
 2372 ;*****
 2373 ;TEST 50 DRIVE SELECT TEST
 2374 011144 104400 ;*****
 2375 ;*****
 2376 ;*****
 2377 ;*****
 2378 ;*****
 2379 ;*****
 2380 ;*****
 2381 ;*****
 2382 ;*****
 2383 ;*****
 2384 011146 104414 MROSEL: CLR0K ;CLEAR ALL REGISTERS
 2385 011150 104416 MR0MD ;PUT DRIVE INTO MAINT MODE
 2386 011152 104420 MRCK ;CHECK MAINT REG
 2387 011154 022701 22701 ;TO EQUAL 22701
 2388 011156 104424 MRINT ;INITIALIZE MAINT MODE (CLEAR MRSP)
 2389 ;BY SENDING 2 CLOCK PULSES
 2390 011160 012777 177777 167722 MOV #1, JRSDA ;LOAD DISK ADDR REG OF DRIVE UNDER TEST
 2391 ;*****
 2392 ;SEARCH FOR NON EXISTENT DRIVES
 2393 011166 012767 000401 170022 MOV #401, WORK
 2394 011174 005001 CLR GOOD
 2395 011176 010177 167700 1S: MOV GOOD, JRSCS2 ;LOAD UNIT NO
 2396 011202 005777 167706 TST JRSER ;IS THIS A NED?
 2397 011206 032777 010000 167666 BIT #BIT12, JRSCS2 ;IS THIS A NED?
 2398 011214 001005 BNE 2S ;FOUND NED
 2399 011216 005201 INC GOOD ;UPDATE UNIT NUMBER
 2400 011220 006167 ROL WORK ;KEEP LOOKING FOR NED
 2401 011224 103460 BCS NEDON ;COULD NOT FIND ANY NON EXISTENT DRIVES
 2402 011226 000763 BR 1S ;LOOK FOR NED
 2403 011230 012777 004000 167642 2S: MOV #4000, JRSCS1 ;CLEAR NED
 2404 011236 010167 167760 MOV GOOD, WORK1 ;SAVE NED NUMBER
 2405 011242 010177 167634 MOV GOOD, JRSCS2 ;LOAD UNIT # OF NED INTO RSCS2
 2406 011246 005077 167636 CLR JRSDA ;WRITE INTO A NON EXISTENT DRIVE REG
 2407 ;THIS SHOULD CAUSE NED TO
 2408 ;SET IN RSCS2
 2409 ;GET RSCS2
 2410 011252 017700 167624 MOV JRSCS2, BAD
 2411 011256 052701 010100 BIS #10100, GOOD ;PUT CORRECT ANS IN GOOD
 2412 ;BY SETTING NED AND IR
 2413 011262 020100 CMP GOOD, BAD ;IS RSCS2 CORRECT?
 2414 011264 001401 BEQ .+4 ;YES
 2415 011266 104000 HLT ;RSCS2=BAD GOOD=CORRECT ANS
 2416 ;*****
 2417 011270 022777 160200 167602 CMP #160200, JRSCS1 ;IS CS1 CORRECT
 2418 011276 001401 BEQ .+4 ;YES
 2419 011300 104004 HLT ;THE SHOULD BE SET IN CS1 BECAUSE
 2420 ;OF NED ERROR IN RSCS2
 2421 ;RSCS1 SHOULD=160200

MAINDEC-11-DERSC-B
DERSCB.P11 TST50 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 61

2422	011302	005777	167610		TST	RSAS	DID ANY ATTENTION BITS SET?
2423	011306	001401			BEQ	+4	NO
2424	011310	104100			HLT	:AS	NO ATTENTION BITS SHOULD BE SET
2425	011312	112777	000100	167614	MOV	\$100, RSACS1B	CLEAR TRE
2426	011320	032777	010000	167554	BIT	\$NED, RSACS2	DID NED CLEAR
2427	011326	001401			BEQ	+4	YES
2428	011330	104040			HLT	:DS	NED DID NOT CLEAR IN RSACS2
2429							BY CLEARING TRE BIT IN RSACS1
2430	011332	016777	167624	167542	MOV	UNNUM, RSACS2	LOAD CORRECT UNIT NUMBER
2431	011340	022777	177777	167542	CMP	\$-1, RSADA	DID RSADA GET MODIFIED
2432							WHILE WRITING INTO A NON
2433							EXISTENT DRIVE?
2434	011346	001443			BEQ	NNOD	NO
2435	011350	104004			HLT	:DA	RSADA SHOULD = -1
2436	011352	016700	167644		MOV	WORK1, BAD	IT GOT MODIFIED WHILE WRITING
2437	011356	016701	167600		MOV	UNNUM, GOOD	INTO A NED
2438	011362	104000			HLT		GOOD=DRIVE UNDER TEST
2439	011364	000434			BR	NNOD	BAD=NON EXISTENT DRIVE THAT WAS
2440							IN RSACS2 WHEN RSADA GOT MODIFIED
2441	011366	032767	010000	167574	NEDDON:	BIT	WAS THIS TYPED BEFORE?
2442	011374	001030			BNE	NNOD	YES
2443	011376	104402	011402		TYPE	+2	ASCIZ <15><12>"COULD NOT FIND A NON-EXISTENT DRIVE"
2444	011450	052767	010000	167512	BIS	\$BIT12,ONCEE	SET TYPED MESSAGE FLAG
2445	011456				NNOD:		

2446
 2447
 2448
 2449 011456 104400 ;*****
 2450 ;TEST 51 MAINTENANCE MODE WRITE TEST
 2451 ;*****
 2452 ;TST51: SCOPE
 2453 ;
 2454 ;MODULE TESTED: M7771, M7753, M7751
 2455 ;THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR
 2456 ;WRITE TEST. WE ARE TESTING THE COMPLETE DATA PATH FOR A DATA
 2457 ;TRANSFER TO THE DISK. MILLER ENCODED DATA TO BOTH SURFACES IS
 2458 ;CHECKED ALONG WITH CORRECT GENERATION OF THE CRC WORD AT THE END
 2459 ;OF THE SECTOR. INDEX PULSES, RESYNC, TIMING PREAMBLE, AND SECTOR
 2460 ;PULSES ARE ALSO CHECKED.
 2461 011460 012767 001602 167456 MRWRT: MOV #1602,FLAG2 ;SET TEST FLAG
 2462 011466 104414 CLRDK ;CLEAR DRIVE REGISTERS
 2463 011470 012767 000040 167472 MOV #40,ONCEE ;SETUP TEST FLAGS
 2464 011476 104430 MRIND ;SEND INDEX PULSE TO MR REG
 2465 011500 104420 MRCK ;CHECK MR REG
 2466 011502 022701 22701 ;TO EQUAL 22701
 2467 011504 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 2468 ;BY SENDING 2 CLOCK PULSES
 2469 ;
 2470 ;FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
 2471 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
 2472 ; :A WORD OF ALL 1'S
 2473 ; :FLOATING 1'S PATTERN (16 WORDS)
 2474 ; :A PATTERN OF 146314 (46 WORDS)
 2475 011506 012702 026666
 2476 011512 005022 CLR ;GET LOCATION OF OUTBUF
 2477 011514 012722 177777 MOV (R2)+ ;CLEAR 1ST LOCATION
 2478 011520 005003 CLR ;2ND WORD OF ALL ONES
 2479 011522 000261 SEC ;CLEAR WORK LOC TO GENERATE
 2480 011524 006103 ROL ;A PATTERN OF FLOATING ONES
 2481 011526 103402 BCS ;GET PATTERN
 2482 011530 010322 MOV R3 ;DONE GET OUT
 2483 011532 000774 BR ;FILL BUFFER
 2484 011534 012703 000056 15: MOV #46.,R3 ;CONT
 2485 011540 012704 146314 25: MOV #146314,R4 ;FILL REMAINING PORTION OF
 2486 011544 010422 MOV R4,(R2)+ ;BUFFER WITH A PATTERN OF 146314
 2487 011546 005303 DEC R3 ;LOAD BUFFER
 2488 011550 001375 BNE 35 ;DONE YET?
 2489 ;NO
 2490 ;
 2491 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) TO SECTOR 0
 2492 011552 012777 026666 167326 MOV \$INBUF,DRSBA ;LOAD BUS ADDR REG
 2493 011560 012777 177700 167316 MOV #177700,DRSWC ;LOAD WORD COUNT REG
 2494 011566 012777 000061 167304 MOV #61,DRSCSI ;LOAD WRITE COMMAND
 2495 011574 104454 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
 2496 ;TO CLEAR OUT COUNTERS AND REGISTERS
 2497 ;THAT OTHERWISE COULD NOT BE CLEARED.
 2498 011576 104220 HLT !MR ;COULD NOT SET SECTOR PULSE (0)
 2499 011600 104456 SPASS ;CLOCK MR REG SP = 1

2500 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 2501 011602 104430 MRIND
 2502 011604 104420 MRCK
 2503 011606 020501 20501 ,CHECK MR REG TO EQUAL
 2504 011610 104000 HLT ;20501 FOR A
 ;WRITE COMD HAS BEEN ISSUED
 2505
 2506 ;STEP THRU RESYNC PERIOD
 2507 011612 012767 001000 167364 MOV #512.,REPT
 2508 011620 052767 000040 167342 8IS #BITS,ONCEE MRWRT1: MCLK1 ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
 2510 011626 104446 MRCK ;CLOCK MR REG
 2511 011630 104420 30511 ;CHECK FOR
 2512 011632 030511 HLT ;CORRECT DATA
 2513 011634 104000 MCLK0 ;MR = BAD GOOD = CORRECT DATA
 2514 011636 104450 MRCK ;CLOCK MR REG
 2515 011640 104420 20501 ;CHECK FOR
 2516 011642 020501 HLT ;CORRECT DATA
 2517 011644 104000 167332 DEC REPT ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD
 2518 011646 005367 BNE MRWRT1 ;FINISH LOOPING
 2519 011652 001365 167332 ;THROUGH RESYNC PERIOD
 2520
 2521 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 2522 ;SP=0 EQUALS SECTOR PULSE
 2523 011654 104446 MCLK1 ;CLOCK MR REG
 2524 011656 104420 MRCK ;MR SHOULD
 2525 011660 030111 30111 ;EQUAL 30111
 2526 011662 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2527 011664 104450 MCLK0 ;CLOCK MR REG
 2528 011666 104420 MRCK ;CHECK MR
 2529 011670 020101 20101 ;TO EQUAL 20101
 2530 011672 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2531
 2532 ;PERFORM 63 MAINT CLOCK OPERATIONS--WRITING PREAMBLE
 2533 011674 012767 000077 167302 MOV #63.,REPT
 2535 011702 104446 MRWRT2: MCLK1 ;CLOCK MR REG
 2536 011704 104420 MRCK ;CHECK MR REG
 2537 011706 031511 31511 ;TO EQUAL 31511
 2538 011710 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2539 011712 104450 MCLK0 ;CLOCK MR REG
 2540 011714 104420 MRCK ;CHECK MR REG
 2541 011716 021501 21501 ;TO EQUAL 21501
 2542 011720 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2543 011722 005367 167256 DEC REPT ;DONE YET
 2544 011726 001365 BNE MRWRT2 ;NO LOOP

;DRIVE SHOULD NOW RECEIVE 1ST WORD TO BE WRITTEN

2545					
2547	011730	104446	MCLK1	CLOCK MR REG	
2548	011732	104420	MRCK	CHECK MR REG	
2549	011734	131511	131511	TO EQUAL 131511	
2550	011736	104000	HLT	MR REG=BAD GOOD=CORRECT ANS	
2551	011740	104450	MCLK0	CLOCK MR REG	
2552	011742	104420	MRCK	MR REG SHOULD	
2553	011744	025501	25501	EQUAL 25501	
2554	011746	104000	HLT	MR REG=BAD GOOD=CORRECT ANS	
2555	011750	104446	MCLK1	CLOCK MR REG	
2556	011752	104420	MRCK	MR SHOULD EQUAL	
2557	011754	135511	135511	35511	
2558	011756	104000	HLT		
2559				;PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE	
2560	011760	012767	000010 167216	MOV *10,REPT	
2561	011766	104450	MRWRT3: MCLK0	CLOCK MR REG	
2562	011770	104420	MRCK	CHECK MR REG	
2563	011772	025501	25501	TO EQUAL 25501	
2564	011774	104000	HLT	MR=BAD GOOD=CORRECT ANS	
2565	011776	104446	MCLK1	CLOCK MR REG	
2566	012000	104420	MRCK	CHECK MR REG	
2567	012002	135511	135511	TO EQUAL 135511	
2568	012004	104000	HLT	MR REG=BAD GOOD=CORRECT ANS	
2569	012006	005367	DEC REPT	DONE YES?	
2570	012012	001365	BNE MRWRT3	NO LOOP BACK	
2571					
2572				;MOVE DATA WORD INTO RS03 SHIFT REGISTER (M7753)	
2573					
2574	012014	104450	MCLK0	CLOCK MR REG	
2575	012016	104420	MRCK	CHECK MR REG	
2576	012020	021501	21501	TO EQUAL 21501	
2577	012022	104000	HLT	MR=BAD GOOD=CORRECT ANS	
2578					
2579				;ENCODE SYNC 1 (M7751)	
2580					
2581	012024	104446	MCLK1	CLOCK MR REG	
2582	012026	104420	MRCK	MR REG SHOULD	
2583	012030	123511	123511	EQUAL 123511	
2584	012032	104000	HLT	MR=BAD GOOD=CORRECT ANS	
2585	012034	104450	MCLK0	CLOCK MR REG	
2586	012036	104420	MRCK	MR REG SHOULD NOW	
2587	012040	033501	33501	EQUAL 33501	
2588	012042	104000	HLT	MR=BAD GOOD=CORRECT ANS	
2589	012044	012705	026666	MOV #INBUF, R5	GET STARTING ADDR FOR DATA BUFFER
2590	012050	011504	MOV (R5), R4	GET DATA	

INDEX-11-DERSC-B
DERSCB.P11 TST51 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 65

2591	012052	012767	002156	167136	MUV	#1134., WORK	:DOING A 1 SECTOR TRANSFER 63 WORDS :18 BITS PER WORD-CLOCK LOOPS :TAKE CARE OF 1 BIT AT A TIME :63 TIMES 18 EQUALS 1134 LOOPS :TO GET THROUGH SECTOR (LAST WORD DONE SEPARATE, :SET 1ST TRANSFER WORD FLAG
2592							GET 1 BIT OF DATA
2593							SET MCLK IN RSMR
2594							AND CALCULATE MR REG
2595							FOR CORRECT DATA (MWDB)
2596	012060	052767	000100	167102	1S:	BIS XBIT CLKD1	MR REG NOT CORRECT
2597	012066	104432					CLEAR MCLK TO
2598	012070	104434					COMPLETE TRANSFER OF THIS BIT
2599							CALCULATE CORRECT ANS FOR
2600							MR REG (MWDB)
2601	012072	104000				HLT CLKD0	MR=BAD GOOD=CORRECT ANS
2602	012074	104436					ON LAST WORD YET?
2603							YES
2604							ON CRC WORD YET?
2605							YES
2606	012076	104000					DONE WITH 63 WORDS?
2607	012100	032767	000200	167062		HLT	
2608	012105	001015				BIT	#BIT7, ONCEE
2609	012110	032767	000400	167052		BNE	2S
2610	012116	001040				BIT	#BIT8, ONCEE
2611	012120	005367	167072			BNE	3S
2612	012124	001360				DEC	WORK
2613						BNE	1S
2614	012126	052767	000200	167034		BIS	#BIT7, ONCEE
2615	012134	012767	000023	167054		MOV	\$19., WORK
2616	012142	005367	167050			DEC	WORK
2617	012146	001347				BNE	1S
2618	012150	052767	000400	167012	2S:	BIS	#BIT8, ONCEE
2619	012156	042767	000200	167004		BIC	#BIT7, ONCEE
2620	012164	004767	011352			JSR	PC, GENCRC
2621							
2622	012170	012702	026666			MOV	\$INBUF, R2
2623	012174	062702	000200			ADD	\$200, R2
2624	012200	016712	167012			MOV	WORK \$R2
2625	012204	010205				MOV	R2, RS
2626	012206	162705	000002			SUB	\$2, RS
2627	012212	012767	000023	166776	3S:	MOV	\$19., WORK
2628	012220	005367	166772			DEC	WORK
2629	012224	001320				BNE	1S
2630							
2631							;EBL SHOULD NOW ASSERT
2632							
2633	012226	104446				MCLK1	:CLOCK MR REG TO STOP THROUGH
2634							:THE RS03 SECTOR DEAD BAND AREA
2635	012230	104420				MRCK	:CHECK MR REG
2636	012232	113511				113511	:TO EQUAL 113511
2637	012234	104000				HLT	:MR REG=BAD GOOD=CORRECT ANS

2638 ;LOOP 17 TIMES

2639
 2640 012236 012767 000017 166740 4S: MOV #17,REPT
 2641 012244 104450 MCLK0 ;CLOCK MR REG
 2642 012246 104420 MRCK ;CHECK MR REG
 2643 012250 003501 3501 ;TO EQUAL 3501
 2644 012252 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2645 012254 104446 MCLK1 ;CLOCK MR REG
 2646 012256 104420 MRCK ;CHECK MR REG
 2647 012260 113511 113511 ;TO EQUAL 113511
 2648 012262 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2649 012264 005367 DEC ;DONE LOOPING YET?
 2650 012270 001365 BNE 4S ;NO

2651 ;FINISH UP

2652
 2653 012272 104450 MCLK0 ;CLOCK MR REG
 2654 012274 104420 MRCK ;CHECK MR REG
 2655 012276 003501 3501 ;TO EQUAL 3501
 2656 012300 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
 2657 012302 104446 MCLK1 ;CLOCK MR REG
 2658 012304 104420 MRCK ;CHECK MR REG
 2659 012306 111511 111511 ;TO EQUAL 111511
 2660 012310 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 2661 012312 104450 MCLK0 ;CLOCK MR REG
 2662 012314 104420 MRCK ;CHECK MRE REG
 2663 012316 001501 1501 ;TO EQUAL 1501
 2664 012320 104000 HLT ;MR=BAD GOOD=CORRECT ANS

2665 ;TRANSFER SHOULD NOW BE COMPLETE

2666
 2667
 2668 012322 104446 MCLK1 ;CLOCK MR REG
 2669 012324 104420 MRCK ;CHECK MR
 2670 012326 012711 12711 ;REG TO
 2671 012330 104008 HLT ;EQUAL 12711
 2672 012332 104450 MCLK0 ;CLOCK MR REG
 2673 012334 104420 MRCK ;CHECK MR REG
 2674 012336 002701 2701 ;TO
 2675 012340 104000 HLT ;EQUAL 2701

2676 ;NOW TEST CONTROLLER

2677
 2678
 2679 012342 005777 166532 TST @RSCL1 ;ANY ERRORS?
 2680 012346 100001 BPL 5\$;NO
 2681 012350 104014 HLT !DA!WC ;YES
 2682 012352 005777 166526 SS: TST @RSWC ;DID WC GO TO 0
 2683 012356 001401 BEQ +4 ;YES
 2684 012360 104010 HLT !WC ;WC SHOULD BE = TO 0
 2685 012362 022777 000001 166520 CMP #1,@RSDA ;DID RSDA INCREMENT TO A 1
 2686 012370 001401 BEQ +4 ;YES
 2687 012372 104004 HLT !DA ;NO RSDA SHOULD=1
 2688 012374 032767 000002 166542 BIT #BIT1,FLAG2 ;IN MAINT VERIFY TEST?
 2689 012402 001002 BNE +6 ;NO
 2690 012404 000137 020564 JMP @#MRVR2 ;YES, GO TO VERIFY TEST

2691
 2692
 2693 012410 104440C :*****
 2694 :TEST 52 MAINTENANCE READ TEST
 2695 :*****
 2696 :TST52: SCOPE
 2697 ;MODULE TESTED: M7771, M7753, M7751
 2698 ;THIS IS AN RS03 DISK MAINTENANCE MODE (SINGLE-STEPPED) SECTOR READ TIMING
 2699 ;TEST. WE ARE TESTING THE COMPLETE DATA PATH FROM THE DISK DECODING LOGIC
 2700 ;TO CORE MEMORY. (THE PHASE LOCK LOOP IS NOT TESTED)
 2701 012412 104414 MRRO: CLR0K :CLEAR DRIVE REGISTERS
 2702 012414 052767 000040 166546 BIS #BITS,ONCEE :SET TYPE CLOCK COUNT FLAG
 2703 012422 042767 047716 166540 BIC #47716,ONCEE :CLEAR ALL OTHER FLAG BITS
 2704 012430 104430 MRIND :SEND INDEX PULSE TO MR REG
 2705 012432 104420 MRCK :CHECK MR REG
 2706 012434 022701 22701 :TO EQUAL 22701
 2707 012436 104424 MRINT :INIT MAINT MODE (CLEAR MRSP)
 2708 ;BY SENDING 2 CLOCK PULSES
 2709 012440 005067 166500 CLR FLCAC :CLEAR FLAG TEST BITS
 2710 ;FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
 2711 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
 2712 ; :A WORD OF ALL 1'S
 2713 ; :FLOATING 1'S PATTERN (15 WORDS)
 2714 ; :A PATTERN OF 146314 (46 WORDS)
 2715 012444 012702 026666 MOV \$INBUF,R2 :GET LOCATION OF INBUF
 2716 012460 005021 CLR (R2)+ :CLEAR 1ST LOCATION
 2717 012462 012722 177777 MOV \$-,1,(R2)+ :2ND WORD OF ALL ONES
 2718 012469 005003 CLR R3 :CLEAR WORK LOC TO GENERATE
 2719 012470 000261 SEC :A PATTERN OF FLOATING ONES
 2720 012472 012724 01163 :GET PATTERN
 2721 012473 103403 103403 ROL R3 :DONE GET OUT
 2722 012474 010325 BCS \$5 :FILL BUFFER
 2723 012475 010325 MOV R3,(R2)+ :CONT
 2724 012476 000774 BR 15 :FILL REMAINING PORTION OF
 2725 012477 012703 000056 MOV \$46, R3 :BUFFER WITH A PATTERN OF 146314
 2726 012478 012704 146314 MOV \$146314, R4 :LOAD BUFFER
 2727 012479 010422 DEC R4,(R2)+ :DONE YET
 2728 012480 005303 BNE 35 :NO
 2729 012481 001375 ;
 2730 ;NOTE
 2731 ;INBUF CONTAINS THE TABLE OF DATA WHICH IS "READ"
 2732 ;VIA THE MR08 BIT IN RSMR.
 2733 ;OUTBUF IS WHERE THE DATA WORDS FROM THE
 2734 ;MASSEBUS ARE STORED.

2738 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0

2739

2740 012510 012777 027466 166370 MOV \$0JTBUFF, RRSBA ;LOAD BUS ADDR REG

2741 012516 012777 177700 166360 MOV #177700, RRSWC ;LOAD WORD COUNT REG

2742 012524 012777 000071 166346 MOV #71, RRSCL1 ;LOAD READ COMMAND

2743 012532 012702 000100 027466 MOV #100, R2 ;CLEAR THE OUTBUF TABLE SO THAT

2744 012536 012703 027466 MOV \$0UTBUF, R3 WHEN THE READ IS FINISHED, WE CAN

2745 012542 005023 CLR (R3)+ COMPARE WHAT WE GOT (OUTBUF)

2746 012544 005302 DEC R2 WITH WHAT WE EXPECTED (INBUF).

2747 012546 001375 BNE 4\$

2748 012550 104454 GETSF ;CLOCK ROUTINE TO GET SECTOR PULSE

2749 ;TO CLEAR OUT COUNTERS AND REGISTERS

2750 ;THAT OTHERWISE COULD NOT BE CLEARED.

012552 104220 HLT !MR ;COULD NOT SET SECTOR PULSE (0)

012554 104456 SPASS ;CLOCK MR REG SP = 1

2754 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

2755 012556 104430 MRIND

2756 012560 104420 MRCK

2757 012562 022601 22601 ;CHECK MR REG TO EQUAL

2758 012564 104000 HLT 22601 FOR A

2759 ;READ COMD

2760 ;STEP THRU RESYNC PERIOD

2761

2762 012566 012767 001000 166410 MOV #512, REPT

2763 012574 052767 000040 166366 BIS #8BITS,ONCEE ;TYPE OUT CLOCK COUNT

2764 012602 104446 MRRD1: MCLK1 ;CLOCK MR REG

2765 012604 104420 MRCK

2766 012606 032611 32611 ;CHECK FOR

2767 012610 104000 HLT CORRECT DATA

2768 012612 104450 MCLK0 ;MR=BAD GOOD=CORRECT DATA

2769 012614 104420 MRCK

2770 012616 022601 22601 ;CLOCK MR REG

2771 012620 104000 HLT ;CHECK FOR

2772 012622 005367 DEC REPT ;CORRECT DATA

2773 012626 001365 166356 BNE MRRD1 ;ERROR WHILE CLOCKING THROUGH RESYNC

2774 ;FINISH LOOPING

2775 ;THROUGH RESYNC PERIOD

2776 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE

2777 012630 104446 MCLK1 ;CLOCK MR REG

2778 012632 104420 MRCK ;MR SHOULD

2779 012634 032211 32211 ;EQUAL 32211

2780 012636 104000 HLT ;MR=BAD GOOD=CORRECT ANSWER

2781 012640 104450 MCLK0 ;CLOCK MR REG

2782 012642 104420 MRCK ;CHECK MR

2783 012644 022201 22201 ;TO EQUAL 22201

2784 012646 104000 HLT ;MR=BAD GOOD=CORRECT ANSWER

2785

;PERFORM ?1 MAINT CLOCK OPERATIONS--

2786

2787	012650	012767	000107	166326	MRRD2:	MOV	\$71.,REPT	
2788	012656	104446				MCLK1		;CLOCK MR REG
2789	012660	104420				MRCK		;CHECK MR REG
2790	012662	033611				33611		;TO EQUAL 33611
2791	012664	104000				HLT		;MR=BAD GOOD=CORRECT ANS
2792	012666	104450				MCLK0		;CLOCK MR REG
2793	012670	104420				MRCK		;CHECK MR REG
2794	012672	023601				23601		;TO EQUAL 23601
2795	012674	104000				HLT		;MR=BAD GOOD=CORRECT ANS
2796	012676	005367		166302		DEC	REPT	;DONE YET
2797	012702	001365				BNE	MRRD2	;NO LOOP

2798

;READ SYNC"1"

2799

2801	012704	012777	000005	166212	MRRD3:	MOV	\$15,3RSMR	
2802	012712	012777	000015	166204		MOV	\$15,3RSMR	
2803	012720	104420				MRCK		
2804	012722	133615				133615		
2805	012724	104000				HLT		
2806								
2807								
2808	012726	005067	166274			DATA		
2809	012732	012705	026666			CLR	WORK3	;CLEAR CLOCK COUNT FOR DATA WD
2810	012736	162705	000002			MOV	\$INBUF,RS	;GET STARTING ADDRESS FOR DATA BUFFER
2811	012742	012767	000045	166236		SUB	\$2,RS	
2812	012750	012767	002200	166226		MOV	\$45,REPT1	;SETUP COUNTER FOR 1ST SB BIT
2813						MOV	\$1152.,REPT	;SETUP COUNTER TO TRANSFER
2814								;64 WORDS-15X64=1152
2815	012756	104444						;1 CLOCK PER 1 BIT OF DATA
2816	012760	104440						;GET 1 DATA BIT
2817	012762	104000						;CLOCK MR REG
2818								;MR NOT CORRECT
2819	012764	104442				CLKR0		;CLOCK MR REG
2820	012766	104000				HLT		;MR REG NOT CORRECT
2821								
2822	012770	005367	166210			DEC	REPT	;DONE WITH COMPLETE TRANSFER
2823	012774	001370				BNE	\$;NO

MAINDEF-11-DERSC-8
DERSC8.P11 TST52 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 70

2824 012776 032767 000400 166164 2\$: BIT BNE ;BIT8,ONCEE ;DID WE ALREADY DO CRC?
 2825 013004 001030 000400 166154 BIS 35 YES
 2826 013006 052767 000400 166154 BIS ;BIT8,ONCEE ;NO SET CRC FLAG
 2827 013014 016767 166166 166152 MOV REPT1,SAVEE ;SAVE REPT1
 2828 013022 004767 010514 JSR PC,GENCRC ;GENERATE CRC WORD
 2829 ;
 2830 013026 012702 026666 MOV \$INBUF,R2 ;AND LEAVE IN LOC "WORK"
 2831 013032 016767 166136 166146 MOV SAVEE,REPT1
 2832 013040 062702 000200 ADD \$200,R2
 2833 013044 016712 166146 MOV WORK,3R2 ;STORE CRC WORD AT END OF
 2834 013050 010205 MOV R2,RS ;INBUF TABLE
 2835 013052 162705 SUB \$2,RS
 2836 013056 012767 000002 166120 MOV \$18.,REPT ;SETUP TO TRANSFER 1 WD
 2837 013064 000734 BR 15 ;TRANSFER CRC WD
 2838 013066 104446 MCLK1 ;CLOCK MR REG
 2839 013070 104420 MRCK ;CHECK MR REG
 2840 013072 117611 117611 ;TO EQUAL
 2841 013074 104000 HLT ;117611
 2842 013076 104450 MCLK0 ;CLOCK MR REG
 2843 013100 104420 MRCK ;CHECK MR
 2844 013102 003601 3601 ;TO EQUAL
 2845 013104 104000 HLT ;3601
 2846 013106 104446 MCLK1 ;CLOCK MR REG
 2847 013110 104420 MRCK ;CHECK MR
 2848 013112 113611 113611 ;TO EQUAL
 2849 013114 104000 HLT ;113611
 2850 013116 104450 MCLK0 ;CLOCK MR REG
 2851 013120 104420 MRCK ;CHECK MR
 2852 013122 003601 3601 ;TO EQUAL
 2853 013124 104000 HLT ;3601
 2854 ;
 2855 ;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
 2856 ;STEP INTO END OF SECTOR DEAD BAND
 2857 ;EBL IS NOW ASSERTED
 2858 ;
 2859 013126 012767 000020 166050 MRD4: MOV \$20,REPT ;CLOCK MR REG
 2860 013134 104446 15: MCLK1 ;CHECK MR REG
 2861 013136 104420 MRCK ;TO EQUAL
 2862 013140 113611 113611 ;113611
 2863 013142 104000 HLT ;CLOCK MR REG
 2864 013144 104450 MCLK0 ;CHECK MR
 2865 013146 104420 MRCK ;REG TO
 2866 013150 003601 3601 ;EQUAL 3601
 2867 013152 104000 HLT ;DONE YET?
 2868 013154 005367 DEC ;NO
 2869 013160 001365 166024 BNE 15 ;
 2870 ;
 2871 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
 2872 ;SHOULD GET STROBE BUFFER
 2873 ;
 2874 013162 104446 MCLK1 ;CLOCK MR REG
 2875 013164 104420 MRCK ;CHECK MR
 2876 013166 117611 117611 ;REG TO
 2877 013170 104000 HLT ;EQUAL 117611

2878 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
2879 ;SHOULD COMPLETE TRANSFER.

2881 013172 104450	MRD5:	MCLK0	CLOCK MR REG
2882 013174 022777	CMP	\$4270, JRSCS1	ANY ERRORS?
2883 013202 001401	BEQ	1S	NO
2884 013204 104054	HLT	!DA!DS!WC	
2885 013206 005777	TST	JRSWC	DID WC GO 10 0
2886 013212 001401	BEQ	+4	YES
2887 013214 104010	HLT	!WC	WC REG SHOULD=0
2888 013216 022777	CMP	\$1, JRSDA	DOES RSAD=1
2889 013224 001401	BEQ	+4	YES
2890 013226 104004	HLT	!DA	NO RSDA SHOULD=1

2891 ;COMPARE DATA READ WITH INPUT BUFFER
2892 ;WILL ONLY TYPEOUT 10 ERRORS --- BUT IF SW12 IS SET
2893 ;IT WILL TYPE OUT ALL ERRORS

2896 013230 012700	MRD6:	MOV	\$INBUF, BAD	GET STARTING LOC OF EXPECTED DATA
2897 013234 012701	026666	MOV	\$OUTBUF, GOOD	GET STARTING LOC OF DATA "READ" FROM DISK
2898 013240 012767	027466	MOV	\$12 REPT	SET UP ERROR COUNTER
2899 013246 012705	000012	MOV	\$101, RS	COMPARE 1 SECTOR
2900 013252 005305	000101	DEC	RS	DONE WITH SECTOR
2901 013254 001433	165736	BEQ	2S	YES GET OUT
2902 013256 022021	3S:	CMP	(BAD)+, (GOOD)+	IS DATA CORRECT?
2903 013260 001774	010000	BEQ	3S	YES
2904 013262 032777	164300	BIT	#BIT12, JSHR	TYPE ALL ERRORS?
2905 013270 001003	165706	BNE	1S	YES
2906 013272 005367	165706	DEC	REPT	TYPED OUT 10 ERRORS YET?
2907 013276 001422	1S:	BEQ	2S	YES GET OUT
2908 013300 024041	CMP	- (BAD), - (GOOD)	GET ERROR	
2909 013302 104000	HLT		TYPE OUT ERROR	
2910 013304 010067	MOV	BAD, WORK		
2911 013310 104402	TYPE	+2	: ASCIZ "BAD ADDRESS= "	
2912 013332 016746	MOV	WORK, -(6)	PUT WORK ON STACK	
2913 013336 104406	TYPES		TYPE STACK IN OCTAL - SUPPRESS	
2914 013340 022021	CMP	(BAD)+, (GOOD)+		
2915 013342 000743	BR	3S		
2916 013344			;DONE	

```

2917
2918 ;***** TEST 53 ***** MAINTENANCE MODE DATA WRITE CHECK TEST *****
2919 ;***** *****
2920 013344 104400 ;TST53: SCOPE
2921
2922 ;MODULE TESTED: M7771, M7753, M7751
2923 ;A ONE SECTOR TRANSFER IS DONE WITH A WRITE CHECK FUNCTION.
2924 ;WITHIN THE RS03, A WRITE CHECK FUNCTION IS IDENTICAL TO A
2925 ;READ FUNCTION.
2926
2927 013346 104414 MRWCK: CLR0K ;CLEAR DRIVE REGISTERS
2928 013350 052767 000040 165612 BIS #BITS,ONCEE ;SET TYPE CLOCK COUNT FLAG
2929 013356 042767 047716 165604 BIC #47716,ONCEE ;CLEAR ALL OTHER FLAG BITS
2930 013364 104430 MRIND ;SEND INDEX PULSE TO MR REG
2931 013366 104420 MRCK ;CHECK MR REG
2932 013370 022701 22701 ;TO EQUAL 22701
2933 013372 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
2934 ;BY SENDING 2 CLOCK PULSES
2935
2936 013374 012767 000004 165542 MOV #4,FLAG2 ;SET HC FLAG FOR CLKR1 ROUTINE
2937
2938 ;FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
2939 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S
2940 ;:A WORD OF ALL 1'S
2941 ;:FLOATING 1'S PATTERN (16 WORDS)
2942 ;:A PATTERN OF 146314 (46 WORDS)
2943
2944 013402 012702 026666
2945 013406 005022 177777
2946 013410 012722
2947 013414 005003
2948 013416 000261
2949 013420 006103
2950 013422 103402
2951 013424 010322
2952 013426 000774
2953 013430 012703 000056
2954 013434 012704 146314
2955 013440 010422
2956 013442 005303
2957 013444 001375
2958
2959 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0
2960
2961 013446 012777 026666 165432 MOV #INBUF,2RSBA ;LOAD BUS ADDR REG
2962 013454 012777 177700 165422 MOV #177700,2RSWC ;LOAD WORD COUNT REG
2963 013462 012777 000091 165410 MOV #51,3RSCS1 ;LOAD WRITE CHECK COMMAND
2964 013470 104454 GETSP ;CLOCK ROUTINE TO GET SECTOR PULSE
2965 ;TO CLEAR OUT COUNTERS AND REGISTERS
2966 ;THAT OTHERWISE COULD NOT BE CLEARED.
2967 013472 104220 HLT !MR ;COULD NOT SET SECTOR PULSE (0)
2968 013474 104456 SPASS ;CLOCK MR REG SP = 1

```

2969 .ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

2970 013476 104430 MRIND

2971 013500 104420 MRCK ;CHECK MR REG TO EQUAL

2972 013502 022701 22701 ;22701

2973 013504 104000 HLT

2974

2975 ;STEP THRU RESYNC PERIOD

2977 013506 012767 001000 165470 MOV #512.,REPT

2978 013514 052767 000040 165446 BIS #BITS,ONCEE ;TYPE OUT CLOCK COUNT IF ERROR OCCURS

2979 013522 104446 MRWCK1: MCLK1 ;CLOCK MR REG

2980 013524 104420 MRCK ;CHECK FOR

2981 013526 032711 32711 ;CORRECT DATA

2982 013530 104000 HLT ;MR=BAD GOOD=CORRECT DATA

2983 013532 104450 MCLK0 ;CLOCK MR REG

2984 013534 104420 MRCK ;CHECK FOR

2985 013536 022701 22701 ;CORRECT DATA

2986 013540 104000 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC

2987 013542 005367 165436 DEC REPT ;FINISH LOOPING

2988 013546 001365 BNE MRWCK1 ;THROUGH RESYNC PERIOD

2989

2990 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE

2991 ;SP=0 EQUALS SECTOR PULSE

2992 013550 104446 MCLK1 ;CLOCK MR REG

2993 013552 104420 MRCK ;MR SHOULD

2994 013554 032311 32311 ;EQUAL 32311

2995 013556 104000 HLT ;MR=BAD GOOD=CORRECT ANS

2996 013560 104450 MCLK0 ;CLOCK MR REG

2997 013562 104420 MRCK ;CHECK MR

2998 013564 022301 22301 ;TO EQUAL 22301

2999 013566 104000 HLT ;MR=BAD GOOD=CORRECT ANS

3000

3001 ;PERFORM 71 DOUBLE MAINT CLOCK OPERATIONS--

3003 013570 012767 000107 165406 MRWCK2: MOV #71.,REPT

3004 013576 104446 MCLK1 ;CLOCK MR REG

3005 013600 104420 MRCK ;CHECK MR REG

3006 013602 033711 33711 ;TO EQUAL 33711

3007 013604 104000 HLT ;MR=BAD GOOD=CORRECT ANS

3008 013606 104450 MCLK0 ;CLOCK MR REG

3009 013610 104420 MRCK ;CHECK MR REG

3010 013612 023701 23701 ;TO EQUAL 23701

3011 013614 104000 HLT ;MR=BAD GOOD=CORRECT ANS

3012 013616 005367 165362 DEC REPT ;DONE YET

3013 013622 001365 BNE MRWCK2 ;NO LOOP

3014 :READ SYNC"1"

3015

3016 013624 012777 000005 165272 MOV #5, @RSMR
 3017 013632 012777 000015 165264 MOV #15, @RSMR
 3018 013640 104420 MRCK
 3019 013642 133715 133715
 3020 013644 104000 HLT

3021

3022 :READ DATA

3023 013646 005067 165354 MRWCK3: CLR WORK3 ;CLEAR CLOCK COUNT FOR DATA WD
 3024 013652 012705 026666 MOV #INBUF, R5 ;GET STARTING ADDRESS FOR DATA BUFFER
 3025 013656 162705 000002 SUB #2, RS
 3026 013662 012767 000045 165316 MOV #45, REPT1 ;SETUP COUNTER FOR 1ST SB BIT
 3027 013670 012767 002200 165306 MOV #1152., REPT ;SETUP COUNTER TO TRANSFER

$$64 \text{ WORDS} - 18 \times 64 = 1152$$

 3028 ;1 CLOCK PER 1 BIT OF DATA
 3029

3030 013676 104444 1\$: RBIT ;GET 1 DATA BITS
 3031 013700 104440 CLKR1 ;CLOCK MR REG
 3032 013702 104000 HLT ;MR NOT CORRECT

3033

3034 013704 104442 CLKR0 ;CLOCK MR REG
 3035 013706 104000 HLT ;MR REG NOT CORRECT

3036

3037 013710 005367 165270 DEC REPT ;DONE WITH COMPLETE TRANSFER
 3038 013714 001370 BNE 1\$;NO
 3039 013716 032767 000400 165244 2\$: BIT #BIT8, ONCEEE ;DID WE ALREADY DO CRC?
 3040 013724 001030 BNE 3\$;YES
 3041 013726 052767 000400 165234 BIS #BIT8, ONCEEE ;NO SET CRC FLAG
 3042 013734 016767 165246 165232 MOV REPT1, SAVEEE ;SAVE REPT1
 3043 013742 004757 007574 JSR PC, GENCRC ;GENERATE CRC WORD

$$\text{AND LEAVE IN LOC "WORK"}$$

3044

3045 013746 012702 026666 MOV #INBUF, R2
 3046 013752 016767 165216 MOV SAVEEE, REPT1 ;RESTORE REPT1
 3047 013760 062702 000200 ADD #200, R2 ;STORE CRC WORD AT END OF
 3048 013764 016712 165226 MOV WORK, @R2 ;INBUF TABLE
 3049 013770 010205 MOV R2, RS
 3050 013772 162705 SUB #2, RS
 3051 013776 012767 000022 165200 MOV #18., REPT ;SETUP TO TRANSFER 1 WD
 3052 014004 000734 BR 1\$;TRANSFER CRC WD

MAINDEC-11-DERSC-8
DERSCB.PII TST53RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
MAINTENANCE MODE DATA WRITE CHECK TEST MACY11 27(732) 04-OCT-76 12:56 PAGE 75

3053 014006 104446
 3054 014010 104420
 3055 014012 117711
 3056 014014 104000
 3057 014016 104450
 3058 014020 104420
 3059 014022 003701
 3060 014024 104000
 3061 014026 104446
 3062 014030 104420
 3063 014032 113711
 3064 014034 104000
 3065 014036 104450
 3066 014040 104420
 3067 014042 003701
 3068 014044 104000
 3069
 3070 ;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
 3071 ;STEP INTO END OF SECTOR DEAD BAND
 3072 ;EBL IS NOW ASSERTED
 3073
 3074 014046 . 012767 000020 165130 MRLCK4: MOV \$20,REPT
 3075 014054 104446 1S: MCLK1 :CLOCK MR REG
 3076 014056 104420 MRCK :CHECK MR REG
 3077 014060 113711 113711 :TO EQUAL
 3078 014062 104000 HLT :113711
 3079 014064 104450 MCLK0 :CLOCK MR REG
 3080 014066 104420 MRCK :CHECK MR
 3081 014070 003701 3701 :REG TO
 3082 014072 104000 HLT :EQUAL 3701
 3083 014074 005367 DEC REPT :DONE YET?
 3084 014100 001365 BNE 1S :NO
 3085
 3086 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
 3087 ;SHOULD GET STROBE BUFFER
 3088
 3089 014102 104446 MCLK1 :CLOCK MR REG
 3090 014104 104420 MRCK :CHECK MR
 3091 014106 117711 117711 :REG TO
 3092 014110 104000 HLT :EQUAL 117711
 3093
 3094 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
 3095 ;SHOULD COMPLETE TRANSFER.
 3096
 3097 014112 104450 MRLCK5: MCLK0 :CLOCK MR REG
 3098 014114 022777 004250 164756 CMP #4250,RS0CS1 :ANY ERRORS?
 3099 014122 001401 BEQ 1S :NO
 3100 014124 104054 HLT !DA!DS!WC
 3101 014126 005777 164752 1S: TST RS0MC :DID WC GO TO 0
 3102 014128 001401 BEQ +4 :YES
 3103 014134 104010 HLT !WC :WC REG SHOULD=0
 3104 014136 022777 000001 164744 CMP #1,RS0DA :DOES RSDA=1
 3105 014144 001401 BEQ +4 :YES
 3106 014146 104004 HLT !DA :RSDA SHOULD=1

3107 ;*****
 3108 ;TEST 54 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)
 3109 ;*****
 3110 014150 104400 TST54: SCOPE
 3111
 3112 ;MODULES TESTED: M7753
 3113 ;THE RS03 DISK IS SET UP TO READ (IN MAINTENANCE MODE) ONE
 3114 ;SECTOR OF A SPECIALLY CREATED DATA PATTERN WHICH LEAVES ONLY
 3115 ;ONE BIT SET IN THE CRC REGISTER PRIOR TO CHECKING THE CRC
 3116 ;WORD. THE CORRESPONDING CRC WORD IS THEN "READ" RESULTING
 3117 ;IN NO DCK ERROR. THE DATA PATTERN IS THEN MODIFIED (BY
 3118 ;SHIFTING) AND THE ENTIRE READ SEQUENCE REPEATED UNTIL ALL
 3119 ;16 BITS IN THE CRC REGISTER HAVE BEEN CHECKED.
 3120
 3121 014152 012767 000040 164764 MRCRC: MOV #40,FLAG2 ;CLEAR TST FLAG
 3122 014160 104414 CLRDK ;CLEAR DRIVE REGISTERS
 3123 014162 052767 000040 165000 BIS #BITS,ONCEE ;TYPE CLOCK COUNT IF ERROR OCCURS
 3124 014170 042767 047716 164772 BIC #47716,ONCEE ;CLEAR ALL OTHER FLAG BITS
 3125 014176 104430 MRIND ;SEND INDEX PULSE TO MR REG
 3126 014200 104420 MRCK ;CHECK MR REG
 3127 014202 022701 22701 ;TO EQUAL 22701
 3128 014204 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 3129 ;BY SENDING 2 CLOCK PULSES
 3130 014206 032767 000020 164730 BIT #BIT4,FLAG2 ;FIRST TIME THROUGH
 3131 014214 001023 BNE 3S ;NO
 3132 014216 012767 000001 164750 MOV #1,SAVEE ;LOAD 1ST CRC WORD
 3133
 3134 ;FILL MEMORY DATA BUFFER (INBUF) WITH 1 SECTOR
 3135 ;CREATE BUFFER WITH 72 WORDS OF 16 BITS WHICH EQUALS THE NO. OF BITS IN 64 18 BITS WORDS
 3136 ;DATA BUFFER CONTAINS 6 WORDS OF ZEROS
 3137 ;A WORD OF 236
 3138 ;A WORD OF 140000
 3139 ;64 WORDS OF ZEROS
 3140 ;IN THIS TEST, ALL 18 BITS OF THE RS03 DATA WORD MUST BE
 3141 ;MANIPULATED. HENCE A TABLE CONTAINING 1152 BITS (64X18) IS
 3142 ;REQUIRED INSTEAD OF A TABLE CONTAINING 64 WORDS.
 3143 014224 012702 026666 1S: MOV \$INBUF,R2 ;GET LOCATION OF INBUF
 3144 014230 012703 000006 MOV #6,R3 ;SETUP COUNTER
 3145 014234 005022 CLR (R2)+ ;TO CLEAR THE
 3146 014236 005303 DEC R3 ;FIRST 6
 3147 014240 001375 BNE 1S ;WORDS
 3148 014242 012722 000236 MOV #236,(R2)+ ;LOAD A 236
 3149 014246 012722 140000 MOV #140000,(R2)+ ;LOAD A 140000
 3150 014252 012703 000100 MOV #64,R3 ;SETUP COUNTER
 3151 014256 005022 CLR (R2)+ ;TO CLEAR THE
 3152 014260 005303 DEC R3 ;REMAINING WORDS
 3153 014262 001375 BNE 2S ;FOR

MAINDEC-11-DERSC-B MACY11 27(732) 04-OCT-76 12:56 PAGE 77
 DERSCB.P11 TST54 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3154 ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FR. * SECTOR 0
 3155
 3156 014264 012777 027466 164614 3\$: MOV #OUTBUF, @RSBA ;LOAD BUS ADDR REG
 3157 014272 012777 177700 164604 MOV #177700, @RSWC ;LOAD WORD COUNT REG
 3158 014300 012777, 000071 164572 MOV #71, @RSCS1 ;LOAD READ COMMAND
 3159 014306 012702 000200
 3160 014312 012703 027466
 3161 014316 052767 000020 164620 4\$: MOV #OUTBUF, R3
 BIS #81T4, FLAG2 ;NO SET FLAG FOR 1ST TIME THROUGH TEST
 3162 014324 005023 CLR (R3)+
 3163 014326 005302 DEC R2
 3164 014330 001375 BNE 4\$
 3165 014332 104454 GETSP
 ;CLOCK ROUTINE TO GET SECTOR PULSE
 3166
 3167
 3168 014334 104220 HLT !MR ;TO CLEAR OUT COUNTERS AND REGISTERS
 3169 014336 104456 SPASS ;THAT OTHERWISE COULD NOT BE CLEARED.
 ;COULD NOT SET SECTOR PULSE (0)
 3170
 3171 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE
 3172 014340 104430 MRIND
 3173 014342 104420 MRCK
 3174 014344 022601 22601
 3175 014346 104000 HLT ;CHECK MR REG TO EQUAL
 ;22601 FOR A
 ;READ COMD
 3176
 3177 ;STEP THRU RESYNC PERIOD
 3178
 3179 014350 012767 001000 164626 MRCRC1: MOV #512, REPT
 3180 014356 052767 000040 164604 8IS #BITS, ONCEE ;TYPE OUT CLOCK COUNT IF ERROR OCCURS
 3181 014364 104446 MCLK1 ;CLOCK MR REG
 3182 014366 104420 MRCK ;CHECK FOR
 3183 014370 032611 32611 ;CORRECT DATA
 3184 014372 104000 HLT ;MR=BAD GOOD=CORRECT DATA
 3185 014374 104450 MCLK0 ;CLOCK MR REG
 3186 014376 104420 MRCK ;CHECK FOR
 3187 014400 022601 22601 ;CORRECT DATA
 3188 014402 104000 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC
 3189 014404 005367 REPT ;FINISH LOOPING
 3190 014410 001365 164574 BNE MRCRC1 ;THROUGH RESYNC PERIOD
 3191
 3192 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE
 3193 ;SP=0 EQUALS SECTOR PULSE
 3194 014412 104446 MCLK1 ;CLOCK MR REG
 3195 014414 104420 MRCK ;MR SHOULD
 3196 014416 032211 32211 ;EQUAL 32211
 3197 014420 104000 HLT ;MR=BAD GOOD=CORRECT ANS
 3198 014422 104450 MCLK0 ;CLOCK MR REG
 3199 014424 104420 MRCK ;CHECK MR
 3200 014426 022201 22201 ;TO EQUAL 22201
 3201 014430 104000 ;MR=BAD GOOD=CORRECT ANS

M06

;PERFORM ?1 MAINT CLOCK OPERATIONS--

3202						
3203						
3204	014432	012767	00C107	164544	MRCRC2:	MOV #71.,REPT
3205	014440	104446			MCLK1	;CLOCK MR REG
3206	014442	104420			MRCK	;CHECK MR REG
3207	014444	033611			33611	;TO EQUAL 33611
3208	014446	104000			HLT	;MR=BAD GOOD=CORRECT ANS
3209	014450	104450			MCLK0	;CLOCK MR REG
3210	014452	104420			MRCK	;CHECK MR REG
3211	014454	023601			23601	;TO EQUAL 23601
3212	014456	104000			HLT	;MR=BAD GOOD=CORRECT ANS
3213	014460	005367		164520	DEC	;DONE YET
3214	014464	001365			BNE	MRCRC2 ;NO LOOP
3215						
3216						
3217	014466	012777	000005	164430	;READ SYNC"1"	
3218	014474	012777	000015	164422	MOV	#5,0RSMR
3219	014502	104420			MOV	#15,0RSMR
3220	014504	133615			MRCK	
3221	014506	104000			133615	
3222					HLT	
3223						
3224	014510	005067	164512		;READ DATA	
3225	014514	012705	026666		MRCRC3:	CLR WORK3
3226	014520	162705	000002		MOV	#INBUF,R5
3227	014524	012767	000045	164454	SUB	#2,R5
3228	014532	012767	002200	164444	MOV	#45,REPT1
3229					MOV	#1152.,REPT
3230						;CLEAR CLOCK COUNT FOR DATA WD
3231	014540	104444				;GET STARTING ADDRESS FOR DATA BUFFER
3232	014542	104440			15:	RBIT
3233	014544	104000			CLKR1	;CLOCK MR REG
3234					HLT	;MR NOT CORRECT
3235	014546	104442			CLKR0	
3236	014550	104000			HLT	;CLOCK MR REG
3237						;MR REG NOT CORRECT
3238	014552	005367		164426	DEC	
3239	014556	001370			BNE	REPT 15 ;DONE WITH COMPLETE TRANSFER

MRINDEC-11-DERSC-B
SERSC8.P11 TST54 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 79
MAINTENANCE MODE CRC TEST i (NO DCK ERRORS)

3240	014560	032767	000400	164402	2\$:	BIT	#BITB,ONCEE	;DID WE ALREADY DO CRC?
3241	014566	001020				BNE	3\$;YES
3242	014570	052767	000400	164372		BIS	#BITB,ONCEE	;NO SET CRC FLAG
3243	014576	012702	026666			MOV	#INBUF,R2	;MOVE CRC
3244	014602	062702	000220			ADD	#220,R2	;WORD TO END OF
3245	014606	016712	164362		4\$:	MOV	SAVEE,2R2	;INBUF TABLE
3246	014612	010205			5\$::	MOV	R2,R5	;GET CRC WORD
3247	014614	162705	000002			SUB	#2 R5	
3248	014620	012767	000022	164356		MOV	#18.,REPT	SETUP TO TRANSFER 1 WD
3249	014626	000744				BR	1\$	TRANSFER CRC WD
3250	014630	104446			3\$::	MCLK1		CLOCK MR REG
3251	014632	104420				MRCK		CHECK MR REG
3252	014634	117611				117611		TO EQUAL
3253	014636	104000				HLT		117611
3254	014640	104450				MCLK0		CLOCK MR REG
3255	014642	104420				MRCK		CHECK MR
3256	014644	003601				3601		TO EQUAL
3257	014646	104000				HLT		3601
3258	014650	104446				MCLK1		CLOCK MR REG
3259	014652	104420				MRCK		CHECK MR
3260	014654	113611				113611		TO EQUAL
3261	014656	104000				HLT		113611
3262	014660	104450				MCLK0		CLOCK MR REG
3263	014662	104420				MRCK		CHECK MR
3264	014664	003601				3601		TO EQUAL
3265	014666	104000				HLT		3601

MAINDEC-11-DERSC-B RS.1-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 80
DERSCB.P11 TST54 MAINTENANCE MODE CRC TEST 1 (NO DCK ERRORS)

3266 :PERFORM 20 MAINTENANCE CLOCK OPERATIONS
3267 :STEP INTO END OF SECTOR DEAD BAND
3268 :EBL IS NOW ASSERTED.
3269
3270 014670 012767 000020 164306 MRCRC4: MOV \$20,REPT
3271
3272 014676 104446 1S: MCLK1 ;CLOCK MR REG
3273 014700 104420 MRCX ;CHECK MR REG
3274 014702 113611 113611 ;TO EQUAL
3275 014704 104000 HLT ;113611
3276 014706 104450 MCLK0 ;CLOCK MR REG
3277 014710 104420 MRCX ;CHECK MR
3278 014712 003601 3601 ;REG TO
3279 014714 104000 HLT ;EQUAL 3601
3280 014716 005367 DEC ;DONE YET?
3281 014722 001365 164262 BNE 1S ;NO
3282
3283 :PERFORM ONE MAINTENANCE CLOCK OPERATION
3284 :SHOULD GET STROBE BUFFER
3285
3286 014724 104446 MCLK1 ;CLOCK MR REG
3287 014726 104420 MRCX ;CHECK MR
3288 014730 117611 117611 ;REG TO
3289 014732 104000 HLT ;EQUAL 117611
3290
3291 :PERFORM ONE MAINTENANCE CLOCK OPERATION
3292 :SHOULD COMPLETE TRANSFER.
3293
3294 014734 104450 MRCRC5: MCLK0 ;CLOCK MR REG
3295 014736 022777 004270 164134 CMP 04270,RSRCS1 ;ANY ERRORS?
3296 014744 001401 BEQ 1S ;NO
3297 014746 104054 HLT !DA!DS!MC
3298 014750 005777 164130 1S: TST !RSWC ;DID MC GO TO 0
3299 014754 001401 BEQ +4 ;YES
3300 014756 104010 HLT !MC ;MC REG SHOULD=0
3301 014760 006167 164210 ROL ;GET NEXT CRC WORD
3302 014764 103404 BCS SAVEE ;DONE - BRANCH
3303 014766 004767 010670 JSR PC,MORTA ;SHIFT DATA PATTERN
3304 014772 000167 177162 JMP MRCRC ;RESTART TEST WITH NEW DATA PATTERN
3305 014776 ;DONE

MINDEC-11-DERSC-B MACY11 27(732) 04-OCT-76 12:56 PAGE 81
 DERSCB.P11 TST55 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

```

3306
3307
3308
3309 014776 104400
3310
3311
3312
3313
3314
3315
3316
3317
3318 015000 012767 000040 164136
3319 015006 104414
3320 015010 052767 000040 164152
3321 015016 042767 047716 164144
3322 015024 104430
3323 015026 104420
3324 015030 022701
3325 015032 104424
3326
3327 015034 032767 000020 164102
3328 015042 001023
3329 015044 012767 000001 164122

***** TEST 55 ***** MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)
***** TST55: SCOPE *****

: MODULE TESTED M7753
: THIS TEST IS SIMILAR TO CRC TEST 1 EXCEPT THAT THE DATA
: PATTERN HAS BEEN MODIFIED TO LEAVE A SINGLE BIT SET IN THE
: CRC REGISTER AFTER BOTH DATA AND CRC WORDS HAVE BEEN "READ".
: THIS CAUSES A DCK ERROR. THE READ SEQUENCE IS REPEATED 16
: TIMES TO TEST THAT EACH BIT IN THE CRC REGISTER CAN CAUSE A
: DCK ERROR.

:     MOV    $40,FLAG2      ;CLEAR TST FLAG
:     MROCK: CLR DK          ;CLEAR DRIVE REGISTERS
:                  BIS    #BITS,ONCEE   ;SET TYPE CLOCK COUNT FLAG
:                  BIC    #47716,ONCEE  ;CLEAR ALL OTHER FLAG BITS
:                  MRIND            ;SEND INDEX PULSE TO MR REG
:                  MRCK             ;CHECK MR REG
:                  22701             ;TO EQUAL 22701
:                  MRINT             ;INIT MAINT MODE (CLEAR MRSP)
:                                BY SENDING 2 CLOCK PULSES
:                  BIT    $BIT4,FLAG2    ;FIRST TIME THROUGH
:                  BNE    35              ;NO
:                  MOV    $1,SAVEE        ;LOAD 1ST CRC WORD

: FILL MEMORY DATA BUFFER (INBUF) WITH 64 WORDS (1 SECTOR)
: CREATE BUFFER WITH 72 WORDS OF 16 BITS WHICH = THE NO. OF BITS IN 64 18 BIT WORDS
: DATA BUFFER CONTAINS 7 WORDS OF ZEROS
:                                A WORD OF 23
:                                A WORD OF 154000
:                                63 WORDS OF ZEROS

:     MOV    $INBUF,R2        ;GET LOCATION OF OUTBUF
:     15:    MOV    #7,R3          ;SETUP COUNTER
:                  CLR    (R2)+       ;TO CLEAR THE
:                  DEC    R3            ;FIRST 7
:                  BNE    15             ;WORDS
:                  MOV    #23,(R2)+      ;LOAD A 23
:                  MOV    #154000,(R2)+   ;LOAD A 154000
:                  MOV    #63,R3          ;SETUP COUNTER
:                  CLR    (R2)+       ;TO CLEAR THE
:                  DEC    R3            ;REMAINING WORDS
:                  BNE    25             ;FOR THAT SECTOR
: ;SETUP CONTROLLER TO TRANSFER 64 WORDS OF DATA (1 SECTOR) FROM SECTOR 0

:     35:    MOV    $OUTBUF,RSBRA   ;LOAD BUS ADDR REG
:                  MOV    #177700,RSWAC   ;LOAD WORD COUNT REG
:                  MOV    #71,RSSCSI      ;LOAD READ COMMAND
:                  MOV    #200,R2
:                  MOV    $OUTBUF,R3
:                  BIS    $BIT4,FLAG2    ;NO SET FLAG FOR 1ST TIME THROUGH TEST
:                  CLR    (R3)+       ;NO SET FLAG FOR 1ST TIME THROUGH TEST
:                  DEC    R2
:                  BNE    45             ;NO SET FLAG FOR 1ST TIME THROUGH TEST

```

34-N0E-11-DERSC-B
JCRSCB.P11 TST55 RS11-RSD3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 82
MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

3360	015160	1044454		GETSP	CLOCK ROUTINE TO GET SECTOR PULSE	
3361					TO CLEAR OUT COUNTERS AND REGISTERS	
3362					THAT OTHERWISE COULD NOT BE CLEARED.	
3363	015162	104220		HLT !MR	:COULD NOT SET SECTOR PULSE (0)	
3364	015164	1044456		SPASS	:CLOCK MR REG SP = 1	
3365			:ASSERT INDEX PULSE TO INITIALIZE THE DRIVE			
3366	015166	1044430		MRIND		
3367	015170	1044420		MRCK		
3368	015172	022601		22601	:CHECK MR REG TO EQUAL	
3369	015174	104000		HLT	:22601	
3370						
3371			:STEP THRU RESYNC PERIOD			
3372						
3373	015176	012767	001000	164000	MOV #512, REPT	
3374	015204	052767	000040	163756	BIS #BITS,ONCEE	:TYPE OUT CLOCK COUNT
3375	015212	1044446		MROCK1: MCLK1	:CLOCK MR REG	
3376	015214	1044420		MRCK	:CHECK FOR	
3377	015216	032611		32611	:CORRECT DATA	
3378	015220	104000		HLT	:MR=BAD GOOD=CORRECT DATA	
3379	015222	1044450		MCLK0	:CLOCK MR REG	
3380	015224	1044420		MRCK	:CHECK FOR	
3381	015226	022601		22601	:CORRECT DATA	
3382	015230	104000		HLT	:ERROR WHILE CLOCKING THROUGH RESYNC	
3383	015232	005367		DEC	REPT	:FINISH LOOPING
3384	015236	001365	163746	BNE MROCK1		:THROUGH RESYNC PERIOD
3385						
3386			:ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE			
3387			:SP=0 EQUALS SECTOR PULSE			
3388	015240	1044446		MCLK1	:CLOCK MR REG	
3389	015242	1044420		MRCK	:MR SHOULD	
3390	015244	032211		322	EQUAL 32211	
3391	015246	104000		HLT	:MR=BAD GOOD=CORRECT ANSWER	
3392	015250	1044450		MCLK0	:CLOCK MR REG	
3393	015252	1044420		MRCK	:CHECK MR	
3394	015254	022201		22201	:TO EQUAL 22201	
3395	015256	104000		HLT	:MR=BAD GOOD=CORRECT ANSWER	

;PERFORM ?1 MAINT CLOCK OPERATIONS--

3406	015260	012767	000107	163716	MROCK2: MOV MCLK1	#71.,REPT	
3409	015266	104446			MRCK	;CLOCK MR REG	
3412	015270	104420			33611	CHECK MR REG	
3401	015272	033611			33611	TO EQUAL 33611	
3402	015274	104000			HLT	MR=BAD GOOD=CORRECT ANS	
3403	015276	104450			MCLK0	CLOCK MR REG	
3404	015300	104420			MRCK	CHECK MR REG	
3405	015302	023601			23601	TO EQUAL 23601	
3406	015304	104000			HLT	MR=BAD GOOD=CORRECT ANS	
3407	015306	005367		163672	DEC BNE	REPT	DONE YET
3408	015312	001365			MROCK2		NO LOOP
3409							
3410							
3411	015314	012777	000005	163602	;READ SYNC"1"		
3412	015322	012777	000015	163574	MOV	\$15,JRSMR	
3413	015330	104420			MOV	\$15,JRSMR	
3414	015332	133615			MRCK		
3415	015334	104000			133615		
3416					HLT		
3417							
3418	015336	005067	163664		;READ DATA		
3419	015342	012705	026666		MROCK3: CLR	WORK3	CLEAR CLOCK COUNT FOR DATA WD
3420	015346	162705	000002		MOV	\$1BUF,RS	GET STARTING ADDRESS FOR DATA BUFFER
3421	015352	012767	000045	163626	SUB	\$2,RS	
3422	015360	012767	002200	163616	MOV	\$45,REPT1	SETUP COUNTER FOR 1ST SB BIT
3423					MOV	\$1152.,REPT	SETUP COUNTER TO TRANSFER
3424							64 WORDS-18X64=1152
3425	015366	104444					1 CLOCK PER 1 BIT OF DATA
3426	015370	104440					GET 1 DATA BITS
3427	015372	104000					CLOCK MR REG
3428							MR NOT CORRECT
3429	015374	104442					
3430	015376	104000					
3431							
3432	015400	005367	163600				
3433	015404	001370					

IS: RBIT CLKRI HLT

CLKR0 HLT

DEC BNE REPT IS

;CLOCK MR REG

;MR REG NOT CORRECT

DONE WITH COMPLETE TRANSFER

;NO

MAINDEC-11-DERSC-B
DERSCB.P11 TST55 RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 84
MAINTENANCE MODE CRC TEST 2 (CAUSE DCK ERRORS)

3434	015406	032767	000400	163554	2\$:	BIT	#BIT8,ONCEE	DID WE ALREADY DO CRC?
3435	015414	001020	000400	163544		BNE	35	YES
3436	015416	052767	026666			BIS	#BIT8,ONCEE	NO SET CRC FLAG
3437	015424	012702	000220			MOV	#INBUF,R2	MOVE CRC
3438	015430	062702	000300			ADD	#220,R2	WORD TO END OF
3439	015434	012712	000002		4\$:	MOV	#0,3R2	INBUF TABLE
3440	015440	010205	163530		5\$::	MOV	R2,R5	GET CRC WORD
3441	015442	162705				SUB	#2,R5	
3442	015446	012767	000022			MOV	#18.,REPT	SETUP TO TRANSFER 1 WD
3443	015454	000744				BR	15	TRANSFER CRC WD
3444	015456	104446				MCLK1		CLOCK MR REG
3445	015460	104420				MRCK		CHECK MR REG
3446	015462	117611				117611		TO EQUAL
3447	015464	104000				HLT		117611
3448	015466	104450				MCLKD		CLOCK MR REG
3449	015470	104420				MRCK		CHECK MR REG
3450	015472	003601				3601		TO EQUAL
3451	015474	104000				HLT		3601
3452	015476	104446				MCLK1		CLOCK MR REG
3453	015500	104420				MRCK		CHECK MR REG
3454	015502	113611				113611		TO EQUAL
3455	015504	104000				HLT		113611
3456	015506	104450				MCLKD		CLOCK MR REG
3457	015510	104420				MRCK		CHECK MR REG
3458	015512	003601				3601		TO EQUAL
3459	015514	104000				HLT		3601

3450 ;PERFORM 20 MAINTENANCE CLOCK OPERATIONS
 3451 ;STEP INTO END OF SECTOR DEAD BAND
 3452 ;EBL IS NOW ASSERTED
 3453
 3454 015516 012767 000020 163460 MRDCK4: MOV #20,REPT
 3455
 3456 015524 104446 1\$:
 3457 015526 104420 MCLK1 :CLOCK MR REG
 3458 015530 113611 MRCK :CHECK MR REG
 3459 015532 104000 113611 :TO EQUAL
 3460 015534 104450 HLT :113611
 3461 015536 104420 MCLK0 :CLOCK MR REG
 3462 015540 003601 MRCK :CHECK MR
 3463 015542 104000 3601 :REG TO
 3464 015544 005367 HLT :EQUAL 3601
 3465 015550 001365 DEC REPT :DONE YET?
 3466 BNE 1\$:NO
 3467
 3468
 3469
 3470
 3471
 3472
 3473
 3474
 3475
 3476
 3477 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
 3478 ;SHOULD GET STROBE BUFFER
 3479
 3480 015552 104446 MCLK1 :CLOCK MR REG
 3481 015554 104420 MRCK :CHECK MR
 3482 015556 117611 117611 :REG TO
 3483 015560 104000 HLT :EQUAL 117611
 3484
 3485 ;PERFORM ONE MAINTENANCE CLOCK OPERATION
 3486 ;SHOULD COMPLETE TRANSFER.
 3487
 3488 015562 104450 MRDCK5: MCLK0 :CLOCK MR REG
 3489 015564 022777 144270 163306 CMP #144270,RSRCS1 :ANY ERRORS?
 3490 015572 001401 BEQ 1\$:NO
 3491 015574 104054 HLT !DA!DS!WC
 3492 015576 005777 163302 1\$:
 3493 015602 001401 TST RSRWC :DID WC GO TO 0
 3494 015604 104010 BEQ +4 :YES
 3495 015606 022777 100000 163300 HLT !WC :WC REG SHOULD=0
 3496 015614 001417 CMP \$100000,RSRER :DID DCK SET?
 3497 015616 104050 BEQ 3\$:YES
 3498 015620 104402 HLT !DS!WC
 3499 015650 004767 015624 TYPE +2 :ASCIZ <15><12>"DCK DID NOT SET -"
 3500 015654 000241 004244 JSR PC,CRCTYP :GET IC THAT FAILED AND TYPE IT
 3501 015656 006167 163312 CLC
 3502 015662 103404 ROL SAVEE :GET NEXT CRC WORD
 3503 015664 004767 007772 BCS 2\$:DONE - BRANCH
 3504 015670 000167 177112 JSR PC,MDATA :SHIFT DATA PATTERN
 3505 015674 JMP MRDCK :RESTART TEST WITH NEW DATA PATTERN
 3506 :DONE

3506
 3507
 3508
 3509 015674 104400 ;*****
 3510 ;TEST 56 IGNORE FUNCTION TEST
 3511 ;*****
 3512 ;*****
 3513 ;*****
 3514 ;*****
 3515 ;*****
 3516 ;*****
 3517 015676 104414 MRIFT: CLRDK ;CLEAR ALL REGISTERS
 3518 015700 104416 MRDM0 ;PUT DRIVE INTO MAINT MODE
 3519 015702 104420 MRCK ;CHECK MR REG
 3520 015704 022701 22701 ;TO EQUAL 22701
 3521 015706 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 3522 015710 012777 177777 163176 MOV #1, JRSER ;SET ERRORS
 3523 015716 016777 163242 163172 MOV UNITSV, JRSAS ;CLEAR ATA BIT IN RSAS
 3524 ;AND ERROR BITS IN RSCS1
 3525 015724 012777 027466 163154 MOV #OUTBUF, JRSBA ;LOAD RSBA
 3526 015732 012777 177777 163144 MOV #1, JRSWC ;LOAD RSMC
 3527 015740 012777 000071 163132 MOV #71, JRSCS1 ;LOAD READ FUNCTION
 3528 015746 032777 000001 163124 BIT #BIT0, JRSCS1 ;IS "GO" BIT ZERO?
 3529 015754 001401 BEQ 1\$;YES
 3530 015756 104140 HLT !DS!AS ;"GO" BIT IN RSCS1 SHOULD NOT
 3531 ;LOAD IF ERRORS ARE PRESENT IN THE DRIVE
 3532 015760 012767 177777 163230 1\$: MOV #177777, WORK ;SETUP TIMEOUT FOR MXF ERROR
 3533 015766 005367 163224 5\$: DEC WORK
 3534 015772 000240 NOP
 3535 015774 000240 NOP
 3536 015776 001373 BNE 5\$
 3537 016000 017700 163076 MOV JRSCS2, BAD ;CHECK RSCS2 FOR MXF
 3538 016004 012701 001100 MOV #1100, GOOD ;GET CORRECT ANSWER
 3539 016010 056701 163146 BIS UNNUM, GOOD ;FOR RSCS2
 3540 016014 020001 CMP BAD, GOOD ;IS RSCS2 CORRECT
 3541 016016 001401 BEQ 2\$;YES
 3542 016020 104000 HLT ;BAD=RSCS2 GOOD=CORRECT ANSWER
 3543 ;MXF SHOULD BE SET IN RSCS2
 3544 ;FOR A READ WAS ISSUED
 3545 ;WITH ERROR BITS SET IN RSER.
 3546 016022 022777 144270 163050 25: CMP #144270, JRSCS1 ;IS RSCS1 CORRECT?
 3547 016030 001401 BEQ 3\$;YES
 3548 016032 104042 HLT !DS!ER ;SC AND TRE SHOULD BE SET FOR
 3549 ;MXF SHOULD BE SET IN RSCS2

MAINDEC-11-DERSC-B
DERSCB.P11 T5T56 RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732, 04-OCT-76 12:56 PAGE 87
IGNORE FUNCTION TEST

3550	016034	022777	177777	163042	3\$: CMP BEQ HLT	*-1, @RSWC +4 !WC	DID RSWC CHANGE? NO WC SHOULD NOT HAVE CHANGED FOR READ SHOULD HAVE NEVER BEEN EXECUTED
3551	016042	001401					DID RSBA MOVE NO GET RSBA
3552	016044	104010					GET CORRECT ANS RSBA=BAD GOOD=CORRECT ANS RSBA MOVED WHEN THE READ COND WAS LOADED WITH ERROR
3553							BITS SET IN RSER, READ COMD SHOULD NEVER HAVE BEEN EXECUTED AND RSBA SHOULD NOT HAVE MOVED.
3554							CLEAR ALL REGISTERS
3555	016046	022777	027466	163032	CMP BEQ 45	*OUTBUF, @RSBA	GET RSCS2
3556	016054	001405			MOV	@RSBA, BAD	SETUP CORRECT
3557	016056	017700	163024		MOV	*OUTBUF, GOOD	ANS
3558	016062	012701	027466		HLT		IS CS2 CORRECT?
3559	016066	104000					YES
3560							MXF SHOULD HAVE CLEARED IN RSCS2 WITH THE "CLR" BIT BEING SET IN RSCS2.
3561							
3562							
3563							
3564							
3565	016070	104414			4\$: CLRDK		
3566	016072	017700	163004		MOV	@RSCS2, BAD	
3567	016076	012701	000100		MOV	*100, GOOD	
3568	016102	056701	163054		BIS	UNNUM, GOOD	
3569	016106	020100			CMP	GOOD, BAD	
3570	016110	001401			BEQ	.+4	
3571	016112	104000			HLT		
3572							
3573							

3574 ;*****
 3575 ;TEST 57 INVALID ADDRESS ERROR (IAE) TEST
 3576 ;*****
 3577 016114 104400 ;TST57: SCOPE
 3578
 3579 ;MODULE TESTED M7754, M7770
 3580 ;FLOAT A 1 THROUGH THE FOUR SPARE ADDRESS BITS IN THE DISK
 3581 ;ADDRESS REGISTER (RSDA). THIS SHOULD CAUSE "IAE" TO SET IN
 3582 ;THE ERROR REGISTER (RSER) WHEN A READ FUNCTION IS LOADED INTO
 3583 ;RSCSI WHICH IN TURN SHOULD CAUSE ATTENTION TO SET IN THE
 3584 ;DRIVE STATUS REGISTER (RSDS) AND "TR" AND "SC" TO SET IN THE
 3585 ;CONTROL REGISTER (RSCS1).
 3586 016116 042767 000040 163044 BIC #BIT5,ONCEE ;CLEAR CLK CNT FLAG
 3587 016124 012702 004000 162652 MOV #4000,R2 ;LOAD R2 WITH INVALID ADDR
 3588 016130 012767 016136 162652 MOV #45,LAD ;LOOP HERE ON ERROR
 3589 016136 104416 MRDMO ;PUT DRIVE IN MAINT MODE
 3590 016140 104420 MRCK ;CHECK MAINT REG
 3591 016142 022701 22701 ;INIT MAINT MODE (CLEAR MRSP)
 3592 016144 104424 MRINT ;LOOPING ON ERRORS>
 3593 016146 032767 000004 163014 BIT #BIT2,ONCEE ;YES
 3594 016154 001002 BNE 1S ;GET INVALID ADDRESS
 3595 016156 006102 ROL R2 ;DONE FLOATING A ONE YET?
 3596 016160 103454 BCS IADONE ;LOAD RSDA WITH INVALID ADDRESS
 3597 016162 010277 162722 MOV R2,RSDA ;DO A READ TO INVALID ADDR
 3598 016166 012777 000071 162704 MOV #71,RSCS1 ;IS RSER CORRECT?
 3599 016174 022777 002000 162712 CMP #2000,RSER ;YES
 3600 016202 001404 BEQ 2S ;SET ERROR BIT
 3601 016204 052767 000004 162756 BIS #BIT2,ONCEE ;RSER SHOULD=2000 FOR
 3602 016212 104044 HLT !DS!DA ;A READ COMMAND WAS GIVEN
 3603 ;TO AN ILLEGAL ADDRESS
 3604
 3605 016214 042767 000004 162746 BIC #BIT2,ONCEE ;CLEAR ERROR FLAG
 3606 016222 022777 150600 162662 CMP #150600,RSDS ;DID IAE SET?
 3607 016230 001404 BEQ 3S ;YES
 3608 016232 052767 000004 162730 BIS #BIT2,ONCEE ;SET ERROR BIT
 3609 016240 104044 HLT !DS!DA ;RSDS SHOULD=150600 FOR
 3610 ;IAE SHOULD BE SET IN RSER
 3611 016242 042767 000004 162720 BIC #BIT2,ONCEE ;CLEAR ERROR FLAG
 3612 016250 032777 100000 162622 BIT #BIT15,RSCS1 ;DID SC SET?
 3613 016256 001004 BNE 5S ;YES
 3614 016260 052767 000004 162702 BIS #BIT2,ONCEE ;SET ERROR BIT
 3615 016266 104044 HLT !DA!DS ;SC SHOULD BE SET IN RSCS1
 3616 ;FOR IAE SHOULD BE SET IN RSER
 3617 016270 042767 000004 162672 BIC #BIT2,ONCEE ;CLEAR ERROR BIT
 3618 016276 104414 CLRDK TST #RSER ;CLEAR ALL ERRORS
 3619 016300 005777 162610 BEQ +4 ;DID IAE CLEAR?
 3620 016304 001401 HLT !DS ;YES
 3621 016306 104040 BR 4S ;IAE DID NOT CLEAR
 3622 016310 000712 ;CONTINUE
 3623 016312 ;DONE
 IADONE:

3624 ;*****
 3625 ;TEST 60 OPERATION INCOMPLETE ERROR TEST
 3626 ;*****
 3627 016312 104400 TST60: SCOPE
 3628 ;MODULE TESTED M7770
 3629 ;PUT THE DISK IN MAINTENANCE MODE AND START A READ COMMAND
 3630 ;THEN ISSUE THREE DISK "INDEX" PULSES TO SIMULATE A COMPLETE
 3631 ;ROTATION OF THE DISK SURFACE. THE THIRD INDEX PULSE SHOULD
 3632 ;CAUSE OPERATION IN COMPLETE "OPI" TO APPEAR IN THE DRIVE ERROR
 3633 ;REGISTER (RSER) AND "ATA" AND "ERR" IN THE DRIVE STATUS REGISTER (RSDS)
 3634 ;
 3635 016314 104414 MROPI: CLRDK ;CLEAR ALL DRIVE REGISTERS
 3636 016316 013777 027466 162562 MOV #OUTBUF,RSBA ;SETUP RSBA
 3637 016324 012777 177777 162552 MOV #1,RSWC ;SETUP RSWC
 3638 ;
 3639 016332 104416 MRDM0 ;PUT DRIVE INTO MAINT MODE
 3640 016334 104420 MRCK ;CHECK MAINT REG
 3641 016336 022701 22701 ;TO EQUAL 22701
 3642 016340 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 3643 ;
 3644 016342 012777 000071 162530 MOV #71,RS SCSI1 ;LOAD A READ COMMAND
 3645 ;
 3646 016350 104430 MRIND ;ISSUE THREE INDEX
 3647 016352 104430 MRIND ;PULSES TO
 3648 016354 104430 MRIND ;CAUSE OPI
 3649 ;
 3650 ;NOW CHECK FOR CORRECT ERRORS IN RSER AND RSDS
 3651 016356 017700 162532 MOV RSER,BAD ;GET RSER
 3652 016362 012701 020000 MOV #20000,GOOD ;GET CORRECT ANS
 3653 016366 020100 CMP GOOD,BAD ;DID OPI SET IN RSER?
 3654 016370 001434 BEQ 1\$;YES
 3655 016372 104402 016376 TYPE ,.+2 ;ASCIIZ <15><12>"OPI IN RSER SHOULD SET-3 INDEX PULSES W
 3656 016460 104000 HLT ;RSER=BAD GOOD=CORRECT ANS
 3657 ;
 3658 016462 022777 150600 162422 1\$: CMP #150600,RSDS ;DID CORRECT ERRORS SET?
 3659 016470 001401 BEQ 2\$;YES
 3660 016472 104040 HLT !DS ;RSDS SHOULD=150600 BECAUSE
 3661 ;OF OPI ERROR IN RSER
 3662 ;
 3663 016474 022777 144270 162376 2\$: CMP #144270,RS SCSI1 ;DID SC AND TRE SET IN RSCSI?
 3664 016502 001401 BEQ MROPIA ;YES
 3665 016504 104050 HLT !DS!WC ;SC AND TRE SHOULD SET IN RSCSI
 3666 ;BECAUSE OF ERROR IN RSER
 3667 ;
 3668 016506 104414 MROPIA: CLRDK ;CLEAR ALL ERRORS
 3669 016510 005777 162400 TST RSER ;DID OPI CLEAR IN RSER ?
 3670 016514 001437 BEQ 1\$;YES
 3671 016516 104402 016522 TYPE ,.+2 ;ASCIIZ <15><12>"OPI IN RSER DID NOT CLEAR BY SETTING CL
 3672 016612 104040 HLT !DS ;RSER SHOULD=0
 3673 016614 022777 010600 162270 1\$: CMP #10600,RSDS ;DID ERROR BITS CLEAR IN RSDS
 3674 ;BY SETTING CLR BIT IN RSCS2
 3675 016622 001401 BEQ 1\$;YES
 016624 104040 HLT !DS ;RSDS SHOULD=10600

3676
 3677
 3678
 3679 016626 104400 ;*****
 3680 ;TEST 61 PARITY ERROR TEST
 3681 ;*****
 3682 ;TST61: SCOPE
 3683 ;MODULES TESTED: M7754, M7770
 3684 ;SET "PAT" BIT IN RSCS2. WRITE A DRIVE REGISTER. "PAR" SHOULD SET IN
 3685 ;THE DRIVE ERROR REGISTER (RSER) WHICH SHOULD CAUSE "ATA" TO SET IN RSAS
 3686 ;AND 'SC' TO SET IN RSCS1.
 3687 016630 104414 MRPAR: CLR0K ;CLEAR ALL REGISTERS
 3688 016632 042767 000040 162330 BIC #BITS,ONCEE ;CLEAR CLK CNT FLAG
 3689 016640 104416 MRDMO ;PUT DRIVE IN MAINT MODE
 3690 016642 104420 MRCK ;CHECK MAINT TO
 3691 016644 022701 22701 ;EQUAL 22701
 3692 016646 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 3693 016650 052777 000020 162224 BIS #BIT4,3RSCS2 ;SET THE "PAT" BIT
 3694 016656 012777 000077 162224 MOV #77,3RSDA ;BY WRITING INTO THIS REGISTER,
 ;PAR SHOULD SET IN RSER
 3695 016664 022777 000010 162222 CMP \$10,3RSER ;DID PAR SET?
 3696 016672 001401 BEQ +4 ;YES
 3697 016674 104040 HLT !DS ;"PAR" IN RSER SHOULD BE SET FOR
 ;THE "PAT" BIT WAS SET IN RSCS2
 ;WHEN PROGRAM TRIED TO WRITE INTO RSDA
 3700 016676 022777 104200 162174 CMP #104200,3RSCS1 ;DID PAR CAUSE SC TO SET?
 3701 016704 001401 BEQ +4 ;YES
 3702 016706 104044 HLT !DS!DA ;SC SHOULD BE SET IN RSCS1 FOR
 3703 016710 022777 000077 162172 CMP #77,3RSDA ;PAR SHOULD BE SET IN RSER
 3704 016716 001401 JEQ +4 ;DID RSDA GET LOADED?
 3705 016720 104004 HLT !DA ;YES
 3706 ;RSDA SHOULD=77 FOR PAT
 3707 ;BIT WAS SET WHEN PROGRAM
 3708 ;TRIED TO WRITE INTO RSDA
 3709 016722 104414 CLR0K ;CLEAR ALL ERRORS
 3710 016724 022777 004200 162146 CMP #4200,3RSCS1 ;DID ERRORS CLEAR?
 3711 016732 001401 BEQ +4 ;YES
 3712 016734 104044 HLT !DS!DA ;SC DID NOT CLEAR BY USING
 3713 ;THE "CLR" BIT IN RSCS2
 3714 016736 005777 162152 TST ;DID PAR CLEAR?
 3715 016742 001401 BEQ +4 ;YES
 3716 016744 104044 HLT !DS!DA ;PAR DID NOT CLEAR BY USING
 ;THE CLR BIT IN RSCS2

3718
 3719
 3720
 3721 016746 104400 ;*****
 3722 ;TEST 62 MAINTENANCE MODE INTERRUPT TEST
 3723 ;*****
 3724 ;TST62: SCOPE
 3725 ;MODULE TESTED M7771
 3726 ;IN THIS TEST THE INTERRUPT ENABLE BIT IS SET (I.E.).
 3727 ;A TWO SECTOR WRITE COMMAND IS GIVEN. AN "RMR"
 3728 ;ERROR IS CREATED WHILE THE FIRST SECTOR IS BEING WRITTEN
 3729 ;THIS SHOULD CAUSE THE DRIVE TO INTERRUPT AFTER THE FIRST
 3730 ;SECTOR IS WRITTEN. AND CAUSE THE TRANSFER TO TERMINATE
 3731 016750 012767 001602 162166 MREX: MOV #1602,FLAG2 ;CLEAR DRIVE REGISTERS
 3732 016756 104414 CLRDK ;SETUP FOR INTERRUPT
 3733 016760 012737 000200 177776 MOV \$200,2#PS
 3734 016766 012706 000500 162170 MOV \$500,SP
 3735 016772 012767 000040 162170 MOV #40,ONCEE ;SET TYPE CLOCK CNT WITH ERROR MESSAGE FLAG
 3736 017000 104430 MRIND ;SEND INDEX PULSE TO MR REG
 3737 017002 104420 MRCK ;CHECK MR REG
 3738 017004 022701 22701 ;TO EQUAL 22701
 3739 017006 104424 MRINT ;INIT MAINT MODE (CLEAR MRSP)
 3740 ;BY SENDING 2 CLOCK PULSES
 3741 ;FILL MEMORY DATA BUFFER (INBUF) WITH 128 WORDS (2 SECTORS)
 3742 ;DATA BUFFER WORDS ARE :A WORD OF ALL 0'S - ALL 1'S
 3743 ;: FLOWING 1'S PATTERN (16 WORDS)
 3744 ;: A PATTERN OF 146314 (110 WORDS)
 3745
 3746 017010 012702 026666 MOV #INBUF,R2 ;GET LOCATION OF OUTBUF
 3747 017014 005022 CLR (R2)+ ;CLEAR 1ST LOCATION
 3748 017016 012722 177777 MOV #-1,(R2)+ ;2ND WORD OF ALL ONES
 3749 017022 005003 CLR R3 ;CLEAR WORK LOC TO GENERATE
 3750 017024 000261 SEC ;A PATTERN OF FLOWING ONES
 3751 017026 006103 1S: ROL R3 ;GET PATTERN
 3752 017030 103402 BCS 2\$;DONE GET OUT
 3753 017032 010322 MOV R3,(R2)+ ;FILL BUFFER
 3754 017034 000774 BR 1S ;CONT
 3755 017036 012703 000156 2\$: MOV \$110,R3 ;FILL REMAINING PORTION OF
 3756 017042 012704 146314 MOV \$146314,R4 ;BUFFER WITH A PATTERN OF 146314
 3757 017046 010422 3\$: MOV R4,(R2)+ ;LOAD BUFFER
 3758 017050 005303 DEC R3 ;DONE YET?
 3759 017052 001375 BNE 3\$;NO
 3760
 3761 ;SETUP CONTROLLER TO TRANSFER 128 WORDS OF DATA (2 SECTORS)
 3762 017054 012777 017674 162046 MOV #INTMR,2#RSVEC ;SETUP INTERRUPT VECTOR
 3763 017062 012777 000340 162042 MOV #340,2#RSVCP
 3764 017070 012777 026666 162010 MOV #INBUF,2#RSBA
 3765 017076 012777 177600 162000 MOV #177600,2#RSWC
 3766 017104 012777 000161 161766 MOV #161,2#RSCS1
 3767 017112 104454 GETSP ;LOAD WRITE COMMAND I/E
 3768 ;CLOCK ROUTINE TO GET SECTOR PULSE
 3769 ;TO CLEAR OUT COUNTERS AND REGISTERS
 3770 ;THAT OTHERWISE COULD NOT BE CLEARED.
 3771 017114 104220 HLT ;COULD NOT SET SECTOR PULSE (0)
 3772 017116 104456 SPASS !MR ;CLOCK MR REG SP = 1

MAINDEC-11-DERSC-B
DERSCB.P11 TST62RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
MAINTENANCE MODE INTERRUPT TEST MACY11 27(732) 04-OCT-76 12:56 PAGE 92

3772 ;ASSERT INDEX PULSE TO INITIALIZE THE DRIVE

3773 017120 104430 MRIND

3774 017122 104420 MRCK

3775 017124 020501 20501 ;CHECK MR REG TO EQUAL

3776 017126 104000 HLT ;20501

3777

3778 ;STEP THRU RESYNC PERIOD

3779

3780 017130 012767 001000 162046

3781 017136 052767 000040 162024 MREX1: MOV #512., REPT

3782 017144 104446 BIS #BITS,'ONCEE ;TYPE OUT CLOCK COUNT IF ERROR OCCURS

3783 017146 104420 MCLK1 ;CLOCK MR REG

3784 017150 030511 MRCK ;CHECK FOR

3785 017152 104000 30511 ;CORRECT DATA

3786 017154 104450 HLT ;MR = BAD GOOD = CORRECT DATA

3787 017156 104420 MCLK0 ;CLOCK MR REG

3788 017160 020501 MRCK ;CHECK FOR

3789 017162 104000 20501 ;CORRECT DATA

3790 017164 005367 162014 HLT ;ERROR WHILE CLOCKING THROUGH RESYNC PERIOD

3791 017170 001365 DEC REPT ;FINISH LOOPING

3792 BNE MREX1 ;THROUGH RESYNC PERIOD

3793

3794 ;ONE MORE CLOCK PULSE SHOULD ASSERT SECTOR PULSE

3795 017172 104446 ;SP=0 EQUALS SECTOR PULSE

3796 017174 104420 MCLK1 ;CLOCK MR REG

3797 017176 030111 MRCK ;MR SHOULD

3798 017200 104000 30111 ;EQUAL 30111

3799 017202 104450 HLT ;MR=BAD GOOD=CORRECT ANS

3800 017204 104420 MCLK0 ;CLOCK MR REG

3801 017206 020101 MRCK ;CHECK MR

3802 017210 104000 20101 ;TO EQUAL 20101

3803

3804 ;PERFORM 63 MAINT CLOCK OPERATIONS--WRITING PREAMBLE

3805

3806 017212 012767 000077 161764 MREX2: MOV #63., REPT

3807 017220 104446 MCLK1 ;CLOCK MR REG

3808 017222 104420 MRCK ;CHECK MR REG

3809 017224 031511 31511 ;TO EQUAL 31511

3810 017226 104000 HLT ;MR=BAD GOOD=CORRECT ANS

3811 017230 104450 MCLK0 ;CLOCK MR REG

3812 017232 104420 MRCK ;CHECK MR REG

3813 017234 021501 21501 ;TO EQUAL 21501

3814 017236 104000 HLT ;MR=BAD GOOD=CORRECT ANS

3815 017240 005367 161740 DEC REPT ;DONE YET

3816 017244 001365 BNE MREX2 ;NO LOOP

3817
 3818
 3819 017245 104446
 3820 017250 104420
 3821 017252 131511
 3822 017254 104000
 3823 017256 104450
 3824 017260 104420
 3825 017262 025501
 3826 017264 104000
 3827 017266 104446
 3828 017270 104420
 3829 017272 135511
 3830 017274 104000

3831
 3832 017276 012767 000010 161700 ;PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE
 3833 017304 104450
 3834 017306 104420
 3835 017310 025501
 3836 017312 104000
 3837 017314 104446
 3838 017316 104420
 3839 017320 135511
 3840 017322 104000
 3841 017324 005367
 3842 017330 001365

3843
 3844
 3845
 3846 017332 104450
 3847 017334 104420
 3848 017336 021501
 3849 017340 104000
 3850 017342 104446
 3851 017344 104420
 3852 017346 123511
 3853 017350 104000

3854
 3855
 3856 017352 104450
 3857 017354 104420
 3858 017356 033501
 3859 017360 104000
 3860 017362 012705 026666 ;MOVE DATA WORD INTO RS03 SHIFT REGISTER
 3861 017366 011504

MCLK1 :CLOCK MR REG
 MRCK :CHECK MR REG
 131511 :TO EQUAL 131511
 HLT :MR REG=BAD GOOD=CORRECT ANSWER
 MCLK0 :CLOCK MR REG
 MRCK :MR REG SHOULD
 25501 :EQUAL 25501
 HLT :MR REG=BAD GOOD=CORRECT ANSWER
 MCLK1 :CLOCK MR REG
 MRCK :MR REG SHOULD
 135511 :EQUAL 135511
 HLT :MR REG=BAD GOOD=CORRECT ANSWER
 MOV \$10,REPT :PERFORM NEXT STEP 8 TIMES TO FINISH WRITING PREAMBLE
 MREX3: MCLK0 :CLOCK MR REG
 MRCK :CHECK MR REG
 25501 :TO EQUAL 25501
 HLT :MR REG=BAD GOOD=CORRECT ANSWER
 MCLK1 :CLOCK MR REG
 MRCK :CHECK MR REG
 135511 :TO EQUAL 135511
 HLT :MR REG=BAD GOOD=CORRECT ANSWER
 DEC REPT :DONE YES?
 BNE MREX3 :NO LOOP BACK

MCLK0 :CLOCK MR REG
 MRCK :CHECK MR REG
 21501 :TO EQUAL 21501
 HLT :MR REG=BAD GOOD=CORRECT ANSWER
 MCLK1 :CLOCK MR REG
 MRCK :MR REG SHOULD
 123511 :EQUAL 123511
 HLT :MR REG=BAD GOOD=CORRECT ANSWER

MCLK0 :CLOCK MR REG
 MRCK :MR REG SHOULD NOW
 33501 :EQUAL 33501
 HLT :MR REG=BAD GOOD=CORRECT ANSWER
 MOV #INBUF,R5 :GET STARTING ADDRESS FOR DATA BUFFER
 MOV (R5),R4 :GET DATA

MRINDEC-11-DERSC-B
DERSCB.P11 TST62 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 94

3863	017370	012767	002156	161620	MUV	#1134., WORK	; DOING A 1 SECTOR TRANSFER 127 WORDS
3864							; 18 BITS PER WORD-CLOCK LOOPS
3865							; TAKE CARE OF 2 BITS AT A TIME
3866							; 64 TIMES 18 EQUALS 1134 LOOPS
3867							; TO GET THROUGH SECTOR (LAST WORD DONE SEPARATELY).
3868	017376	052767	000100	161564	18:	BIS	; SET 1ST TRANSFER WORD FLAG
3869	017404	104432				XBIT	; GET 1 BIT OF DATA
3870	017406	104434				CLKD1	; SET MCLK
3871							; AND CALCULATE MR REG
3872							; FOR CORRECT DATA (MMDB)
3873	017410	104000				HLT	; MR REG NOT CORRECT
3874	017412	104436				CLKD0	; CLEAR MCLK TO
3875							; COMPLETE TRANSFER OF 1 BIT
3876							; CALCULATE CORRECT ANS FOR
3877							; MR REG (MMDB)
3878	017414	104000				HLT	; MR=BAD GOOD=CORRECT ANS
3879	017416	032767	000200	161544		BIT	; ON LAST WORD YET?
3880	017424	001015				BNE	; YES
3881	017426	032767	000400	161534		BIT	; ON CRC WORD YET?
3882	017434	001043				BNE	; YES
3883	017436	005367	161554			DEC	; DONE WITH 63 WORDS?
3884	017442	001360				BNE	; NO
3885							
3886	017444	052767	000200	161516	25.	BIS	; SET LAST WORD FLAG
3887	017452	012767	000023	161536		MOV	; SET UP TO TRANSFER LAST WORD
3888	017460	005367	161532			DEC	; DONE YET
3889	017464	001347				BNE	
3890							
3891	017466	052767	000400	161474		BIS	; SET TRANSFERRING CRC WORD
3892	017474	042767	000200	161466		BIC	; CLEAR LAST WORD FLAG
3893							
3894							; GENERATE RMR ERROR BY ATTEMPTING TO WRITE RSER
3895							; EXC SHOULD THEN BE ASSERTED
3896							
3897	017502	012777	177777	161404		MOV	\$-1 JSR SER
3898	017510	004767	004026			JSR	PC, GENCRC
3899							; GENERATE CRC WORD
3900							; AND LEAVE IN "WORK"
3901	017520	062702	000200			MOV	; GO TO END
3902	017524	016712	161466			ADD	OF DATA BUFFER
3903	017530	010205				MOV	; LOAD CRC WORD
3904	017532	162705	000002			MOV	; RESET POINTER FOR
3905	017536	012767	000023	161452	35:	SUB	RS FOR CRC WD
3906	017544	005367	161446			MOV	; SETUP TO XFER CRC
3907	017550	001315				DEC	DONE YET?
						BNE	; NO

3908 ;EBL SHOULD NOW ASSERT AND CRC BE WRITTEN

3909

3910 017552 104446 MCLK1 ;CLOCK MR REG TO STEP THROUGH DEAD BAND AREA
3911 017554 104420 MRCK ;CHECK MR REG
3912 017556 113511 113511 ;TO EQUAL 113511
3913 017560 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS

3914

3915 ;LOOP 17 TIMES

3916

3917 017562 012767 000017 161414 4S: MOV #17,REPT ;CLOCK MR REG
3918 017570 104450 MCLK0 ;CHECK MR REG
3919 017572 104420 MRCK ;TO EQUAL 3501
3920 017574 003501 3501 ;MR=BAD GOOD=CORRECT ANS
3921 017576 104000 HLT ;CLOCK MR REG
3922 017600 104446 MCLK1 ;CHECK MR REG
3923 017602 104420 MRCK ;TO EQUAL 11' 11
3924 017604 113511 113511 ;MR=BAD GOOD=CORRECT ANS
3925 017606 104000 HLT ;DONE LOOPING YET?
3926 017610 005367 DEC 4S ;NO
3927 017614 001365 BNE REPT

3928

3929 ;FINISH UP

3930

3931 017616 104450 MCLK0 ;CLOCK MR REG
3932 017620 104420 MRCK ;CHECK MR REG
3933 017622 003501 3501 ;TO EQUAL 3501
3934 017624 104000 HLT ;MR REG=BAD GOOD=CORRECT ANS
3935 017626 104446 MCLK1 ;CLOCK MR REG
3936 017630 104420 MRCK ;CHECK MR REG
3937 017632 111511 111511 ;TO EQUAL 111511
3938 017634 104000 HLT ;MR=BAD GOOD=CORRECT ANS

3939

3940 ;TRANSFER SHOULD NOW BE COMPLETE

3941

3942 017636 104450 MCLK0 ;CLOCK MR REG
3943 017640 104420 MRCK ;CHECK MR REG
3944 017642 001501 1501 ;TO EQUAL 1501
3945 017644 104000 HLT ;MR=BAD GOOD=CORRECT ANS
3946 017646 104446 MCLK1 ;CLOCK MR REG
3947 017650 104420 MRCK ;CHECK MR
3948 017652 012711 12711 ;TO EQUAL
3949 017654 104000 HLT ;12711
3950 017656 104450 MCLK0 ;CLOCK MR
3951 017660 104420 MRCK ;CHECK MR
3952 017662 002201 2201 ;TO EQUAL
3953 017664 104000 HLT ;2201
3954 017666 000240 NOP ;STALL FOR TIME
3955 017670 104050 HLT ;SHOULD NEVER GET HERE
3956 017672 000424 BR INTMRI ;BECAUSE DRIVE SHOULD HAVE INTERRUPTED,
;CRUSING JUMP TO INTMR.
;CHECK FOR ASSERTION OF FT5 ATTN L.

3957

3958

41NOEJ-11-DERSC-B

5162

DERSC8.P11

;NOW TEST CONTROLLER

3959							
3960							
3961	017674	022777	144260	161176	INTMR:	CMP \$144260,0RS0S1	:IS CS1 CORRECT?
3962	017702	001401			BEQ +4		:YES
3963	017704	104014			HLT !DA!WC		:YES
3964	017706	022777	000001	161174	SS:	CMP \$1,0RS0DA	:IS RSDA CORRECT?
3965	017714	001401			BEQ +4		:YES
3966	017716	104004			HLT !DA		:DA SHOULD = 1
3967	017720	022777	000004	161166		CMP \$4,0RSER	:DID RMR SET IN RSER
3968	017726	001401			BEQ +4		:YES
3969	017730	104050			HLT !DS!WC		:RSER SHOULD = 4
3970	017732	022777	000001	161150		CMP \$1,0RS0DA	:DOES RSDA=1
3971	017740	001401			BEQ +4		:YES
3972	017742	104004			HLT !DA		:RSDA SHOULD=1
3973	017744	000240			INTMR1: NOP		:DONE

3974 ;*****
 3975 ;TEST 63 DISK ADDRESS OVERFLOW TEST
 3976 ;*****
 3977 017746 104400 ;ST63: SCOPE
 3978 ;
 3979 ;MODULES TESTED: M7754, M7771, M7770
 3980 ;SET UP TO TRANSFER 2 SECTORS TO THE DISK, STARTING AT TRACK 77 SECTOR 77
 3981 ;TO CAUSE A DISK ADDRESS OVERFLOW CONDITION. ALSO CHECK LAST BLOCK TRANSFER
 3982 ;(LBT) BIT TO SET IN THE RSOS REGISTER.
 3983 ;
 3984 017750 104414 MRAOE: CLRDK ;CLEAR ALL REGISTERS
 3985 017752 012706 000500 MOV #500, SP ;SETUP STACK POINTER
 3986 017756 104430 MRIND ;SEND INDEX PULSE TO MR REG
 3987 017760 104420 MRCK ;CHECK MAINT REG
 3988 017762 022701 22701 ;TO EQUAL 22701
 3989 017764 104424 MRINT ;INITIALIZE MAINT REG BY SENDING
 3990 ;2 CLOCK PULSES (CLEAR MRSP)
 3991 017766 012777 007777 161114 MOV #7777, 2RSDA ;SETUP DISK ADDRESS
 3992 017774 012777 177400 161102 MOV #400, 2RSWC ;SETUP FOR A 2 SECTOR TRANSFER
 3993 020002 012777 027466 161076 MOV SOUTBUF, 2RSBA ;GET OUTPUT BUFFER
 3994 ;
 3995 020010 012705 027466 ;SETUP BUFFER WITH ALL ONES ;
 3996 020014 012767 000400 161162 MOV #OUTBUF, RS ;GET STARTING ADDRESS OF OUTBUF
 3997 020022 012725 177777 1S: MOV #400, REPT ;LOAD 2 SECTORS
 3998 020026 005367 161152 MOV #1, (RS)+ ;WITH WORDS
 3999 020032 001373 DEC REPT ;OF ALL ONES
 4000 BNE 1S ;
 4001 020034 012777 000061 161036 MOV #61, 2RSOS1 ;LOAD WRITE COMMAND
 4002 020042 104430 MRIND ;SET INDEX PULSE
 4003 ;
 4004 ;SUPPLY CLOCKS TO STEP THROUGH A TRACK ;
 4005 ;
 4006 020044 012767 000002 161132 5S: MOV #2, REPT ;
 4008 020052 012704 124000 5S: MOV #43008., R4 ;SETUP FOR FAST CLOCK PULSES 172032 CLOCKS
 4009 020056 012702 000011 2S: MOV #1, R2 ;
 4010 020062 012703 000001 2S: MOV #1, R3 ;
 4011 020066 010277 161032 2S: MOV R2, 2RSMR ;
 4012 020072 010377 161026 2S: MOV R3, 2RSMR ;
 4013 020076 005304 DEC R4 ;
 4014 020100 001372 BNE 2S ;
 4015 020102 005367 DEC REPT ;
 4016 020106 001361 BNE 5S ;
 4017 ;
 4018 020110 104422 MRCLK ;CLOCK A 11 AND A 1 INTO RSMR
 4019 020112 104426 DSCK ;CHECK MR
 4020 020114 012400 12400 ;TO EQUAL 12400
 4021 020116 104000 HLT ;LBT SHOULD BE SET IN RSOS

4022 ;ASSERT MAINTENANCE INDEX PULSE TO RESET DRIVE
 4023 ;FOR THE SECOND REVOLUTION

4025 020120 104430	MRIND		;ASSERT MAINT INDEX PULSE
4026 020122 005067	CLR	MCNT	CLEAR THE CLOCK COUNTER
4027 020126 104420	MRCK		CHECK MR REG
4028 020130 002501	2501		TO EQUAL 2501. SHOULD STILL BE WRITING
4029 020132 104000	HLT		

4030

4031 020134 012767	161042	;SUPPLY ENOUGH CLOCKS TO STEP THROUGH THE RSC3 RESYNC PERIOD	
4032 020142 104446	001000	MOV #512.,REPT	;CLOCK COUNT TO STEP THRU RESYNC
4033 020144 104420	4S:	MCLK1	2ND REVOLUTION
4034 020146 012511		MRCK	CHECK MR
4035 020150 104000		12511	TO EQUAL 12511
4036 020152 104450		HLT	MR=BAD GOOD=CORRECT ANS
4037 020154 104420		MCLK0	CLOCK MR REG
4038 020156 002501		MRCK	CHECK MR
4039 020160 104000		2501	REG TO
4040 020162 005367	161016	HLT	EQUAL 2501
4041 020166 001365		DEC	REPT
		BNE	4S
			;LOOP TILL DONE

4043

4044 020170 104422		;SUPPLY 2 CLOCKS TO CAUSE THE SECTOR PULSE TO APPEAR IN	
4045 020172 104422		;THE MR REGISTER AND THE "AOE" ERROR TO APPEAR IN	
4046 020174 104420		;THE RSER REGISTER	

4047

4048 020176 022701		AOECK:	MRCLK		CAUSE SECTOR PULSE AND AOE ERROR
4049 020178 104422			MRCLK		CHECK FOR SECTOR PULSE
4050 020174 104420			MRCK		IN RSMR
4051 020176 22701			22701		MR=BAD GOOD=CORRECT ANS
4052 020200 104000			HLT		DID AOE SET IN RSER?
4053 020202 022777	001000	CMP	\$1000,RSER		AOE SHOULD BE SET IN RSER
4054 020210 001401	160704	BEQ	1\$		RSER SHOULD EQUAL 1000
4055 020212 104040		HLT	!DS		IS RSOS CORRECT
4056 020214 022777	152600	CMP	\$152600,RSOS		YES
4057 020222 001401	160670	BEQ	2\$		ERR & ATA SHOULD BE SET IN RSOS
4058 020224 104040		HLT	!DS		BECAUSE OF AOE ERROR IN RSER
4059					CLEAR ERROR
4060 020226 104414		2\$:	CLRDK		DID ERROR CLEAR?
4061 020230 005777	160660	TST	RSER		YES
4062 020234 001401		BEQ	3\$		AOE DID NOT CLEAR BY SETTING CLR IN RSCS2
4063 020236 104040		HLT	!DS		DID ERRORS CLEAR
4064 020240 022777	010600	CMP	\$10600,RSOS		YES
4065 020246 001401	160644	BEQ	+4		ERR AND ATA & LBT SHOULD ALL BE CLEARED
4066 020250 104040		HLT	!DS		FOR CLR WAS SET IN RSCS2

4067

4068 :MAINTENANCE MODE VERIFY TEST
 4069 :-----DANGER---THIS TEST DESTROYS DATA ON DISKS--DANGER
 4070 :THIS TEST WILL ONLY RUN IF SWITCH 11 IS SET IN THE "SWITCH
 4071 :REGISTER" FOR IT WILL ACTUALLY WRITE DATA ONTO THE DISK. IT
 4072 :WILL WRITE ONE TRACK OF ALL ONES. THE PROGRAM THEN GOES BACK
 4073 :TO THE MAINT WRITE TEST AND WRITES ONE SECTOR OF DATA (ZERO'S, ONES, FLOATING
 4074 :ONES AND FILLS THE REMAINDER OF SECTOR WITH A PATTERN OF 146314)
 4075 :THE DRIVE IS THEN TAKEN OUT OF
 4076 :"MAINTENANCE MODE" AND THE TRACK IS THEN READ. THE TRACK
 4077 :SHOULD CONTAIN ALL ONES.
 4078
 4079 :*****
 4080 :TEST 64 MAINTENANCE MODE VERIFY TEST
 4081 :*****
 4082 020252 104400 TST64: SCOPE
 4083
 4084 ;MODULE TESTED G182
 4085
 4086 020254 032767 004000 157306 MRVR: BIT #BIT11,SWR DO THIS TEST?
 4087 020262 001002 BNE 35 YES
 4088 020264 000137 020774 JMP #INFTST NO
 4089 020270 012767 001600 160646 3S: MOV #1600,FLAG2 SET VERIFY TEST FLAG
 4090 020276 104414 CLR0K CLEAR ALL DRIVES
 4091 020300 012767 177777 160724 MOV #177777,WORKS STALL TO RESYNC
 4092 020306 005367 160720 4S: DEC WORKS DRIVE
 4093 020312 001375 BNE 4S TIMING LOGIC
 4094
 4095 ;STEP THRU RESYNC PERIOD
 4096
 4097 020314 012777 170000 160562 MOV #10000,DRSHC WRITE ONE TRACK - 4K WORDS
 4098 020322 012767 177777 006336 MOV \$177777,INBUF WRITE A PATTERN 12525
 4099 020330 052777 000010 160544 BIS #BIT3,DRSCS2 SET BAI BIT
 4100 020336 012777 026666 160542 MOV #INBUF,DRSBA SET DATA WD
 4101 020344 012767 177777 160632 MOV #177777,REPT SETUP WAIT LOOP
 4102 020352 012777 000061 160520 MOV #61,DRSCS1 GO WRITE
 4103 020360 105777 160514 1S: TSTB DRSCS1 DONE YET?
 4104 020364 100404 BMI 25 YES
 4105 020366 005367 160612 DEC REPT DECREMENT COUNTER WAITING
 4106 020372 001372 BNE 1S FOR READY
 4107 020374 104000 HLT READY NEVER CAME UP
 4108 020376 005777 160476 2S: TST DRSCS1 ANY ERRORS?
 4109 020402 100002 BPL MRVR1 NO
 4110 020404 104050 HLT !DS!MC STOP HERE TILL THIS PROBLEM IS FIXED TRY DZRSB DIAG
 4111 020406 000433 BR T80IA TYPE MESSAGE

MAINDFC-11-DERSC-B
DERSC8.P11 TST84 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 100

4112	020410	104414		MRVR1:	CLRDK		:CLEAR ALL REGISTERS
4113	020412	012777	170000 160464	MOV	#-10000, JRSWC		:SETUP WC
4114	020420	052777	000010 160454	BIS	#BIT3, JRS-CS2		:SET BAI
4115	020426	012777	026666 160452	MOV	#INBUF, JRSBA		:SETUP RSBA
4116	020434	012767	177777 160542	MOV	#177777, REPT		:SETUP WAIT LOOP
4117	020442	012777	000051 160430	MOV	#51, JRS-CS1		:DO A WRITE CHECK TO VERIFY DISK
4118	020450	105777	160424	1\$: TSTB	JRS-CS1		:TEST
4119	020454	100404		BMI	25		:FOR READY TO COME BACK
4120	020456	005367	160522	DEC	REPT		:WAIT
4121	020462	001372		BNE	1\$		
4122	020464	104000		HLT			:READY NEVER CAME BACK
4123	020466	005777	160406	2\$: TST	JRS-CS1		:ANY ERRORS?
4124	020472	100032		BPL	MRVRR		:NO
4125	020474	104050		HLT	!DS!WC		:STOP HERE WC FAILED
4126							:GO TO DZRSB DIAG
4127							:BEFORE TRYING TO DEBUG
4128							:THIS TEST
4129	020476			TBOIA:			
4130	020476	104402	020502	MRVRR:	TYPE	.+2	:ASCIZ <15><12> "FAILED VERIFY TEST --- RUN DZRSB DIAGNO
4131	020560	000137	011466	JMP	JMPWRT		:GO WRITE IN MAINTENANCE MODE
4132				;NOW CHECK TO SEE IF DRIVE WAS WRITTEN ON IN MAINTENANCE MODE			
4133							
4134	020564	104414		MRVR2:	CLRDK		:CLEAR ALL REGISTERS
4135	020566	012767	177777 160422	MOV	#177777, WORK		:STALL
4136	020574	005367	160416	3\$: DEC	WORK		:WAITING FOR
4137	020580	001375		BNE	3\$:DRIVE TO GET IN SYNC WITH INDEX PULSE
4138	020582	012777	170000 160274	MOV	#-10000, JRSWC		:SETUP WC FOR 1 TRACK
4139	020584	052777	000010 160264	BIS	#BAI, JRS-CS2		:SET BAI
4140	020586	012777	026666 160262	MOV	#INBUF, JRSBA		:SETUP RSBA
4141	020588	012767	177777 006034	MOV	#177777, INBUF		:SETUP FOR COMPARE
4142	020590	012777	000051 160240	MOV	#51, JRS-CS1		:DO A WRITE CHECK
4143	020592	105777	160234	1\$: TSTB	JRS-CS1		:TEST FOR
4144	020594	100375		BPL	1\$:READY TO COME BACK
4145	020596	032777	040000 160226	BIT	#MCE, JRS-CS2		:DID MCE SET?
4146	020598	001442		BEQ	25		:NO
4147	020600	104402	020662	TYPE	.+2		:ASCIZ <15><12> "WRITE AMPLIFIER DID NOT GET DISABLED B"
4148	020602	104040		HLT	!DS		
4149	020604	000404		BR	4\$:GET OUT
4150	020606	005777	160112	2\$: TST	JRS-CS1		:ANY ERRORS?
4151	020608	100001		BPL	+4		:NO
4152	020610	104040		HLT	!DS		:SHOULD NOT HAVE ANY ERRORS HERE
4153	020612	000240		NOP			:TRY DZRSB DIAGNOSTIC
4154							
4155							
4156	020614	052767	000091 160166	INF:TST: BIS	#BIT0, ONCEE		:SET FOUND DRIVE FLAG
4157	021002	000137	002126	JMP	#TRYNX		:GET NEXT DRIVE

4158 .SBTTL \$DONE - BELL AND SCOPE ROUTINE

4159

4160 021006 104400 021010 062767 000001 157770 DONE: SCOPE :TERMINATING SCOPE FOR LOOPING
4161 021010 062767 005567 157762 002000 177570 ADD #1, PCNT+2 :ADD 1 TO THE PASS COUNT
4162 021016 055567 032737 001004 021036 ADC PCNT :MAKE IT DOUBLE PREC.
4163 021022 032737 001004 021036 BIT #SW10, 2#SWR :RING THE BELL?
4164 021030 001004 021036 BNE 45 :NO!
4165 021036 104402 021036 TYPE +2 :ASCIZ < BELL > < 177 >
4166 021042 013700 000042 4\$: MOV #42, R0 :GET MONITOR ADDRESS
4167 021046 001404 001404 BEQ 35 :IF NONE
4168 021050 004710 004710 JSR 7 (0) :GO TO MONITOR
4169 021052 000240 000240 240, 240, 240 :SAVE ROOM FOR ACT11
4170 021060 000167 000002 3\$: JMP MULSYS :RETURN

4171

4172 021064 000000 .TBIT: 0 ;T BIT FLAG

4173

4174 ;MULTI DRIVE SYSTEM?

4175

4176 021066 104402 021072 MULSYS: TYPE +2 ;.ASCIZ < 15 > < 12 > "END OF PASS"
4177 021066 104402 021072 CLR LAD
4178 021110 005067 157674 CLR ICNT
4179 021114 005067 157660 BIT #BIT4, FLAG3 :MULTI DRVIE?
4180 021120 032767 000020 160020 BNE 15 :NO
4181 021126 001002 001002 JS: JMP #MULTII :YES
4182 021130 000137 001702 JMP #NOWGO :TEST ONLY ONE DRIVE
4183 021134 000137 002332 1\$: JMP #NOWGO

4184

4185 ;ERROR TYPEOUT ROUTINE FOR NO-OP TEST

4186

4187 021140 032767 000004 160022 NOPERR: BIT #BIT2, ONCEE :HERE WE HERE BEFORE?
4188 021146 001031 001031 BNE 15 :YES
4189 021150 052767 000004 160012 BIS #BIT2, ONCEE :SET BEEN HERE BEFORE FLAG
4190 021156 104402 021162 021162 TYPE +2 :ASCIZ < 15 > < 12 > "ERROR CAUSED BY NO-OP FUNCTION -
4191 021224 016746 157766 MOV WORK, -(6) :PUT WORK ON STACK
4192 021230 104406 TYPES PC :TYPE STACK IN OCTAL - SUPRESS
4193 021232 000207 RTS

4194 021234 104402 021250 CHG: TYPE ,REGCHG :TYPE MESSAGE
 4195 021240 016746 157752 MOV WORK,-(6) ;PUT WORK ON STACK
 4196 021244 104406 TYPES ;TYPE STACK IN OCTAL - SUPRESS
 4197 021246 000207 RTS PC
 4198
 4199 021250 044103 047101 042507 REGCHG: .ASCIZ "CHNGED WITH NO-OP FUNCTION"
 4200 021256 020104 044527 044124
 4201 021264 047040 026517 050117
 4202 021272 043040 047125 052103
 4203 021300 047511 020116 000
 4204
 4205 021305 015 051012 051115 TRMR: .ASCIZ <15><12>"RMR DID NOT SET BY WRITING INTO"
 4206 021312 020040 044504 020104
 4207 021320 047516 020124 042523
 4208 021326 020124 054502 053440
 4209 021334 044522 044524 043516
 4210 021342 044440 052116 020117
 4211 021350 000
 4212 021352 .EVEN
 4213
 4214 021352 104422 .MRINT: MRCLK ;CLOCK THE MAINT REG WITH A 11 AND A 1
 4215 021354 104422 MRCLK ;SAME
 4216 021356 000002 RTI ;RETURN
 4217
 4218 021360 012777 000011 157536 .MRCLK: MOV #1, RSMR ;CLOCK THE
 4219 021366 012777 000001 157530 MOV #1, RSMR ;MAINT REG
 4220 021374 062767 000001 157576 ADD #1, MCCNT+2 ;ADD 1 TO CLOCK COUNT
 4221 021402 005567 157570 ADC MCCNT ;MAKE DOUBLE PRECISION
 4222 021406 000002 RTI
 4223
 4224 021410 017700 157510 .MRCK: MOV RSMR, BAD ;GET THE CONTENTS OF RSMR
 4225 021414 017601 000000 MOV #2, (SP), GOOD ;GET THE CORRECT ANSWER
 4226 021420 062716 000002 ADD #2, (SP) ;UPDATE THE RETURN ADDRESS FOR AN ERROR
 4227 021424 020100 CMP GOOD, BAD ;IS THE MR REG CORRECT?
 4228 021426 001002 BNE 15 ;NO EXIT
 4229 021430 062716 000002 ADD #2, (SP) ;UPDATE RETURN ADDRESS TO SKIP THE HLT FOR CORRECT RNS
 4230 021434 000002 15: RTI ;RETURN
 4231
 4232 021436 012777 000021 157460 ;SEND INDEX PULSE TO THE MAINTENANCE REGISTER
 4233 021444 012777 000001 157452 .MRIND: MOV #21, RSMR ;SEND INDEX
 4234 021452 000002 RTI ;PULSE TO MR REG
 4235
 4236 021454 017700 157432 .DSCK: MOV RSDS, BAD ;GET THE CONTENTS OF RSDS
 4237 021460 017601 000000 MOV #2, (SP), GOOD ;GET THE CORRECT RNS
 4238 021464 062716 000002 ADD #2, (SP) ;UPDATE THE RETURN ADDR FOR AN ERROR
 4239 021470 020100 CMP GOOD, BAD ;IS RSDS CORRECT
 4240 021472 001002 BNE 15 ;NO EXIT
 4241 021474 062716 000002 ADD #2, (SP) ;UPDATE RETURN ADDR TO SKIP THE HLT FOR CORRECT RNS
 4242 021500 000002 15: RTI

4243 ;GET 1 BIT OF DATA FROM BUFFER
4244 ;SAVE THE LAST BIT TRANSFERED IN LOCATION LSTOD

4245

4246 021502 032767 000200 157434 .XBIT: BIT #BIT7,FLAG2 ;1ST 1 BIT OF 1ST WD?
4247 021510 001446 BEQ 25 NO
4248 021512 012767 000001 157432 MOV #1,LSTOD YES SETUP SYNC 1 BIT FOR END OF PREAMBLE;
4249 ;TO CALCULATE BOTTOM BIT
4250 021520 032767 000100 157442 BIT #BIT6,ONCEEE 1ST TIME THROUGH?
4251 021526 001006 BNE 55 YES
4252 021530 042767 000200 157406 BIC #BIT7,FLAG2
4253 021536 012767 000000 157406 MOV #0,LSTOD
4254 021544 042767 000100 157416 5S: BIC #BIT6,ONCEEE CLEAR 1ST TIME THROUGH FLAG
4255 021552 005067 157432 4S: CLR CLKCNT CLEAR CLOCK COUNTER AT START OF EACH WD
4256 021556 032767 000400 157404 BIT #BIT8,ONCEEE ON CRC WD?
4257 021564 001062 BNE 1S YES
4258 021566 005067 157364 CLR NOWOD NO BITS 16 & 17 ARE 0
4259

4260 021572 032767 000400 157344 BIT #BIT8,FLAG2 XFERING BIT 17?
4261 021600 001003 BNE 7S YES
4262 021602 042767 001000 157334 BIC #BIT9,FLAG2 CLEAR FLAG FOR BIT 16
4263 021610 042767 000400 157326 7S: BIC #BIT8,FLAG2 CLEAR FLAG FOR BIT 17
4264 021616 012767 000020 157402 6S: MOV #15.,WORK3 LOOP 16 TIMES 1 FOR EACH BIT
4265 021624 000002 RTI EXIT
4266 021626 016767 157324 157316 2S: MOV NOWOD,LSTOD SAVE LAST BIT XFERED
4267 021634 032767 001000 157302 BIT #BIT9,FLAG2
4268 021642 001343 BNE 4S
4269 021644 005767 157356 TST WORK3 DONE WITH WD YET?
4270 021650 001013 BNE 3S NO
4271 021652 032767 002000 157264 BIT #BIT10,FLAG2 ON BIT 16 OF CRC WD?
4272 021660 001334 BNE 4S YES
4273 021662 062705 000002 ADD #2,R5 UPDATE BUFFER WD
4274 021666 011504 MOV (R5),R4 GET DATA WD
4275 021670 052767 001400 157246 BIS #1400,FLAG2 SET BITS 8 & 9 IN FLAG2
4276 021676 000725 BR 4S
4277 021700 005067 157252 3S: CLR NOWOD CLEAR PRESENT BIT
4278 021704 032767 001000 157232 BIT #BIT9,FLAG2 DID WE XFER BITS 16 & 17 YET?
4279 021712 001317 BNE 4S NO
4280 021714 000241 CLC R4 GET NEXT DATA BIT
4281 021716 006104 ROL R4 PUT IT INTO NOWOD
4282 021720 006167 157232 ROL NOWOD
4283 021724 005367 157276 DEC WORK3 KEEP COUNT OF BITS IN THE WORD
4284 021730 000002 RTI EXIT
4285
4286 ;CRC IS BEING WRITTEN. BITS 17 & 16 ARE DATA BITS
4287 ;BITS 0 & 1 ARE ALWAYS 0
4288

4289 021732 005067 157220 1S: CLR NOWOD CLEAR PRESENT BIT
4290 021736 006104 ROL R4 GET NEXT BIT
4291 021740 006167 157212 ROL NOWOD TO BE XFERED
4292 021744 032767 002000 157172 BIT #BIT10,FLAG2 DONE WITH BITS 16 & 17 YET?
4293 021752 001321 BNE 6S YES
4294 021754 052767 002000 157162 BIS #BIT10,FLAG2 NO
4295 021762 042767 001000 157154 BIC #BIT9,FLAG2
4296 021770 000002 RTI EXIT

4297
4298
4299
4300
4301

;CLOCK ROUTINE (1ST OF ONE) WHICH IS USED TO CLOCK ONE BIT OF
;DATA TO THE DRIVE AT A TIME. THIS ROUTINE ALSO CHECKS THE PREVIOUS
;BITS THAT HAVE BEEN TRANSFERRED AND CALCULATES WHICH STATE
;THE MWDB BIT (BIT 12 IN THE MR REG) SHOULD BE IN

4302					
4303	021772	104446	.CLKD1:	MCLK1	;CLOCK MR REG WITH AN 11
4304	021774	005003	CLR	R3	;CLEAR WORK LOCATION
4305	021776	005767	TST	NOWOD	;TEST ODD BIT NOW BEING SENT FOR A 1 OR A 0
4306	022002	001005	BNE	TSTEVB	;NOW TEST EVEN DATA BIT ON 1ST CLOCK
4307					;NOW BIT IS A 1 MWDB IS 0
4308	022004	005767	1\$: TST	LS100	;TEST THE LAST ODD DATA BIT THAT WAS SENT
4309	022010	001002	BNE	TSTEVB	;LAST ODD DATA BIT WAS A 1
4310					;MWDB IS A 0
4311	022012	052703	2\$: BIS	#BIT12,R3	;SET MWDB FOR LATER COMPARE WITH MR REG
4312					
4313	022016	012701	TSTEVB:	MOV	#123511,GOOD
4314	022022	050301	BIS	R3,GOOD	;GET CORRECT ANSWER FOR MR REG
4315	022024	004767	JSR	PC,MRCAL	;DETERMINE STATE OF SB & LSR BITS
4316	022030	017700	MOV	#RSMR,BAD	;GET CONTENTS OF MR REG
4317	022034	020100	CMP	GOOD,BAD	;IS MR REG CORRECT?
4318	022036	001002	BNE	2\$;NO TYPE OUT MR REG
4319	022040	062716	ADD	#2,(SP)	;UPDATE RETURN ADDR FOR CORRECT ANSWER
4320	022044	000002	2\$:	RTI	;RETURN

MRINDEC-11-DERSC-B
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
SDONE - BELL AND SCOPE ROUTINE

MACY11 27(732) 04-OCT-76 12:56 PAGE 105

4321	;SECOND CLOCK ROUTINE WHICH WILL FINISH TRANSFERRING THE DATA BIT						
4322	;THIS ROUTINE WILL CALCULATE WHAT MWDB SHOULD EQUAL IN THE						
4323	;MAINTENANCE REGISTER						
4324							
4325	022046	104450					
4326	022050	005767	157102	.CLKDO: MCLKO	TST	NOWOD	:CLOCK MR REG
4327	022054	001403			BEQ	1\$;IS THE PRESENT DATA BIT A 1?
4328	022058	052703	010000		BIS	#BIT12,R3	;NO IT IS A 0
4329	022062	000402			BR	4\$;SET MWDB FOR BIT BEING SENT IS A 1
4330	022064	042703	010000	1\$:	BIC	#BIT12,R3	
4331	022070	012701	023501	4\$:	MOV	#23501 GOOD	;CLEAR MWDB FOR PRESENT BIT IS A 0
4332	022074	050301			BIS	R3,GOOD	;GET CORRECT ANS
4333	022076	004767	001234		JSR	PC,MRCAL	;FOR MR REG
4334	022102	017700	157016		MOV	3R\$MR,BAD	;DETERMINE STATE OF SB & LSR BITS
4335	022106	020100			CMP	GOOD,BAD	;GET CONTENTS OF MR REG
4336	022110	001002			BNE	5\$;IS MR REG CORRECT?
4337	022112	062716	000002		ADD	#2,(SP)	;NO TYPEOUT ERROR
4338	022116	000002		5\$:	RTI		;UPDATE ADDR FOR CORRECT ANS
4339							;RETURN
4340							
4341							
4342							
4343	022120	012767	022230	157070	CRCTYP: MOV	#CRCTAB,WORK	:TYPEOUT ROUTINE TO DETERMINE WHICH IC FAILED IN CRC TEST2
4344	022126	012767	000001	157066	MOV	#1,WORK1	
4345	022134	036767	157062	157032	1\$:	WORK1,SAVEE	;SETUP TO TEST FIRST CHIP
4346	022142	001006			BIT	2\$;WAS IT THIS BIT?
4347	022144	062767	000006	157044	BNE	3\$;YES TYPE IT
4348	022152	006167	157044		ADD	4\$,WORK	;NO INDEX TABLE POINTER
4349	022156	000766			ROL	WORK1	;SETUP TO TEST NEXT CHIP
4350	022160	004777	157032		BR	1\$;NOW TES IT
4351	022164	104402	022170		JSR	PC,3WORK	;TYPE OUT CHIP
4352	022226	000207			TYPE	4\$;ASCIZ " IN THE CRC REG SHOULD BE SET"
					RTS	PC	

;TABLE FOR CRC TEST 2 TYPEOUT ROUTINE

4353					
4354	022200	104402	022420	CRCTAB:	E302
4355	022204	000207	022426	RTS	PC
4356	022208	104402	022430	TYPE	E305
4357	022209	000207	022434	RTS	PC
4358	022209	104402	022438	TYPE	E307
4359	022209	000207	022442	RTS	PC
4360	022209	104402	022446	TYPE	E3010
4361	022209	000207	022450	RTS	PC
4362	022209	104402	022454	TYPE	E3012
4363	022209	000207	022458	RTS	PC
4364	022209	104402	022462	TYPE	E3015
4365	022209	000207	022466	RTS	PC
4366	022209	104402	022470	TYPE	E242
4367	022209	000207	022474	RTS	PC
4368	022209	104402	022478	TYPE	E245
4369	022209	000207	022482	RTS	PC
4370	022209	104402	022486	TYPE	E247
4371	022210	000207	022503	RTS	PC
4372	022214	104402	022511	TYPE	E2410
4373	022216	104402	022519	RTS	PC
4374	022219	000207	022520	TYPE	E2412
4375	022224	104402	022527	RTS	PC
4376	022229	000207	022530	TYPE	E2415
4377	022229	104402	022536	RTS	PC
4378	022229	000207	022544	TYPE	E192
4379	022230	104402	022552	RTS	PC
4380	022234	000207	022556	TYPE	E197
4381	022236	104402	022561	RTS	PC
4382	022236	000207	022561	TYPE	E1910
4383	022236	104402	022561	RTS	PC
4384	022236	000207	022561	TYPE	E1915
4385	022362	104402	022561	RTS	PC
4386	022366	000207			
4387					
4388					
4389					

;CLOCK MR REG WITH A 0-1

4390	022370	012777	000001	156526	.MCLKB:	MOV	\$1 3RSNR
4391	022376	012777	000011	156520	MOV	\$11 2RSMR	
4392	022404	062767	000001	156566	ADD	\$1 MCCNT+2	
4393	022412	005567	156560		ACC	MCCNT	
4394	022416	000002			RTI		

1.0E-12 VERS 3
DFRSCB.P11AEC-REC3 MAINTENANCE MODE DIAGNOSTIC
SOUND - BELL AND SCOPE ROUTINE

4395	022420	031505	026460	000062	E302:	.ASCIZ	"E30-2"
4396	022426	031505	026460	000065	E305:	.ASCIZ	"E30-5"
4397	022434	031505	026460	000067	E307:	.ASCIZ	"E30-7"
4398	022442	031505	026460	030061	E3010:	.ASCIZ	"E30-10"
4399	022450	000063	030063	030455	E3012:	.ASCIZ	"E30-12"
4400	022451	105	030063	030455	E3015:	.ASCIZ	"E30-15"
4401	022456	000063	031505	026460	E242:	.ASCIZ	"E24-2"
4402	022460	000063	032062	031055	E245:	.ASCIZ	"E24-5"
4403	022465	000063	032062	032455	E247:	.ASCIZ	"E24-7"
4404	022467	105	032062	033455	E2410:	.ASCIZ	"E24-10"
4405	022474	000063	032062	034455	E2412:	.ASCIZ	"E24-12"
4406	022475	105	032062	030455	E2415:	.ASCIZ	"E24-15"
4407	022502	000063	032062	036471	E192:	.ASCIZ	"E19-2"
4408	022503	105	032062	036471	E197:	.ASCIZ	"E19-7"
4409	022510	000063	032062	030455	E1910:	.ASCIZ	"E19-10"
4410	022511	105	032062	034461	E1915:	.ASCIZ	"E19-15"
4411	022516	000063	032062	030455	;CLOCK MR REG WITH A 1		
4412	022520	031105	026464	031061	MCLK1:	MOV	\$1,ARSMR
4413	022527	000063	032062	030455	ADD	\$1,MCCNT+2	
4414	022527	105	032062	030455	ADC	MCCNT	
4415	022524	000063	032062	036471	RTI		
4416	022526	031505	026471	000062	E192:	.ASCIZ	"E19-2"
4417	022524	031505	026471	000065	E197:	.ASCIZ	"E19-7"
4418	022522	031505	026471	000067	E1910:	.ASCIZ	"E19-10"
4419	022520	000063	034461	030455	E1915:	.ASCIZ	"E19-15"
4420	022551	105	034461	030455	;CLOCK MR REG WITH AD		
4421	022556	000063	032062	030455	MCLK0:	MOV	\$1,ARSMR
4422					RTI		
4423							
4424							
4425	022570	012777	000011	156326			
4426	022576	062767	000001	156374			
4427	022604	005567	156366				
4428	022610	000002					
4429							
4430							
4431							
4432	022612	012777	000001	156304			
4433	022620	000002					

4434 : GET ONE BIT OF DATA FROM INBUF
 4435 : FOR READING FROM DRIVE TO DETERMINE THE
 4436 : STATE OF MRDB IN THE MR REG.

4438 022622 005767 156400	.RBIT: TST	WORK3	:STARTING NEW WD?
4439 022623 001035 000002	BNE	35	:NO
4440 022624 042765 011504	ADD	R2 RS	:UPDATE BUFFER WD
4441 022624 042767 004000 156300	MOV	(RS) R4	:GET DATA WD
4442 022626 005067 156340 000400 156312	SS:	8IS	:SET TO INDICATE BIT 17
4443 022626 005067 004000 156312	CLR	CLKCNT	:CLEAR CLOCK COUNTER AT START OF EACH WD
4444 022627 001041 032767 000040 156256	BIT	#BIT8,ONCEE	:ON CRC WD?
4445 022627 001407 012767 000020 156330	BNE	1S	:YES
4446 022627 042767 004000 156240	BIT	#BITS,FLAG2	:IN CRC TEST ???
4447 022628 000416 032767 000020 156306	BEQ	7S	:NO
4448 022628 000416 012767 000020 156306	MOV	816, WORK3	:FOR CRC TEST
4449 022629 000002 032767 004000 156214	SIC	#BIT11,FLAG2	:BITS 16 + 17 OF DATA WORD ARE 0
4450 022629 001404 001404 004000 156204	BR	4S	:16 LOOPS FOR REMAINING 16 BITS OF WORD
4451 022629 005067 012767 000020 156306	CLR	NOWOD	:IS THIS BIT 16?
4452 022629 000002 012767 000020 156306	MOV	816., WORK3	:NO
4453 022629 000002 032767 004000 156214	RTI	RTI	:RTRANSFER BIT 16
4454 022629 001404 001404 004000 156204	BIT	#BIT11,FLAG2	:CLEAR PRESENT BIT
4455 022630 000741 032767 000210 156210	BEQ	4S	:GET NEXT DATA BIT
4456 022630 000741 005067 006104 156202	SIC	NOWOD	:SAVE IT IN 000 BIT
4457 022630 000741 005067 006104 156202	BR	5S	:KEEP COUNT OF BITS IN THE WORD
4458 022630 000741 005067 006167 156202	RTI	NOWOD	:RETURN
4459 022630 000741 005067 006167 156246	CRC WORD IS BEING WRITTEN BIT 17 & 16 ARE DATA BITS, 0 & 1 ARE ALWAYS 0	RTI	
4460 022630 000741 005067 006167 156246	IS:	CLR	:GET BITS 17
4461 022630 000741 005067 006167 156170	ROL	NOWOD	:AND 16
4462 022630 000741 005067 006167 156162	ROL	R4	:FOR CRC WORD
4463 022630 000741 005067 006167 156162	DEC	NOWOD	:CONTINUE
4464 022630 000741 005067 006167 156162	RTI	6S	
4465 022630 000741 005067 006167 156162			
4466 022630 000741 005067 006167 156162			
4467 022630 000741 005067 006167 156162			

MAINDEC-11-DERSC-B
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
SDONE - BELL AND SCOPE ROUTINE

MACY11 27(732) 04-OCT-76 12:56 PAGE 109

4468	022775	004767	000312	.CLKRI: JSR	PC CALRTB	CALCULATE MRDB BIT FOR MR REG
4469	023002	012703	000011	MOV \$11,R3	SETUP CLOCK BITS	
4470	023005	062767	000001	ADD \$1,MCCNT+2	INCREMENT	
4471	023014	005567	156156	RDC MCCNT	CLOCK COUNT	
4472	023020	056703	156172	BIS WORK,R3	SET BOTTOM BITS	
4473	023024	010377	156074	MOV R3,RSMR	SEND	
4474	023030	012701	133611	MOV \$133611,GOOD	CALCULATE CORRECT ANS FOR MR REG	
4475	023034	032767	000004	BIT #8BIT2,FLAG2	WRITE CK TEST?	
4476	023042	001402		BEQ 75	NO	
4477	023044	052701	000100	BIS \$8BIT6,GOOD	YES SET RD IN MR REG	
4478	023050	050301		BIT R3,GOOD	ON CRC WD?	
4479	023052	032767	000400	BIT #8BIT8,ONCEE	NO	
4480	023056	001406		BEQ 25	SHOULD CRCW BE SET?	
4481	023062	022767	000022	CMP #22,REPT	YES	
4482	023070	001402		BEQ 25	CLEAR CRCW	
4483	023072	042701	020000	BIC \$20000,GOOD	SHOULD SB SET	
4484	023076	005367	156104	DEC REPT1	NO	
4485	023102	001017		BNE 65	RESET SB COUNTER	
4486	023104	012767	000044	MOV \$44,REPT1	SET SB	
4487	023112	052701	004000	BIS \$8BIT11,GOOD	ON CRC WD?	
4488	023116	032767	000400	BIT #8BIT8,ONCEE	NO	
4489	023124	001406		BEQ 65	SHOULD SB AND CRCW BE SET ?	
4490	023126	022767	000043	CMP \$43,REPT1	NO	
4491	023134	001002		BNE 65	SET SB AND CRCW	
4492	023136	052701	020000	BIS \$20000,GOOD	GET MR REG	
4493	023142	017700	155756	MOV RSMA,BAD	IS RSMR CORRECT?	
4494	023146	020100		CMP GOOD,BAD	NO	
4495	023150	001002		BNE 45	YES	
4496	023152	062716	000002	ADD #2,(SP)	RETURN	
4497	023156	000002		RTI		

PAGE 11-DERSC-5
RSOCB.P11RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC
SDONE - BELL AND SCOPE ROUTINE

MACY11 27(732) 04-OCT-76 12:56 PAGE 110

4498	023160	056703	156032	CLKRD: BIS	WORK, R3	;SET BOTTOM BITS
4499	023164	042703	000010	BIC	#BIT3, R3	
4500	023170	010377	155730	MOV	R3, &RSMR	;SEND
4501	023174	012701	023601	MOV	#23601, GOOD	;CALCULATE CORRECT ANS FOR MR REG
4503	023200	032767	000004	BIT	#BIT2, FLAG2	;WRITE CK TEST?
4503	023206	001402		BEQ	7\$;NO
4504	023210	052701	000100	BIS	#BIT6, GOOD	;YES SET RD IN MR REG
4505	023214	050301		BIS	R3, GOOD	
4506	023216	032767	000400	BIT	#BIT8, ONCEE	;ON CRC WD?
4507	023224	001402	155744	BEQ	2\$;NO
4508	023226	042701	020000	BIC	#20000, GOOD	;CLEAR CRCW
4509	023232	005367	155750	DEC	REPT1	;SHOULD SB SET?
4510	023236	001017		BNE	6\$;NO
4511	023240	012767	000022	MOV	#18, REPT1	;RESET SB COUNTER
4512	023246	052701	004000	BIS	#BIT11, GOOD	;SET SB
4513	023252	032767	000400	BIT	#BIT8, ONCEE	;ON CRC WD?
4514	023260	001406	155710	BEQ	6\$;NO
4515	023262	022767	000022	CMP	#22, REPT1	;SHOULD SB AND CRCW BE SET ?
4516	023270	001002		BNE	6\$;NO
4517	023272	052701	020000	BIS	#20000, GOOD	;SET SB AND CRCW
4518	023276	017700	155622	MOV	&RSMR, BAD	;GET MR REG
4519	023302	020100		CMP	GOOD, BAD	;IS RSMR CORRECT?
4520	023304	001002		BNE	4\$;NO
4521	023306	062716	000002	ADD	#2, (SP)	;YES
4522	023312	000002		RTI		;RETURN

4523 ;CALCULATE THE STATE OF MRDB FROM CURRENT INPUT BIT
 4524 ;LOCATION WORK CONTAINS CORRECT DATA FOR MRDB
 4525 023314 005067 155676 CALRTB: CLR WORK :CLEAR WORK LOCATION
 4526 023320 005767 155632 TST NOWOD :IS CURRENT BIT A 0?
 4527 023324 001403 BEQ 2S :YES
 4528 023326 052767 000004 155662 BIS #BIT2,WORK :NO SET MRDB
 4529 023334 000207 2S: RTS PC :RETURN

4530 ;CALCULATE MR REC TO DETERMINE THE STATE OF THE CRC-SB AND LSR BITS
 4531 ;ON THE DIFFERENT CLOCKS ON THE DIFFERENT WORDS THROUGHOUT THE SECTOR
 4532
 4533 ;ADD ONE TO CLOCK COUNT OF WORD
 4534 023336 005267 155646 MRCAL: INC CLKCNT :TRANSFERRING LAST WORD?
 4535 023342 032767 000200 155620 BIT #BIT7,ONCEE :YES
 4536 023350 001032 BNE LSTWD :TRANSFERRING CRC WORD?
 4537 023352 032767 000400 155610 BIT #BIT8,ONCEE :YES
 4538 023360 001051 BNE CRCWD :CLOCK COUNT 16 OR GREATER?
 4539 023362 022767 000016 155620 CMP #16,CLKCNT :YES
 4540 023370 101401 BLOS 1S: BR 2S :GET OUT
 4541 023372 000406 000040 155606 1S: CMP #40,CLKCNT :CLOCK COUNT 40 OR GREATER?
 4542 023374 022767 BLOS 2S: :YES GET OUT
 4543 023402 101402 004000 #BIT11,GOOD :SET SB BIT
 4544 023404 052701 000037 155572 2S: CMP #37,CLKCNT :
 4545 023410 022767 BNE 3S: :
 4546 023416 001404 BIC #BIT10,GOOD :CLEAR LSR
 4547 023420 022767 000040 155562 CMP #40,CLKCNT :
 4548 023426 001002 BNE 4S: :
 4549 023430 042701 002000 3S: BIC #BIT10,GOOD :CLEAR LSR
 4550 023434 000207 4S: RTS PC :RETURN

4551 ;CALCULATE MR FOR LAST DATA WORD
 4552 023436 022767 000036 155544 LSTWD: CMP #36,CLKCNT :IS THIS CLOCK 36 OR LESS?
 4553 023444 103016 BHIS 2S: :YES GET OUT
 4554 023446 022767 000037 155534 CMP #37,CLKCNT :IS THIS CLOCK 15?
 4555 023454 001003 BNE 3S: :NO
 4556 023456 042701 002000 4S: BIC #BIT10,GOOD :YES CLEAR LSR
 4558 023462 000407 BNE 5S: :
 4559 023464 022767 000040 155516 3S: CMP #40,CLKCNT :
 4560 023472 001001 BNE 5S: :
 4561 023474 000770 BR 4S: :
 4562 023476 042701 020000 5S: BIC #BIT13,GOOD :CLEAR CRCW BIT
 4563 023502 000207 2S: RTS PC :
 4565 ;CALCULATE MR FOR CRC WORD
 4566 023504 042701 020000 CRCWD: BIC #BIT13,GOOD :CLEAR CRCW BIT
 4568 023510 022767 000037 155472 CMP #37,CLKCNT :IS THIS CLOCK 17?
 4569 023516 001002 BNE 2S: :NO
 4570 023520 042701 002000 BIC #BIT10,GOOD :CLEAR LSR BIT
 4571 023524 022767 000040 155456 2S: CMP #40,CLKCNT :
 4572 023532 001002 BNE 1S: :
 4573 023534 042701 002000 BIC #BIT10,GOOD :
 4574 023540 000207 1S: RTS PC :RETURN

4575
 4576 ;GENERATE A CRC WORD FROM THE DATA BUFFER
 4577 ;AND LEAVE THE CRC WORD IN "WORK" LOCATION
 4578 ;EXIT ROUTINE WITH RTS PC
 4579
 4580 023542 012767 000100 155434 GENCRC: MOV #64, REPT
 4581 023550 032767 000040 155366 BIT #BITS,FLAG2 ;64 WORDS PER SECTOR
 4582 023556 001403 155416 BEQ 13\$;IN CRC TEST?
 4583 023560 012767 000110 155416 MOV #72, REPT
 4584 023566 012705 026666 13\$: MOV #INBUF, RS ;NO
 4585 023572 011504 155420 MOV (RS), R4 ;YES
 4586 023574 005067 CLR WORK0 ;GET STARTING ADDR OF OUTPUT BUFFER
 4587 ;GET DATA WD
 4588 ;CLEAR WORK LOCATION
 4589 ;INBIT CONTAINS PRESENT INPUT BIT
 4590 ;WK15 = BIT15 IF CRC AT TIME T
 4591 ;WORK0 = CRC AT TIME T + DURING FINAL MANIPULATION
 4592 ;WORK = BITS FROM SAVED CRC WORD (WCRC)
 4593 023600 012767 000022 155400 15\$: MOV #18, REPT1 ;GET 18 BITS PER WD
 4594 023606 032767 000040 155330 BIT #BITS,FLAG2 ;IN CRC TEST?
 4595 023614 001403 155362 BEQ 25 ;NO
 4596 023616 012767 000020 155370 MOV #16, REPT1 ;YES
 4597 023624 016767 155370 155350 25\$: MOV WORK0, WCRC ;SAVE CURRENT CRC WD
 4598 023632 005067 155356 CLR WK15 ;CLEAR BIT 15 FROM CRC AT T 1
 4599 023636 000241 155354 CLC ;CLEAR CARRY
 4600 023640 006167 155344 ROL ;SHIFT CRC WD LEFT
 4601 023644 006167 155344 ROL ;CONTAINS BIT 15 OF CRC
 4602 023650 032767 000040 155266 BIT #BITS,FLAG2 ;IN CRC TEST?
 4603 023656 001004 155266 BNE 12\$;YES
 4604 023660 022767 000021 155320 CMP #17, .REPT1 ;DONE BITS 16 AND 17 YET?
 4605 023666 101406 155316 BLOS 35 ;NO
 4606 023670 005067 155316 CLR INBIT ;CLEAR WORK LOC
 4607 023674 006104 155310 ROL R4 ;PUT DATA BIT FROM BUFFER
 4608 023676 006167 155310 ROL INBIT ;IN WORK1 LOC
 4609 023702 000402 155302 BR 45
 4610 023704 005067 155302 CLR INBIT ;FOR BITS 16 AND 17
 4611 023710 016767 155300 155300 45\$: MOV WK15, WORK ;GET BIT 15 OF CRC
 4612 023716 004767 000220 45\$: JSR PC, XXOR ;XOR BIT15 WITH INPUT BIT
 4613 023722 042767 000001 155270 BIC #BIT0, WORK0
 4614 023730 005767 155256 TST INBIT ;TEST RESULT OF XOR
 4615 023734 001403 BEQ 65
 4616 023736 052767 000001 155254 BIS #BIT0, WORK0
 4617 023744 016767 155242 155206 65\$: MOV INBIT, R50 ;SAVE XOR SESULT OF BIT 0 AND INPUT

4618 ;FROM B0 IN WORK0 AND B1 IN SAVED CRC (WCRC) CLACULATE
 4619 ;NEW B2 FOR WORK0
 4620
 4621 023752 005067 155240 CLR WORK
 4622 023756 032767 000002 155216 BIT #BIT1,WCRC
 4623 023764 001403 BEQ 7\$
 4624 023766 052767 000001 155222 BIS #BIT0,WORK
 4625 023774 016767 155160 155210 7\$: MOV RSO,INBIT
 4626 024002 004767 000134 JSR PC,XOR
 4627 024006 042767 000004 155204 BIC #BIT2,WORK0
 4628 024014 005767 155172 TST INBIT ;TEST RESULT OF XOR
 4629 024020 001403 BEQ 8\$
 4630 024022 052767 000004 155170 BIS #BIT2,WORK0
 4631
 4632 ;FROM B0 IN WORK0 AND B14 IN WCRC CLACULATE BIT15 IN WORK0
 4633
 4634 024030 005067 155162 8\$: CLR WORK
 4635 024034 032767 040000 155140 BIT #BIT14,WCRC
 4636 024042 001403 BEQ 9\$
 4637 024044 052767 000001 155144 BIS #BIT0,WORK
 4638 024052 016767 155102 155132 9\$: MOV RSO,INBIT
 4639 024060 004767 000056 JSR PC,XOR
 4640 024064 042767 100000 155126 BIC #BIT15,WORK0
 4641 024072 005767 155114 TST INBIT ;TEST RESULT OF XOR
 4642 024076 001403 BEQ 10\$
 4643 024100 052767 100000 155112 BIS #BIT15,WORK0
 4644 024106 005367 155074 10\$: DEC REPT1 ;DONE WITH WD
 4645 024112 001244 BNE 2\$;NO
 4646 024114 005367 155064 DEC REPT ;DONE WITH SECTOR?
 4647 024120 001404 BEQ 11\$;YES
 4648 024122 062705 000002 ADD #2,R5 ;GET NEXT WD
 4649 024126 011504 MOV (RS),R4 ;GET DATA WD
 4650 024130 000623 BR 1\$
 4651 024132 016767 155062 155056 11\$: MOV WORK0,WORK ;SAVE CRC WORD IN WORK
 4652 024140 000207 RTS PC ;EXIT
 4653
 4654 ;XOR SUBROUTINE
 4655
 4656 024142 016703 155050 XXOR: MOV WORK,R3
 4657 024146 046703 155040 BIC INBIT,R3
 4658 024152 046767 155040 BIC WORK,INBIT
 4659 024160 050367 155026 BIS R3,INBIT
 4660 024164 000207 RTS PC

J09

.SBTTL STYPE - TTY TYPEOUT ROUTINE

; THIS ROUTINE IS USE TO TYPE ASCII MESSAGES ON THE TTY. THE
; CALL CAN BE IN ONE OF 3 FORMS: 1) "TYPE ADR" - TYPES THE
; MESSAGE STARTING IN LOCATION "ADR:" 2) "TYPE CHAR" - TYPES
; THE ASCII "CHAR", AND 3) "PRINT <(15)<(12)"MESSAGE"; - TYPES
; THE MESSAGE WHICH IS INLINE ASCII. THE FILLER CHARACTER WHICH IS
; TYPED AFTER A LINE FEED IS IN FILCHR AND THE NUMBER OF FILLERS
; IS IN FILCHR+1.

.TYPE:	MOV R4, -(6)	SAVE R4
	MOV RS, -(6)	SAVE RS
	MOV @4(6), RS	GET ADDRESS TO BE TYPED
	BIT \$177400, RS	IS IT A TYPEM?
	BNE 1S	NO
1S:	MOV 4(6), RS	GET ADDRESS OF CHARACTER
	TSTB (RS)	TERMINATOR?
	BEQ 2S	GET OUT IF SO
	CMPB \$12, (RS)	IS THE CHAR A LINE FEED
	BNE 4S	NO - GET OUT
	MOV B FILCHR+1, R4	GET THE FILL COUNT
5S:	MOV B FILCHR, @TPB	TYPE A FILLER
	TSTB @TPS	DONE YET?
	BPL -4	NO - WAIT
	DEC R4	DEC COUNT
	BNE 5S	LOOP UNTIL 0
4S:	MOV B (RS)+, @TPB	LOAD AND TYPE THE CHARACTER
	TSTB @TPS	IS THE PRINTER READY
	BPL -4	WAIT UNTIL IT IS
	BR 1S	GET THE NEXT CHARACTER
2S:	MOV 24(6), -(6)	GET ADDRESS TO BE TYPED
	ADD #2, 6(6)	ADD 2 TO THE ADDRESS
	CHP (6)+, 4(6)	IS IT .+2?
	BNE 3S	NO
	ADD #2, RS	ADD 2 TO THE ADDRESS
	BIC \$1, RS	BACK UP TO AN EVEN BYTE
	MOV RS, 4(6)	RESTORE ADDRESS
3S:	MOV (6)+, RS	RESTORE RS
	MOV (6)+, R4	RESTORE R4
	RTI	RETURN

4701 .SBTTL \$SCOPE - SCOPE LOOP HANDLER

4702

4703 ;THIS ROUTINE HANDLES THE ITERATIONS, LOOPING, ERROR

4704 ;LOOPING, AND THE DISPLAYING OF THE TEST NUMBER.

4705 ;"SCOPE" IS PLACED BETWEEN EACH SUBTEST IN THE TEST AND

4706 ;RECORDS THE STARTING ADDRESS OF THE SUBTEST IN "LAD:"

4707

4708 024324 032737 000400 177570	.SCOPE: BIT	\$SW9, J#SWR	;LOOP ON SPEC. TEST?
4709 024332 001404	BEQ	1\$;NO LOOP ON SPEC. TEST
4710 024334 123767 177570 154436	CMPB	J#SWR, ICNT	;ON RIGHT TEST? *SW7-0*
4711 024342 001453	BEQ	.OVER	;NOT RIGHT TEST
4712 024344 032737 040000 177570	1\$: BIT	\$SW14, J#SWR	;LOOP ON TEST?
4713 024352 001045	BNE	.KIT	;LOOP ON TEST IS SET
4714 024354 000416	BR	3\$;SKIP - NOP FOR XOR TESTER
4715 024355 013746 000004	MOV	J#4,-(6)	PUSH J#4 ON STACK
4716 024362 012737 024402 000004	MOV	J#4,J#4	SET FOR TIMEOUT
4717 024370 005737 177060	TST	J#177060	ERROR ON XOR?
4718 024374 012637 000004	MOV	(6)+, J#4	POP STACK INTO J#4
4719 024400 000422	BR	.SVLAD	NO ERROR - GO TO NEXT TEST
4720 024402 022626	CMP	(6)+,(6)+	CLEAR STACK
4721 024404 012637 000004	MOV	(6)+, J#4	POP STACK INTO J#4
4722 024410 000426	BR	.KIT	ERROR - LOOP ON TEST
4723 024412 032737 004000 177570	3\$: BIT	\$SW11, J#SWR	KILL ITERATIONS
4724 024420 001012	BNE	.SVLAD	YES - KILL ITERATIONS
4725 024422 105767 154353	TSTB	ICNT+1	FIRST ONE?
4726 024426 001404	BEQ	2\$	BRANCH IF FIRST
4727 024430 126767 000060 154343	CMPB	TIMES, ICNT+1	DONE?
4728 024436 003013	BGT	.KIT	BRANCH IF NOT
4729 024440 112767 000001 154333	MOV	#1, ICNT+1	FIRST ITERATION
4730 024446 105267 154326	.SVLAD: INCB	ICNT	COUNT TEST NUMBERS
4731 024453 011667 154332	MOV	(6), LAD	SAVE LOOP ADDRESS
4732 024456 016737 154316 177570	MOV	ICNT, J#DISPLAY	DISPLAY TEST NO. AND ITERATION COUNT
4733 024464 000002	RTI		, RETURN
4734			
4735 024466 105267 154307	.KIT:	INC B	INC THE ITERATION COUNT
4736 024472 016737 154302 177570	.OVER:	MOV	SET UP DISPLAY
4737 024500 005767 154304	TST	ICNT, J#DISPLAY	FIRST ONE?
4738 024504 001760	BEQ	LAD	YES
4739 024506 016716 154276	MOV	.SVLAD	FUDGE RETURN ADDRESS
4740 024512 000002	RTI	LAD,(6)	, FIXES PS
4741			
4742 024514 000001	TIMES: 1		;RUN 1 TIMES

4743 .SBTTL SHLT - HLT ROUTINE (ERROR TYPEOUT)

4744

4745 ;THIS ROUTINE PRINTS OUT ERROR MESSAGES STARTING WITH THE

4746 ;ADDRESS OF THE "HLT". IT ALSO COUNTS THE NUMBER OF ERRORS

4747 ;AND HAS THE CAPABILITY OF LOOPING ON ERROR, BELL ON ERROR

4748 ;"HALT" ON ERROR, AND INHIBIT TYPEOUTS. AN OPTIONAL ARGUMENT

4749 ;(HLT+3) WILL BE PLACED IN ".HLTCT:" FOR ADDITIONAL TYPEOUTS.

4750

4751 024516 032737 002000 177570	.HLT:	BIT #SW10,3#SWR	BELL ON ERROR?
4752 024524 001402 000007 154244	BEQ 1\$	NO - SKIP	
4753 024526 104402 000007 154244	TYPE BELL	RING BELL	
4754 024532 005267 154244 020000	INC ERRORS	COUNT THE NUMBER OF ERRORS	
4755 024536 032737 001025 177570	BIT #SW13,3#SWR	SKIP TYPEOUT IF SET	
4756 024544 001025 024552 154230	BNE 2\$	SKIP TYPEOUTS	
4757 024556 011657 154230 000002	TYPE +2	ASCIIZ <15><12>	
4758 024558 162767 154230 154222	MOV (6),HLTAADR	PUT ADDRESS OF INSTRUCTION ON STACK	
4759 024562 162767 000002 000054	SUB #2,HLTAADR	FUDGE ADDRESS	
4760 024570 117767 154216 000054	MOVB #HLTAADR,.HLTCT	GET HLT ARGUMENT	
4761 024576 016746 154210	MOV HLTAADR,-(6)	PUT HLTAADR ON STACK	
4762 024602 104404	TYPEO	TYPE STACK IN OCTAL	
4763 024604 104402 024610	TYPE +2	ASCIIZ " "	
4764 024614 004767 001146	JSR PC,RSREG	GO TO USER ERROR ROUTINE	
4765 024620 005737 177570	2\$:	HALT ON ERROR	
4766 024624 100001	TST #0#SWR	SKIP IF CONTINUE	
4767 024626 000000	BPL .+4	HALT ON ERROR!	
4768 024630 032737 001000 177570	HALT	CHECK FOR INHIBIT LOOP ON ERROR	
4769 024636 001003 154135	BIT #SW9,3#SWR	SKIP IF LOOP ON ERROR	
4770 024640 105067	BNE 3\$	CLEAR ITERATION COUNT	
4771 024644 000002	CLR8 ICNT+1	RETURN	
4772 024646 000167 177614	RTI .KIT	LOOP ON TEST UNTIL NO ERRORS	
4773	.HLTCT: 0	;HLT ARGUMENT	
4774 024652 000000			

4775 .SBTTL \$OCTAL - OCTAL TYPEOUT ROUTINE

4776 ;THIS ROUTINE IS USED TO TYPE AN OCTAL NUMBER ON THE TTY. IT WILL TYPE

4777 ;ALL 6 CHARACTERS, SUPPRESS LEADING ZEROS, OR TYPE THE

4778 ;16 BITS. IT IS CALLED VIA THE TYP0CT, TYPBIT, OR TYP0CS MACRO'S.

4781 024654 012767 170101 000160 .TYPEB: MOV #170101,.PR ,SET BIT FLAG AND 16. CHARACTER COUNT

4782 024662 000411 BR .PTIT :NOW TYPE IT IN BIT FORM

4783 024664 112767 000001 000150 .TYPE0: MOVB #1,.PR :SET ZERO FILL SWITCH

4784 024672 000402 BR .+6 :SKIP

4785 024674 005067 000142 .TYPES: CLR .PR :SUPPRESS LEADING ZERO'S

4786 024700 112767 177772 000135 MOVB #-6,.PR+1 :SET COUNT

4787 024706 .PTIT: MOV R4,-(6) ;PUSH R4 ON STACK

4788 024710 010546 MOV R5,-(6) ;PUSH R5 ON STACK

4789 024712 016605 000010 MOV 10(6),R5 ;GET THE DATA

4790 024716 012704 025044 MOVB #.PR+2,R4 ;SET POINTER TO FIRST ASCII CHAR.

4791 024722 105014 CLRB (4) ;CLEAR FIRST BYTE

4792 024724 000411 BR .PRF :ROTATE FIRST BIT

4793 024726 105014 CLRB (4) ;CLEAR BYTE OF CHARACTER

4794 024730 032767 000100 000104 .PRL: BIT #100,.PR ;BIT TYPING MODE?

4795 024736 001004 BNE .PRF :YES - SKIP 2 ROTATES

4796 024740 006105 ROL R5 ;ROTATE BIT INTO C

4797 024742 106114 ROLB (4) ;PACK IT

4798 024744 006105 ROL R5 ;ROTATE BIT INTO C

4799 024746 106114 ROLB (4) ;PACK IT

4800 024750 006105 ROL R5 ;ROTATE BIT INTO C

4801 024752 106114 ROLB (4) ;PACK IT

4802 024754 105714 TSTB (4) ;IS IT ZERO?

4803 024756 001402 BEQ .+6 ;SKIP INC

4804 024760 105267 000056 INCB .PR ;SET FILL SWITCH

4805 024764 105767 000052 TSTB .PR ;CHECK FILL SWITCH

4806 024770 001402 BEQ .+6 ;SKIP BITSET

4807 024772 152724 000060 BISB #'0,(4)+ ;MAKE INTO ASCII CHAR

4808 024776 105267 000041 INCB .PR+1 ;INC COUNT

4809 025002 001351 BNE .PRL ;REPEAT

4810 025004 022704 025044 CMP #.PR+2,R4 ;EMPTY BUFFER?

4811 025010 001002 BNE .+6 ;SKIP IF NOT

4812 025012 112724 000060 MOVB #'0,(4)+ ;LOAD 1 ZERO

4813 025016 105014 CLRB (4) ;NULL TERMINATOR

4814 025020 104402 025044 TYPE .PR+2 ;TYPE IT

4815 025024 012605 MOV {6}+,R5 ;POP STACK INTO RS

4816 025026 012604 MOV {6}+,R4 ;POP STACK INTO R4

4817 025030 016666 000002 000004 MOV 2(6),4(6) ;GET RID OF

4818 025036 012616 MOVB (6)+,(6) ;DATA WORD

4819 025040 000002 RTI ;RETURN

4820 025042 000012 .PR: .BLKW 12 ;COUNT, SWITCH, AND OUTPUT BUFFER

NO9

4823 .SBTTL SPOWER - POWER DOWN AND UP ROUTINES
 4824
 4825 ;THIS IS THE POWER FAIL ROUTINE WHICH WILL SAVE ALL
 4826 ;THE GENERAL REGISTERS AND USER DEFINED REGISTERS THEN
 4827 ;WAIT FOR POWER TO GO DOWN AND BE RESTORED.
 4828 ;IF THERE ISN'T ENOUGH TIME FOR SAVING ALL THE REGISTERS,
 4829 ;THE PROGRAM WILL HALT AT '.ILLUP'.
 4830
 4831 025066 012777 025214 000126 .POWER: MOV #.ILLUP J.PUVEC SET FOR FAST UP
 4832 025074 012777 000340 000122 MOV #340 J.PUVECS+2 PRI0:7
 4833 025102 010046 MOV R0,-(6) PUSH R0 ON STACK
 4834 025104 010146 MOV R1,-(6) PUSH R1 ON STACK
 4835 025106 010246 MOV R2,-(6) PUSH R2 ON STACK
 4836 025110 010346 MOV R3,-(6) PUSH R3 ON STACK
 4837 025112 010446 MOV R4,-(6) PUSH R4 ON STACK
 4838 025114 010546 MOV RS,-(6) PUSH RS ON STACK
 4839 025116 010667 000076 MOV SP SAVR6 SAVE SP
 4840 025122 012777 025132 000072 MOV #.POWUP,J.PUVEC SET UP VECTOR
 4841 025130 000000 HALT WAIT FOR PF
 4842
 4843 025132 016706 000062 .POWUP: MOV .SAVR6,SP GET SP
 4844 025136 005001 CLR R1 WAIT LOOP FOR THE TTY
 4845 025140 005201 INC R1 WAIT FOR THE INC
 4846 025142 001376 BNE 1S OF WORD
 4847 025144 012605 MOV (6)+,RS POP STACK INTO RS
 4848 025146 012604 MOV (6)+,R4 POP STACK INTO R4
 4849 025150 012603 MOV (6)+,R3 POP STACK INTO R3
 4850 025152 012602 MOV (6)+,R2 POP STACK INTO R2
 4851 025154 012601 MOV (6)+,R1 POP STACK INTO R1
 4852 025156 012600 MOV (6)+,R0 POP STACK INTO R0
 4853 025160 012737 025066 000024 MOV #.POWER,2#24 SET UP THE POWER DOWN VECTOR
 4854 025166 012737 000340 000026 MOV #340,2#26 PRI0:7
 4855 025174 104402 025200 TYPE +2 ASCIZ <15><12>"POWER"
 4856 025210 000167 173652 JMP MULSYS JMP TO USER ADDRESS
 4857
 4858 025214 000000 .ILLUP: HALT THE POWER UP SEQUENC_ WAS STARTED
 4859 025216 000776 BR .-2 BEFORE THE POWER DOWN WAS COMPLETE
 4860
 4861 025220 000000 .SAVR6: 0 PUT THE SP HERE
 4862 025222 000024 000026 .PUVEC: 24,26 POWER UP VECTOR

4900
4901
4902
4903
4904
4905
49064907 025344 010546
4908 025346 012705
4909 025352 022705
4910 025358 001412
4911 025360 105737
4912 025364 100375
4913 025366 113715
4914 025372 142715
4915 025376 122715
4916 025402 001005
4917 025404
4918 025414 104402
4919 025414 000754
4920 025416 111527
4921 025420 000000
4922 025420 104402
4923 025425 122725
4924 025432 001347
4925 025434 105065
4926 025440 104402
4927 025444 012605
4928 025446 000002
4929 025450 000020

.SBTTL SRDLIN - TTY INPUT ROUTINE

; THIS ROUTINE INPUTS A LINE TERMINATED BY A RETURN INTO ADDRESS
; INPUT AND RETURNS A LINE FEED. THE BUFFER HAS A NULL TERMINATOR
; INSTEAD OF THE RETURN. RUBOUTS ARE HANDLED BY RETYPING
; THE LINE. BUFFER OVERFLOW ERRORS LIKE A RL90UT.

ROLIN:	MOV	RS -(6)	; SAVE RS
15:	MOV	\$INPUT,RS	; GET ADDRESS
25:	CMP	\$INPUT+16.,RS	; BUFFER FULL?
	BEQ	45	; YES - TYPE "?"
	TSTB	20177560	; WAIT FOR
	BPL	-4	; A CHARACTER
	MOV8	20177562,(5)	; GET CHARACTER
	BIC8	2000,(5)	; GET RID OF JUNK
	CMPB	2177,(5)	; IS IT A RUBOUT
	BNE	35	; SKIP IF NOT
45:	TYPE	15+2	; ASCIZ "?"<15><12>
	BR	15	; ZAP THE BUFFER AND LOOP
35:	MOV8	(5),#0	; SET UP FOR TYPING
	TYPE	35+2	; ECHO IT
	CMPB	215,(5)+	; CHECK FOR RETURN
	BNE	25	; LOOP IF NOT RETURN
	CLRB	-1(5)	; ZAP RETURN (THE 15)
	TYPE	12	; TYPE A LINE FEED
	MOV	(6)+,RS	; RESTORE RS
	RTI		; RETURN
INPUT:	.BLKB	16.	; TTY INPUT AREA

4930
4931
4932
4933
4934
4935
49364937 025470 011646
4938 025472 162716 000002
4939 025476 017616 000000
4940 025502 062716 121110
4941 025506 013607

.SBTTL STRAP - TRAP HANDLER

; THIS ROUTINE DECODES A TRAP CALL AND JUMPS TO THE APPROPRIATE
; SUBROUTINE. THE CALL IS A "TRAP+N" WHERE N IS A MULTIPLE OF 2.
; THE "SET" MACRO WILL CREATE THE TABLE NEEDED. IT HAS TO
; FOLLOW THIS MACRO.

.TRAP:	MOV	(6) -(6)	GET ADDRESS OF TRAP +2
	SUB	\$2, (6)	MAKE IT ADDRESS OF TRAP
	MOV	a(6), (6)	GET TRAP INSTRUCTION
	ADD	b, TRP+2-TRAP, (6)	GET DATA AND MAKE IT AN OFFSET
.TRP:	MOV	a(6)+, PC	GO TO PROPER SUBROUTINE

4943	025510	024324
4944	025512	024166
4945	025514	024664
4946	025516	024674
4947	025520	025226
4948	025522	025344
4949	025524	025570
4950	025526	025616
4951	025528	021410
4952	025530	021320
4953	025532	021352
4954	025534	021454
4955	025536	021456
4956	025538	021502
4957	025540	021772
4958	025542	022046
4959	025544	022776
4960	025546	023160
4961	025548	022522
4962	025550	022570
4963	025552	022512
4964	025554	022370
4965	025556	025710
4966	025558	025750

.SCOPE	=	TRAP+0	(104400)
.TYPE	=	TRAP+2	(104402)
.TYPE0	=	TRAP+4	(104404)
.TYPES	=	TRAP+6	(104406)
.RDOCT	=	TRAP+10	(104410)
.RDOLIN	=	TRAP+12	(104412)
.CLRD0	=	TRAP+14	(104414)
.MRDMD	=	TRAP+16	(104416)
.MRCK	=	TRAP+20	(104420)
.MRCLK	=	TRAP+22	(104422)
.MRINT	=	TRAP+24	(104424)
.DSCK	=	TRAP+26	(104426)
.MRIND	=	TRAP+30	(104430)
.XBIT	=	TRAP+32	(104432)
.CLKD1	=	TRAP+34	(104434)
.CLKD0	=	TRAP+36	(104436)
.CLKR1	=	TRAP+40	(104440)
.CLKR0	=	TRAP+42	(104442)
.RBIT	=	TRAP+44	(104444)
.MCLK1	=	TRAP+46	(104446)
.MCLK0	=	TRAP+50	(104450)
.MCLKB	=	TRAP+52	(104452)
.GETSP	=	TRAP+54	(104454)
.SPASS	=	TRAP+56	(104456)

MAINDEC-11-DERSC-B
DERSCB.P11RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
STRAP - TRAP HANDLER

4957 ;CLEAR ALL DISK REGISTERS
 4958 025570 012777 000040 153304 CLR0K: MOV \$40,JRSCS2
 4959 025576 016777 153360 153276 MOV UNNUM,JRSCS2 ;CLEAR ALL DSK REG
 4970 025604 005067 153366 CLR MCCNT ;GET UNIT NUMBER
 4971 025610 005067 153364 CLR MCCNT+2 ;CLEAR MAINT CLOCK COUNT
 4972 025614 000002 RTI
 4973
 4974 025616 012777 000001 153300 .MR0MD: MOV #1,JRSMR ;PUT DRIVE INTO MAINT MODE
 4975 025624 000002 RTI
 4976
 4977 025626 005067 153364 WAITRY: CLR WORK
 4978 025632 105777 153242 15: TSTB \$RSCS1 ;CLEAR COUNTER
 4979 025636 100406 BMI 25 TEST READY
 4980 025640 005267 153352 INC WORK ;OK CONT
 4981 025644 005767 153346 TST WORK ;UPDATE COUNTER
 4982 025650 001403 BEQ 35 DONE YET?
 4983 025652 000767 BR 15 READY DID NOT COME UP
 4984 025654 062716 000002 25: ADD \$2,(SP) CONTINUE WAITING
 4985 025660 000207 35: RTS PC ;UPDATE RETURN PC
 4986
 4987 ;ROUTINE TO SHIFT COMPLETE DATA TABLE ONE BIT
 4988 ;TO THE LEFT. CARRIES BIT 15 IF ONE RVD TO BIT 0 OF THE NEXT WORD
 4989
 4990 025662 012702 026666 MDATA: MOV \$INBUF,R2 ;GET LEFT ADDRESS OF
 4991 025666 062702 000442 ADD \$442,R2 DATA TABLE
 4992 025672 012703 000220 MOV \$220,R3 ;SETUP COUNTER FOR 200 WORDS
 4993 025676 000241 CLC CLEAR CARRY
 4994 025700 006142 15: ROL -(R2) SHIFT DATA PATTERN
 4995 025702 005303 DEC R3 DO ALL
 4996 025704 001375 BNE IS WORDS
 4997 025706 000207 RTS PC
 4998 025710 012767 001001 153266 .GETSP: MOV \$1001,REPT ;SETUP COUNTER
 4999 025716 104430 15: MRIND MRCLK ;SEND INDEX PULSE TO MR REG
 5000 025720 104422 REPT ;CLOCK MR
 5001 025722 005367 153256 DEC 15 ;TO REACH
 5002 025726 001374 BNE SECTOR PULSE
 5003 025730 032777 000400 153166 BIT \$400,JRSMR ;DID SECTOR PULSE SET?????
 5004 025736 001401 BEQ 25 YES
 5005 025740 000002 RTI NO REPORT ERROR
 5006 025742 062716 000002 25: ADD \$2,(SP) UPDATE RETURN ADDR
 5007 025746 000002 RTI
 5008
 5009 025750 104422 .SPASS: MRCLK ;CLOCK PAST SECTOR PULSE
 5010 025752 104422 MRCLK
 5011 025754 005067 153216 CLR MCCNT ;RESET MAINT CLOCK COUNTERS
 5012 025760 005067 153214 CLR MCCNT+2
 5013 025764 000002 RTI

5014 ;ERROR TYPTXTOUT ROUTINE

5015

5016 025766 005767 176660 RSREG: TST .HLTCT ;SHOULD WE TYPTXT GOOD AND BAD
5017 025772 001022 BNE BS ;NO
5018 025774 104402 TYPE +2 ;ASCIZ " BAD="
5019 026006 010046 MOV BAD,-(6) ;PUT BAD ON STACK
5020 026010 104404 TYPEO ;TYPE STACK IN OCTAL
5021 026012 104402 TYPE +2 ;ASCIZ " GOOD="
5022 026026 010146 MOV GOOD,-(6) ;PUT GOOD ON STACK
5023 026030 104404 TYPEO ;TYPE STACK IN OCTAL
5024 026032 000402 BR 8S ;TYPEOUT REGISTERS
5025 026034 000167 JMP PTDONE ;GET OUT

5026 026040 104402 8S: TYPE +2 ;ASCIZ " CS1="
5027 026040 017746 026044 MOV ARSCSI,-(6) ;PUT ARSCSI ON STACK
5028 026052 153022 TYPEO ;TYPE STACK IN OCTAL

5029 026056 104404 1S: TYPE +2 ;ASCIZ " ER="
5030 026060 104402 026064 MOV ARSER,-(6) ;PUT ARSER ON STACK
5031 026060 017746 153016 TYPEO ;TYPE STACK IN OCTAL

5032 026072 104404 2S: TYPE +2 ;ASCIZ " CS2="
5033 026076 104404 026104 MOV ARSCS2,-(6) ;PUT ARSCS2 ON STACK
5034 026100 104402 152764 TYPEO ;TYPE STACK IN OCTAL
5035 026112 017746 000200 176524 BIT \$200,.HLTCT ;TYPTXT SECOND SET ?
5036 026112 104404 MOV SEEC ;YES
5037 026116 104404 TYPEO ;TYPTXT ER ?
5038 026120 032767 000100 176514 BEQ 3S ;NO

5039 026126 001076 026144 ;ASCIZ " AS="
5040 026130 032767 152740 MOV ARSAS,-(6) ;PUT ARSAS ON STACK
5041 026136 001410 TYPEO ;TYPE STACK IN OCTAL

5042 026140 104402 000020 176464 3S: BIT \$8A,.HLTCT ;TYPTXT BUS ASSRESS
5043 026152 017746 026174 MOV BEQ 4S ;NO

5044 026156 104404 TYPEO ;ASCIZ " BA="
5045 026160 032767 152700 MOV ARSBA,-(6) ;PUT ARSBA ON STACK
5046 026166 001410 TYPEO ;TYPE STACK IN OCTAL

5047 026170 104402 000004 176434 4S: BIT \$0A,.HLTCT ;TYPTXT DA ?
5048 026202 017746 026224 MOV BEQ 5S ;NO

5049 026206 104404 TYPEO ;ASCIZ " DA="
5050 026210 032767 152652 MOV ARSDA,-(5) ;PUT ARSDA ON STACK
5051 026216 001410 TYPEO ;TYPE STACK IN OCTAL

5052 026220 104402 000010 176404 5S: BIT \$W,.HLTCT ;TYPTXT WC ?
5053 026222 017746 026254 MOV BEQ 6S ;NO

5054 026226 104404 TYPEO ;ASCIZ " WC="
5055 026240 032767 152616 MOV ARSWC,-(6) ;PUT ARSWC ON STACK
5056 026246 001410 TYPEO ;TYPE STACK IN OCTAL
5057 026250 104402 5058 026252 017746 152616 ;ASCIZ " HC="

5059 026266 104404

MAINDEC-11-DERSC-B
DERSCB.P11RG11-RSC3 MAINTENANCE MODE DIAGNOSTIC
STRAP - TRAP HANDLER

MACY11 27(732) 04-OCT-76 12:56 PAGE 124

5060	026270	032767	000040	176354	6S:	BIT	#DS	.HLTCT	; DRIVE STATUS
5061	026276	001475	026304			BEQ	PTDONE		: NO
5062	026300	104402	152574			TYPE	+2		: ASCIZ " DS="
5063	026312	017746				MOV	RSDS,-(6)		: PUT RSDS ON STACK
5064	026316	104404				TYPEO			: TYPE STACK IN OCTAL
5065	026320	000167	000146			JMP	PTDONE		: GET OUT
5066	026324	043767	000208	176320	SEEC:	BIC	#200	,.HLTCT	: CLEAR COMMON BIT
5067	026332	032767	000240	176312		BIT	#DT	,.HLTCT	: TYPTXT DRIVE TYPE?
5068	026340	001410				BEQ	9S		: NO
5069	026342	104402	026346			TYPE	+2		: ASCIZ " DT="
5070	026354	017746	152546			MOV	RSDT,-(6)		: PUT RSDT ON STACK
5071	026360	104404				TYPEO			: TYPE STACK IN OCTAL
5072	026362	032767	000210	176262	9S:	BIT	#DB	,.HLTCT	: TYPTXT DATA BUFFER
5073	026370	001410				BEQ	10S		: NO
5074	026372	104402	026376			TYPE	+2		: ASCIZ " DB="
5075	026404	017746	152512			MOV	RSDB,-(6)		: PUT RSDB ON STACK
5076	026410	104404				TYPEO			: TYPE STACK IN OCTAL
5077	026412	032767	000220	176232	10S:	BIT	#MR	,.HLTCT	: TYPTXT MN?
5078	026420	001410				BEQ	11S		: NO
5079	026422	104402	026426			TYPE	+2		: ASCIZ " MR="
5080	026434	017746	152454			MOV	RSMR,-(6)		: PUT RSMR ON STACK
5081	026440	104404				TYPEO			: TYPE STACK IN OCTAL
5082	026442	032767	000204	176202	11S:	BIT	#LA	,.HLTCT	: TYPTXT LA?
5083	026450	001410				BEQ	PTDONE		: NO
5084	026452	104402	026456			TYPE	+2		: ASCIZ " LA="
5085	026464	017746	152430			MOV	RSLA,-(6)		: PUT RSLA ON STACK
5086	026470	104404				TYPEO			: TYPE STACK IN OCTAL
5087	026472	032767	100000	152470	PTDONE:	BIS	#BIT15	,ONCEE	: SET FORND ERROR FLAG
5088	026500	032767	000040	152462		BIT	#BITS	,ONCEE	
5089	026506	001466				BEQ	1S		
5090	026510	104402	026514			TYPE	+2		: ASCIZ '15)<12>"MAINT CLOCK COUNT "
5091	026542	016767	152430	152460		MOV	MCCNT	,WORK4	: GET MAINT CLOCK COUNT
5092	026550	016767	152424	152446		MOV	MCCNT+2	,WORK2	: CAL NUMBERS FOR DOUBLE PRECISION
5093	026556	006167	152442			ROL	WORK2		
5094	026562	006167	152442			ROL	WORK4		
5095	026566	000241				CLC			
5096	026570	016746	152434			MOV	WORK4,-(6)		: PUT WORK4 ON STACK
5097	026574	104406				TYPES			: TYPE STACK IN OCTAL - SUPPRESS
5098	026576	012767	000005	152426	2S:	MOV	WS	,WORK5	
5099	026604	005067	152424			CLR	WORK6		
5100	026610	006167	152410			ROL	WORK2		
5101	026614	006167	152414			ROL	WORK6		
5102	026620	006167	152400			ROL	WORK2		
5103	026624	006167	152404			ROL	WORK6		
5104	026630	006167	152370			ROL	WORK2		
5105	026634	006167	152374			ROL	WORK6		
5106	026640	016746	152370			MOV	WORK6,-(6)		: PUT WORK6 ON STACK
5107	026644	104406				TYPES			: TYPE STACK IN OCTAL - SUPPRESS
5108	026646	005367	152360			DEC	WORK5		
5109	026652	001354				BNE	2S		
5110	026654	104402	026660		1S:	TYPE	+2		: ASCIZ <15><12>
5111	026664	000207				INBUF:	RTS	PC	
5112	026666	000300				OUTBUF:	.BLKW	300	
5113	027466	000300						300	

5114 ;THIS ROUTINE IS FOR PROGRAMMERS ONLY !!!!!!! THIS ROUTINE IS USED TO "DETERMINE" A
 5115 :SO THAT A 1 CAN BE ROTATED THROUGH THE CRC REGISTER BY ROTATING THE DATA PATTERN

5116 030266 012767	000040	150650	CRCAL:	MOV #40, FLAG2	
5117 030274 012706	000500		MOV #500, SP		
5118 030300 005067	150722		CLR WORK3		
5119 030304 012702	026666		MOV #INBUF, R2		
5120 030310 012701	000221		MOV #145., R1		
5121 030314 005022			CLR (R2)+	;CLEAR DATA BUFFER	
5122 030316 005301			DEC R1		
5123 030320 001375			BNE 1S		
5124 030322 012767	000401	150676	MOV #401, WORK3	,START WITH A NUMBER OF 401	
5125 030330 012702	026666		MOV #INBUF, R2		
5126 030334 062702	000100		ADD #100, R2		
5127 030340 062767	000003	150660	ADD #3, WORK3		
5128 030346 016712	150654		MOV WORK3, (R2)	;PUT NUMBER INTO BUFFER	
5129 030352 012701	001001		MOV #513., R1	;513=32 WORDS X 16 BITS	
5130 030358 005301			DEC R1		
5131 030360 001763			BEQ 3S		
5132 030362 012700	000040		MOV #40, R0		
5133 030366 012702	026666		MOV #INBUF, R2		
5134 030372 062702	000102		ADD #102, R2		
5135 030376 000241			CLC		
5136 030403 006142			ROL -(R2)		
5137 030402 005300			DEC R0		
5138 030404 001375			BNE SS		
5139 030406 004767	173130		JSR PC, GENCRC		
5140 030412 022767	000001	150576	CMP #1, WORK		
5141 030420 001013			BNE 4S		
5142 030422 104402	030426		TYPE +2	;.ASCIZ <15><12>"CRC= "	
5143 030436 016746	150554		MOV WORK, -(6)	;PUT WORK ON STACK	
5144 030442 104404			TYPEO	;TYPE STACK IN OCTAL	
5145 030444 004767	000040		JSR PC, TABTYP		
5146 030450 022767	000002	150540	CMP #2, WORK		
5147 030456 001337			BNE 6S		
5148 030460 104402	030464		TYPE +2	;.ASCIZ <15><12>"CRC= "	
5149 030474 016746	150516		MOV WORK, -(6)	;PUT WORK ON STACK	
5150 030500 104404			TYPEO	;TYPE STACK IN OCTAL	
5151 030512 004767	000002		JSR PC, TABTYP		
5152 030506 000723			BR 6S		
5153 030510 012702	026666		TABTYP: MOV #INBUF, R2		
5154 030514 012705	000220		MOV #220, R5		
5155 030520 012767	000004	150456	MOV #4, REPT		
5156 030526 012246			1S: (R2)+, -(6)	;PUT (R2)+ ON STACK	
5157 030530 104404			TYPEO 40	;TYPE STACK IN OCTAL	
5158 030532 104402	000040		TYPE R5		
5159 030536 005305			DEC 3S		
5160 030540 001410			BEQ REPT		
5161 030542 005367	150436		DEC 1S		
5162 030546 001367			TYPE +2	;.ASCIZ <15><12>	
5163 030550 104402	030554		BR 2S		
5164 030560 000757			RTS PC		
5165 030562 000207			.END		
5166 030562 000001					

MAINDEC-11-DERSC-B F
DERSCB.P11 CROSS REF

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
REFERENCE TABLE -- USER SYMBOLS

I 10

MACY11 27(732) 04-OCT-76 12:56 PAGE 127

MAINDEC-11-DERSC-8 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
DERSCB.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

MACY11 27(732) 04-OCT-76 12:56 PAGE 128

CS2	= 000200	832*	1048	1112	1182	1192	1196	1201	1447	2264	2419	2435	2681	2687	2884
DA	= 000004	827*	1068	1284	1288	1292	1313	2213	3615	3615	3702	3706	3712	3716	3963
DRO	= 001000	853*													
DS8	= 000210	834*	5072												
DCK	= 100000	854*													
DISPLA	= 177570	752*	4732*	4736*											
DLT	= 100000	847*													
DONE	021006	1021	4160*												
DONEE	002326	1003	1009	1021*											
DRY	= 000200	848*													
DS	= 000040	830*	1052	1872	1938	1942	1953	1957	2054	2058	2061	2161	2165	2168	2428
		2208	2217	2221	2259	2268	2272	2313	2319	2323	2360	2366	2370	3661	3665
		2884	3100	3297	3491	3497	3530	3548	3602	3609	3615	3621	3661	4066	4110
		3671	3675	3697	3702	3712	3716	3955	3969	4055	4058	4063			
		4125	4148	4152	5060										
DSCK	= 104426	2036	2042	2049	2111	2117	2156	2186	2203	2237	2254	2291	2308	2340	
		2355	4019	4954*											
DT	= 000240	836*	5067												
DVNUM	001732	974	977*												
ER	= 000002	826*	1074	1133	1321	1325	1332	1338	1345	1348					
ERR	= 040000	851*													
ERRORS	001002	784*	4754*	4774											
E1910	022552	4383	4418*												
E1915	022561	4385	4420*												
E192	022536	4379	4416*												
E197	022544	4381	4417*												
E2410	022511	4373	4410*												
E2412	022520	4375	4412*												
E2415	022527	4377	4414*												
E242	022467	4367	4404*												
E245	022475	4369	4406*												
E247	022503	4371	4408*												
E3010	022442	4361	4398*												
E3012	022451	4363	4400*												
E3015	022460	4365	4402*												
E302	022420	4355	4395*												
E305	022426	4357	4396*												
E307	022434	4359	4397*												
FILCHR	001014	788*	4681	4682											
FLAG2	001144	859*	929*	2459*	2688	2710*	2936*	3121*	3130	3161*	3318*	3327	3356*	3730*	
		4089*	4246	4252*	4260	4262*	4263*	4267	4271	4275*	4278	4292	4294*	4295*	
FLAG3	001146	739*	742*	4442*	4446	4454	4456*	4475	4502	4581	4594	4602	5116*		
FLOTBA	003364	1222*													
FLOTDA	003664	1297*													
FLOTWC	003524	1260*													
GENCRC	023542	2620	2828	3043	3898	4580*	5139								
GETSP?	= 104454	2495	2748	2964	3165	3360	3767	4965*							
C000	=%000001	778*	963*	1187*	1222*	1224	1226	1229*	1260*	1262	1264	1267*	1297*	1299	
		1301	1304*	1400*	1401*	1403	1440*	1441*	1443	1448*	1450	1453*	1455	1641*	
		1642	1653*	1654	1718*	1719	1729*	1730	1741*	1742	1753*	1754	1785*	1786	
		1807*	1808	1818*	1819	1825*	1826	1863*	1864	1876*	1877	1885*	1886	1893*	
		1894	1973*	1975	1987*	1988	1994*	1995	2001*	2002	2197*	2198	2248*	2249	
		2302*	2303	2350*	2351	2395*	2396	2400*	2405	2406	2411*	2413	2437*	2897*	

M10

14 INDEX-11-DERSC-B
DERSCB.P11 CROSS P

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC REFERENCE TABLE -- USER SYMBOLS

MACY11 27(732) 04-OCT-76 12:56 PAGE 131

MAINDEC-11-DERSC-B
DERSCB.P11

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- USER SYMBOLS

N10
MACY11 27(732) 04-OCT-76 12:56 PAGE 132

	1294*	1307	1308*	1314	1315*	1327	1328*	1333	1334*	1339	1340*	1346	1347*	
	1356	1357*	1363	1364*	1371	1372*	1379	1383*	1395	1396*	1407	1408*	1419	
	1420*	1431	1435*	1460	1464*	1479	1483*	1657	1661*	1832	1836*	1919	1923*	
	1959	1963*	2012	2016*	2062	2066*	2169	2173*	2222	2226*	2274	2278*	2324	
	2328*	2371	2375*	2446	2450*	2691	2695*	2917	2921*	3107	3111*	3306	3310*	
	3506	3510*	3574	3578*	3624	3628*	3676	3680*	3718	3722*	3974	3978*	4079	
	4083*													
NED	= 010000													
NEDDON	011366	845*	2426											
MINDO	011456	2402	2441*											
NOPERR	021140	2434	2439	2442	2445*									
NOMEV	001154	1937	1941	1952	1956	4187*								
NOMGO	002332	863*												
NOMGO	001156	967	1001	1020	1026*	4183								
	864*	4258*	4266	4277*	4282*	4289*	4291*	4305	4326	4451*	4458*	4460*	4464*	
ONCEE	001170	4466*	4526											
	869*	930*	983*	993	1000*	1008	1026*	1494*	1631	1633*	1636*	1672*	1673*	
	1768	1775	1777*	1779*	1784*	1801*	1847*	1848	1870*	1874*	1879*	1881*	1889*	
	1891*	1896*	1899*	1926*	1931	1943*	1947*	1958*	1980	2007	2009*	2011*	2025*	
	2074*	2086*	2131*	2179*	2284*	2441	2444*	2461*	2509*	25%	2607	2609	2614*	
	2618*	2619*	2702*	2703*	2763*	2824	2826*	2928*	2929*	2978*	3039	3041*	3123*	
	3124*	3180*	3240	3242*	3320*	3321*	3374*	3434	3436*	3586*	3593	3601*	3605*	
	3608*	3611*	3614*	3617*	3687*	3734*	3781*	3868*	3879	3881	3885*	3891*	3892*	
	4156*	4187	4189*	4250	4254*	4256	4444	4479	4488	4506	4513	4535	4537	
	5087*	5088												
OR	= 000200	843*												
OUTBUF	027466	2740	2744	2897	3156	3160	3351	3355	3525	3555	3558	3637	3993	3996
PC	= 0000007	5113*												
	761*	1937*	1941*	1952*	1956*	1991*	1998*	2005*	2620*	2828*	3043*	3303*	3499*	
	3503*	3898*	4193*	4197*	4315*	4333*	4350*	4352*	4356*	4358*	4360*	4362*	4364*	
	4366*	4368*	4370*	4372*	4374*	4376*	4378*	4380*	4382*	4384*	4386*	4468*	4529*	
	4550*	4563*	4574*	4612*	4626*	4639*	4652*	4660*	4764*	4941*	4985*	4997*	5111*	
PCNT	001004	5139*	5145*	5151*	5166*									
PGE	= 002000	785*	4161*	4162*	4172									
PGTRAP	004676	844*												
PIP	= 020000	1465	1474*											
PS	= 177776	849*												
PSH	= 177776	749*	750	1033*	1098*	1467*	3732*							
PTDONE	026472	5025	5061	5065	5083	5087*								
QD	= 000001	1029*	1093*	1144*	1165*	1174*	1203*	1219*	1231*	1240*	1256*	1270*	1277*	1293*
	1307*	1314*	1327*	1333*	1339*	1346*	1356*	1363*	1371*	1379*	1395*	1407*	1419*	
	1431*	1460*	1479*	1657*	1832*	1919*	1959*	2012*	2062*	2169*	2222*	2274*	2324*	
	2371*	2446*	2691*	2917*	3107*	3306*	3506*	3574*	3624*	3676*	3718*	3974*	4079*	
RBIT	= 104444	2815	3030	3231	3425	4961*								
ROLIN	= 104412	936	4873	4948*										
ROOT	= 104410	942	4947*											
RECCHG	021250	4194	4199*											
REPT	001204	875*	1518*	1527*	1547*	1556*	1560*	1569*	1574*	1583*	1617*	1619*	1648*	1650*
	1689*	1701*	1726*	1733*	1749*	1789*	1800*	1804*	1811*	2040*	2045*	2085*	2095*	
	2106*	2108*	2115*	2120*	2130*	2140*	2508*	2518*	2534*	2543*	2560*	2569*	2640*	
	2649*	2762*	2772*	2787*	2796*	2812*	2822*	2836*	2859*	2868*	2898*	2906*	2977*	
	2987*	3003*	3012*	3027*	3037*	3051*	3074*	3083*	3179*	3189*	3204*	3213*	3228*	
	3238*	3248*	3270*	3280*	3373*	3383*	3398*	3407*	3422*	3432*	3442*	3464*	3474*	
	3780*	3790*	3806*	3815*	3832*	3841*	3917*	3926*	3997*	3999*	4007*	4015*	4032*	
	4041*	4101*	4105*	4116*	4120*	4481	4560*	4583*	4646*	4998*	5001*	5155*	5162*	
REPT1	001206	876*	1616*	1646*	1750*	1757*	1799*	2811*	2827	2831*	3026*	3042	3046*	3227*

MAINDOC-21-DEPSC-B
DEPSCB.P11 CROSS 1

RS11-RS03 MAINTENANCE MODE DIAGNOSTIC REFERENCE TABLE -- USER SYMBOLS

B11
MACYII 27(732) 04-OCT-'**6** 12:56 PAGE 133

RMRG1	010220	3421*	4484*	4486*	4490	4509*	4511*	4515	4593*	4596*	4604	4644*
RMRG2	010404	2178*										
RMRG3	010560	2230*										
RMRG4	010732	2283*										
RSAS	001116	803*	960	962	977	1090	1974	1993	2055*	2056	2152*	2163
RSB9	001106	3623*	5043	1036*	1060	1102*	1119	1206*	1207	1210*	1211	1214*
		799*	1235*	1236*	1237	1421*	1423	1426*	1427	2492*	2740*	2961*
RSB9B	001142	3555	3557	3637*	3764*	3993*	4100*	4115*	4140*	5048		
RSCS1	001100	813*	1422*									
		796*	1035*	1055	1100*	1114	1153*	1154	1157*	1158	1161*	1162
		1170	1385*	1387	1390*	1391	1468*	1475	1861*	1933*	1949*	1982*
		2052	2059	2110*	2159	2166	2185*	2192*	2206	2219	2236*	2257
		2311	2321	2339*	2358	2368	2404*	2417	2494*	2679	2742*	2882
		3158*	3295	3353*	3489	3527*	3528	3546	3598*	3612	3645*	3663
		3766*	3961	4002*	4102*	4103	4108	4117*	4118	4123	4142*	4143
		5028										
RSCS18	001134	810*	1386*	2425*								
RSCS2	001102	797*	956*	971*	975*	986*	1034*	1041*	1046	1049*	1099*	1101*
		1110	1113*	1180	1183*	1184	1186	1189*	1190	1193*	1194	1197*
		1202*	1397*	1398*	1402	1442	2396*	2398	2406*	2410	2426	2430*
		3692*	4099*	4114*	4139*	4145	4968*	4969*	5036			
RSCS28	001136	811*	1399*									
RSDA	001110	800*	1037*	1066	1103*	1125	1281*	1282	1285*	1286	1289*	1290
		1309*	1310*	1311	2031*	2034*	2184*	2211	2235*	2243*	2262	2289*
		2407*	2431	2685	2898	3104	3597*	3693*	3704	3964	3970	3991*
RSDB	001122	805*	1105*	1437*	1438*	1449	1454	5075				
RSDS	001112	801*	1050	1862	1884	1939	1954	2000	3606	3654	3672	4056
RSDT	001126	5063										
RSER	001114	807*	987	989	1603	1629	1766	2032	5070	1318*	1322*	1323
		802*	957*	972*	1038*	1072	1104*	1131	1319	1329	1330	
		1335*	1236	1341*	1342*	1343	1875	1892	1935	1950	1972*	1986
		2247	2246	2297*	2301	2317	2349	2364	2397	3495	3522*	3599
		3668	3695	3714	3897*	3967	4053	4061	5032			
RSLA	001120	804*	1578	1540	1608	1640	1652	1698	1717	1728	1740	1752
RSAR	001124	1817	1824	5085	5085	5085	1652	1698	1717	1728	1740	1765
		806*	1039*	1078	1108*	1136	1350*	1351	1358*	1359*	1360	1365*
		1374	2801*	2802*	3016*	3017*	3217*	3218*	3411*	3412*	4011*	4012*
		4224	4233*	4234*	4316	4334	4390*	4391*	4425*	4432*	4473*	4493
RSREG	025766	4974*	5003	5080								
RSVOPS	001132	4764	5016*									
RSVEC	001130	809*	1466*	3763*								
RSMC	001104	808*	1465*	3762*								
		798*	1040*	1084	1106*	1141	1244*	1245	1248*	1249	1252*	1253
		1272*	1273*	1274	1409*	1411	1414*	1415	2493*	2682	2741*	2885
		3157*	3298	3352*	3492	3526*	3550	3638*	3765*	3992*	4097*	4113*
RSMCB	001140	812*	1410*	4625	4638							
RSO	001160	805*	4617*	4833	4833*	5132*	5137*					
R1	=2000000	754*	4166*	4833	4832*	5132*	5137*	4851*	4870	4874*	4885*	4887*
R2	=2000001	755*	970*	973*	4834	4844*	4845*	4851*	4870	4874*	4885*	4891
	=2000002	4894*	5120*	5122*	5129*	5130*						
		756*	947*	949*	954	955	1546*	1605*	1607*	1608	1634*	1637*
		1675*	1718	1729	1739*	1741	1753	1762	1764*	1780*	1782*	1785
		1807	1850*	1861	1867	1902*	1903	1905	1907	1909	1911	1915
		2475*	2476*	2481*	2486*	2622*	2623*	2624*	2625	2718*	2719*	2720*

MACYII 27(732)

04-0CT-76

12:56

PAGE 134

MAINDEC-11-3ERS
DERSCB.P11RS...-2503 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- USER SYMBOLS

	2743*	2745*	2830*	2832*	2833*	2834*	2835*	2836*	2837*	2838*	2839*	2840*	2841*	2842*	2843*	2844*	2845*	2846*	2847*	2848*	2849*	2850*	2851*	2852*	2853*	2854*	2855*	2856*	2857*	2858*	2859*	2860*	2861*	2862*	2863*	2864*	2865*	2866*	2867*	2868*	2869*	2870*	2871*	2872*	2873*	2874*	2875*	2876*	2877*	2878*	2879*	2880*	2881*	2882*	2883*	2884*	2885*	2886*	2887*	2888*	2889*	2890*	2891*	2892*	2893*	2894*	2895*	2896*	2897*	2898*	2899*	289A*	289B*	289C*	289D*	289E*	289F*	289G*	289H*	289I*	289J*	289K*	289L*	289M*	289N*	289O*	289P*	289Q*	289R*	289S*	289T*	289U*	289V*	289W*	289X*	289Y*	289Z*																																																																																																																																																																																																																																																																																																																																																																														
R3	=x000003	3048*	3049	3143*	3145*	3146*	3147*	3148*	3149*	3151*	3152*	3153*	3154*	3155*	3156*	3157*	3158*	3159*	3160*	3161*	3162*	3163*	3164*	3165*	3166*	3167*	3168*	3169*	3170*	3171*	3172*	3173*	3174*	3175*	3176*	3177*	3178*	3179*	3180*	3181*	3182*	3183*	3184*	3185*	3186*	3187*	3188*	3189*	3190*	3191*	3192*	3193*	3194*	3195*	3196*	3197*	3198*	3199*	319A*	319B*	319C*	319D*	319E*	319F*	319G*	319H*	319I*	319J*	319K*	319L*	319M*	319N*	319O*	319P*	319Q*	319R*	319S*	319T*	319U*	319V*	319W*	319X*	319Y*	319Z*																																																																																																																																																																																																																																																																																																																																																																																											
R4	=x000004	3757*	3794*	3795*	3796*	3797*	3798*	3799*	379A*	379B*	379C*	379D*	379E*	379F*	379G*	379H*	379I*	379J*	379K*	379L*	379M*	379N*	379O*	379P*	379Q*	379R*	379S*	379T*	379U*	379V*	379W*	379X*	379Y*	379Z*	379A*	379B*	379C*	379D*	379E*	379F*	379G*	379H*	379I*	379J*	379K*	379L*	379M*	379N*	379O*	379P*	379Q*	379R*	379S*	379T*	379U*	379V*	379W*	379X*	379Y*	379Z*																																																																																																																																																																																																																																																																																																																																																																																																																			
R5	=x000005	4012	4304*	4311*	4314	4320*	4326*	4332*	4338*	4344*	4350*	4356*	4362*	4368*	4374*	4380*	4386*	4392*	4398*	4404*	4410*	4416*	4422*	4428*	4434*	4440*	4446*	4452*	4458*	4464*	4470*	4476*	4482*	4488*	4494*	44A0*	44A6*	44B2*	44B8*	44C4*	44D0*	44D6*	44E2*	44E8*	44F4*	44G0*	44G6*	44H2*	44H8*	44I4*	44J0*	44J6*	44K2*	44K8*	44L4*	44M0*	44M6*	44N2*	44N8*	44O4*	44P0*	44P6*	44Q2*	44Q8*	44R4*	44S0*	44S6*	44T2*	44T8*	44U4*	44V0*	44V6*	44W2*	44W8*	44X4*	44Y0*	44Y6*	44Z2*	44A8*	44B4*	44C0*	44C6*	44D2*	44D8*	44E4*	44F0*	44F6*	44G2*	44G8*	44H4*	44I0*	44I6*	44J2*	44J8*	44K4*	44L0*	44L6*	44M2*	44M8*	44N4*	44O0*	44O6*	44P2*	44P8*	44Q4*	44R0*	44R6*	44S2*	44S8*	44T4*	44U0*	44U6*	44V2*	44V8*	44W4*	44X0*	44X6*	44Y2*	44Y8*	44Z4*	44A0*	44A6*	44B2*	44B8*	44C4*	44D0*	44D6*	44E2*	44E8*	44F4*	44G0*	44G6*	44H2*	44H8*	44I4*	44J0*	44J6*	44K2*	44K8*	44L4*	44M0*	44M6*	44N2*	44N8*	44O4*	44P0*	44P6*	44Q2*	44Q8*	44R4*	44S0*	44S6*	44T2*	44T8*	44U4*	44V0*	44V6*	44W2*	44W8*	44X4*	44Y0*	44Y6*	44Z2*	44A8*	44B4*	44C0*	44C6*	44D2*	44D8*	44E4*	44F0*	44F6*	44G2*	44G8*	44H4*	44I0*	44I6*	44J2*	44J8*	44K4*	44L0*	44L6*	44M2*	44M8*	44N4*	44O0*	44O6*	44P2*	44P8*	44Q4*	44R0*	44R6*	44S2*	44S8*	44T4*	44U0*	44U6*	44V2*	44V8*	44W4*	44X0*	44X6*	44Y2*	44Y8*	44Z4*	44A0*	44A6*	44B2*	44B8*	44C4*	44D0*	44D6*	44E2*	44E8*	44F4*	44G0*	44G6*	44H2*	44H8*	44I4*	44J0*	44J6*	44K2*	44K8*	44L4*	44M0*	44M6*	44N2*	44N8*	44O4*	44P0*	44P6*	44Q2*	44Q8*	44R4*	44S0*	44S6*	44T2*	44T8*	44U4*	44V0*	44V6*	44W2*	44W8*	44X4*	44Y0*	44Y6*	44Z2*	44A8*	44B4*	44C0*	44C6*	44D2*	44D8*	44E4*	44F0*	44F6*	44G2*	44G8*	44H4*	44I0*	44I6*	44J2*	44J8*	44K4*	44L0*	44L6*	44M2*	44M8*	44N4*	44O0*	44O6*	44P2*	44P8*	44Q4*	44R0*	44R6*	44S2*	44S8*	44T4*	44U0*	44U6*	44V2*	44V8*	44W4*	44X0*	44X6*	44Y2*	44Y8*	44Z4*	44A0*	44A6*	44B2*	44B8*	44C4*	44D0*	44D6*	44E2*	44E8*	44F4*	44G0*	44G6*	44H2*	44H8*	44I4*	44J0*	44J6*	44K2*	44K8*	44L4*	44M0*	44M6*	44N2*	44N8*	44O4*	44P0*	44P6*	44Q2*	44Q8*	44R4*	44S0*	44S6*	44T2*	44T8*	44U4*	44V0*	44V6*	44W2*	44W8*	44X4*	44Y0*	44Y6*	44Z2*	44A8*	44B4*	44C0*	44C6*	44D2*	44D8*	44E4*	44F0*	44F6*	44G2*	44G8*	44H4*	44I0*	44I6*	44J2*	44J8*	44K4*	44L0*	44L6*	44M2*	44M8*	44N4*	44O0*	44O6*	44P2*	44P8*	44Q4*	44R0*	44R6*	44S2*	44S8*	44T4*	44U0*	44U6*	44V2*	44V8*	44W4*	44X0*	44X6*	44Y2*	44Y8*	44Z4*	44A0*	44A6*	44B2*	44B8*	44C4*	44D0*	44D6*	44E2*	44E8*	44F4*	44G0*	44G6*	44H2*	44H8*	44I4*	44J0*	44J6*	44K2*	44K8*	44L4*	44M0*	44M6*	44N2*	44N8*	44O4*	44P0*	44P6*	44Q2*	44Q8*	44R4*	44S0*	44S6*	44T2*	44T8*	44U4*	44V0*	44V6*	44W2*	44W8*	44X4*	44Y0*	44Y6*	44Z2*	44A8*	44B4*	44C0*	44C6*	44D2*	44D8*	44E4*	44F0*	44F6*	44G2*	44G8*	44H4*	44I0*	44I6*	44J2*	44J8*	44K4*	44L0*	44L6*	44M2*	44M8*	44N4*	44O0*	44O6*	44P2*	44P8*	44Q4*	44R0*	44R6*	44S2*	44S8*	44T4*	44U0*	44U6*	44V2*	44V8*	44W4*	44X0*	44X6*	44Y2*	44Y8*	44Z4*	44A0*	44A6*	

TST13	003554	12708
TST14	003600	12778
TST15	003662	12938
TST16	003714	13078
TST17	003740	13148
TST2	002576	10968
TST20	004002	13278
TST21	004024	13338
TST22	004046	13398
TST23	004072	13468
TST24	004130	13568
TST25	004156	13638
TST26	004214	13718
	004252	13828
	003020	11478
	004324	13958
	004370	14078
	004440	14198
	004512	14348
	004620	14638
	004712	14828
	005446	16608
	005222	18358
	003112	11658
	006744	19228
	007134	19628
	007476	20158
	007660	20658
TST44	010216	21728
TST45	010402	22258
TST46	010556	22778
TST47	010730	23278
TST5	003140	11778
TST50	011144	23748
TST51	011456	24498
TST52	012410	26948
TST53	013344	29208
TST54	014150	31108
TST55	014776	33098
TST56	015674	35098
TST57	016114	35778
TST6	003300	12038
TST60	016312	36278
TST61	016626	36798
TST62	016746	37218
TST63	017746	39778
TST64	020252	40828
TST7	013662	12198
TTAGG	002600	10988
TYPE	= 104402	935

MACY11 27(732) 04-OCT-76 12:56 PAGE 136

 MAINDEX-11-DERSL-B
 DERSL8.P11 RS11-RES3 MAINTENANCE MODE DIAGNOSTIC
 CROSS REFERENCE TABLE -- USER SYMBOLS

TYPE0 = 104404	4762	4945*	5020	5023	5029	5033	5037	5044	5049	5054	5059	5064	5071
	5076	5081	5086	5144	5150	5158	5166	5173	5177	5184	5191	5198	5205
TYPES = 104406	998	1015	1069	2913	4192	4196	4946*	5097	5107				
UNCMPL 001166	868*	955*	978*	984	1004*	1010*	1018*	1973	1994				
UNITSV 001164	867*	954*	960	963	977*	984	2055	2162	3523				
JNNUM 001162	866*	946*	956	979*	986	997	1006*	1011*	1014	1034	1049	1099	1113
WAITRY 025626	1202	1397	1400	1441	2430	2437	3539	3568	4969				
WC = 000010	4977*												
	828*	1086	1143	1247	1251	1255	1276	1413	1417	2681	2684	2864	2887
	3100	3103	3297	3300	3491	3494	3497	3552	3665	3955	3963	3969	4110
WCE = 0400000	4125	5055											
WCRC 001202	846*	4145											
WK15 001214	874*	4597*	4622	4635									
WORK 001216	879*	4598*	4601*	4611									
	890*	1351*	1352*	1353	1366*	1367*	1368	1374*	1375*	1376	1439*	1445*	1469*
	1470*	1867*	1868	1934*	1948*	1979*	1984*	2394*	2401*	2591*	2611*	2615*	2616*
	2624	2627*	2629*	2833	2910*	2912	3048	3532*	3533*	3863*	3883*	3887*	3888*
	3902	3905*	3906*	4135*	4136*	4191	4195	4343*	4347*	4350	4472	4498	4525*
	4528*	4611*	4621*	4624*	4634*	4637*	4651*	4656	4658	4977*	4980*	4981	5140
WORK0 001220	5143	5146	5149										
WORK1 001222	881*	4596*	4597	4600*	4613*	4616*	4627*	4630*	4640*	4643*	4651		
WORK2 001224	882*	2405*	2436	4344*	4345	4348*							
WORK3 001226	883*	5092*	5093*	5100*	5102*	5104*							
	884*	2808*	3023*	3224*	3418*	4264*	4269	4283*	4438	4448*	4452*	4461*	5118*
WORK4 001230	5124*	5127*	5128										
WORK5 001232	885*	5091*	5094*	5096									
WORK6 001234	886*	4091*	4092*	5098*	5108*								
XBIT = 104432	2597	3869	4956*										
XXOR 024142	4612	4626	4639	4656*									
ZERONE 004514	1436*												
	734*	735*	738*	781*	792*	835	936*	941	958	959*	982	995	1017
	1018*	1047	1051	1056	1061	1067	1073	1079	1085	1091	1111	1115	1120
	1126	1132	1137	1142	1155	1159	1163	1171	1181	1191	1195	1200	1208
	1212	1216	1227	1238	1246	1250	1254	1265	1275	1283	1287	1291	1302
	1312	1320	1324	1331	1337	1344	1354	1361	1369	1377	1388	1392	1404
	1412	1416	1424	1428	1451	1456	1476	1509	1655	1699	1866	1888	1889*
	1897	1898*	1977	1978*	1990	1997	2004	2060	2167	2201	2220	2252	2253*
	2271	2306	2307*	2322	2353	2354*	2369	2414	2418	2423	2427	2443	2683
	2686	2689	2886	2889	2911	3102	3105	3299	3493	3498	3499*	3551	3570
	3620	3656	3670	3674	3696	3701	3705	3711	3715	3962	3965	3968	3971
	4065	4130	4147	4148*	4151	4165	4166*	4172	4177	4190	4212*	4351	4684
	4699	4742	4757	4758*	4763	4764*	4766	4774	4775	4784	4804	4807	4812
	4822*	4855	4859	4898	4912	4918	4929*	5018	5021	5022*	5027	5031	5032*
	5035	5042	5043*	5047	5048*	5052	5053*	5057	5058*	5062	5063*	5069	5070*
	5074	5075*	5079	5080*	5084	5085*	5090	5091*	5110	5111*	5112*	5113*	5142
	5148	5164	5165*										
CLK00 022046	4325*	4958											
CLK01 021772	4303*	4957											
CLKR0 023160	4498*	4960											
CLKR1 022776	4468*	4959											
CLROK 025570	4949	4968*											
DSCK 021454	4236*	4954											
GETSP 025710	4965	4998*											
HLT 024516	922	4751*											
LCT 024652	4760*	4774*	5016	5038	5040	5045	5050	5055	5060	5066*	5067	5072	5077

F11

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 137
DERSCB.P11 CROSS REFERENCE TABLE -- USER SYMBOLS

MAINDEC-11 DERSC-B RS11-RSC3 MAINTENANCE MODE DIAGNOSTIC
DERSCB.P11 CROSS REFERENCE TABLE -- MACRO NAMES

G11
MACY II 27(732) 04-OCT-76 12:56 PAGE 139

MAINDEC-11-DERSC-8
DERSCB.P11 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

MACY11 27(732) 04-OCT-76 12:56 PAGE 141

ADC	4162	4221	4393	4427	4471	1605	1607	1637	1639	1782	1902	2623	2832	3047	3244	3438	3901	4161	4220	4226
AOC	4229	4236	4241	4273	4319	4337	4347	5006	5126	5127	5134	5134	4426	4440	4470	4496	4521	4648	4692	
RSL	1024	1024	1268	1305	2724	2950	3302	3502	3596	3752	1047	1051	1056	1061	1067	1073	1079			
BCC	1085	2402	2480	951	961	974	985	988	994	1047	1142	1155	1159	1163	1171	1181	1185			
BCS	923	938	951	961	1115	1120	1126	1132	1137	1142	1246	1250	1254	1265	1275	1283	1287			
BEO	1085	1091	1111	1208	1212	1216	1227	1238	1246	1254	1261	1361	1369	1377	1388	1392	1404			
	1191	1195	1200	1208	1212	1216	1227	1238	1246	1254	1261	1361	1369	1377	1388	1392	1404			
	1291	1302	1312	1320	1324	1331	1337	1344	1354	1361	1369	1377	1388	1392	1404					
	1412	1416	1424	1428	1444	1451	1456	1476	1509	1541	1604	1609	1630	1632	1643	1643				
	1655	1699	1720	1731	1743	1755	1763	1767	1769	1787	1797	1809	1820	1827	1865					
	1878	1887	1895	1904	1906	1908	1910	1912	1914	1916	1936	1940	1951	1955	1976					
	1989	1996	2003	2033	2053	2057	2060	2160	2164	2167	2199	2207	2212	2216	2220					
	2250	2258	2263	2267	2271	2304	2312	2318	2322	2352	2359	2365	2369	2414	2418					
	2423	2427	2434	2683	2686	2883	2886	2889	2901	2903	2907	2999	3102	3105	3296					
	3299	3490	3493	3496	3529	3541	3547	3551	3556	3570	3600	3607	3620	3655	3660					
	3664	3669	3674	3696	3701	3705	3711	3715	3962	3965	3968	3971	4054	4057	4062					
	4065	4146	4167	4247	4327	4447	4455	4476	4480	4482	4489	4503	4507	4514	4527					
	4546	4582	4595	4615	4623	4629	4636	4642	4647	4678	4709	4711	4726	4738	4752					
	4804	4807	4877	4910	4982	5004	5041	5046	5051	5056	5061	5068	5073	5078	5083					
	5089	5131	5161																	
BGT	4728	4879																		
BHIS	4554																			
EIC	742	928	929	930	983	1000	1352	1367	1375	1633	1673	1779	1780	1784	1795					
	1847	1874	1881	1891	1899	1926	1943	1958	2011	2179	2284	2619	2703	2929	3124					
	3321	3586	3605	3611	3617	3687	3892	4252	4254	4262	4263	4295	4330	4449	4456					
	4483	4499	4508	4549	4557	4562	4567	4570	4573	4613	4627	4640	4657	4658	4696					
	5066																			
BICB	4914																			
BICF	739	939	1026	1398	1401	1441	1494	1636	1672	1777	1801	1870	1879	1889	1896					
	1947	2009	2025	2074	2086	2131	2411	2444	2509	2596	2614	2618	2702	2763	2826					
	2928	2978	3041	3123	3161	3180	3242	3320	3356	3374	3436	3539	3568	3601	3608					
	3614	3692	3781	3868	3886	3891	4099	4114	4139	4156	4189	4275	4294	4311	4314					
	4328	4332	4442	4472	4477	4478	4487	4492	4498	4504	4505	4512	4517	4528	4544					
	4616	4624	4630	4637	4643	4659	5087													
BISB	4808																			
BIT	931	980	984	991	993	1002	1008	1012	1078	1114	1131	1136	1360	1631	1768					
	1775	1848	1931	1980	2007	2398	2426	2441	2607	2609	2688	2824	2904	3039	3130					
	3240	3327	3434	3528	3593	3612	3879	3881	4086	4145	4163	4180	4187	4246	4250					
	4256	4260	4267	4271	4278	4292	4345	4444	4446	4454	4475	4479	4488	4502	4506					
	4513	4535	4537	4581	4594	4602	4622	4635	4674	4708	4712	4723	4751	4755	4768					
	4795	5003	5038	5040	5045	5050	5055	5060	5067	5072	5077	5082	5088							
BL05	945	4540	4543	4605																
	4881																			
BMI	4104	4119	4979	1003	1009	1013	1446	1471	1528	1557	1570	1584	1620	1647	1651					
BNE	981	990	992	1776	1790	1812	1849	1932	1981	2008	2046	2096	2109	2121	2141					
	2399	2442	2488	2519	2544	2570	2608	2610	2612	2617	2629	2650	2689	2731	2747					
	2773	2797	2823	2825	2869	2905	2957	2988	3013	3038	3040	3084	3131	3147	3153					
	3164	3190	3214	3239	3241	3281	3328	3342	3348	3359	3384	3408	3433	3435	3475					

MAINDEC-11-DEERSC-B
DEERSCB.P11 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

MACY11 27(732) 04-OCT-76 12:56 PAGE 142

4694	4713	4724	4756	4769	4796	4810	4812	4846	4916	4923	4996	5002	5017	5039
5109	5123	5138	5141	5147	5163	4684	4689	4766	4912	1778	1781	1983	2403	2439
2680	4109	4124	4144	4151	4020	1606	1635	1638	3956	4111	4149	4276	4329	2482
743	953	976	1001	1007	3249	3443	3622	3754	4714	4719	4722	4782	4784	4341
2726	2837	2915	2952	3052	4558	4561	4609	4650	4690	4714	4722	4782	4784	4793
4450	4457	4467	4541	4983	5024	5152	5165	5135	5135	5135	5118	5121	5121	5121
4859	4890	4899	4919	4983	4993	5095	5135	5135	5135	5135	5135	5135	5135	5135
1223	1261	1298	3500	4280	4599	4983	5095	5135	5135	5135	5135	5135	5135	5135
926	927	947	971	1011	1169	1198	1236	1273	1310	1342	1359	1437	1448	1546
1674	1675	1825	1893	2243	2346	2395	2407	2475	2477	2710	2719	2721	2745	2808
2945	2947	3023	3145	3151	3162	3224	3340	3346	3357	3418	3747	3749	4026	4178
4179	4255	4258	4277	4289	4304	4443	4451	4458	4464	4525	4586	4598	4606	4610
4621	4634	4785	4844	4874	4970	4971	4977	5011	5012	5099	5118	5121	5121	5121
1399	4770	4792	4794	4814	4924	1050	1055	1084	1110	1141	1154	1158	1162	1170
944	960	987	989	1046	1050	1211	1215	1226	1245	1249	1253	1264	1282	1290
1184	1190	1194	1199	1207	1336	1353	1368	1376	1387	1391	1403	1411	1415	1423
1301	1319	1323	1330	1474	1475	1603	1608	1629	1642	1654	1698	1719	1730	1742
1443	1450	1455	1474	1808	1819	1826	1864	1877	1886	1894	1903	1905	1907	1909
1762	1766	1786	1796	1954	1975	1988	1995	2002	2032	2052	2059	2159	2166	2198
1911	1913	1915	1939	1954	2257	2262	2270	2303	2311	2321	2351	2358	2413	2417
2206	2211	2219	2249	2257	2902	2908	2914	3098	3104	3295	3489	3495	3540	3546
2431	2685	2882	2888	2902	3654	3659	3663	3672	3695	3700	3704	3710	3961	3964
3555	3569	3599	3606	4064	4227	4239	4317	4335	4481	4490	4494	4515	4519	4539
3970	4053	4056	4064	4227	4555	4559	4568	4571	4604	4693	4720	4811	5140	5146
4545	4547	4553	4555	4710	4727	4878	4880	4915	4922	4922	4922	4922	4922	4922
937	4679	4710	4727	1527	1556	1569	1583	1619	1646	1650	1701	1733	1757	1789
952	973	1445	1470	2108	2120	2140	2497	2518	2543	2569	2611	2628	2649	2730
1811	2045	2095	2108	2120	2822	2868	2900	2906	2956	2987	3012	3037	3083	3153
2746	2772	2796	2822	2868	3341	3347	3358	3383	3407	3432	3474	3533	3758	3790
3189	3213	3238	3280	3341	3926	3999	4013	4015	4041	4092	4105	4120	4136	4283
3841	3883	3888	3906	3926	4646	4685	4995	5001	5108	5122	5130	5160	5162	4461
4484	4509	4644	4646	4685	4995	5001	5108	5122	5130	5137	5160	5162	5162	5162
EMT	748													
HALT	735	959	1019	4767	4841	4858								
INC	975	1008	1739	1764	2400	4534	4754	4845	4980					
JNC	4730	4735	4805	4809	1021	1473	1798	1802	1917	2010	2690	3304	3504	4088
JMP	736	740	933	967	4772	4856	5025	5065	2828	3043	3303	3499	3503	4131
JSR	4157	4170	4182	4183	1991	1998	2005	2620	5139	5145	5151	3898	4168	
MOV	4315	4333	4350	4468	4612	4626	4639	4764	5139	5145	5151	3898	4168	
	919	920	921	922	923	924	925	943	946	954	955	956	957	962
	970	972	977	978	979	986	997	1010	1014	1018	1027	1028	1033	1034
	1036	1037	1038	1039	1040	1041	1049	1098	1099	1100	1101	1102	1103	1104
	1106	1107	1108	1109	1113	1152	1153	1157	1161	1168	1183	1186	1187	1189
	1197	1202	1206	1210	1214	1222	1224	1225	1235	1244	1248	1252	1260	1262
	1272	1281	1285	1289	1297	1299	1300	1309	1318	1329	1335	1341	1350	1358
	1365	1366	1373	1374	1385	1397	1400	1402	1409	1421	1438	1439	1440	1449
	1453	1454	1465	1466	1467	1468	1469	1518	1547	1560	1574	1616	1617	1641
	1648	1652	1653	1689	1717	1718	1726	1728	1729	1740	1741	1749	1750	1752
	1765	1785	1794	1799	1800	1804	1806	1907	1817	1818	1824	1850	1861	1863
	1867	1868	1875	1876	1884	1885	1892	1933	1934	1948	1949	1972	1974	1982
	1984	1985	1986	1987	1993	2000	2001	2031	2034	2035	2040	2055	2085	2110
	2115	2130	2162	2184	2185	2192	2196	2197	2235	2236	2247	2248	2289	2297
	2301	2302	2338	2339	2349	2350	2390	2394	2396	2404	2405	2406	2410	2436
	2437	2459	2461	2474	2476	2481	2483	2527	2486	2492	2493	2494</td		

MACY11 27(732)

04-OCT-76

12:56

PAGE 143

MAINDEC-11-DERSC-B
DERSCB.P11 RS11-RS03 MAINTENANCE MODE DIAGNOSTIC

CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

2740	2741	2742	2743	2744	2762	2787	2801	2802	2809	2811	2812	2827	2830	2831	
2833	2834	2836	2859	2896	2897	2898	2899	2910	2912	2936	2944	2946	2951	2953	
2954	2955	2961	2962	2963	2977	3003	3016	3017	3024	3026	3027	3042	3045	3046	
3048	3049	3051	3074	3121	3132	3143	3144	3148	3149	3150	3156	3157	3158	3159	
3160	3179	3204	3217	3218	3225	3227	3228	3243	3245	3246	3248	3270	3318	3329	
3338	3339	3343	3344	3345	3351	3352	3353	3354	3355	3373	3398	3411	3412	3419	
3421	3422	3437	3439	3440	3442	3464	3522	3523	3525	3526	3527	3532	3537	3538	
3557	3558	3566	3567	3587	3588	3597	3598	3637	3638	3645	3652	3653	3693	3730	
3732	3733	3734	3746	3748	3753	3755	3756	3757	3762	3763	3764	3765	3766	3780	
3806	3832	3861	3862	3863	3887	3897	3900	3902	3903	3905	3917	3985	3991	3992	
3993	3996	3997	3998	4002	4007	4008	4009	4010	4011	4012	4032	4089	4091	4097	
4098	4100	4101	4102	4113	4115	4116	4117	4135	4138	4140	4141	4142	4166	4191	
4195	4218	4219	4224	4225	4233	4234	4236	4237	4248	4253	4264	4266	4274	4313	
4316	4331	4334	4334	4344	4390	4391	4425	4432	4441	4448	4452	4469	4473	4474	
4486	4493	4500	4501	4511	4518	4580	4583	4584	4585	4593	4596	4597	4611	4617	
4625	4638	4649	4651	4656	4671	4672	4673	4676	4691	4697	4698	4699	4715	4716	
4718	4721	4731	4732	4736	4739	4758	4761	4781	4788	4789	4790	4791	4816	4817	
4818	4819	4831	4832	4833	4834	4835	4836	4837	4838	4839	4840	4843	4847	4848	
4849	4850	4851	4852	4853	4854	4868	4869	4870	4871	4872	4875	4891	4892	4893	
4894	4907	4908	4926	4937	4939	4941	4968	4969	4974	4990	4992	4998	5019	5022	
5028	5032	5036	5043	5048	5053	5058	5063	5070	5075	5080	5085	5091	5092	5096	
5098	5106	5116	5117	5119	5120	5124	5125	5128	5129	5132	5133	5143	5149	5153	
M0V8	5154	5155	5157												
	1322	1386	1390	1410	1414	1422	1426	1973	1994	2425	4681	4682	4687	4729	4760
NOP	4783	4786	4813	4876	4913	4920									
RESET	3534	3535	3954	3973	4153										
ROL	1042	1179	1267	1304	2401	2479	2723	2949	3301	3501	3595	3751	4281	4282	4290
	949	1229	4459	4460	4465	4466	4600	4601	4607	4608	4797	4799	4801	4885	4886
ROLB	4687	4888	4889	4994	5093	5094	5100	5101	5102	5103	5104	5105	5136		
ROR	4798	4800	4802												
RTI	4882	4883	4884												
RTS	4216	4222	4230	4235	4242	4265	4284	4296	4320	4338	4394	4428	4433	4453	4462
SEC	4497	4522	4700	4733	4740	4771	4820	4895	4927	4972	4975	5005	5007	5013	
SUB	4193	4197	4352	4356	4358	4360	4362	4364	4366	4368	4370	4372	4374	4376	4378
TRAP	4380	4382	4384	4386	4529	4550	4563	4574	4652	4650	4985	4997	5111	5166	
TST	948	2478	2722	2948	3750										
	1634	1783	2626	2810	2835	3025	3050	3226	3247	3420	3441	3904	4759	4938	
	4940	4943	4944	4945	4946	4947	4948	4949	4950	4951	4952	4953	4954	4955	4956
	4957	4958	4959	4960	4961	4962	4963	4964	4965	4966					
TSTB	950	1060	1066	1072	1090	1119	1125	1237	1274	1311	1343	1508	1540	1935	1950
ASCIZ	4103	4118	4143	4677	4683	4688	4725	4803	4806	4911	4978				
	936	942	959	983	996	1018	1867	1889	1898	1978	1991	1998	2005	2202	2253
	2307	2354	2444	2912	3499	3657	3671	4131	4148	4166	4178	4191	4199	4205	4352
	4395	4396	4397	4398	4400	4402	4404	4406	4408	4410	4412	4414	4416	4417	4418
	4420	4758	4764	4856	4899	4919	5019	5022	5028	5032	5036	5043	5048	5053	5058
BLKB	5063	5070	5075	5080	5085	5091	5111	5143	5149	5165					
BLKH	4929														
ENABL	4822	5112	718	5113											
END	5167														
ENDC	778	920	926	1032	1096	1147	1165	1177	1203	1219	1231	1240	1256	1270	1277
	1293	1307	1314	1327	1333	1339	1346	1356	1363	1371	1382	1395	1407	1419	1434

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC MACY11 27(732) 04-OCT-76 12:56 PAGE 144
DERSCB.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS

MAINDEC-11-DERSC-B RS11-RS03 MAINTENANCE MODE DIAGNOSTIC
DERSCB.P11 CROSS REFERENCE TABLE -- PERMANENT SYMBOLS MACY11 27(732) 04-OCT-76 12:56 PAGE 145

.SBTTL	1029	1093	1144	1174	1379	1431	1460	1479	1657	1832	1919	1959	2012	2062	2169
	2222	2274	2324	2371	2446	2691	2917	3107	3306	3506	3574	3624	3676	3718	3974
.TITLE	4079	4158	4661	4701	4743	4775	4823	4863	4900	4930					
	718														

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

*.DERSCB.SEQ/SOL/CRF/PAGNUM/NL:TOC/DS:ERFZ=SYSMAC.SML,DERSCB.P11

RUN-TIME: 29 47 7 SECONDS

RUN-TIME RATIO: 235/83=2.8

CORE USED: 22K (43 PAGES)