

PDP11/70

CACHE DIAGNOSTIC PART 1
MD-11-DEKBC-B

EP-DEKBC-DL-A
COPYRIGHT © 1976
FICHE 2 OF 2

NOV 1976
digital
MADE IN USA

The microfiche card displays a grid of 100 frames of diagnostic data, organized into 10 rows and 10 columns. Each frame contains a small table or list of data points, likely representing cache status or error logs. The text is very small and difficult to read, but the overall structure is a regular grid of diagnostic information.

IDENTIFICATION

PROJECT CODE: MANDOC-11-SEP-20-B-D
PROJECT NAME: POP-11 TO CACHE DIAGNOSTIC PART 1
DATE CREATED: 11-SEP-75
MAINTAINER: DIAGNOSTIC ENGINEERING
AUTHOR: ANTHONY VEZZA

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITAL'S COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT © 1975 BY DIGITAL EQUIPMENT CORPORATION

CONTENTS

1. ABSTRACT
2. REQUIREMENTS
 - 2.1 EQUIPMENT
 - 2.2 STORAGE
 - 2.3 PRELIMINARY PROGRAMS
3. LOADING PROCEDURE
 - 3.1 METHOD

- 4. STARTING PROCEDURE
 - 4.1 CONTROL SWITCH SETTINGS
 - 4.2 STARTING ADDRESS
 - 4.3 PROGRAM AND OPERATOR ACTION
 - 4.4 SPECIAL OPERATOR INTERVENTION OPTIONS
- 5. OPERATING PROCEDURE
 - 5.1 OPERATIONAL SWITCH SETTINGS
 - 5.2 SUBROUTINE ABSTRACTS
 - 5.3 OPERATOR ACTION
- 6. ERRORS
 - 6.1 ERROR HALTS AND DESCRIPTION
 - 6.2 ERROR RECOVERY
- 7. RESTRICTIONS
 - 7.1 STARTING RESTRICTIONS
 - 7.2 OPERATING RESTRICTIONS
- 8. MISCELLANEOUS
 - 8.1 EXECUTION TIME
 - 8.2 STACK POINTER
 - 8.3 PASS COUNT
 - 8.4 ITERATIONS
 - 8.5 OSCILLOSCOPE SYNC POINTS
 - 8.6 RESTORING LOADER OR MONITOR
 - 8.7 OPTIONAL POWER DOWN POWER UP TEST
 - 8.8 MEMORY MANAGEMENT RESTRICTIONS/OPTIONS
 - 8.9 CRITICAL DEPENDENCE OF SOME TESTS ON THE CACHE REGISTERS
- 9. PROGRAM DESCRIPTION
 - 9.1 DEKBC
- 10. LISTINGS
 - 10.1 DEKBC

1. ABSTRACT

THE PROGRAMS, DEKBC AND DEKBD, ARE INTENDED TO BE USED AS AIDS FOR THE REPAIR AND MAINTENANCE OF THE CACHE MEMORY SYSTEM IN THE PDP 11/70 COMPUTING SYSTEM. THE AIM IS TO DETECT AND REPORT FAILING COMPONENTS OF THE CACHE UNIT. THE FAILURES ARE TYPICALLY IDENTIFIED WITH A FAILING CIRCUIT WHEN THE REPORT IS MADE, BUT THE OVERALL DIAGNOSTIC PHILOSOPHY HAS BEEN TO LOCATE THE FAILING MODULE (HEX BOARD) OF WHICH THERE ARE FOUR (4) IN THE CACHE UNIT. NOTE THAT WHEN IS FAILURE IS REPORTED AND THE ASSOCIATED CIRCUIT IDENTIFIED, THAT CIRCUIT SHOULD NOT BE TAKEN IN BLIND FAITH AS THE DEFECTIVE COMPONENT; THE IDENTIFIED COMPONENT SHOULD RATHER BE TAKEN AS THE PROBABLE CAUSE OF THE FAILURE. THERE

ARE FOUR (4) MODULES (HEX BOARDS) IN THE CACHE UNIT:

CCB CACHE CONTROL BOARD
 CDPB CACHE DATA PATHS BOARD
 ACM CACHE ADDRESS MEMORY BOARD
 DTM CACHE DATA MEMORY BOARD

THE PROGRAM, DEKBC, IS DESIGNED TO TEST THE FIRST TWO OF THESE BOARDS; THE PROGRAM, DEKBD, IS DESIGNED TO TEST THE LAST TWO BOARDS. NOTE THAT THOUGH THE TESTING HAS BEEN DIVIDED INTO TWO STAND ALONE PROGRAMS EACH ASSOCIATED WITH TWO MODULES IT SHOULD NOT BE ASSUMED THAT A PARTICULAR MODULE IS WORKING AFTER HAVING RUN ONLY ONE OF THE PROGRAMS! BOTH PROGRAMS SHOULD BE RUN! FOR EXAMPLE, JUST RUNNING DEKBC WITHOUT ERROR DOES NOT RULE OUT A FAULTY COMPONENT ON THE CCB (CACHE CONTROL) BOARD. TO PUT IT MORE SIMPLY THE TESTING HAS BEEN DIVIDED INTO TWO PROGRAMS ONLY BECAUSE OF THE RESTRICTIONS OF CORE SIZE! AND NOT TO PROVIDE A MEANS OF TESTING TWO OF THE BOARDS WITH ONE PROGRAM AND THE OTHER TWO BOARDS WITH A SECOND PROGRAM. NOTE THAT DEKBD IS DESIGNED TO RUN AFTER DEKBC. IF THIS HIERARCHY IS NOT HEEDED, THAT IS IF DEKBD IS RUN BEFORE DEKBC, THEN THE ERROR REPORTING FROM DEKBD SHOULD NOT BE STRICTLY INTERPRETED.

2. REQUIREMENTS

2.1 EQUIPMENT PDP 11/70 CPU WITH OPERATORS CONSOLE LABD OR EQUIVALENT TERMINAL.

2.2 STORAGE BOTH PROGRAMS, DEKBC AND DEKBD, EACH REQUIRE 13K TO LOAD, BUT THEY BOTH ALSO ASSUME THAT THERE IS A MINIMUM OF 28K OF MEMORY IN WHICH TO RUN TESTS.

2.3 PRELIMINARY PROGRAMS THIS PROGRAM ASSUME THAT THE CPU IS FUNCTIONAL! THIS COULD IN SOME CIRCUMSTANCES MEAN THAT THE CPU DIAGNOSTICS SHOULD BE RUN BEFORE EITHER OF THESE DIAGNOSTICS, BUT A FAULTY MEMORY SYSTEM MAY PRECLUDE THIS, SO SITUATIONAL JUDGEMENT MUST BE USED. IF THE CPU IS KNOWN TO BE WORKING THEN RUN THESE DIAGNOSTICS, DEKBC AND DEKBD, FIRST. BUT IF THE CPU CAN NOT BE ASSUMED TO BE WORKING THEN TRY TO RUN THE CPU DIAGNOSTICS FIRST. THEN RUN THESE PROGRAMS IN THE ORDER: DEKBC BEFORE DEKBD! IN FACT DEKBD ASSUMES THAT MUCH OF WHAT IS TESTED IN DEKBC IS OPERATIONAL FOR DOING ITS FAULT ANALYSIS.

3. LOADING PROCEDURE

3.1 METHOD (TO BE SUPPLIED)

4. STARTING PROCEDURE

4.1 CONTROL SWITCH SETTINGS (SEE 5.1)

4.2 STARTING ADDRESS 200

4.3 PROGRAM AND OPERATOR ACTION BOTH PROGRAMS CAN BE STARTED BY:

```

1      LOAD PROGRAM INTO MEMORY
2      LOAD ADDRESS 200
3      PRESS START
4      THE PROGRAMS WILL LOOP UNTIL THE
      HALT SWITCH IS PRESSED OR UNTIL THE
      USER STRIKES (TYPES) CONTROL-C (IC)
      ON THE TELETYPE OR TERMINAL (SEE 8.6
      AND 5.2.7).

```

4.4 SPECIAL OPERATOR INTERVENTION OPTIONS IF SWITCH 7 OF THE SWITCH REGISTER IS ON THEN DEKBC WILL REQUIRE THE OPERATOR TO POWER THE MACHINE FIRST DOWN AND THEN UP (SEE 5.1 AND 8.7).

5. OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS FOR DEKBC:

```

SW<15>=1      HALT ON ERROR
SW<14>=1      LOOP ON TEST
SW<13>=1      INHIBIT ERROR TYPEDS
SW<12>        NOT USED IN DEKBC
SW<11>=1      INHIBIT ITERATIONS
SW<10>=1      RING BELL ON ERROR
SW<9>=1       LOOP ON ERROR
SW<8>=1       LOOP ON TEST IN SW<7:0>
SW<7:0>      TEST NUMBER FOR LOOPING WHEN SW<8>=1

```

DEKBD USES THE SAME SWITCH SETTINGS AS DEKBC EXCEPT

```

SW<7>=1      RUN THE OPERATOR INTERVENTION NEEDED
              POWER UP TEST

```

5.2 SUBROUTINE ABSTRACTS BOTH DEKBC AND DEKBD USE THE FOLLOWING SUBROUTINES.

5.2.1 SPURIOUS ERROR HANDLERS THESE ARE TWO ROUTINES WHICH ARE CALLED BY UNEXPECTED TRAPS TO EITHER VECTOR 4, IN THE CASE OF A CPU ERROR, OR VECTOR 114, IN CASE OF A MEMORY PARITY ERROR. THE CPU ERROR HANDLER, CPSPUR, TYPES OUT THE PC AT THE TIME OF THE TRAP AND THE CONTENTS OF THE CPU ERROR REGISTER, CPUERR AND SKIPS TO THE TEST FOLLOWING THE ONE DURING WHICH THE ERROR OCCURRED. THE PARITY ERROR HANDLER, SPUR, TYPES OUT THE PC AT THE TIME OF THE TRAP AND THE CACHE ERROR REGISTERS, MEMERR AND LOADRS AND HIADRS, IT THEN ALSO GIVES CONTROL TO THE TEST FOLLOWING THE ONE DURING WHICH THE ERROR OCCURRED.

5.2.2 SCOPE THIS SUBROUTINE IS CALLED (VIA AN ICT INSTRUCTION) AT THE BEGINNING OF THE EXECUTION OF ALL THE TESTS. IT CONTROLS THE OPERATIONAL FUNCTIONS OF LOOPING ON TEST, ITERATION, AND SETS UP FOR LOOPING ON ERRORS.

5.2.3 ERROR THIS SUBROUTINE IS CALLED (VIA AN EMT INSTRUCTION) TO TYPE OUT AN ERROR REPORT. IT CONTROLS THE OPERATIONAL FUNCTIONS OF HALTING ON ERROR, INHIBITING ERROR PRINT OUT, LOOPING ON ERROR, BELL ON ERROR, ETC.

5.2.4 TRAP CATCHER THIS CONSISTS OF A '+2' FOLLOWED BY A HALT INSTRUCTION REPEATED FROM LOCATION 0 THROUGH 776 FOR THE PURPOSE OF CATCHING ANY SPURIOUS TRAP TO A VECTOR. SUCH A TRAP WILL RESULT IN A HALT AT THE TRAP VECTOR ADDRESS PLUS TWO (2).

5.2.5 TRAP A NUMBER OF SUBROUTINES ARE CALLED BY USING THE TRAP INSTRUCTION:
 TYPE TO TYPE OUT AN ASCII STRING
 TYPECC TO TYPE OUT THE OCTAL FOR A 16-BIT BINARY NUMBER ETC.

5.2.6 POWER DOWN AND POWER UP THIS SUBROUTINE IS CALLED WHEN AN UNEXPECTED POWER DOWN OCCURS. WHEN POWER IS RETURNED (IF THE HALT SWITCH IS NOT ON) THE PROGRAM WILL RESTART AFTER TYPING A MESSAGE.

5.2.7 MONITOR OR LOADER RESTORE WHEN THIS PROGRAM IS FIRST STARTED IT SAVES THE CONTENTS OF THE HIGHEST 1.5 (DEC) K OF MEMORY IN THE FIRST 28K. THESE LOCATIONS USUALLY CONTAIN THE LOADER OR MONITOR OF THE SYSTEM. TO RESTORE THIS LOADER OR MONITOR THE USER NEED ONLY TYPE CONTROL C (↑) ON THE TERMINAL AND THAT MONITOR OR LOADER WILL AUTOMATICALLY BE RESTORED. AFTER THIS IS DONE THE PROGRAM WILL HALT. NOTE THAT MANY OF THESE TESTS WIPE OUT THE ORIGINAL CONTENTS OF THAT PART OF MEMORY THEREFORE THE USER SHOULD TYPE CONTROL-C (↑) TO RESTORE THESE LOCATIONS AND AVOID HAVING TO RELOAD HIS MONITOR OR LOADER.

5.3 OPERATOR ACTION ONLY THE POWER UP INVALIDATOR TEST IN PROGRAM DEKBD REQUIRES OPERATOR INTERVENTION, IN THE FORM OF POWERING THE PROCESSOR FIRST DOWN AND THEN UP. THIS TEST IS RUN ONLY IF SW(12)=1 (SEE 4.4 AND 5.1).

6. ERRORS

6.1 ERROR HALTS ONLY TEST NUMBER 14 IN PROGRAM DEKBC, THE MAINTENANCE REGISTER COUNT PATTERN TEST, HALTS THE PROCESSOR IN THE SITUATION WHERE IT CAN'T CLEAR THE MAINTENANCE REGISTER. HERE PROCEEDING WITH

THE PROGRAM'S EXECUTION WOULD PROBABLY BE FATAL IF A HALT IS EXECUTED! NO OTHER TEST IN EITHER PROGRAM SHOULD HALT UNDER ANY NORMAL ERROR DETECTION.

6.2 ERROR RECOVERY IF NONE OF THE ERROR PERTAINENT OPERATIONAL SWITCHES ARE BEING USED THE PROGRAM WILL EITHER RESUME THE TEST THAT MADE THE ERROR CALL OR START EXECUTION OF THE TEST FOLLOWING THE TEST DURING WHICH THE ERROR CALL WAS MADE DEPENDING ON WHETHER OR NOT THE ERROR WHICH WAS DETECTED (OR EVEN THE ERROR CALL ITSELF) WAS FATAL TO THE TEST WHICH MADE THE ERROR CALL. IF THE HALT DESCRIBED IN 6.1 ABOVE IS EVER EXECUTED TO USER CAN RESUME, IF HE IS BRAVE, BY HITTING THE CONSOLE CONTINUE SWITCH. IF ANY OF THE PERTAINENT CONSOLE SWITCH SETTING ARE SET SEE SECTION 5.1 FOR A DESCRIPTION OF THE ACTION TAKEN WHEN AN ERROR CALL IS MADE.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS NONE

7.2 OPERATING RESTRICTIONS THE MONITOR OR LOADER FOR WHAT EVER IS IN THE FIRST 28K OF MEMORY FROM LOCATIONS 152000 THROUGH LOCATION 157776 ARE SAVED SO THAT THE USER CAN RESTORE HIS LOADER OR MONITOR BY TYPING CONTROL-C (↑C) (SEE 4.3 AND 5.2.7). IF THE PROGRAM WAS CHAINED IN BY A MONITOR WHICH WANTS CONTROL AUTOMATICALLY PASSED BACK TO IT WHEN TESTING IS DONE THAT MONITOR IS RESTORED AND CONTROL IS GIVEN TO IT BY THE END OF PASS ROUTINE .SEOP.

8. MISCELLANEOUS

8.1 EXECUTION TIME FIRST PASS UNDER 10 SECONDS FOR BOTH PROGRAMS. SUBSEQUENT PASSES UNDER 2 MINUTES FOR BOTH PROGRAMS. (MORE EXACT EXECUTION TIMES WILL BE LATER SUPPLIED).

8.2 STACK POINTER IN BOTH PROGRAMS THE STACK POINTER (R6) WILL BE INITIALIZED TO LOCATIO 1100.

8.3 PASS COUNT BOTH PROGRAMS WILL TYPE OUT THE PASS COUNT AT THE END OF EACH PASS.

8.4 ITERATIONS EACH TEST HAS BEEN ASSIGNED AN ITERATION COUNT WHICH WILL DESIGNATE HOW MANY TIMES THAT TEST IS TO BE EXECUTED ON EACH PASS. NOTE THAT ON THE FIRST PASS THE ITERATION COUNT IS OVERIDED BY A ONE (1) MAKING ITERATIONS MEANINGLESS ON THAT FIRST PASS.

8.5 OSCILLOSCOPE SYNC POINTS WHERE EVER POSSIBLE EACH TEST HAS BEEN GIVEN AN OSCILLOSCOPE SYNC POINT (A NOP INSTRUCTION). THE ADDRESS OF THE CONDITION CODE ROM STATE (144) IS PUT IN THE PROCESSOR MICROBREAK REGISTER (177770). THIS WILL RESULT IN PIN AE1 (SLOT 10) ON THE BACK PLANE TO GO HIGH WHENEVER THE CPU ROM FLOW GOES THROUGH THE MICROCODE ADDRESS 144. THEREFORE BY USING THE OUTPUT OF THIS BACKPLANE PIN AS A SCOPE SYNC AND BY PUTTING NOP INSTRUCTION IN CRUCIAL PARTS OF A TEST THE USER WILL HAVE A VERY CONVENIENT SYNC FOR MANY SIGNALS HE MAY WISH TO OBSERVE. THE LIMITATIONS OF THIS PROCEDURE ARE THAT THE USER MUST BE ABLE TO JUDGE (DETERMINE) HOW SOON AFTER THE NOP IN THE PARTICULAR TEST HE IS RUNNING (LOOPING ON) THE SIGNAL HE WISHES TO OBSERVE SHOULD OCCUR. IN MANY CASES THIS WILL BE EASY (E.G. THE ERROR REGISTER TESTS.) BUT IN SOME TESTS THE NOP IS SO FAR FROM THE EXPECTED OCCURRENCE OF THE DESIRED SIGNAL THAT THE PROBLEM BECOMES NONTRIVIAL AND THE EXPERIENCED USER WOULD DO WELL TO FIND OTHER SYNC SIGNALS ORIGINATING IN THE CACHE DEVICE ITSELF TO OBSERVE THE LOGIC.

8.6 RESTORING THE MONITOR OR LOADER FOR THE USERS CONVENIENCE BOTH PROGRAMS SAVE EITHER THE MONITOR OR LOADER (OR WHATEVER IS IN THE HIGHEST 1.5K OF MEMORY'S FIRST 28K) AND RESTORE IT WHEN THE USER TYPES CONTROL-C (IC) ON THE TELETYPE OR TERMINAL. THE PROGRAM WHEN IT GETS THE CONTROL-C RESTORES THE MONITOR AND THEN HALTS; AT THIS POINT THE USERS CAN EITHER RESTART THE MONITOR OR REUSE THE LOADER ETC.

8.7 POWER UP LOGIC TEST THERE IS A CERTAIN PART OF THE CACHE DEVICE WHICH REQUIRES A POWER DOWN POWER UP SEQUENCE TO TEST. THIS TEST HAS BEEN INCLUDED HERE AS AN OPTION ONLY BECAUSE IT REQUIRES OPERATOR INTERVENTION. TO RUN THIS TEST SET SW<12>=1 (SEE 5.1).

8.8 MEMORY MANAGEMENT RESTRICTION OPTION MANY OF THE TESTS REQUIRE THE USE OF EXTENSIVE MEMORY MANAGEMENT MAPPING FACILITY. THESE TESTS MUST ASSUME THE MEMORY MANAGEMENT (AND SOME THE MAPPING BOX) IS OPERATIONAL. NORMALLY THESE TEST WILL BE EXECUTED. BUT THE FEATURE HAS BEEN PROVIDED WHEREBY THE USER CAN DELETE THE EXECUTION OF ANY TESTS WHICH REQUIRE THE USE OF MEMORY MANAGEMENT AND/OR THE MAPPING. THIS HAS BEEN IMPLIMENTED USING SW<7>. WHEN THIS SWITCH IS 0 NORMAL OPERATION IS UNDERTAKEN, BUT WHEN SW<7>=1 THEN ANY TEST WHICH MUST TURN ON THE MEMORY MANAGEMENT UNIT (THE MAPPING BOX) WILL NOT BE RUN AND CONTROL WILL BE PASSED TO THE NEXT TEST!

8.9 CRITICAL DEPENDENCE OF SOME TESTS ON THE

CACHE REGISTERS AS THE PROGRAMS RUN FLAGS ARE SET WHICH DESIGNATE THE FUNCTIONALITY OF A CACHE REGISTER. IF A TEST DETERMINES THAT A PARTICULAR REGISTER IS NOT FUNCTIONAL IT SETS A FLAG WHICH DESIGNATES TO THE REST OF THE PROGRAM THAT THAT REGISTER DOES NOT WORK PROPERLY. SOME TESTS WHICH RELY ON THE REGISTERS TO BE FUNCTIONAL WILL TEST THESE FLAGS AND IF THEY FIND THEM TO INDICATE THAT A REGISTER THEY NEED IS BAD THEY WILL SKIP TO THE NEXT TEST!

9. PROGRAM DESCRIPTION

9.1 DEABC

COPYRIGHT 1975 DIGITAL EQUIPMENT CORPORATION MAYNARD, MASS. 01754

COPYRIGHT (C) MAR 14, 1975 DIGITAL EQUIPMENT CORP. MAYNARD, MASS. 01754

PROGRAM BY ANTHONY S. VEZZA

THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC PACKAGE (MAINDEC-11-DZQAC-A3).

TEST 1 CACHE REGISTERS RESPONSE TEST

REFERENCE EACH CACHE REGISTER MAKING SURE SUCH REFERENCES DO NOT TIME OUT.

TEST 2 CACHE REGISTERS DATA PATH, READ ZEROES TEST

THIS TEST CHECKS THE ABILITY OF THE CACHE REGISTER DATA PATHS TO PASS 0'S BY FIRST WRITING THEN READING 0'S AT THE CONTROL AND MAINTENANCE REGISTERS.

TEST 3 CACHE REGISTERS DATA PATH, READ ONES TEST

THIS TEST PERFORMS A READ OF BOTH THE HIGH ORDER AND LOW ORDER ERROR

ADDRESS REGISTER. THIS IS DONE TO MAKE SURE THAT THE REGISTERS' DATA PATHS CAN PASS ONES. NOTE THAT THE LOW ORDER ADDRESS REGISTER SHOULD CONTAIN A 177740 AND THE HIGH ORDER REGISTER SHOULD CONTAIN 000003; THIS LEAVES THE DATA PATH LINE'S BITS 2,3 AND 4 UNTESTED FOR THEIR AVAILABILITY TO PASS ONES. THIS WILL BE CHECKED IN THE COUNT PATTERN TST4.

TEST 4 CACHE CONTROL REGISTER COUNT PATTERN TEST

THIS TEST RUNS A COUNT PATTERN THROUGH THE CACHE CONTROL REGISTER FOR THE PURPOSE OF CHECKING OUT THE DATA RELIABILITY OF BOTH THE REGISTER BITS AND THE DATA PATHS LINES.

TEST 5 CACHE HIT/MISS AND CONTROL REGISTER SIMPLE MISSES TEST

THIS IS A TEST OF THE HIT/MISS REGISTER AND THE CONTROL REGISTER'S ABILITY TO FORCE MISSES. ZEROES ARE FLOATED THROUGH THE HIT/MISS REGISTER.

TEST 6 CACHE HIT/MISS AND CONTROL REGISTER SIMPLE HIT TEST

THIS IS A TEST OF THE HIT/MISS REGISTER AND THE THE FORCE MISS BITS OF THE CONTROL REGISTER. WHAT IS DONE IS TO SEE IF ANY HITS AT ALL ARE POSSIBLE WITH THE CONTROL REGISTER CLEARED. THEN THE SAME IS DONE WITH EACH GROUP DISABLE ONE AT A TIME. BY DISABLED IS MEANT THAT THE FORCE MISS BIT IS SET IN THE CONTROL REGISTER FOR THE DISABLED GROUP AND THE FORCE SELECT BIT IS SET FOR THE OTHER GROUP.

TEST 7 CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 0 TEST

THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS OF FORCE MISS AND

FORCE SELECTION. AN ADDRESS IS MADE A HIT IN GROUP ONE; THEN ANOTHER ADDRESS, WHOSE HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING SELECTION OF GROUP ZERO; THEN SEE IF THE FIRST ADDRESS IS STILL A HIT IN GROUP ONE; FINALLY TURN ON THE FORCE MISS GROUP ZERO BIT AND SEE IF THE SECOND ADDRESS' HIT IN GROUP ZERO CAN BE FORCED TO A MISS.

TEST 10 CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 1 TEST

THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS MADE A HIT IN GROUP ZERO; THEN ANOTHER ADDRESS, WHOSE HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING SELECTION OF GROUP ONE; THEN SEE IF THE FIRST ADDRESS IS STILL A HIT IN GROUP ZERO; FINALLY TURN ON THE FORCE MISS GROUP ONE BIT AND SEE IF THE SECOND ADDRESS' HIT IN GROUP ONE CAN BE FORCED TO A MISS.

TEST 11 CACHE HIT/MISS REGISTER PATTERNS TEST

THIS IS A TEST OF THE HIT/MISS REGISTER WHICH FLOATS DIFFERENT PATTERNS OF HITS AND MISSES THROUGH THAT REGISTER. THIS IS DONE FIRST WITH BOTH GROUPS ENABLE; THEN WITH GROUP ZERO DISABLED THAT IS FORCING SELECTION OF GROUP ONE AND FORCING MISSES TO GROUP ZERO; FINALLY WITH GROUP ONE DISABLED.

TEST 12 CACHE CONTROL AND HIT/MISS REGISTERS EVALUATION ROUTINE

THIS IS NOT A TEST. THIS ROUTINE IS USED TO LOOK AT THE RESULTS OF TESTS THROUGH TEST10, WHICH TESTED THE HIT/MISS REGISTER AND THE CONTROL REGISTER. THOSE TESTS HAVE

SIGNALLED A BAD REGISTER USING THE FLAGS, CONFL2 AND HIMFL2, REPRESENTING THE CONTROL AND HIT/MISS REGISTERS RESPECTIVELY. IF ONE OF THESE REGISTERS WAS FOUND TO BE BAD THE FLAG SHOULD BE A -1. WHILE A ZERO FLAG INDICATES THAT THOSE TESTS FOUND THAT REGISTER FUNCTIONAL. THIS ROUTINE LOOKS AT THE FLAGS, CONFL2 AND HIMFL2, WHICH ARE CONSIDERED TO BE LOCAL AND TRANSFERS THE INDICATORS THEY CONTAIN TO THE GLOBAL FLAGS, CONFLG AND HIMFLG. THESE GLOBAL FLAGS ARE USED TO DESIGNATE TO THE REST OF THE PROGRAM THE FUNCTIONALITY OR DISFUNCTIONALITY OF THOSE REGISTERS.

TEST 13 CACHE CONTROL LOGIC, 'RANDOM' FLIP FLOP TEST

THIS IS A TEST OF THE 'RANDOM' CONTROL SIGNAL. A TEST IS MADE TO INSURE THAT THE 'RANDOM' FLIP-FLOP IS NOT STUCK AND IS TOGGLED ONCE FOR EVERY 'BUST' CYCLE INITIATED BY THE PROCESSOR. 'BUST' IS BUS START, A SIGNAL PRODUCED BY THE PROCESSOR WHENEVER IT THINKS IT IS ABOUT TO DO A MEMORY CYCLE. THE RANDOM FLIP FLOP IS USED IN THE CACHE TO DETERMINE WHICH GROUP TO WRITE IN THE EVENT OF A READ MISS CYCLE. IF THIS FLIP FLOP IS SET THEN GROUP ZERO IS WRITTEN; IF CLEAR THEN GROUP ONE IS WRITTEN.

TEST 14 CACHE MAINTENANCE REGISTER COUNT PATTERN TEST

THIS TEST RUNS A COUNT PATTERN THROUGH THE MAINTENANCE REGISTER'S BITS 15 TO 4. THIS IS DONE TO INSURE THAT THESE BITS ARE SETTABLE AND THAT THE DATA PATH TO THE REGISTERS IS VIABLE. MISSES ARE FORCED TO BOTH GROUPS SO THAT NO CACHE DATA OR ADDRESS MEMORY ERRORS SHOULD OCCUR. ALSO ANY CYCLES DONE TO MAIN MEMORY ARE INSURED, BY PROPER SELECTION OF INSTRUCTIONS, TO RETURN DATA WITH THE PARITY BITS ON SO AS TO NOT CAUSE MAIN MEMORY

PARITY ERRORS BY SETTING THE MAIN MEMORY MAINTENANCE FUNCTION WHICH WOULD EFFECTIVELY FORCE THE PARITY BITS READ FROM MAIN MEMORY TO A ONE. SINCE THESE PARITY ARE ALREADY ONES, NO ERRORS SHOULD OCCUR.

TEST 15 CACHE MAINTENANCE AND ERROR REGISTERS TEST 1

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ADDRESS AND CONTROL LINES, AND ALSO A TEST OF THE ERROR REGISTER'S ABILITY TO APPROPRIATELY SET TO 104402. THE REFERENCE CAUSING THIS ERROR WILL BE MADE FROM THE CPU DIRECTLY TO THE CACHE.

TEST 16 CACHE MAINTENANCE AND ERROR REGISTERS TEST 2

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 17 CACHE MAINTENANCE AND ERROR REGISTERS TEST 3

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S HIGH BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 20 CACHE MAINTENANCE AND ERROR REGISTERS TEST 4

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 21 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 5

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S HIGH BYTE, WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 22 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 6

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE, WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 23 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 7

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE, WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.

TEST 24 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 10

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 25 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 11

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE HIGH BYTE OF THE

ADDRESS WORD. ALSO TESTED IS THE
ERROR REGISTER'S ABILITY TO SET
CORRECTLY FOR THIS ERROR. THE
REFERENCE RESULTING IN THIS ERROR IS
MADE DIRECTLY FROM THE CPU TO THE
CACHE.

TEST 26 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 12

THIS IS A TEST OF THE MAINTENANCE
REGISTER'S ABILITY TO FORCE A PARITY
ERROR IN THE CACHE ADDRESS MEMORY OF
GROUP ONE FOR THE LOW BYTE OF THE
ADDRESS WORD. ALSO TESTED IS THE
ERROR REGISTER'S ABILITY TO SET
CORRECTLY FOR THIS ERROR. THE
REFERENCE RESULTING IN THIS ERROR IS
MADE DIRECTLY FROM THE CPU TO THE
CACHE.

TEST 27 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 13

THIS IS A TEST OF THE MAINTENANCE
REGISTER'S ABILITY TO FORCE A PARITY
ERROR IN THE CACHE ADDRESS MEMORY OF
GROUP ONE FOR THE HIGH BYTE OF THE
ADDRESS WORD. ALSO TESTED IS THE
ERROR REGISTER'S ABILITY TO SET
CORRECTLY FOR THIS ERROR. THE
REFERENCE RESULTING IN THIS ERROR IS
MADE DIRECTLY FROM THE CPU TO THE
CACHE.

TEST 30 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 14

THIS IS A TEST OF THE MAINTENANCE
REGISTER'S ABILITY TO FORCE A PARITY
ERROR IN THE CACHE DATA MEMORY OF
GROUP ZERO FOR THE LOW BYTE OF THE
DATA WORD. ALSO TESTED IS THE ERROR
REGISTER'S ABILITY TO SET CORRECTLY
FOR THIS ERROR. THE REFERENCE
RESULTING IN THIS ERROR IS MADE
DIRECTLY FROM THE CPU TO THE CACHE.

TEST 31 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 15

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 32 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 16

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 33 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 17

THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S ABILITY TO SET CORRECTLY FOR THIS ERROR. THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU TO THE CACHE.

TEST 34 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 20

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO MAKE THAT REFERENCE CAUSE A MAIN MEMORY ADDRESS AND CONTROL LINES PARITY ERROR ON THE MAIN MEMORY BUS.

TEST 35 CACHE MAINTENANCE AND ERROR

REGISTERS TEST 21

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA PARITY ERROR ON THAT REFERENCE WHICH IS TO AN EVEN WORD IN THE PAIR, WHICH IS ALSO THE WANTED WORD.

TEST 36 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 22

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA PARITY ERROR ON THAT REFERENCE WHICH IS TO AN ODD WORD IN THE PAIR, WHICH IS ALSO THE WANTED WORD.

TEST 37 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 23

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE. THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE LOW BYTE OF THAT ADDRESS .

TEST 40 CACHE MAINTENANCE AND ERROR
REGISTERS TEST 24

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY MANAGEMENT UNIT TO THE UNIBUS AND

THROUGH THE UNIBUS MAP TO THE CACHE.
 THE MAINTENANCE REGISTER IS USED TO
 CAUSE A CACHE ADDRESS MEMORY PARITY
 ERROR IN GROUP 1 ON THAT REFERENCE.
 THE ERROR IS ON THE LOW BYTE OF THAT
 ADDRESS .

TEST 41 CACHE MAINTENANCE AND ERROR
 REGISTERS TEST 25

THIS IS A TEST OF THE ERROR
 REGISTER'S ABILITY TO SET CORRECTLY
 AS THE RESULT OF A CPU REFERENCE
 WHICH RELOCATED THROUGH THE MEMORY
 MANAGEMENT UNIT TO THE UNIBUS AND
 THROUGH THE UNIBUS MAP TO THE CACHE.
 THE MAINTENANCE REGISTER IS USED TO
 CAUSE A CACHE DATA MEMORY PARITY
 ERROR IN GROUP 0 ON THAT REFERENCE.
 THE ERROR IS ON THE LOW BYTE OF THAT
 DATA .

TEST 42 CACHE MAINTENANCE AND ERROR
 REGISTERS TEST 26

THIS IS A TEST OF THE ERROR
 REGISTER'S ABILITY TO SET CORRECTLY
 AS THE RESULT OF A CPU REFERENCE
 WHICH RELOCATED THROUGH THE MEMORY
 MANAGEMENT UNIT TO THE UNIBUS AND
 THROUGH THE UNIBUS MAP TO THE CACHE.
 THE MAINTENANCE REGISTER IS USED TO
 CAUSE A CACHE DATA MEMORY PARITY
 ERROR IN GROUP 1 ON THAT REFERENCE.
 THE ERROR IS ON THE LOW BYTE OF THAT
 DATA .

TEST 43 CACHE ERROR REGISTER UNIBUS TIME OUT
 TEST

THIS IS A TEST OF THE ERROR
 REGISTER'S ABILITY TO COMPREHEND A
 CPU TO UNIBUS THROUGH THE MAP TO THE
 CACHE REFERENCE WHICH TIMES OUT IN
 MAIN MEMORY. MANY SUCH NON-EXISTENT
 MEMORY LOCATIONS ARE CONVIENTLY
 GUARENTEED TO EXIST! ALL THE
 ADDRESSES FROM 17000000 THROUGH
 17777776 ARE ADDRESSES WHICH CAN NOT
 EXIST. HERE ONLY ONE OF THESE
 ADDRESSES, 17777776, WILL BE USED TO
 CAUSE A TIME OUT ON THE UNIBUS AN

THE CONSEQUENT ABORT TO VECTOR
ERRVEC.

TEST 44 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 1

THIS IS A TEST OF THE CONTROL REGISTER'S ABILITY TO DISABLE A TRAP OCCURRING AS THE RESULT OF A MAIN MEMORY DATA PARITY ERROR IN THE UNWANTED WORD OF THE REFERENCED PAIR. THE MAINTENANCE REGISTER IS USED TO FORCE AN ERROR ON THE LOW BYTE OF THE ODD WORD WHEN REFERENCING THE EVEN WORD OF THAT PAIR.

TEST 45 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 2

THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION. IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE ADDRESS MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO FORCE THE ERROR ON THE LOW BYTE OF THE ADDRESS, IN THE ADDRESS MEMORY OF GROUP 0.

TEST 46 CACHE CONTROL REGISTER DISABLE TRAPS
TEST 3

THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION. IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO FORCE THE ERROR ON THE LOW BYTE OF THE , IN THE MEMORY OF GROUP 0.

TEST 47 CACHE ERROR REGISTER LOCK UP TEST 1

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST

TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE CACHE DIRECTLY. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE CACHE DIRECTLY.

TEST E0 CACHE ERROR REGISTER LOCK UP TEST 2

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE CACHE DIRECTLY. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.

TEST E1 CACHE ERROR REGISTER LOCK UP TEST 3

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO

THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE CACHE DIRECTLY.

TEST 52 CACHE ERROR REGISTER LOCK UP TEST 4

THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE. THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.

TEST 53 MAIN MEMORY DATA PARITY CHECKERS LOW BYTE TEST

THIS IS A TEST OF THE TWO MAIN MEMORY DATA PARITY CHECKERS FOR THE LOW BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD. THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET (1). THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA PARITY CHECKERS WORKS IN SUCH A WAY AS TO EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS ALREADY ONE THEN NO ERROR OCCURS!

TEST 54 MAIN MEMORY DATA PARITY CHECKERS HIGH BYTE TEST

THIS IS A TEST OF THE TWO MAIN

MEMORY DATA PARITY CHECKERS FOR THE
 EACH BYTE, ONE FOR EACH OF THE EVEN
 AND ODD WORD. THE MAINTENANCE
 REGISTER IS USED TO FORCE A PARITY
 ERROR AT EVERY DATA PATTERN, WHICH
 HAS A ZERO PARITY BIT, THAT CAN BE
 WRITTEN INTO AN 8-BIT BYTE. NOTE
 THAT MAIN MEMORY HAS ODD PARITY
 WHICH MEANS THAT A BYTE WILL HAVE A
 ZERO PARITY BIT IF THERE ARE AN ODD
 NUMBER OF BITS SET (1) IN THAT BYTE.
 THE PARITY BIT WOULD BE ONE (SET)
 FOR A BYTE WHICH HAD NO BITS SET (1)
 OR A BYTE WHICH HAD AN EVEN NUMBER
 OF BITS SET (1). THE MAINTENANCE
 FUNCTION FOR THE MAIN MEMORY DATA

PARITY CHECKERS WORKS IN SUCH A WAY
 AS TO EFFECTIVELY FORCE THE BYTES
 PARITY BIT TO ONE (SET), SO THAT IF
 THE PARITY BIT FOR THAT BYTE HAD
 BEEN ZERO AN ERROR OCCURS! IF THE
 BYTE'S PARITY BIT WAS ALREADY ONE
 THEN NO ERROR OCCURS!

J02

MAINDEC-11-DEKBC-B
DEKBC-B

PDP 11/70 CACHE DIAGNOSTIC PART 1

MAR 11 27 732 30-DEC-75 11:48 PAGE 2

LIST
M
M.D.M.C.

0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
[
\
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
?
@

\$
%
&
*
(
)
+
=
>
?
[
\
]
^
_
`
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
{
|
}
~
?
@

\$
%
&
*
(
)
+
=
>
?

```

      .ENABL ABS AMA
      .MCALL .HEADER .SWRHI, .1170 .SETUP .SCATCH, .SACT11, .SCMTAG
      .MCALL .SEOP, $SCOPE, $ERROR, $SAVE, $TYPE, $STYPOCT
      .MCALL .STYPOEC, $STRAP, $POWER, $SDB20
: TITLE MAINDEC-11-DEKBC-B PDP 11/70 CACHE DIAGNOSTIC PART 1
: *COPYRIGHT (C) SEPT 11, 1975
: *DIGITAL EQUIPMENT CORP.
: *MAYNARD, MASS. 01754
: *
: *PROGRAM BY ANTHONY S. VEZZA
: *
: *THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC

```

100
101
102
103
104
105
106
107
108
109
110
111
112

000001
160000
167400
000200

.*PACKAGE (MAINDEC-11-DZGAC-C2), SEPT 14, 1976.

.*
\$TN=1
\$SWR=160000 ::HALT ON ERROR, LOOP ON TEST, INHIBIT ERROR TIMEOUT
\$SWR=167400
\$SWRMK=200

.SBTTL OPERATIONAL SWITCH SETTINGS

SWITCH	USE
15	HALT ON ERROR
14	LOOP ON TEST
13	INHIBIT ERROR TIMEOUTS
11	INHIBIT ITERATIONS
10	BELL ON ERROR
9	LOOP ON ERROR
8	LOOP ON TEST IN SWR<6:0>
7	SKIP EXECUTION OF ALL TESTS THAT USE MEMORY MANAGEMENT

.SBTTL BASIC DEFINITIONS

001100	STACK= 1100	::FIRST ADDRESS OF THE STACK
001100	KERSTK= STACK	::KERNEL STACK
000700	SUPSTK= STACK-200	::SUPERVISOR STACK
000600	USESTK= STACK-300	::USER STACK
	.EQUIV EMT,ERROR	::BASIC DEFINITION OF ERROR CALL
	.EQUIV IOT,SCOPE	::BASIC DEFINITION OF SCOPE CALL
177776	PS= 177776	::PROCESSOR STATUS WORD
	.EQUIV PS,PSW	
177774	STKLMT= 177774	::STACK LIMIT REGISTER
177772	PIRQ= 177772	::PROGRAM INTERRUPT REQUEST REGISTER
177570	DSWR= 177570	::HARDWARE SWITCH REGISTER
177570	DDISP= 177570	::HARDWARE DISPLAY REGISTER
177546	LKS= 177546	::LINE CLOCK (KW11-L) STATUS REGISTER

.*MISCELLANEOUS DEFINITIONS

000011	HT= 11	::CODE FOR HORIZONTAL TAB
000012	LF= 12	::CODE LINE FEED
000015	CR= 15	::CODE CARRIAGE RETURN
000200	CRLF= 200	::CODE FOR CARRIAGE RETURN-LINE FEED

.*GENERAL PURPOSE REGISTER DEFINITIONS

000000	R0= %0	::GENERAL REGISTER
000001	R1= %1	::GENERAL REGISTER
000002	R2= %2	::GENERAL REGISTER
000003	R3= %3	::GENERAL REGISTER
000004	R4= %4	::GENERAL REGISTER
000005	R5= %5	::GENERAL REGISTER
000006	R6= %6	::GENERAL REGISTER
000007	R7= %7	::GENERAL REGISTER
	.EQUIV R0,R10	::GENERAL REGISTER
	.EQUIV R1,R11	::GENERAL REGISTER
	.EQUIV R2,R12	::GENERAL REGISTER
	.EQUIV R3,R13	::GENERAL REGISTER


```

113 .EQUIV R4,R14      ;;GENERAL REGISTER
114 .EQUIV R5,R15      ;;GENERAL REGISTER
115 000006 SP= %6      ;;STACK POINTER
116 .EQUIV SP,KSP      ;;KERNEL STACK POINTER
117 .EQUIV SP,SSP      ;;SUPERVISOR STACK POINTER
118 .EQUIV SP,USP      ;;USER STACK POINTER
119 000007 PC= %7      ;;PROGRAM COUNTER

```

```

120
121
122
123 000000
124 000040
125 000100
126 000140
127 000200
128 000240
129 000300
130 000340
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158

```

```

.*PRIORITY LEVEL DEFINITIONS
PR0= 0 ;;PRIORITY LEVEL 0
PR1= 40 ;;PRIORITY LEVEL 1
PR2= 100 ;;PRIORITY LEVEL 2
PR3= 140 ;;PRIORITY LEVEL 3
PR4= 200 ;;PRIORITY LEVEL 4
PR5= 240 ;;PRIORITY LEVEL 5
PR6= 300 ;;PRIORITY LEVEL 6
PR7= 340 ;;PRIORITY LEVEL 7

```

.*"SWITCH REGISTER" SWITCH DEFINITIONS

```

SW15= 100000
SW14= 40000
SW13= 20000
SW12= 10000
SW11= 4000
SW10= 2000
SW09= 1000
SW08= 400
SW07= 200
SW06= 100
SW05= 40
SW04= 20
SW03= 10
SW02= 4
SW01= 2
SW00= 1
.EQUIV SW09,SW9
.EQUIV SW08,SW8
.EQUIV SW07,SW7
.EQUIV SW06,SW6
.EQUIV SW05,SW5
.EQUIV SW04,SW4
.EQUIV SW03,SW3
.EQUIV SW02,SW2
.EQUIV SW01,SW1
.EQUIV SW00,SW0

```

.*DATA BIT DEFINITIONS (BIT00 TO BIT15)

```

BIT15= 100000
BIT14= 40000
BIT13= 20000
BIT12= 10000
BIT11= 4000
BIT10= 2000
BIT09= 1000
BIT08= 400
BIT07= 200

```

```

159 100000
160 040000
161 020000
162 010000
163 004000
164 002000
165 001000
166 000400
167 000200
168

```

169	000100	BIT06=	100
170	000040	BIT05=	40
171	000020	BIT04=	20
172	000010	BIT03=	10
173	000004	BIT02=	4
174	000002	BIT01=	2
175	000001	BIT00=	1
176		.EQUIV	BIT09,BIT9
177		.EQUIV	BIT08,BIT8
178		.EQUIV	BIT07,BIT7
179		.EQUIV	BIT06,BIT6
180		.EQUIV	BIT05,BIT5
181		.EQUIV	BIT04,BIT4
182		.EQUIV	BIT03,BIT3
183		.EQUIV	BIT02,BIT2
184		.EQUIV	BIT01,BIT1
185		.EQUIV	BIT00,BIT0

187		;*BASIC "CPU" TRAP VECTOR ADDRESSES		
188	000004	ERRVEC=	4	:: TIME OUT AND OTHER ERRORS
189	000010	RESVEC=	10	:: RESERVED AND ILLEGAL INSTRUCTIONS
190	000014	TBITVEC=	14	:: "T" BIT
191	000014	TRTVEC=	14	:: TRACE TRAP
192	000014	BPTVEC=	14	:: BREAKPOINT TRAP (BPT)
193	000020	IOTVEC=	20	:: INPUT/OUTPUT TRAP (IOT) **SCOPE**
194	000024	PWRVEC=	24	:: POWER FAIL
195	000030	EMTVEC=	30	:: EMULATOR TRAP (EMT) **ERROR**
196	000034	TRAPVEC=	34	:: "TRAP" TRAP
197	000060	TKVEC=	60	:: TTY KEYBOARD VECTOR
198	000064	TPVEC=	64	:: TTY PRINTER VECTOR
199	000100	LKVEC=	100	:: LINE CLOCK (KW11-L) VECTOR
200	000114	CACHVEC=	114	:: CACHE ERROR INTERRUPT VECTOR
201	000240	PIRQVEC=	240	:: PROGRAM INTERRUPT REQUEST VECTOR
202	000250	MMVEC=	250	:: MEMORY MANAGEMENT VECTOR
203		.SBTTL	CACHE	REGISTER DEFINITIONS

205	177740	LOADRS =	177740	:: LOWER 16 BITS OF ADDRESS THAT CAUSED ERROR
207	177742	HIADRS =	177742	:: UPPER SIX BITS OF ADDRESS THAT CAUSED ERROR
208	177744	MEMERR =	177744	:: CACHE ERROR REGISTER
209	177746	CONTRL =	177746	:: MEMORY CONTROL REGISTER
210	177750	MAINT =	177750	:: MEMORY MAINTENANCE REGISTER
211	177752	HITMIS =	177752	:: HIT MISS REGISTER "1" IMPLIES HIT IN CACHE

.SBTTL CPU REGISTER DEFINITIONS

215				
216	177760	SIZELO =	177760	:: MEMORY SIZE REGISTER NUMBER TO PUT INTO A PAR
217				:: TO GET TO THE LAST 32 WORDS OF MEMORY
218	177762	SIZEHI =	177762	:: HIGH SIZE REGISTER, RESERVED FOR FUTURE USE
219				:: CURRENTLY ALL ZERO
220	177764	SYSTID =	177764	:: SYSTEM ID REGISTER
221	177766	CPUERR =	177766	:: CPU ERROR REGISTER HOLDS CONDITION THAT CAUSED
222				:: THE TRAP TO ERRVEC (000004)
223				
224				

.SBTTL MEMORY MANAGEMENT DEFINITIONS

;*MEMORY MANAGEMENT STATUS REGISTER ADDRESSES

177572	MMR0=	177572
177574	MMR1=	177574
177576	MMR2=	177576
172516	MMR3=	172516
	.EQUIV	MMR0, SR0
	.EQUIV	MMR1, SR1
	.EQUIV	MMR2, SR2
	.EQUIV	MMR3, SR3

;*USER "I" PAGE DESCRIPTOR REGISTERS

177600	UIPDR0=	177600
177602	UIPDR1=	177602
177604	UIPDR2=	177604
177606	UIPDR3=	177606
177610	UIPDR4=	177610
177612	UIPDR5=	177612
177614	UIPDR6=	177614
177616	UIPDR7=	177616

;*USER "D" PAGE DESCRIPTOR REGISTERS

177620	UDPDR0=	177620
177622	UDPDR1=	177622
177624	UDPDR2=	177624
177626	UDPDR3=	177626
177630	UDPDR4=	177630
177632	UDPDR5=	177632
177634	UDPDR6=	177634
177636	UDPDR7=	177636

;*USER "I" PAGE ADDRESS REGISTERS

177640	UIPAR0=	177640
177642	UIPAR1=	177642
177644	UIPAR2=	177644
177646	UIPAR3=	177646
177650	UIPAR4=	177650
177652	UIPAR5=	177652
177654	UIPAR6=	177654
177656	UIPAR7=	177656

;*USER "D" PAGE ADDRESS REGISTERS

177660	UDPAR0=	177660
177662	UDPAR1=	177662
177664	UDPAR2=	177664
177666	UDPAR3=	177666
177670	UDPAR4=	177670
177672	UDPAR5=	177672

228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280

MEMORY MANAGEMENT DEFINITIONS

172200
172202
172204
172206
172210
172212
172214
172216
172220
172222
172224
172226
172230
172232
172234
172236
172240
172242
172244
172246
172250
172252
172254
172256
172260
172262
172264
172266
172270
172272
172274
172276
172300
172302
172304
172306
172310
172312
172314

172200
172202
172204
172206
172210
172212
172214
172216

SIPAR6= 172274
SIPAR7= 172276

;*SUPERVISOR "I" PAGE DESCRIPTOR REGISTERS

SIPDR0= 172200
SIPDR1= 172202
SIPDR2= 172204
SIPDR3= 172206
SIPDR4= 172210
SIPDR5= 172212
SIPDR6= 172214
SIPDR7= 172216

;*SUPERVISOR "D" PAGE DESCRIPTOR REGISTERS

SDPDR0= 172220
SDPDR1= 172222
SDPDR2= 172224
SDPDR3= 172226
SDPDR4= 172230
SDPDR5= 172232
SDPDR6= 172234
SDPDR7= 172236

;*SUPERVISOR "I" PAGE ADDRESS REGISTERS

SIPAR0= 172240
SIPAR1= 172242
SIPAR2= 172244
SIPAR3= 172246
SIPAR4= 172250
SIPAR5= 172252
SIPAR6= 172254
SIPAR7= 172256

;*SUPERVISOR "D" PAGE ADDRESS REGISTERS

SDPAR0= 172260
SDPAR1= 172262
SDPAR2= 172264
SDPAR3= 172266
SDPAR4= 172270
SDPAR5= 172272
SDPAR6= 172274
SDPAR7= 172276

;*KERNEL "I" PAGE DESCRIPTOR REGISTERS

KIPDR0= 172300
KIPDR1= 172302
KIPDR2= 172304
KIPDR3= 172306
KIPDR4= 172310
KIPDR5= 172312
KIPDR6= 172314

DIAGNOSTIC PART 1

172316
172320
172322
172324
172326
172330
172332
172334
172336

172340
172342
172344
172346
172350
172352
172354
172356

172360
172362
172364
172366
172370
172372
172374
172376

170200
170202
170204
170206
170210
170212
170214
170216
170220
170222
170224
170226

172316
172320
172322
172324
172326
172330
172332
172334
172336

172340
172342
172344
172346
172350
172352
172354
172356

172360
172362
172364
172366
172370
172372
172374
172376

170200
170202
170204
170206
170210
170212
170214
170216
170220
170222
170224
170226

KIPDR7= 172316
;*KERNEL "D" PAGE DESCRIPTOR REGISTERS

KOPDR0= 172320
KOPDR1= 172322
KOPDR2= 172324
KOPDR3= 172326
KOPDR4= 172330
KOPDR5= 172332
KOPDR6= 172334
KOPDR7= 172336

;*KERNEL "I" PAGE ADDRESS REGISTERS

KIPAR0= 172340
KIPAR1= 172342
KIPAR2= 172344
KIPAR3= 172346
KIPAR4= 172350
KIPAR5= 172352
KIPAR6= 172354
KIPAR7= 172356

;*KERNEL "D" PAGE ADDRESS REGISTERS

KOPAR0= 172360
KOPAR1= 172362
KOPAR2= 172364
KOPAR3= 172366
KOPAR4= 172370
KOPAR5= 172372
KOPAR6= 172374
KOPAR7= 172376

.SBTTL UNIBUS MAP REGISTER DEFINITIONS

;*THE LOWER 16 BITS OF THE MAP REGISTERS ARE LABELED 'MAPLXX'
;*THE UPPER 6 BITS OF THE MAP REGISTERS ARE LABELED 'MAPHXX'

MAPL00 = 170200
MAPH00 = 170202
MAPL01 = 170204
MAPH01 = 170206
MAPL02 = 170210
MAPH02 = 170212
MAPL03 = 170214
MAPH03 = 170216
MAPL04 = 170220
MAPH04 = 170222
MAPL05 = 170224
MAPH05 = 170226

MAPLO6 170230
MAPH06 170232
MAPLO7 170234
MAPH07 170236
MAPL10 170240
MAPH10 170242
MAPL11 170244
MAPH11 170246
MAPL12 170250
MAPH12 170252
MAPL13 170254
MAPH13 170256
MAPL14 170260
MAPH14 170262
MAPL15 170264
MAPH15 170266
MAPL16 170270
MAPH16 170272
MAPL17 170274
MAPH17 170276
MAPL20 170300
MAPH20 170302
MAPL21 170304
MAPH21 170306
MAPL22 170310
MAPH22 170312
MAPL23 170314
MAPH23 170316
MAPL24 170320
MAPH24 170320
MAPL25 170324
MAPH25 170326
MAPL26 170330
MAPH26 170332
MAPL27 170334
MAPH27 170336
MAPL30 170340
MAPH30 170342
MAPL31 170344
MAPH31 170346
MAPL32 170350
MAPH32 170352
MAPL33 170354
MAPH33 170356
MAPL34 170360
MAPH34 170362
MAPL35 170364
MAPH35 170366
MAPL36 170370
MAPH36 170372
MAPL37 170374
MAPH37 170376

MAPLO6 170230
MAPH06 170232
MAPLO7 170234
MAPH07 170236
MAPL10 170240
MAPH10 170242
MAPL11 170244
MAPH11 170246
MAPL12 170250
MAPH12 170252
MAPL13 170254
MAPH13 170256
MAPL14 170260
MAPH14 170262
MAPL15 170264
MAPH15 170266
MAPL16 170270
MAPH16 170272
MAPL17 170274
MAPH17 170276
MAPL20 170300
MAPH20 170302
MAPL21 170304
MAPH21 170306
MAPL22 170310
MAPH22 170312
MAPL23 170314
MAPH23 170316
MAPL24 170320
MAPH24 170320
MAPL25 170324
MAPH25 170326
MAPL26 170330
MAPH26 170332
MAPL27 170334
MAPH27 170336
MAPL30 170340
MAPH30 170342
MAPL31 170344
MAPH31 170346
MAPL32 170350
MAPH32 170352
MAPL33 170354
MAPH33 170356
MAPL34 170360
MAPH34 170362
MAPL35 170364
MAPH35 170366
MAPL36 170370
MAPH36 170372
MAPL37 170374
MAPH37 170376
EQUIV MAPLO0, MAPLO
EQUIV MAPH00, MAPH0
EQUIV MAPLO1, MAPL1
EQUIV MAPH01, MAPH1

MAPLO6 170230
MAPH06 170232
MAPLO7 170234
MAPH07 170236
MAPL10 170240
MAPH10 170242
MAPL11 170244
MAPH11 170246
MAPL12 170250
MAPH12 170252
MAPL13 170254
MAPH13 170256
MAPL14 170260
MAPH14 170262
MAPL15 170264
MAPH15 170266
MAPL16 170270
MAPH16 170272
MAPL17 170274
MAPH17 170276
MAPL20 170300
MAPH20 170302
MAPL21 170304
MAPH21 170306
MAPL22 170310
MAPH22 170312
MAPL23 170314
MAPH23 170316
MAPL24 170320
MAPH24 170320
MAPL25 170324
MAPH25 170326
MAPL26 170330
MAPH26 170332
MAPL27 170334
MAPH27 170336
MAPL30 170340
MAPH30 170342
MAPL31 170344
MAPH31 170346
MAPL32 170350
MAPH32 170352
MAPL33 170354
MAPH33 170356
MAPL34 170360
MAPH34 170362
MAPL35 170364
MAPH35 170366
MAPL36 170370
MAPH36 170372
MAPL37 170374
MAPH37 170376

MAIN PROGRAM - DEB-20-8
REK000011
PROGRAM TO TEST DIAGNOSTIC PART 1
REQUIREMENTS DEFINITIONS

480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500

000011
000044
000030
000054
000034
000014
000014
140000
142000
144000

000000

000174
000176

000200 000137 003016

000204
000046
000052
000000
000204

.EQUIV MAPL02,MAPL2
.EQUIV MAPH02,MAPH2
.EQUIV MAPL03,MAPL3
.EQUIV MAPH03,MAPH3
.EQUIV MAPL04,MAPL4
.EQUIV MAPH04,MAPH4
.EQUIV MAPL05,MAPL5
.EQUIV MAPH05,MAPH5
.EQUIV MAPL06,MAPL6
.EQUIV MAPH06,MAPH6
.EQUIV MAPL07,MAPL7
.EQUIV MAPH07,MAPH7

TAB=11
SIM0=44
SOM1=30
SIMOM1=54
SOMOM1=34
MIM0=14
MOM1=MIM0
TESTR1=140000
TESTR2=142000
TESTR3=144000
.SBTTL TRAP CATCHER

. =0
;*ALL UNUSED LOCATIONS FROM 4 - 776 CONTAIN A ".+2,HALT"
;*SEQUENCE TO CATCH ILLEGAL TRAPS AND INTERRUPTS
;*LOCATION 0 CONTAINS 0 TO CATCH IMPROPERLY LOADED VECTORS
. =174
DISPREG: .WORD 0 ;;SOFTWARE DISPLAY REGISTER
SWREG: .WORD 0 ;;SOFTWARE SWITCH REGISTER
.SBTTL STARTING ADDRESS(ES)
JMP 2*START ;;JUMP TO STARTING ADDRESS OF PROGRAM

.SBTTL ACT11 HOOKS

::*****
:HOOKS REQUIRED BY ACT11
\$SVPC= . ;SAVE PC
. =46
\$ENDAD ;;1)SET LOC.46 TO ADDRESS OF \$ENDAD IN .SEOP
. =52
.WORD 0 ;;2)SET LOC.52 TO ZERO
.=\$SVPC ;;RESTORE PC

.SBTTL COMMON TAGS

::*****
:*THIS TABLE CONTAINS VARIOUS COMMON STORAGE LOCATIONS
:*USED IN THE PROGRAM.

507 001100
508 001100
509 001100
510 001102
511 001103
512 001104
513 001106
514 001110
515 001112
516 001114
517 001115
518 001116
519 001120
520 001122
521 001124
522 001126
523 001130
524 001132
525 001134
526 001135
527 001136
528 001140
529 001142
530 001144
531 001146
532 001150
533 001152
534 001154
535 001155
536 001156
537 001157
538 001160
539
540 001162
541 001164
542 001166
543 001170
544 001172
545 001174
546 001176
547 001200
548 001202
549 001204
550 001206
551 001210
552 001212
553 001214
554 001216
555 001220
556 001222

001100

000000

000

000

000000

000000

000000

000

001

000000

000000

000000

000000

000000

000

000

000000

177570

177570

177560

177562

177564

177566

000

002

012

000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

.=1100

\$CMTAG: .WORD 0
\$PASS: .WORD 0
\$STNM: .BYTE 0
\$ERFLG: .BYTE 0
\$ICNT: .WORD 0
\$LPADR: .WORD 0
\$LPERR: .WORD 0
\$ERTTL: .WORD 0
\$ITEMB: .BYTE 0
\$ERMAX: .BYTE 1
\$ERPC: .WORD 0
\$GDADR: .WORD 0
\$BDADR: .WORD 0
\$GDDAT: .WORD 0
\$BDDAT: .WORD 0
\$WORD: .WORD 0
\$AUTOB: .BYTE 0
\$INTAG: .BYTE 0
\$SWR: .WORD DSWR
\$DISPLAY: .WORD DDISP
\$TKS: 177560
\$TKB: 177562
\$TPS: 177564
\$TPB: 177566
\$NULL: .BYTE 0
\$FILLS: .BYTE 2
\$FILLC: .BYTE 12
\$TPFLG: .BYTE 0
\$REGAD: .WORD 0
\$REG0: .WORD 0
\$REG1: .WORD 0
\$REG2: .WORD 0
\$REG3: .WORD 0
\$REG4: .WORD 0
\$REG5: .WORD 0
\$REG6: .WORD 0
\$REG7: .WORD 0
\$REG10: .WORD 0
\$REG11: .WORD 0
\$REG12: .WORD 0
\$REG13: .WORD 0
\$REG14: .WORD 0
\$REG15: .WORD 0
\$REG16: .WORD 0
\$REG17: .WORD 0
\$REG20: .WORD 0

:: START OF COMMON TAGS
:: CONTAINS PASS COUNT
:: CONTAINS THE TEST NUMBER
:: CONTAINS ERROR FLAG
:: CONTAINS SUBTEST ITERATION COUNT
:: CONTAINS SCOPE LOOP ADDRESS
:: CONTAINS SCOPE RETURN FOR ERFJRS
:: CONTAINS TOTAL ERRORS DETECTED
:: CONTAINS ITEM CONTROL BYTE
:: CONTAINS MAX. ERRORS PER TEST
:: CONTAINS PC OF LAST ERROR INSTRUCTION
:: CONTAINS ADDRESS OF 'GOOD' DATA
:: CONTAINS ADDRESS OF 'BAD' DATA
:: CONTAINS 'GOOD' DATA
:: CONTAINS 'BAD' DATA
:: RESERVED--NOT TO BE USED
:: AUTOMATIC MODE INDICATOR
:: INTERRUPT MODE INDICATOR
:: ADDRESS OF SWITCH REGISTER
:: ADDRESS OF DISPLAY REGISTER
:: TTY KBD STATUS
:: TTY KBD BUFFER
:: TTY PRINTER STATUS REG. ADDRESS
:: TTY PRINTER BUFFER REG. ADDRESS
:: CONTAINS NULL CHARACTER FOR FILLS
:: CONTAINS # OF FILLER CHARACTERS REQUIRED
:: INSERT FILL CHARS. AFTER A "LINE FEED"
:: "TERMINAL AVAILABLE" FLAG (BIT(07)=0=YES)
:: CONTAINS THE ADDRESS FROM WHICH (\$REG0) WAS OBTAINED
:: CONTAINS ((\$REGAD)+0)
:: CONTAINS ((\$REGAD)+2)
:: CONTAINS ((\$REGAD)+4)
:: CONTAINS ((\$REGAD)+6)
:: CONTAINS ((\$REGAD)+10)
:: CONTAINS ((\$REGAD)+12)
:: CONTAINS ((\$REGAD)+14)
:: CONTAINS ((\$REGAD)+16)
:: CONTAINS ((\$REGAD)+20)
:: CONTAINS ((\$REGAD)+22)
:: CONTAINS ((\$REGAD)+24)
:: CONTAINS ((\$REGAD)+26)
:: CONTAINS ((\$REGAD)+30)
:: CONTAINS ((\$REGAD)+32)
:: CONTAINS ((\$REGAD)+34)
:: CONTAINS ((\$REGAD)+36)
:: CONTAINS ((\$REGAD)+40)

MAIN PROGRAM FOR THE DIAGNOSTIC PART :

600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642

.SBTTL ERROR POINTER TABLE

;* THIS TABLE CONTAINS THE INFORMATION FOR EACH ERROR THAT CAN OCCUR.
 :* THE INFORMATION IS OBTAINED BY USING THE INDEX NUMBER FOUND IN
 :* LOCATION \$ITEMB. THIS NUMBER INDICATES WHICH ITEM IN THE TABLE IS PERTINENT.
 :* NOTE1: IF \$ITEMB IS 0 THE ONLY PERTINENT DATA IS (\$ERRPC).
 :* NOTE2: EACH ITEM IN THE TABLE CONTAINS 4 POINTERS EXPLAINED AS FOLLOWS:

;* EM ::POINTS TO THE ERROR MESSAGE
 :* CH ::POINTS TO THE DATA HEADER
 :* DT ::POINTS TO THE DATA
 :* DF ::POINTS TO THE DATA FORMAT

001218

\$ERRTB:

;ERROR TABLE FOR ERROR TYPE GUT:

;ITEM 1 .WORD EM1,CH1,DT1,DF1
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 0 .WORD 0,0,0,0
 ;ITEM 14 .WORD EM14,CH14,DT14,DF14
 ;ITEM 15

001316	035125	046456	050602
001324	050405		
001325	000000	000000	000000
001334	000000		
001336	000000	000000	000000
001344	000000		
001346	000000	000000	000000
001354	000000		
001356	000000	000000	000000
001364	000000		
001366	000000	000000	000000
001374	000000		
001376	000000	000000	000000
001404	000000		
001406	000000	000000	000000
001414	000000		
001416	000000	000000	000000
001424	000000		
001426	000000	000000	000000
001434	000000		
001436	000000	000000	000000
001444	000000		
001446	035172	046531	050614
001454	050411		

643	001456	035231	046624	050630		.WORD	EM15.CH15.DT15.DF15
644	001464	050416					
645					:ITEM 0		
646	001466	000000	000000	000000		.WORD	0,0,0,0
647	001474	000000					
648					:ITEM 0		
649	001476	000000	000000	000000		.WORD	0,0,0,0
650	001504	000000					
651					:ITEM 0		
652	001506	000000	000000	000000		.WORD	0,0,0,0
653	001514	000000					
654					:ITEM 0		
655	001516	000000	000000	000000		.WORD	0,0,0,0
656	001524	000000					
657					:ITEM 0		
658	001526	000000	000000	000000		.WORD	0,0,0,0
659	001534	000000					
660					:ITEM 0		
661	001536	000000	000000	000000		.WORD	0,0,0,0
662	001544	000000					
663					:ITEM 0		
664	001546	000000	000000	000000		.WORD	0,0,0,0
665	001554	000000					
666					:ITEM 0		
667	001556	000000	000000	000000		.WORD	0,0,0,0
668	001564	000000					
669					:ITEM 0		
670	001566	000000	000000	000000		.WORD	0,0,0,0
671	001574	000000					
672					:ITEM 0		
673	001576	000000	000000	000000		.WORD	0,0,0,0
674	001604	000000					
675					:ITEM 0		
676	001606	000000	000000	000000		.WORD	0,0,0,0
677	001614	000000					
678							
679					:ITEM 0		
680	001616	000000	000000	000000		.WORD	0,0,0,0
681	001624	000000					
682					:ITEM 0		
683	001626	000000	000000	000000		.WORD	0,0,0,0
684	001634	000000					
685					:ITEM 0		
686	001636	000000	000000	000000		.WORD	0,0,0,0
687	001644	000000					
688					:ITEM 0		
689	001646	000000	000000	000000		.WORD	0,0,0,0
690	001654	000000					
691					:ITEM 0		
692	001656	000000	000000	000000		.WORD	0,0,0,0
693	001664	000000					
694					:ITEM 0		
695	001666	000000	000000	000000		.WORD	0,0,0,0
696	001674	000000					
697					:ITEM 0		
698	001676	000000	000000	000000		.WORD	0,0,0,0

699	001704	000000					
700					: ITEM 3		
701	001706	000000	000000	000000	.WORD	0,0,0,0	
702	001714	000000					
703					: ITEM 0		
704	001716	000000	000000	000000	.WORD	0,0,0,0	
705	001724	000000					
706					: ITEM 0		
707	001726	000000	000000	000000	.WORD	0,0,0,0	
708	001734	000000					
709					: ITEM 0		
710	001736	000000	000000	000000	.WORD	0,0,0,0	
711	001744	000000					
712					: ITEM 0		
713	001746	000000	000000	000000	.WORD	0,0,0,0	
714	001754	000000					
715					: ITEM 0		
716	001756	000000	000000	000000	.WORD	0,0,0,0	
717	001764	000000					
718					: ITEM 0		
719	001766	000000	000000	000000	.WORD	0,0,0,0	
720	001774	000000					
721					: ITEM 0		
722	001776	000000	000000	000000	.WORD	0,0,0,0	
723	002004	000000					
724					: ITEM 0		
725	002006	000000	000000	000000	.WORD	0,0,0,0	
726	002014	000000					
727					: ITEM 0		
728	002016	000000	000000	000000	.WORD	0,0,0,0	
729	002024	000000					
730					: ITEM 0		
731	002026	000000	000000	000000	.WORD	0,0,0,0	
732	002034	000000					
733					: ITEM 0		
734	002036	000000	000000	000000	.WORD	0,0,0,0	
735	002044	000000					
736					: ITEM 0		
737	002046	000000	000000	000000	.WORD	0,0,0,0	
738	002054	000000					
739							
740					: ITEM 55		
741	002056	035301	046650	050636	.WORD	EM55, DH55, DT55, DF55	
742	002064	050420					
743					: ITEM 56		
744	002066	035445	046650	050636	.WORD	EM56, DH56, DT56, DF56	
745	002074	050420					
746					: ITEM 57		
747	002076	035612	046650	050636	.WORD	EM57, DH57, DT57, DF57	
748	002104	050420					
749					: ITEM 60		
750	002106	035734	046650	050636	.WORD	EM60, DH60, DT60, DF60	
751	002114	050420					
752					: ITEM 61		
753	002116	036060	046650	050636	.WORD	EM61, DH61, DT61, DF61	
754	002124	050420					

755					:ITEM 62		
756	002126	036210	046650	050636	.WORD	EM62,DH62,DT62,DF62	
757	002134	050420					
758					:ITEM 63		
759	002136	036336	046725	050650	.WORD	EM63,DH63,DT63,DF63	
760	002144	050424					
761					:ITEM 64		
762	002146	036555	047027	050662	.WORD	EM64,DH64,DT64,DF64	
763	002154	050424					
764					:ITEM 65		
765	002156	036752	047102	050672	.WORD	EM65,DH65,DT65,DF65	
766	002164	050424					
767					:ITEM 66		
768	002166	037335	047204	050704	.WORD	EM66,DH66,DT66,DF66	
769	002174	050424					
770					:ITEM 67		
771	002176	037417	047257	050662	.WORD	EM67,DH67,DT67,DF67	
772	002204	050424					
773					:ITEM 70		
774	002206	037634	047257	050662	.WORD	EM70,DH70,DT70,DF70	
775	002214	050424					
776					:ITEM 71		
777	002216	040112	047257	050662	.WORD	EM71,DH71,DT71,DF71	
778	002224	050424					
779					:ITEM 72		
780	002226	040370	047257	050662	.WORD	EM72,DH72,DT72,DF72	
781	002234	050424					
782					:ITEM 73		
783	002236	040612	047257	050662	.WORD	EM73,DH73,DT73,DF73	
784	002244	050424					
785					:ITEM 74		
786	002246	041076	047257	050662	.WORD	EM74,DH74,DT74,DF74	
787	002254	050424					
788							
789					:ITEM 75		
790	002256	041362	047354	050720	.WORD	EM75,DH75,DT75,DF75	
791	002264	050431					
792					:ITEM 76		
793	002266	041362	047354	050734	.WORD	EM76,DH76,DT76,DF76	
794	002274	050431					
795					:ITEM 77		
796	002276	041521	047451	050750	.WORD	EM77,DH77,DT77,DF77	
797	002304	050436					
798					:ITEM 0		
799	002306	000000	000000	000000	.WORD	0,0,0,0	
800	002314	000000					
801					:ITEM 0		
802	002316	000000	000000	000000	.WORD	0,0,0,0	
803	002324	000000					
804					:ITEM 0		
805	002326	000000	000000	000000	.WORD	0,0,0,0	
806	002334	000000					
807					:ITEM 0		
808	002336	000000	000000	000000	.WORD	0,0,0,0	
809	002344	000000					
810					:ITEM 0		

811	002346	000000	000000	000000		.WORD	0,0,0,0
812	002354	000000					
813					; ITEM 0		
814	002356	000000	000000	000000		.WORD	0,0,0,0
815	002364	000000					
816					; ITEM 0		
817	002366	000000	000000	000000		.WORD	0,0,0,0
818	002374	000000					
819					; ITEM 0		
820	002376	000000	000000	000000		.WORD	0,0,0,0
821	002404	000000					
822					; ITEM 0		
823	002406	000000	000000	000000		.WORD	0,0,0,0
824	002414	000000					
825					; ITEM 0		
826	002416	000000	000000	000000		.WORD	0,0,0,0
827	002424	000000					
828					; ITEM 0		
829	002426	000000	000000	000000		.WORD	0,0,0,0
830	002434	000000					
831					; ITEM 0		
832							
833	002436	000000	000000	000000		.WORD	0,0,0,0
834	002444	000000					
835					; ITEM 0		
836	002446	000000	000000	000000		.WORD	0,0,0,0
837	002454	000000					
838					; ITEM 0		
839	002456	000000	000000	000000		.WORD	0,0,0,0
840	002464	000000					
841					; ITEM 0		
842	002466	000000	000000	000000		.WORD	0,0,0,0
843	002474	000000					
844					; ITEM 117		
845	002476	041657	047354	050734		.WORD	EM117,DH117,DT117,DF117
846	002504	050431					
847					; ITEM 120		
848	002506	042006	047475	050776		.WORD	EM120,DH120,DT120,DF120
849	002514	050450					
850					; ITEM 121		
851	002516	042221	047551	051066		.WORD	EM121,DH121,DT121,DF121
852	002524	050503					
853					; ITEM 122		
854	002526	042422	047613	051100		.WORD	EM122,DH122,DT122,DF122
855	002534	050507					
856					; ITEM 123		
857	002536	042552	047675	051100		.WORD	EM123,DH123,DT123,DF123
858	002544	050507					
859					; ITEM 124		
860	002546	042753	046531	051112		.WORD	EM124,DH124,DT124,DF124
861	002554	050513					
862					; ITEM 0		
863	002556	000000	000000	000000		.WORD	0,0,0,0
864	002564	000000					
865					; ITEM 0		
866	002566	000000	000000	000000		.WORD	0,0,0,0

867	002574	000000				
868					; ITEM 127	
869	002576	043161	050045	051132	.WORD	EM127, DH127, DT127, DF127
870	002604	050537				
871					; ITEM 130	
872	002606	043343	050107	051164	.WORD	EM130, DH130, DT130, DF130
873	002614	050523				
874						
875					; ITEM 131	
876	002616	043415	050165	051176	.WORD	EM131, DH131, DT131, DF131
877	002624	050542				
878					; ITEM 132	
879	002626	045530	047735	051132	.WORD	EM132, DH132, DT132, DF132
880	002634	050523				
881					; ITEM 133	
882	002636	045667	047772	051142	.WORD	EM133, DH133, DT133, DF133
883	002644	050527				
884					; ITEM 134	
885	002646	046041	050244	051224	.WORD	EM134, DH134, DT134, DF134
886	002654	050554				
887					; ITEM 135	
888	002656	046207	047451	051244	.WORD	EM135, DH135, DT135, DF135
889	002664	050563				
890					; ITEM 0	
891	002666	000000	000000	000000	.WORD	0, 0, 0, 0
892	002674	000000				
893					; ITEM 0	
894	002676	000000	000000	000000	.WORD	0, 0, 0, 0
895	002704	000000				
896					; ITEM 140	
897	002706	043642	045446	045516	.WORD	EM140, DH140, DT140, DF140
898	002714	045511				
899					; ITEM 141	
900	002716	044203	045446	045516	.WORD	EM141, DH141, DT141, DF141
901	002724	045511				
902					; ITEM 142	
903	002726	044543	045446	045516	.WORD	EM142, DH142, DT142, DF142
904	002734	045511				
905					; ITEM 143	
906	002736	045105	045446	045516	.WORD	EM143, DH143, DT143, DF143
907	002744	045511				
908					; ITEM 0	
909	002746	000000	000000	000000	.WORD	0, 0, 0, 0
910	002754	000000				
911					; ITEM 0	
912	002756	000000	000000	000000	.WORD	0, 0, 0, 0
913	002764	000000				
914					; ITEM 0	
915	002766	000000	000000	000000	.WORD	0, 0, 0, 0
916	002774	000000				
917					; ITEM 0	
918	002776	000000	000000	000000	.WORD	0, 0, 0, 0
919	003004	000000				
920					; ITEM 150	
921	003006	046372	050321	051272	.WORD	EM150, DH150, DT150, DF150
922	003014	050575				

```

923
924
925
926 003016 005037 001102 START: CLR $STNM
927 .SBTTL INITIALIZE THE COMMON TAGS
928 ;;CLEAR THE COMMON TAGS ($CMTAG) AREA
929 003022 012706 001100 MOV $CMTAG,R6 ;;FIRST LOCATION TO BE CLEARED
930 003026 005026 CLR (R6)+ ;;CLEAR MEMORY LOCATION
931 003030 022706 001140 CMP $SWR,R6 ;;DONE?
932 003034 001374 BNE -6 ;;LOOP BACK IF NO
933 003036 012706 001100 MOV $STACK,SP ;;SETUP THE STACK POINTER
934 ;;INITIALIZE A FEW VECTORS
935 003042 012737 026460 000020 MOV $$SCOPE,@IOTVEC ;;IOT VECTOR FOR SCOPE ROUTINE
936 003050 012737 000340 000022 MOV #340,@IOTVEC+2 ;;LEVEL 7
937 003056 012737 026736 000030 MOV $ERROR,@EMTVEC ;;EMT VECTOR FOR ERROR ROUTINE
938 003064 012737 000340 000032 MOV #340,@EMTVEC+2 ;;LEVEL 7
939 003072 012737 030104 000034 MOV $TRAP,@TRAPVEC ;;TRAP VECTOR FOR TRAP CALLS
940 003100 012737 000340 000036 MOV #340,@TRAPVEC+2 ;;LEVEL 7
941 003106 012737 030202 000024 MOV $PWDN,@PWRVEC ;;POWER FAILURE VECTOR
942 003114 012737 000340 000026 MOV #340,@PWRVEC+2 ;;LEVEL 7
943 003122 013737 026354 026346 MOV $ENDCT,$EOPCT ;;SETUP END-OF-PROGRAM COUNTER
944 003130 005037 001302 CLR $TIMES ;;INITIALIZE NUMBER OF ITERATIONS
945 003134 005037 001304 CLR $ESCAPE ;;CLEAR THE ESCAPE ON ERROR ADDRESS
946 003140 112737 000001 001115 MOVB #1,$ERMAX ;;ALLOW ONE ERROR PER TEST
947 003146 012737 003146 001106 MOV #,$SLPADR ;;INITIALIZE THE LOOP ADDRESS FOR SCOPE
948 003154 012737 003154 001110 MOV #,$SLPERR ;;SETUP THE ERROR LOOP ADDRESS
949
950 ;;SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS
951 ;;EQUAL TO A "-1", SETUP FOR A SOFTWARE SWITCH REGISTER.
952 003162 013746 000004 MOV @ERRVEC,-(SP) ;;SAVE ERROR VECTOR
953 003166 012737 003222 000004 MOV #64,$ERRVEC ;;SET UP ERROR VECTOR
954 003174 012737 177570 001140 MOV $DSWR,$SWR ;;SETUP FOR A HARDWARE SWICH REGISTER
955 003202 012737 177570 001142 MOV $DDISP,$DISPLAY ;;AND A HARDWARE DISPLAY REGISTER
956 003210 022777 177777 175722 CMP #-1,$SWR ;;TRY TO REFERENCE HARDWARE SWR
957 003216 001012 BNE 66$ ;;BRANCH IF NO TIMEOUT TRAP OCCURRED
958 003220 000403 BR 65$ ;;AND THE HARDWARE SWR IS NOT = -1
959 003222 012716 003230 64$: MOV #65$,(SP) ;;BRANCH IF NO TIMEOUT
960 003226 000002 RTI ;;SET UP FOR TRAP RETURN
961 003230 012737 000176 001140 65$: MOV $SWREG,$SWR ;;POINT TO SOFTWARE SWR
962 003236 012737 000174 001142 MOV $DISPREG,$DISPLAY
963 003244 012637 000004 66$: MOV (SP)+,@ERRVEC ;;RESTORE ERROR VECTOR
964
965 .SBTTL TYPE PROGRAM NAME
966 ;;TYPE THE NAME OF THE PROGRAM IF FIRST PASS
967 003250 005227 177777 INC #-1 ;;FIRST TIME?
968 003254 001043 BNE 67$ ;;BRANCH IF NO
969 003256 022737 026424 000042 CMP $ENDAD,@#42 ;;ACT-11?
970 003264 001437 BEQ 67$ ;;BRANCH IF YES
971 003266 104401 003274 TYPE ,68$ ;;TYPE ASCIZ STRING
972 003272 000434 BR 67$ ;;GET OVER THE ASCIZ
973 ;;68$: .ASCIZ <CRLF>'MAINDEC-11-DEKBC-B PDP 11/70 CACHE DIAGNOSTIC PART 1'<CRLF>
974 003364 67$:
975 ;THIS ROUTINE SAVES THE TOP 1500 (DEC) WORDS OF THE FIRST 28K OF
976 ;MEMORY. THESE LOCATIONS SHOULD CONTAIN EITHER THE MONITOR OR THE
977 ;LOADER WHICH LOADED THE PROGRAM. NOTE THAT TO RESTORE THIS PART
978 ;OF CORE, THAT IS TO RESTORE THE LOADER OR MONITOR, ALL THE USER

```



```

: MUST DO IS TYPE IC (CONTROL-C) WHILE THIS PROGRAM IS RUNNING.
: THIS WILL AUTOMATICALLY RESTORE THE TOP PART OF MEMORY TO ITS STATE
: BEFORE THIS PROGRAM WAS STARTED: AFTER THE MONITOR (OR LOADER) HAS BEEN
: RESTORED THIS PROGRAM WILL HALT.
994 003364 005237 031252 LOOP: INC MONF ; INCREMENT THE FLAG WHICH INDICATES
995 003370 001013 BNE TOP ; WHETHER OR NOT THE TOP OF MEMORY
996 003372 013737 000060 031250 MOV 20TKVEC,MONTY ; IN THE FIRST 20K HAS BEEN SAVED.
997 003400 012700 002734 ; SAVE THE INITIAL CONTENTS OF THE TTY KEYBOARD
998 003404 012701 051310 MOV #01500,R0 ; VECTOR.
999 003410 012702 160000 MOV #BOTTOM+4,R1 ; IF NOT THEN SAVE IT.
000 003414 014221 13: MOV #16000,R2 ; SAVE IT AT THE BOTTOM OF THIS PROGRAM.
001 003416 077002 SOB -(R2),(R1)+ ; GET THE ADDRESS OF THE END OF THE MONITOR.
002 003420 012737 000044 177770 TOP: MOV #44,20177770 ; SAVE 1500 (DEC) LOCATIONS (WORDS)
003 ; SET TO SYNC SCOPE (OSCILLOSCOPE)
004 ; ON A NOP INSTRUCTION.
005 003426 012737 031130 000060 MOV #RESMON,20TKVEC ; SET UP THE KEYBOARD INTERRUPT VECTOR.
006 003434 012737 000340 000062 MOV #340,20TKVEC+2
007 003442 005077 175500 CLR 20TKB ; MAKE SURE THE BUFFER IS CLEAR
008 003446 152777 000100 175470 BISB #BIT6,20TKS ; TURN ON INTERRUPT ENABLE FOR THE KEYBOARD.
009 003454 012737 030474 000004 MOV #CPSPUR,20ERRVEC ; SET UP FOR UNEXPECTED ERRORS.
010 003462 012737 030522 000114 MOV #SPUR,20CACHVEC
011 *****
012 *TEST 1 CACHE REGISTERS RESPONSE TEST
013 *
014 *REFERENCE EACH CACHE REGISTER MAKING SURE SUCH
015 *REFERENCES DO NOT TIME OUT.
016 *****
017 ST1: SCOPE
018 MOV #40,STIMES ; DO 40 ITERATIONS
019 JA=STN-1
020 MOV #TST2,SKAD ; SET THE SKAD REGISTER
021 ; IN CASE THE TEST ABORTS.
022 MOV #SPUR,20CACHVEC ; EXPECT NO PARITY ERRORS.
023 MOV #LJAF LG,R1 ; CLEAR THE REGISTER FLAGS
024 MOV #14,R0
025 SOB (R1)+
026 SOB R0,64$
027 MOV 20ERRVEC,JATMP ; SAVE THE OLD CONTENTS OF VECTOR ERRVEC.
028 MOV #JAERR,20ERRVEC ; SET UP THE TIME OUT
029 ; VECTOR
030 MOV #LOADRS,R0
031 MOV #JAI,$LPERR
032 JAI: NOP ; FOR SCOPING WITH AN OSCILLOSCOPE!
033 TST (R0) ; REFERENCE EACH CACHE REGISTER
034 ; MAKING SURE EACH DOESN'T TIME OUT.
035 JA2: ADD #2,PC

```

1035	003574	020027	177752			CMP	RO, #HITMIS	
1036	003600	101771				BLOS	JAI	
1037								
1038	003602	013737	003614	000004	JAB:	MOV	JATMP, J#ERRVEC	; RESET THE CPU TRAP VECTOR.
1039	003610	000137	004040			JMP	JADONE	
1040								
1041	003614	000000			JATMP:	.WORD	0	; SAVE THE OLD CONTENTS OF ; VECTOR ERRVEC HERE.
1042								
1043								
1044	003616	032737	000020	177766	JAERR:	BIT	#20, J#CPUERR	
1045	003624	001005				BNE	JAERR1	; MAKE SURE THE ERROR
1046	003626	013737	003614	000004	JAERRC:	MOV	JATMP, J#ERRVEC	; IF NOT RESET VECTOR ERRVEC AND GO TO
1047	003634	000177	174144			JMP	JERRVEC	; THE ROUTINE WHICH HANDLES CPU ERRORS.
1048	003640	021627	003570		JAERR1:	CMP	(SP), #JA2	; OTHERWISE REPORT THE FACT THAT A CACHE
1049	003644	001370				BNE	JAERR0	; REGISTER REFERENCE TIMED OUT!
1050	003646	012637	001234			MOV	(SP)+, STMP1	
1051	003652	005726				TST	(SP)+	
1052	003654	010037	001240			MOV	RO, STMP3	
1053	003660	012737	000077	001242		MOV	#77, STMP4	
1054	003666	020027	177740			CMP	RO, #LOADRS	
1055	003672	001005				BNE	JAERR2	
1056	003674	012737	177777	031056		MOV	#-1, LOAFLG	
1057	003702	104055			IS:	ERROR	55	
1058	003704	000451				BR	JAERR9	
1059								
1060	003706	020027	177742		JAERR2:	CMP	RO, #HIADRS	
1061	003712	001005				BNE	JAERR3	
1062	003714	012737	177777	031060		MOV	#-1, HIAFLG	
1063	003722	104056			IS:	ERROR	56	
1064	003724	000441				BR	JAERR9	
1065								
1066	003726	020027	177744		JAERR3:	CMP	RO, #MEMERR	
1067	003732	001005				BNE	JAERR4	
1068	003734	012737	177777	031062		MOV	#-1, MMRFLG	
1069	003742	104057			IS:	ERROR	57	
1070	003744	000431				BR	JAERR9	
1071								
1072	003746	020027	177746		JAERR4:	CMP	RO, #CONTRL	
1073	003752	001005				BNE	JAERR5	
1074	003754	012737	177777	031064		MOV	#-1, CONFLG	
1075	003762	104060			IS:	ERROR	60	
1076	003764	000421				BR	JAERR9	
1077								
1078	003766	020027	177750		JAERR5:	CMP	RO, #MAINT	
1079	003772	001005				BNE	JAERR6	
1080	003774	012737	177777	031066		MOV	#-1, MANFLG	
1081	004002	104061			IS:	ERROR	61	
1082	004004	000411				BR	JAERR9	
1083								
1084	004006	020027	177752		JAERR6:	CMP	RO, #HITMIS	
1085	004012	001005				BNE	JAERR7	
1086	004014	012737	177777	031070		MOV	#-1, HIMFLG	
1087	004022	104062			IS:	ERROR	62	
1088	004024	000401				BR	JAERR9	
1089								
1090	004026	000000			JAERR7:	HALT		;???

```

1091
1092 004030 005037 177766 JAERR9: CLR 2#CPUERR
1093 004034 000137 003570 JMP JAZ
1094
1095 004040 005037 177766 JADONE: CLR 2#CPUERR ;DONE!
1096
1097 ;*****
1098 ;*TEST 2 CACHE REGISTERS DATA PATH, READ ZEROES TEST*
1099 ;*
1100 ;*THIS TEST CHECKS THE ABILITY OF THE CACHE REGISTER
1101 ;*DATA PATHS TO PASS 0'S BY FIRST WRITING THEN READING
1102 ;*0'S AT THE CONTROL AND MAINTENANCE REGISTERS.
1103 ;*
1104 ;*****
1105 004044 000004 TST2: SCOPE
1106 000002 JB=$TN-1
1107
1108 004046 012737 004200 030646 MOV #TST3,SKAD ;SET THE SKAD REGISTER
1109 ;IN CASE THE TEST ABORTS.
1110 004054 113737 001102 031232 MOVB $TSTNM,$TMP0
1111 004062 012737 030522 000114 MOV #SPUR,2#CACHVEC
1112
1113 004070 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1114 004072 104417 SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
1115 004074 012737 004102 001110 MOV #JB1,$LPERR
1116 004102 005037 177746 JB1: CLR 2#CONTRL ;WRITE ZEROES
1117 004106 000240 NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
1118 004110 013700 177746 MOV 2#CONTRL,R0 ;READ ZEROES
1119 004114 005700 TST R0
1120 004116 001430 BEQ JBDONE
1121 004120 005037 177750 JB2: CLR 2#MAINT
1122 004124 013701 177750 MOV 2#MAINT,R1
1123 004130 005701 TST R1
1124 004132 001414 BEQ JBERR2
1125
1126 004134 JBERR1: ;BOTH READ ZEROES FAILED.
1127 004134 010037 001236 MOV R0,$TMP2
1128 004140 010137 001240 MOV R1,$TMP3
1129 004144 104063 1$: ERROR 63
1130 004146 012737 177777 031064 MOV #-1,CONFLG ;SIGNAL BAD REGISTERS
1131 004154 012737 177777 031066 MOV #-1,MANFLG
1132 004162 000406 BR JBDONE
1133
1134 004164 JBERR2: ;ONLY THE READ OF THE
1135 004164 010037 001236 MOV R0,$TMP2 ;CONTROL REGISTER FAILED.
1136 004170 104064 1$: ERROR 64
1137 004172 012737 177777 031064 MOV #-1,CONFLG
1138
1139 004200 JBDONE: ;DONE!!!
1140
1141 ;*****
1142 ;*TEST 3 CACHE REGISTERS DATA PATH, READ ONES TEST*
1143 ;*
1144 ;*THIS TEST PERFORMS A READ OF BOTH THE HIGH ORDER AND
1145 ;*LOW ORDER ERROR ADDRESS REGISTER. THIS IS DONE TO MAKE
1146 ;*SURE THAT THE REGISTERS' DATA PATHS CAN PASS ONES. NOTE THAT

```

1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202

004300 000004
004302 012737 000040 001302
004210 012737 004342 030646
004216 113737 001102 001232
004224 104414
004226 104415
004230 012737 177777 177744
004236 012737 004244 001110
004244 000240
004246 013700 177740
004252 013701 177742
004256 022700 177740
004262 001003
004264 022701 000003
004270 001424
004272 012737 004310 001234
004300 010037 001236
004304 010137 001240
004310 104065
004312 022700 000003
004316 001403
004320 012737 177777 031056
004326 022700 177740
004332 001403
004334 012737 177777 031060
004342
004342 000004
004344 012737 000004 001302
000004

THE LOW ORDER ADDRESS REGISTER SHOULD CONTAIN A
177740 AND THE HIGH ORDER REGISTER SHOULD CONTAIN
000003. THIS LEAVES THE DATA PATH LINE'S BITS 2,3 AND 4
UNTESTED FOR THEIR AVAILITY TO PASS ONES. THIS WILL
BE CHECKED IN THE COUNT PATTERN TST4.

TST3: SCOPE
MOV #40,\$TIMES ;;DO 40 ITERATIONS
JC=\$TN-1
MOV #TST4,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABCR'TS.
MOVB \$TSTNM,\$TMP0
SKPBAD ;IF THE ERROR ADDRESS REG IS BAD SKIP THIS TEST.
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
MOV #-1,\$MEMERR ;MAKE SURE THE ERROR REGISTERS ARE UNLOCKED
MOV #JC1,\$LPER
JC1: NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
MOV \$LOADRS,\$R0
MOV \$HIADRS,\$R1 ;READ THE REGISTERS.
CMP #177740,\$R0
BNE JCERR1
JC2: CMP #3,\$R1
BEQ JCDONE
JCERR1: MOV #15,\$TMP1 ;BAD DATA WAS READ FROM THEM!!
MOV \$R0,\$TMP2
MOV \$R1,\$TMP3
1\$: ERROR 65
CMP #3,\$R0
BEQ 2\$
MOV #-1,\$LOAFLG
2\$: CMP #177740,\$R0
BEQ JCDONE
MOV #-1,\$HIAFLG
JCDONE: ;DONE!

TEST 4 CACHE CONTROL REGISTER COUNT PATTERN TEST
*
*THIS TEST RUNS A COUNT PATTERN THROUGH THE CACHE CONTROL
*REGISTER FOR THE PURPOSE OF CHECKING OUT THE
*DATA RELIABILITY OF BOTH THE REGISTER BITS AND THE
*DATA PATHS LINES.

TST4: SCOPE
MOV #4,\$TIMES ;;DO 4 ITERATIONS
JD=\$TN-1

```

1203                                     :SET THE SKAD REGISTER
1204 004352 012737 004460 030646      MOV      #TSTS,SKAD      :IN CASE THE TEST ABORTS.
1205
1206 004360 113737 001102 001232      MOVB     $TSTNM,$TMP0
1207
1208
1209 004366 104416                       SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1210
1211 004370 012700 177746               MOV      #CONTRL,R0
1212 004374 005002                       CLR      R2
1213 004376 012737 004404 001110      MOV      #JD1,$LPERR
1214 004404 000240                       NOP
1215 004406 010210                       MOV      R2,(R0)
1216 004410 011001                       MOV      (R0),R1
1217 004412 010203                       MOV      R2,R3
1218 004414 042703 177700              BIC      #177700,R3
1219 004420 020301                       CMP      R3,R1
1220 004422 001003                       BNE     JDERR1
1221 004424 077211                       SOB     R2,JD1
1222 004426 005010                       CLR      (R0)
1223 004430 000413                       BR      JDDONE
1224
1225 004432 010237 001236               MOV      R2,$TMP2
1226 004436 010137 001240               MOV      R1,$TMP3
1227 004442 010337 001242               MOV      R3,$TMP4
1228 004446 104066                       IS:     ERROR 66
1229 004450 012737 177777 001064      MOV      #-1,CONFLG
1230 004456 000762                       BR      JD2
1231
1232
1233
1234
1235                                     ;*****
1236                                     ;*TEST 5      CACHE HIT/MISS AND CONTROL REGISTER SIMPLE MISSES TEST
1237                                     ;*
1238                                     ;*THIS IS A TEST OF THE HIT/MISS REGISTER AND THE
1239                                     ;*CONTRL REGISTER'S ABILITY TO FORCE MISSES. ZEROES ARE
1240                                     ;*FLOATED THROUGH THE HIT/MISS REGISTER.
1241                                     ;*
1242                                     ;*****
1243 004460 000004      TSTS:   SCOPE
1244 004462 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
1245                                     KB=$TN-1
1246 004470 012737 005012 030646      MOV      #TST6,SKAD      ;SET THE SKAD REGISTER
1247                                     ;IN CASE THE TEST ABORTS.
1248 004476 113737 001102 001232      MOVB     $TSTNM,$TMP0
1249
1250
1251 004504 104416                       SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1252 004506 104420                       SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1253 004510 005037 004702                       CLR      KBFLG
1254 004514 012737 000014 177746  KB1:   MOV      #MOM1,#CONTRL ;FORCE MISSES TO BOTH GROUPS.
1255 004522 012737 004514 001110      MOV      #KB1,$LPERR
1256
1257 004530 012700 004540                       MOV      #KB2,R0
1258 004534 012701 000020                       MOV      #20,R1

```

1259	004540	005720			.B2:	TST	(R0)+		
1260	004542	077102				SOB	R1,KB2		
1261	004544	000240				NOP			:GET SIX FORCED MISSES.
1262	004546	000240				NOP			
1263	004550	000240				NOP			
1264	004552	000240				NOP			
1265	004554	013702	177752			MOV	2#HITMIS,R2		:SHOULD HAVE REGISTERED
1266	004560	001051				BNE	KBERR1		:SIX MISSES.
1267									
1268	004562	012737	004562	001110	KB3:	MOV	2#KB3,SLPERR		
1269	004570	012737	000054	177746		MOV	2#SIMOMI,2#CONTRL		:SELECT GROUP ONE, MISS GROUP
1270	004576	012700	004606			MOV	2#KB4,R0		:ZERO AND GROUP ONE.
1271	004602	012701	000020			MOV	2#20,R1		
1272	004606	005720			KB4:	TST	(R0)+		
1273	004610	077102				SOB	R1,KB4		
1274	004612	000240				NOP			
1275	004614	000240				NOP			
1276	004616	000240				NOP			
1277	004620	000240				NOP			
1278	004622	013702	177752			MOV	2#HITMIS,R2		:SHOULD HAVE SIX MISSES.
1279	004626	001035				BNE	KBERR2		
1280									
1281	004630	012737	004630	001110	KB5:	MOV	2#KB5,SLPERR		
1282	004636	012737	000034	177746		MOV	2#SOMOMI,2#CONTRL		:SELECT GROUP 0, MISS GROUP 0
1283	004644	012700	004654			MOV	2#KB6,R0		:AND GROUP 1.
1284	004650	012701	000020			MOV	2#20,R1		
1285	004654	005720			KB6:	TST	(R0)+		
1286	004656	077102				SOB	R1,KB6		
1287	004660	000240				NOP			
1288	004662	000240				NOP			
1289	004664	000240				NOP			
1290	004666	000240				NOP			
1291	004670	013702	177752			MOV	2#HITMIS,R2		:SHOULD HAVE SIX MISSES.
1292	004674	001021				BNE	KBERR3		
1293	004676	000137	004754			JMP	KBDONE		
1294									
1295									
1296	004702	000000			KBFLG:	.WORD	0		:ERROR FLAG.
1297									
1298	004704				KBERR1:				:GOT HITS WHILE FORCING
1299	004704	010237	001236			MOV	R2,\$TMP2		:MISSES TO BOTH GROUPS.
1300	004710	104072			1\$:	ERROR	72		
1301	004712	052737	000001	004702		BIS	2#BIT0,KBFLG		
1302	004720	000720				BR	KB3		
1303	004722				KBERR2:				:GO HITS WHILE FORCING
1304	004722	010237	001236			MOV	R2,\$TMP2		:MISSES TO BOTH GROUPS
1305	004726	104073			1\$:	ERROR	73		:AND SELECTING GROUP 1
1306	004730	052737	000002	004702		BIS	2#BIT1,KBFLG		
1307	004736	000734				BR	KB5		
1308	004740				KBERR3:				:GO HITS WHILE FORCING
1309	004740	010237	001236			MOV	R2,\$TMP2		:MISSES TO BOTH GROUPS
1310	004744	104074			1\$:	ERROR	74		:AND SELECTING GROUP 0.
1311	004746	052737	000004	004702		BIS	2#BIT2,KBFLG		
1312									
1313	004754	005037	177746		KBDCNE:	CLR	2#CONTRL		
1314	004760	022737	000007	004702		CMP	2#7,KBFLG		:IF THE TEST DETECTED

```

1315 004766 001003          GNE      RBD2      ;HITS FOR ALL OF THE
1316 004770 012737 177777 031104      MOV      #-1,HIMFL2 ;THREE CONDITION USED IN
1317                                     ;THE CONTROL REGISTER
1318                                     ;SIGNAL A BAD HIT/MISS
1319                                     ;REGISTER.
1320 004776 005737 004702          RBD2:    TST      KBEFLG   ;IF LESS THEN THREE (BUT
1321 005002 001403          BEQ      KBD3      ;MORE THAN ZERO) CONTRL
1322 005004 012737 177777 031100      MOV      #-1,CONFL2 ;PATTERNS FAILED SIGNAL
1323                                     ;A BAD CONTROL REGISTER.
1324 005012          KBD3:          ;DONE!
1325
1326                                     ;*****
1327                                     ;*TEST 6      CACHE HIT/MISS AND CONTROL REGISTER SIMPLE HIT TEST*
1328                                     ;*
1329                                     ;*THIS IS A TEST OF THE HIT/MISS REGISTER AND THE
1330                                     ;*THE FORCE MISS BITS OF THE CONTROL REGISTER.
1331                                     ;*WHAT IS DONE IS TO SEE IF ANY HITS AT ALL ARE
1332                                     ;*POSSIBLE WITH THE CONTROL REGISTER CLEARED. THEN THE
1333                                     ;*SAME IS DONE WITH EACH GROUP DISABLE ONE AT A TIME.
1334                                     ;*BY DISABLED IS MEANT THAT THE FORCE MISS BIT IS SET
1335                                     ;*IN THE CONTROL REGISTER FOR THE DISABLED GROUP AND THE
1336                                     ;*FORCE SELECT BIT IS SET FOR THE OTHER GROUP.
1337                                     ;*
1338                                     ;*****
1339 005012 000004          TST6:    SCOPE
1340 005014 012737 000040 001302      MOV      #40,$TIMES   ;;DC 40 ITERATIONS
1341                                     KA=$TN-1
1342                                     ;SET THE SKAD REGISTER
1343 005022 012737 005362 030646      MOV      #TST7,SKAD  ;IN CASE THE TEST ABORTS.
1344
1345 005030 113737 001102 001232      MOV8     $STNM,$TMPD
1346
1347
1348 005036 104416          SKPBCN   ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1349 005040 104420          SKPBHM   ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1350 005042 005037 005246          CLR      KAFLG
1351 005046 005037 177746          KA1:    CLR      @#CONTRL ;BOTH GROUPS ENABLED.
1352 005052 012737 005046 001110      MOV      #KA1,$LPERR
1353 005060 012700 005070          MOV      #KA2,$RO
1354 005064 012701 000020          MOV      #20,$R1
1355
1356 005070 005720          KA2:    TST      (R0)+  ;SET UP HITS IN BOTH
1357 005072 077102          SOB      R1,KA2      ;GROUPS
1358 005074 000240          NOP
1359 005076 000240          NOP
1360 005100 000240          NOP
1361 005102 000240          NOP
1362 005104 013702 177752          MOV      @#HITMIS,R2 ;SHOULD HAVE ALL HITS.
1363 005110 022702 000077          CMP      #77,R2
1364 005114 001055          BNE     KAERR1
1365
1366 005116 012737 005116 001110      KA3:    MOV      #KA3,$LPERR
1367 005124 012737 000044 177746      MOV      #SIM0,@#CONTRL ;DISABLE GROUP ZERO.
1368 005132 012700 005142          MOV      #KA4,$RO
1369 005136 012701 000020          MOV      #20,$R1
1370 005142 005720          KA4:    TST      (R0)+  ;SET UP HITS IN GROUP 1

```

```

1371 005144 077102          SOB      R1,K44
1372 005146 000240          NOP
1373 005150 000240          NOP
1374 005152 000240          NOP
1375 005154 000240          NOP
1376 005156 013702 177752      MOV      @#HITMIS,R2      ;SHOULD HAVE ALL HITS.
1377 005162 022702 000077      CMP      #77,R2
1378 005166 001037          BNE      KAERR2
1379 005170 012737 005170 031100  KAS:    MOV      #KAS,$_PERR
1380 005176 012737 000030 177746      MOV      #SOM1,@#CONTRL ;DISABLE GROUP ONE.
1381 005204 012700 005214      MOV      #KAB,RO
1382 005210 012701 000020      MOV      #20,R1
1383 005214 005720          KAS:    TST      (RO)+          ;SET UP HITS IN GROUP ZERO.
1384 005216 077102          SOB      R1,KAB
1385 005220 000240          NOP
1386 005222 000240          NOP
1387 005224 000240          NOP
1388 005226 000240          NOP
1389 005230 013702 177752      MOV      @#HITMIS,R2      ;SHOULD HAVE SIX HITS.
1390 005234 022702 000077      CMP      #77,R2
1391 005240 001021          BNE      KAERR3
1392 005242 000137 005320      JMP      KADONE
1393
1394 005246 000000          KAFLG:  .WORD  0          ;ERROR FLAG.
1395
1396 005250          KAERR1:          ;FAILED TO GET HITS
1397 005250 010237 001236      MOV      R2,$TMP2        ;WITH THE CONTROL
1398 005254 104067          1$:    ERROR  67          ;REGISTER CLEAR!
1399 005256 052737 000001 005246      BIS      #BIT0,KAFLG
1400 005264 000714          BR
1401 005266          KAERR2:          ;FAILED TO GET HITS
1402 005266 010237 001236      MOV      R2,$TMP2        ;WITH THE CONTROL REGISTER
1403 005272 104070          1$:    ERROR  70          ;SET TO FORCE SELECT GROUP
1404 005274 052737 000002 005246      BIS      #BIT1,KAFLG    ;ONE FORCE MISS GROUP ZERO.
1405 005302 000732          BR
1406 005304          KAERR3:          ;FAILED TO GET HITS
1407 005304 010237 001236      MOV      R2,$TMP2        ;WITH THE CONTROL REGISER
1408 005310 104071          1$:    ERROR  71          ;SET TO FORCE SELECT GROUP
1409 005312 052737 000004 005246      BIS      #BIT2,KAFLG    ;ZERO AND FORCE MISS GROUP ONE.
1410 005320 005037 177746      KADONE: CLR      @#CONTRL
1411 005324 022737 000007 005246      CMP      #7,KAFLG
1412 005332 001004          BNE      KAD2
1413 005334 012737 177777 031070      MOV      #-1,HIMFLG
1414 005342 000407          BR      KAD3
1415
1416 005344 032737 000006 005246      KAD2:  BIT      #6,KAFLG    ;IF THE TEST FAILED ONLY WHEN
1417 005352 001403          BEQ      KAD3            ;THE CONTROL REGISTER WAS SET
1418 005354 012737 177777 031100      MOV      #-1,CONFL2     ;SIGNAL A BAD CONTROL REGISTER.
1419 005362          KAD3:          ;DONE!!
1420
1421
1422 ;*****
1423 ;*TEST 7      CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS. GROUP 0 TEST
1424 ;*
1425 ;*THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS
1426 ;*OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS

```



```

1427 : *MADE A HIT IN GROUP ONE; THEN ANOTHER ADDRESS, WHOSE
1428 : *HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS
1429 : *IN ONLY ONE GROUP, IS MADE A HIT WHILE FORCING
1430 : *SELECTION OF GROUP ZERO; THEN SEE IF THE FIRST ADDRESS
1431 : *IS STILL A HIT IN GROUP ONE; FINALLY TURN ON THE FORCE
1432 : *MISS GROUP ZERO BIT AND SEE IF THE SECOND ADDRESS'
1433 : *HIT IN GROUP ZERO CAN BE FORCED TO A MISS.
1434 : *
1435 : *****
1436 005362 000004 TST7: SCOPE
1437 005364 012737 000040 001302 MOV #40, $TIMES ;; DO 40 ITERATIONS
1438 000007 KD=$TN-1
1439 :
1440 005372 012737 005712 030646 MOV #TST10, SKAD ; SET THE SKAD REGISTER
1441 : ; IN CASE THE TEST ABORTS.
1442 005400 113737 001102 001232 MOVB $TSTNM, $TMP0
1443 005406 012737 030522 000114 MOV #SPUR, @#CACHVEC ; EXPECT NO ERRORS.
1444 :
1445 005414 104416 SKPBCN ; IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1446 005416 104420 SKPBHM ; IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1447 :
1448 005420 012700 005710 K1D: MOV #KTMP2D, R0 ; DETERMINE THE TEST LOCATIONS.
1449 005424 042700 176003 BIC #176003, R0
1450 005430 010001 MOV R0, R1
1451 005432 062701 140000 ADD #TESTR1, R1
1452 005436 010137 001252 MOV R1, $TMP10
1453 005442 005037 001254 CLR $TMP11
1454 005446 010002 MOV R0, R2
1455 005450 062702 142000 ADD #TESTR2, R2
1456 005454 010237 001256 MOV R2, $TMP12
1457 005460 005037 001260 CLR $TMP13
1458 :
1459 005464 012737 000044 177746 K2D: MOV #S1M0, @#CONTRL ; MAKE (R1) A HIT IN
1460 005472 005711 TST (R1) ; GROUP GRM.
1461 005474 005711 TST (R1)
1462 005476 032737 000010 177752 BIT #10, @#HITMIS
1463 005504 001007 BNE K3D
1464 :
1465 : REPORT ERROR, UNABLE
1466 005506 012737 000001 001236 MOV #1, $TMP2 ; GET A HIT IN GROUP GRM.
1467 005514 012737 000044 001240 MOV #S1MC, $TMP3
1468 005522 104075 IS: ERROR 75
1469 :
1470 005524 012703 000030 K3D: MOV #S0M1, R3
1471 005530 042703 000017 BIC #17, R3
1472 005534 010337 177746 MOV R3, @#CONTRL ; FORCE SELECT GROUP GRS.
1473 005540 005712 TST (R2) ; MAKE (R2) A HIT IN GROUP
1474 005542 005712 TST (R2) ; GRS.
1475 005544 032737 000010 177752 BIT #10, @#HITMIS
1476 005552 001006 BNE K4D
1477 :
1478 : IF NOT, ERROR UNABLE TO
1479 005554 010337 001240 IS: MOV R3, $TMP3 ; GET A HIT IN GROUP 0
1480 005560 104076 ERROR 76
1481 005562 012737 177777 031100 MOV #-1, CONFL2
1482 :

```

```

1483 005570 005037 177746      K4D:  CLR      2#CONTRL      ;NOW MAKE SURE (R1) IS
1484 005574 000240                NOP                ;FOR SCOPING WITH AN OSCILLOSCOPE!
1485 005576 005711                TST      (R1)       ;STILL A HIT IN GROUP
1486 005600 032737 000010 177752      BIT      #10,2#HITMIS ;1. THAT IS MAKE SURE
1487 005606 001010                BNE      K5D        ;GROUP 1 WASN'T WRITTEN
1488                                ;WHILE FORCE SELECTING
1489                                ;GROUP GR5.
1490 005610 012737 000001 001236      MOV      #1,$TMP2
1491 005616 012737 000000 001240      MOV      #0,$TMP3
1492 005624 104077                IS:  ERROR      77
1493 005626 000424                BR       K6D
1494 005630 012703 000044      K5D:  MOV      #S1M0,R3      ;NOW SEE IF YOU CAN
1495 005634 042703 000063      BIC      #63,R3        ;GET A MISS AT (R2)
1496 005640 010337 177746      MOV      R3,2#CONTRL   ;BY FORCING MISSES
1497 005644 005712                TST      (R2)        ;TO GR5.
1498 005646 032737 000010 177752      BIT      #10,2#HITMIS
1499 005654 001411                BEQ      K6D        ;SHOULD BE A MISS.
1500                                ;OTHERWISE ERROR!
1501 005656 012737 000000 001236      MOV      #0,$TMP2
1502 005664 010337 001240      MOV      R3,$TMP3
1503 005670 104117                IS:  ERROR      117
1504 005672 012737 177777 031100      MOV      #-1,CONFL2
1505
1506 005700 005037 177746      K6D:  CLR      2#CONTRL
1507 005704 000402                BR       K7D
1508
1509 005706 000000      KTMP1D: .WORD 0
1510 005710 000000      KTMP2D: .WORD 0
1511
1512 005712      K7D:                                ;DONE!
1513
1514
1515 ;*****
1516 ;*TEST 10      CACHE CONTROL REGISTER, FORCE SELECT-FORCE MISS, GROUP 1 TEST
1517 ;*
1518 ;*THIS IS A TEST OF THE CONTROL REGISTER FUNCTIONS
1519 ;*OF FORCE MISS AND FORCE SELECTION. AN ADDRESS IS
1520 ;*MADE A HIT IN GROUP ZERO; THEN ANOTHER ADDRESS, WHOSE
1521 ;*HIT WOULD BE MUTUALLY EXCLUSIVE WITH THE FIRST ADDRESS
1522 ;*IN ONLY ONE GRUOP, IS MADE A HIT WHILE FORCING
1523 ;*SELECTION OF GROUP ONE; THEN SEE IF THE FIRST ADDRESS
1524 ;*IS STILL A HIT IN GROUP ZERO; FINALLY TURN ON THE FORCE
1525 ;*MISS GROUP ONE BIT AND SEE IF THE SECOND ADDRESS'
1526 ;*HIT IN GROUP ONE CAN BE FORCED TO A MISS.
1527 ;*
1528 ;*****
1529 005712 000004      TST10: SCOPE
1530 005714 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
1531 000010      KE=$TN-1
1532
1533 005722 012737 006242 030646      MOV      #TST11,SKAD     ;SET THE SKAD REGISTER
1534                                ;IN CASE THE TEST ABORTS.
1535 005730 113737 001102 001232      MOVB     $TSTNM,$TMP0
1536 005736 012737 030522 000114      MOV      #SPUR,2#CACHVEC ;EXPECT NO ERRORS.
1537
1538 005744 104416                SKPBCN                ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.

```

```

1539 005746 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1540
1541 005750 012700 006240 K1E: MOV #KTMP2E,R0 ;DETERMINE THE TEST LOCATIONS.
1542 005754 042700 176003 BIC #176003,R0
1543 005760 010001 MOV R0,R1
1544 005762 062701 140000 ADD #TESTR1,R1
1545 005766 010137 001252 MOV R1,$TMP10
1546 005772 005037 001254 CLR $TMP11
1547 005776 010002 MOV R0,R2
1548 006000 062702 142000 ADD #TESTR2,R2
1549 006004 010237 001256 MOV R2,$TMP12
1550 006010 005037 001250 CLR $TMP13
1551
1552 006014 012737 000030 177746 K2E: MOV #SOM1,$CONTRL ;MAKE (R1) A HIT IN
1553 006022 005711 TST (R1) ;GROUP GRM.
1554 006024 005711 TST (R1)
1555 006026 032737 000010 177752 BIT #10,$HITMIS
1556 006034 001007 BNE K3E
1557
1558 ;REPORT ERROR, UNABLE
1559 006036 012737 000000 001236 MOV #0,$TMP2 ;GET A HIT IN GROUP GRM.
1560 006044 012737 000030 001240 MOV #SOM1,$TMP3
1561 006052 104075 1$: ERROR 75
1562
1563 006054 012703 000044 K3E: MOV #S1M0,R3
1564 006060 042703 000017 BIC #17,R3
1565 006064 010337 177746 MOV R3,$CONTRL ;FORCE SELECT GROUP GRM.
1566 006070 005712 TST (R2) ;MAKE (R2) A HIT IN GROUP
1567 006072 005712 TST (R2) ;GRM.
1568 006074 032737 000010 177752 BIT #10,$HITMIS
1569 006102 001006 BNE K4E
1570 ;IF NOT, ERROR UNABLE TO
1571 ;GET A HIT IN GROUP 1
1572 006104 010337 001240 MOV R3,$TMP3
1573 006110 104076 1$: ERROR 76
1574 006112 012737 177777 031100 MOV #-1,CONFL2
1575
1576 006120 005037 177746 K4E: CLR $CONTRL ;NOW MAKE SURE (R1) IS
1577 006124 000240 NOP ;FOR SCOPING WITH AN OSCILLOSCOPE!
1578 006126 005711 TST (R1) ;STILL A HIT IN GROUP
1579 006130 032737 000010 177752 BIT #10,$HITMIS ;O, THAT IS MAKE SURE
1580 006136 001010 BNE K5E ;GROUP 0 WASN'T WRITTEN
1581 ;WHILE FORCE SELECTING
1582 ;GROUP GRM.
1583 006140 012737 000000 001236 MOV #0,$TMP2
1584 006146 012737 000001 001240 MOV #1,$TMP3
1585 006154 104077 1$: ERROR 77
1586 006156 000424 BR K6E
1587 006160 012703 000030 K5E: MOV #SOM1,R3 ;NOW SEE IF YOU CAN
1588 006164 042703 000063 BIC #63,R3 ;GET A MISS AT (R2)
1589 006170 010337 177746 MOV R3,$CONTRL ;BY FORCING MISSES
1590 006174 005712 TST (R2) ;TO GRM.
1591 006176 032737 000010 177752 BIT #10,$HITMIS
1592 006204 001411 BEQ K6E ;SHOULD BE A MISS,
1593 ;OTHERWISE ERROR!
1594 006206 012737 000001 001236 MOV #1,$TMP2

```

```

1595 006214 010337 201240      MOV      R3,$TMP3
1596 006220 104117      1S:     ERROR  117
1597 006222 012737 177777 031100      MOV      #-1,CONFL2
1598
1599 006230 005037 17774E      K6E:    CLR      @#CONTRL
1600 006234 000402      BR      K7E
1601
1602 006236 000000      KTMP1E:.WORD  0
1603 006240 000000      KTMP2E:.WORD  0
1604
1605 006242      K7E:                    ;DONE!
1606
1607
1608      ;*****
1609      ;*TEST 11      CACHE HIT/MISS REGISTER PATTERNS TEST
1610      ;*
1611      ;*THIS IS A TEST OF THE HIT/MISS REGISTER WHICH
1612      ;*FLOATS DIFFERENT PATTERNS OF HITS AND MISSES
1613      ;*THROUGH THAT REGISTER. THIS IS DONE FIRST WITH
1614      ;*BOTH GROUPS ENABLE; THEN WITH GROUP ZERO DISABLED
1615      ;*THAT IS FORCING SELECTION OF GROUP ONE AND FORCING
1616      ;*MISSES TO GROUP ZERO; FINALLY WITH GROUP ONE
1617      ;*DISABLED.
1618      ;*
1619      ;*****
1620 006242 000004      TST11:  SCOPE
1621 006244 012737 000020 001302      MOV      #20,$TIMES      ;;DO 20 ITERATIONS
1622      000011      KC=$TN-1
1623
1624 006252 012737 007054 03064E      MOV      #TST12,SKAD      ;SET THE SKAD REGISTER
1625      ;IN CASE THE TEST ABORTS.
1626 006260 113737 001102 001232      MOV      $TSTNM,$TMPD
1627 006266 012737 030522 000114      MOV      #SPUR,@#CACHVEC
1628
1629 006274 104416      SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
1630 006276 104420      SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
1631 006300 005037 006736      CLR      KCCON      ;TEST THE BOTH GROUPS
1632 006304 012737 000002 006740      MOV      #2,KCFLG1      ;ENABLED CONDITION FIRST.
1633 006312 012737 006326 001110      KCO:      MOV      #KC1,$LPERR
1634 006320 012737 006744 006742      MOV      #KCTBL,KCPTR      ;KCPTR IS A POINTER TO
1635      ;THE TABLE OF 12-BIT PATTERNS
1636      ;WHICH WILL BE FLOATED
1637      ;THROUGH THE REGISTER.
1638
1639 006326 012701 140000      KC1:      MOV      #TESTR1,R1      ;MAKE THIS CODE MISSES
1640 006332 012702 142000      MOV      #TESTR2,R2      ;TO BOTH GROUPS!
1641 006336 012700 001000      MOV      #1000,R0
1642 006342 012737 000030 17774E      1S:      MOV      #SOM1,@#CONTRL
1643 006350 005721      TST      (R1)+
1644 006352 012737 000044 17774E      MOV      #S1M0,@#CONTRL
1645 006360 005722      TST      (R2)+
1646 006362 077011      SOB      R0,1S
1647
1648 006364 017702 000352      MOV      @KCPTR,R2      ;GET THE HIT/MISS PATTERN
1649 006370 012700 006452      MOV      #KC3,R0      ;AND MAKE THE INSTRUCTIONS
1650 006374 012701 000007      MOV      #7,R1      ;BETWEEN KC3 AND KC9

```

```

1651 006400 013737 006736 177746      MOV      KCCCN,0#CONTRL ;HITS AND MISSES SO THAT
1652 006406 000403                BR      KC2.5          ;WHEN THAT CODE IS EXECUTED
1653 006410 006302      KC2:    ASL      R2          ;THIS PATTERN WILL BE FLOATED
1654 006412 103001                BCC     KC2.5          ;THROUGH THE HIT/MISS REGISTER.
1655 006414 005710                TST     (R0)           ;MAKE (R0) A HIT!
1656 006416 062700 000002      KC2.5:  ADD     #2,R0
1657 006422 006302                ASL     R2
1658 006424 103001                BCC     1$
1659 006426 005710                TST     (R0)           ;MAKE (R0) A HIT!
1660 006430 062700 000036      1$:    ADD     #6,R0
1661 006434 077113                SOB     R1,KC2
1662
1663 006436 012705 177752      MOV     #HITMIS,R5 ;NOW THAT THE HITS
1664 006442 000433      BR      KC3          ;AND MISSES HAVE BEEN
1665                                     ;APPROPRIATELY ESTABLISHED
1666                                     ;EXECUTE THE CODE AND
1667                                     ;CAUSE THE PATTERN TO FLOAT
1668                                     ;THROUGH THE HIT/MISS
1669                                     ;REGISTER.
1670
1671
1672                                     LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
1673                                     LOC=-4&LOC
1674                                     LOC=LOC+4
1675                                     .=LOC
1676
1677 006450 000000      HALT
1678 006452 000240      KC3:    NOP
1679 006454 000402                BR      KC4
1680 006456 000000      HALT
1681 006460 000000      HALT
1682 006462 011500      KC4:    MOV     (R5),R0 ;THE HALT'S HERE ARE NOT
1683 006464 000402                BR      KC5          ;EXECUTED, THEY ARE FILLERS.
1684 006466 000000      HALT ;THE ADDRESS OF THE HIT AND
1685 006470 000000      HALT ;MISS REGISTER IS IN R5.
1686 006472 011501      KC5:    MOV     (R5),R1 ;NOTE THAT THE HIT/MISS
1687 006474 000402                BR      KC6          ;REGISTER IS READ EVERY
1688 006476 000000      HALT ;TWO CYCLES AND SAVED IN
1689 006500 000000      HALT ;A PROCESSOR GENERAL
1690 006502 011502      KC6:    MOV     (R5),R2 ;PURPOSE REGISTER.
1691 006504 000402                BR      KC7
1692 006506 000000      HALT
1693 006510 000000      HALT
1694 006512 011503      KC7:    MOV     (R5),R3
1695 006514 000402                BR      KC8
1696 006516 000000      HALT
1697 006520 000000      HALT
1698 006522 011504      KC8:    MOV     (R5),R4
1699 006524 000402                BR      KC9
1700 006526 000000      HALT
1701 006530 000000      HALT
1702 006532 011505      KC9:    MOV     (R5),R5 ;CAN SAVE PATTERN IN R5
1703                                     ;SINCE THE ADDRESS IS
1704                                     ;NO LONGER NEEDED.
1705 006534 042700 177774      KC10:  BIC     #177774,R0 ;GET THE PATTERNS READ
1706 006540 010037 006770      MOV     R0,KCRO     ;FROM THE HIT/MISS REGISTER

```

1707	006544	042701	017760		MOV	#17760,R1	: INTO LOCATIONS KCR0	
1708	006550	010137	026772		MOV	R1,KCR1	: THROUGH KCR5 SO THE	
1709	006554	010237	006774		MOV	R2,KCR2	: GENERAL PURPOSE REGISTERS	
1710	006560	010337	006776		MOV	R3,KCR3	: CAN BE USED FOR OTHER	
1711	006564	010437	007000		MOV	R4,KCR4	: THINGS	
1712	006570	010537	007002		MOV	R5,KCR5		
1713								
1714	006574	017701	000142	KC11:	MOV	3KCPTR,R1		
1715	006500	005000			CLR	R0		
1716	006602	012702	000006		MOV	#6,R2	: PUT THE EXPECTED VALUES	
1717	006606	012703	007004		MOV	#KCEO,R3	: IN KCEO THROUGH KCE5!	
1718	006612	073027	000002	KC12:	ASHC	#2,R0		
1719	006616	042700	177700		BIC	#17700,R0		
1720	006622	010023			MOV	R0,(R3)+		
1721	006624	077206			SOB	R2,KC12		
1722								
1723	006626	012700	006770		MOV	#KCR0,R0		
1724	006632	012701	007004		MOV	#KCEO,R1	: MAKE SURE THE PATTERNS	
1725	006636	012702	000006		MOV	#6,R2	: WHICH WERE READ FROM	
1726	006642	022021		KC13:	CMP	(R0)+,(R1)+	: THE HIT AND MISS REGISTER	
1727	006644	001402			BEQ	KC14	: MATCH THE EXPECTED	
1728	006646	000137	007020		JMP	KCERR	: PATTERNS.	
1729	006652	077205		KC14:	SOB	R2,KC13		
1730								
1731	006654	062737	000002	006742	KC15:	ADD	#2,KCPTR	: MOVE POINTER TO NEXT
1732	006662	023727	006742	006766		CMP	KCPTR,#KCTBLB	: PATTERN AND IF ALL THE
1733	006670	001402				BEQ	18	: PATTERNS HAVEN'T BEEN
1734	006672	000137	006326			JMP	KC1	: TESTED GO TO KC1 TO TEST
1735								: THIS NEXT PATTERN.
1736	006676	005337	006740	18:	DEC	KCFLG1	: IF ALL THE PATTERNS HAVE BEEN	
1737	006702	100002			BPL	KC16	: TESTED WITH THAT GROUP CONFIGURATION	
1738	006704	000137	007050		JMP	KCDONE	: SO GO TO THE NEXT CONFIGURATION.	
1739							: OR DONE!!	
1740	006710	001405		KC16:	BEQ	KC17		
1741	006712	012737	000044	006736		MOV	#S1M0,KCCON	: BOTH GROUPS ENABLED CONFIGURATION
1742	006720	000137	006312			JMP	KC0	: HAS BEEN TESTED SO NOW TEST GROUP
1743								: ZERO DISABLED CONFIGURATION.
1744	006724	012737	000030	006736	KC17:	MOV	#S0M1,KCCON	: BOTH GROUPS ENABLED AND GROUP ZERO
1745								: DISABLED CONFIGURATIONS HAVE BOTH
1746								: BEEN TESTED SO FINALLY TEST THE
1747	006732	000137	006312			JMP	KC0	: GROUP ONE DISABLED CONFIGURATION.
1748								
1749								
1750	006736	000000		KCCON:	.WORD	0	: PATTERN BEING USED IN THE CONTROL REGISTER	
1751								
1752	006740	000000		KCFLG1:	.WORD	0	: FLAG USED TO DETERMINE THE CONFIGURATION	
1753							: BEING TESTED.	
1754	006742	000000		KCPTR:	.WORD	0	: POINTER USED TO POINT TO THE PATTERN	
1755							: BEING TESTED IN KCTBL.	
1756								
1757	006744	000000		KCTBL:	.WORD	0	: PATTERNS WHICH ARE	
1758	006746	002000			.WORD	002000	: LOCATED THROUGH THE HIT/MISS	
1759	006750	177760			.WORD	177760	: REGISTER. ONLY THE UPPER	
1760	006752	175760			.WORD	175760	: 12 BITS HAVE ANY SIGNIFICANCE!!	
1761	006754	125240			.WORD	125240		
1762	006756	146300			.WORD	146300		

CPY=1
 00000000

TEST PART
 PATTERNS TEST

```

1763 006750 161600 .WORD 161600
1764 006752 100000 .WORD 100000
1765 006754 077740 .WORD 077740
1766 006756 000000 *DLSB: .WORD 0
1768 006770 000000 KCR0: .WORD 0 ; STORAGE FOR THE PATTERNS READ
1769 006772 000000 KCR1: .WORD 0 ; OUT OF THE HIT/MISS REGISTER.
1770 006774 000000 KCR2: .WORD 0
1771 006776 000000 KCR3: .WORD 0
1772 007000 000000 KCR4: .WORD 0
1773 007002 000000 KCR5: .WORD 0
1775 007004 000000 KCE0: .WORD 0 ; EXPECTED VALUES FOR THE PATTERNS
1776 007006 000000 KCE1: .WORD 0 ; READ FROM THE HIT/MISS REGISTER.
1777 007010 000000 KCE2: .WORD 0
1778 007012 000000 KCE3: .WORD 0
1779 007014 000000 KCE4: .WORD 0
1780 007016 000000 KCE5: .WORD 0
1781
1782 007020 KCERR: ; REPORT THE PATTERN READ FROM THE
1783 007030 013737 006736 001236 15: MOV KCCON,$TMP2 ; HIT/MISS REGISTER WAS NOT THE EXPECTED
1784 007026 104120 ERROR 120 ; VALUE.
1785 007030 012737 177777 031100 MOV #-1,CONFL2
1786 007036 012737 177777 031104 MOV #-1,HIMFL2
1787 007044 000137 005654 JMP KC15
1788
1789 007050 005037 177746 KCDONE: CLR @#CONTRL ; DONE!!
1790
1791 ; *****
1792 ; *TEST 12 CACHE CONTROL AND HIT/MISS REGISTERS EVALUATION ROUTINE
1793 ; *
1794 ; *THIS IS NOT A TEST. THIS ROUTINE IS USED TO LOOK AT THE RESULTS
1795 ; *OF TST5 THROUGH TST10, WHICH TESTED THE HIT/MISS REGISTER
1796 ; *AND THE CONTROL REGISTER. THOSE TESTS HAVE SIGNALED A BAD
1797 ; *REGISTER USING THE FLAGS, CONFL2 AND HIMFL2, REPRESENTING THE
1798 ; *CONTROL AND HIT/MISS REGISTERS RESPECTIVELY. IF ONE OF THESE
1799 ; *REGISTERS WAS FOUND TO BE BAD THE FLAG SHOULD BE A -1. WHILE A
1800 ; *ZERO FLAG INDICATES THAT THOSE TESTS FOUND THAT REGISTER
1801 ; *FUNCTIONAL. THIS ROUTINE LOOKS AT THE FLAGS, CONFL2 AND HIMFL2,
1802 ; *WHICH ARE CONSIDERED TO BE LOCAL AND TRANSFERS THE INDICATORS
1803 ; *THEY CONTAIN TO THE GLOBAL FLAGS, CONFLG AND HIMFLG. THESE GLOBAL
1804 ; *FLAGS ARE USED TO DESIGNATE TO THE REST OF THE PROGRAM THE FUNCTIONALITY
1805 ; *OR DISFUNCTIONALITY OF THOSE REGISTERS.
1806 ; *
1807 ; *****
1808 007054 000004 TST12: SCOPE
1809 000012 KY=$TN-1
1810 007056 005737 031100 TST CONFL2
1811 007062 001403 BEQ KY1
1812 007064 012737 177777 031064 MOV #-1,CONFLG
1813 007072 005737 031104 KY1: TST HIMFL2
1814 007076 001403 BEQ KY2
1815 007100 012737 177777 031070 KY2: MOV #-1,HIMFLG
1816 007106 ; DONE
1817
1818 ; *****

```

1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874

007106 000004
007110 012737 000040 001302
007116 012737 007342 030646
007124 013737 001102 001232
007132 012737 033522 000114
007140 104416
007142 104420
007144 012700 007340
007150 042700 176003
007154 010001
007156 062701 140000
007162 010002
007164 062702 142000
007170 012737 000044 177746
007176 005710
007200 005710
007202 032737 000010 177752
007210 001006
007212 010037 001236
007216 012737 000001 001234
007224 104001
007226 012737 000030 177746
007234 005710
007236 005710

```

: *TEST 13      CACHE CONTROL LOGIC, 'RANDOM' FLIP FLOP TEST
: *
: *THIS IS A TEST OF THE 'RANDOM' CONTROL SIGNAL.
: *A TEST IS MADE TO INSURE THAT THE 'RANDOM' FLIP-FLOP IS NOT STUCK
: *AND IS TOGGLED ONCE FOR EVERY 'BUST' CYCLE INITIATED BY
: *THE PROCESSOR. 'BUST' IS BUS START, A SIGNAL PRODUCED BY
: *THE PROCESSOR WHENEVER IT THINKS IT IS ABOUT TO DO A MEMORY CYCLE.
: *THE RANDOM FLIP FLOP IS USED IN THE CACHE TO DETERMINE WHICH
: *GROUP TO WRITE IN THE EVENT OF A READ MISS CYCLE. IF THIS FLIP FLOP IS
: *SET THEN GROUP ZERO IS WRITTEN; IF CLEAR THEN GROUP ONE IS WRITTEN.
: *
: *****
: *S*13: SCOPE
: *      MOV      #40, $TIMES      ;; DO 40 ITERATIONS
: *      KF=$TN-1
: *      MOV      #TST14, SKAD     ; SET THE SKAD REGISTER
: *                                     ; IN CASE THE TEST ABORTS.
: *      MOV      #STSTNM, $TMP0
: *      MOV      #SPUR, @CACHVEC ; EXPECT NO PARITY ERRORS.
: *      SKPBCN      ; IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
: *      SKPBHM     ; IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
: *      MOV      #KFTMP2, R0      ; ESTABLISH A LOCATION FOR THE
: *                                     ; HITS TO BE MADE WHICH WON'T
: *                                     ; INTERFERE WITH THE HITS CAUSED
: *                                     ; BY EXECUTION OF THIS CODE!
: *      BIC      #176003, R0
: *      MOV      R0, R1
: *      ADD      #TESTR1, R1
: *      MOV      R0, R2
: *      ADD      #TESTR2, R2
: *      MOV      #S1MD, @CONTRL   ; MAKE THOSE TWO TEST LOCATIONS
: *      TST      (R0)            ; (R1) AND (R2) MISSES IN BOTH
: *                                     ; GROUPS BY MAKING (R0) A HIT
: *                                     ; IN BOTH GROUPS.
: *      TST      (R0)
: *      BIT      #10, @HITMIS    ; SEE IF REFERENCE ADDRESS
: *      BNE      KF2            ; IS A HIT.
: *                                     ; IF NOT ERROR!
: *      MOV      R0, $TMP2
: *      MOV      #1, $TMP1
: *      ERROR   1
: *      MOV      #S0M1, @CONTRL  ;
: *      TST      (R0)
: *      TST      (R0)

```


1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930

```

007240 032737 000010 177752      BIT      #10,#HITMIS
007246 001006      ONE      KF3
007250 010037 001236      MOV      R0,$TMP2
007254 012737 000000 001234      MOV      #0,$TMP1
007262 104001      ERROR   1
007264 005037 177746      KF3:    CLR      #CONTR_
007270 000240      NOP
007272 021112      CMP      (R1),(R2)
007274 021112      CMP      (R1),(R2)
007276 013705 177752      MOV      #HITMIS,R5
007302 005105      COM      R5
007304 032705 000014      BIT      #14,R5
007310 001411      BEQ      KF4
007312 010137 001236      MOV      R1,$TMP2
007316 005037 001240      CLR      $TMP3
007322 010237 001242      MOV      R2,$TMP4
007326 005037 001244      CLR      $TMP5
007332 104121      15:     ERROR   121
007334 000402      KF4:    BR      KF5
007336 000000      KFTMP1: .WORD  0
007340 000000      KFTMP2: .WORD  0
007342      KF5:

```

;SEE IF REFERENCE ADDRESS
;IS A HIT.

;IF NOT ERROR!

;NOW THAT THE ADDRESSES (R1)
;AND (R2) ARE MISSES, REFERENCING
;THEM BOTH EACH IN CONSECUTIVE
;REFERNCES SHOULD CAUSE THEM BOTH
;TO BE MADE HITS IF THE RANDOM
;FLIP FLOP TOGGLES INBETWEEN THE
;TWO CYCLES!
;NOTE THAT THESE TWO ADDRESSES
;(R1) AND (R2) ARE SUCH THAT
;IF THE RANDOM FLIP FLOP DIDN'T TOGGLE
;THE HITS AT THE ADDRESSES
;WOULD BE MUTUALLY EXCLUSIVE,
;THAT IS BOTH THESE ADDRESSES
;CAN'T BE HITS IN THE SAME GROUP!

;FOR SCOPING WITH AN OSCILLOSCOPE!
;HERE BOTH THE OPERAND FETCHES
;SHOULD BE MISSES.
;HERE BOTH THE OPERAND FETCHES
;SHOULD BE HITS!

;BOTH HITS ELSE ERROR.

;REPORT THE ERROR.

;USED TO DETERMINE THE TEST
;ADDRESSES.

;DONE!

*TEST 14 CACHE MAINTENANCE REGISTER COUNT PATTERN TEST
*

*THIS TEST RUNS A COUNT PATTERN THROUGH THE MAINTENANCE REGISTER'S
*BITS 15 TO 4. THIS IS DONE TO INSURE THAT THESE BITS ARE SETTABLE
*AND THAT THE DATA PATH TO THE REGISTERS IS VIABLE. MISSES ARE FORCED
*TO BOTH GROUPS SO THAT NO CACHE DATA OR ADDRESS MEMORY

```

1931
1932
1933
1934
1935
1936
1937
1938
1939 007342 000004
1940 007344 012737 000020 001302
1941
1942 000014
1943 007352 012737 007624 030646
1944
1945 007360 113737 001102 001232
1946
1947 007366 104416
1948 007370 104417
1949 007372 012737 007526 000114
1950
1951
1952
1953
1954
1955
1956
1957 007400 012737 000014 177746
1958
1959 007406 012701 177750
1960 007412 005004
1961 007414 012737 007426 001110
1962 007422 012700 170000
1963
1964 007426 000240 MA1:
1965 007430 010411 MOV R4,(R1)
1966 007432 011102 MOV (R1),R2
1967 007434 005011 CLR (R1)
1968
1969
1970
1971
1972 007436 030011 BIT R0,(R1)
1973
1974
1975
1976
1977 007440 001402 BEQ .+6
1978 007442 000000 HALT
1979
1980
1981
1982
1983
1984
1985
1986 007444 000240 MA2: NOP

```

```

: *ERRORS SHOULD OCCUR. ALSO ANY CYCLES DONE TO MAIN MEMORY
: *ARE INSURED, BY PROPER SELECTION OF INSTRUCTIONS, TO RETURN
: *DATA WITH THE PARITY BITS ON SO AS TO NOT CAUSE MAIN MEMORY PARITY
: *ERRORS BY SETTING THE MAIN MEMORY MAINTENANCE FUNCTION WHICH WOULD
: *EFFECTIVELY FORCE THE PARITY BITS READ FROM MAIN MEMORY TO A
: *ONE. SINCE THESE PARITY ARE ALREADY ONES, NO ERRORS SHOULD OCCUR.
: *
: *****
↑ST14: SCOPE
MOV #20,$TIMES ;;DO 20 ITERATIONS
MA=$TN-1
MOV #TST15,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $TSTNM,$TMP0
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
MOV #MAEPR,$MCACHVEC ;IN CASE AN ERROR OCCURS WHILE
;RUNNING A COUNT PATTERN
;THROUGH THE MAINTENANCE
;REGISTER SET UP THE PARITY ERROR
;TRAP VECTOR; NOTE THAT NO ERRORS
;SHOULD OCCUR IF THIS REGISTER
;AND THE PARITY LOGIC IS FUNCTIONING
;PROPERLY!
MOV #MDM1,$CONTRL ;FORCE MISSES TO BOTH GROUPS.
MOV #MAINT,R1
CLR R4
MOV #MA1,$LPERR
MOV #170000,R0
MA1: NOP
MOV R4,(R1)
MOV (R1),R2
CLR (R1)
;NOTE THE CODE IN THIS ARE
;MA1 THROUGH MA2, ASSEMBLES TO
;MACHINE CODE WHICH WILL
;HAVE THE PARITY BITS ON, 1'S!
;THE PATTERN IS LOADED INTO THE
;MAINTENANCE REGISTER, READ BACK
;AND THE MAINTENANCE REGISTER
;IS CLEARED.
;SEE IF ANY OF THE HIGH ORDER
;FOUR BITS, 15 TO 12,
;THE BITS WHICH CONTROL THE
;MAIN MEMORY DATA PARITY MAINTENANCE
;FUNCTION ARE STUCK ON.
;IF SO, THEN ALL THAT CAN
;BE DONE IS TO HALT!!!!!!
;FOR IF CONTROL IS PASSED TO
;ANY OTHER PART OF THIS PROGRAM
;THERE WOULD BE NO CONTROL
;OVER WHAT KIND OF DATA WOULD
;BE READ FROM MAIN MEMORY AND
;MAIN MEMORY DATA PARITY ERRORS
;WOULD BE LIKELY TO OCCUR.
MA2: NOP

```

```

1997
1998 007446 011105          MOV    (R1),R5          ;SEE IF ANY OF THE LOW ORDER
1999 007450 001410          BEQ    MA3              ;BITS 11 THROUGH 0, ARE STUCK
2000                                     ;AT ONE.
2001                                     ;IF SO REPORT THE ERROR.
1992 007452 010437 001236    MOV    R4,STMP2
1993 007456 010537 001240    MOV    R5,STMP3
1994 007462 104122          IS:    ERROR          122
1995 007464 012737 177777 031026 MA3:   MOV    #-1,MANFLG      ;????????????GO ON????????
1996
1997 007472 020402          MA3:   CMP    R4,R2          ;SEE IF THE PATTERN WRITTEN MATCHES
1998 007474 001410          BEQ    MA4              ;THE PATTERN READ.
1999
2000                                     ;IF NOT REPORT THE ERROR.
2001 007476 010437 001236    MOV    R4,STMP2
2002 007502 010237 001240    MOV    R2,STMP3
2003 007506 104123          IS:    ERROR          123
2004 007510 012737 177777 031102 MA4:   MOV    #-1,MANFL2
2005
2006 007516 062704 00002C    MA4:   ADD    #20,R4          ;INCREMENT THE COUNT PATTERN.
2007 007522 001341          BNE    MA1
2008 007524 000432          BR     MADONE
2009
2010                                     MAERR:
2011                                     ;TRAP TO HERE IN THE EVENT
2012                                     ;THAT A PARITY ERROR OCCURS
2013                                     ;WHILE RUNNING THIS COUNT
2014                                     ;PATTERN TEST.
2014 007526 032737 000400 177744    BIT    #400,0#MEMERR
2015 007534 001005          BNE    MAERR1
2016                                     ;SEE IF THE ERROR WAS A MAINTENANCE
2017                                     ;ERROR, CAUSED BY A MAINTENANCE
2018 007536 012737 030522 000114    MOV    #SPUR,0#CACHVEC ;FUNCTION. IF NOT GO TO THE
2019 007544 000137 030522          JMP    SPUR             ;SPUR ROUTINE WHICH HANDLES SUCH UNEXPECTED
2020                                     ;ERRORS.
2020 007550 013737 177744 001242 MAERR1: MOV    0#MEMERR,STMP4 ;IF THE ERROR WAS CAUSED BY A
2021 007556 013737 177740 001234    MOV    0#LOADRS,STMP1 ;MAINT FUNCTION THEN REPORT THE
2022 007564 013737 177742 001236    MOV    0#HIADRS,STMP2 ;FAILURE OF THAT REGISTER.
2023 007572 012637 001240    MOV    (SP)+,STMP3
2024 007576 005726          TST    (SP)+
2025 007600 104124          IS:    ERROR          124
2026 007602 012737 177777 031102 MA4:   MOV    #-1,MANFL2
2027
2029 007610 000742          BR     MA4              ;RETURN TO THE TEST.
2029
2030 007612 005037 177746    MADONE: CLR    0#CONTRL ;DONE
2031 007616 012737 030522 000114    MOV    #SPUR,0#CACHVEC
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
;*****
;*TEST 15          CACHE MAINTENANCE AND ERROR REGISTERS TEST 1
;*
;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE A PARITY
;*ERROR ON THE MAIN MEMORY ADDRESS AND CONTROL LINES, AND ALSO A TEST
;*OF THE ERROR REGISTER'S ABILITY TO APPROPRIATELY SET TO 104402. THE
;*REFERENCE CAUSING THIS ERROR WILL BE MADE FROM THE CPU DIRECTLY TO

```

```

: *THE CACHE.
: *
: *****
2043 007624 000004          TST15: SCOPF
2044 007626 012737 000040 001302      MOV      #40, $TIMES      ;; DO 40 ITERATIONS
2045 000015          MAB=$TN-1
2046
2047
2048
2049
2050 007634 012737 010122 030646      MOV      #TST16, SKAD    ;SET THE SKAD REGISTER
                               ;IN CASE THE TEST ABORTS.
2051
2052 007642 113737 001102 001232      MOV      $TSTNM, $TMP0
2053
2054 007650 104415          SKPBEB      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2055 007652 104416          SKPBCN     ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2056 007654 104417          SKPBMM     ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2057 007656 104420          SKPBHM     ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2058 007660 012737 007730 000114      MOV      #MABRR0, @#CACHVEC ;SET UP FOR THE ERROR.
2059
2060 007666 012704 000002          MOV      #2, R4          ;THIS IS THE PATTERN THAT WILL
2061 007672 012702 177750          MOV      #MAINT, R2      ;BE PUT IN THE MAINTENANCE REG.
2062 007676 012737 000014 177746      MOV      #MOM1, @#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2063
2064 007704 000240          NOP
2065 007706 010412          MOV      R4, (R2)       ;FOR SCOPING.
2066 007710 005012          CLR      (R2)          ;SET THE MAINTENANCE REGISTER.
                               ;THE REFERENCE WHICH FETCHES
2067                               ;THIS INSTRUCTION SHOULD
2068                               ;CAUSE THE ABORT!
2069
2070 007712          MAB2:          ;NO ABORT OCCURRED REPORT THE ERROR
2071 007712 010437 001236          MOV      R4, $TMP2
2072 007716 104127          IS:      ERROR      127
2073 007720 012737 177777 031102      MOV      #-1, MAMFL2
2074 007726 000474          BR      MABDON
2075
2076 007730 022737 104402 177744      MABRR0: CMP      #104402, @#MEMERR ;WHEN THE TRAP IS MADE TO THIS LOCATION
2077 007736 001036          BNE      MABRR4        ;MAKE SURE THE ERROR REGISTER IS
                               ;SET CORRECTLY. IF NOT GO TO MABRR4.
2078
2079 007740 022626          MABRR1: CMP      (SP)+, (SP)+ ;OTHERWISE RESET THE STACK.
2080 007742 012737 177777 177744      MABRR15: MOV     #-1, @#MEMERR ;ATTEMPT TO CLEAR THE ERROR REGISTER.
2081 007750 005737 177744          TST     @#MEMERR
2082 007754 001416          BEQ     MABRR3
2083
2084 007756          MABRR2:          ;REPORT ERROR REGISTER WON'T CLEAR!
2085 007756 013737 177740 001236      MOV      @#LOADRS, $TMP2
2086 007764 013737 177742 001240      MOV      @#HIADRS, $TMP3
2087 007772 013737 177744 001242      MOV      @#MEMERR, $TMP4
2088 010000 104130          IS:      ERROR      130
2089 010002 012737 177777 031062      MOV      #-1, MMRFLG
2090 010010 000443          BR      MABDON
2091
2092 010012 022737 177740 177740      MABRR3: CMP      #177740, @#LOADRS ;MAKE SURE THE ADDRESS
2093 010020 001356          BNE      MABRR2        ;REGISTER RESET.
2094 010022 022737 000003 177742      CMP      #3, @#HIADRS
2095 010030 001352          BNE      MABRR2
2096 010032 000432          BR      MABDON
2097
2098 010034          MABRR4:          ;REPORT ERROR REGISTER NOT SET CORRECTLY!!

```

```

2099 010034 012637 001236
2100 010040 005726
2101 010042 013737 177740 001240
2102 010050 013737 177742 001242
2103 010056 012737 000002 001244
2104 010064 012737 104402 001246
2105 010072 013737 177744 001250
2106 010100 104131
2107 010102 012737 177777 031102
2108 010110 012737 177777 031076
2109 010116 000711
2110
2111 010120 104410
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122 010122 000004
2123 010124 012737 000040 001302
2124 000016
2125
2126 010132 012737 010440 030646
2127
2128 010140 113737 001102 001232
2129
2130 010146 104415
2131 010150 104416
2132 010152 104417
2133 010154 104420
2134 010156 012737 010236 000114
2135 010164 012704 010000
2136 010170 012702 177750
2137 010174 012737 000014 177746
2138 010202 000402
2139
2140 010204
2141 010204
2142 010210
2143 010210
2144
2145 010210 000240
2146 010212 010412
2147 010214 005701
2148
2149
2150 010216 005012
2151
2152 010220
2153 010220 010437 001236
2154

```

```

MOV (SP)+,STMP2
TST (SP)+
MOV 2#LOADRS,STMP3
MOV 2#HIADRS,STMP4
MOV #2,STMP5
MOV #104402,STMP6
MOV 2#MEMERR,STMP7
1S: ERROR 131
MOV #-1,MANFL2
MOV #-1,MMRFL2
BR MABR15

```

MABDON: RSET

```

;GO SEE IF THE ERROR REGISTER
;CAN BE CLEARED.
;DONE!!

```

```

*****
*TEST 16 CACHE MAINTENANCE AND ERROR REGISTERS TEST 2
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
*A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE.
*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMCRY.
*
*****

```

```

TST16: SCOPE
MOV #40,STIMES ;:DO 40 ITERATIONS
MB=$TN-1
MOV #TST17,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $TSTNM,STMP0
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV #MBERRO,2#CACHVEC ;SET UP FOR THE ERROR.
MOV #10000,R4 ;PATERN TO BE PUT INTO THE
MOV #MAINT,R2 ;MAINTENANCE REGISTER.
MOV #MDM1,2#CONTRL ;FORCE MISSES TO BOTH GROUJS.
BR MBI

```

```

LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
LOC=-4&LOC
LOC=LOC+4
.=LOC

```

```

MB1: NOP
MB2: MOV R4,(R2) ;SET THE MAINTENANCE REGISTER.
TST R1 ;THIS IS A DUMMY INSTRUCTION
;WITH THE APPROPRIATE PARITY
;WHOSE FETCH WILL CAUSE THE ERROR.
CLR (R2)
MB3: ;REPORT ERROR. MAINTENANCE
MOV R4,STMP2 ;FUNCTION FAILED TO
;CAUSE ERROR.

```

```

2155 010224 104137 177777 031102 15: ERROR 127
2156 010226 012737 177777 031102 MOV #-1,MANFL2
2157 010234 000500 BR MBDONE
2158
2159 010236 022737 104404 177744 MBERRO: CMP #104404,@MEMERR ;DID THE ERROR REGISTER
2160 010244 001042 BNE 69$ ;SET PROPERLY?
2161
2162 010246 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2163 010250 005037 177572 65$: CLR @MMR0
2164 010254 005037 172515 CLR @MMR3
2165 010260 012737 177777 177744 MOV #-1,@MEMERR ;TRY TO CLEAR THE ERROR
2166 010266 005737 177744 TST @MEMERR ;REGISTER.
2167 010272 001416 BEQ 68$
2168
2169 010274 66$: MOV @LOADRS,$TMP2 ;ERROR REGISTER WON'T
2170 010274 013737 177740 001236 MOV @HIADRS,$TMP3 ;CLEAR
2171 010302 013737 177742 001240 MOV @MEMERR,$TMP4
2172 010310 013737 177744 001242
2173
2174 010316 104130 67$: ERROR 130
2175 010320 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
2176 010326 000443 BR MBDONE
2177
2178 010330 022737 177740 177740 68$: CMP #177740,@LOADRS ;SEE IF ADDRESS REGISTER
2179 010336 001356 BNE 66$ ;UNLOCKED.
2190 010340 022737 000003 177742 CMP #3,@HIADRS
2181 010346 001352 BNE 66$
2182 010350 000432 BR MBDONE
2183
2184 010352 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
2185 010352 012637 001236 TST (SP)+ ;NOT SET AS EXPECTED.
2186 010356 005726 ;RESET THE STACK.
2187 010360 013737 177740 001240 MOV @LOADRS,$TMP3
2188 010366 013737 177742 001242 MOV @HIADRS,$TMP4
2189 010374 012737 010000 001244 MOV #10000,$TMP5
2190 010402 012737 104404 001246 MOV #104404,$TMP6
2191 010410 013737 177744 001250 MOV @MEMERR,$TMP7
2192
2193 010416 104131 70$: ERROR 131
2194 010420 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
2195 010426 012737 177777 031076 MOV #-1,MMRFL2
2196 010434 000705 BR 65$
2197 010436 104410 MBDONE: RSET
2198
2199
2200 ;*****
2201 ;*TEST 17 CACHE MAINTENANCE AND ERROR REGISTERS TEST 3
2202 ;*
2203 ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2204 ;*A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S HIGH BYTE.
2205 ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2206 ;*
2207 ;*****
2208 010440 000004 ST17: SCOPE
2209 010442 012737 000040 001302 MOV #40,$TIMES ;;DO 40 ITERATIONS
2210 000017 MC=$TN-1 ;SET THE SKAD REGISTER

```

```

2211 010450 012737 010754 035646      MOV      #TST20,SKAD      ;IN CASE THE TEST ABORTS.
2212
2213 010456 113737 001102 001232      MOV8     $TSTNM,$TMP0
2214
2215 010464 104415      SKPB8ER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2216 010466 104416      SKPB8CN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2217 010470 104417      SKPB8MN      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2218 010472 104420      SKPB8HM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2219 010474 012737 010552 000114      MOV      #MCERRO,$#CACHVEC ;SET UP FOR THE ERROR.
2220 010502 012704 020000      MOV      #20000,R4        ;PATTERN TO BE USED IN THE
2221 010506 012702 177750      MOV      #MAINT,R2        ;MAINTENANCE REGISTER.
2222 010512 012737 000014 177746      MOV      #MDM1,$#CONTRL   ;FORCE MISSES TO BOTH GROUPS.
2223 010520 000401      BR
2224
2225          010522      LOC=.                ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2226          010520      LOC=-4&LOC
2227          010524      LOC=LOC+4
2228          010524      .=LOC
2229
2230 010524 000240      MC1:  NOP
2231 010526 010412      MOV      R4,(R2)        ;SET THE MAINTENANCE REGISTER.
2232 010530 005701      MC2:  TST      R1        ;THE FETCH OF THIS INSTRUCTION
2233          ;SHOULD CAUSE THE ABORT.
2234 010532 005012      CLR      (R2)
2235
2236 010534      MC3:
2237 010534 010437 001236      MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
2238          ;FUNCTION FAILED TO
2239          ;CAUSE ERROR.
2240 010540 104127      1$:  ERROR 127
2241 010542 012737 177777 031102      MOV      #-1,MANFL2
2242 010550 000500      BR      MCDONE
2243 010552 022737 104404 177744      MCERRO: CMP      #104404,$#MEMERR ;DID THE ERROR REGISTER
2244 010560 001042      BNE      69$           ;SET PROPERLY?
2245
2246 010562 022626      64$:  CMP      (SP)+,(SP)+ ;RESET THE STACK
2247 010564 005037 177572      65$:  CLR      $#MMR0
2248 010570 005037 172516      CLR      $#MMR3
2249 010574 012737 177777 177744      MOV      #-1,$#MEMERR ;TRY TO CLEAR THE ERROR
2250 010602 005737 177744      TST      $#MEMERR      ;REGISTER.
2251 010606 001416      BEQ      68$
2252
2253 010610      66$:
2254 010610 013737 177740 001236      MOV      $#LOADRS,$TMP2 ;ERROR REGISTER WON'T
2255 010616 013737 177742 001240      MOV      $#HIADRS,$TMP3 ;CLEAR
2256 010624 013737 177744 001242      MOV      $#MEMERR,$TMP4
2257
2258 010632 104130      67$:  ERROR 130
2259 010634 012737 177777 031062      MOV      #-1,MMRFLG    ;SIGNAL BAD REGISTER
2260 010642 000443      BR      MCDONE
2261
2262 010644 022737 177740 177740      68$:  CMP      #177740,$#LOADRS ;SEE IF ADDRESS REGISTER
2263 010652 001356      BNE      66$           ;UNLOCKED.
2264 010654 022737 000003 177742      CMP      #3,$#HIADRS
2265 010662 001352      BNE      65$
2266 010664 000432      BR      MCDONE

```

```

2267
2268 010666          69$:          :REPORT ERROR REGISTER
2269 010666 012637 001236      MOV      (SP)+,$TMP2      :NOT SET AS EXPECTED.
2270 010672 005726          TST      (SP)+          :RESET THE STACK.
2271 010674 013737 177740 001240      MOV      @#LOADRS,$TMP3
2272 010702 013737 177742 001242      MOV      @#HIADRS,$TMP4
2273 010710 012737 020000 001244      MOV      #20000,$TMP5
2274 010716 012737 104404 001246      MOV      #104404,$TMP6
2275 010724 013737 177744 001250      MOV      @#MEMERR,$TMP7
2276
2277 010732 104131          70$:      ERROR      131
2278 010734 012737 177777 031102      MOV      #-1,MANFL2      ;SIGNAL BAD REGISTER
2279 010742 012737 177777 031076      MOV      #-1,MMRFL2
2280 010750 000705          BR        65$
2281 010752 104410          MCDONE:  RSET
2282
2283          ;*****
2284          ;*TEST 20          CACHE MAINTENANCE AND ERROR REGISTERS TEST 4
2285          ;*
2286          ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2287          ;*A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE.
2288          ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2289          ;*
2290          ;*****
2291 010754 000004          TST20:  SCOPE
2292 010756 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
2293          MD=$TN-1
2294
2295 010764 012737 011274 030646      MOV      #TST21,SKAD      ;SET THE SKAD REGISTER
2296          ;IN CASE THE TEST ABORTS.
2297 010772 113737 001102 001232      MOV      $TSTNM,$TMP0
2298
2299 011000 104415          SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2300 011002 104416          SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2301 011004 104417          SKPBMM      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2302 011006 104420          SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2303 011010 012737 011072 000114      MOV      #MDERR0,@#CACHVEC ;SET UP FOR THE ERROR.
2304 011016 012704 040000          MOV      #40000,R4        ;PATTERN TO BE PUT IN THE
2305 011022 012702 177750          MOV      #MAINT,R2        ;MAINTENANCE REGISTER.
2306 011026 012737 000014 177746      MOV      #MOM1,@#CONTRL   ;FORCE MISSES TO BOTH GROUPS.
2307 011034 000402          BR        MD1
2308
2309          LOC=.          ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2310          LOC=-4&LOC
2311          LOC=LOC+4
2312          .=LOC
2313
2314 011040 000240          MD1:      NOP
2315 011042 000240          NOP
2316 011044 010412          MD2:      MOV      R4,(R2)      ;SET THE MAINTENANCE REGISTER.
2317 011046 005701          TST      R1            ;THE FETCH OF THIS INSTRUCTION
2318          ;SHOULD CAUSE THE MAIN MEMORY
2319          ;DATA PARITY ABORT.
2320 011050 005012          CLR      (R2)
2321 011052 000240          NOP
2322

```



```

2323 011054          MD3:          ;REPORT ERROR. MAINTENANCE
2324 011054 010437 001236      MOV      R4,$TMP2      ;FUNCTION FAILED TO
2325                                     ;CAUSE ERROR.
2326 011050 104127          15:      ERROR      127
2327 011062 012737 177777 031102  MOV      #-1,MANFL2
2328 011070 000500          BR        MDDONE
2329
2330 011072 022737 104410 177744  MDERRO:  CMP      #104410,@MEMERR      ;DID THE ERROR REGISTER
2331 011100 001042          BNE      69$          ;SET PROPERLY?
2332
2333 011102 022626          64$:      CMP      (SP)+,(SP)+      ;RESET THE STACK
2334 011104 005037 177572      65$:      CLR      @MMR0
2335 011110 005037 172516      CLR      @MMR3
2336 011114 012737 177777 177744  MOV      #-1,@MEMERR      ;TRY TO CLEAR THE ERROR
2337 011122 005737 177744      TST      @MEMERR      ;REGISTER.
2338 011126 001416          BEQ      68$
2339
2340 011130          66$:          ;ERROR REGISTER WON'T
2341 011130 013737 177740 001236  MOV      @LOADRS,$TMP2      ;CLEAR
2342 011136 013737 177742 001240  MOV      @HIADRS,$TMP3
2343 011144 013737 177744 001242  MOV      @MEMERR,$TMP4
2344
2345 011152 104130          67$:      ERROR      130
2346 011154 012737 177777 031062  MOV      #-1,MMRFLG      ;SIGNAL BAD REGISTER
2347 011162 000443          BR        MDDONE
2348
2349 011164 022737 177740 177740  68$:      CMP      #177740,@LOADRS      ;SEE IF ADDRESS REGISTER
2350 011172 001356          BNE      66$          ;UNLOCKED.
2351 011174 022737 000003 177742  CMP      #3,@HIADRS
2352 011202 001352          BNE      66$
2353 011204 000432          BR        MDDONE
2354
2355 011206          69$:          ;REPORT ERROR REGISTER
2356 011206 012637 001236      MOV      (SP)+,$TMP2      ;NOT SET AS EXPECTED.
2357 011212 005726          TST      (SP)+          ;RESET THE STACK.
2358 011214 013737 177740 001240  MOV      @LOADRS,$TMP3
2359 011222 013737 177742 001242  MOV      @HIADRS,$TMP4
2360 011230 012737 040000 001244  MOV      #40000,$TMP5
2361 011236 012737 104410 001246  MOV      #104410,$TMP6
2362 011244 013737 177744 001250  MOV      @MEMERR,$TMP7
2363
2364 011252 104131          70$:      ERROR      131
2365 011254 012737 177777 031102  MOV      #-1,MANFL2      ;SIGNAL BAD REGISTER
2366 011262 012737 177777 031076  MOV      #-1,MMRFL2
2367 011270 000705          BR        65$
2368 011272 104410          MDDONE:  RSET
2369
2370 ;*****
2371 ;*TEST 21      CACHE MAINTENANCE AND ERROR REGISTERS TEST 5
2372 ;*
2373 ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2374 ;*A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S HIGH BYTE.
2375 ;*WHEN THAT WORD IS THE WANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2376 ;*
2377 ;*****
2378 011274 000004      †ST21:  SCOPE

```

```

2379 011276 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
2380                                ME=$TN-1
2381
2382 011304 012737 011614 030646      MOV      #TST2,$KAD      ;SET THE SKAD REGISTER
2383                                ;IN CASE THE TEST ABORTS.
2384 011312 113737 001102 001232      MOVB     $TSTNM,$TMP0
2385
2386 011320 104415                                SKPBER      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2387 011322 104415                                SKPBCN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2388 011324 104417                                SKPBMN      ;IF THE MAINTENANCE REGISTER IS BAD SKIP THIS TEST.
2389 011326 104420                                SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2390 011330 012737 011412 000114      MOV      #MEERRO,$#CACHVEC ;SET UP FOR THE ERROR.
2391 011336 012704 100000 R4      MOV      #100000,R4      ;PATTERN TO BE PUT IN THE
2392 011342 012702 177750 R2      MOV      #MAINT,R2      ;MAINTENANCE REGISTER.
2393 011346 012737 000014 177746      MOV      #MOM1,$#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2394 011354 000402      BR       ME1
2395
2396                                011356      LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2397                                011354      LOC=-4&LOC
2398                                011360      LOC=LOC+4
2399                                011360      .=LOC
2400
2401 011360 000240      NOP
2402 011362 000240      ME1:    NOP
2403 011364 010412      MOV      R4,(R2)      ;SET THE MAINTENANCE REGISTER.
2404 011366 005701      ME2:    TST      R1      ;THE FETCH OF THIS INSTRUCTION
2405                                ;SHOULD CAUSE THE ABORT.
2406 011370 005012      CLR      (R2)
2407 011372 000240      NOP
2408
2409 011374      ME3:
2410 011374 010437 001236      MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
2411                                ;FUNCTION FAILED TO
2412                                ;CAUSE ERROR.
2412 011400 104127      1$:    ERROR 127
2413 011402 012737 177777 031102      MOV      #-1,$MANFL2
2414 011410 000500      BR       MEDONE
2415
2416 011412 022737 104410 177744      MEERRO:  CMP      #104410,$#MEMERR ;DID THE ERROR REGISTER
2417 011420 001042      BNE     69$      ;SET PROPERLY?
2418
2419 011422 022626      64$:    CMP      (SP)+,(SP)+ ;RESET THE STACK
2420 011424 005037 177572      65$:    CLR      $#MMR0
2421 011430 005037 172516      CLR      $#MMR3
2422 011434 012737 177777 177744      MOV      #-1,$#MEMERR ;TRY TO CLEAR THE ERROR
2423 011442 005737 177744      TST     $#MEMERR ;REGISTER.
2424 011446 001416      BEQ     68$
2425
2426 011450      66$:
2427 011450 013737 177740 001236      MOV      $#LOADRS,$TMP2 ;ERROR REGISTER WON'T
2428 011456 013737 177742 001240      MOV      $#HIADRS,$TMP3 ;CLEAR
2429 011464 013737 177744 001242      MOV      $#MEMERR,$TMP4
2430
2431 011472 104130      67$:    ERROR 130
2432 011474 012737 177777 031062      MOV      #-1,$MMRFLG ;SIGNAL BAD REGISTER
2433 011502 000443      BR       MEDONE
2434

```

```

2435 011504 022737 177740 177740 693:  CMP      #177740,2#LOADRS ;SEE IF ADDRESS REGISTER
2436 011512 001356          BNE      655          ;UNLOCKED.
2437 011514 022737 000000 177742  CMP      #3,2#HIADRS
2438 011522 001352          BNE      665
2439 011524 000432          BR       MEDONE
2440
2441 011526          693:          ;REPORT ERROR REGISTER
2442 011526 012637 001236  MOV      (SP)+,STMP2 ;NOT SET AS EXPECTED.
2443 011532 005726          TST      (SP)+      ;RESET THE STACK.
2444 011534 013737 177740 001240  MOV      2#LOADRS,STMP3
2445 011542 013737 177742 001242  MOV      2#HIADRS,STMP4
2446 011550 012737 100000 001244  MOV      #100000,STMP5
2447 011556 012737 104410 001246  MOV      #104410,STMP6
2448 011564 013737 177744 001250  MOV      2#MEMERR,STMP7
2449
2450 011572 104131          705:  ERROR    131
2451 011574 012737 177777 031102  MOV      #-1,MANFL2 ;SIGNAL BAD REGISTER
2452 011602 012737 177777 031076  MOV      #-1,MMRFL2
2453 011610 000705          BR       655
2454 011612 104410  MEDONE: RSET
2455
2456 *****
2457 *TEST 22      CACHE MAINTENANCE AND ERROR REGISTERS TEST 6
2458 *
2459 *THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
2460 *A PARITY ERROR ON THE MAIN MEMORY EVEN WORD'S LOW BYTE.
2461 *WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
2462 *
2463 *****
2464 †ST22:  SCOPE
2465 011614 000004          MOV      #40,STIMES ;:DO 40 ITERATIONS
2466 011616 012737 000040 001302  MF=STN-1
2467 000022
2468 011624 012737 012130 030546  MOV      #TST23,SKAD ;SET THE SKAD REGISTER
2469          ;IN CASE THE TEST ABORTS.
2470 011632 113737 001102 001232  MOV      STSTNM,STMP0
2471 011640 012737 011726 000114  MOV      #MFERR0,2#CACHVEC ;SET UP FOR THE ERROR.
2472 011646 012704 010000          MOV      #10000,R4 ;PATTERN TO BE LOADED INTO THE
2473 011652 012702 177750          MOV      #MAINT,R2 ;MAINTENANCE REGISTER.
2474 011656 012737 000014 177746  MOV      #MOM1,2#CONTRL ;FORCE MISSES TO BOTH GROUPS.
2475 011664 012705 011706          MOV      #MF2,R5 ;A REFERENCE TO THIS ADDRESS
2476          ;WILL CAUSE A PARITY TRAP BECAUSE
2477          ;THE OTHER WORD IN THE PAIR
2478          ;WILL HAVE THE APPROPRIATE
2479          ;PARITY TO CAUSE THE MAINTENANCE
2480          ;FUNCTION WHICH WILL BE SET
2481          ;TO FORCE THE ERROR.
2482 011670 000401          BR       MF1
2483
2484          LOC=. ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
2485          LOC=-4&LCC
2486          LOC=LOC+4
2487          .=LOC
2488
2489 011674 000240          MF1:  NOP
2490 011676 010412          MOV      R4,(P2) ;SET THE MAINTENANCE REGISTER.

```

```

2491 011703 021502          CMP      (R5),R2          ; THIS REFERENCE TO (R5) WILL CAUSE A
2492 011702 005012          CLR      (R2)            ; PARITY TRAP SINCE THE OTHER IN THAT
2493                                     ; PAIR WILL CAUSE A PARITY ERROR.
2494 011704 005701          TST      R1              ; THIS WORD WILL CAUSE THE ERROR.
2495 011706 000240          MF2:    NOP              ; WHEN THIS WORD IS REFERENCED.
2496
2497 011710          MF3:
2498 011710 010437 001838          MOV      R4,$TMP2        ; REPORT ERROR. MAINTENANCE
2499                                     ; FUNCTION FAILED TO
2500                                     ; CAUSE ERROR.
2501 011714 104127          65:    ERROR      127
2502 011716 012737 177777 031102  MOV      #-1,MANFL2
2503 011724 000500          BR       MFDONE
2504 011726 022737 004404 177744  MFEPR0:  CMP      #4404,$MEMERR ; DID THE ERROR REGISTER
2505 011734 001042          BNE
2506                                     ; SET PROPERLY?
2507 011736 022626          64$:    CMP      (SP)+,(SP)+ ; RESET THE STACK
2508 011740 005037 177572          65$:    CLR      $MMR0
2509 011744 005037 172516          CLR      $MMR3
2510 011750 012737 177777 177744  MOV      #-1,$MEMERR ; TRY TO CLEAR THE ERROR
2511 011756 005737 177744          TST      $MEMERR        ; REGISTER.
2512 011762 001416          BEQ
2513
2514 011764          66$:
2515 011764 013737 177740 001236  MOV      $LOADRS,$TMP2 ; ERROR REGISTER WON'T
2516 011772 013737 177742 001240  MOV      $HIADRS,$TMP3 ; CLEAR
2517 012000 013737 177744 001242  MOV      $MEMERR,$TMP4
2518
2519 012006 104130          67$:    ERROR      130
2520 012010 012737 177777 031062  MOV      #-1,MMRFLG    ; SIGNAL BAD REGISTER
2521 012016 000443          BR       MFDONE
2522
2523 012020 022737 177740 177740  69$:    CMP      #177740,$LOADRS ; SEE IF ADDRESS REGISTER
2524 012026 001356          BNE      66$            ; UNLOCKED.
2525 012030 022737 000003 177742  CMP      #3,$HIADRS
2526 012036 001352          BNE      66$
2527 012040 000432          BR       MFDONE
2528
2529 012042          69$:
2530 012042 012637 001236          MOV      (SP)+,$TMP2    ; REPORT ERROR REGISTER
2531 012046 005726          TST      (SP)+          ; NOT SET AS EXPECTED.
2532 012050 013737 177740 001240  MOV      $LOADRS,$TMP3 ; RESET THE STACK.
2533 012056 013737 177742 001242  MOV      $HIADRS,$TMP4
2534 012064 012737 010000 001244  MOV      #10000,$TMP5
2535 012072 012737 004404 001246  MOV      #4404,$TMP6
2536 012100 013737 177744 001250  MOV      $MEMERR,$TMP7
2537
2538 012106 104131          70$:    ERROR      131
2539 012110 012737 177777 031102  MOV      #-1,MANFL2    ; SIGNAL BAD REGISTER
2540 012116 012737 177777 031076  MOV      #-1,MMRFL2
2541 012124 000705          BR       65$
2542 012126 104410          MFDONE: RSET
2543
2544 ;*****
2545 ;*TEST 23          CACHE MAINTENANCE AND ERROR REGISTERS TEST 7
2546 ;*

```

```

2547
2548
2549
2550
2551
2552 012130 000004
2553 012132 012737 000040 001302
2554 000023
2555
2556 012140 012737 012450 030646
2557
2558 012146 012737 001102 001232
2559
2560 012154 104415
2561 012156 104416
2562 012160 104417
2563 012162 104420
2564 012164 012704 040000
2565 012170 012704 177750
2566 012174 012737 01224E 000114
2567 012202 012737 000014 177746
2568 012210 000401
2569
2570 012212
2571 012210
2572 012214
2573 012214
2574
2575 012214 000240
2576 012216 010412
2577 012220 000240
2578 012222 005701
2579
2580 012224 005012
2581 012226 000240
2582
2583 012230
2584 012230 010437 001236
2585
2586 012234 104127
2587 012236 012737 177777 031102
2588 012244 000500
2589
2590 012246 022737 004410 177744
2591 012254 001042
2592
2593 012256 022626
2594 012260 005037 177572
2595 012264 005037 172516
2596 012270 012737 177777 177744
2597 012276 005737 177744
2598 012302 001416
2599
2600 012304
2601 012304 013737 177740 001236
2602 012312 013737 177742 001240

```

*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY TO FORCE
 *A PARITY ERROR ON THE MAIN MEMORY ODD WORD'S LOW BYTE.
 *WHEN THAT WORD IS THE UNWANTED WORD IN THE PAIR GOTTEN FROM MEMORY.
 *

 TST23: SCOPE
 MOV #40,\$TIMES ;DO 40 ITERATIONS
 MG=\$TN-1
 MOV #TST24,SKAD ;SET THE SKAD REGISTER
 ;IN CASE THE TEST ABORTS.
 MOVB \$TSTNM,\$TMPD
 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
 SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
 MOV #40000,R4 ;THIS PATTERN WILL BE PUT IN THE
 MOV #MAINT,R4 ;MAINTENANCE REGISTER.
 MOV #MGERR0,\$CACHVEC ;SET UP FOR THE ERROR.
 MOV #MDM1,\$CONTRL ;FORCE MISSES TO BOTH GROUPS.
 BR MG1
 LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
 LOC=-4&LOC
 LOC=LOC+4
 .=LOC
 MG1: NOP
 MOV R4,(R2) ;SET THE MAINTENANCE REGISTER.
 NOP ;THE REFERENCE TO THIS NOP
 MG2: TST R1 ;SHOULD CAUSE A PARITY ERROR TO OCCUR AT
 ;MG2, RESULTING IN A TRAP!
 CLR (R2)
 NOP
 MG3: MOV R4,\$TMP2 ;REPORT ERROR. MAINTENANCE
 ;FUNCTION FAILED TO
 ;CAUSE ERROR.
 1\$: ERROR 127
 MOV #-1,MANFL2
 BR MGDONE
 MGERR0: CMP #4410,\$MEMERR ;DID THE ERROR REGISTER
 BNE 69\$;SET PROPERLY?
 64\$: CMP (SP)+,(SP)+ ;RESET THE STACK
 65\$: CLR \$MMR0
 CLR \$MMR3
 MOV #-1,\$MEMERR ;TRY TO CLEAR THE ERROR
 TST \$MEMERR ;REGISTER.
 BEQ 68\$
 66\$: MOV \$LOADRS,\$TMP2 ;ERROR REGISTER WON'T
 MOV \$HIADRS,\$TMP3 ;CLEAR


```

2659                                     :GROUP
2660 012530 012705 012572             MOV    #MH1,R5      :MAKE MH1 A HIT IN
2661 012534 005715                   TST    (R5)         :GROUP GP.
2662 012536 005715                   TST    (R5)
2663
2664                                     :SEE IF REFERENCE ADDRESS
2665 012540 032737 000010 177752     BIT    #10,0#MH1MIS :IS A HIT.
2666 012546 001007                   BNE    IS
2667                                     :IF NOT ERROR!
2668 012550 010537 001236             MOV    R5,$TMP2
2669 012554 012737 000000 001234     MOV    #0,$TMP1
2670 012562 104001                   ERROR  1
2671
2672 012564 104411                   SKIPT
2673                                     ;ERROR FATAL. GO TO NEXT TEST.
2674 012566 000240                   IS:    NOP
2675 012570 010412                   MOV    R4,(R2)
2676 012572 005012                   MH1:  CLR    (R2)
2677                                     ;PUT THE PATTERN IN THE
2678                                     ;MAINTENANCE REGISTER.
2679                                     ;THE FETCH OF THIS NEXT
2680                                     ;INSTRUCTION SHOULD CAUSE
2681                                     ;A PARITY ERROR IN THE
2682                                     ;CACHE ADDRESS MEMORY GROUP GP.
2683 012574                                     MH2:
2684 012574 010437 001236             MOV    R4,$TMP2
2685                                     ;REPORT ERROR. MAINTENANCE
2686                                     ;FUNCTION FAILED TO
2687                                     ;CAUSE ERROR.
2688 012600 104127                   IS:    ERROR  127
2689 012602 012737 177777 031102     MOV    #-1,MANFL2
2690 012610 000500                   BR     MHDONE
2691
2692 012612 022737 004420 177744     MHERR0: CMP    #4420,0#MEMERR
2693 012620 001042                   BNE    69$
2694                                     ;DID THE ERROR REGISTER
2695                                     ;SET PROPERLY?
2696 012622 022626                   64$:  CMP    (SP)+,(SP)+
2697 012624 005037 177572                   65$:  CLR    0#MMR0
2698 012630 005037 172516                   CLR    0#MMR3
2699 012634 012737 177777 177744     MOV    #-1,0#MEMERR
2700 012642 005737 177744                   TST    0#MEMERR
2701 012646 001416                   BEQ    68$
2702                                     ;TRY TO CLEAR THE ERROR
2703                                     ;REGISTER.
2704 012650                                     66$:
2705 012650 013737 177740 001236     MOV    0#LOADRS,$TMP2
2706 012656 013737 177742 001240     MOV    0#HIADRS,$TMP3
2707 012664 013737 177744 001242     MOV    0#MEMERR,$TMP4
2708                                     ;ERROR REGISTER WON'T
2709                                     ;CLEAR
2710 012672 104130                   67$:  ERROR  130
2711 012674 012737 177777 031062     MOV    #-1,MMRFLG
2712 012702 000443                   BR     MHDONE
2713                                     ;SIGNAL BAD REGISTER
2714 012704 022737 177740 177740     68$:  CMP    #177740,0#LOADRS
2715 012712 001356                   BNE    66$
2716 012714 022737 000003 177742     CMP    #3,0#HIADRS
2717 012722 001352                   BNE    66$
2718 012724 000432                   BR     MHDONE
2719                                     ;SEE IF ADDRESS REGISTER
2720                                     ;UNLOCKED.
2721 012726                                     69$:

```

GCE

2715	012736	012737	001236		MOV	(SP)+,\$TMP2		:NOT SET AS EXPECTED.
2716	012738	005726			TST	(SP)+		:RESET THE STACK.
2717	012734	013737	177740	001240	MOV	\$LOADR,\$TMP3		
2718	012742	013737	177742	001242	MOV	\$HIADR,\$TMP4		
2719	012750	012737	003400	001244	MOV	\$400,\$TMP5		
2720	012756	012737	004420	001246	MOV	\$4420,\$TMP6		
2721	012764	013737	177744	001250	MOV	\$MEMERR,\$TMP7		
2722	012772	104131			T08:	ERROR	131	
2723	012774	012737	177777	031102	MOV	\$-1,\$MANFL2		:SIGNAL BAD REGISTER
2724	013002	012737	177777	031076	MOV	\$-1,\$MMRFL2		
2725	013010	000705			BR	ESS		
2726	013012	104410			ADONE:	RSET		
2727								
2728								
2729								
2730								
2731								
2732								
2733								
2734								
2735								
2736								
2737								
2738								
2739								
2740								
2741	013014	000004			TST25:	SCOPE		
2742	013016	012737	000040	001302	MOV	\$40,\$TIMES		:DO 40 ITERATIONS
2743		000025			MI=\$TN-1			
2744								
2745	013024	012737	013360	030646	MOV	\$TST26,\$SKAD		:SET THE SKAD REGISTER :IN CASE THE TEST ABORTS.
2746								
2747	013032	113737	001102	001232	MOVB	\$TSTNM,\$TMP0		
2748								
2749	013040	104415			SKPBER			:IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2750	013042	104416			SKPBCN			:IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2751	013044	104417			SKPBMM			:IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2752	013046	104420			SKPBHM			:IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2753	013050	012737	013156	000114	MOV	\$MIERR,\$CACHVEC		:SET UP FOR THE ERROR.
2754	013056	012704	001000		MOV	\$1000,\$R4		:PATTERN TO BE PUT IN MAINT. REG.
2755	013062	012702	177750		MOV	\$MAINT,\$R2		
2756	013066	012737	000030	177746	MOV	\$SJM1,\$CONTRL		:FORCE SELECT GROUP 0 AND :FORCE MISS THE OTHER :GROUP
2757								
2758								
2759	013074	012705	013136		MOV	\$MI1,\$R5		:MAKE MI1 A HIT IN :GROUP GP.
2760	013100	005715			TST	(R5)		
2761	013102	005715			TST	(R5)		
2762								
2763								
2764	013104	032737	000010	177752	BIT	\$10,\$HITMIS		:SEE IF REFERENCE ADDRESS :IS A HIT.
2765	013112	001007			BNE	\$S		
2766								:IF NOT ERROR!
2767	013114	010537	001236		MOV	\$R5,\$TMP2		
2768	013120	012737	000000	001234	MOV	\$R0,\$TMP1		
2769	013126	104001			ERROR	\$		
2770								

```

:*****
:*TEST 25   CACHE MAINTENANCE AND ERROR REGISTERS TEST 11
:*
:*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
:*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ZERO, FOR THE
:*HIGH BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
:*ABILITY TO SET CORRECTLY FOR THIS ERROR.
:*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
:*TO THE CACHE.
:*
:*****

```


2777	013130	104411				SKIPT			:ERROR FATAL. GO TO NEXT TEST.
2778	013132	000240				:S:	NCP		:PUT THE PATTERN IN THE
2779	013134	010411					MOV	R1 R2	:MAINTENANCE REGISTER.
2780	013136	005012				*11:	CLR	R2	:THE FETCH OF THIS NEXT
2781									:INSTRUCTION SHOULD CAUSE
2782									:A PARITY ERROR IN THE
2783									:CACHE ADDRESS MEMORY GROUP GP.
2784									
2785	013140	010437	001236			M12:	MOV	R4,\$TMP2	:REPORT ERROR. MAINTENANCE
2786	013144	104127							:FUNCTION FAILED TO
2787	013146	012737	177777	031102		1S:	ERROR	127	:CAUSE ERROR.
2788	013154	000500				MOV	#-1,MANFL2		
2789							BR	MIDONE	
2790	013156	022737	004420	177744		M1ERR0:	CMP	#4420,\$MEMERR	:DID THE ERROR REGISTER
2791	013164	001042					BNE	69S	:SET PROPERLY?
2792	013166	022626				64S:	CMP	(SP)+,(SP)+	:RESET THE STACK
2793	013170	005037	177572			65S:	CLR	\$MMR0	
2794	013174	005037	172516				CLR	\$MMR3	
2795	013200	012737	177777	177744			MOV	#-1,\$MEMERR	:TRY TO CLEAR THE ERROR
2796	013206	005737	177744				TST	\$MEMERR	:REGISTER.
2797	013212	001416					BEQ	68S	
2798									
2799	013214					66S:	MOV	\$LOADRS,\$TMP2	:ERROR REGISTER WON'T
2800	013222	013737	177740	001236			MOV	\$HIADRS,\$TMP3	:CLEAR
2801	0.3230	013737	177744	001242			MOV	\$MEMERR,\$TMP4	
2802									
2803	013236	104130				67S:	ERROR	130	
2804	013240	012737	177777	031062			MOV	#-1,MMRFLG	:SIGNAL BAD REGISTER
2805	013246	000443					BR	MIDONE	
2806									
2807	013250	022737	177740	177740		63S:	CMP	#177740,\$LOADRS	:SEE IF ADDRESS REGISTER
2808	013256	001356					BNE	66S	:UNLOCKED.
2809	013260	022737	000003	177742			CMP	\$3,\$HIADRS	
2810	013266	001352					BNE	66S	
2811	013270	000432					BR	MIDONE	
2812									
2813	013272					69S:			:REPORT ERROR REGISTER
2814	013272	012637	001236				MOV	(SP)+,\$TMP2	:NOT SET AS EXPECTED.
2815	013276	005726					TST	(SP)+	:RESET THE STACK.
2816	013300	013737	177740	001240			MOV	\$LOADRS,\$TMP3	
2817	013306	013737	177742	001242			MOV	\$HIADRS,\$TMP4	
2818	013314	012737	001000	001244			MOV	\$1000,\$TMP5	
2819	013322	012737	004420	001246			MOV	\$4420,\$TMP6	
2820	013330	013737	177744	001250			MOV	\$MEMERR,\$TMP7	
2821									
2822	013336	104131				70S:	ERROR	131	
2823	013340	012737	177777	031102			MOV	#-1,MANFL2	:SIGNAL BAD REGISTER
2824	013346	012737	177777	031076			MOV	#-1,MMRFL2	
2825	013354	000705					BR	65S	
2826	013356	104410				MIDONE:	RSET		

TEST 26: CACHE MAINTENANCE AND ERROR REGISTERS TEST 11

000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000010
000011
000012
000013
000014
000015
000016
000017
000018
000019
000020
000021
000022
000023
000024
000025
000026
000027
000028
000029
000030
000031
000032
000033
000034
000035
000036
000037
000038
000039
000040
000041
000042
000043
000044
000045
000046
000047
000048
000049
000050
000051
000052
000053
000054
000055
000056
000057
000058
000059
000060
000061
000062
000063
000064
000065
000066
000067
000068
000069
000070
000071
000072
000073
000074
000075
000076
000077
000078
000079
000080
000081
000082

```

*****
*TEST 26      CACHE MAINTENANCE AND ERROR REGISTERS TEST 12
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ONE, FOR THE
*LOW BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
*ABILITY TO SET CORRECTLY FOR THIS ERROR.
*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
*TO THE CACHE.
*
*****

```

TST26: SCOPE *****

```

013360 000004      SCOPE
013362 012737 000040 001302      MOV      #40,$TIMES      ;;DO 40 ITERATIONS
                                MJ=$TN-1
013370 012737 013724 030646      MOV      #TST27,SKAD    ;SET THE SKAD REGISTER
                                ;IN CASE THE TEST ABCRTS.
013376 113737 001102 001232      MOVB    $TSTNM,$TMP0
013404 104415      SKPBER    ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
013406 104416      SKPBCN   ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
013410 104417      SKPBMN   ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
013412 104420      SKPBHM   ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
013414 012737 013522 000114      MOV      #MJERR0,$CACHVEC ;SET UP FOR THE ERROR.
013422 012704 002000      MOV      #2000,R4        ;PATTERN TO BE PUT IN MAINT. REG.
013426 012702 177750      MOV      #MAINT,R2
013432 012737 000044 177746      MOV      #SIMC,$CONTRL   ;FORCE SELECT GROUP 1 AND
                                ;FORCE MISS THE OTHER
                                ;GROUP
013440 012705 013502      MOV      #MJ1,R5        ;MAKE MJ1 A HIT IN
013444 005715      TST     (R5)           ;GROUP GP.
013446 005715      TST     (R5)
013450 032737 000010 177752      BIT     #10,$HITMISS    ;SEE IF REFERENCE ADDRESS
013456 001007      BNE     15             ;IS A HIT.
                                ;IF NOT ERROR!
013460 010537 001236      MOV      R5,$TMP2
013464 012737 000001 001234      MOV      #1,$TMP1
013472 104001      ERROR   1
013474 104411      SKIPT
                                ;ERROR FATAL. GO TO NEXT TEST.
013476 000240      15:      NOP
013500 010412      MJ1:    MOV      R4,(R2)   ;PUT THE PATTERN IN THE
013502 005012      CLR     (R2)          ;MAINTENANCE REGISTER.
                                ;THE FETCH OF THIS NEXT
                                ;INSTRUCTION SHOULD CAUSE
                                ;A PARITY ERROR IN THE
                                ;CACHE ADDRESS MEMORY GROUP GP.
013504      MJ2:
013504 010437 001236      MOV      R4,$TMP2
                                ;REPORT ERROR. MAINTENANCE
                                ;FUNCTION FAILED TO
                                ;CAUSE ERROR.

```

```

2883 013510 104127 15: ERROR 127
2884 013512 012737 177777 031102 MOV #1,MANFL2
2885 013520 00050C BR MJDONE
2886
2887 013522 022737 004440 177744 MERR0: CMP #4440,2#MEMERR ;DID THE ERROR REGISTER
2888 013530 001042 BNE 69$ ;SET PROPERLY?
2889
2890 013532 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2891 013534 005037 177572 65$: CLR 2#MMR0
2892 013540 005037 177572 CLR 2#MMR3
2893 013544 012737 177744 177744 MOV #1,2#MEMERR ;TRY TO CLEAR THE ERROR
2894 013552 005737 177744 TST 2#MEMERR ;REGISTER.
2895 013556 001416 BEQ 68$
2896
2897 013560 66$: ;ERROR REGISTER WON'T
2898 013562 013737 177740 001236 MOV 2#LOADRS,$TMP2 ;CLEAR
2899 013566 013737 177742 001240 MOV 2#HIADRS,$TMP3
2900 013574 013737 177744 001242 MOV 2#MEMERR,$TMP4
2901
2902 013602 104130 67$: ERROR 130
2903 013604 012737 177777 031062 MOV #1,MMRFLG ;SIGNAL BAD REGISTER
2904 013612 000443 BR MJDONE
2905
2906 013614 022737 177740 177740 68$: CMP #177740,2#LOADRS ;SEE IF ADDRESS REGISTER
2907 013622 001356 BNE 66$ ;UNLOCKED.
2908 013624 022737 000003 177742 CMP #3,2#HIADRS
2909 013632 001352 BNE 66$
2910 013634 000432 BR MJDONE
2911
2912 013636 69$: ;REPORT ERROR REGISTER
2913 013636 012637 001236 MOV (SP)+,$TMP2 ;NOT SET AS EXPECTED.
2914 013642 005726 TST (SP)+ ;RESET THE STACK.
2915 013644 013737 177740 001240 MOV 2#LOADRS,$TMP3
2916 013652 013737 177742 001242 MOV 2#HIADRS,$TMP4
2917 013660 012737 002000 001244 MOV #2000,$TMP5
2918 013666 012737 004440 001246 MOV #4440,$TMP6
2919 013674 013737 177744 001250 MOV 2#MEMERR,$TMP7
2920
2921 013702 104131 70$: ERROR 131
2922 013704 012737 177777 031102 MOV #1,MANFL2 ;SIGNAL BAD REGISTER
2923 013712 012737 177777 031076 MOV #1,MMRFL2
2924 013720 000705 BR 65$
2925 013722 104410 MJDONE: RSET

```

```

2926
2927
2928 ;*****
2929 ;*TEST 27 CACHE MAINTENANCE AND ERROR REGISTERS TEST 13
2930 ;*
2931 ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
2932 ;*TO FORCE A PARITY ERROR IN THE CACHE ADDRESS MEMORY OF GROUP ONE, FOR THE
2933 ;*HIGH BYTE OF THE ADDRESS WORD. ALSO TESTED IS THE ERROR REGISTER'S
2934 ;*ABILITY TO SET CORRECTLY FOR THIS ERROR.
2935 ;*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
2936 ;*TO THE CACHE.
2937 ;*
2938 ;*****

```

```

2939 013724 000024 TST27: SCOPE
2940 013726 012737 000040 001302 MOV #40,$TIMES ;;DO 40 ITERATIONS
2941 000027 MK=$TN-1
2942
2943 013734 012737 014270 030646 MOV #TST30,SKAD ;SET THE SKAD REGISTER
2944 ;IN CASE THE TEST ABORTS.
2945 013742 113737 001102 001232 MOV# $TSTNM,$TMP0
2946
2947 013750 104415 SKPBR ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
2948 013752 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
2949 013754 104417 SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
2950 013756 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
2951 013760 012737 014066 000114 MOV #MKERRO,@#CACHEVEC ;SET UP FOR THE ERROR.
2952 013766 012734 004000 MOV #4000,R4 ;PATTERN TO BE PUT IN MAINT. REG.
2953 013772 012702 177750 MOV #MAINT,R2
2954 013776 012737 000044 177746 MOV #SIMD,@#CONTRL ;FORCE SELECT GROUP 1 AND
2955 ;FORCE MISS THE OTHER
2956 ;GROUP
2957 014004 012705 014046 MOV #MK1,R5 ;MAKE MK1 A HIT IN
2958 014010 005715 TST (R5) ;GROUP GP.
2959 014012 005715 TST (R5)
2960
2961
2962 014014 032737 000010 177752 BIT #10,@#HITMIS ;SEE IF REFERENCE ADDRESS
2963 014022 001007 BNE IS ;IS A HIT.
2964 ;IF NOT ERROR!
2965 014024 010537 001236 MOV R5,$TMP2
2966 014030 012737 000001 001234 MOV #1,$TMP1
2967 014036 104001 ERROR 1
2968
2969 014040 104411 SKIPT ;ERROR FATAL. GO TO NEXT TEST.
2970
2971 014042 000240 IS: NOP ;PUT THE PATTERN IN THE
2972 014044 010412 MOV R4,(R2) ;MAINTENANCE REGISTER.
2973 014046 005012 MK1: CLR (R2) ;THE FETCH OF THIS NEXT
2974 ;INSTRUCTION SHOULD CAUSE
2975 ;A PARITY ERROR IN THE
2976 ;CACHE ADDRESS MEMORY GROUP GP.
2977
2978
2979 014050 MK2: ;REPORT ERROR. MAINTENANCE
2980 014050 010437 001236 MOV R4,$TMP2 ;FUNCTION FAILED TO
2981 ;CAUSE ERROR.
2982 014054 104127 IS: ERROR 127
2983 014056 012737 177777 031102 MO' #-1,MANFL2
2984 014064 000500 BR MKDONE
2985
2986 014066 022737 004440 177744 MKERRO: CMP #4440,@#MEMERR ;DID THE ERROR REGISTER
2987 014074 001042 BNF 69$ ;SET PROPERLY?
2988
2989 014076 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
2990 014100 005037 177572 65$: CLR @#MMR0
2991 014104 005037 172516 CLR @#MMR3
2992 014110 012737 177777 177744 MOV #-1,@#MEMERR ;TRY TO CLEAR THE ERROR
2993 014116 005737 177744 TST @#MEMERR ;REGISTER.
2994 014122 001416 BEQ 68$

```

```

2995
2996 014124
2997 014124 013737 177740 001236 66$: MOV @#LOADRS,$TMP2 ;ERROR REGISTER WON'T
2998 014132 013737 177742 001240 ;CLEAR
2999 014140 013737 177744 001242 MOV @#HIADRS,$TMP3
3000 MOV @#MEMERR,$TMP4
3001 014146 104130 67$: ERROR 130
3002 014150 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
3003 014156 000443 BR MKDONE
3004
3005 014160 022737 177740 177740 68$: CMP #177740,@#LOADRS ;SEE IF ADDRESS REGISTER
3006 014166 001356 BNE 66$ ;UNLOCKED.
3007 014170 022737 000003 177742 CMP #3,@#HIADRS
3008 014176 001352 BNE 66$
3009 014200 000432 BR MKDONE
3010
3011 014202 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
3012 014202 012637 001236 TST (SP)+ ;NOT SET AS EXPECTED.
3013 014206 005726 ;RESET THE STACK.
3014 014210 013737 177740 001240 MOV @#LOADRS,$TMP3
3015 014216 013737 177742 001242 MOV @#HIADRS,$TMP4
3016 014224 012737 004000 001244 MOV #4000,$TMP5
3017 014232 012737 004440 001246 MOV #4440,$TMP6
3018 014240 013737 177744 001250 MOV @#MEMERR,$TMP7
3019
3020 014246 104131 70$: ERROR 131
3021 014250 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
3022 014256 012737 177777 031076 MOV #-1,MMRFL2
3023 014264 000705 BR 65$
3024 014266 104410 MKDONE: RSET
3025
3026
3027 ;*****
3028 ;*TEST 30 CACHE MAINTENANCE AND ERROR REGISTERS TEST 14
3029 ;*
3030 ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
3031 ;*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE
3032 ;*LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
3033 ;*ABILITY TO SET CORRECTLY FOR THIS ERROR.
3034 ;*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPJ
3035 ;*TO THE CACHE.
3036 ;*
3037 ;*****
3038 014270 000004 TST30: SCOPE
3039 014272 012737 000040 001302 MOV #40,$TIMES ;DO 40 ITERATIONS
3040 000030 ML=$TN-1
3041 ;SET THE SKAD REGISTER
3042 014300 012737 014534 030646 MOV #TST31,SKAD ;IN CASE THE TEST ABORTS.
3043
3044 014306 113737 001102 001232 MOVB $TSTNM,$TMP0
3045
3046 014314 104415 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3047 014316 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3048 014320 104417 SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
3049 014322 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3050 014324 012737 014432 000114 MOV #MLEPRO,@#CACHVEC ;SET UP FOR THE ERROR.

```

```

3051 014332 012704 000020      MOV      #20,R4      ;PATTERN TO BE PLT IN MAINT. REG.
3052 014336 012702 177750      MOV      #MAINT,R2
3053 014342 012737 000030 17774E      MOV      #SOM1,&#CONTRL ;FORCE SELECT GROUP 0 AND
3054                                     ;FORCE MISS THE OTHER
3055                                     ;GROUP
3056 014350 012705 014412      MOV      #ML1,R5      ;MAKE ML1 A HIT IN
3057 014354 005715                                     ;GROUP GP.
3058 014356 005715      TST      (R5)
3059
3060                                     ;SEE IF REFERENCE ADDRESS
3061 014360 032737 000010 177752      BIT      #10,&#HITMIS ;IS A HIT.
3062 014366 001007      BNE
3063                                     ;IF NOT ERROR!
3064 014370 010537 001236      MOV      R5,$TMP2
3065 014374 012737 000000 001234      MOV      #0,$TMP1
3066 014402 104001      ERROR   1
3067
3068 014404 104411      SKIPT                                     ;ERROR FATAL. GO TO NEXT TEST.
3069
3070 014406 000240      1$:     NOP
3071 014410 010412      MOV      R4,(R2)      ;PUT THE PATTERN IN THE
3072 014412 005012      ML1:    CLR      (R2) ;MAINTENANCE REGISTER.
3073                                     ;THE FETCH OF THIS NEXT
3074                                     ;INSTRUCTION SHOULD CAUSE
3075                                     ;A PARITY ERROR IN THE
3076                                     ;CACHE DATA MEMORY GROUP GP.
3077
3078 014414      ML2:
3079 014414 010437 001236      MOV      R4,$TMP2      ;REPORT ERROR. MAINTENANCE
3080                                     ;FUNCTION FAILED TO
3081                                     ;CAUSE ERROR.
3081 014420 104127      1$:     ERROR   127
3082 014422 012737 177777 031102      MOV      #-1,MANFL2
3083 014430 000500      BR      MLDONE
3084
3085 014432 022737 004500 177744      MLERR0: CMP      #4500,&#MEMERR ;DID THE ERROR REGISTER
3086 014440 001042      BNE      69$          ;SET PROPERLY?
3087
3088 014442 022E26      64$:    CMP      (SP)+,(SP)+ ;RESET THE STACK
3089 014444 005037 177572      65$:    CLR      &#MMR0
3090 014450 005037 172516      CLR      &#MMR3
3091 014454 012737 177777 177744      MOV      #-1,&#MEMERR ;TRY TO CLEAR THE ERROR
3092 014462 005737 177744      TST      &#MEMERR ;REGISTER.
3093 014466 001416      BEQ      68$
3094
3095      66$:
3096 014470      MOV      &#LOADRS,$TMP2 ;ERROR REGISTER WON'T
3097 014476 013737 177740 001236      MOV      &#HIADRS,$TMP3 ;CLEAR
3098 014504 013737 177744 001242      MOV      &#MEMERR,$TMP4
3099
3100 014512 104130      67$:    ERROR   130
3101 014514 012737 177777 031062      MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
3102 014522 000443      BR      MLDONE
3103
3104 014524 022737 177740 177740      69$:    CMP      #177740,&#LOADRS ;SEE IF ADDRESS REGISTER
3105 014532 001356      BNE      66$          ;UNLOCKED.
3106 014534 022737 000003 177742      CMP      #3,&#HIADRS

```

```

3107 014542 001352          BNE      66$
3108 014544 000432          BR       MLDONE
3109
3110 014546          69$:          ;REPORT ERROR REGISTER
3111 014546 012637 001236          MOV      (SP)+,$TMP2          ;NOT SET AS EXPECTED.
3112 014552 005726          TST      (SP)+          ;RESET THE STACK.
3113 014554 013737 177740 001240          MOV      @#LOADRS,$TMP3
3114 014562 013737 177742 001242          MOV      @#HIADRS,$TMP4
3115 014570 012737 000020 001244          MOV      #20,$TMP5
3116 014576 012737 004500 001246          MOV      #4500,$TMP6
3117 014604 013737 177744 001250          MOV      @#MEMERR,$TMP7
3118
3119 014612 104131          70$:          ERROR      131
3120 014614 012737 177777 031102          MOV      #-1,$MANFL2          ;SIGNAL BAD REGISTER
3121 014622 012737 177777 031076          MOV      #-1,$MMRFL2
3122 014630 000705
3123 014632 104410          BR       65$
3124          MLDONE: RSET
3125
3126          ;*****
3127          ;*TEST 31          CACHE MAINTENANCE AND ERROR REGISTERS TEST 15
3128          ;*
3129          ;*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
3130          ;*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ZERO, FOR THE
3131          ;*HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
3132          ;*ABILITY TO SET CORRECTLY FOR THIS ERROR.
3133          ;*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
3134          ;*TO THE CACHE.
3135          ;*
3136          ;*****
3137 014634 000004          *TST31: SCOPE
3138 014636 012737 000040 001302          MOV      #40,$TIMES          ;:DO 40 ITERATIONS
3139          000031          MN=$TN-1
3140
3141 014644 012737 015200 030646          MOV      #TST32,$KAD          ;SET THE SKAD REGISTER
3142          ;IN CASE THE TEST ABORTS.
3143 014652 113737 001102 001232          MOV      $TSTNM,$TMP0
3144
3145 014660 104415          SKPBER          ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
3146 014662 104416          SKPBCN          ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
3147 014664 104417          SKPBMN          ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
3148 014666 104420          SKPBHM          ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
3149 014670 012737 014776 000114          MOV      #NMERR0,$#CACHVEC          ;SET UP FOR THE ERROR.
3150 014676 012704 000040          MOV      #40,$R4          ;PATTERN TO BE PUT IN MAINT. REG.
3151 014702 012702 177750          MOV      #MAINT,$R2
3152 014706 012737 000030 177746          MOV      #SOM1,$#CONTRL          ;FORCE SELECT GROUP 0 AND
3153          ;FORCE MISS THE OTHER
3154          ;GROUP
3155 014714 012705 014756          MOV      #NM1,$R5          ;MAKE NMI A HIT IN
3156 014720 005715          TST      ($R5)          ;GROUP GP.
3157 014722 005715          TST      ($R5)
3158
3159          ;SEE IF REFERENCE ADDRESS
3160 014724 032737 000010 177752          BIT      #10,$#HITMIS          ;IS A HIT.
3161 014732 001007          BNE      1$
3162          ;IF NOT ERROR!

```

3163	014734	000000	000000			MOV	R5,STMP2		
3164	014740	000000	000000			MOV	R0,STMP1		
3165	014746	104000				ERROR	1		
3166									
3167	014750	104400				SKIP			;ERROR FATAL. GO TO NEXT TEST.
3168									
3169	014752	000040			13:	NOP			;PUT THE PATTERN IN THE
3170	014754	010410				MOV	R4,RE1		;MAINTENANCE REGISTER.
3171	014756	000000			4M1:	CLR	R2		;THE FETCH OF THIS NEXT
3172									;INSTRUCTION SHOULD CAUSE
3173									;A PARITY ERROR IN THE
3174									;CACHE DATA MEMORY GROUP GP.
3175									
3176	014760								
3177	014760	010437	001236			MOV	R4,STMP2		;REPORT ERROR. MAINTENANCE
3178									;FUNCTION FAILED TO
3179									;CAUSE ERROR.
3180	014764	104127			15:	ERROR	127		
3181	014766	012737	177777	031102		MOV	#-1,MANFL2		
3182	014774	000500				BR	NMDONE		
3183									
3184	014776	022737	004500	177744	NMERR0:	CMP	#4500,#MEMERR		;DID THE ERROR REGISTER
3185	015004	001042				BNE	69\$;SET PROPERLY?
3186									
3187	015006	022626			64\$:	CMP	(SP)+,(SP)+		;RESET THE STACK
3188	015010	005037	177572		55\$:	CLR	#MMR0		
3189	015014	005037	172516			CLR	#MMR3		
3190	015020	012737	177777	177744		MOV	#-1,#MEMERR		;TRY TO CLEAR THE ERROR
3191	015026	005737	177744			TST	#MEMERR		;REGISTER.
3192	015032	001416				BEG	68\$		
3193									
3194	015034				66\$:				;ERROR REGISTER WON'T
3195	015034	013737	177740	001236		MOV	#LOADRS,STMP2		;CLEAR
3196	015042	013737	177742	001240		MOV	#HIADRS,STMP3		
3197	015050	013737	177744	001242		MOV	#MEMERR,STMP4		
3198									
3199	015056	104130			67\$:	ERROR	130		
3200	015060	012737	177777	031062		MOV	#-1,MMRFLG		;SIGNAL BAD REGISTER
3201	015066	000443				BR	NMDONE		
3202									
3203	015070	022737	177740	177740	68\$:	CMP	#177740,#LOADRS		;SEE IF ADDRESS REGISTER
3204	015076	001356				BNE	66\$;UNLOCKED.
3205	015100	022737	000003	177742		CMP	#3,#HIADRS		
3206	015106	001352				BNE	66\$		
3207	015110	000432				BR	NMDONE		
3208									
3209	015112				69\$:				;REPORT ERROR REGISTER
3210	015112	012637	001236			MOV	(SP)+,STMP2		;NOT SET AS EXPECTED.
3211	015116	005726				TST	(SP)+		;RESET THE STACK.
3212	015120	013737	177740	001240		MOV	#LOADRS,STMP3		
3213	015126	013737	177742	001242		MOV	#HIADRS,STMP4		
3214	015134	012737	000040	001244		MOV	#40,STMP5		
3215	015142	012737	004500	001246		MOV	#4500,STMP6		
3216	015150	013737	177744	001250		MOV	#MEMERR,STMP7		
3217									
3218	015156	104131			70\$:	ERROR	131		


```

0219 015150 012737
0220 015156 012737
0221 015174 012737
0222 015176 104411
0223
0224
0225
0226
0227
0228
0229
0230
0231
0232
0233
0234
0235
0236 015200 000034
0237 015202 012737 000040 001302
0238 000032
0239
0240 015210 012737 015544 030646
0241
0242 015216 113737 001102 001232
0243
0244 015224 104415
0245 015226 104416
0246 015230 104417
0247 015232 104420
0248 015234 012737 015342 000114
0249 015242 012704 000100
0250 015246 012702 177750
0251 015252 012737 000044 177746
0252
0253
0254 015260 012705 015322
0255 015264 005715
0256 015266 005715
0257
0258
0259 015270 032737 000010 177752
0260 015276 001007
0261
0262 015300 010537 001236
0263 015304 012737 000001 001234
0264 015312 104001
0265
0266 015314 104411
0267
0268 015316 000240 1$: NOP
0269 015320 010412 MOV R4,(R2)
0270 015322 005012 MO1: CLR (R2)
0271
0272
0273
0274

```

```

MOV #1,MANFL2 ;SIGNAL BAD REGISTER
MOV #1,MMRFL2
BR 655
MDOONE: RSET

*****
*TEST 32 CACHE MAINTENANCE AND ERROR REGISTERS TEST 16
*
*THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
*TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE
*LOW BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
*ABILITY TO SET CORRECTLY FOR THIS ERROR.
*THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
*TO THE CACHE.
*
*****
†ST32: SCOPE
MOV #40,STIMES ;.DO 40 ITERATIONS
MO=STN-1
MOV #TST33,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $STNM,$TMP0
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV #MOERR0,$CACHVEC ;SET UP FOR THE ERROR.
MOV #100,R4 ;PATTERN TO BE PUT IN MAINT. REG.
MOV $MAINT,R2
MOV $SIMD,$CONTRAL ;FORCE SELECT GROUP 1 AND
;FORCE MISS THE OTHER
;GROUP
;MAKE MO1 A HIT IN
;GROUP GP.
BIT #10,$HITMIS ;SEE IF REFERENCE ADDRESS
;IS A HIT.
BNE 1$ ;IF NOT ERROR!
MOV R5,$TMP2
MOV #1,$TMP1
ERROR 1
SKIPT ;ERROR FATAL. GO TO NEXT TEST.
1$: NOP
MOV R4,(R2)
MO1: CLR (R2)
;PUT THE PATTERN IN THE
;MAINTENANCE REGISTER.
;THE FETCH OF THIS NEXT
;INSTRUCTION SHOULD CAUSE
;A PARITY ERROR IN THE
;CACHE DATA MEMORY GROUP GP.

```

```

33205 015324 010437 001236 MO2: MOV R4,$TMP2 ;REPORT ERROR. MAINTENANCE
33206 015324 010437 001236 ;FUNCTION FAILED TO
33207 015324 010437 001236 ;CAUSE ERROR.
33208 015330 104137 18: ERROR 127
33209 015332 012737 177777 031102 MOV #-1,$MANFL2
33210 015340 000500 BR MODONE
33211 015342 022737 004600 177744 MOEPRD: CMP #4600,$MEMERR ;DID THE ERROR REGISTER
33212 015350 001042 BNE 69$ ;SET PROPERLY?
33213 015352 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
33214 015354 005037 177572 65$: CLR $MMR0
33215 015360 005037 172516 CLR $MMR3
33216 015364 012737 177777 177744 MOV #-1,$MEMERR ;TRY TO CLEAR THE ERROR
33217 015372 005737 177744 TST $MEMERR ;REGISTER.
33218 015376 001416 BEQ 68$
33219 015400 013737 177740 001236 66$: MOV $LOADRS,$TMP2 ;ERROR REGISTER WON'T
33220 015400 013737 177742 001240 ;CLEAR
33221 015406 013737 177742 001240 MOV $HIADRS,$TMP3
33222 015414 013737 177744 001242 MOV $MEMERR,$TMP4
33223 015422 104130 67$: ERROR 130
33224 015424 012737 177777 031062 MOV #-1,$MMRFLG ;SIGNAL BAD REGISTER
33225 015432 000443 BR MODONE
33226 015434 022737 177740 177740 68$: CMP #177740,$LOADRS ;SEE IF ADDRESS REGISTER
33227 015442 001356 BNE 65$ ;UNLOCKED.
33228 015444 022737 000003 177742 CMP #3,$HIADRS
33229 015452 001352 BNE 66$
33230 015454 000432 BR MODONE
33231 015456 012637 001236 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
33232 015462 005726 TST (SP)+ ;NOT SET AS EXPECTED.
33233 015464 013737 177740 001240 ;RESET THE STACK.
33234 015472 013737 177742 001242 MOV $LOADRS,$TMP3
33235 015500 012737 000100 001244 MOV $HIADRS,$TMP4
33236 015506 012737 004600 001246 MOV #100,$TMP5
33237 015514 013737 177744 001250 MOV #4600,$TMP6
33238 015522 104131 70$: ERROR 131
33239 015524 012737 177777 031102 MOV #-1,$MANFL2 ;SIGNAL BAD REGISTER
33240 015532 012737 177777 031076 MOV #-1,$MMRFL2
33241 015540 000705 BR 65$
33242 015542 104410 MODONE: RSET

```

```

33243 *****
33244 *TEST 33 CACHE MAINTENANCE AND ERROR REGISTERS TEST 17
33245 *
33246 *THIS IS A TEST OF THE MAINTENANCE REGISTER'S ABILITY
33247 *TO FORCE A PARITY ERROR IN THE CACHE DATA MEMORY OF GROUP ONE, FOR THE
33248 *HIGH BYTE OF THE DATA WORD. ALSO TESTED IS THE ERROR REGISTER'S
33249 *ABILITY TO SET CORRECTLY FOR THIS ERROR.
33250

```

3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486

```

: *THE REFERENCE RESULTING IN THIS ERROR IS MADE DIRECTLY FROM THE CPU
: *TO THE CACHE.
: *
: *****
↑ST33: SCOPE
MOV #40, $TIMES ;; DO 40 ITERATIONS
MP=$TN-1
015544 000000
015546 012737 000040 001202 MOV #40, $TIMES ;; DO 40 ITERATIONS
015554 012737 016110 030646 MOV #↑ST34, $KAD ; SET THE SKAD REGISTER
; IN CASE THE TEST ABORTS.
015562 113737 001102 001232 MOVB $STNM, $TMP0
015570 104415 SKPBER ; IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
015572 104416 SKPBCN ; IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
015574 104417 SKPBMM ; IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
015576 104420 SKPBHM ; IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
015600 012737 015706 000114 MOV #MPERRO, @CACHVEC ; SET UP FOR THE ERROR.
015606 012704 002200 MOV #200, R4 ; PATTERN TO BE PUT IN MAINT. REG.
015612 012702 177750 MOV #MAINT, R2
015616 012737 000044 177746 MOV #SIMD, @CONTRL ; FORCE SELECT GROUP 1 AND
; FORCE MISS THE OTHER
; GROUP
; MAKE MPI A HIT IN
; GROUP GP.
015624 012705 015666 MOV #MPI, R5
015630 005715 TST (R5)
015632 005715 TST (R5)
015634 032737 000010 177752 BIT #10, @HITMIS ; SEE IF REFERENCE ADDRESS
015642 001007 BNE IS ; IS A HIT.
; IF NOT ERROR!
015644 010537 001236 MOV R5, $TMP2
015650 012737 000001 001234 MOV #1, $TMP1
015656 104001 ERROR 1
015660 104411 SKIPT ; ERROR FATAL. GO TO NEXT TEST.
IS: NOP ; PUT THE PATTERN IN THE
015662 000240 MOV R4, (R2) ; MAINTENANCE REGISTER.
015664 010412 MP1: CLR (R2) ; THE FETCH OF THIS NEXT
; INSTRUCTION SHOULD CAUSE
; A PARITY ERROR IN THE
; CACHE DATA MEMORY GROUP GP.
015670 010437 001236 MP2: MOV R4, $TMP2 ; REPORT ERROR. MAINTENANCE
; FUNCTION FAILED TO
; CAUSE ERROR.
015674 104127 IS: ERROR 127
015676 012737 177777 031102 MOV #-1, MANFL2
3380 015704 000500 BR MPDONE
015706 022737 004600 177744 MPERRO: CMP #4600, @MEMERR ; DID THE ERROR REGISTER
015714 001042 BNE 695 ; SET PROPERLY?
015716 022626 64$: CMP (SP)+, (SP)+ ; RESET THE STACK
015720 005037 177572 65$: CLR @MMP0

```

```

3387 015724 005037 177744 CLR 20MMR3
3388 015730 012737 177744 MOV 0-1,20MEMERR ;TRY TO CLEAR THE ERROR
3389 015735 005737 177744 TST 20MEMERR ;REGISTER.
3390 015742 001416 BEQ 66$
3391
3392 015744 66$: ;ERROR REGISTER WON'T
3393 015744 012737 177740 201236 MOV 20LOADRS,$TMP2 ;CLEAR
3394 015752 012737 177742 201240 MOV 20HIADRS,$TMP3
3395 015760 012737 177744 201242 MOV 20MEMERR,$TMP4
3396
3397 015766 104130 67$: ERROR 130
3398 015770 012737 177777 031062 MOV 0-1,MMRFLG ;SIGNAL BAD REGISTER
3399 015776 000443 BR MPDONE
3400
3401 016000 022737 177740 177740 68$: CMP 20177740,20LOADRS ;SEE IF ADDRESS REGISTER
3402 016006 001356 BNE 66$ ;UNLOCKED.
3403 016010 022737 000003 177742 CMP 203,20HIADRS
3404 016016 001352 BNE 66$
3405 016020 000432 BR MPDONE
3406
3407 016022 69$: ;REPORT ERROR REGISTER
3408 016022 012637 001236 MOV (SP)+,$TMP2 ;NOT SET AS EXPECTED.
3409 016026 005726 TST (SP)+ ;RESET THE STACK.
3410 016030 013737 177740 001240 MOV 20LOADRS,$TMP3
3411 016036 013737 177742 001242 MOV 20HIADRS,$TMP4
3412 016044 012737 000200 001244 MOV 200,$TMP5
3413 016052 012737 004600 001246 MOV 4600,$TMP6
3414 016060 013737 177744 001250 MOV 20MEMERR,$TMP7
3415
3416 016066 104131 70$: ERROR 131
3417 016070 012737 177777 031102 MOV 0-1,MANFL2 ;SIGNAL BAD REGISTER
3418 016076 012737 177777 031076 MOV 0-1,MMRFL2
3419 016104 000705 BR 65$
3420 016106 104410 MPDONE: RSET

```

```

3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437 016110 000004
3438 016112 012737 000040 001302
3439 000034
3440
3441 016120 012737 016540 030646
3442

```

```

*****
;TEST 34 CACHE MAINTENANCE AND ERROR REGISTERS TEST 20
;
;THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
;AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
;MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
;THE MAINTENANCE REGISTER IS USED TO MAKE THAT REFERENCE CAUSE A
;MAIN MEMORY ADDRESS AND CONTROL LINES PARITY ERROR ON THE
;MAIN MEMORY BUS.
;
*****
†ST34: SCOPE
MOV #40,$TIMES ;DO 40 ITERATIONS
MR=$TN-1
MOV #TST35,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.

```

016100 012700 000000 000000

Cache Memory Error Registers Test 20

```

016100 012700 000000 000000      MOV      $SYSTEM,$TMPD
016104 012700 000000 000000      SKPBERR      ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST
016108 012700 000000 000000      SKPBDRN      ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST
016112 012700 000000 000000      SKPBMMN      ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST
016116 012700 000000 000000      SKPBHM      ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST
016120 012700 000000 000000      MMSKIP
016124 012700 000000 000000      MOV      $MRERR0,$CACHVEC      ;SET UP FOR THE ERROR.
016128 012700 000000 000000      MOV      $CPSPLR,$ERRVEC      ;NOTE THAT WHEN THIS ERROR
                                ;ON THE MAIN MEMORY ADDRESS
                                ;AND CONTROL LINES OCCURS
                                ;A TIME OUT WILL RESULT ON THE
                                ;UNIBUS!! THIS WILL CAUSE A
                                ;TRAP TO VECTOR ERRVEC BEFORE
                                ;THE TRAP TO CACHVEC OCCURS! 207-
                                ;WILL OCCUR!
                                ;PUT A MARKER ON THE STACK
016132 012700 177777 177777      MOV      #-1,-(SP)
016136 012700 172340 172340      MOV      $KIPARO,R0      ;SET UP MEMORY MANAGEMENT
                                ;TO RELOCATE EVERYTHING
                                ;THROUGH THE UNIBUS
016140 012700 172300 172300      MOV      $KIPDR0,R2      ;MAP PASSIVELY TO MEMORY.
016144 012700 000007 000007      MOV      #7,R3           ;BY PASSIVELY IS MEANT
016148 012700 170200 170200      CLR      R4              ;THAT ADDRESS ARE
016152 012700 170200 170200      MOV      $MAPLO0,R5      ;RELOCATED TO THEMSELVES.
016200 012722 077406 077406      64$: MOV      #77406,(R2)+
016204 010401 077406 077406      MOV      R4,R1
016208 072127 000006 000006      ASH      #6,R1
016212 010125 000006 000006      MOV      R1,(R5)+
016216 005025 000006 000006      CLR      (R5)+
016220 010410 000006 000006      MOV      R4,(R0)
016224 062720 170000 170000      ADD      #170000,(R0)+
016228 062704 000200 000200      ADD      #200,R4
016232 077315 000000 000000      SOB     R3,64$
016236 012710 177600 177600      MOV      #177600,(R0)
016240 012712 077406 077406      MOV      #77406,(R2)
016244 012737 000060 172516      MOV      #60,$MMR3
016248 012737 000001 177572      MOV      #1,$MMR0      ;TURN ON THE MAPPING BOX AND
                                ;ENABLE 22 BIT MODE ADDRESSING.
016252 012737 000014 177746      MOV      $MM01,$CONTRL      ;FORCE MISSES TO BOTH GROUPS.
016256 012702 177750 177750      MOV      $MAINT,R2
016300 000240 000000 000000      NOP
016304 012712 000002 000002      MOV      #2,(R2)
016308 005012 000000 000000      CLR      (R2)
                                ;FOR SCOPING WITH AN OSCILLOSCOPE!
                                ;SET UP THE FORCE ERROR BIT IN
                                ;THE MAINTENANCE REGISTER.
                                ;THE FETCH OF THIS INSTRUCTION
                                ;SHOULD RESULT IN A PARITY ERROR
                                ;ON THE MAIN MEMORY ADDRESS AND CONTROL
                                ;LINES. BECAUSE THIS REFERENCE
                                ;IS BEING MADE OVER THE UNIBUS
                                ;A UNIBUS TIME OUT WILL OCCUR
                                ;RESULTING IN AN ABORT TO VECTOR
                                ;ERRVEC. THEN IMMEDIATELY FOLLOWING
                                ;THIS ABORT TO ERRVEC, THE
                                ;PARITY ERROR WILL CAUSE A TRAP
                                ;TO CACHVEC!!!

```

011-27-80-54
011-27-80-54

3509	016310				MR1:	MOV	#2, STMP2		:REPORT FAILURE OF THE MAINTENANCE
3510	016310	012737	000002	001236		ERROR	127		:TO FORCE THE ERROR.
3511	016316	104131			IS:	MOV	#-1, MANFL2		
3512	016320	012737	177777	031102		BR	MRDONE		
3513	016326	000503							
3514									
3515	016330	022756	177777	000010	MRERR0:	CMP	#-1, 10, SP		:DID 2 TRAPS OCCUR? SEE WHERE
3516	016336	001401				BEG	MR2		:THE MARKER IS ON THE STACK!
3517	016340	104000				ERROR			
3518									
3519	016342	022737	002402	177744	MR2:	CMP	#2402, @MEMERR		:DID THE ERROR REGISTER GET
3520	016350	001430				BEG	MR3		:SET CORRECTLY.
3521									:IF NOT REPORT THE ERROR.
3522	016352	022626				CMP	(SP)+, (SP)+		
3523	016354	012637	001236			MOV	(SP)+, STMP2		
3524	016360	022626				CMP	(SP)+, (SP)+		
3525	016362	013737	177740	001240		MOV	@LOADRS, STMP3		
3526	016370	013737	177742	001242		MOV	@HIADRS, STMP4		
3527	016376	012737	000002	001244		MOV	#2, STMP5		
3528	016404	012737	002402	001246		MOV	#2402, STMP6		
3529	016412	013737	177744	001250		MOV	@MEMERR, STMP7		
3530	016420	104131			IS:	ERROR	131		
3531	016422	012737	177777	031102		MOV	#-1, MANFL2		
3532	016430	000402				BR	MR4		
3533									
3534	016432	062706	000012		MR3:	ADD	#12, SP		:RESET THE STACK.
3535									
3536	016436	005037	177572		MR4:	CLR	@MMR0		
3537	016442	005037	172516			CLR	@MMR3		
3538	016446	012737	177777	177744		MOV	#-1, @MEMERR		:TRY TO CLR THE ERROR REG.
3539	016454	005737	177744			TST	@MEMERR		
3540	016460	001416				BEG	MR6		
3541									
3542	016462				MR5:				:THE ERROR REGISTER WON'T CLR.
3543	016462	013737	177740	001236		MOV	@LOADRS, STMP2		
3544	016470	013737	177742	001240		MOV	@HIADRS, STMP3		
3545	016476	013737	177744	001242		MOV	@MEMERR, STMP4		
3546	016504	104130			IS:	ERROR	130		
3547	016506	012737	177777	031062		MOV	#-1, MMRFLG		
3548	016514	000410				BR	MRDONE		
3549									
3550	016516	022737	177740	177740	MR6:	CMP	#177740, @LOADRS		:SEE IF THE ADDRESS REGISTER
3551	016524	001356				BNE	MR5		:GOT RESET.
3552	016526	022737	000503	177742		CMP	#3, @HIADRS		
3553	016534	001352				BNE	MR5		
3554	016536	104410			MRDONE:	RSET			

```

;*****
;*TEST 35      CACHE MAINTENANCE AND ERROR REGISTERS TEST 21
;*
;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY

```

*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
*THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA
*PARITY ERROR ON THAT REFERENCE WHICH IS TO AN EVEN WORD IN THE
*PAIR, WHICH IS ALSO THE WANTED WORD.
*

TST35: SCOPE

MOV #40,STIMES ;DO 40 ITERATIONS

MS=\$TN-1

MOV #TST35,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.

MOVB \$TSTNM,\$TMPQ

SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.

MMSKIP
MOV #MSERRO,@#CACHVEC ;SET UP FOR THE ERROR

MOV #KIPARO,R0 ;SET UP MEMORY MANAGEMENT

MOV #KIPDR0,R2 ;TO RELOCATE EVERYTHING

MOV #7,R3 ;THROUGH THE UNIBUS

CLR R4 ;MAP PASSIVELY TO MEMORY.

MOV #MAPLOO,R5 ;BY PASSIVELY IS MEANT

54\$: MOV #77406,(R2)+ ;THAT ADDRESS ARE

MOV R4,R1 ;RELOCATED TO THEMSELVES.

ASH #6,R1

MOV R1,(R5)+

CLR (R5)+

MOV R4,(R0)

ADD #170000,(R0)+

ADD #200,R4

SCB R3,64\$

MOV #177600,(R0)

MOV #77406,(R2)

MOV #60,@#MMR3 ;TURN THE MAP AND ENABLE

MOV #1,@#MMR0 ;22 BIT MODE ADDRESSING.

MOV #10000,R4 ;PATTERN FOR THE MAINTENANCE

MOV #MAINT,R2 ;REGISTER.

MOV #MIMO,@#CONTRL ;FORCE MISSES TO BOTH GROUPS.

BR MS1

LOC= ;GET THE PC TO AN EVEN WORD BOUNDRY!!!

LOC=-4&LOC

LOC=LOC+4

.=LOC

MS1: NOP

MOV R4,(R2) ;TURN ON THE MAINTENANCE REGISTER.

MS2: TST R1

CLR (R2)

```

3611
3612 016740 MS3:
3613 016740 010437 001236 MOV R4,$TMP2 ;REPORT ERROR. MAINTENANCE
3614 ;FUNCTION FAILED TO
3615 016744 104127 18: ERROR 127 ;CAUSE ERROR.
3616 016746 012737 177777 031102 MOV #-1,MANFL2
3617 016754 000500 BR MSDONE
3618
3619 016756 022737 023404 177744 MSEERR: CMP #23404,$MEMERR ;DID THE ERROR REGISTER
3620 016764 001042 BNE 69$ ;SET PROPERLY?
3621
3622 016766 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
3623 016770 005037 177572 65$: CLR $MMR0
3624 016774 005037 172516 CLR $MMR3
3625 017000 012737 177777 177744 MOV #-1,$MEMERR ;TRY TO CLEAR THE ERROR
3626 017006 005737 177744 TST $MEMERR ;REGISTER.
3627 017012 001416 BEQ 68$
3628
3629 017014 66$:
3630 017014 013737 177740 001236 MOV $LOADRS,$TMP2 ;ERROR REGISTER WON'T
3631 017022 013737 177742 001240 MOV $HIADRS,$TMP3 ;CLEAR
3632 017030 013737 177744 001242 MOV $MEMERR,$TMP4
3633
3634 017036 104130 67$: ERROR 130
3635 017040 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
3636 017046 000443 BR MSDONE
3637
3638 017050 022737 177740 177740 68$: CMP #177740,$LOADRS ;SEE IF ADDRESS REGISTER
3639 017056 001356 BNE 66$ ;UNLOCKED.
3640 017060 022737 000003 177742 CMP #3,$HIADRS
3641 017066 001352 BNE 66$
3642 017070 000432 BR MSDONE
3643
3644 017072 69$:
3645 017072 012637 001236 MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
3646 017076 005726 TST (SP)+ ;NOT SET AS EXPECTED.
3647 017100 013737 177740 001240 MOV $LOADRS,$TMP3 ;RESET THE STACK.
3648 017106 013737 177742 001242 MOV $HIADRS,$TMP4
3649 017114 012737 010000 001244 MOV #10000,$TMP5
3650 017122 012737 023404 001246 MOV #23404,$TMP6
3651 017130 013737 177744 001250 MOV $MEMERR,$TMP7
3652
3653 017136 104131 70$: ERROR 131
3654 017140 012737 177777 031102 MOV #-1,MANFL2 ;SIGNAL BAD REGISTER
3655 017146 012737 177777 031076 MOV #-1,MMRFL2
3656 017154 000705 BR 65$
3657 017156 104410 MSDONE: RSET
3658
3659 ;*****
3660 ;*TEST 36 CACHE MAINTENANCE AND ERROR REGISTERS TEST 22
3661 ;*
3662 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3663 ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3664 ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3665 ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A MAIN MEMORY DATA
3666 ;*PARITY ERROR ON THAT REFERENCE WHICH IS TO AN ODD WORD IN THE

```



```

3723
3724 017364 MT2: MOV R4,$TMP2 ;REPORT ERROR. MAINTENANCE
3725 017364 010437 001236 ;FUNCTION FAILED TO
3726 ;CAUSE ERROR.
3727 017370 104127 1S: ERROR 127
3728 017372 012737 177777 031102 MOV #-1,$MANFL2
3729 017400 000500 BR MTDONE
3730
3731 017402 022737 023410 177744 MTERRO: CMP #23410,$MEMERR ;DID THE ERROR REGISTER
3732 017410 001042 BNE 69$ ;SET PROPERLY?
3733
3734 017412 022626 64$: CMP (SP)+,(SP)+ ;RESET THE STACK
3735 017414 005037 177572 65$: CLR $MMR0
3736 017420 005037 172516 CLR $MMR3
3737 017424 012737 177777 177744 MOV #-1,$MEMERR ;TRY TO CLEAR THE ERROR
3738 017432 005737 177744 TST $MEMERR ;REGISTER.
3739 017436 001416 BEQ 68$
3740
3741 017440 66$: MOV $LOADRS,$TMP2 ;ERROR REGISTER WON'T
3742 017440 013737 177740 001236 MOV $HIADRS,$TMP3 ;CLEAR
3743 017446 013737 177742 001240 MOV $MEMERR,$TMP4
3744 017454 013737 177744 001242
3745
3746 017462 104130 67$: ERROR 130
3747 017464 012737 177777 031062 MOV #-1,$MMRFLG ;SIGNAL BAD REGISTER
3748 017472 000443 BR MTDONE
3749
3750 017474 022737 177740 177740 68$: CMP #177740,$LOADRS ;SEE IF ADDRESS REGISTER
3751 017502 001356 BNE 66$ ;UNLOCKED.
3752 017504 022737 000003 177742 CMP #3,$HIADRS
3753 017512 001352 BNE 66$
3754 017514 000432 BR MTDONE
3755
3756 017516 69$: MOV (SP)+,$TMP2 ;REPORT ERROR REGISTER
3757 017516 012637 001236 TST (SP)+ ;NOT SET AS EXPECTED.
3758 017522 005726 ;RESET THE STACK.
3759 017524 013737 177740 001240 MOV $LOADRS,$TMP3
3760 017532 013737 177742 001242 MOV $HIADRS,$TMP4
3761 017540 012737 040000 001244 MOV #40000,$TMP5
3762 017546 012737 023410 001246 MOV #23410,$TMP6
3763 017554 013737 177744 001250 MOV $MEMERR,$TMP7
3764
3765 017562 104131 70$: ERROR 131
3766 017564 012737 177777 031102 MOV #-1,$MANFL2 ;SIGNAL BAD REGISTER
3767 017572 012737 177777 031076 MOV #-1,$MMRFL2
3768 017600 000705 BR 65$
3769 017602 104410 MTDONE: RSET

```

```

3770
3771 ;*****
3772 ;*TEST 37 CACHE MAINTENANCE AND ERROR REGISTERS TEST 23
3773 ;*
3774 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3775 ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3776 ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3777 ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY
3778 ;*PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE

```



```

3835 020004          MU2:          ;REPORT ERROR. MAINTENANCE
3836 020004 010437 001236      MOV      R4,$TMP2      ;FUNCTION FAILED TO
3837                                     ;CAUSE ERROR.
3838 020010 104127
3839 020012 012737 177777 031102 15:  ERROR 127
3840 020020 000500          MOV      #-1,MANFL2
3841                                     BR      MUDONE
3842 020022 022737 002420 177744 MUERRO: CMP      #2420,@MEMERR ;DID THE ERROR REGISTER
3843 020030 001042          BNE      69$          ;SET PROPERLY?
3844
3845 020032 022626          64$:  CMP      (SP)+,(SP)+ ;RESET THE STACK
3846 020034 005037 177572          65$:  CLR      @MMR0
3847 020040 005037 17251E          CLR      @MMR3
3848 020044 012737 177777 177744      MOV      #-1,@MEMERR ;TRY TO CLEAR THE ERROR
3849 020052 005737 177744          TST      @MEMERR    ;REGISTER.
3850 020056 001416          BEQ      68$
3851
3852 020060          66$:          ;ERROR REGISTER WON'T
3853 020060 013737 177740 001236      MOV      @LOADRS,$TMP2 ;CLEAR
3854 020066 013737 177742 001240      MOV      @HIADRS,$TMP3
3855 020074 013737 177744 001242      MOV      @MEMERR,$TMP4
3856
3857 020102 104130          67$:  ERROR 130
3858 020104 012737 177777 031062      MOV      #-1,MMRFLG ;SIGNAL BAD REGISTER
3859 020112 000443          BR      MUDONE
3860
3861 020114 022737 177740 177740 68$:  CMP      #177740,@LOADRS ;SEE IF ADDRESS REGISTER
3862 020122 001356          BNE      66$          ;UNLOCKED.
3863 020124 022737 000003 177742      CMP      #3,@HIADRS
3864 020132 001352          BNE      66$
3865 020134 000432          BR      MUDONE
3866
3867 020136          69$:          ;REPORT ERROR REGISTER
3868 020136 012637 001236      MOV      (SP)+,$TMP2 ;NOT SET AS EXPECTED.
3869 020142 005726          TST      (SP)+      ;RESET THE STACK.
3870 020144 013737 177740 001240      MOV      @LOADRS,$TMP3
3871 020152 013737 177742 001242      MOV      @HIADRS,$TMP4
3872 020160 012737 000400 001244      MOV      #400,$TMP5
3873 020166 012737 002420 001246      MOV      #2420,$TMP6
3874 020174 013737 177744 001250      MOV      @MEMERR,$TMP7
3875
3876 020202 104131          70$:  ERROR 131
3877 020204 012737 177777 031102      MOV      #-1,MANFL2 ;SIGNAL BAD REGISTER
3878 020212 012737 177777 031076      MOV      #-1,MMRFL2
3879 020220 000705          BR      65$
3880 020222 104410          MUDONE: RSET

```

```

3881
3882 ;*****
3883 ;*TEST 40      CACHE MAINTENANCE AND ERROR REGISTERS TEST 24
3884 ;*
3885 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
3886 ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
3887 ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
3888 ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE ADDRESS MEMORY
3889 ;*PARITY ERROR IN GROUP 1 ON THAT REFERENCE. THE ERROR IS ON THE
3890 ;*LOW BYTE OF THAT ADDRESS .

```

```

3899:
3900:
3901:
3902:
3903: 020224 000204
3904: 020226 012737 000040 001232
3905: 000040
3906:
3907: 020234 012737 020244 030646
3908:
3909: 020242 113737 001132 001232
3910:
3911: 020250 104415
3912: 020252 104416
3913: 020254 104417
3914: 020256 104420
3915: 020260 104412
3916:
3917: 020262 012700 172340
3918:
3919: 020266 012702 172300
3920: 020272 012703 000007
3921: 020276 005004
3922: 020300 012705 170200
3923:
3924: 020304 012722 077406
3925:
3926: 020310 010401
3927: 020312 072127 000006
3928:
3929: 020316 010125
3930: 020320 005025
3931: 020322 010410
3932: 020324 062720 170300
3933: 020330 062704 000200
3934: 020334 077315
3935: 020336 012710 177600
3936: 020342 012712 077406
3937:
3938: 020346 012737 000060 172516
3939: 020354 012737 000001 177572
3940: 020362 012737 020442 000114
3941: 020370 012737 000044 177746
3942: 020376 012704 002000
3943: 020402 012702 177750
3944: 020406 000403
3945:
3946:
3947: 020410
3948: 020410
3949: 020414
3950: 020414
3951:
3952: 020414 000240
3953: 020416 000240
3954: 020420 010412
3955: 020422 005012
3956:
3957: 020424

```

```

:
:*****
:ST40: SCOPE
MOV #40,ST40 ::DO 40 ITERATIONS
MV=STN-1
MOV #ST41,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $STNM,STMP0
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP THIS TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MMSKIP
MOV #KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
;TO RELOCATE EVERYTHING
MOV #KIPDR0,R2 ;THROUGH THE UNIBUS
MOV #7,R3 ;MAP PASSIVELY TO MEMORY.
CLR R4 ;BY PASSIVELY IS MEANT
MOV #MAPL00,R5 ;THAT ADDRESS ARE
;RELOCATED TO THEMSELVES.
64$: MOV #77406,(R2)+
MOV R4,R1
ASH #6,R1
MOV R1,(R5)+
CLR (R5)+
MOV R4,(R0)
ADD #170000,(R0)+
ADD #200,R4
SOB R3,64$
MOV #177600,(R0)
MOV #77406,(R2)
MOV #60,$MMR3 ;TURN ON THE MAP AND
MOV #1,$MMR0 ;22-BIT MODE ADDRESSING
MOV #MVERRO,$CACHVEC ;SETUP FOR THE ERROR.
MOV #S1MO,$CONTRL ;SELECT GROUP ADDRESS
MOV #2000,R4 ;PATTERN TO BE LOADED IN THE
MOV #MAINT,R2 ;MAINTENANCE REG.
BR MV1
LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
LOC=-4&LOC
LOC=LOC+4
.=LOC
NOP
MV1: NOP
MOV R4,(R2) ;SET THE MAINT REG.
CLR (R2) ;THIS FETCH SHOULD CAUSE
;A PARITY ERROR IN GROUP
;ADDRESS 1 MEMORY
MV2: ;REPORT ERROR. MAINTENANCE

```

```

3947 020424 010437 001236      MOV      R4,$TMP2      :FUNCTION FAILED TO
3948 020430 104127      18:      ERROR      127      :CAUSE ERROR.
3949 020432 012737 177777 031102  MOV      #-1,MMFL2
3950 020440 000500      BR      MVDONE
3951 020442 022737 002440 177744  MVERRO:  CMP      #2440,$MEMERR  :DID THE ERROR REGISTER
3952 020450 001042      BNE      69$          :SET PROPERLY?
3953 020452 022626      64$:     CMP      (SP)+,(SP)+  :RESET THE STACK
3954 020454 025037 177572  65$:     CLR      $MMR0
3955 020460 025037 172516      CLR      $MMR3
3956 020464 012737 177777 177744  MOV      #-1,$MEMERRP  :TRY TO CLEAR THE ERROR
3957 020472 025737 177744      TST      $MEMERR      :REGISTER.
3958 020476 001416      BEQ      68$
3959 020500      66$:     MOV      $LOADRS,$TMP2  :ERROR REGISTER WON'T
3960 020500 013737 177740 001236  MOV      $HIADRS,$TMP3  :CLEAR
3961 020506 013737 177742 001240  MOV      $MEMERR,$TMP4
3962 020514 013737 177744 001242  MOV
3963 020522 104130      67$:     ERROR      130
3964 020524 012737 177777 031062  MOV      #-1,MMRFLG    :SIGNAL BAD REGISTER
3965 020532 000443      BR      MVDONE
3966 020534 022737 177740 177740  68$:     CMP      #177740,$LOADRS :SEE IF ADDRESS REGISTER
3967 020542 001356      BNE      66$          :UNLOCKED.
3968 020544 022737 000003 177742  CMP      #3,$HIADRS
3969 020552 001352      BNE      66$
3970 020554 000432      BR      MVDONE
3971 020556      69$:     MOV      (SP)+,$TMP2  :REPORT ERROR REGISTER
3972 020556 012637 001236  TST      (SP)+        :NOT SET AS EXPECTED.
3973 020552 005726      TST      (SP)+        :RESET THE STACK.
3974 020564 013737 177740 001240  MOV      $LOADRS,$TMP3
3975 020572 013737 177742 001242  MOV      $HIADRS,$TMP4
3976 020600 012737 002000 001244  MOV      #2000,$TMP5
3977 020606 012737 002440 001246  MOV      #2440,$TMP6
3978 020614 013737 177744 001250  MOV      $MEMERR,$TMP7
3979 020622 104131      70$:     ERROR      131
3980 020624 012737 177777 031102  MOV      #-1,MMFL2    :SIGNAL BAD REGISTER
3981 020632 012737 177777 031076  MOV      #-1,MMRFL2
3982 020640 000705      BR      65$
3983 020642 104410  MVDONE: RSET

```

```

*****
*TEST 41      CACHE MAINTENANCE AND ERROR REGISTERS TEST 25
*
*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE DATA MEMORY
*PARITY ERROR IN GROUP 0 ON THAT REFERENCE. THE ERROR IS ON THE
*LOW BYTE OF THAT DATA .
*
```

```

3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002

```

```

*****
4003 020644 012737 000040 001302  ST41: SCOPE
4004 020646 012737 000040 001302  MOV #40,STIMES ;:DO 40 ITERATIONS
4005 020646 000041  MW=STN-1
4008 020654 012737 021264 032646  MOV #ST42,SKAD ;SET THE SKAD REGISTER
4009 020654 012737 021264 032646  ;IN CASE THE TEST ABORTS.
4010 020662 113737 001102 001232  MOVB $TSTNM,$TMP0
4011 020670 104415  SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4012 020672 104416  SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4013 020674 104417  SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
4014 020676 104420  SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4015 020700 104412  MMSKIP
4018 020702 012700 172340  MOV #KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
4019 020706 012702 172300  MOV #KIPDR0,R2 ;TO RELOCATE EVERYTHING
4020 020712 012703 000007  MOV #7,R3 ;THROUGH THE UNIBUS
4021 020716 005004  CLR R4 ;MAP PASSIVELY TO MEMORY.
4022 020720 012705 170200  MOV #MAPL00,R5 ;BY PASSIVELY IS MEANT
4023 020724 012722 077406 64$: MOV #77406,(R2)+ ;THAT ADDRESS ARE
4024 020730 010401  MOV R4,R1 ;RELOCATED TO THEMSELVES.
4025 020732 072127 000006  ASH #6,R1
4026 020736 010125  MOV R1,(R5)+
4027 020740 005025  CLR (R5)+
4028 020742 010410  MOV R4,(R0)
4029 020744 062720 170000  ADD #170000,(R0)+
4030 020750 062704 000200  ADD #200,R4
4031 020754 077315  SOB R3,64$
4032 020756 012710 177600  MOV #177600,(R0)
4033 020762 012712 077406  MOV #77406,(R2)
4034 020766 012737 000060 172516  MOV #60,$MMR3 ;TURN ON THE MAP AND
4035 020774 012737 000001 177572  MOV #1,$MMR0 ;22-BIT MODE ADDRESSING
4036 021002 012737 021062 000114  MOV #MWERRO,$CACHVEC ;SETUP FOR THE ERROR.
4037 021010 012737 000030 177746  MOV #SOM1,$CONTRL ;SELECT GROUP DATA
4038 021016 012704 000020  MOV #20,R4 ;PATTERN TO BE LOADED IN THE
4039 021022 012702 177750  MOV #MAINT,R2 ;MAINTENANCE REG.
4040 021026 000403  BR MW1
4041 021030  LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4042 021030  LOC=-4&LCC
4043 021034  LOC=LCC+4
4044 021034  .=LOC
4045 021034 000240  NOP
4046 021036 000240  MW1: NOP
4047 021040 010412  MOV R4,(R2) ;SET THE MAINT REG.
4048 021042 005012  CLR (R2) ;THIS FETCH SHOULD CAUSE
4049 021044 010437 001236  MW2: MOV R4,$TMP2 ;A PARITY ERROR IN GROUP
4050 021044 010437 001236  ;DATA 0 MEMORY
4051 021044 010437 001236  ;REPORT ERROR. MAINTENANCE
4052 021044 010437 001236  ;FUNCTION FAILED TO

```

```

4060          021050 104127          15:  ERROR 127          ;CAUSE ERROR.
4061          021052 012737 177777 031102  MOV    #-1,MANFL2
4062          021060 000500          BR     MWDONE
4064          021062 022737 002500 177744  MERR0: CMP    #2500,0#MEMERR ;DID THE ERROR REGISTER
4065          021070 001042          BNE    69$          ;SET PROPERLY?
4066
4067          021072 022626          64$:  CMP    (SP)+,(SP)+ ;RESET THE STACK
4068          021074 005037 177572          65$:  CLR    0#MMR0
4069          021100 005037 172516          CLR    0#MMR3
4070          021104 012737 177777 177744  MOV    #-1,0#MEMERR ;TRY TO CLEAR THE ERROR
4071          021112 005737 177744          TST    0#MEMERR ;REGISTER.
4072          021116 001416          BEG    68$
4073
4074          021120          66$:          ;ERROR REGISTER WON'T
4075          021120 013737 177740 001236  MOV    0#LOADRS,$TMP2 ;CLEAR
4076          021126 013737 177742 001240  MOV    0#HIADRS,$TMP3
4077          021134 013737 177744 001242  MOV    0#MEMERR,$TMP4
4078
4079          021142 104130          67$:  ERROR 130
4080          021144 012737 177777 031062  MOV    #-1,MMRFLG ;SIGNAL BAD REGISTER
4081          021152 000443          BR     MWDONE
4082
4083          021154 022737 177740 177740  68$:  CMP    #177740,0#LOADRS ;SEE IF ADDRESS REGISTER
4084          021162 001356          BNE    66$          ;UNLCKED.
4085          021164 022737 000003 177742  CMP    #3,0#HIADRS
4086          021172 001352          BNE    66$
4087          021174 000432          BR     MWDONE
4088
4089          021176          69$:          ;REPORT ERROR REGISTER
4090          021176 012637 001236  MOV    (SP)+,$TMP2 ;NOT SET AS EXPECTED.
4091          021202 005726          TST    (SP)+ ;RESET THE STACK.
4092          021204 013737 177740 001240  MOV    0#LOADRS,$TMP3
4093          021212 013737 177742 001242  MOV    0#HIADRS,$TMP4
4094          021220 012737 000020 001244  MOV    #20,$TMP5
4095          021226 012737 002500 001246  MOV    #2500,$TMP6
4096          021234 013737 177744 001250  MOV    0#MEMERR,$TMP7
4097
4098          021242 104131          70$:  ERROR 131
4099          021244 012737 177777 031102  MOV    #-1,MANFL2 ;SIGNAL BAD REGISTER
4100          021252 012737 177777 031076  MOV    #-1,MMRFL2
4101          021260 000705          BR     65$
4102          021262 104410  MWDONE: RSET

```

```

4103
4104          ;*****
4105          ;*TEST 42          CACHE MAINTENANCE AND ERROR REGISTERS TEST 26
4106          ;*
4107          ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO SET CORRECTLY
4108          ;*AS THE RESULT OF A CPU REFERENCE WHICH RELOCATED THROUGH THE MEMORY
4109          ;*MANAGEMENT UNIT TO THE UNIBUS AND THROUGH THE UNIBUS MAP TO THE CACHE.
4110          ;*THE MAINTENANCE REGISTER IS USED TO CAUSE A CACHE DATA MEMORY
4111          ;*PARITY ERROR IN GROUP 1 ON THAT REFERENCE. THE ERROR IS ON THE
4112          ;*LOW BYTE OF THAT DATA .
4113          ;*
4114          ;*****

```



```

4115 021264 000004 TST42: SCOPE
4116 021266 012737 000040 001302 MOV #40,$TIMES ;;00 40 ITERATIONS
4117 000042 MX=$TN-1
4118
4119 021274 012737 021704 030646 MOV #TST43,$KAD ;SET THE SKAD REGISTER
4120 ;IN CASE THE TEST ABORTS.
4121 021302 113737 001102 001232 MOV# $TSTNM,$TMP0
4122
4123 021310 104415 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4124 021312 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4125 021314 104417 SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
4126 021316 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4127 021320 104412 MMSKIP
4128
4129 021322 012700 172340 MOV #KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
4130 ;TO RELOCATE EVERYTHING
4131 021326 012702 172300 MOV #KIPDR0,R2 ;THROUGH THE UNIBUS
4132 021332 012703 000007 MOV #7,R3 ;MAP PASSIVELY TO MEMORY,
4133 021336 005004 CLR R4 ;BY PASSIVELY IS MEANT
4134 021340 012705 170200 MOV #MAPL00,R5 ;THAT ADDRESS ARE
4135 ;RELOCATED TO THEMSELVES.
4136 021344 012722 077406 64$: MOV #77406,(R2)+
4137 021350 010401 MOV R4,R1
4138 021352 072127 000006 ASH #6,R1
4139 021356 010125 MOV R1,(R5)+
4140 021360 005025 CLR (R5)+
4141 021362 010410 MOV R4,(R0)
4142 021364 062720 170000 ADD #170000,(R0)+
4143 021370 062704 000200 ADD #200,R4
4144 021374 077315 SOB R3,64$
4145 021376 012710 177600 MOV #177600,(R0)
4146 021402 012712 077406 MOV #77406,(R2)
4147
4148 021406 012737 000060 172516 MOV #60,$MMR3 ;TURN ON THE MAP AND
4149 021414 012737 000001 177572 MOV #1,$MMR0 ;22-BIT MODE ADDRESSING
4150 021422 012737 021502 000114 MOV #MXERR0,$CACHVEC ;SETUP FOR THE ERROR.
4151 021430 012737 000044 177746 MOV #SIM0,$CONTRL ;SELECT GROUP DATA
4152 021436 012704 000100 MOV #100,R4 ;PATTERN TO BE LOADED IN THE
4153 021442 012702 177750 MOV #MAINT,R2 ;MAINTENANCE REG.
4154 021446 000403 BR MX1
4155
4156 021450 LOC= ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4157 021450 LOC=-4$LOC
4158 021454 LOC=LOC+4
4159 021454 .=LOC
4160
4161 021454 000240 NOP
4162 021456 000240 *1: NOP
4163 021460 010412 MOV R4,(R2) ;SET THE MAINT REG.
4164 021462 005012 CLR (R2) ;THIS FETCH SHOULD CAUSE
4165 ;A PARITY ERROR IN GROUP
4166 ;DATA 1 MEMORY
4167
4168 021464 MX2:
4169 021464 010437 001236 MOV R4,$TMP2 ;REPORT ERROR. MAINTENANCE
4170 ;FUNCTION FAILED TO
;CAUSE ERROR.

```

```

41100 021470 104127 177777 031102 65: ERROR 127
41101 021472 012737 MOV #-1,MANFL2
41102 021500 000500 BR MXDONE
41103
41104
41105 021502 022737 002600 177744 MXERR0: CMP #2600,2#MEMERR :DID THE ERROR REGISTER
41106 021510 001042 BNE 655 :SET PROPERLY?
41107
41108 021512 022626 645: CMP (SP)+,(SP)+ :RESET THE STACK
41109 021514 005037 177572 655: CLR 2#MMR0
41110 021520 005037 172516 CLR 2#MMR3
41111 021524 012737 177777 177744 MOV #-1,2#MEMERR :TRY TO CLEAR THE ERROR
41112 021532 005737 177744 TST 2#MEMERR :REGISTER.
41113 021536 001416 BR 655
41114
41115 021540 665: :ERROR REGISTER WON'T
41116 021540 013737 177740 001236 MOV 2#LOADRS,$TMP2 :CLEAR
41117 021546 013737 177742 001240 MOV 2#HIADRS,$TMP3
41118 021554 013737 177744 001242 MOV 2#MEMERR,$TMP4
41119
41120 021562 104130 675: ERROR 130
41121 021564 012737 177777 031062 MOV #-1,MMRFLG ;SIGNAL BAD REGISTER
41122 021572 000443 BR MXDONE
41123
41124 021574 022737 177740 177740 685: CMP #177740,2#LOADRS ;SEE IF ADDRESS REGISTER
41125 021602 001356 BNE 665 :UNLOCKED.
41126 021604 022737 000303 177742 CMP #3,2#HIADRS
41127 021612 001352 BNE 665
41128 021614 000432 BR MXDONE
41129
41130 021616 695: :REPORT ERROR REGISTER
41131 021616 012637 001236 MOV (SP)+,$TMP2 :NOT SET AS EXPECTED.
41132 021622 005726 TST (SP)+ :RESET THE STACK.
41133 021624 013737 177740 001240 MOV 2#LOADRS,$TMP3
41134 021632 013737 177742 001242 MOV 2#HIADRS,$TMP4
41135 021640 012737 000100 001244 MOV #100,$TMP5
41136 021646 012737 002600 001246 MOV #2600,$TMP6
41137 021654 013737 177744 001250 MOV 2#MEMERR,$TMP7
41138
41139 021662 104131 705: ERROR 131
41140 021664 012737 177777 031102 MOV #-1,MANFL2 :SIGNAL BAD REGISTER
41141 021672 012737 177777 031076 MOV #-1,MMRFL2
41142 021700 000705 BR 655
41143 021702 1044.0 MXDONE: RSET
41144
41145 ;*****
41146 ;*TEST 43 CACHE ERROR REGISTER UNIBUS TIME OUT TEST
41147 ;*
41148 ;*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO COMPREHEND A
41149 ;*CPU TO UNIBUS THROUGH THE MAP TO THE CACHE REFERENCE WHICH
41150 ;*TIMES OUT IN MAIN MEMORY. MANY SUCH NON-EXISTENT MEMORY LOCATIONS
41151 ;*ARE CONVIENTLY GUARENTEED TO EXIST! ALL THE ADDRESSES
41152 ;*FROM 17000000 THROUGH 17777776 ARE ADDRESSES
41153 ;*WHICH CAN NOT EXIST. HERE ONLY ONE OF THESE ADDRESSES, 17777776,
41154 ;*WILL BE USED TO CAUSE A TIME OUT ON THE UNIBUS AN THE CONSEQUENT
41155 ;*ABORT TO VECTOR ERRVEC.
41156 ;*
41157 ;*

```

```

*****
4227 021704 000204 15T43: SCOPE
4228 021706 012737 000040 001302 MOV #40,STIMES ;:DC 40 ITERATIONS
4229 000043 MG=STN-1
4230
4231
4232 021714 012737 022334 030646 MOV #TST44,SKAD ;SET THE SKAD REGISTER
4233 ;IN CASE THE TEST ABCRTS.
4234 021722 113737 001102 001232 MOVB $TSTNM,$TMPD
4235 021730 012737 020522 000114 MOV #SPUR,$#CACHVEC ;EXPECT NO PARITY ERRORS.
4236 021736 104415 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4237 021740 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4238 021742 104417 SKPBMM ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4239 021744 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4240 021746 104412 MMSKIP
4241
4242
4243 021750 012700 172340 MOV #KIPAR0,R0 ;INITIALLY PUT MEMORY
4244 021754 012701 077406 MOV #77406,R1 ;MANAGEMENT IN A 'PASSIVE'
4245 021760 012702 172300 MOV #KIPDR0,R2 ;STATE THAT IS MAP ALL
4246 021764 012703 00001C MOV #10,R3 ;VIRTUAL ADDRESSES ON TO
4247 021770 010122 64$: MOV R1,(R2)+ ;THEMSELVES AS PHYSICAL
4248 021772 077302 SOB R3,64$ ;ADDRESSES.
4249 021774 005020 CLR (R0)+
4250 021776 012720 000200 MOV #200,(R0)+
4251 022002 012720 000400 MOV #400,(R0)+
4252 022006 012720 000600 MOV #600,(R0)+
4253 022012 012720 001000 MOV #1000,(R0)+
4254 022016 012720 001200 MOV #1200,(R0)+
4255 022022 012720 001400 MOV #1400,(R0)+
4256 022026 012710 177600 MOV #177600,(R0)
4257
4258 022032 012737 000060 172516 MOV #60,$#MMR3 ;TURN ON THE MAPPING BOX
4259 022040 012737 000001 177572 MOV #1,$#MMR0 ;AND 22 BIT MODE ADDRESSING.
4260 022046 012737 170000 172354 MOV #170000,$#KIPAR6 ;MAKE KIPAR6 RELOCATE
4261 ;TO THE UNIBUS.
4262 022054 012737 022126 000004 MOV #MGERR,$#ERRVEC ;SET UP THE TIME OUT VECTOR.
4263
4264 022062 012737 177776 170200 MOV #-2,$#MAPL00 ;SET THE MAP REGISTER 0
4265 022070 012737 000077 170202 MOV #77,$#MAPH00
4266 022076 012700 140000 MOV #140000,R0 ;THIS IS THE VIRTUAL ADDRESS OF THE
4267 ;TEST ADDRESS. IT WILL RELOCATE
4268 ;THROUGH KIPAR6 TO THE UNIBUS AS
4269 ;A 000000. FROM THE UNIBUS
4270 ;IT WILL BE RELOCATED THROUGH
4271 ;MAP REGISTER 0 TO THE CACHE WHERE
4272 ;IT WILL TRY TO REFERENCE
4273 ;1777776, AND HOPEFULLY TIME OUT.
4274 022102 000240 NCP ;FOR SCOPING WITH AN OSCILLOSCOPE!
4275 022104 005710 TST (R0) ;MAKE THE REFERENCE!
4276
4277 022106 MQ1: MOV #-2,$TMP2 ;NO TIME OUT OCCURRED. REPORT
4278 022106 012737 177776 001236 MOV #77,$TMP3 ;THE ERROR.
4279 022114 012737 000077 001240
4280 022122 104132 1$: ERROR 132
4281 022124 000502 BR MQDONE
4282

```

42

```

4283 022136 002737 000020 177766 MERR: BIT #20, @BCPJERR ;SEE IF A TIME OUT HAS CAUSED
4284 022136 001300 M02: BNE M02 ;AN ABORT TO THIS ROUTINE.
4285 022136 000137 030474 JMP CPSPUR ;IF NOT GO TO THE SPURIOUS
4286 ;UNEXPECTED, CPU ERROR HANDLER.
4287 022142 022737 000000 177744 M02: JMP #0, @MEMERR ;OTHERWISE SEE IF THE ERROR
4288 022150 001427 BEQ M03 ;REGISTER GOT SET CORRECTLY.
4289 ;IF IT IS NOT SET CORRECTLY REPORT ERROR.
4290
4291 022152 012637 001236 MOV (SP)+, STMP2
4292 022156 005726 TST (SP)+
4293 022160 013737 177740 001240 MOV @LOADRS, STMP3
4294 022166 013737 177742 001242 MOV @HIADRS, STMP4
4295 022174 012737 177776 001244 MOV #2, STMP5
4296 022202 012737 000077 001246 MOV #77, STMP6
4297 022210 013737 177744 001250 MOV @MEMERR, STMP7
4298 022216 104133 13: ERROR 133
4299 022220 012737 177777 031376 M03: MOV #-1, MMRFL2
4300 022226 000401 BR M04
4301
4302 022230 022626 M03: CMP (SP)+, (SP)+ ;RESET THE STACK
4303
4304 022232 005037 177572 M04: CLR @MMR0
4305 022236 005037 172516 CLR @MMR3
4306 022242 012737 177777 177744 MOV #-1, @MEMERR ;TRY TO CLEAR THE ERROR REGISTER.
4307 022250 005737 177744 TST @MEMERR
4308 022254 001416 BEQ M05
4309
4310 022256 M05: ;REPORT THE FAILURE OF THE ERROR
4311 022256 013737 177740 001236 MOV @LOADRS, STMP2 ;REGISTER TO CLEAR!
4312 022264 013737 177742 001240 MOV @HIADRS, STMP3
4313 022272 013737 177744 001242 MOV @MEMERR, STMP4
4314 022300 104130 13: ERROR 130
4315 022302 012737 177777 031062 M05: MOV #-1, MMRFLG
4316 022310 000410 BR M06DONE
4317
4318 022312 022737 177740 177740 M06: CMP #177740, @LOADRS ;SEE IF THE ADDRESS REGISTER
4319 022320 001356 BNE M05 ;GOT RESET.
4320 022322 022737 000000 177742 CMP #3, @HIADRS
4321 022330 001352 BNE M05
4322
4323 022332 104410 M06DONE: RSET
4324
4325 ;*****
4326 ;*TEST 44 CACHE CONTROL REGISTER DISABLE TRAPS TEST 1
4327 ;*
4328 ;*THIS IS A TEST OF THE CONTROL REGISTER'S ABILITY TO DISABLE A TRAP
4329 ;*OCCURRING AS THE RESULT OF A MAIN MEMORY DATA PARITY ERROR IN THE
4330 ;*UNWANTED WORD OF THE REFERENCED PAIR. THE MAINTENANCE REGISTER IS
4331 ;*USED TO FORCE AN ERROR ON THE LOW BYTE OF THE ODD WORD WHEN REFERENCING
4332 ;*THE EVEN WORD OF THAT PAIR.
4333 ;*
4334 ;*****
4335 022334 000004 ST44: SCOPE
4336 022336 012737 000040 001302 MOV #40, STIMES ;:DO 40 ITERATIONS
4337 KV=$TN-1
4338 ;SET THE SKAD REGISTER

```

022234 012737

022510 030646
CACHE CONTROL REGISTER DISABLE TRAPS TEST

: IN CASE THE TEST ABORTS.

4239 022344 012737 022510 030646
4240
4241 022352 112737 001102 001232
4242
4243 022360 104415
4244 022362 104416
4245 022364 104417
4246 022366 104420
4247 022370 012737 000014 177746
4248 022376 052737 000001 177746
4249 022404 012737 022446 000114
4250 022412 012704 040000
4251 022416 012702 177750
4252 022422 000402

MOV #STS45,SKAC
MOVB \$TSTNM,\$TMPD
SKPBER
SKPBCH
SKPBMN
SKPBHM
MOV #MOM1,\$CONTRL
BIS #BIT0,\$CONTRL
MOV #KVERR,\$CACHVEC
MOV #40000,R4
MOV #MAINT,R2
BR KVI

: IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
: IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
: IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
: IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
: FORCE MISSES TO BOTH GROUPS.
: DISABLE 'WARNING' TRAPS.
: SET UP FOR THE ERROR ABOUT TO BE FORCED
: PATTERN FOR THE MAINTENANCE REGISTER.

4253
4254
4255
4256
4257
4258
4259 022430 000240
4260 022432 010412
4261 022434 000240
4262 022436 00570:
4263
4264
4265
4266
4267
4268 022440 005012
4269 022442 000240
4270 022444 000420
4271
4272 022446
4273 022446 012637 001236
4274 022452 005726
4275 022454 013737 177746 001240
4276 022462 013737 177740 001242
4277 022470 013737 177742 001244
4278 022476 013737 177744 001246
4279 022504 104134
4280
4281 022506 104410
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294

LOC=
LOC=-4&LOC
LOC=LOC+4
.=LOC

: GET THE PC TO AN EVEN WORD BOUNDARY!!!

KV1: NOP
MOV R4,(R2)
NOP
KV2: TST R1

: SET THE MAINTENANCE REGISTER
: WHEN THIS NOP IS FETCHED AN ERROR
: WILL BE RECOGNIZED BECAUSE OF THE
: CONTENTS OF THE LOCATION KV2!
: THIS PARITY ERROR WOULD
: NORMALLY RELUT IN A TRAP BUT
: BECAUSE TRAPS HAVE BEEN DISABLED
: NONE SHOULD OCCUR!!!

CLR (R2)
NOP
BR KVDONE

: GOOD, NO TRAP OCCURRED!

KVERR: MOV (SP)+,\$TMP2
TST (SP)+
MOV \$CONTRL,\$TMP3
MOV \$LOADRS,\$TMP4
MOV \$HIADRS,\$TMP5
MOV \$MEMERR,\$TMP6
13: ERROR 134

: COME HERE IF A TRAP OCCURS
: AND REPORT THE ERROR.

KVDONE: RSET

*TEST 45 CACHE CONTROL REGISTER DISABLE TRAPS TEST 2
*
*THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION.
*IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE ADDRESS
*MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO
*FORCE THE ERROR ON THE LOW BYTE OF THE ADDRESS, IN THE ADDRESS MEMORY
*OF GROUP 0.
*

```

4395 022510 000004 TST45: SCOPE
4396 022512 012737 000040 001302 MOV #40,$TIMES ;;DO 40 ITERATIONS
4397 000045 KX=$TN-:
4398
4399 022520 012737 022710 030646 MOV #TST46,$KAD ;SET THE SKAC REGISTER
4400 ;IN CASE THE TEST ABORTS.
4401 022526 113737 001102 001232 MOV# STSTNM,$TMP0
4402
4403 022534 104415 SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4404 022536 104416 SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4405 022540 104417 SKPBMM ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
4406 022542 104420 SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4407 022544 012737 000030 177746 MOV #SOM1,$#CONTRL ;USE GROUP ZERO
4408 022552 012737 022640 MOV #KX2,$R0 ;MAKE KX2 A HIT IN GROUP
4409 022556 005710 TST (R0) ;ZERO.
4410 022560 005710 TST (R0)
4411
4412
4413 022562 032737 000010 177752 BIT #10,$#HITMIS ;SEE IF REFERENCE ADDRESS
4414 022570 001007 BNE ^X1 ;IS A HIT.
4415
4416 022572 010037 001236 MOV $R0,$TMP2 ;IF NOT ERROR!
4417 022576 012737 000030 001234 MOV #0,$TMP1
4418 022604 104001 ERROR 1
4419
4420 022606 104411 SKIFT ;ERROR FATAL. GO TO NEXT TEST.
4421
4422 022610 052737 000001 177746 KX1: BIS #BIT0,$#CONTRL ;DISABLE 'WARNING' TRAPS.
4423 022616 012737 022646 000114 MOV #KXERR,$#CACHVEC ;SET UP FOR ERROR WHICH
4424 ;SHOULD NOT TRAP!
4425 022624 012704 000400 MOV #400,$R4 ;PATTERN FOR MAINT REG.
4426 022630 012702 177750 MOV #MAINT,$R2
4427 022634 000240 NOP
4428 022636 010412 MOV $R4,(R2) ;SET THE MAINT. REG.
4429 022640 005012 KX2: CLR (R2) ;THE FETCH OF THIS
4430 022642 000240 NOP ;INSTRUCTION SHOULD CAUSE
4431 022644 000420 BR KXDONE ;A CACHE MEMORY
4432 ;PARITY ERROR WHICH
4433 ;NORMALLY SHOULD TRAP
4434 ;BUT HERE NO TRAP SHOULD
4435 ;OCCUR FOR TRAPS HAVE BEEN DISABLED.
4436
4437 022646 KXERR: ;A TRAP HAS ERRONEOUSLY
4438 02264F 012637 001236 MOV (SP)+,$TMP2 ;TAKEN PLACE. REPORT
4439 022652 005726 TST (SP)+ ;UNABLE TO DISABLE TRAPS.
4440 022654 013737 177746 001240 MOV $#CONTRL,$TMP3
4441 022662 013737 177740 001242 MOV $#LOADRS,$TMP4
4442 022670 013737 177742 001244 MOV $#HIADRS,$TMP5
4443 022676 013737 177744 001246 MOV $#MEMERR,$TMP6
4444
4445 022704 104134 IS: ERROR 134
4446
4447 022706 104410 KXDONE: RSET
4448
4449
4450

```

::*****

4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506

```

*TEST 46      CACHE CONTROL REGISTER DISABLE TRAPS TEST 3
*
*THIS IS A TEST OF THE CONTROL REGISTER'S DISABLE TRAPS FUNCTION.
*IT IS ATTEMPTED TO DISABLE A TRAP RESULTING FROM A CACHE
*MEMORY PARITY ERROR. THE MAINTENANCE REGISTER WILL BE USED TO
*FORCE THE ERROR ON THE LOW BYTE OF THE , IN THE MEMORY
*OF GROUP 0.
*
*****
†ST46: SCOPE
MOV      #40,$TIMES      ;;DO 40 ITERATIONS
KZ=$TN-1
MOV      #TST47,SKAD     ;SET THE SKAD REGISTER
                        ;IN CASE THE TEST ABCRTS.
MOVB     $TSTNM,$TMP0
SKPBER   ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN   ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN   ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
SKPBHM   ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV      #SOM1,@#CONTRL ;USE GROUP ZERO
MOV      #KZ2,R0        ;MAKE KZ2 A HIT IN GROUP
TST      (R0)           ;ZERO.
TST      (R0)
BIT      #10,@#HITMIS   ;SEE IF REFERENCE ADDRESS
BNE      KZ1            ;IS A HIT.
                        ;IF NOT ERROR!
MOV      R0,$TMP2
MOV      #0,$TMP1
ERROR    1
SKIPT
KZ1:     BIS      #BIT0,@#CONTRL ;DISABLE 'WARNING' TRAPS.
MOV      #KZERR,@#CACHVEC ;SET UP FOR ERROR WHICH
                        ;SHOULD NOT TRAP!
MOV      #20,R4        ;PATTERN FOR MAINT REG.
MOV      #MAINT,R2
MOV      R4,(R2)
KZ2:     CLR      (R2)    ;SET THE MAINT. REG.
NOP      ;THE FETCH OF THIS
NOP      ;INSTRUCTION SHOULD CAUSE
BR       KZDONE        ;A CACHE MEMORY
                        ;PARITY ERROR WHICH
                        ;NORMALLY SHOULD TRAP
                        ;BUT HERE NO TRAP SHOULD
                        ;OCCUR FOR TRAPS HAVE BEEN DISABLED.
KZERR:   MOV      (SP)+,$TMP2 ;A TRAP HAS ERRONEOUSLY
TST      (SP)+         ;TAKEN PLACE. REPORT
MOV      @#CONTRL,$TMP3 ;UNABLE TO DISABLE TRAPS.
MOV      @#LOADRS,$TMP4

```

022710	000004		
022712	012737	000040	001302
	000046		
022720	012737	023110	030646
022726	113737	001102	001232
022734	104415		
022736	104416		
022740	104417		
022742	104420		
022744	012737	000030	177746
022752	012700	023040	
022756	005710		
022760	005710		
022762	032737	000010	177752
022770	001007		
022772	010037	001236	
022776	012737	000000	001234
023004	104001		
023006	104411		
023010	052737	000001	177746
023016	012737	023046	000114
023024	012704	000020	
023030	012702	177750	
023034	000240		
023036	010412		
023040	005012		
023042	000240		
023044	000420		
023046			
023046	012637	001236	
023052	005726		
023054	013737	177746	001240
023062	013737	177740	001242

```

4507 023070 013737 177742 001244
4508 023076 013737 177744 001246
4509
4510 023104 104134
4511
4512 023106 104410
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533 023110 000004
4534 023112 012737 000040 001302
4535 000047
4536
4537 023120 012737 023474 030646
4538
4539 023126 113737 001102 001232
4540
4541 023134 104415
4542 023136 104416
4543 023140 104417
4544 023142 104420
4545 023144 012737 000014 177746
4546
4547
4548 023152 012737 023226 000114
4549 023160 012704 010000
4550 023164 012702 177750
4551 023170 000401
4552
4553 023172
4554 023170
4555 023174
4556 023174
4557
4558 023174 000240
4559 023176 010412
4560 023200 005701
4561 023202 005012
4562 023204 000240

```

```

1$: ERROR 134
KZDONE: RSET

```

```

*****
*TEST 47 CACHE ERROR REGISTER LOCK UP TEST 1

```

```

*
*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
*TO THE CACHE DIRECTLY.
*THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
*TO THE CACHE DIRECTLY.
*

```

```

*****

```

```

TST47: SCOPE
MOV #40,$TIMES ;;DO 40 ITERATIONS
NA=$TN-1
MOV #TST50,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOVB $TSTNM,$TMPD
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MOV #MDM1,$#CONTRL ;FORCE MISSES TO BOTH GROUPS.

MOV #NA3,$#CACHVEC ;SET UP FOR THE ERROR.
MOV #10000,R4 ;PATTERN TO BE PUT IN
MOV #MAINT,R2 ;THE MAINT. REG.
BR NA1

LOC=. ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
LOC=-4&LOC
LOC=LOC+4
.=LOC

NA1: NOP
NA2: MOV R4,(R2) ;SET THE MAINT. REG.
TST R1 ;THE FETCH OF THIS INSTRUCTION
CLR (R2) ;SHOULD CAUSE AN ABORT!
NOP

```



```

4563                                     ;IF NONE OCCURS REPORT
4564 023206 012737 010000 001236      MOV    #10000,$TMP2      ;ERROR!
4565 023214 104127                                     IS:   ERROR    127
4566 023216 012737 177777 031102      MOV    #-1,$MANFL2
4567 023224 000522      BR      NADONE
4568
4569
4570 023226                                     NA3:
4571
4572 023226 012737 023302 000114      MOV    #NA6,@#CACHVEC      ;SET UP FOR THE ERROR.
4573 023234 012704 010000                                     ;PATTERN TO BE PUT IN
4574 023240 012702 177753      MOV    #MAINT,$R2          ;THE MAINT. REG.
4575 023244 000401      BR
4576
4577                                     LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4578                                     LOC=-4&LOC
4579                                     LOC=LOC+4
4580                                     .=LOC
4581
4582 023250 000240      NA4:   NOP
4583 023252 010412      MOV    R4,(R2)      ;SET THE MAINT. REG.
4584 023254 005701      NA5:   TST    R1      ;THE FETCH OF THIS INSTRUCTION
4585 023256 005012      CLR    (R2)        ;SHOULD CAUSE AN ABORT!
4586 023260 000240      NOP
4587
4588 023262 012737 010000 001236      MOV    #10000,$TMP2      ;IF NONE OCCURS REPORT
4589 023270 104127                                     IS:   ERROR    127      ;ERROR!
4590 023272 012737 177777 031102      MOV    #-1,$MANFL2
4591 023300 000474      BR      NADONE
4592
4593
4594 023302                                     NA6:
4595
4596 023302 062706 000010      ADD    #10,$SP          ;RESET THE STACK.
4597 023306 022737 144404 177744      CMP    #144404,@#MEMERR ;SEE IF THE ERROR REGISTER
4598 023314 001004      BNE   NA7            ;IS SET CORRECTLY.
4599 023316 022737 023200 177740      CMP    #NA2,@#LOADRS    ;SEE IF THE ADDRESS REGISTER
4600 023324 001422      BEQ   NA8            ;IS SET CORRECTLY.
4601
4602 023326                                     NA7:
4603 023326 012737 144404 001236      MOV    #144404,$TMP2     ;NOT SET CORRECTLY!
4604 023334 013737 177744 001240      MOV    @#MEMERR,$TMP3   ;REPORT FAILURE.
4605 023342 012737 023200 001242      MOV    #NA2,$TMP4
4606 023350 005037 001244      CLR    $TMP5
4607 023354 013737 177740 001246      MOV    @#LOADRS,$TMP6
4608 023362 013737 177742 001250      MOV    @#HIADRS,$TMP7
4609
4610 023370 104135                                     IS:   ERROR    135
4611
4612 023372 005037 177572      NA8:   CLR    @#MMR0      ;TURN OFF MEMORY MANAGEMENT.
4613 023376 005037 172516      CLR    @#MMR3
4614 023402 012737 177777 177744      MOV    #-1,@#MEMERR     ;SEE IF YOU CAN CLR THE
4615 023410 005737 177744      TST    @#MEMERR        ;ERROR REG.
4616 023414 001416      BEQ   NA10
4617
4618 023416      NA9:                                     ;DON'T CLEAR!

```

4619	023416	013737	177740	001100	MOV	#BLOADRS,STMP2
4620	023416	013737	177740	001100	MOV	#BHIADRS,STMP3
4621	023432	013737	177740	001100	MOV	#MEMERR,STMP4
4622						
4623	023440	104130			18:	ERROR 130
4624	023440	012737	177777	021062	MOV	#-1,MMRFLG
4625	023450	000410			BR	NADONE
4626						
4627	023450	022737	177740	177740	NR10:	CMP #177740,#BLOADRS ;SEE IF THE ADDRESS REGISTER
4628	023460	001356			BNE	NA9 ;HAS RESET
4629	023460	022737	000000	177742	CMP	#3,#BHIADRS
4630	023470	001352			BNE	NA9
4631						
4632	023470	104110			NADONE:	RSET

*TEST 50 CACHE ERROR REGISTER LOCK UP TEST 2

*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK JP ON
*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
*TO THE CACHE DIRECTLY.
*THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.

4650	023474	000004			STSG:	SCOPE
4651	023476	012737	000040	001302	MOV	#40,\$TIMES ;DO 40 ITERATIONS
4652		000050			NB=\$TN-1	
4653						
4654	023504	012737	024164	030546	MOV	#TST51,SKAD ;SET THE SKAD REGISTER
4655						;IN CASE THE TEST ABCRTS.
4656	023512	113737	001102	001232	MOVB	\$TSTNM,\$TMP0
4657						
4658	023520	104415			SKPBR	;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
4659	023522	104416			SKPBCN	;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
4660	023524	104417			SKPBMN	;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
4661	023526	104420			SKPBHM	;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
4662	023530	104412			MMSKIP	
4663						
4664	023532	012700	172340		MOV	#KIPAR0,R0 ;SET UP MEMORY MANAGEMENT
4665						;TO RELOCATE EVERYTHING
4666	023536	012702	172300		MOV	#KIPDR0,R2 ;THROUGH THE UNIBUS
4667	023542	012703	000007		MOV	#7,R3 ;MAP PASSIVELY TO MEMORY.
4668	023546	005004			CLR	R4 ;BY PASSIVELY IS MEANT
4669	023550	012705	170200		MOV	#MAPL00,R5 ;THAT ADDRESS ARE
4670						;RELOCATED TO THEMSELVES.
4671	023554	012722	077406		648:	MOV #77406,(R2)+
4672	023560	010401			MOV	R4,R1
4673	023562	072127	000006		ASH	#6,R1
4674	023566	010125			MOV	R1,(R5)+

023570-01-DEP SC-8
023570-01-DEP SC-8

NOTE: INSTRUCTIONS ARE LOCK UP 'ES' 2

4675	023570	005025			CLR	(R5)+	
4676	023572	010410			MOV	R4,(R0)	
4677	023574	062720	170000		ADD	#170000,(R0)+	
4678	023600	062704	000200		ADD	#200,R4	
4679	023604	077315			SCB	R3,645	
4680	023606	012710	177600		MOV	#177600,(R0)	
4681	023612	012712	077406		MOV	#77406,(R2)	
4682							
4683	023616	012737	000014	177746	MOV	#MM1,2#CONTRL	;FORCE MISSES TO BOTH GROUPS.
4684							
4685							
4686	023624	012737	023732	000114	MOV	#NB3,2#CACHVEC	;SET UP FOR THE ERROR.
4687	023632	012704	010000		MOV	#10000,R4	;PATTERN TO BE PUT IN
4688	023636	012702	177750		MOV	#MAINT,R2	;THE MAINT. REG.
4689	023642	000402			BR	NB1	
4690							
4691		023644			LOC=.		;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4692		023644			LOC=-4&LOC		
4693		023650			LOC=LOC+4		
4694		023650			. =LOC		
4695							
4696	023650	000240			NB1: NOP		
4697	023652	010412			MOV	R4,(R2)	;SET THE MAINT. REG.
4698	023654	005701			NB2: TST	R1	;THE FETCH OF THIS INSTRUCTION
4699	023656	005012			CLR	(R2)	;SHOULD CAUSE AN ABORT!
4700	023660	000240			NOP		
4701							
4702	023662	012737	010000	001236	MOV	#10000,\$TMP2	;IF NONE OCCURS REPORT
4703	023670	104127			ERROR	127	;ERROR!
4704	023672	012737	177777	031102	MOV	#-1,MANFL2	
4705	023700	000532			BR	NBDONE	
4706							
4707							
4708	023702				NB3:		
4709							
4710	023702	012737	000060	172516	MOV	#60,2#MMR3	;TURN ON THE MAP AND
4711	023710	012737	000001	177572	MOV	#1,2#MMR0	;22-BIT MODE ADDRESSING
4712	023716	012737	023772	000114	MOV	#NB6,2#CACHVEC	;SET UP FOR ERROR
4713	023724	012704	010000		MOV	#10000,R4	;PATTERN TO BE PUT IN
4714	023730	012702	177750		MOV	#MAINT,R2	;THE MAINT. REG.
4715	023734	000401			BR	NB4	
4716							
4717		023736			LOC=.		;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4718		023734			LOC=-4&LOC		
4719		023740			LOC=LOC+4		
4720		023740			. =LOC		
4721							
4722	023740	000240			NB4: NOP		
4723	023742	010412			MOV	R4,(R2)	;SET THE MAINT. REG.
4724	023744	005701			NB5: TST	R1	;THE FETCH OF THIS INSTRUCTION
4725	023746	005012			CLR	(R2)	;SHOULD CASE AN ABORT
4726	023750	000240			NOP		;AND UNIBUS PB ASSERTED!
4727							;NO ABORT OCCURRED!
4728	023752	012737	010000	001236	MOV	#10000,\$TMP2	;REPORT FAILURE
4729	023760	104127			ERROR	127	
4730	023762	012737	177777	031066	MOV	#-1,MANFLG	

023770 000474

FOR THE DIAGNOSTIC PARTY
CACHE ERROR REGISTER LOCK UP TEST 3

```

4730: 023770 000474 BR NBDONE
4731:
4732: 023772 N86:
4733:
4734: 023772 062706 0000:0 ADD #10,SP ;RESET THE STACK.
4735: 023776 022737 137404 177744 CMP #137404,2#MEMERR ;SEE IF THE ERROR REGISTER
4736: 024004 001004 BNE N87 ;IS SET CORRECTLY.
4737: 024006 022737 023654 177740 CMP #N82,2#LOADRS ;SEE IF THE ADDRESS REGISTER
4738: 024014 001422 BEQ N88 ;IS SET CORRECTLY.
4739:
4740: 024016 N87: ;NOT SET CORRECTLY!
4741: 024016 012737 137404 001236 MOV #137404,$TMP2 ;REPORT FAILURE.
4742: 024024 013737 177744 001240 MOV 2#MEMERR,$TMP3
4743: 024032 012737 023654 001242 MOV #N82,$TMP4
4744: 024040 005037 001244 CLR $TMP5
4745: 024044 013737 177740 001246 MOV 2#LOADRS,$TMP6
4746: 024052 013737 177742 001250 MOV 2#HIADRS,$TMP7
4747:
4748: 024060 104135 1S: ERROR 135
4749:
4750: 024062 005037 177572 N89: CLR 2#MMR0 ;TURN OFF MEMORY MANAGEMENT.
4751: 024066 005037 172516 CLR 2#MMR3
4752: 024072 012737 177777 177744 MOV #-1,2#MEMERR ;SEE IF YOU CAN CLR THE
4753: 024100 005737 177744 TST 2#MEMERR ;ERROR REG.
4754: 024104 001416 BEQ N810
4755:
4756: 024106 N89: ;WON'T CLEAR!
4757: 024106 013737 177740 001236 MOV 2#LOADRS,$TMP2
4758: 024114 013737 177742 001240 MOV 2#HIADRS,$TMP3
4759: 024122 013737 177744 001242 MOV 2#MEMERR,$TMP4
4760:
4761: 024130 104130 1S: ERROR 130
4762: 024132 012737 177777 031062 MOV #-1,MMRFLG
4763: 024140 000410 BR NBDONE
4764:
4765: 024142 022737 177740 177740 N810: CMP #177740,2#LOADRS ;SEE IF THE ADDRESS REGISTER
4766: 024150 001356 BNE N89 ;HAS RESET
4767: 024152 022737 000003 177742 CMP #3,2#HIADRS
4768: 024160 001352 BNE N89
4769:
4770: 024162 104410 NBDONE: RSET

```

```

4771:
4772:
4773:
4774:
4775: *****
4776: *TEST 51 CACHE ERROR REGISTER LOCK UP TEST 3
4777: *
4778: *THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
4779: *THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
4780: *ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
4781: *ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
4782: *ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
4783: *THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
4784: *REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
4785: *TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
4786: *THE SECOND ERROR WILL BE BECAUSE OF A REFERENCE FROM THE CPU

```

MAIN: -7E+80-8
M: -7E+80-8

DIAGNOSTIC PART :
ER LOCK UP TEST 3

```

: TO THE CACHE DIRECTLY.
:
:*****
TEST1: SCOFF
MOV #40,$TIMES ::DO 40 ITERATIONS
NC=$TN-1
MOV $TST52,$SKAD :SET THE SKAD REGISTER
:IN CASE THE TEST ABCD'S.
MOVB $*STNM,$TMPD
SKPBER :IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN :IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN :IF THE MAINTENANCE REGISTER IS BAD SKIP TEST.
SKPBHM :IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MMSKIP
MOV #KIPRD,$R0 :SET UP MEMORY MANAGEMENT
:TO RELOCATE EVERYTHING
:THROUGH THE UNIBUS
MOV #KIPDR,$R2
MOV #7,$R3 :MAP PASSIVELY TO MEMORY,
CLR $R4 :BY PASSIVELY IS MEANT
MOV #MAPLOD,$R5 :THAT ADDRESS ARE
:RELOCATED TO THEMSELVES.
64$: MOV #77406,($R2)+
MOV $R4,$R1
ASH #6,$R1
MOV $R1,($R5)+
CLR ($R5)+
MOV $R4,($R0)
ADD #170000,($R0)+
ADD #200,$R4
SCB $R3,$64$
MOV #177600,($R0)
MOV #77406,($R2)
MOV #MOM1,$CONTRL :FORCE MISSES TO BOTH GROUPS.
MOV #60,$MMR3 :TURN ON THE MAP AND
MOV #1,$MMR0 :22-BIT MODE ADDRESSING
MOV #N3,$CACHVEC :SET UP FOR ERROR
MOV #10000,$R4 :PATTERN TO BE PUT IN
MOV #MAINT,$R2 :THE MAINT. REG.
BR NC1
LOC= :GET THE PC TO AN EVEN WORD BOUNDARY!!!
LOC=-4&LOC
LOC=LOC+4
.=LOC
NC1: NOP
MOV $R4,($R2) :SET THE MAINT. REG.
NC2: TST $R1 :THE FETCH OF THIS INSTRUCTION
CLR ($R2) :SHOULD CASE AN ABORT
NOP :AND UNIBUS PB ASSERTED!

```

MAY11 27 732 30-DEC-76
PAGE 59

PROGRAM TO CHECK THE LOGICAL PART
OF THE ERROR REGISTER FOR LOCK UP TEST

```

4843 024406 012737 010000 001236      MOV      #10000,STMP2      ;NO ABORT OCCURRED!
4844 024406 104127 177777 001056      IS:      ERROR          127      ;REPORT FAILURE
4845 024406 012737 177777 001056      MOV      #-1,MANFLG
4846 024406 000516          BR          NCDONE
4847
4848
4849
4850 024406 005037 177572      NC8:     CLR          @MMR0      ;TURN OFF MEMORY MANAGEMENT.
4851 024412 005037 172516          CLR          @MMR3
4852
4853 024416 012737 024472 000114      MOV      @NC6,@CACHVEC    ;SET UP FOR THE ERROR.
4854 024424 012704 010000          MOV      #10000,R4        ;PATTERN TO BE PUT IN
4855 024420 012702 177750          MOV      @MAINT,R2        ;THE MAINT. REG.
4856 024434 000401          BR
4857
4858          024436          LOC=        ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
4859          024434          LOC=-4@LOC
4860          024440          LOC=LOC+4
4861          024440          .=LOC
4862
4863 024440 000240      NC4:     NOP
4864 024442 010412          MOV      R4,(R2)          ;SET THE MAINT. REG.
4865 024444 005701      NC5:     TST          R1          ;THE FETCH OF THIS INSTRUCTION
4866 024446 005012          CLR          (R2)          ;SHOULD CAUSE AN ABORT!
4867 024450 000240          NOP
4868
4869 024452 012737 010000 001236      MOV      #10000,STMP2    ;IF NONE OCCURS REPORT
4870 024460 104127 177777 001102      IS:      ERROR          127      ;ERROR!
4871 024462 012737 000474          MOV      #-1,MANFL2
4872 024470 000474          BR
4873
4874
4875 024472      NC6:
4876
4877 024472 062706 000010          ADD      #10,SP          ;RESET THE STACK.
4878 024476 022737 167404 177744          CMP      #167404,@MEMERR ;SEE IF THE ERROR REGISTER
4879 024504 001004          BNE      NC7            ;IS SET CORRECTLY.
4880 024506 022737 024360 177740          CMP      @NC2,@LOADRS   ;SEE IF THE ADDRESS REGISTER
4881 024514 001422          BEQ      NC8            ;IS SET CORRECTLY.
4882
4883 024516      NC7:
4884 024516 012737 167404 001236          MOV      #167404,STMP2   ;NOT SET CORRECTLY!
4885 024524 013737 177744 001240          MOV      @MEMERR,STMP3   ;REPORT FAILURE.
4886 024532 012737 024360 001242          MOV      @NC2,STMP4
4887 024540 005037 001244          CLR      STMP5
4888 024544 013737 177740 001246          MOV      @LOADRS,STMP6
4889 024552 013737 177742 001250          MOV      @HIADRS,STMP7
4890
4891 024560 104135      IS:      ERROR          135
4892
4893 024562 005037 177572      NC8:     CLR          @MMR0      ;TURN OFF MEMORY MANAGEMENT.
4894 024566 005037 172516          CLR          @MMR3
4895 024572 012737 177777 177744          MOV      #-1,@MEMERR    ;SEE IF YOU CAN CLR THE
4896 024600 005737 177744          TST      @MEMERR        ;ERROR REG.
4897 024604 001416          BEQ      NC10
4898

```

11-8

CACHE ERROR REGISTER LOCK UP TEST 3

4938 024630 013737 177740 001232
4939 024632 013737 177740 001232
4940 024634 013737 177740 001232
4941 024636 013737 177740 001232
4942 024638 013737 177740 001232
4943 024640 013737 177740 001232
4944 024642 022737 177740 177740
4945 024644 022737 000000 177742
4946 024646 022737 000000 177742
4947 024648 022737 000000 177742
4948 024650 022737 000000 177742
4949 024652 022737 000000 177742
4950 024654 022737 000000 177742
4951 024656 022737 000000 177742
4952 024658 022737 000000 177742
4953 024660 022737 000000 177742
4954 024662 022737 000000 177742

NOB: MOV #LOADERS,\$TMP2
MOV #HIDARS,\$TMP3
MOV #MEMERR,\$TMP4
IS: ERROR 130
MOV #1,MMRFLG
BR NCDONE
NO10: CMP #177740,\$LOADERS ;SEE IF THE ADDRESS REGISTER
BNE NO9 ;HAS RESET
CMP #3,\$HIDARS
BNE NO9
NCDONE: RSET

*TEST 52 CACHE ERROR REGISTER LOCK UP TEST 4
*
*THIS IS A TEST OF THE ERROR REGISTER'S ABILITY TO LOCK UP ON
*THE FIRST ERROR WHEN A SERIES OF ERRORS OCCUR. ALSO TESTED IS THE
*ERROR ADDRESS'S ABILITY TO LOCK ON THE ADDRESS OF THE FIRST
*ERROR IN A SEQUENCE OF ERRORS. IN THIS TEST TWO ERROR ARE FORCED
*ON TOP OF EACH OTHER, BOTH OF THEM WILL BE ERRORS TO
*THE MAIN MEMORY WANTED WORD DATA PARITY ERRORS! THE FIRST
*REFERENCE RESULTING IN AN ERROR WILL BE MADE FROM THE CPU
*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
*THE SECOND EPORR WILL BE BECAUSE OF A REFERENCE FROM THE CPU
*TO THE UNIBUS THROUGH THE MAPPING BOX TO THE CACHE.
*

ST52: SCOPE
MOV #40,\$TIMES ;:DO 40 ITERATIONS
NO=\$TN-1
MOV #TST53,SKAD ;SET THE SKAD REGISTER
;IN CASE THE TEST ABORTS.
MOV \$TSTNM,\$TMP0
SKPBER ;IF THE ERROR REGISTER IS BAD SKIP THIS TEST.
SKPBCN ;IF THE CONTROL REGISTER IS BAD SKIP THIS TEST.
SKPBMN ;IF THE MAINTENANCE REGISER IS BAD SKIP TEST.
SKPBHM ;IF THE HIT/MISS REGISTER IS BAD SKIP THIS TEST.
MMSKIP
MOV #KIPARD,R0 ;SET UP MEMORY MANAGEMENT
;TO RELOCATE EVERYTHING
MOV #KIPDR0,R2 ;THROUGH THE UNIBUS
MOV #7,R3 ;MAP PASSIVELY TO MEMORY.
CLR R4 ;BY PASSIVELY IS MEANT
MOV #MAPL00,R5 ;THAT ADDRESS ARE
;RELOCATED TO THEMSELVES.
64\$: MOV #77406,(R2)+
MOV R4,R1
ASH #6,R1


```

S011 025156 012737 010000 001236 1S: MOV #10000,$TMP2 ;REPORT FAILURE
S012 025164 104127 ERROR 127
S013 025166 012737 177777 031066 MOV #-1,$MMFLG
S014 025174 000474 BR NODONE
S015
S016
S017 025176 NO6:
S018
S019 025176 062706 000010 ADD #10,$SP ;RESET THE STACK.
S020 025202 022737 033404 177744 CMP #33404,$MEMERR ;SEE IF THE ERROR REGISTER
S021 025210 001004 BNE ND7 ;IS SET CORRECTLY.
S022 025212 022737 025060 177740 CMP #ND2,$LOADRS ;SEE IF THE ADDRESS REGISTER
S023 025220 001422 BEQ NDB ;IS SET CORRECTLY.
S024
S025 ND7: ;NOT SET CORRECTLY!
S026 025222 012737 033404 001236 MOV #33404,$TMP2 ;REPORT FAILURE.
S027 025230 013737 177744 001240 MOV $MEMERR,$TMP3
S028 025236 012737 025060 001242 MOV #ND2,$TMP4
S029 025244 005037 001244 CLR $TMP5
S030 025250 013737 177740 001246 MOV $LOADRS,$TMP6
S031 025256 013737 177742 001250 MOV $HIADRS,$TMP7
S032
S033 025264 104135 1S: ERROR 135
S034
S035 025266 005037 177572 NO8: CLR $MMR0 ;TURN OFF MEMORY MANAGEMENT.
S036 025272 005037 172516 CLR $MMR3
S037 025276 012737 177777 177744 MOV #-1,$MEMERR ;SEE IF YOU CAN CLR THE
S038 025304 005737 177744 TST $MEMERR ;ERROR REG.
S039 025310 001416 BEQ ND10
S040
S041 ND9: ;WON'T CLEAR!
S042 025312 013737 177740 001236 MOV $LOADRS,$TMP2
S043 025320 013737 177742 001240 MOV $HIADRS,$TMP3
S044 025326 013737 177744 001242 MOV $MEMERR,$TMP4
S045
S046 025334 104130 1S: ERROR 130
S047 025336 012737 177777 031062 MOV #-1,$MMRFLG
S048 025344 000410 BR NODONE
S049
S050 025346 022737 177740 177740 ND10: CMP #177740,$LOADRS ;SEE IF THE ADDRESS REGISTER
S051 025354 001356 BNE ND9 ;HAS RESET
S052 025356 022737 000003 177742 CMP #3,$HIADRS
S053 025364 001352 BNE ND9
S054
S055 025366 104410 NODONE: RSET
S056
S057
S058
S059
S060
S061
S062
S063
S064
S065
S066

```

```

*****
*TEST 53 MAIN MEMORY DATA PARITY CHECKERS LOW BYTE TEST
*
*THIS IS A TEST OF THE TWO MAIN MEMORY DATA PARITY CHECKERS
*FOR THE LOW BYTE, ONE FOR EACH OF THE EVEN AND ODD WORD.
*THE MAINTENANCE REGISTER IS USED TO FORCE A PARITY
*ERROR AT EVERY DATA PATTERN, WHICH HAS A ZERO PARITY
*BIT, THAT CAN BE WRITTEN INTO AN 8-BIT BYTE. NOTE
*THAT MAIN MEMORY HAS ODD PARITY WHICH MEANS THAT

```

```
5067 : *A BYTE WILL HAVE A ZERO PARITY BIT IF THERE ARE  
5068 : *AN ODD NUMBER OF BITS SET (1) IN THAT BYTE. THE PARITY  
5069 : *BIT WOULD BE ONE (SET) FOR A BYTE WHICH HAD NO BITS  
5070 : *SET (1) OR A BYTE WHICH HAD AN EVEN NUMBER OF BITS SET  
5071 : *THE MAINTENANCE FUNCTION FOR THE MAIN MEMORY DATA  
5072 : *PARITY CHECKERS WORKS IN SUCH A WAY AS TO  
5073 : *EFFECTIVELY FORCE THE BYTES PARITY BIT TO ONE (SET), SO  
5074 : *THAT IF THE PARITY BIT FOR THAT BYTE HAD BEEN ZERO  
5075 : *AN ERROR OCCURS! IF THE BYTE'S PARITY BIT WAS  
5076 : *ALREADY ONE THEN NO ERROR OCCURS!  
5077 : *  
5078 : *****  
5079 TST53: SCOPE  
5080 025370 000004 MOV #20, $TIMES ; DO 20 ITERATIONS  
5081 025372 012737 000020 001302 UA=$TN  
5082 000054 ; SET THE SKAD REGISTER  
5083 025400 012737 025744 030646 MOV #TST54, SKAD ; IN CASE THE TEST ABORTS.  
5084  
5085 025406 113737 001102 001232 MOVB $TSTNM, $TMP0  
5086 025414 012737 030522 000114 MOV #SPUR, @#CACHVEC  
5087  
5088 025422 012737 000014 177746 MOV #MOM1, @#CONTRL ; FORCE MISSES TO BOTH GROUPS.  
5089 025430 005000 CLR R0 ; INITIALIZE  
5090  
5091 025432 012737 025432 001110 UA1: MOV #UA1, $LPERR  
5092 025440 004737 031106 JSR PC, PARCNT ; SEE IF THE CURRENT TEST  
5093 025444 032702 000001 BIT #BIT0, R2 ; PATTERN HAS THE PARITY BIT  
5094 025450 001002 BNE UA2 ; OFF, IF NOT GO TO NEXT  
5095 025452 000137 025724 JMP UA7 ; PATTERN  
5096  
5097 025456 012737 025630 000114 UA2: MOV #UAER1, @#CACHVEC ; SET UP FOR THE ERROR, EVEN WORD.  
5098 025464 012704 010000 MOV #10000, R4 ; THIS IS A PATTERN WHICH  
5099 025470 012702 177750 MOV #MAINT, R2 ; WHEN LOADED INTO THE  
5100 ; MAINTENANCE REGISTER  
5101 ; WILL FORCE AN ERROR ON  
5102 ; THE MAIN MEMORY EVEN  
5103 025474 012701 025624 MOV #UATMP1, R1 ; WORD LOW BYTE  
5104 025500 010011 MOV R0, (R1)  
5105 025502 010412 MOV R4, (R2) ; SET THE MAINT REG  
5106 025504 021101 CMP (R1), R1 ; THE REFERENCE TO (R1).  
5107 ; UATMP1 SHOULD CAUSE  
5108 ; AN ERROR.  
5109 025506 005012 CLR (R2)  
5110 025510 005012 CLR (R2)  
5111  
5112 025512 UA3:  
5113 ; THE ERROR DIDN'T OCCUR!  
5114 025512 010037 001236 MOV R0, $TMP2 ; REPORT FAILURE  
5115 025516 012737 025624 001240 MOV #UATMP1, $TMP3  
5116 025524 005037 001242 CLR $TMP4  
5117 025530 104140 64$: ERROR 140  
5118  
5119 025532 012737 025670 000114 UA4: MOV #UAER2, @#CACHVEC ; SET UP FOR THE ERROR  
5120 025540 012737 025532 001110 MOV #UA4, $LPERR ; ON THE ODD WORD.  
5121 025546 012704 040000 MOV #40000, R4 ; THIS IS A PATTERN WHICH  
5122 025552 012702 177750 MOV #MAINT, R2 ; WHEN LOADED IN THE MAINTENANCE
```

```

5123                                     ;REGISTER WILL CAUSE AN ERROR
5124 025556 012701 025626                MOV    #UATMP2,R1    ;ON THE ODD WORD, LOW BYTE.
5125 025562 010011                       MOV    R0,(R1)      ;SET THE MAINT REG. AND
5126 025564 000240                       NOP
5127 025566 010412                       MOV    R4,(R2)      ;REFERENCE (R1), UATMP2, AND
5128 025570 021101                       CMP    (R1),R1      ;CAUSE THE ERROR.
5129
5130 025572 005012                       CLR    (R2)
5131 025574 005012                       CLR    (R2)
5132
5133 025576                                UAS:
5134                                     ;THE ERROR DIDN'T OCCUR!
5135 025576 010037 001236                MOV    R0,$TMP2    ;REPORT FAILURE
5136 025602 012737 025626 001240        MOV    #UATMP2,$TMP3
5137 025610 005037 001242                CLR    $TMP4
5138 025614 104141                        64$:  ERROR 14!
5139
5140 025616 000442                        UAB:  BR    UA7
5141
5142
5143                                     LOC=.                ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
5144                                     LOC=-4&LOC
5145                                     LOC=LOC+4
5146                                     .=LOC
5147
5148 025624 000000                        UATMP1:.WORD 0
5149 025626 000000                        UATMP2:.WORD 0
5150
5151 025630                                UAER1:
5152 025630 022737 104404 177744          CMP    #104404,@#MEMERR ;MAKE SURE THE ERROR
5153 025636 001402                        BEQ    2$           ;REGISTER IS SET PROPERLY
5154 025640 000137 030522                1$:  JMP    SPUR
5155 025644 022737 025624 177740        2$:  CMP    #UATMP1,@#LOADRS ;MAKE SURE THE ERROR
5156 025652 001372                        BNE    1$           ;OCCURRED AT THE CORRECT
5157                                     ;ADDRESS.
5158 025654 022626                        CMP    (SP)+,(SP)+ ;RESET THE STACK
5159 025656 012737 177777 177744        MOV    #-1,@#MEMERR ;CLEAR THE ERROR REGISTERS.
5160 025664 000137 025532                JMP    UA4          ;GO TEST THE ODD WORD
5161
5162 025670                                UAER2:
5163 025670 022737 104410 177744          CMP    #104410,@#MEMERR ;MAKE SURE THE ERROR
5164 025676 001402                        BEQ    2$           ;REGISTER IS SET PROPERLY
5165 025700 000137 030522                1$:  JMP    SPUR
5166 025704 022737 025626 177740        2$:  CMP    #UATMP2,@#LOADRS ;MAKE SURE THE ERROR
5167 025712 001372                        BNE    1$           ;OCCURRED AT THE CORRECT
5168                                     ;ADDRESS.
5169 025714 022626                        CMP    (SP)+,(SP)+ ;RESET THE STACK
5170 025716 012737 177777 177744        MOV    #-1,@#MEMERR ;CLEAR THE ERROR REGISTERS.
5171
5172 025724 022700 000377                UA7:  CMP    #377,R0 ;INCREMENT THE TEST PATTERN
5173 025730 001404                        BEQ    UAB
5174 025732 062700 000001                ADD    #1,R0
5175 025736 000137 025432                JMP    UA1
5176
5177 025742 104410                        UAB:  RSET
5178

```



```

5235 026056 010037 001236      MOV      RD,$TMP2      ;REPORT FAILURE
5236 026072 012737 026200 00124C    MOV      #UBTMP1,$TMP3
5237 026100 005037 001242      CLR      $TMP4
5238 026104 104142      64$:    ERROR      142
5239
5240 026106 012737 026244 000114  UB4:    MOV      #UBER2,@#CACHVEC      ;SET UP FOR THE ERROR
5241 026114 012737 026106 001110    MOV      #UB4,$LPERR      ;ON THE ODD WORD.
5242 026122 012704 100000    MOV      #100000,R4      ;THIS IS A PATTERN WHICH
5243 026126 012702 177750    MOV      #MAINT,R2      ;WHEN LOADED IN THE MAINTENANCE
5244                                     ;REGISTER WILL CAUSE AN ERROR.
5245 026132 012701 026202    MOV      #UBTMP2,R1      ;ON THE ODD WORD, LOW BYTE.
5246 026136 010011    MOV      RD,(R1)        ;SET THE MAINT REG. AND
5247 026140 000240    NOP
5248 026142 010412    MOV      R4,(R2)        ;REFERENCE (R1), UBTMP2, AND
5249 026144 021101    CMP      (R1),R1        ;CAUSE THE ERROR.
5250
5251 026146 005012    CLR      (R2)
5252 026150 005012    CLR      (R2)
5253
5254 026152      UB5:
5255                                     ;THE ERROR DIDN'T OCCUR!
5256 026152 010037 001236      MOV      RD,$TMP2      ;REPORT FAILURE
5257 026156 012737 026202 001240    MOV      #UBTMP2,$TMP3
5258 026164 005037 001242      CLR      $TMP4
5259 026170 104143      64$:    ERROR      143
5260
5261 026172 000442      UB6:    BR      UB7
5262
5263
5264      026174      LOC=.      ;GET THE PC TO AN EVEN WORD BOUNDARY!!!
5265      026174      LOC=-4&LOC
5266      026200      LOC=LOC+4
5267      026200      .=LOC
5268
5269 026200 000000      UBTMP1:.WORD 0
5270 026202 000000      UBTMP2:.WORD 0
5271
5272 026204      UBER1:
5273 026204 022737 104404 177744    CMP      #104404,@#MEMERR      ;MAKE SURE THE ERROR
5274 026212 001402      BEQ      2$      ;REGISTER IS SET PROPERLY
5275 026214 000137 030522      1$:    JMP      SPUR
5276 026220 022737 026200 177740    2$:    CMP      #UBTMP1,@#LOADRS      ;MAKE SURE THE ERROR
5277 026226 001372      BNE      1$      ;OCCURRED AT THE CORRECT
5278                                     ;ADDRESS.
5279 026230 022626      CMP      (SP)+,(SP)+      ;RESET THE STACK
5280 026232 012737 177777 177744    MOV      #-1,@#MEMERR      ;CLEAR THE ERROR REGISTERS.
5281 026240 000137 026106      JMP      UB4      ;GO TEST THE ODD WORD
5282
5283 026244      UBER2:
5284 026244 022737 104410 177744    CMP      #104410,@#MEMERR      ;MAKE SURE THE ERROR
5285 026252 001402      BEQ      2$      ;REGISTER IS SET PROPERLY
5286 026254 000137 030522      1$:    JMP      SPUR
5287 026260 022737 026202 177740    2$:    CMP      #UBTMP2,@#LOADRS      ;MAKE SURE THE ERROR
5288 026266 001372      BNE      1$      ;OCCURRED AT THE CORRECT
5289                                     ;ADDRESS.
5290 026270 022626      CMP      (SP)+,(SP)+      ;RESET THE STACK

```

```

5291 026272 012737 177777 177744      MOV      #-1,@MEMERR      ;CLEAR THE ERROR REGISTERS.
5292
5293 026300 022700 177400      LB7:    CMP      #177400,R0      ;INCREMENT THE TEST PATTERN
5294 026304 001404      BEQ      L88
5295 026306 062700 000400      ADD      #400,R0
5296 026312 000137 026306      JMP      JB1
5297
5298 026316 104410      JB8:    RSET
5299
5300 026320      TST55:
5301
5302
5303      .SBTTL  END OF PASS ROUTINE
5304
5305      ;:*****
5306      ;*INCREMENT THE PASS NUMBER ($PASS)
5307      ;*INDICATE END-OF-PROGRAM AFTER 1 PASSES THRU THE PROGRAM
5308      ;*TYPE "END PASS #XXXXX" (WHERE XXXXX IS A DECIMAL NUMBER)
5309      ;*IF THERES A MONITOR GO TO IT
5310      ;*IF THERE ISN'T JUMP TO LOOP
5311
5312 026320      $EOP:
5313 026320 000004      SCOPE
5314 026322 005037 001102      CLR      $TSTNM      ;;ZERO THE TEST NUMBER
5315 026326 005037 001302      CLR      $TIMES      ;;ZERO THE NUMBER OF ITERATIONS
5316 026332 005237 001100      INC      $PASS      ;;INCREMENT THE PASS NUMBER
5317 026336 042737 100000 001100      BIC      #100000,$PASS      ;;DON'T ALLOW A NEG. NUMBER
5318 026344 005327      DEC      (PC)+      ;;LOOP?
5319 026346 000001      $EOPCT: .WORD      1
5320 026350 003031      BGT      $DOAGN      ;;YES
5321 026352 012737      MOV      (PC)+,@(PC)+      ;;RESTORE COUNTER
5322 026354 000001      $ENDCT: .WORD      1
5323 026356 026346      $EOPCT
5324 026360 104401 026443      TYPE      $ENDMG      ;;TYPE "END PASS #"
5325 026364 013746 001100      MOV      $PASS,-(SP)      ;;SAVE $PASS FOR TYPEOUT
5326 026370 104405      TYPDS      ;;GO TYPE--DECIMAL ASCII WITH SIGN
5327 026372 104401 026440      TYPE      $ENULL      ;;TYPE A NULL CHARACTER
5328 026376 013700 000042      $GET42: MOV      @#42,R0      ;;GET MONITOR ADDRESS
5329 026402 001414      BEQ      $DOAGN      ;;BRANCH IF NO MONITOR
5330 026404 012703 125252      MOV      #125252,R3
5331 026410 004737 031156      JSR      PC,CHAINQ
5332 026414 013700 000042      MOV      @#42,R0      ;;INSURE R0 CONTAINS THE MONITORS
5333 026420 001405      BEQ      $DOAGN      ;;RETURN ADDRESS
5334 026422 000005      RESET      ;;CLEAR THE WORLD
5335 026424 004710      $ENDAD: JSR      PC,(R0)      ;;GO TO MONITOR
5336 026426 000240      NOP      ;;SAVE ROOM
5337 026430 000240      NOP      ;;FOR
5338 026432 000240      NOP      ;;ACT11
5339 026434
5340 026434 000137      $DOAGN: JMP      @(PC)+      ;;RETURN
5341 026436 003364      $RTNAD: .WORD      LOOP
5342 026440 377 377 000      $ENULL: .BYTE      -1,-1,0      ;;NULL CHARACTER STRING
5343 026443 015 042412 042116      $ENDMG: .ASCIZ      <15><12>/END PASS #/
5344 026450 050040 051501 020123
5345 026456 000043
5346

```

5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402

026460
026462 032777 040000 152452
026466 001114
026470 000416
026472 013746 000004
026476 012737 026516 000004
026504 005737 177060
026510 012637 000004
026514 000466
026516 022626
026520 012637 000004
026524 000426
026526 032777 000400 152404
026534 001407
026536 017746 152376
026542 042716 000200
026546 122637 001102
026552 001462
026554 105737 001103
026560 001421
026562 123737 001115 001103
026570 101015
026572 032777 001000 152340
026600 001404
026602 013737 001110 001106
026610 000443
026612 105037 001103
026616 005037 001302
026622 000415
026624 032777 004000 152306
026632 001011
026634 005737 001100
026640 001406
026642 005237 001104
026646 023737 001302 001104
026654 002021
026656 012737 000001 001104
026664 013737 026734 001302
026672 105237 001102

```

.SBTTL SCOPE HANDLER ROUTINE
*****
*THIS ROUTINE CONTROLS THE LOOPING OF SUBTESTS. IT WILL INCREMENT
*AND LOAD THE TEST NUMBER($STNM) INTO THE DISPLAY REG.(DISPLAY=7:0)
*AND LOAD THE ERROR FLAG ($ERFLG) INTO DISPLAY(15:08)
*THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
*SW14=1 LOOP ON TEST
*SW11=1 INHIBIT ITERATIONS
*SW09=1 LOOP ON ERROR
*SW08=1 LOOP ON TEST IN SWR(6:0)
*CALL SCOPE ;:SCOPE=IOT

$SCOPE:
1$: BIT #BIT14,$SWR ;:LOOP ON PRESENT TEST?
   BNE $OVER ;:YES IF SW14=1
*****START OF CODE FOR THE XOR TESTER*****
$XTSTR: BR 6$
   IF RUNNING ON THE "XOP" TESTER CHANGE
   THIS INSTRUCTION TO A "NOP" (NOP=240)
   SAVE THE CONTENTS OF THE ERROR VECTOR
   SET FOR TIMEOUT
   TIME OUT ON XOR?
   RESTORE THE ERROR VECTOR
   GO TO THE NEXT TEST
5$: CMP (SP)+,(SP)+ ;:CLEAR THE STACK AFTER A TIME OUT
   MOV (SP)+,$ERRVEC ;:RESTORE THE ERROR VECTOR
   BR 7$ ;:LOOP ON THE PRESENT TEST
6$; *****END OF CODE FOR THE XOR TESTER*****
   BIT #BIT08,$SWR ;:LOOP ON SPEC. TEST?
   BEQ 2$ ;:BR IF NO
   MOV $SWR,-(SP) ;:SET DESIRED TEST NUM. FROM SWR
   BIC $SWRMK,(SP) ;:STRIP AWAY UNDESIRED BITS
   CMPB (SP)+,$STNM ;:ON THE RIGHT TEST?
   BEQ $OVER ;:BR IF YES
2$: TSTB $ERFLG ;:HAS AN ERROR OCCURRED?
   BEQ 3$ ;:BR IF NO
   CMPB $ERMAX,$ERFLG ;:MAX. ERRORS FOR THIS TEST OCCURRED?
   BHI 3$ ;:BR IF NO
   BIT #BIT09,$SWR ;:LOOP ON ERROR?
   BEQ 4$ ;:BR IF NO
7$: MOV $LPERR,$LPADR ;:SET LOOP ADDRESS TO LAST SCOPE
   BR $OVER
4$: CLRB $ERFLG ;:ZERO THE ERROR FLAG
   CLR $TIMES ;:CLEAR THE NUMBER OF ITERATIONS TO MAKE
   BR ;:ESCAPE TO THE NEXT TEST
3$: BIT #BIT11,$SWR ;:INHIBIT ITERATIONS?
   BNE 1$ ;:BR IF YES
   TST $PASS ;:IF FIRST PASS OF PROGRAM
   BEQ 1$ ;:INHIBIT ITERATIONS
   INC $ICNT ;:INCREMENT ITERATION COUNT
   CMP $TIMES,$ICNT ;:CHECK THE NUMBER OF ITERATIONS MADE
   BGE $OVER ;:BR IF MORE ITERATION REQUIRED
1$: MOV #1,$ICNT ;:REINITIALIZE THE ITERATION COUNTER
   MOV $MXCNT,$TIMES ;:SET NUMBER OF ITERATIONS TO DO
$SVLAD: INCB $STNM ;:COUNT TEST NUMBERS

```

003 026676 011637 001106
004 026702 011637 001110
005 026706 005037 001304
006 026712 112737 000001
007 026720 013777 001102
008 026726 013716 001102
009 026732 000002
010 026734 000001
011
012
013
014
015
016
017
018
019
020
021
022
023
024
025
026 026736 105237 001103
027 026736 001775
028 026742 013777 001102
029 026744 032777 002000
030 026752 001402
031 026760 104401 001306
032 026762 005237 001112
033 026766 011637 001116
034 026772 162737 000002
035 026776 117737 152106
036 027004 032777 020000
037 027012 001004 031352
038 027020 004737 001313
039 027022 104401 001313
040 027026
041 027032
042 027032 005777 152102
043 027036 100001
044 027040 000000
045 027042 032777 001000
046 027050 001402 152070
047 027052 013716 001110
048 027056 005737 001304
049 027062 001402
050 027064 013716 001304
051 027070
052 027070 022737 026424
053 027076 001001 000042
054 027100 000000
055 027102
056 027102 012737 177777
057 027110 005037 177766
058 027114 000002

```
MOV (SP), $LPADR      ;; SAVE SCOPE LOOP ADDRESS
MOV (SP), $LPERR      ;; SAVE ERROR LOOP ADDRESS
CLR $ESCAPE          ;; CLEAR THE ESCAPE FROM ERROR ADDRESS
MOV #1, $ERMAX        ;; ONLY ALLOW ONE(1) ERROR ON NEXT TEST
COVER: MOV $STNM, @DISPLAY  ;; DISPLAY TEST NUMBER
MOV $LPADR, (SP)      ;; FUDGE RETURN ADDRESS
RTI                  ;; FIXES PS
SMXCNT: 1            ;; MAX. NUMBER OF ITERATIONS

.SBTTL ERROR HANDLER ROUTINE

;*****
;THIS ROUTINE WILL INCREMENT THE ERROR FLAG AND THE ERROR COUNT.
;SAVE THE ERROR ITEM NUMBER AND THE ADDRESS OF THE ERROR CALL
;AND GO TO ERTYPE ON ERROR
;THE SWITCH OPTIONS PROVIDED BY THIS ROUTINE ARE:
;SW15=1 HALT ON ERROR
;SW13=1 INHIBIT ERROR TYPEOUTS
;SW10=1 BELL ON ERROR
;SW09=1 LOOP ON ERROR
;CALL
;* ERROR N ;;ERROR=EMT AND N=ERROR ITEM NUMBER

$ERROR:
7$: INCB $ERFLG      ;; SET THE ERROR FLAG
BEQ 7$              ;; DON'T LET THE FLAG GO TO ZERO
MOV $STNM, @DISPLAY  ;; DISPLAY TEST NUMBER AND ERROR FLAG
BIT #BIT10, @SWR    ;; BELL ON ERROR?
BEQ 1$              ;; NO - SKIP
TYPE $SBELL         ;; RING BELL
1$: INC $ERTTL      ;; COUNT THE NUMBER OF ERRORS
MOV (SP), $ERRPC    ;; GET ADDRESS OF ERROR INSTRUCTION
SUB #2, $ERRPC
MOVB @ERRPC, $ITEMB ;; STRIP AND SAVE THE ERROR ITEM CODE
BIT #BIT13, @SWR    ;; SKIP TYPEOUT IF SET
BNE 20$             ;; SKIP TYPEOUTS
JSR PC, ERTYPE      ;; GO TO USER ERROR ROUTINE
TYPE $SCLF

20$:
2$: TST @SWR        ;; HALT ON ERROR
BPL 3$             ;; SKIP IF CONTINUE
HALT                ;; HALT ON ERROR!
3$: BIT #BIT09, @SWR  ;; LOOP ON ERROR SWITCH SET?
BEQ 4$             ;; BR IF NO
MOV $LPERR, (SP)   ;; FUDGE RETURN FOR LOOPING
4$: TST $ESCAPE    ;; CHECK FOR AN ESCAPE ADDRESS
BEQ 5$             ;; BR IF NONE
MOV $ESCAPE, (SP)  ;; FUDGE RETURN ADDRESS FOR ESCAPE

5$:
5$: CMP #SENDAD, @#42  ;; ACT-11 AUTO-ACCEPT?
BNE 6$             ;; BRANCH IF NO
HALT                ;; YES

6$:
MOV #-1, @MEMERR   ;;
CLR @CPJERR
RTI
```


IBM ...

000000
000001
000002
000003
000004
000005
000006
000007
000008
000009
000010
000011
000012
000013
000014

027116	010046	
027118	010146	
027120	010246	
027122	010346	
027124	010446	
027126	010546	
027130	016646	000022
027132	016646	000022
027136	016646	000022
027142	016646	000022
027146	016646	000022
027152	000002	
027154	012666	000022
027155	012666	000022
027160	012666	000022
027164	012666	000022
027170	012666	000022
027174	012605	
027176	012604	
027200	012603	
027202	012602	
027204	012601	
027206	012600	
027210	000002	

.SBTTL SAVE AND RESTORE RD-R5 ROUTINES

```

*****
*SAVE RD-R5
*CALL:
*   SAVREG
*UPON RETURN FROM $SAVREG THE STACK WILL LOOK LIKE:
*
*TOP---(+16)
* +2---(+18)
* +4---R5
* +6---R4
* +8---R3
*+10---R2
*+12---R1
*+14---R0

```

```

$SAVREG:
MOV    R0, -(SP)      ;; PUSH R0 ON STACK
MOV    R1, -(SP)      ;; PUSH R1 ON STACK
MOV    R2, -(SP)      ;; PUSH R2 ON STACK
MOV    R3, -(SP)      ;; PUSH R3 ON STACK
MOV    R4, -(SP)      ;; PUSH R4 ON STACK
MOV    R5, -(SP)      ;; PUSH R5 ON STACK
MOV    22(SP), -(SP)  ;; SAVE PS OF MAIN FLOW
MOV    22(SP), -(SP)  ;; SAVE PC OF MAIN FLOW
MOV    22(SP), -(SP)  ;; SAVE PS OF CALL
MOV    22(SP), -(SP)  ;; SAVE PC OF CALL
RTI

```

```

*RESTORE RD-R5
*CALL:
*   RESREG
$RESREG:
MOV    (SP)+, 22(SP)  ;; RESTORE PC OF CALL
MOV    (SP)+, 22(SP)  ;; RESTORE PS OF CALL
MOV    (SP)+, 22(SP)  ;; RESTORE PC OF MAIN FLOW
MOV    (SP)+, 22(SP)  ;; RESTORE PS OF MAIN FLOW
MOV    (SP)+, R5      ;; POP STACK INTO R5
MOV    (SP)+, R4      ;; POP STACK INTO R4
MOV    (SP)+, R3      ;; POP STACK INTO R3
MOV    (SP)+, R2      ;; POP STACK INTO R2
MOV    (SP)+, R1      ;; POP STACK INTO R1
MOV    (SP)+, R0      ;; POP STACK INTO R0
RTI

```

.SBTTL TYPE ROUTINE

```

*****
*ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.
*THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
*NOTE1:   $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
*NOTE2:   $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
*NOTE3:   $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
*

```

SYMBOLS: ...

5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570

027212 105737 000057
027216 103202
027220 000000
027222 000407
027224 010046
027226 017600 000002
027232 112046
027234 001235
027236 005726
027240 012600
027242 062716 000002
027246 000002
027250 122716 000011
027254 001430
027256 122716 000200
027262 001006
027264 005726
027266 104401
027270 001313
027272 105037 027426
027276 000755
027300 004737 027362
027304 123726 001156
027310 001350
027312 013746 001154
027316 105366 000001
027322 002770
027324 004737 027362
027330 105337 027426
027334 000770
027336 112716 000040
027342 004737 027362
027346 132737 000007 027426
027354 001372
027356 005726
027360 000724
027362 105777 151562
027366 100375
027370 116677 000002 151554
027376 122766 000015 000002
027404 001003
027406 105037 027426
027412 000406
027414 122766 000012 000002

USING A TRAP INSTRUCTION
TYPE MESADR
CR
TYPE
MESADR
TYPE: TSTB \$FFLG
BPL \$S
HALT
BR \$S
MOV RO, -(SP)
MOV 22(SP), RO
MOV (RO)+, -(SP)
BNE \$S
TST (SP)+
MOV (SP)+, RO
ADD #2, (SP)
RTI
CMPB #HT, (SP)
BEQ \$S
CMPB #CR LF, (SP)
BNE \$S
TST (SP)+
TYPE
\$CHARCNT
CLRB
BR
JSR PC, \$TYPEC
CMPB \$FILLC, (SP)+
BNE \$S
MOV \$NULL, -(SP)
DECB 1(SP)
BLT \$S
JSR PC, \$TYPEC
DECB \$CHARCNT
BR \$S
:HORIZONTAL TAB PROCESSOR
MOV \$' (SP)
JSR PC, \$TYPEC
BITB #7, \$CHARCNT
BNE \$S
TST (SP)+
BR \$S
\$TYPEC: TSTB \$STPS
BPL \$TYPEC
MOV 2(SP), \$STPB
CMPB #CR, 2(SP)
BNE \$S
CLRB \$CHARCNT
BR \$TYPEX
CMPB #LF, 2(SP)

;; MESADR IS FIRST ADDRESS OF A' ASCII STRING
;; IS THERE A TERMINAL?
;; BR IF YES
;; HALT HERE IF NO TERMINAL
;; LEAVE
;; SAVE RO
;; GET ADDRESS OF ASCII STRING
;; PUSH CHARACTER TO BE TYPED ONTO STACK
;; BR IF IT ISN'T THE TERMINATOR
;; IF TERMINATOR POP IT OFF THE STACK
;; RESTORE RO
;; ADJUST RETURN PC
;; RETURN
;; BRANCH IF <HT>
;; BRANCH IF NOT <CR LF>
;; POP <CR><LF> EQUIV
;; TYPE A CR AND LF
;; CLEAR CHARACTER COUNT
;; GET NEXT CHARACTER
;; GO TYPE THIS CHARACTER
;; IS IT TIME FOR FILLER CHARS.?
;; IF NO GO GET NEXT CHAR.
;; GET # OF FILLER CHARS. NEEDED
;; AND THE NULL CHAR.
;; DOES A NULL NEED TO BE TYPED?
;; BR IF NO--GO POP THE NULL OFF OF STACK
;; GO TYPE A NULL
;; DO NOT COUNT AS A COUNT
;; LOOP
;; REPLACE TAB WITH SPACE
;; TYPE A SPACE
;; BRANCH IF NOT AT
;; TAB STOP
;; POP SPACE OFF STACK
;; GET NEXT CHARACTER
;; WAIT UNTIL PRINTER IS READY
;; LOAD CHAR TO BE TYPED INTO DATA REG.
;; IS CHARACTER A CARRIAGE RETURN?
;; BRANCH IF NO
;; YES--CLEAR CHARACTER COUNT
;; EXIT
;; IS CHARACTER A LINE FEED?

```

000001 000001 000001
000002 000002 000002
000003 000003 000003
000004 000004 000004
000005 000005 000005
000006 000006 000006
000007 000007 000007
000008 000008 000008
000009 000009 000009
000010 000010 000010
000011 000011 000011
000012 000012 000012
000013 000013 000013
000014 000014 000014
000015 000015 000015
000016 000016 000016
000017 000017 000017
000018 000018 000018
000019 000019 000019
000020 000020 000020
000021 000021 000021
000022 000022 000022
000023 000023 000023
000024 000024 000024
000025 000025 000025
000026 000026 000026
000027 000027 000027
000028 000028 000028
000029 000029 000029
000030 000030 000030
000031 000031 000031
000032 000032 000032
000033 000033 000033
000034 000034 000034
000035 000035 000035
000036 000036 000036
000037 000037 000037
000038 000038 000038
000039 000039 000039
000040 000040 000040
000041 000041 000041
000042 000042 000042
000043 000043 000043
000044 000044 000044
000045 000045 000045
000046 000046 000046
000047 000047 000047
000048 000048 000048
000049 000049 000049
000050 000050 000050
000051 000051 000051
000052 000052 000052
000053 000053 000053
000054 000054 000054
000055 000055 000055
000056 000056 000056
000057 000057 000057
000058 000058 000058
000059 000059 000059
000060 000060 000060
000061 000061 000061
000062 000062 000062
000063 000063 000063
000064 000064 000064
000065 000065 000065
000066 000066 000066
000067 000067 000067
000068 000068 000068
000069 000069 000069
000070 000070 000070
000071 000071 000071
000072 000072 000072
000073 000073 000073
000074 000074 000074
000075 000075 000075
000076 000076 000076
000077 000077 000077
000078 000078 000078
000079 000079 000079
000080 000080 000080
000081 000081 000081
000082 000082 000082
000083 000083 000083
000084 000084 000084
000085 000085 000085
000086 000086 000086
000087 000087 000087
000088 000088 000088
000089 000089 000089
000090 000090 000090
000091 000091 000091
000092 000092 000092
000093 000093 000093
000094 000094 000094
000095 000095 000095
000096 000096 000096
000097 000097 000097
000098 000098 000098
000099 000099 000099
000100 000100 000100

```

```

REG STYPEX      : BRANCH IF YES
TYCB PC.        : COUNT THE CHARACTER
WORD C.         : CHARACTER COUNT STORAGE
RTS PC

```

.SETTL BINARY TO OCTAL (ASCII) AND TYPE

```

*****
THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
OCTAL (ASCII) NUMBER AND TYPE IT.
$TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
*CALL:
*   MOV    NUM, -(SP)          ;; NUMBER TO BE TYPED
*   TYFOS            ;; CALL FOR TYPEOUT
*   .BYTE  N                ;; N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
*   .BYTE  M                ;; M=1 OR 0
*                                   ;; 1=TYPE LEADING ZEROS
*                                   ;; 0=SUPPRESS LEADING ZEROS

```

```

$STYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
$TYPOS OR $TYPOC
*CALL:

```

```

*   MOV    NUM, -(SP)          ;; NUMBER TO BE TYPED
*   TYPON            ;; CALL FOR TYPEOUT

```

```

$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
*CALL:

```

```

*   MOV    NUM, -(SP)          ;; NUMBER TO BE TYPED
*   TYFOC            ;; CALL FOR TYPEOUT

```

5602	027432	017646	000000		\$TYPOS:	MOV	2(SP), -(SP)	;; PICKUP THE MODE
5603	027436	116637	000001	027655		MOV	1(SP), \$OFILL	;; LOAD ZERO FILL SWITCH
5604	027444	112637	027657			MOV	(SP)+, \$OMODE+1	;; NUMBER OF DIGITS TO TYPE
5605	027450	062716	000002			ADD	#2, (SP)	;; ADJUST RETURN ADDRESS
5606	027454	000406				BR	\$TYPON	
5607	027456	112737	000001	027655	\$TYPOC:	MOV	#1, \$OFILL	;; SET THE ZERO FILL SWITCH
5608	027464	112737	000006	027657		MOV	#6, \$OMODE+1	;; SET FOR SIX(6) DIGITS
5609	027472	112737	000005	027654	\$TYPON:	MOV	#5, \$OCNT	;; SET THE ITERATION COUNT
5610	027500	010346				MOV	R3, -(SP)	;; SAVE R3
5611	027502	010446				MOV	R4, -(SP)	;; SAVE R4
5612	027504	010546				MOV	R5, -(SP)	;; SAVE R5
5613	027506	113704	027657			MOV	\$OMODE+1, R4	;; GET THE NUMBER OF DIGITS TO TYPE
5614	027512	005404				NEG	R4	
5615	027514	062704	000006			ADD	#6, R4	;; SUBTRACT IT FOR MAX. ALLOWED
5616	027520	110437	027656			MOV	R4, \$OMODE	;; SAVE IT FOR USE
5617	027524	113704	027655			MOV	\$OFILL, R4	;; GET THE ZERO FILL SWITCH
5618	027530	016605	000012			MOV	12(SP), R5	;; PICKUP THE INPUT NUMBER
5619	027534	005003				CLR	R3	;; CLEAR THE OUTPUT WORD
5620	027536	006105		1\$:		ROL	R5	;; ROTATE MSB INTO "C"
5621	027540	000404				BR	3\$;; GO DO MSB
5622	027542	006105		2\$:		ROL	R5	;; FORM THIS DIGIT
5623	027544	006105				ROL	R5	
5624	027546	006105				ROL	R5	
5625	027550	010503				MOV	R5, R3	
5626	027552	006103		3\$:		ROL	R3	;; GET LSB OF THIS DIGIT

```

5627 027554 105337 027555 BPL $MODE ;:TYPE THIS DIGIT?
5628 027560 100016 BPL ;:BR IF NO
5629 027562 042703 BIC #077770,R3 ;:GET RID OF JUNK
5630 027566 001002 BNE ;:TEST FOR 0
5631 027570 005704 TST R4 ;:SUPPRESS THIS 0?
5632 027572 001403 BEQ R5 ;:BR IF YES
5633 027574 005204 4$: INC R4 ;:DON'T SUPPRESS ANYMORE 0'S
5634 027576 052703 000060 BIS #0,R3 ;:MAKE THIS DIGIT ASCII
5635 027602 052703 000040 5$: BIS #0,R3 ;:MAKE ASCII IF NOT ALREADY
5636 027606 110337 027550 MOVB R3,R5 ;:SAVE FOR TYPING
5637 027612 104401 027600 TYPE R5 ;:GO TYPE THIS DIGIT
5638 027616 105337 027554 7$: DECB $OCNT ;:COUNT BY 1
5639 027622 003347 BGT R5 ;:BR IF MORE TO DO
5640 027624 002402 BLT R5 ;:BR IF DONE
5641 027626 005204 INC R4 ;:INSURE LAST DIGIT ISN'T A BLANK
5642 027630 000744 BR R5 ;:GO DO THE LAST DIGIT
5643 027632 012605 5$: MOV (SP)+,R5 ;:RESTORE R5
5644 027634 012604 MOV (SP)+,R4 ;:RESTORE R4
5645 027636 012603 MOV (SP)+,R3 ;:RESTORE R3
5646 027640 016666 000002 000004 MOV 2(SP),4(SP) ;:SET THE STACK FOR RETURNING
5647 027646 012616 MOV (SP)+,(SP)
5648 027650 000002 RTI ;:RETURN
5649 027652 000 8$: .BYTE 0 ;:STORAGE FOR ASCII DIGIT
5650 027653 000 .BYTE 0 ;:TERMINATOR FOR TYPE ROUTINE
5651 027654 000 $OCNT: .BYTE 0 ;:OCTAL DIGIT COUNTER
5652 027655 000 $OFILL: .BYTE 0 ;:ZERO FILL SWITCH
5653 027656 000000 $OMODE: .WORD 0 ;:NUMBER OF DIGITS TO TYPE

```

.SBTTL CONVERT BINARY TO DECIMAL AND TYPE ROUTINE

```

5655 ;:*****
5656 ;:*****
5657 ;:*****
5658 ;:THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
5659 ;:SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
5660 ;:NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
5661 ;:BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE
5662 ;:REPLACED WITH SPACES.
5663 ;:CALL:
5664 ;* MOV NUM,-(SP) ;:PUT THE BINARY NUMBER ON THE STACK
5665 ;* TYPDS ;:GO TO THE ROUTINE
5666
5667 $TYPDS:
5668 027660 010046 MOV R0,-(SP) ;:PUSH R0 ON STACK
5669 027662 010146 MOV R1,-(SP) ;:PUSH R1 ON STACK
5670 027664 010246 MOV R2,-(SP) ;:PUSH R2 ON STACK
5671 027666 010346 MOV R3,-(SP) ;:PUSH R3 ON STACK
5672 027670 010546 MOV R5,-(SP) ;:PUSH R5 ON STACK
5673 027672 012746 020200 MOV #20200,-(SP) ;:SET BLANK SWITCH AND SIGN
5674 027676 016605 000020 MOV 20(SP),R5 ;:GET THE INPUT NUMBER
5675 027702 100004 BPL R5 ;:BR IF INPUT IS POS.
5676 027704 005405 NEG R5 ;:MAKE THE BINARY NUMBER POS.
5677 027706 112766 000055 000001 MOVB #-,1(SP) ;:MAKE THE ASCII NUMBER NEG.
5678 027714 005000 1$: CLR R0 ;:ZERO THE CONSTANTS INDEX
5679 027716 012703 030074 MOV #0BLK,R3 ;:SETUP THE OUTPUT POINTER
5680 027722 112723 000040 MOVB #' ,(R3)+ ;:SET THE FIRST CHARACTER TO A BLANK
5681 027726 005002 2$: CLR R2 ;:CLEAR THE BCD NUMBER
5682 027730 016001 030064 MOV $DTBL(R0),R1 ;:GET THE CONSTANT

```

```

5683 027734 160105      38:  SUB      R1,R5      ;;FORM THIS BCD DIGIT
5684 027736 002402      48:  BLT      48,      ;;BR IF DONE
5685 027740 005202      INC      R2,R2      ;;INCREASE THE BCD DIGIT 2
5686 027742 000774      BR      R2,R2
5687 027744 060105      48:  ADD      R1,R5      ;;ADD BACK THE CONSTANT
5688 027746 005702      TST      R2,R2      ;;CHECK IF BCD DIGIT=0
5689 027750 001002      ENF      58,      ;;FALL THROUGH IF 0
5690 027752 105716      TSTB     (SP)      ;;STILL DOING LEADING 0'S?
5691 027754 100407      BMI      78,      ;;BR IF YES
5692 027756 106316      58:  ASLB     (SP)      ;;MSD?
5693 027760 103003      BCC      68,      ;;BR IF NO
5694 027762 116663 000001 177777  MOVB     1(SP),-1(R3) ;;YES--SET THE SIGN
5695 027770 052702 000060 58:  BIS      #'0,R2      ;;MAKE THE BCD DIGIT ASCII
5696 027774 052702 000040 58:  BIS      #' ,R2      ;;MAKE IT A SPACE IF NOT ALREADY A DIGIT
5697 030000 110223      MOVB     R2,(R3)+   ;;PUT THIS CHARACTER IN THE OUTPUT BUFFER
5698 030002 005720      TST      (R0)+     ;;JUST INCREMENTING
5699 030004 020027 000010  CMP      R0,#10    ;;CHECK THE TABLE INDEX
5700 030010 002746      BLT      28,      ;;GO DO THE NEXT DIGIT
5701 030012 003002      BGT      98,      ;;GO TO EXIT
5702 030014 010502      MOV      R5,R2     ;;GET THE LSD
5703 030016 000764      BR      68,      ;;GO CHANGE TO ASCII
5704 030020 105726      88:  TSTB     (SP)+     ;;WAS THE LSD THE FIRST NON-ZERO?
5705 030022 100003      BPL      98,      ;;BR IF NO
5706 030024 116663 177777 177776 98:  MOVB     -1(SP),-2(R3) ;;YES--SET THE SIGN FOR TYPING
5707 030032 105013      CLRB     (R3)      ;;SET THE TERMINATOR
5708 030034 012605      MOV      (SP)+,R5  ;;POP STACK INTO R5
5709 030036 012603      MOV      (SP)+,R3  ;;POP STACK INTO R3
5710 030040 012602      MOV      (SP)+,R2  ;;POP STACK INTO R2
5711 030042 012601      MOV      (SP)+,R1  ;;POP STACK INTO R1
5712 030044 012600      MOV      (SP)+,R0  ;;POP STACK INTO R0
5713 030046 104401 000074  TYPE     $DBLK      ;;NOW TYPE THE NUMBER
5714 030052 016666 000002 000004  MOV      2(SP),4(SP) ;;ADJUST THE STACK
5715 030060 012616      MOV      (SP)+,(SP)
5716 030062 000002      RTI
5717 030064 023420      $DTBL: 10000.
5718 030066 001750      1000.
5719 030070 000144      100.
5720 030072 000012      10.
5721 030074 000004      $DBLK: .BLKW 4
5722
5723      .SBTTL TRAP DECODER
5724
5725      ;;*****
5726      ;;*THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION
5727      ;;*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
5728      ;;*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
5729      ;;*GO TO THAT ROUTINE.
5730
5731 030104 010046      $TRAP: MOV      R0,-(SP)   ;;SAVE R0
5732 030106 016600 000002  MOV      2(SP),R0   ;;GET TRAP ADDRESS
5733 030112 005740      TST      -(R0)     ;;BACKUP BY 2
5734 030114 111000      MOVB     (R0),R0   ;;GET RIGHT BYTE OF TRAP
5735 030116 006300      ASL      R0        ;;POSITION FOR INDEXING
5736 030120 016000 030140  MOV      $TRPAD(R0),R0 ;;INDEX TO TABLE
5737 030124 000200      RTS      R0        ;;GO TO ROUTINE
5738

```

5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794

030126 011646
030130 016516
030136 010003

030140 030126
030142 027212
030144 027456
030146 027432
030150 027472
030152 027660

030154 027116
030156 027154

030160 030650
030162 030620
030164 031254
030166 031276
030170 030740
030172 030764
030174 031002
030176 031022
030200 031036

030202 012737 030346 000024
030210 012737 000340 000026
030216 010046
030220 010146
030222 010246
030224 010346
030226 010446
030230 010546
030232 017746 150702
030236 010637 030352
030242 012737 030254 000024
030250 000000
030252 000776

030254 012737 030346 000024

:: THIS IS USE TO HANDLE THE "GETPRI" MACRO

```
$TRAP2: MOV (SP), -(SP) ;; MOVE THE PC DOWN
MOV 4(SP), 2(SP) ;; MOVE THE PSW DOWN
RTI ;; RESTORE THE PSW
```

.SBTTL TRAP TABLE

.* THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
.* BY THE "TRAP" INSTRUCTION.

ROUTINE	TRAP	DESCRIPTION
\$TRAPAD: .WORD \$TRAP2		
\$TYPE	TRAP+1(104401)	TTY TYPEOUT ROUTINE
\$TYPOC	TRAP+2(104402)	TYPE OCTAL NUMBER (WITH LEADING ZEROS)
\$TYPOS	TRAP+3(104403)	TYPE OCTAL NUMBER (NO LEADING ZEROS)
\$TYPON	TRAP+4(104404)	TYPE OCTAL NUMBER (AS PER LAST CALL)
\$TYPDS	TRAP+5(104405)	TYPE DECIMAL NUMBER (WITH SIGN)
\$SAVREG	TRAP+6(104406)	SAVE R0-R5 ROUTINE
\$RESREG	TRAP+7(104407)	RESTORE R0-R5 ROUTINE
CLEAN	TRAP+10(104410)	GO RESET ALL REGISTERS.
ABORTT	TRAP+11(104411)	THIS WILL SKIP TO THE NEXT TEST
MMDER	TRAP+12(104412)	IF SWITCH # IS ON SKIP TO THE NEXT TEST
MSIZER	TRAP+13(104413)	DETERMINE THE HIGHEST ADDRESS IN MEMORY
SKBADR	TRAP+14(104414)	SKIP TEST IF ERROR ADDRESS REGISTER IS I
SKBERR	TRAP+15(104415)	SKIP TEST IF ERROR REGISTER IS INOPERATI
SKBCNR	TRAP+16(104416)	SKIP TEST IF CONTROL REGISTER IS INOPERA
SKBMNR	TRAP+17(104417)	SKIP TEST IF MAINTENANCE REGISTER IS INO
SKBHMR	TRAP+20(104420)	SKIP TEST IF HIT/MISS REGISTER IS IN OPE

.SBTTL POWER DOWN AND UP ROUTINES

:: *****

```
POWER DOWN ROUTINE
$PWRDN: MOV $SILLUP, @PWRVEC ;; SET FOR FAST UP
MOV @340, @PWRVEC+2 ;; PRIO:7
MOV R0, -(SP) ;; PUSH R0 ON STACK
MOV R1, -(SP) ;; PUSH R1 ON STACK
MOV R2, -(SP) ;; PUSH R2 ON STACK
MOV R3, -(SP) ;; PUSH R3 ON STACK
MOV R4, -(SP) ;; PUSH R4 ON STACK
MOV R5, -(SP) ;; PUSH R5 ON STACK
MOV @SWR, -(SP) ;; PUSH @SWR ON STACK
MOV SP, $SAVR6 ;; SAVE SP
MOV $PWRUP, @PWRVEC ;; SET UP VECTOR
HALT
BR .-2 ;; HANG UP
```

:: *****

```
POWER UP ROUTINE
$PWRUP: MOV $SILLUP, @PWRVEC ;; SET FOR FAST DOWN
```

```
5805 030262 013706 030352      MOV     $SP,R6,SP      ;; GET SP
5806 030266 005037 030352      CLR     $SP,R6        ;; WAIT LOOP FOR THE **
5807 030272 005237 030352      INC     $SP,R6        ;; WAIT FOR THE INC
5808 030276 001375          SNE     $SP,R6        ;; OF WORD
5809 030300 012677 152634      MOV     (SP)+,R5,R    ;; POP STACK INTO R5,R
5800 030304 012605          MOV     (SP)+,R5     ;; POP STACK INTO R5
5801 030306 012604          MOV     (SP)+,R4     ;; POP STACK INTO R4
5802 030310 012603          MOV     (SP)+,R3     ;; POP STACK INTO R3
5803 030312 012602          MOV     (SP)+,R2     ;; POP STACK INTO R2
5804 030314 012601          MOV     (SP)+,R1     ;; POP STACK INTO R1
5805 030316 012600          MOV     (SP)+,R0     ;; POP STACK INTO R0
5806 030320 012737 030323 030324      MOV     $SPWRDN,@#PWRVEC ;; SET UP THE POWER DOWN VECTOR
5807 030326 012737 000340 030326      MOV     #340,@#PWRVEC+2 ;; PRI0:7
5808 030334 104401          TYPE                               ;; REPORT THE POWER FAILURE
5809 030336 032127          SPWRMG: .WORD POWERM          ;; POWER FAIL MESSAGE POINTER
5810 030340 012716          MOV     (PC)+,(SP)    ;; RESTART AT START
5811 030342 003016          SPWRAD: .WORD START       ;; RESTART ADDRESS
5812 030344 000002          RTI                               ;;
5813 030346 000000          $ILLUP: HALT          ;; THE POWER UP SEQUENCE WAS STARTED
5814 030350 000776          BR     #-2             ;; BEFORE THE POWER DOWN WAS COMPLETE
5815 030352 000000          $$SAVR6: 0            ;; PUT THE SP HERE
5816
5817          .SBTTL  DOUBLE LENGTH BINARY TO OCTAL ASCII CONVERT ROUTINE
5818
5819          ;; *****
5820          ;; *THIS ROUTINE WILL CONVERT A 32-BIT UNSIGNED BINARY NUMBER TO AN
5821          ;; *UNSIGNED OCTAL ASCII NUMBER.
5822          ;; *CALL
5823          ;; *   MOV     #PNTR, -(SP)    ;; POINTER TO LOW WORD OF BINARY NUMBER
5824          ;; *   JSR     FC,@#SDB20    ;; CALL THE ROUTINE
5825          ;; *   RETURN                ;; THE ADDRESS OF THE FIRST ASCII CHAR. IS ON THE STACK
5826
5827
5828 030354 104406          SDB20: SAVREG          ;; SAVE ALL REGISTERS
5829 030356 016601 000002      MOV     2(SP),R1      ;; PICKUP THE POINTER TO LOW WORD
5830 030362 012705 030473      MOV     #$OCTVL+13.,R5 ;; POINTER TO DATA TABLE
5831 030366 012704 000014      MOV     #12.,R4       ;; DO ELEVEN CHARACTERS
5832 030372 012703 177770      MOV     #1C7,R3       ;; MASK
5833 030376 012100          MOV     (R1)+,R0      ;; LOWER WORD
5834 030400 012101          MOV     (R1)+,R1      ;; HIGH WORD
5835 030402 005002          CLR     R2            ;; TERMINATOR
5836 030404 110245          1$:  MOVB  R2, -(R5)    ;; PUT CHARACTER IN DATA TABLE
5837 030406 010002          MOV     R0,R2        ;; GET THIS DIGIT
5838 030410 005304          DEC     R4            ;; COUNT THIS CHARACTER
5839 030412 003007          BGT     3$           ;; BR IF NOT THE LAST DIGIT
5840 030414 001405          BEQ     2$           ;; BR IF IT IS THE LAST DIGIT
5841 030416 005205          INC     R5            ;; ALL DIGITS DONE-ADJUST POINTER FOR FIRST
5842 030420 010566 000002      MOV     R5, 2(SP)    ;; ASCII CHAR. & PUT IT ON THE STACK
5843 030424 104407          RESREG          ;; RESTORE ALL REGISTERS
5844 030426 000207          RTS     PC           ;; RETURN TO USER
5845 030430 006203          2$:  ASR     R3         ;; POSITION THE MASK FOR THE LAST DIGIT
5846 030432 006001          3$:  ROR     R1         ;; POSITION THE BINARY NUMBER FOR
5847 030434 006000          ROR     R0           ;; THE NEXT OCTAL DIGIT
5848 030436 006001          ROR     R1
5849 030440 006000          ROR     R0
5850 030442 006001          ROR     R1
```

030444 030446 030450 030454 030456
 030474 030500 030506 030514 030516 030520
 030522 030530 030534 030540 030542 030546 030550 030556 030564 030572 030600 030604 030606 030610 030612 030614
 030620 030624 030632 030634 030640 030642 030646
 030650
 030650 030656 030664 030670 030674
 030650 030656 030664 030670 030674

000000 040302 062702 000753 00001E
 011637 012737 013737 022626 104150 104411
 012737 013700 032700 001403 013700 005710 012737 013737 013737 013737 013737 011637 022626 104014 104411 022626 000137
 011637 112737 022626 004737 104410 000177
 012737 012737 011637 012706 005037

ROR R0
 BIC R3,R2
 ADD #0,R2
 BR 15
 \$OCTVL: .BLKB 14.
 \$SPUR: MOV (SP), \$TMP1
 MOV #15, \$TMP2
 MOV @#CPUERR, \$TMP3
 CMP (SP)+, (SP)+
 ERFOR 150
 SKIPT
 \$SPUR: MOV #105, @#CACHVEC
 MOV @#MEMERR, R0
 BIT #14, R0
 BEQ 95
 MOV @#LOADRS, R0
 TST (R0)
 95: MOV #SPUR, @#CACHVEC
 MOV @#MEMERR, \$TMP4
 MOV @#LOADRS, \$TMP1
 MOV @#HIADRS, \$TMP2
 MOV (SP), \$TMP3
 CMP (SP)+, (SP)+
 ERROR 14
 SKIPT
 105: CMP (SP)+, (SP)+
 JMP 95
 \$ASKAD
 .WORD 0
 MOV #SPUR, @#CACHVEC
 MOV #CPSPUR, @#ERRVEC
 MOV (SP), \$ASKAD
 MOV #STACK, SP
 CLR @#MAINT

;; MASK CUT ALL JUNK
 ;; MAKE THIS CHAR. ASCII
 ;; GO PUT IT IN THE DATA TABLE
 ;; RESERVE DATA TABLE

; THIS ROUTINE IS CALLED BY UNEXPECTED TRAPS TO VECTOR ERRVEC.
 ; THE ERROR IS REPORTED AND CONTROL IS TRANSFERRED BACK TO THE TEST
 ; FOLLOWING THE ONE THAT WAS INTERRUPTED WHEN THE ERROR OCCURRED!

; THIS ROUTINE HANDLE UNEXPECTED TRAPS TO #CACHVEC.

; SEE IF IT WAS A MAIN MEMORY PARITY ERROR.
 ; IF IT WAS THEN THE BAD PARITY IS
 ; CACHED AND MUST BE PURGED!!!!!!

; TRAP HERE IF AN UNEXPECTED
 ; ERROR, PARITY, OCCURS.

;?????

; THIS ROUTINE IS CALLED BY THE TRAP CATCHER CALL SKIPT.
 ; IT TELLS THE USER THAT THE CURRENT TEST HAS BEEN
 ; ABORTED AND THAT CONTROL IS BEING PASSED TO THE NEXT TEST.

; GO TO \$ASKAD, WHICH SHOULD
 ; BE SET TO THE
 ; ADDRESS OF THE NEXT TEST.

; THIS ROUTINE IS CALLED BY THE TRAP CATCHER CALL RSET. IT CLEARS ALL
 ; THE IMPORTANE REGISTERS AND RESETS THE STACK.
 CLEAN:

; CLEAR ALL CONTROL AND ERROR


```

5907 030700 005037 177572 CLR @MMR0 ;REGISTERS.
5908 030704 005037 172516 CLR @MMR3
5909 030710 005037 177745 CLR @CONTR
5910 030714 012737 177777 MOV #-1,@MEMERG
5911 030722 005037 177766 CLR @CPUERR
5912 030726 005037 177776 CLR @PSW
5913 030732 000177 000000 JMP @BACKAD
5914 030735 000000 BACKAD: .WORD 0

```

```

:COME HERE TO TEST THE REGISTER FLAGS AND USE THEM TO DETERMINE WHETHER
:OR NOT TO SKIP A TEST WHICH RELIES ON THE FUNCTIONALLITY OF THAT REGISTER
:TO BE PROPERLY RUN.
:THESE ROUTINES ARE CALLED BY THE TRAP CATCHER CALLS:
:
: SKPBAD SKIPT IF BAD ERROR ADDRESS REGISTER
: SKPBER SKIPT IF BAD ERROR REGISTER
: SKPBCN SKIPT IF BAD CONTROL REGISTER
: SKPBMN SKIPT IF BAD MAINTENANCE REGISTER
: SKPBHM SKIPT IF BAD HIT/MISS REGISTER
:

```

```

5928 030740 005737 031056 SKBADR: TST LOAFLG
5929 030744 001004 BNE 1$
5930 030746 005737 031060 TST HIAFLG
5931 030752 001001 BNE 1$
5932 030754 000002 RTI
5933 030756 104401 1$: TYPE
5934 030760 033111 .WORD AD RNG
5935 030762 000433 BR SKRNG
5936
5937 030764 005737 031062 SKBERR: TST MMRFLG
5938 030770 001001 BNE 1$
5939 030772 000002 RTI
5940 030774 104401 1$: TYPE
5941 030776 033221 .WORD ERRNG
5942 031000 000424 BR SKRNG
5943
5944 031002 005737 031064 SKBCNR: TST CONFLG
5945 031006 001001 BNE 1$
5946 031010 000002 RTI
5947 031012 104401 1$: TYPE
5948 031014 033321 .WORD CN RNG
5949 031016 000415 BR SKRNG
5950
5951 031020 005737 031066 SKBMNR: TST MANFLG
5952 031024 001001 BNE 1$
5953 031026 000002 RTI
5954 031030 104401 1$: TYPE
5955 031032 033423 .WORD MNRNG
5956 031034 000406 BR SKRNG
5957
5958 031036 005737 031070 SKBHR: TST HIMFLG
5959 031042 001001 BNE 1$
5960 031044 000002 RTI
5961 031046 104401 1$: TYPE
5962 031050 033531 .WORD HMRNG

```

```

5963
5964 031052 022626
5965 031054 104411
5966
5967 031056 000003
5968 031060 000000
5969 031062 000000
5970 031064 000000
5971 031066 000000
5972 031070 000000
5973 031072 000000
5974 031074 000000
5975 031076 000000
5976 031100 000000
5977 031102 000000
5978 031104 000000
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988 031106 012701 000001
5989 031112 005002
5990 031114 030100
5991 031116 001401
5992 031120 005202
5993 031122 006301
5994 031124 103373
5995 031126 000207
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005 031130 017700 150012
6006 031134 104410
6007 031136 005003
6008 031140 042700 000200
6009 031144 022700 000003
6010 031150 001027
6011 031152 104401
6012 031154 032064
6013 031156 012704 002734
6014 031162 012701 051310
6015 031166 012702 160000
6016 031172 012142
6017 031174 077402
6018 031176 012737 177777 031252

```

```

SKRNG: CMP (SP)+, (SP)+
SKIPT

```

```

;RESET THE STACK AND GO TO THE
;NEXT TEST!!!!

```

```

LOAFLG: .WORD 0
HIAFLG: .WORD 0
MMRFLG: .WORD 0
CONFLG: .WORD 0
MANFLG: .WORD 0
HIMFLG: .WORD 0
LOAFL2: .WORD 0
HIAFL2: .WORD 0
MMRFL2: .WORD 0
CONFL2: .WORD 0
MANFL2: .WORD 0
HIMFL2: .WORD 0

```

```

;THESE ARE FLAGS USED TO DESIGNATE
;EITHER A GOOD OR A BAD REGISTER.
;GOOD WILL BE DESIGNATED BY A
;C BAD BY A NOT ZERO!!

```

```

;THIS ROUTINE IS CALLED TO DETERMINE THE PARITY OF
;A DATA PATTERN. THE PATTERN WHICH IS TAKEN BY THIS
;ROUTINE AS ITS ARGUMENT SHOULD BE PUT IN R0. THEN
;TRANSFER CONTROL HERE BY EXECUTING:
;JSR PC, PARCNT
;WHEN THIS ROUTINE RETURNS THE NUMBER OF ON (1) BITS
;IN R0 IS LEFT IN R2. THIS WOULD BE A NUMBER BETWEEN
;0 AND 16.

```

```

PARCNT: MOV #1, R1
CLR R2
1$: BIT R1, R0
BEQ 2$
INC R2
2$: ASL R1
BCC 1$
RTS PC

```

```

;THIS ROUTINE IS CALLED TO RESTORE THE TOP 1500 (DEC) WORDS IN THE
;FIRST 28K OF MEMORY. THIS SHOULD EFFECTIVELY RESTORE ANY MONITOR
;OR LOADER THAT WAS PRESENT BEFORE THIS PROGRAM BEGAN EXECUTION.
;CONTROL IS PASSED TO THIS ROUTINE BY AN INTERRUPT FROM THE TTY KEYBOARD
;WHEN ANY CHARACTER IS TYPED ON THE KEYBOARD. IF THE CHARACTER
;TURNS OUT TO BE A ^C (CONTROL-C) THEN MEMORY IS RESTORED. IF THE
;CHARACTER IS NOT ^C THEN A RETURN IS MADE TO THE TEST FOLLOWING
;THE ONE WHOSE EXECUTION WAS INTERRUPTED BY THE KEYBOARD INTERRUPT.

```

```

RESMON: MOV #STKB, R0
RSET
CLR R3
BIC #BIT7, R0
CMP #3, R0
BNE NOCNC
TYPE
CHAINQ: MOV #D1500, R4
MOV #BOTTOM+4, R1
MOV #160000, R2
1$: MOV (R1)+, -(R2)
SOB R4, 1$
MOV #-1, MONF

```

```

;GET THE CHARACTER, INITIALIZE THE REGISTERS
;AND SEE IF THE CHARACTER WAS ^C.
;BRANCH AND GO TO NEXT TEST IF NOT.
;ECHOE THE CONTROL-C AS '^C'

```

```

;AND RESTORE THE MONITOR.

```

```

;RESET THE MONITOR RESTORED FLAG.

```



```

031342 000004      MOV      R0,4 SP      ;AND LEAVE ON THE STACK FOR
031344 000000      MOV      (SP)+,R1     ;AN RTI
031346 000000      MOV      (SP)+,R0     ;RESTORE R1 AND R0.
031350 000000      RTI                ;RETURN
: THIS ROUTINE IS USED TO TYPE AN ERROR MESSAGE
: WHICH IS IN THE DATA TABLE. IT IS CALLED BY
: THE ERROR ROUTINE OR BY FIRST SETTING THE $ITEM2
: BYTE EQUAL TO THE ERROR TABLE ITEM NUMBER THAT IS
: TO BE PRINTED OUT AND THEN EXECUTING A JSR PC,ERTYPE
ERTYPE: TYPE
        .WORD      $CRLF
        MOV      R0,-(SP) ;SAVE R0
        CLP      R0
        MOV      $ITEMB,R0 ;GET THE ITEM NUMBER
        BNE     1$      ;ZERO?
        MOV      $ERRPC,-(SP) ;YES, TYPE JUST THE PC
        TYPOC    ;OF THE ERROR CALL.
        JMP     ERT5
031402 005300      1$: DEC      R0          ;MAKE R0 AN INDEX FOR THE
031404 072027      ASH     #3,R0        ;ERROR TABLE
031410 062700      ADD     #5ERRTB,R0
031414 012037      MOV     (R0)+,2$
031420 001404      BEQ    3$
        TYPE
031422 104401      2$: .WORD    0
        TYPE
031426 104401      .WORD    $CRLF
031432 012037      3$: MOV     (R0)+,4$    ;TYPE CH, DATA HEADER
031436 001404      BEQ    5$
        TYPE
031440 104401      4$: .WORD    0
        TYPE
031444 104401      .WORD    $CRLF
031450 010146      5$: MOV     R1,-(SP)    ;SAVE R1
031452 012001      MOV     (R0)+,R1    ;GET DT, DATA TABLE ADDRESS
031454 001002      BNE    6$
031456 000137      JMP    ERT4        ;JMP IF NO ERROR TABLE.
031462 012000      6$: MOV     (R0)+,R0    ;GET DF, DATA FORMAT ADDRESS
031464 105710      ERT1: TSTB   (R0)        ;DATA FORMAT ENTRY EQUALS
031466 001003      BNE    7$         ;ZERO?
031470 013146      MOV     2(R1)+,-(SP) ;YES, SO TYPE A 16-BIT
031472 104402      TYPOC    ;OCTAL NUMBER
031474 000500      BR     ERT2
031476 122710      7$: CMPB   #1,(R0)    ;FORMAT EQUALS 1?
031502 001003      BNE    8$
031504 013146      MOV     2(R1)+,-(SP) ;YES, TYPE A DECIMAL NUMBER
031506 104405      TYPDS
031510 000472      BR     ERT2
031512 122710      8$: CMPB   #2,(R0)    ;FORMAT 2?
031516 001012      SNE    9$
031520 012146      85$: MOV     (R1)+,-(SP) ;YES, TYPE A 22-BIT NUMBR
031522 004737      JSR    PC,$DB20    ;CALL $DB20 TO CONVERT THE
031526 062716      ADD     #3,(SP)    ;BINARY TO ASCII

```

```

031532 031532 012637 031540      MOV      (SP)+,29$      ;TYPE THE STRING
031536 104401      TYPE
031540 000000      99$:      .WORD      0
031542 000455      BR      ERT2
031544 122710 000004      99$:      CMPB      #4,(R0)      ;FORMAT 4?
031550 001004      BNE      10$
031552 013146      MOV      2(R1)+,-(SP)  ;YES, TYPE A 16-BIT
031554 104403      TYPOS      ;OCTAL NUMBER SUPPRESSING
031556      016      .BYTE      16      ;LEADING ZEROES
031557      000      .BYTE      0
031560 000446      BR      ERT2
031562 122710 000003      10$:      CMPB      #3,(R0)      ;FORMAT 3?
031566 001007      BNE      11$
031570 013146      MOV      2(R1)+,-(SP)  ;YES CONVERT 16-BIT
031572 012737 177777 031720  MOV      #-1,TVADFL  ;VIRTUAL ADDRESS TO 32-BIT
031600 004737 031726  JSR      PC,TYPVAD  ;PHYSICAL ADDRESS AND TYPE
031604 000434      BR      ERT2      ;RELOCATE ONLY IF SEG. IS ON!
031606 122710 000005      11$:      CMPB      #5,(R0)      ;FORMAT 5?
031612 001005      BNE      12$
031614 012137 031622  MOV      (R1)+,20$      ;PRINT ASCIZ STRING
031620 104401      TYPE
031622 000000      20$:      .WORD      0
031624 000426      BR      ERT3
031626 122710 000006      12$:      CMPB      #6,(R0)      ;FORMAT 6
031632 001005      BNE      13$
031634 005037 031720  CLR      TVADFL
031640 004737 031726  JSR      PC,TYPVAD
031644 000414      BR      ERT2
031646 122710 000007      13$:      CMPB      #7,(R0)      ;FORMAT 7?
031652 001010      BNE      14$
031654 012146      MOV      (R1)+,-(SP)
031656 004737 030354  JSR      PC,$0B20
031662 012637 031670  MOV      (SP)+,45$
031666 104401      TYPE
031670 000000      45$:      .WORD      0
031672 000401      BR      ERT2
031674 000000      14$:      HALT      ;????
031676 104401      ERT2:     TYPE
031700 032174      .WORD      $TAB      ;PRINT A TAB AFTER TYPING AN
;ERROR TABLE ENTRY OF ALL MODES
;EXCEPT ASCIZ
031702 005200      ERT3:     INC      R0      ;POINT TO THE NEXT FORMAT BYTE
031704 005711      TST      (R1)      ;IS THERE ANOTHER ENTRY?
031706 001401      BEQ      ERT4
031710 000665      BR      ERT1      ;YES, PROCESS IT
;OTHERWISE:
031712 012601      ERT4:     MOV      (SP)+,R1  ;RESTORE R1
031714 012600      ERT5:     MOV      (SP)+,R0  ;RESTORE R0
031716 000207      RTS      PC      ;AND RETURN
031720 000000      TVADFL:  .WORD      0      ;FLAG USED TO TELL TYVAD
;WHETHER TO CONDITIONALLY

```


447700-11-05430-8
SYMBOL P11

DOUBLE LENGTH BINARY TO
CONVERT ROUTINE

Address	Symbol	Value	Hex	Hex	Comment
6243	032076	020122	047450	020122	
6244	032104	047514	042101	051105	
6245	032112	020051	042522	052123	
6246	032120	051117	042105	100041	
6247	032126	000			
6248					
6249	032127	200	047520	042527	PC.EFM: .ASCIZ 'POWER FAILURE, PROGRAM RESTARTING'<CRLF><CRLF>
6250	032134	020122	040506	046111	
6251	032142	051125	026105	050040	
6252	032150	047522	051107	046501	
6253	032156	051040	051505	040524	
6254	032164	052122	047111	100107	
6255	032172	000200			
6256					
6257	032174	000011			\$TAB: .ASCIZ <TAB>
6258					
6259	032176	042600	050130	041505	MTAB: .ASCII <CRLF>'EXPECTED DATA:'<CRLF>
6260	032204	042524	020104	040504	
6261	032212	040524	100072		
6262	032216	051107	052517	020120	.ASCIZ 'GROUP 0.GROUP 1.MEM EV.'<TAB>'MEM CCD.'<CRLF>
6263	032224	027060	051107	052517	
6264	032232	020120	027061	042515	
6265	032240	020115	053105	004456	
6266	032246	042515	020115	042117	
6267	032254	027104	000200		
6268					
6269	032260	042200	052101	020101	MTA11: .ASCII <CRLF>'DATA WRITTEN.'<TAB>'TEST ACC- TAB>'ERROR REG.'<CRLF>
6270	032266	051127	052111	042524	
6271	032274	027116	052011	051505	
6272	032302	020124	042101	051104	
6273	032310	004456	051105	047522	
6274	032316	020122	042522	027107	
6275	032324	200			
6276					
6277	032325	040	047111	000040	MTA17: .ASCIZ ' IN '
6278					
6279	032332	054105	042520	052103	MTB17: .ASCIZ 'EXPECTED DATA:'<CRLF>
6280	032340	042105	042040	052101	
6281	032346	035101	000200		
6282					
6283	032352	054502	042524	004456	MTC17: .ASCIZ 'BYTE.'<TAB>
6284	032360	000			
6285					
6286	032361	127	051117	027104	MTA20: .ASCIZ 'WORD.'<TAB>
6287	032366	000011			
6288					
6289	032370	054105	042520	052103	MTA21: .ASCII 'EXPECTED DATA:'<CRLF>
6290	032376	042105	042040	052101	
6291	032404	035101	200		
6292	032407	110	052111	020123	.ASCIZ 'HITS IN GROUP 0.'<TAB>'/'<TAB>'HITS IN GROUP 1.'<CRLF>
6293	032414	047111	043440	047522	
6294	032422	050125	030040	004456	
6295	032430	004457	044510	051524	
6296	032436	044440	020116	051107	
6297	032444	052517	020120	027061	
6298	032452	100040	000		

CONTROL ASCHI: CONVERT ROUTINE

6300		032325				MTB2:MTA17
6301						
6302	032455	200	042524	052123	MTA43:	.ASCHI (CRLF)'TEST ADDRESS.'(TAB)'ERROR ADDR REG.'(TAB)
6303	032462	040440	042104	042522		
6304	032470	051523	004456	051105		
6305	032476	047522	020122	042101		
6306	032504	051522	051040	043505		
6307	032512	004456				
6308	032514	051105	047522	020122		.ASCIZ 'ERROR REG.'(CRLF)
6309	032522	042522	027107	000200		
6310						
6311	032530	053600	047522	042524	MTA45:	.ASCIZ (CRLF)'WROTE. 377'(TAB)'IN BYTE. '
6312	032536	020056	033463	004467		
6313	032544	047111	041040	052131		
6314	032552	027105	000040			
6315						
6316	032556	051200	040505	020104	MTB45:	.ASCIZ (CRLF)'READ DATA. '
6317	032564	040504	040524	020056		
6318	032572	000				
6319						
6320	032573	011	047111	053440	MTB45:	.ASCIZ (TAB)'IN WORD. '
6321	032600	051117	027104	000040		
6322						
6323	032606	053600	047522	042524	MTA50:	.ASCIZ (CRLF)'WROTE. 000'(TAB)'IN BYTE. '
6324	032614	020056	030060	004460		
6325	032622	047111	041040	052131		
6326	032630	027105	000040			
6327						
6328	032634	042600	052116	051105	PCMSG1:	.ASCHI (CRLF)'ENTERING CACHE ADDRESS MEMORY POWER UP '
6329	032642	047111	020107	040503		
6330	032650	044103	020105	042101		
6331	032656	051104	051505	020123		
6332	032664	042515	047515	054522		
6333	032672	050040	053517	051105		
6334	032700	052440	020120			
6335	032704	047111	040526	044514		.ASCHI 'INVALIDATOR TEST.'(CRLF)
6336	032712	040504	047524	020122		
6337	032720	042524	052123	100056		
6338	032726	046120	040505	042523		.ASCHI 'PLEASE GO THROUGH A POWER DOWN. POWER UP '
6339	032734	043440	020117	044124		
6340	032742	047522	043525	020110		
6341	032750	020101	047520	042527		
6342	032756	020122	047504	047127		
6343	032764	020054	047520	042527		
6344	032772	020122	050125	040		
6345	032777	123	050505	042525		.ASCIZ 'SEQUENCE.'(CRLF)
6346	033004	041516	027105	000200		
6347						
6348	033012	041600	041501	042510	PCMSG2:	.ASCHI (CRLF)'CACHE ADDRESS MEMORY POWER UP INVALIDATOR'
6349	033020	040440	042104	042522		
6350	033026	051523	046440	046505		
6351	033034	051117	020131	047520		
6352	033042	042527	020122	050125		
6353	033050	044440	053116	046101		
6354	033056	042111	052101	051117		

033106 033107 033108 033109 033110

033111 033112 033113 033114 033115

033116 033117 033118 033119 033120

033121 033122 033123 033124 033125

033126 033127 033128 033129 033130

033131 033132 033133 033134 033135

033106 033107 033108 033109 033110
 033111 033112 033113 033114 033115
 033116 033117 033118 033119 033120
 033121 033122 033123 033124 033125
 033126 033127 033128 033129 033130
 033131 033132 033133 033134 033135
 033136 033137 033138 033139 033140
 033141 033142 033143 033144 033145
 033146 033147 033148 033149 033150
 033151 033152 033153 033154 033155
 033156 033157 033158 033159 033160
 033161 033162 033163 033164 033165
 033166 033167 033168 033169 033170
 033171 033172 033173 033174 033175
 033176 033177 033178 033179 033180
 033181 033182 033183 033184 033185
 033186 033187 033188 033189 033190
 033191 033192 033193 033194 033195
 033196 033197 033198 033199 033200
 033201 033202 033203 033204 033205
 033206 033207 033208 033209 033210
 033211 033212 033213 033214 033215
 033216 033217 033218 033219 033220
 033221 033222 033223 033224 033225
 033226 033227 033228 033229 033230
 033231 033232 033233 033234 033235
 033236 033237 033238 033239 033240
 033241 033242 033243 033244 033245
 033246 033247 033248 033249 033250
 033251 033252 033253 033254 033255
 033256 033257 033258 033259 033260
 033261 033262 033263 033264 033265
 033266 033267 033268 033269 033270
 033271 033272 033273 033274 033275
 033276 033277 033278 033279 033280
 033281 033282 033283 033284 033285
 033286 033287 033288 033289 033290
 033291 033292 033293 033294 033295
 033296 033297 033298 033299 033300
 033301 033302 033303 033304 033305
 033306 033307 033308 033309 033310
 033311 033312 033313 033314 033315
 033316 033317 033318 033319 033320
 033321 033322 033323 033324 033325
 033326 033327 033328 033329 033330
 033331 033332 033333 033334 033335
 033336 033337 033338 033339 033340
 033341 033342 033343 033344 033345
 033346 033347 033348 033349 033350
 033351 033352 033353 033354 033355
 033356 033357 033358 033359 033360
 033361 033362 033363 033364 033365
 033366 033367 033368 033369 033370
 033371 033372 033373 033374 033375
 033376 033377 033378 033379 033380
 033381 033382 033383 033384 033385
 033386 033387 033388 033389 033390
 033391 033392 033393 033394 033395
 033396 033397 033398 033399 033400
 033401 033402 033403 033404 033405
 033406 033407 033408 033409 033410

TEST DID NOT FAIL. (RLF)
 ERROR ADDRESS REGISTER NEEDED FOR TEST. (RLF) BUT IT HAS BEEN
 FLAGGED AS BAD!
 ERROR REGISTER NEEDED FOR TEST. (RLF) BUT IT HAS BEEN
 CONTROL REGISTER NEEDED FOR TEST. (RLF) BUT IT HAS BEEN
 FLAGGED AS BAD!
 MAINTENANCE REGISTER NEEDED FOR TEST. (RLF) BUT IT HAS BEEN
 FLAGGED AS BAD!

033524	040502	020504	000		
033531	051110	052111	046457	MTB77:	.ASCII 'NOT MISS REGISTER NEEDED FOR TEST.' <CR LF> 'BU' IT HAS BEEN'
033536	051111	020123	042522		
033544	044507	052123	051103		
033552	047040	042505	042504		
033560	020104	047506	020122		
033566	042524	052123	100054		
033574	052502	020124	052111		
033602	044040	051501	041040		
033610	042505	020116			
033614	046106	043501	042507	.ASCII2	'FLAGGED AS BAD!'
033622	020104	051501	041040		
033630	042101	000041			
033634	040600	042104	042522	MTB77:	.ASCII2 <CR LF> 'ADDRESS: '
033642	051523	020072	000040		
033650	051440	047510	046125	MTB77:	.ASCII2 ' SHOULD HAVE BEEN A HIT IN GROUP '
033656	020104	040510	042526		
033664	041040	042505	020116		
033672	020101	044510	020124		
033700	047111	043440	047522		
033706	050125	000040			
033712	043101	042524	020122	MTB77:	.ASCII2 'AFTER REFERENCING' <CR LF> 'ADDRESS: '
033720	042522	042506	042522		
033726	041516	047111	100107		
033734	042101	051104	051505		
033742	035123	020040	000		
033747	040	044127	046111	MTD77:	.ASCII2 ' WHILE FORCING SELECTION OF GROUP '
033754	020105	047506	041522		
033762	047111	020107	042523		
033770	042514	052103	047511		
033776	020116	043117	043440		
034004	047522	050125	000040		
034012	040600	051122	051117	MTA101:	.ASCII <CR LF> 'ERROR ADRS REG.' <TAB> 'ERROR REG.' <TAB>
034020	040440	051104	020123		
034026	042522	027107	042411		
034034	051122	051117	051040		
034042	043505	004456			
034046	054105	042520	052103	.ASCII2	'EXPECTED ERR.' <TAB> 'PATTERN PUT IN MAINT REG.' <CR LF>
034054	042105	042440	051122		
034062	004456	040520	052124		
034070	051105	020116	052520		
034076	020124	047111	046440		
034104	044501	052116	051040		
034112	043505	100056	000		
034117	200	043101	042524	MTA120:	.ASCII2 <CR LF> 'AFTER 2ND CYCLE READ '
034124	020122	047062	020104		
034132	054503	046103	020105		
034140	042522	042101	020040		
034146	000				

6480	034170	200	043101	042524	MTD120: .ASCIZ <CR LF>'AFTER 4TH CYCLE READ'
6481	034171	020122	052066	020110	
6482	034172	054503	046103	020105	
6483	034173	042522	042101	020040	
6484	034174	000			
6485	034177	200	043101	042524	MTD120: .ASCIZ <CR LF>'AFTER 5TH CYCLE READ'
6486	034204	020122	052066	020110	
6487	034212	054503	046103	020105	
6488	034220	042522	042101	020040	
6489	034226	000			
6490	034227	200	043101	042524	MTD120: .ASCIZ <CR LF>'AFTER 6TH CYCLE READ'
6491	034234	020122	052070	020110	
6492	034242	054503	046103	020105	
6493	034250	042522	042101	020040	
6494	034256	000			
6495	034257	200	043101	042524	MTE120: .ASCIZ <CR LF>'AFTER 10TH CYCLE READ'
6496	034264	020122	030061	044124	
6497	034272	041440	041531	042514	
6498	034300	051040	040505	020104	
6499	034306	000			
6499	034307	200	043101	042524	MTF120: .ASCIZ <CR LF>'AFTER 12TH CYCLE READ'
6500	034314	020122	031061	044124	
6501	034322	041440	041531	042514	
6502	034330	051040	040505	020104	
6503	034336	000			
6504	034337	106	047522	020115	MTG120: .ASCIZ 'FROM THE HIT/MISS REG. EXPECTED'
6505	034344	044124	020105	044510	
6506	034352	027524	044515	051523	
6507	034360	051040	043505	020056	
6508	034366	054105	042520	052103	
6509	034374	042105	000040		
6510	034400	052200	042510	050040	MTA124: .ASCII <CR LF>'THE PATTERN BEING USED IN THE MAINTENANCE'
6511	034406	052101	042524	047122	
6512	034414	041040	044505	043516	
6513	034422	052440	042523	020104	
6514	034430	047111	052040	042510	
6515	034436	046440	044501	052116	
6516	034444	047105	047101	042503	
6517	034452	040			
6518	034453	122	043505	051511	.ASCIZ 'REGISTER WAS: '
6519	034460	042524	020122	040527	
6520	034466	035123	000040		
6521	034472	051200	043105	051105	MTA126: .ASCIZ <CR LF>'REFERENCED ADDRESS: '<TAB>
6522	034500	047105	042503	020104	
6523	034506	042101	051104	051505	
6524	034514	035123	000011		
6525	034520	040600	051122	051117	MTB126: .ASCIZ <CR LF>'ERROR ADDRESS REGISTER: '<TAB>
6526	034526	040440	042104	042522	

ADDRESS	DOUBLE	LENGTH	SIGNATURE	...
6523	034524	051523	051040	043505
6524	034542	051511	042524	035122
6525	034550	000011		
6526				
6527	034552	050200	052101	042524
6528	034560	047122	041040	044505
6529	034566	043516	052440	042523
6530	034574	020104	047111	052040
6531	034602	042510	046440	044501
6532	034610	052116	047105	047101
6533	034616	042503	051040	043505
6534	034624	051511	042524	035122
6535	034632	000011		
6536				
6537	034634	042600	050130	041505
6538	034642	042524	020104	051105
6539	034650	047522	020122	042522
6540	034656	044507	052123	051105
6541	034664	004472	000	
6542				
6543	034667	200	047507	020124
6544	034674	051105	047522	020122
6545	034702	042522	044507	052123
6546	034710	051105	004472	000
6547				
6548	034715	200	051105	047522
6549	034722	020122	042101	020122
6550	034730	042522	027107	042411
6551	034736	051122	051117	051040
6552	034744	043505	100056	000
6553				
6554	034751	200	054105	042520
6555	034756	052103	042105	042440
6556	034764	051122	051117	051040
6557	034772	043505	035056	020040
6558	035000	000		
6559				
6560	035001	107	052117	042440
6561	035006	051122	051117	051040
6562	035014	043505	035056	020040
6563	035022	000		
6564				
6565	035023	200	054105	042520
6566	035030	052103	042105	042440
6567	035036	051122	051117	040440
6568	035044	051104	051040	043505
6569	035052	035056	020040	000
6570				
6571	035057	107	052117	042440
6572	035064	051122	051117	040440
6573	035072	051104	051040	043505
6574	035100	035056	020040	000
6575				
6576				
6577				
6578				

MTA131: .ASCIZ (CRLF)'PATTERN BEING USED IN THE MAINTENANCE REGISTER:'<TAB>

MTB131: .ASCIZ (CRLF)'EXPECTED ERROR REGISTER:'<TAB>

MTC131: .ASCIZ (CRLF)'GOT ERROR REGISTER:'<TAB>

MTA131: .ASCIZ (CRLF)'ERROR ADR REG.'<TAB>'ERROR REG.'<CRLF>

MTA135: .ASCIZ (CRLF)'EXPECTED ERROR REG.: '

MTB135: .ASCIZ 'GOT ERROR REG.: '

MTC135: .ASCIZ (CRLF)'EXPECTED ERROR ADR REG.: '

MTD135: .ASCIZ 'GOT ERROR ADR REG.: '

;THESE ARE THE ERROR MESSAGES:

6579	035105	101	051040	043105	EM1:	.ASCII 'A REFERENCE WHICH SHOULD HAVE BEEN A HIT WAS A MISS.'
6580	035112	051105	047105	042503		
6581	035120	053440	044510	044103		
6582	035126	051440	047510	046125		
6583	035134	020104	040510	042526		
6584	035142	041040	042505	020116		
6585	035150	020101	044510	020124		
6586	035155	040527	020123	020101		
6587	035164	044515	051523	000056		
6588						
6589						
6590	035172	052600	042516	050130	EM14:	.ASCII 'CRLF' 'UNEXPECTED PARITY ERROR TRAP.'
6591	035200	041505	042524	020104		
6592	035206	040520	044522	054524		
6593	035214	042440	051122	051117		
6594	035222	052040	040522	027120		
6595	035230	000				
6596						
6597	035231	052	025052	042524	EM15:	.ASCII '***TEST ABORTED! GOING TO NEXT TEST.***'
6598	035236	052123	040440	047502		
6599	035244	052122	042105	020041		
6600	035252	047507	047111	020107		
6601	035260	047524	047040	054105		
6602	035266	020124	042524	052123		
6603	035274	025056	025052	000		
6604	035301	103	041501	042510	EM55:	.ASCII 'CACHE REGISTER RESPONSE TEST FAILED.' <CRLF>
6605	035306	051040	043505	051511		
6606	035314	042524	020122	042522		
6607	035322	050123	047117	042523		
6608	035330	052040	051505	020124		
6609	035336	040506	046111	042105		
6610	035344	100056				
6611	035346	020101	042522	042506	.ASCII	'A REFERENCE TO THE LOW ORDER ERROR ADDRESS REGISTER '
6612	035354	042522	041516	020105		
6613	035362	047524	052040	042510		
6614	035370	046040	053517	047440		
6615	035376	042122	051105	042440		
6616	035404	051122	051117	040440		
6617	035412	042104	042522	051523		
6618	035420	051040	043505	051511		
6619	035426	042524	020122			
6620	035432	044524	042515	020104	.ASCII	'TIMED OUT.'
6621	035440	052517	027124	000		
6622						
6623	035445	103	041501	042510	EM56:	.ASCII 'CACHE REGISTER RESPONSE TEST FAILED.' <CRLF>
6624	035452	051040	043505	051511		
6625	035460	042524	020122	042522		
6626	035466	050123	047117	042523		
6627	035474	052040	051505	020124		
6628	035502	040506	046111	042105		
6629	035510	100056				
6630	035512	020101	042522	042506	.ASCII	'A REFERENCE TO THE HIGH ORDER ERROR ADDRESS REGISTER '
6631	035520	042522	041516	020105		
6632	035526	047524	052040	042510		
6633	035534	044040	043511	020110		
6634	035542	051117	042504	020122		

6635	035550	051105	047522	020122	
6636	035556	042101	051104	051505	
6637	035564	020123	042522	044507	
6638	035572	052123	051105	040	
6639	035577	124	046511	042105	.ASCIZ 'TIMED OUT.'
6640	035604	047440	052125	000056	
6641					
6642	035612	040503	044103	020105	EM57: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.' <CR LF>
6643	035620	042522	044507	052123	
6644	035626	051105	051040	051505	
6645	035634	047520	051516	020105	
6646	035642	042524	052123	043040	
6647	035650	044501	042514	027104	
6648	035656	200			
6649	035657	101	051040	043105	.ASCIZ 'A REFERENCE TO THE ERROR REGISTER TIMED OUT.'
6650	035664	051105	047105	042503	
6651	035672	052040	020117	044124	
6652	035700	020105	051105	047522	
6653	035706	020122	042522	044507	
6654	035714	052123	051105	052040	
6655	035722	046511	042105	047440	
6656	035730	052125	000056		
6657					
6658	035734	040503	044103	020105	EM50: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.' <CR LF>
6659	035742	042522	044507	052123	
6660	035750	051105	051040	051505	
6661	035756	047520	051516	020105	
6662	035764	042524	052123	043040	
6663	035772	044501	042514	027104	
6664	036000	200			
6665	036001	101	051040	043105	.ASCIZ 'A REFERENCE TO THE CONTROL REGISTER TIMED OUT.'
6666	036006	051105	047105	042503	
6667	036014	052040	020117	044124	
6668	036022	020105	047503	052116	
6669	036030	047522	020114	042522	
6670	036036	044507	052123	051105	
6671	036044	052040	046511	042105	
6672	036052	047440	052125	000056	
6673					
6674	036060	040503	044103	020105	EM61: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.' <CR LF>
6675	036066	042522	044507	052123	
6676	036074	051105	051040	051505	
6677	036102	047520	051516	020105	
6678	036110	042524	052123	043040	
6679	036116	044501	042514	027104	
6680	036124	200			
6681	036125	101	051040	043105	.ASCIZ 'A REFERENCE TO THE MAINTENANCE REGISTER TIMED OUT.'
6682	036132	051105	047105	042503	
6683	036140	052040	020117	044124	
6684	036146	020105	040515	047111	
6685	036154	042524	040516	041516	
6686	036162	020105	042522	044507	
6687	036170	052123	051105	052040	
6688	036176	046511	042105	047440	
6689	036204	052125	000056		
6690					

6691	036210	040503	044103	020105
6692	036216	042522	044507	052123
6693	036224	051105	051040	051505
6694	036232	047520	051516	020105
6695	036240	042524	052123	043040
6696	036246	044501	042514	027104
6697	036254	200		
6698	036255	101	051040	043105
6699	036262	051105	047105	042503
6700	036270	052040	020117	044124
6701	036276	020105	044510	027524
6702	036304	044515	051523	051040
6703	036312	043505	051511	042524
6704	036320	020122	044524	042515
6705	036326	020104	052517	027124
6706	036334	000200		
6707				
6708	036336	040503	044103	020105
6709	036344	042522	044507	052123
6710	036352	051105	042040	052101
6711	036360	020101	040520	044124
6712	036366	026123	051040	040505
6713	036374	020104	042532	047522
6714	036402	051505	020054	042524
6715	036410	052123	043040	044501
6716	036416	042514	027104	
6717	036422	053600	047522	042524
6718	036430	055040	051105	042517
6719	036436	020123	052502	020124
6720	036444	042522	042101	041040
6721	036452	041501	020113	047516
6722	036460	026516	042532	047522
6723	036466	042040	052101	020101
6724	036474	051106	046517	041040
6725	036502	052117	100110	044124
6726	036510	020105	047503	052116
6727	036516	047522	020114	047101
6728	036524	020104	040515	047111
6729	036532	042524	040516	041516
6730	036540	020105	042522	044507
6731	036546	052123	051105	027123
6732	036554	000		
6733				
6734	036555	103	041501	042510
6735	036562	051040	043505	051511
6736	036570	042524	020122	040504
6737	036576	040524	050040	052101
6738	036604	026110	051040	040505
6739	036612	020104	042532	047522
6740	036620	051505	020054	042524
6741	036626	052123	043040	044501
6742	036634	042514	027104	
6743	036640	053600	047522	042524
6744	036646	055040	051105	042517
6745	036654	020123	052502	020124
6746	036662	042522	042101	041040

EM62: .ASCII 'CACHE REGISTER RESPONSE TEST FAILED.'

.ASCII 'A REFERENCE TO THE HIT/MISS REGISTER TIMED OUT.'

EM63: .ASCII 'CACHE REGISTER DATA PATHS, READ ZEROES, TEST FAILED.'

.ASCII <CRLF>'WROTE ZEROES BUT READ BACK NON-ZERO DATA '

.ASCII 'FROM BOTH'<CRLF>'THE CONTROL AND MAINTENANCE REGISTERS.'

EM64: .ASCII 'CACHE REGISTER DATA PATH, READ ZEROES, TEST FAILED.'

.ASCII <CRLF>'WROTE ZEROES BUT READ BACK NON-ZERO DATA FROM '

6747	036670	041501	020113	047516	
6748	036676	036516	042532	047522	
6749	036704	042040	052101	020101	
6750	036712	051106	046517	040	
6751	036717	200	044124	020105	.ASCIZ <CRLF>'THE MAINTENANCE REGISTER.'
6752	036724	040515	047111	042524	
6753	036732	040516	041516	020105	
6754	036740	042522	044507	052123	
6755	036746	051105	000056		
6756					
6757	036752	040503	044103	020105	EM66: .ASCII 'CACHE REGISTER DATA PATHS, READ ONES, REST FAILED.'<CRLF>
6758	036760	042522	044507	052123	
6759	036766	051105	042040	052101	
6760	036774	020101	040520	044124	
6761	037002	026123	051040	040505	
6762	037010	020104	047117	051505	
6763	037016	020054	042522	052123	
6764	037024	043040	044501	042514	
6765	037032	027104	200		
6766	037035	106	044501	042514	.ASCII 'FAILED TO READ CORRECT DATA FROM THE ADDRESS REGISTER'
6767	037042	020104	047524	051040	
6768	037050	040505	020104	047503	
6769	037056	051122	041505	020124	
6770	037064	040504	040524	043040	
6771	037072	047522	020115	044124	
6772	037100	020105	042101	051104	
6773	037106	051505	020123	042522	
6774	037114	044507	052123	051105	
6775	037122	044440	020116	044124	.ASCII ' IN THE CLEAR STATE.'<CRLF>'THE LOW ORDER ADDRESS '
6776	037130	020105	046103	040505	
6777	037136	020122	052123	052101	
6778	037144	027105	052200	042510	
6779	037152	046040	053517	047440	
6780	037160	042122	051105	040440	
6781	037166	042104	042522	051523	
6782	037174	040			
6783	037175	123	047510	046125	.ASCII 'SHOULD HAVE BEEN SET TO: 177740'<CRLF>
6784	037202	020104	040510	042526	
6785	037210	041040	042505	020116	
6786	037216	042523	020124	047524	
6787	037224	020072	033461	033467	
6788	037232	030064	200		
6789	037235	124	042510	044040	.ASCII 'THE HIGH ORDER ADDRESS REGISTER SHOULD HAVE BEEN '
6790	037242	043511	020110	051117	
6791	037250	042504	020122	042101	
6792	037256	051104	051505	020123	
6793	037264	042522	044507	052123	
6794	037272	051105	051440	047510	
6795	037300	046125	020104	040510	
6796	037306	042526	041040	042505	
6797	037314	020116			
6798	037316	042523	020124	047524	.ASCIZ 'SET TO: 000003'
6799	037324	020072	030060	030060	
6800	037332	031460	000		
6801					
6802	037335	103	041501	042510	EM66: .ASCIZ 'CACHE CONTROL REGISTER COUNT PATTERN TEST FAILED.'

ADDRESS	DATA	LENGTH	BINARY TO	CONTROL UNIT
6803	037342	041440	047117	051124
6804	037350	046117	051040	043505
6805	037356	051511	042524	020122
6806	037364	047503	047125	020124
6807	037372	040520	052124	051105
6808	037400	020116	042524	052123
6809	037406	043040	044501	042514
6810	037414	027104	COJ	
6811				
6812	037417	103	041501	042510
6813	037424	044040	052111	046457
6814	037432	051511	020123	047101
6815	037440	020104	047503	052116
6816	037446	047522	020114	042522
6817	037454	044507	052123	051105
6818	037462	052040	051505	020124
6819	037470	040506	046111	042105
6820	037476	056		
6821	037477	200	044527	044124
6822	037504	052040	042510	041440
6823	037512	047117	051124	046117
6824	037520	051040	043505	051511
6825	037526	042524	020122	046103
6826	037534	040505	026122	052040
6827	037542	042510	044040	052111
6828	037550	046457	051511	020120
6829	037556	042522	044507	052123
6830	037564	051105	051440	047510
6831	037572	046125	100104	040510
6832	037600	042526	051440	047510
6833	037606	047127	051440	054111
6834	037614	044040	052111	020123
6835	037622	030050	030060	033460
6836	037630	024467	000056	
6837				
6838	037634	040503	044103	020105
6839	037642	044510	027524	044515
6840	037650	051523	040440	042116
6841	037656	041440	047117	051124
6842	037664	046117	051040	043505
6843	037672	051511	042524	020122
6844	037700	042524	052123	043040
6845	037706	044501	042514	027104
6846	037714	053600	044510	042514
6847	037722	043040	051117	044503
6848	037730	043516	051440	046105
6849	037736	041505	044524	047117
6850	037744	047440	020106	051107
6851	037752	052517	020120	020061
6852	037760	047101	020104	047506
6853	037766	041522	047111	020107
6854	037774	044515	051523	051505
6855	040002	052040	020117	051107
6856	040010	052517	020120	026060
6857	040016	052200	042510	044040
6858	040024	052111	046457	051511

EM67: .ASCII 'CACHE HIT MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII '<CR LF>' WITH THE CONTROL REGISTER CLEAR, THE HIT/MISS '

.ASCII2 'REGISTER SHOULD'<CR LF>'HAVE SHOWN SIX HITS (000077).'

EM70: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII '<CR LF>' WHILE FORCING SELECTION OF GROUP 1 AND FORCING '

.ASCII 'MISSES TO GROUP 0,'<CR LF>'THE HIT/MISS REGISTER '

040308.P11 DOUBLE LENGTH BITMAP TO

CONVERT ROUTINE

6859	040032	020123	042522	044503
6860	040040	052123	051105	046125
6861	040045	123	047510	046125
6862	040052	020104	040510	042526
6863	040060	051440	047510	047127
6864	040066	051440	054111	044040
6865	040074	052111	020123	030050
6866	040102	030060	033460	024467
6867	040110	000056		
6868				
6869	040112	040503	044103	020105
6870	040120	044510	027524	044515
6871	040126	051523	040440	042116
6872	040134	041440	047117	051124
6873	040142	046117	051040	043505
6874	040150	051511	042524	020122
6875	040156	042524	052123	043040
6876	040164	044501	042514	027104
6877	040172	053600	044510	042514
6878	040200	043040	051117	044503
6879	040206	043516	051440	046105
6880	040214	041505	044524	047117
6881	040222	047440	020106	051107
6882	040230	052517	020120	020060
6883	040236	047101	020104	047506
6884	040244	041522	047111	020107
6885	040252	044515	051523	051505
6886	040260	052040	020117	051107
6887	040266	052517	020120	026061
6888	040274	052200	042510	044040
6889	040302	052111	046457	051511
6890	040310	020123	042522	044507
6891	040316	052123	051105	040
6892	040323	123	047510	046125
6893	040330	020104	040510	042526
6894	040336	051440	047510	047127
6895	040344	051440	054111	044040
6896	040352	052111	020123	030050
6897	040360	030060	033460	024467
6898	040366	000056		
6899				
6900	040370	040503	044103	020105
6901	040376	044510	027524	044515
6902	040404	051523	040440	042116
6903	040412	041440	047117	051124
6904	040420	046117	051040	043505
6905	040426	051511	042524	020122
6906	040434	042524	052123	043040
6907	040442	044501	042514	027104
6908	040450	044127	046111	020105
6909	040456	047506	041522	047111
6910	040464	020107	044515	051523
6911	040472	051505	052040	020117
6912	040500	047502	044124	043440
6913	040506	047522	050125	026123
6914	040514	052040	042510	044040

.ASCII 'SHOULD HAVE SHOWN SIX HITS (000077)..'

EM71: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII '<CR LF>'WHILE FORCING SELECTION OF GROUP 0 AND FORCING '

.ASCII 'MISSES TO GROUP 1.'<CR LF>'THE HIT/MISS REGISTER '

.ASCII 'SHOULD HAVE SHOWN SIX HITS (000077)..'

EM72: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII 'WHILE FORCING MISSES TO BOTH GROUPS, THE HIT/MISS '

MACY 11 27 732 20-DEC-76 11:49 PAGE 125
CONVERT ROUTINE

6915	040532	052111	046457	051511
6916	040530	020123		
6917	040532	042522	044507	052123
6918	040540	051105	051600	047510
6919	040546	046125	020104	040510
6920	040554	042526	051440	047510
6921	040562	047127	051440	054111
6922	040570	046440	051511	042523
6923	040576	020123	030050	030060
6924	040604	030060	024460	000356
6925				
6926	040612	040503	044103	020105
6927	040620	044510	027524	044515
6928	040626	051523	040440	042116
6929	040634	041440	047117	051124
6930	040642	046117	051040	043505
6931	040650	051511	042524	020122
6932	040656	042524	052123	043040
6933	040664	044501	042514	027104
6934	040672	053600	044510	042514
6935	040700	043040	051117	044503
6936	040706	043516	046440	051511
6937	040714	042523	020123	047524
6938	040722	041040	052117	020110
6939	040730	051107	052517	051520
6940	040736	040440	042116	043040
6941	040744	051117	044503	043516
6942	040752	040		
6943	040753	123	046105	041505
6944	040760	044524	047117	047440
6945	040766	020106	051107	052517
6946	040774	020120	026061	052200
6947	041002	042510	044040	052111
6948	041010	046457	051511	020123
6949	041016	042522	044507	052123
6950	041024	051105	040	
6951	041027	123	047510	046125
6952	041034	020104	040510	042526
6953	041042	051440	047510	047127
6954	041050	051440	054111	046440
6955	041056	051511	042523	020123
6956	041064	030050	030060	030060
6957	041072	024460	000056	
6958				
6959	041076	040503	044103	020105
6960	041104	044510	027524	044515
6961	041112	051523	040440	042116
6962	041120	041440	047117	051124
6963	041126	046117	051040	043505
6964	041134	051511	042524	020122
6965	041142	042524	052123	043040
6966	041150	044501	042514	027104
6967	041156	053600	044510	042514
6968	041164	043040	051117	044503
6969	041172	043516	046440	051511
6970	041200	042523	020123	047524

.ASCII 'REGISTER' (CR LF) 'SHOULD HAVE SHOWN SIX MISSES (000000).'

EM73: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII (CR LF) 'WHILE FORCING MISSES TO BOTH GROUPS AND FORCING '

.ASCII 'SELECTION OF GROUP 1,' (CR LF) 'THE HIT-MISS REGISTER '

.ASCII 'SHOULD HAVE SHOWN SIX MISSES (000000).'

EM74: .ASCII 'CACHE HIT/MISS AND CONTROL REGISTER TEST FAILED.'

.ASCII (CR LF) 'WHILE FORCING MISSES TO BOTH GROUPS AND FORCING '

EM76: .ASCII 'SELECTION OF GROUP C.' ORLF 'THE HIT-MISS REGISTER'

6970 0411040 052117 020110
 6971 0411014 051107 051030
 6972 0411022 040440 042116 043040
 6973 0411030 051117 044503 043515
 6974 0411036 040 046105 041505
 6975 0411037 123 047117 047440
 6976 0411044 044504 051107 052517
 6977 0411052 020106 026060 052200
 6978 0411260 042510 044040 052111
 6979 0411274 046457 051511 020123
 6980 0411302 042522 044507 052123
 6981 0411310 051105 040
 6982 0411313 123 047510 046125
 6983 0411320 020104 040510 042526
 6984 0411326 051440 047510 047127
 6985 0411334 051440 054111 046440
 6986 0411342 051511 042523 020123
 6987 0411350 030050 030060 030060
 6988 0411356 024460 000056

 6992 0411362 047503 052116 047522 EM76: .ASCII 'CONTROL REGISTER TEST FAILED.<CRLF>'FAILED TO GET '
 6993 0411370 020114 042522 044507
 6994 0411376 052123 051105 052040
 6995 0411404 051505 020124 040506
 6996 0411412 046111 042105 100056
 6997 0411420 040506 046111 042105
 6998 0411426 052040 020117 042507
 6999 0411434 020124
 7000 0411436 020101 044510 020124 .ASCIIZ 'A HIT ON A REFERENCE WHICH SHOULD HAVE BEEN A HIT.'
 7001 0411444 047117 040440 051040
 7002 0411452 043105 051105 047105
 7003 0411460 042503 053440 044510
 7004 0411466 044103 051440 047510
 7005 0411474 046125 020104 040510
 7006 0411502 042526 041040 042505
 7007 0411510 020116 020101 044510
 7008 0411516 027124 000
 7009
 7010 0411362 EM76=EM75
 7011
 7012 0411521 103 047117 051124 EM77: .ASCII 'CONTROL REGISTER TEST FAILED.<CRLF>'THE WRONG '
 7013 0411526 046117 051040 043505
 7014 0411534 051511 042524 020122
 7015 0411542 042524 052123 043040
 7016 0411550 044501 042514 027104
 7017 0411556 052200 042510 053440
 7018 0411564 047522 043516 040
 7019 0411571 107 047522 050125 .ASCIIZ 'GROUP WAS WRITTEN WHILE FORCING SELECTION OF A GROUP.'
 7020 0411576 053440 051501 053440
 7021 0411604 044522 052124 047105
 7022 0411612 053440 044510 042514
 7023 0411620 043040 051117 044503
 7024 0411626 043516 051440 046105
 7025 0411634 041505 044524 047117
 7026 0411642 047440 020106 020101

MACY11 27 7321 30-DEC-76 11:48 PAGE 129
DEFB78.F11 DOUBLE LENGTH BINARY TO ASCII CONVERT ROUTINE

7027	041650	051107	052517	027120
7028	041656	000		
7029				
7030	041657	103	047117	051124
7031	041664	046117	051040	043505
7032	041672	051511	042524	020122
7033	041700	042524	052123	043040
7034	041706	044501	042514	027104
7035	041714	200		
7036	041715	107	052117	040440
7037	041722	044040	052111	044440
7038	041730	020116	044124	020105
7039	041736	051107	052517	020120
7040	041744	047524	053440	044510
7041	041752	044103	046440	051511
7042	041760	042523	020123	051101
7043	041766	020105	042502	047111
7044	041774	020107	047506	041522
7045	042002	042105	000056	
7046				
7047	042006	044510	027524	044515
7048	042014	051523	051040	043505
7049	042022	051511	042524	020122
7050	042030	040520	052124	051105
7051	042036	051516	052040	051505
7052	042044	020124	040506	046111
7053	042052	042105	056	
7054	042055	200	042522	042101
7055	042062	053440	047522	043516
7056	042070	042040	052101	020101
7057	042076	051106	046517	052040
7058	042104	042510	044040	052111
7059	042112	046457	051511	020123
7060	042120	042522	044507	052123
7061	042126	051105	200	
7062	042131	127	044510	042514
7063	042136	043040	047514	052101
7064	042144	047111	020107	020101
7065	042152	040520	052124	051105
7066	042160	020116	043117	044040
7067	042166	052111	020123	047101
7068	042174	020104	044515	051523
7069	042202	051505	052040	051110
7070	042210	052517	044107	044440
7071	042216	027124	000	
7072				
7073	042221	103	041501	042510
7074	042226	041440	047117	051124
7075	042234	046117	051440	043511
7076	042242	040516	026114	052040
7077	042250	042510	023440	040522
7078	042256	042116	046517	020047
7079	042264	044523	047107	046101
7080	042272	020054	042524	052123
7081	042300	043040	044501	042514
7082	042306	027104		

EM117: .ASCII 'CONTROL REGISTER TEST FAILED.' <CRLF>

.ASCII 'GOT A HIT IN THE GROUP TO WHICH MISSES ARE BEING FORCED.'

EM120: .ASCII 'HIT/MISS REGISTER PATTERNS TEST FAILED.'

.ASCII '<CRLF>'READ WRONG DATA FROM THE HIT/MISS REGISTER'<CRLF>

.ASCII 'WHILE FLOATING A PATTERN OF HITS AND MISSES THROUGH IT.'

EM121: .ASCII '/CACHE CONTROL SIGNAL, THE 'RANDOM' SIGNAL, TEST FAILED.'

```

7100 042444 051105 041440 052517
7101 042452 052116 050040 052101
7102 042460 042524 047122 052040
7103 042466 051505 020124 040506
7104 042474 046111 042105 056
7105 042501 200 044124 020105
7106 042506 040515 047111 042524
7107 042514 040516 041516 020105
7108 042522 042522 044507 052123
7109 042530 051105 053440 046111
7110 042536 020114 047516 020124
7111 042544 046103 040505 027122
7112
7113 042552 040503 044103 020105
7114 042560 040515 047111 042524
7115 042556 040516 041516 020105
7116 042574 042522 044507 052123
7117 042602 051105 041440 052517
7118 042610 052116 050040 052101
7119 042616 042524 047122 052040
7120 042624 051505 020124 040506
7121 042632 046111 042105 056
7122 042637 200 043101 042524
7123 042644 020122 051127 052111
7124 042652 047111 020107 020101
7125 042660 040520 052124 051105
7126 042666 020116 047111 052040
7127 042674 044510 020123 042522
7128 042702 044507 052123 051105
7129 042710 040
7130 042711 106 044501 042514
7131 042716 020104 047524 051040
7132 042724 040505 020104 044124
7133 042732 052101 050040 052101
7134 042740 042524 047122 041040
7135 042746 041501 027113 000
7136
7137 042753 101 020116 047125
7138 042760 054105 042520 052103

```

EM122: .ASCII 'CRLF' FAILED TO GET BOTH HITS AT THE TWO TEST ADDRESSES.

.ASCII 'WHICH WERE REFERENCED.'

EM123: .ASCII 'MAINTENANCE REGISTER COUNT PATTERN TEST FAILED.'

.ASCII '<CRLF>' THE MAINTENANCE REGISTER WILL NOT CLEAR.'

EM123: .ASCII 'CACHE MAINTENANCE REGISTER COUNT PATTERN TEST FAILED.'

.ASCII '<CRLF>' AFTER WRITING A PATTERN IN THIS REGISTER '

.ASCII 'FAILED TO READ THAT PATTERN BACK.'

EM124: .ASCII 'AN UNEXPECTED ERROR OCCURRED WHILE RUNNING THE '

CONVERT ROUTINE

7153	043075	124	051505	027124
7154	043102	047040	052117	020105
7155	043110	044515	051523	051505
7156	043116	053440	051105	020105
7157	043124	042502	047111	020107
7158	043132	047506	041522	042105
7159	043140	052040	020117	047502
7160	043146	044124	043440	047522
7161	043154	050125	027123	000
7162	043161	115	044501	052116
7163	043166	047105	047101	042503
7164	043174	051040	043505	051511
7165	043202	042524	020122	042524
7166	043210	052123	043040	044501
7167	043216	042514	027104	200
7168	043223	116	020117	051124
7169	043230	050101	047440	020122
7170	043236	041101	051117	020124
7171	043244	041517	052503	051122
7172	043252	042105	053440	042510
7173	043260	020116	044124	020105
7174	043266	040520	052124	051105
7175	043274	020116	040527	020123
7176	043302	052520	020124	
7177	043306	047111	052040	042510
7178	043314	046440	044501	052116
7179	043322	047105	047101	042503
7180	043330	051040	043505	051511
7181	043336	042524	027122	000
7182	043343	105	051122	051117
7183	043350	051040	043505	051511
7184	043356	042524	020122	044527
7185	043364	046114	047040	052117
7186	043372	052440	046116	041517
7187	043400	026113	047440	020122
7188	043406	046103	040505	027122
7189	043414	000		
7190				
7191	043415	105	051122	051117
7192	043422	051040	043505	051511
7193	043430	042524	020122	047101
7194	043436	020104	040515	047111

.ASCII 'MAINTENANCE REGISTER' <CRLF> 'COUNT PATTERN'

.ASCIIZ 'TEST. NOTE MISSES WERE BEING FORCED TO BOTH GROUPS.'

EM127: .ASCII 'MAINTENANCE REGISTER TEST FAILED.' <CRLF>

.ASCII 'NO TRAP OR ABORT OCCURRED WHEN THE PATTERN WAS PUT'

.ASCIIZ 'IN THE MAINTENANCE REGISTER.'

EM130: .ASCIIZ 'ERROR REGISTER WILL NOT UNLOCK, OR CLEAR.'

EM131: .ASCII 'ERROR REGISTER AND MAINTENANCE REGISTER TEST FAILED.'

CONVERT ROUTINE

7200	043244	042524	040516	041516
7201	043245	020105	042522	044507
7202	043246	052123	051105	052040
7203	043246	051505	020124	040506
7204	043247	046111	042105	056
7205	043301	200	051105	047522
7206	043306	020122	042522	044507
7207	043314	052123	051105	044440
7208	043322	020123	047111	047503
7209	043330	051122	041505	046124
7210	043336	020131	042523	124
7211	043343	200	047506	020122
7212	043350	044124	020105	051105
7213	043356	047522	020122	044124
7214	043364	052101	053440	051501
7215	043372	043040	051117	042503
7216	043360	020104	051525	047111
7217	043366	020107	044124	020105
7218	043364	040515	047111	042524
7219	043362	040516	041516	020105
7220	043363	042522	044507	052123
7221	043366	051105	000056	
7222	043642			
7223	043542	040515	047111	046440
7224	043650	046505	051117	020131
7225	043656	040504	040524	050040
7226	043664	051101	052111	020131
7227	043672	044103	041505	042513
7228	043700	051522	052040	051505
7229	043706	020124	040506	046111
7230	043714	042105	056	
7231	043717	200	047125	041101
7232	043724	042514	052040	020117
7233	043732	047506	041522	020105
7234	043740	020101	040520	044522
7235	043746	054524	042440	051122
7236	043754	051117	020054	051525
7237	043762	047111	020107	
7238	043766	044124	020105	040515
7239	043774	047111	042524	040516
7240	044002	041516	020105	042522
7241	044010	044507	052123	051105
7242	044016	100054		
7243	044020	052101	052040	042510
7244	044026	046440	044501	020116
7245	044034	042515	047515	054522
7246	044042	042440	042526	020116
7247	044050	047527	042122	020054
7248	044056	047514	020127	054502
7249	044064	042524	020054	040520
7250	044072	044522	054524	040
7251	044077	103	042510	045503
7252	044104	051105	100054	051040
7253	044112	040505	044504	043516
7254	044120	040440	042040	052101

.ASCII <CRLF> 'ERROR REGISTER IS INCORRECTLY SET'

.ASCII <CRLF> 'FOR THE ERROR THAT WAS FORCED USING THE MAINTENANCE REGISTER.'

EM140:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

.ASCII <CRLF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER,' <CRLF>

.ASCII 'AT THE MAIN MEMORY EVEN WORD, LOW BYTE, PARITY '

.ASCII 'CHECKER,' <CRLF> 'READING A DATA PATTERN WHICH '

7250	044126	020101	040520	052124
7251	044134	051105	020116	044127
7252	044142	041511	020110	
7253	044146	044123	052517	042114
7254	044154	044040	053101	020105
7255	044162	040503	051525	042105
7256	044170	040440	020116	051105
7257	044176	047522	027122	000
7258	044203			
7259	044203	115	044501	020116
7260	044210	042515	047515	054522
7261	044216	042040	052101	020101
7262	044224	040520	044522	054524
7263	044232	041440	042510	045503
7264	044240	051105	020123	042524
7265	044246	052123	043040	044501
7266	044254	042514	027104	
7267	044260	052600	040516	046102
7268	044266	020105	047524	043040
7269	044274	051117	042503	040440
7270	044302	050040	051101	052111
7271	044310	020131	051105	047522
7272	044316	026122	052440	044523
7273	044324	043516	040	
7274	044327	124	042510	046440
7275	044334	044501	052116	047105
7276	044342	047101	042503	051040
7277	044350	043505	051511	042524
7278	044356	026122	200	
7279	044361	101	020124	044124
7280	044366	020105	040515	047111
7281	044374	046440	046505	051117
7282	044402	020131	042117	020104
7283	044410	047527	042122	020054
7284	044416	047514	020127	054502
7285	044424	042524	020054	040520
7286	044432	044522	054524	040
7287	044437	103	042510	045503
7288	044444	051105	100054	051040
7289	044452	040505	044504	043516
7290	044460	040440	042040	052101
7291	044466	020101	040520	052124
7292	044474	051105	020116	044127
7293	044502	041511	020110	
7294	044506	044123	052517	042114
7295	044514	044040	053101	020105
7296	044522	040503	051525	042105
7297	044530	040440	020116	051105
7298	044536	047522	027122	000
7299				
7300				
7301				
7302	044543			
7303	044543	115	044501	020116
7304	044550	042515	047515	054522
7305	044556	042040	052101	020101
7306	044564	040520	044522	054524

.ASCIIZ 'SHOULD HAVE CAUSED AN ERROR.'

EM141:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

.ASCII (<CR LF> 'UNABLE TO FORCE A PARITY ERROR. USING '

.ASCII 'THE MAINTENANCE REGISTER.'(<CR LF>)

.ASCII 'AT THE MAIN MEMORY ODD WORD. LOW BYTE. PARITY '

.ASCII 'CHECKER,'(<CR LF> ' READING A DATA PATTERN WHICH '

.ASCIIZ 'SHOULD HAVE CAUSED AN ERROR.'

EM142:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

7307	044572	041440	042510	045503
7308	044600	051105	020123	042524
7309	044606	052123	043040	044501
7310	044614	042514	027104	
7311	044620	052600	040516	046102
7312	044626	020105	047524	043040
7313	044634	051117	042503	040440
7314	044642	050040	051101	052111
7315	044650	020131	051105	047522
7316	044656	026122	052440	044523
7317	044664	043516	040	
7318	044667	124	042510	046440
7319	044674	044501	052116	047105
7320	044702	047101	042503	051040
7321	044710	043505	051511	042524
7322	044716	026122	200	
7323	044721	101	020124	044124
7324	044726	020105	040515	047111
7325	044734	046440	046505	051117
7326	044742	020131	053105	047105
7327	044750	053440	051117	026104
7328	044756	044040	043511	020110
7329	044764	054502	042524	020057
7330	044772	040520	044522	054524
7331	045000	040		
7332	045001	:03	042510	045503
7333	045006	051:05	100054	051040
7334	045014	040505	044504	043516
7335	045022	040440	042040	052101
7336	045030	020101	040520	052124
7337	045036	051105	020116	044127
7338	045044	041511	020110	
7339	045050	044123	052517	042114
7340	045056	044040	053101	020105
7341	045064	040503	051525	042105
7342	045072	040440	020116	051105
7343	045100	047522	027122	000
7344				
7345	045105			
7346	045105	115	044501	020116
7347	045112	042515	047515	054522
7348	045120	042040	052101	020101
7349	045126	040520	044522	054524
7350	045134	041440	042510	045503
7351	045142	051105	020123	042524
7352	045150	052123	043040	044501
7353	045156	042514	027104	
7354	045162	052600	040516	046102
7355	045170	020105	047524	043040
7356	045176	051117	042503	040440
7357	045204	050040	051101	052111
7358	045212	020131	051105	047522
7359	045220	026122	052440	044523
7360	045226	043516	040	
7361	045231	124	042510	046440
7362	045236	044501	052116	047105

.ASCII <CR LF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER,'<CR LF>

.ASCII 'AT THE MAIN MEMORY EVEN WORD, HIGH BYTE, PARITY '

.ASCII 'CHECKER,'<CR LF>' READING A DATA PATTERN WHICH '

.ASCII 'SHOULD HAVE CAUSED AN ERROR.'

EM143:

.ASCII 'MAIN MEMORY DATA PARITY CHECKERS TEST FAILED.'

.ASCII <CR LF> 'UNABLE TO FORCE A PARITY ERROR, USING '

.ASCII 'THE MAINTENANCE REGISTER,'<CR LF>

```

7363 045244 047101 042503 051040
7364 045252 043505 051511 042524
7365 045260 026122 200
7366 045263 101 020124 044124 .ASCII 'AT THE MAIN MEMORY ODD WORD, HIGH BYTE, PARITY '
7367 045270 020105 040515 047111
7368 045276 046440 046505 051117
7369 045304 020131 042117 020104
7370 045312 047527 042122 020054
7371 045320 044510 044107 041040
7372 045326 052131 026105 050040
7373 045334 051101 052111 020131
7374 045342 044103 041505 042513 .ASCII 'CHECKER.'' READING A DATA PATTERN WHICH '
7375 045350 026122 020200 042522
7376 045356 042101 047111 020107
7377 045364 020101 040504 040524
7378 045372 050040 052101 042524
7379 045400 047122 053440 044510
7380 045406 044103 040
7381 045411 123 047510 046125 .ASCIIZ 'SHOULD HAVE CAUSED AN ERROR.'
7382 045416 020104 040510 042526
7383 045424 041440 052501 042523
7384 045432 020104 047101 042440
7385 045440 051122 051117 000056
7386
7387 045446 020040 042524 052123 DH140: .ASCIIZ ' TEST.''CALL AT PC.''DATA.''ADDRESS.'
7388 045454 004456 040503 046114
7389 045462 040440 020124 041520
7390 045470 004456 040504 040524
7391 045476 004456 042101 051104
7392 045504 051505 027123 000
7393
7394 045446 DH141=DH140
7395
7396 045446 DH142=DH140
7397
7398 045446 DH143=DH140
7399
7400 045511 004 003 000 DF140: .BYTE 4,3,0,2
7401 045514 002
7402
7403 045511 DF141=DF140
7404
7405 045511 DF142=DF140
7406
7407 045511 DF143=DF140
7408
7409 045516 .EVEN
7410 045516 001232 001116 001236 DT140: .WORD $TMP0,$ERRPC,$TMP2,$TMP3,0
7411 045524 001240 000000
7412
7413 045516 DT141=DT140
7414
7415 045516 DT142=DT140
7416
7417 045516 DT143=DT140
7418

```

```

7419
7420 045530 051105 047522 020122 EM132: .ASCII 'ERROR REGISTER TEST WAS UNABLE TO CAUSE A TIME OUT.'
7421 045536 042522 044507 052123
7422 045544 051105 052040 051505
7423 045552 020124 040527 020123
7424 045560 047125 041101 042514
7425 045566 052040 020117 040503
7426 045574 051525 020105 020101
7427 045602 044524 042515 047440
7428 045610 052125 054
7429 045613 200 052101 040440 .ASCIIZ <CRLF>'AT AN ADDRESS WHICH SHOULD HAVE TIMED OUT.'
7430 045620 020116 042101 051104
7431 045626 051505 020123 044127
7432 045634 041511 020110 044123
7433 045642 052517 042114 044040
7434 045650 053101 020105 044524
7435 045656 042515 020104 052517
7436 045664 027124 000
7437
7438 045667 105 051122 051117 EM133: .ASCII 'ERROR REGISTER TEST FAILED.'
7439 045674 051040 043505 051511
7440 045702 042524 020122 042524
7441 045710 052123 043040 044501
7442 045716 042514 027104
7443 045722 040600 052106 051105 .ASCII <CRLF>'AFTER CAUSING A TIME OUT THE ERROR REGISTER SHOULD '
7444 045730 041440 052501 044523
7445 045736 043516 040440 052040
7446 045744 046511 020105 052517
7447 045752 020124 044124 020105
7448 045760 051105 047522 020122
7449 045766 042522 044507 052123
7450 045774 051105 051440 047510
7451 046002 046125 020104
7452 046006 040510 042526 041040 .ASCIIZ 'HAVE BEEN SET TO : 000000.'
7453 046014 042505 020116 042523
7454 046022 020124 047524 035040
7455 046030 030040 030060 030060
7456 046036 027060 000
7457
7458 046041 103 047117 051124 EM134: .ASCII 'CONTROL REGISTER, DISABLE TRAPS, TEST FAILED.'
7459 046046 046117 051040 043505
7460 046054 051511 042524 026122
7461 046062 042040 051511 041101
7462 046070 042514 052040 040522
7463 046076 051520 020054 042524
7464 046104 052123 043040 044501
7465 046112 042514 027104
7466 046116 040600 052040 040522 .ASCIIZ <CRLF>'A TRAP OCCURRED WITH BIT 0 SET IN THE CONTROL REGISTER.'
7467 046124 020120 041517 052503
7468 046132 051122 042105 053440
7469 046140 052111 020110 044502
7470 046146 020124 020060 042523
7471 046154 020124 047111 052040
7472 046162 042510 041440 047117
7473 046170 051124 046117 051040
7474 046176 043505 051511 042524

```

```

7475 046204 027122 000
7476
7477 046207 105 051122 051117 EM135: .ASCII 'ERROR REGISTER, LOCK UP, TEST FAILED.'
7478 046214 051040 043505 051511
7479 046222 042524 026122 046040
7480 046230 041517 020113 050125
7481 046236 020054 042524 052123
7482 046244 043040 044501 042514
7483 046252 027104
7484 046254 046600 052106 051105 .ASCII '<CR LF>'AFTER FORCING MULTIPLE ERRORS, TWO, THE ERROR '
7485 046262 043040 051117 044503
7486 046270 043516 046440 046125
7487 046276 044524 046120 020105
7488 046304 051105 047522 051522
7489 046312 020054 053524 026117
7490 046320 052040 042510 042440
7491 046326 051122 051117 040
7492 046333 122 043505 051511 .ASCII 'REGISTERS WAS INSORRECTLY SET.'
7493 046340 042524 051522 053440
7494 046346 051501 044440 051516
7495 046354 051117 042522 052103
7496 046362 054514 051440 052105
7497 046370 000056
7498
7499 046372 052600 042516 050130 EM150: .ASCIIZ '<CR LF>'UNEXPECTED CPU ERROR TRAPPED TO VECTOR ERRVEC (4)!'
7500 046400 041505 042524 020104
7501 046406 050103 020125 051105
7502 046414 047522 020122 051124
7503 046422 050101 042520 020104
7504 046430 047524 053040 041505
7505 046436 047524 020122 051105
7506 046444 053122 041505 024040
7507 046452 024464 000041
7508
7509 ;THESE ARE DATA HEADERS:
7510
7511 046456 020040 042524 052123 DH1: .ASCIIZ ' TEST.'<TAB>' GROUP.'<TAB>'PHYSICAL ADDR.'<TAB>'CALL AT PC.'
7512 046464 004456 043440 047522
7513 046472 050125 004456 044120
7514 046500 051531 041511 046101
7515 046506 040440 042104 027122
7516 046514 041411 046101 020114
7517 046522 052101 050040 027103
7518 046530 000
7519 046531 040 052040 051505 DH14: .ASCII ' TEST.'<TAB>'CALL AT PC.'<TAB>'ERROR ADDR REG.'
7520 046536 027124 041411 046101
7521 046544 020114 052101 050040
7522 046552 027103 042411 051122
7523 046560 051117 040440 042104
7524 046566 020122 042522 027107
7525 046574 052011 040522 020120 .ASCII '<TAB>'TRAP AT PC.'<TAB>'
7526 046602 052101 050040 027103
7527 046610 011
7528 046611 105 051122 051117 .ASCIIZ 'ERROR REG.'
7529 046616 051040 043505 000056
7530

```

7555	046725	040	052040	051505
7556	046732	027124	041411	046101
7557	046740	020114	052101	050040
7558	046746	027103	041411	047117
7559	046754	051124	046117	056
7560	046761	115	044501	052116
7561	046766	004456	042050	052101
7562	046774	020101	042522	042101
7563	047002	043040	047522	020115
7564	047010	040505	044103	051040
7565	047016	043505	051511	042524
7566	047024	024522	000	
7567				
7568	047027	040	052040	051505
7569	047034	027124	041411	046101
7570	047042	020114	052101	050040
7571	047050	027103	041411	047117
7572	047056	051124	046117	051040
7573	047064	043505	051511	042524
7574	047072	020122	040504	040524
7575	047100	000056		
7576				
7577	047102	020040	042524	052123
7578	047110	004456	040503	046114
7579	047116	040440	020124	041520
7580	047124	004456	047514	020127
7581	047132	051117	027104	044011
7582	047140	043511	020110	051117
7583	047146	027104		
7584	047150	024011	040504	040524
7585	047156	051040	040505	020104
7586	047164	051106	046517	040440

```

DM5: .ASCII 'TEST.'(TAB)'CALL AT PC.'
DM55: .ASCII 'TEST.'(TAB)'TRAP AT PC.'(TAB)'CALL AT PC.'(TAB)'REG ADDRESS.'
DM56=DM55
DM57=DM55
DM60=DM55
DM61=DM55
DM62=DM55
DM63: .ASCII 'TEST.'(TAB)'CALL AT PC.'(TAB)'CONTROL.'
      .ASCIIZ 'MAINT.'(TAB)'(DATA READ FROM EACH REGISTER)'
DM64: .ASCIIZ 'TEST.'(TAB)'CALL AT PC.'(TAB)'CONTROL REGISTER DATA.'
DM65: .ASCII 'TEST.'(TAB)'CALL AT PC.'(TAB)'LOW ORD.'(TAB)'HIGH ORD.'
      .ASCIIZ (TAB)'(DATA READ FROM ADR. REG.)'

```

7598	047217	027104	020056	042522
7599	047200	027107	020051	
7590	047204	020040	042524	052123
7591	047212	004456	040503	046114
7592	047220	040440	020124	041520
7593	047226	004456	051127	052117
7594	047234	027105	051011	040505
7595	047242	027104		
7596	047244	042411	050130	041505
7597	047252	042524	027104	000
7598	047257	040	052040	051505
7600	047264	027124	041411	046101
7601	047272	020114	052101	050040
7602	047300	027103	050011	052101
7603	047306	042524	047122	051040
7604	047314	040505	020104	051106
7605	047322	046517	052040	042510
7606	047330	040		
7607	047331	110	052111	046457
7608	047336	051511	020123	042522
7609	047344	044507	052123	051105
7610	047352	000056		
7611				
7612	047257			DH70=DH67
7613				
7614	047257			DH71=DH67
7615				
7616	047257			DH72=DH67
7617				
7618	047257			DH73=DH67
7619				
7620	047257			DH74=DH67
7621				
7622	047354	020040	042524	052123
7623	047362	004456	040503	046114
7624	047370	040440	020124	041520
7625	047376	004456	043440	047522
7626	047404	050125	004456	
7627	047410	042101	051104	051505
7628	047416	027123	050011	052101
7629	047424	042524	047122	044440
7630	047432	020116	047503	052116
7631	047440	047522	020114	042522
7632	047446	027107	000	
7633				
7634	047354			DH76=DH75
7635				
7636	047451	040	052040	051505
7637	047456	027124	041411	046101
7638	047464	020114	052101	050040
7639	047472	027103	000	
7640				
7641				
7642	047354			DH117=DH75

DH66: .ASCII 'TEST.''CALL AT PC.''NOTE.''READ.'

.ASCIZ (TAB)'EXPECTED.'

DH67: .ASCII 'TEST.''CALL AT PC.''PATTERN READ FROM THE '

.ASCIZ 'HIT/MISS REGISTER.'

DH75: .ASCII 'TEST.''CALL AT PC.'' GROUP.'

.ASCIZ 'ADDRESS.''PATTERN IN CONTROL REG.'

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

000000

7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698

000000
000000
000000
000000
000000
000000
000000
000000
000000
000000
047551
047556
047564
047572
047600
047606
047613
047620
047626
047634
047642
047646
047654
047662
047670
047675
047702
047710
047716
047724
047732
046531
047735
047742
047750
047756
047764
047772
050000
050006
050014
050022
050030
050031
050036
050044
050045
050052
050060
050066

040
027124
020114
027103
042524
020116
047522
027107
040
027124
020114
027103
020124
051505
040
027124
020114
027103
042524
044124
042514
040440
040505
040
004456
040440
004456
027105
027104
046531
040
027124
020114
027103
042522
020040
004456
040440
004456
040440
056
011
020122
000
040
027124
020114
027103

052040
041411
052101
050011
047122
047503
020114
000
052040
041411
052101
052011
042101
027123
052040
041411
052101
053411
004456
041440
051101
042105
051040
000
042524
040503
020124
051127
051011
000
052040
041411
052101
040411
051523
052123
046114
041520
052117
040505
052040
041411
052101
042104
000056
052123
046114
041520
050101
041520
047522
027107
052040
041411
052101
052101

DM120: .ASCII * TEST.*TAB *CALL AT PC.* TAB *PATTERN IN CONTROL REG.*
DM121: .ASCII * TEST.*<TAB *CALL AT PC.* TAB)*TEST ADDRESS.*
DM122: .ASCII * TEST.*<TAB)*CALL AT PC.*<TAB)*WROTE.*<TAB)
.ASCII *THEN CLEARED AND READ.*
DM123: .ASCII * TEST.*<TAB)*CALL AT PC.*<TAB)*WROTE.*<TAB)*READ.*
DM124=DM14
DM125: .ASCII * TEST.*<TAB)*CALL AT PC.*<TAB)*ADDRESS.*
DM126: .ASCII * TEST.*<TAB)*CALL AT PC.*<TAB)*TRAP AT PC.*
.ASCII <TAB)*ERROR REG.*
DM127: .ASCII * TEST.*<TAB)*CALL AT PC.* TAB)*PATTERN USED.*

MACRO: CONVERT ROUTINE

7709	050104	027124	041411	051505	
7710	050104	027124	041411	046101	
7711	050104	027124	041411	046101	
7712	050104	027124	041411	046101	
7713	050104	027124	041411	046101	
7714	050104	027124	041411	046101	
7715	050104	027124	041411	046101	
7716	050104	027124	041411	046101	
7717	050104	027124	041411	046101	
7718	050104	027124	041411	046101	
7719	050104	027124	041411	046101	
7720	050104	027124	041411	046101	
7721	050104	027124	041411	046101	
7722	050104	027124	041411	046101	
7723	050104	027124	041411	046101	
7724	050104	027124	041411	046101	
7725	050104	027124	041411	046101	
7726	050104	027124	041411	046101	
7727	050104	027124	041411	046101	
7728	050104	027124	041411	046101	
7729	050104	027124	041411	046101	
7730	050104	027124	041411	046101	
7731	050104	027124	041411	046101	
7732	050104	027124	041411	046101	
7733	050104	027124	041411	046101	
7734	050104	027124	041411	046101	
7735	050104	027124	041411	046101	
7736	050104	027124	041411	046101	
7737	050104	027124	041411	046101	
7738	050104	027124	041411	046101	
7739	050104	027124	041411	046101	
7740	050104	027124	041411	046101	
7741	050104	027124	041411	046101	
7742	050104	027124	041411	046101	
7743	050104	027124	041411	046101	
7744	050104	027124	041411	046101	
7745	050104	027124	041411	046101	
7746	050104	027124	041411	046101	
7747	050104	027124	041411	046101	
7748	050104	027124	041411	046101	
7749	050405	004	004	003	DF1: .BYTE 4,4,3,3
7750	050410	003			
7751					
7752	050411	004	003	007	DF14: .BYTE 4,3,7,3,0
7753	050414	003	000		
7754					

04130: .ASCII 'TEST.' 'TAB' 'CALL AT PC.' 'TAB' 'ERROR ADR REG.'

04131: .ASCII 'TEST.' 'TAB' 'CALL AT PC.' 'TAB' 'TRAP AT PC.' 'TAB'

04132=04125

04133=04126

04134: .ASCII 'TEST.' 'TAB' 'CALL AT PC.' 'TAB' 'TRAP AT PC.' 'TAB'

04135=0477

04150: .ASCIZ 'TEST.' 'TAB' 'TRAP AT PC.' 'TAB' 'CALL AT PC.' 'TAB' 'CPU ERROR REGISTER.'

; THESE ARE DATA FORMAT DESIGNATORS FOR THE DATA TABLE:

7811	050505	005	000	005			
7812	050506	005	005	005			
7813							
7814	050503	004	003	002	DF121:	.BYTE	4.3.2.2
7815	050506	002					
7816							
7817	050507	004	003	000	DF122:	.BYTE	4.3.0.0
7818	050512	000					
7819							
7820		050507			DF123=DF122		
7821							
7822	050513	004	003	007	DF124:	.BYTE	4.3.7.3.0.5.0.
7823	050516	000	000	005			
7824	050521	000	000				
7825							
7826	050523	004	002	002	DF125:	.BYTE	4.3.2.0
7827	050526	000					
7828							
7829	050527	004	003	003	DF126:	.BYTE	4.3.3.0.5.2.5.2
7830	050532	000	005	002			
7831	050535	005	002				
7832							
7833	050537	004	003	000	DF127:	.BYTE	4.3.0
7834							
7835		050523			DF130=DF125		
7836							
7837	050542	004	003	003	DF131:	.BYTE	4.3.3.2.5.0.5.0.5.0
7838	050545	002	005	000			
7839	050550	005	000	005			
7840	050553	000					
7841							
7842		050523			DF132=DF125		
7843							
7844		050527			DF133=DF126		
7845							
7846	050554	004	003	003	DF134:	.BYTE	4.3.3.0.5.2.0
7847	050557	000	005	002			
7848	050562	000					
7849							
7850	050563	004	003	005	DF135:	.BYTE	4.3.5.0.5.0.5.2.5.2
7851	050566	000	005	000			
7852	050571	005	002	005			
7853	050574	002					
7854							
7855	050575	004	003	003	DF150:	.BYTE	4.3.3.0
7856	050600	000					
7857							
7858		050602			.EVEN		
7859							
7860					; THESE ARE DATA TABLES:		
7861							
7862	050602	001232	001234	001236	DT1:	.WORD	\$TMP0,\$TMP1,\$TMP2,\$ERRPC,0
7863	050610	001116	000000				
7864							
7865	050614	001232	001116	001234	DT14:	.WORD	\$TMP0,\$ERRPC,\$TMP1,\$TMP3,\$TMP4,0
7866	050622	001240	001242	000000			

```

7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884 050630 001232 001234 000000 DT15: .WORD STMP0,STMP1,0
7885
7886 050636 001232 001234 001116 DT55: .WORD STMP0,STMP1,SERRPC,STMP3,0
7887 050644 001240 000000
7888
7889 050636 DT56=DT55
7890 050636 DT57=DT55
7891 050636 DT60=DT55
7892 050636 DT61=DT55
7893 050636 DT62=DT55
7894 050650 001232 001116 001236 DT63: .WORD STMP0,SERRPC,STMP2,STMP3,0
7895 050656 001240 000000
7896
7897 050662 001232 001116 001236 DT64: .WORD STMP0,SERRPC,STMP2,0
7898 050670 000000
7899
7900 050672 001232 001116 001236 DT65: .WORD STMP0,SERRPC,STMP2,STMP3,0
7901 050700 001240 000000
7902
7903 050704 001232 001116 001236 DT66: .WORD STMP0,SERRPC,STMP2,STMP3,STMP4,0
7904 050712 001240 001242 000000
7905
7906 050662 DT67=DT64
7907
7908 050662 DT70=DT64
7909
7910 050662 DT71=DT64
7911
7912 050662 DT72=DT64
7913
7914 050662 DT73=DT64
7915
7916 050662 DT74=DT64
7917
7918 050720 001232 001116 001236 DT75: .WORD STMP0,SERRPC,STMP2,STMP10,STMP3,0
7919 050726 001252 001240 000000
7920
7921 050734 001232 001116 001236 DT76: .WORD STMP0,SERRPC,STMP2,STMP12,STMP3,0
7922 050742 001256 001240 000000
7923
7924 050750 001232 001116 033634 DT77: .WORD STMP0,SERRPC,MTA77,STMP10,MTB77,STMP2,MTC77
7925 050756 001252 033650 001236
7926 050764 033712
7927 050766 001256 033747 001240 .WORD STMP12,MTD77,STMP3,0
7928 050774 000000
7929
7930 050734 DT117=DT76
7931
7932 050776 001232 001116 001236 DT120: .WORD STMP0,SERRPC,STMP2,MTA120,KCRO,MTG120,KCEO

```

7933	051004	034117	006770	034337		
7934	051012	007004				
7935	051014	034147	006772	034337	.WORD	MTB120,KCR1,MTG120,KCE1
7936	051022	007006				
7937	051024	034177	006774	034337	.WORD	MTC120,KCR2,MTG120,KCE2
7938	051032	007010				
7939	051034	034227	006776	034337	.WORD	MTD120,KCR3,MTG120,KCE3
7940	051042	007012				
7941	051044	034257	007000	034337	.WORD	MTE120,KCR4,MTG120,KCE4
7942	051052	007014				
7943	051054	034307	007002	034337	.WORD	MTF120,KCR5,MTG120,KCE5.0
7944	051062	007016	000000			
7945						
7946	051066	001232	001116	001236	DT121: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP4.0
7947	051074	001242	000000			
7948						
7949	051100	001232	001116	001236	DT122: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3.0
7950	051106	001240	000000			
7951						
7952		051100			DT123=DT122	
7953						
7954	051112	001232	001116	001234	DT124: .WORD	\$TMP0,\$ERRPC,\$TMP1,\$TMP3,\$TMP4,MTA124,\$TMP6.0
7955	051120	001240	001242	034400		
7956	051126	001246	000000			
7957						
7958	051132	001232	001116	001236	DT125: .WORD	\$TMP0,\$ERRPC,\$TMP2.0
7959	051140	000000				
7960						
7961	051142	001232	001116	001236	DT126: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP7,MTA126,\$TMP5,MTB126,\$TMP3.0
7962	051150	001250	034472	001244		
7963	051156	034520	001240	000000		
7964						
7965		051132			DT127=DT125	
7966						
7967	051164	001232	001116	001236	DT130: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP4.0
7968	051172	001242	000000			
7969						
7970	051176	001232	001116	001236	DT131: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3,MTA131,\$TMP5
7971	051204	001240	034552	001244		
7972	051212	034634	001246	034667	.WORD	MTB131,\$TMP6,MTC131,\$TMP7.0
7973	051220	001250	000000			
7974						
7975		051132			DT132=DT125	
7976						
7977		051142			DT133=DT126	
7978						
7979	051224	001232	001116	001236	DT134: .WORD	\$TMP0,\$ERRPC,\$TMP2,\$TMP3,MTA134,\$TMP4,\$TMP5.0
7980	051232	001240	034715	001242		
7981	051240	001246	000000			
7982						
7983	051244	001232	001116	034751	DT135: .WORD	\$TMP0,\$ERRPC,MTA135,\$TMP2,MTB135,\$TMP3
7984	051252	001236	035001	001240		
7985	051260	035023	001242	035057	.WORD	MTC135,\$TMP4,MTD135,\$TMP6.0
7986	051266	001246	000000			
7987						
7988	051272	001232	001234	001236	DT150: .WORD	\$TMP0,\$TMP1,\$TMP2,\$TMP3.0

7979	051300	001240	000000		
7980					
7981	051304	000000	000000	000000	BOTTOM: .WORD 0,0,0
7982		057312			.B.+F000
7983	057312				BCTPRG: .END
7984		000000			

DH127	050045	869	7695#					
DH130	050107	872	7702#					
DH131	050165	875	7712#					
DH132 =	047735	879	7722#					
DH133 =	047772	882	7724#					
DH134	050244	885	7726#					
DH135 =	047451	888	7736#					
DH14	046531	640	7519#	7677				
DH140	045446	897	7387#	7394	7395	7398		
DH141 =	045446	900	7394#					
DH142 =	045446	903	7396#					
DH143 =	045446	905	7398#					
DH15	046624	643	7531#					
DH150	050321	921	7738#					
DH55	046650	741	7536#	7545	7547	7549	7551	7553
DH56 =	046650	744	7545#					
DH57 =	046650	747	7547#					
DH60 =	046650	750	7549#					
DH61 =	046650	753	7551#					
DH62 =	046650	756	7553#					
DH63	046725	759	7555#					
DH64	047027	762	7568#					
DH65	047102	765	7577#					
DH66	047204	768	7590#					
DH67	047257	771	7599#	7612	7614	7616	7618	7620
DH70 =	047257	774	7612#					
DH71 =	047257	777	7614#					
DH72 =	047257	780	7616#					
DH73 =	047257	783	7618#					
DH74 =	047257	786	7620#					
DH75	047354	790	7622#	7634	7642			
DH76 =	047354	793	7634#					
DH77	047451	796	7636#	7736				
DISPLA	001142	529#	954#	962*	5407*	5429*		
DISPRE	000174	485#	962					
DSWR =	177570	90#	528	953				
DT1	050602	607	7862#					
DT117 =	050734	845	7920#					
DT120	050776	848	7922#					
DT121	051066	851	7936#					
DT122	051100	854	7939#	7942				
DT123 =	051100	857	7942#					
DT124	051112	860	7944#					
DT125	051132	7948#	7955	7965				
DT126	051142	7951#	7967					
DT127 =	051132	869	7955#					
DT130	051164	872	7957#					
DT131	051176	876	7960#					
DT132 =	051132	879	7965#					
DT133 =	051142	882	7967#					
DT134	051224	885	7969#					
DT135	051244	888	7973#					
DT14	050614	640	7865#					
DT140	045516	897	7410#	7413	7415	7417		
DT141 =	045516	900	7413#					
DT142 =	045516	903	7415#					

DT143 =	045516	905	7417#					
DT15	050630	643	7968#					
DT150	051272	921	7978#					
DT55 =	050636	741	7871#	7874	7876	7878	7880	7882
DT56 =	050636	744	7874#					
DT57 =	050636	747	7876#					
DT60 =	050636	750	7878#					
DT61 =	050635	753	7880#					
DT62 =	050636	756	7882#					
DT63	050650	759	7884#					
DT64	050662	762	7887#	7896	7898	7900	7902	7904 7906
DT65	050672	765	7890#					
DT66	050704	768	7893#					
DT67 =	050662	771	7896#					
DT70 =	050662	774	7898#					
DT71 =	050662	777	7900#					
DT72 =	050662	780	7902#					
DT73 =	050662	783	7904#					
DT74 =	050662	786	7906#					
DT75	050720	790	7908#					
DT76	050734	793	7911#	7920				
DT77	050750	796	7914#					
EMTVEC=	000030	195#	937*	938*				
EM1	035105	607	6579#					
EM117	041657	845	7030#					
EM120	042006	848	7047#					
EM121	042221	851	7073#					
EM122	042422	854	7097#					
EM123	042552	857	7113#					
EM124	042753	860	7137#					
EM127	043161	869	7161#					
EM130	043343	872	7182#					
EM131	043415	876	7191#					
EM132	045530	879	7420#					
EM133	045667	882	7438#					
EM134	046041	885	7458#					
EM135	046207	888	7477#					
EM14	035172	640	6590#					
EM140	043642	897	7218#					
EM141	044203	900	7260#					
EM142	044543	903	7302#					
EM143	045105	906	7345#					
EM15	035231	643	6597#					
EM150	046372	921	7499#					
EM55	035301	741	6604#					
EM56	035445	744	6623#					
EM57	035612	747	6642#					
EM60	035734	750	6658#					
EM61	036060	753	6674#					
EM62	036210	756	6691#					
EM63	036336	759	6708#					
EM64	036555	762	6734#					
EM65	036752	765	6757#					
EM66	037335	768	6802#					
EM67	037417	771	6812#					
EM70	037634	774	6838#					

MAINDEC-11-DEC 87
 DEK829.011

J02	004120	1121							
J00CNE	004342	1170							
J0ERR1	004272	1174	1184						
J0C1	004244	1176	1176						
J02	004264	1173	1168						
J0	000004	1143	1202						
J00CNE	004460	1203	1231						
J0ERR1	004432	1200	1224						
J0C1	004404	1213	1214	1221					
J02	004424	1221	1230						
K0	000005	1341							
K0D0NE	005320	1392	1410						
K0D2	005344	1412	1416						
K0D3	005362	1414	1417	1419					
K0ERR1	005250	1364	1396						
K0ERR2	005266	1379	1401						
K0ERR3	005304	1391	1406						
K0FLG	005246	1350*	1394	1399*	1404*	1409*	1411	1416	
K01	005046	1351	1352						
K02	005070	1353	1356	1357					
K03	005116	1366	1400						
K04	005142	1368	1370	1371					
K05	005170	1379	1405						
K06	005214	1381	1383	1384					
K0	000005	1244	1793						
K0D0NE	004754	1293	1313						
K0D2	004776	1315	1320						
K0D3	005012	1321	1324						
K0ERR1	004704	1266	1298						
K0ERR2	004722	1279	1303						
K0ERR3	004740	1292	1308						
K0FLG	004702	1253*	1296	1301*	1306*	1311*	1314	1320	
K01	004514	1254	1255						
K02	004540	1257	1259	1260					
K03	004562	1268	1302						
K04	004606	1270	1272	1273					
K05	004630	1281	1307						
K06	004654	1283	1285	1286					
K0	000011	1622							
K0C0N	006736	1631*	1651	1741*	1744*	1750*	1783		
K0C0NE	007050	1738	1789						
K0ERR	007020	1728	1782						
K0E0	007004	1717	1724	1775*	7922				
K0E1	007006	1776	7925						
K0E2	007010	1777	7927						
K0E3	007012	1778	7929						
K0E4	007014	1779	7931						
K0E5	007016	1780	7933						
K0FLG1	006740	1632*	1736*	1752*					
K0PTR	006742	1634*	1648	1714	1731*	1732	1754*		
K0R0	006770	1706*	1723	1768*	7922				
K0R1	006772	1708*	1769	7925					
K0R2	006774	1709*	1770	7927					
K0R3	006776	1710*	1771	7929					
K0R4	007000	1711*	1772	7931					

KIPDR7 =	172356	239												
KIPDR3 =	172300	230	3463	3578	3686	3798	3909	4020	4131	4245	4356	4468	4579	4691
KIPDR1 =	172302	231												
KIPDR2 =	172304	232												
KIPDR3 =	172306	233												
KIPDR4 =	172310	234												
KIPDR5 =	172312	235												
KIPDR6 =	172314	236												
KIPDR7 =	172316	237												
KSP =	000006	116												
KTMP10	005706	1509												
KTMP1E	006236	1602												
KTMP20	005710	1448	1510											
KTMP2E	006240	1541	1603											
KV =	000044	4337												
KV DONE	022506	4370	4381											
KV ERR	022446	4349	4372											
KV1	022430	4352	4359											
KV2	022436	4362												
KX =	000045	4397												
KX DONE	022706	4431	4447											
KX ERR	022646	4423	4437											
KX1	022610	4414	4422											
KX2	022640	4408	4429											
KY =	000012	1809												
KY1	007072	1811	1813											
KY2	007106	1814	1816											
KZ =	000046	4462												
KZ DONE	023106	4496	4512											
KZ ERR	023046	4488	4507											
KZ1	023010	4479	4487											
KZ2	023040	4473	4494											
K10	005420	1448												
K1E	005750	1541												
K20	005464	1459												
K2E	006014	1552												
K30	005524	1463	1470											
K3E	006054	1556	1563											
K40	005570	1476	1483											
K4E	006120	1569	1576											
K50	005630	1487	1494											
K5E	006160	1580	1587											
K60	005700	1493	1499	1506										
K6E	006230	1586	1592	1599										
K70	005712	1507	1512											
K7E	006242	1600	1605											
LF =	000012	96	5570	5576										
LKS =	177546	92												
LXVEC =	000100	199												
LOADRS =	177740	206	1027	1054	1169	2021	2085	2092	2101	2170	2173	2197	2254	2262
		2271	2341	2349	2358	2427	2435	2444	2515	2523	2532	2601	2609	2618
		2700	2708	2717	2799	2807	2916	2898	2906	2915	2997	3005	3014	3096
		3104	3113	3195	3203	3212	3294	3302	3311	3393	3401	3410	3518	3536
		3543	3630	3638	3647	3742	3750	3759	3853	3861	3870	3964	3972	3981
		4075	4083	4092	4186	4194	4203	4293	4311	4318	4376	4441	4506	4599
		4607	4619	4627	4739	4747	4759	4767	4890	4899	4900	4908	5022	5030

Code	Value	Value	Value	Value	Value	Value	Value	Value	Value	Value	Value	Value	Value	Value
MAPH0 =	170202	446*												
MAPH00 =	170202	382*	446											
MAPH01 =	170206	384*	448											
MAPH02 =	170212	386*	450											
MAPH03 =	170216	388*	452											
MAPH04 =	170222	390*	454											
MAPH05 =	170226	392*	456											
MAPH06 =	170232	394*	458											
MAPH07 =	170236	396*	460											
MAPH1 =	170206	448*												
MAPH10 =	170242	398*												
MAPH11 =	170246	400*												
MAPH12 =	170252	402*												
MAPH13 =	170256	404*												
MAPH14 =	170262	406*												
MAPH15 =	170266	408*												
MAPH16 =	170272	410*												
MAPH17 =	170276	412*												
MAPH2 =	170212	450*												
MAPH20 =	170302	414*												
MAPH21 =	170306	416*												
MAPH22 =	170312	418*												
MAINT =	177750	210*	1078	1121*	1122	1959	2061	2136	2221	2205	2292	2473	2565	2656
MAERR	007526	1949	2010*											
MAERR1	007550	2015	2020*											
MADONE	007612	2008	2030*											
MAB2	007712	2070*												
MABR15	007742	2080*	2109											
MABR4	010034	2077	2099*											
MABR3	010012	2082	2092*											
MABR2	007756	2084	2093	2095										
MABR1	007740	2079												
MABR0	007730	2058	2076*											
MABOON	010120	2058	2090	2095	2111*									
MAB	000015	2048												
MA	000014	1941												
LOOP	000064	983												
MANFL1	001066	1080*	1131*	1995*	4730*	4846*	4987*	5013*	5951	5971*	2365*	2413*	2451*	2501*
MANFL2	001102	2004*	2026*	2073*	2107*	2156*	2194*	2240*	2278*	2327*	2983*	3021*	3092*	3120*
		2539*	2507*	2625*	2686*	2724*	2785*	2823*	2894*	2922*	3654*	3729*	3766*	3839*
		3191*	3219*	3280*	3318*	3379*	3417*	3503*	3524*	3616*	3654*	3729*	3766*	3839*
		3977*	3950*	3988*	4061*	4099*	4172*	4210*	4565*	4590*	4704*	4971*	5977*	

NB9	024106	4758*	4769	4770															
NC	= 000051	4792*																	
NCDONE	024662	4847*	4872	4906	4913*														
NC1	024354	4831*	4838*																
NC10	024642	4897*	4908*																
NC2	024360	4840*	4880	4896															
NC3	024406	4893*	4850*																
NC4	024440	4856*	4863*																
NC5	024444	4855*																	
NC6	024472	4853*	4875*																
NC7	024516	4879*	4883*																
NC8	024562	4881*	4893*																
NC9	024606	4899*	4909	4911															
ND	= 000052	4933*																	
NDDONE	025366	4989*	5014	5048	5055*														
ND1	025054	4972*	4979*																
ND10	025346	5039*	5050*																
ND2	025050	4981*	5022	5028															
ND3	025106	4969*	4991*																
ND4	025144	4998*	5005*																
ND5	025150	5007*																	
ND6	025176	4995*	5017*																
ND7	025222	5021*	5025*																
ND8	025266	5023*	5035*																
ND9	025312	5041*	5051	5053															
NMDONE	015176	3182*	3201	3207	3222*														
NMERR0	014776	3149*	3184*																
NM1	014756	3155*	3171*																
NM2	014760	3177*																	
NOCNC	031230	5010*	6027*																
PARCNT	031106	5092*	5213	5988*															
PC	=%000007	119*	5092*	5213*	5318*	5321*	5331*	5335*	5340	5439*	5544*	5551*	5558*	5572*					
		5574*	5810	5844*	5891*	5995*	6022*	6129*	6147*	6159*	6165*	6183*	6228*	6236*					
PDMSG1	032634	6329*																	
PDMSG2	033012	6348*																	
PIRQ	= 177772	89*																	
PIRQVE	= 000240	201*																	
POWERM	032127	5809	6249*																
PRO	= 000000	122*																	
PR1	= 000040	123*																	
PR2	= 000100	124*																	
PR3	= 000140	125*																	
PR4	= 000200	126*																	
PR5	= 000240	127*																	
PR6	= 000300	128*																	
PR7	= 000340	129*																	
PS	= 177776	86*	87																
PSW	= 177776	87*	5912*																
PWRVEC	= 000024	194*	941*	942*	5778*	5779*	5788*	5794*	5806*	5807*									
RESMON	031130	996	6005*																
RESREG	= 104407	5762*	5843	6233															
RESVEC	= 000010	189*																	
RSET	= 104410	2111	2197	2281	2368	2454	2542	2629	2727	2826	2925	3024	3123	3222					
		3321	3420	3548	3657	3769	3880	3991	4102	4213	4323	4381	4447	4512					
		4632	4772	4913	5055	5177	5298	5764*	5892	6006	6029	6049							
RD	=%000000	101*	109	988*	992*	1021*	1023*	1027*	1031	1034*	1035	1052	1054	1060					

UNCLASSIFIED - 11-20-88
EX-111

NOV 27 1988 3:08 PM

UB	=	000055	000055		
UBER1		026204	026204	5149	5149
UBER2		026244	026244	5149	5149
UBTMP1		026200	026200		
UBTMP2		026202	026202		
UB1		026006	026006		
UB2		026032	026032		
UB3		026066	026066		
UB4		026106	026106		
UB5		026152	026152		
UB6		026172	026172		
UB7		026300	026300		
UB8		026316	026316		
UDPAR0	=	177660	177660		
UDPAR1	=	177662	177662		
UDPAR2	=	177664	177664		
UDPAR3	=	177666	177666		
UDPAR4	=	177670	177670		
UDPAR5	=	177672	177672		
UDPAR6	=	177674	177674		
UDPAR7	=	177676	177676		
UDPDR0	=	177620	177620		
UDPDR1	=	177622	177622		
UDPDR2	=	177624	177624		
UDPDR3	=	177626	177626		
UDPDR4	=	177630	177630		
UDPDR5	=	177632	177632		
UDPDR6	=	177634	177634		
UDPDR7	=	177636	177636		
UIPAR0	=	177640	177640		
UIPAR1	=	177642	177642		
UIPAR2	=	177644	177644		
UIPAR3	=	177646	177646		
UIPAR4	=	177650	177650		
UIPAR5	=	177652	177652		
UIPAR6	=	177654	177654		
UIPAR7	=	177656	177656		
UIPOR0	=	177600	177600		
UIPOR1	=	177602	177602		
UIPOR2	=	177604	177604		
UIPOR3	=	177606	177606		
UIPOR4	=	177610	177610		
UIPOR5	=	177612	177612		

MAINDEC-11-DEC-20-2000

015

SNWTS# 222222:

SJCNT 027554
 SOCTVL 030456
 SOMODE 027555
 SOVER 026720
 SPASS 001100
 SPWRAD 030342
 SPWRDN 030202
 SPWRMG 030336
 SPWRUP 030254
 SQUES 001312
 SRDCHR= ***** U
 SRDDEC= ***** U
 SRDLIN= ***** U
 SRDOCT= ***** U
 SREGAD 001160
 SREG0 001162
 SREG1 001164
 SREG10 001202
 SREG11 001204
 SREG12 001206
 SREG13 001210
 SREG14 001212
 SREG15 001214
 SREG16 001216
 SREG17 001220
 SREG2 001166
 SREG20 001222
 SREG21 001224
 SREG22 001226
 SREG23 001230
 SREG3 001170
 SREG4 001172
 SREG5 001174
 SREG6 001176
 SREG7 001200
 SRESRE 027154
 SRTNAD 026436
 SR2A = ***** U
 SSAVE 027116
 SSAVE6 030352
 SSCOPE 026460
 SSETUP= 000037
 SSTUP = 177777
 SSVLAD 026672
 SSVPC = 000204
 SSWR = 167400

5609	5638	5651	5613	5616	5627	5653	5658	5659	5660	5661	5662	5663	5664	5665	5666	5667	5668	5669	5670	5671	5672	5673	5674	5675	5676	5677	5678	5679	5680	5681	5682	5683	5684	5685	5686	5687	5688	5689	5690	5691	5692	5693	5694	5695	5696	5697	5698	5699	5700	5701	5702	5703	5704	5705	5706	5707	5708	5709	5710	5711	5712	5713	5714	5715	5716	5717	5718	5719	5720	5721	5722	5723	5724	5725	5726	5727	5728	5729	5730	5731	5732	5733	5734	5735	5736	5737	5738	5739	5740	5741	5742	5743	5744	5745	5746	5747	5748	5749	5750	5751	5752	5753	5754	5755	5756	5757	5758	5759	5760	5761	5762	5763	5764	5765	5766	5767	5768	5769	5770	5771	5772	5773	5774	5775	5776	5777	5778	5779	5780	5781	5782	5783	5784	5785	5786	5787	5788	5789	5790	5791	5792	5793	5794	5795	5796	5797	5798	5799	5800	5801	5802	5803	5804	5805	5806	5807	5808	5809	5810	5811	5812	5813	5814	5815	5816	5817	5818	5819	5820	5821	5822	5823	5824	5825	5826	5827	5828	5829	5830	5831	5832	5833	5834	5835	5836	5837	5838	5839	5840	5841	5842	5843	5844	5845	5846	5847	5848	5849	5850	5851	5852	5853	5854	5855	5856	5857	5858	5859	5860	5861	5862	5863	5864	5865	5866	5867	5868	5869	5870	5871	5872	5873	5874	5875	5876	5877	5878	5879	5880	5881	5882	5883	5884	5885	5886	5887	5888	5889	5890	5891	5892	5893	5894	5895	5896	5897	5898	5899	5900	5901	5902	5903	5904	5905	5906	5907	5908	5909	5910	5911	5912	5913	5914	5915	5916	5917	5918	5919	5920	5921	5922	5923	5924	5925	5926	5927	5928	5929	5930	5931	5932	5933	5934	5935	5936	5937	5938	5939	5940	5941	5942	5943	5944	5945	5946	5947	5948	5949	5950	5951	5952	5953	5954	5955	5956	5957	5958	5959	5960	5961	5962	5963	5964	5965	5966	5967	5968	5969	5970	5971	5972	5973	5974	5975	5976	5977	5978	5979	5980	5981	5982	5983	5984	5985	5986	5987	5988	5989	5990	5991	5992	5993	5994	5995	5996	5997	5998	5999	6000
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

REFERENCE TABLE -- USER SYMBOLS

STK8	001146	4651*	4791*	4932*	5080*	5201*	5315*	5391*	5398*	5401*	5410*	5461*	5517*	
STKS	001144	531*	998*	6005*	6027*									
STMP0	001232	560*	1018*	1110*	1160*	1206*	1249*	1345*	1442*	1535*	1626*	1837*	1945*	2052*
		2129*	2213*	2297*	2384*	2470*	2558*	2648*	2747*	2846*	2945*	3044*	3143*	3242*
		3341*	3443*	3567*	3676*	3788*	3899*	4010*	4121*	4234*	4341*	4401*	4466*	4539*
		4656*	4796*	4937*	5085*	5206*	7410	7862	7865	7868	7871	7884	7887	7890
		7893	7908	7911	7914	7922	7936	7939	7944	7948	7951	7957	7960	7969
		7973	7978											
STMP1	001234	561*	1050*	1176*	1864*	1890*	2021*	2669*	2769*	2867*	2966*	3065*	3164*	3263*
		3362*	4417*	4482*	5860*	5876*	5898*	7862	7865	7869	7871	7944	7979	
STMP10	001252	568*	1452*	1545*	7908	7914								
STMP11	001254	569*	1453*	1546*										
STMP12	001256	570*	1456*	1549*	7911	7917								
STMP13	001260	571*	1457*	1550*										
STMP14	001262	572*												
STMP15	001264	573*												
STMP16	001266	574*												
STMP17	001270	575*												
STMP2	001236	562*	1127*	1135*	1177*	1225*	1299*	1304*	1309*	1397*	1402*	1407*	1466*	1490*
		1501*	1559*	1583*	1594*	1783*	1863*	1879*	1911*	1992*	2001*	2022*	2071*	2085*
		2099*	2153*	2170*	2185*	2237*	2254*	2269*	2324*	2341*	2356*	2410*	2427*	2442*
		2498*	2515*	2530*	2584*	2601*	2616*	2668*	2683*	2700*	2715*	2767*	2782*	2799*
		2814*	2866*	2881*	2898*	2913*	2965*	2980*	2997*	3012*	3064*	3079*	3096*	3111*
		3163*	3178*	3195*	3210*	3262*	3277*	3294*	3309*	3361*	3376*	3393*	3408*	3501*
		3516*	3536*	3613*	3630*	3645*	3725*	3742*	3757*	3836*	3853*	3868*	3947*	3964*
		3979*	4058*	4075*	4090*	4169*	4196*	4201*	4279*	4291*	4311*	4373*	4416*	4438*
		4481*	4503*	4564*	4588*	4603*	4619*	4702*	4728*	4743*	4759*	4844*	4869*	4894*
		4900*	4985*	5011*	5026*	5042*	5114*	5135*	5235*	5256*	5861*	5877*	7410	7852
		7884	7887	7890	7892	7908	7911	7914	7922	7936	7939	7948	7951	7957
		7960	7969	7973	7978									
STMP20	001272	576*												
STMP21	001274	577*												
STMP22	001276	578*												
STMP23	001300	579*												
STMP3	001240	563*	1052*	1129*	1178*	1226*	1467*	1479*	1491*	1502*	1560*	1572*	1594*	1595*
		1912*	1993*	2002*	2023*	2086*	2101*	2171*	2187*	2255*	2271*	2342*	2358*	2428*
		2444*	2516*	2532*	2602*	2618*	2701*	2717*	2800*	2816*	2899*	2915*	2998*	3014*
		3097*	3113*	3196*	3212*	3295*	3311*	3394*	3410*	3518*	3537*	3631*	3647*	3743*
		3759*	3854*	3870*	3965*	3981*	4076*	4092*	4187*	4203*	4279*	4293*	4312*	4375*
		4440*	4505*	4604*	4620*	4744*	4760*	4885*	4901*	5027*	5043*	5115*	5136*	5236*
		5257*	5862*	5878*	7410	7865	7871	7884	7890	7893	7908	7911	7917	7939
		7944	7951	7960	7969	7973	7978							
STMP4	001242	564*	1053*	1227*	1913*	2020*	2087*	2102*	2172*	2188*	2256*	2272*	2343*	2359*
		2429*	2445*	2517*	2533*	2603*	2619*	2702*	2718*	2801*	2817*	2900*	2916*	2999*
		3015*	3098*	3114*	3197*	3213*	3296*	3312*	3395*	3411*	3519*	3539*	3632*	3648*

J15

MAINDEC-11-DE-81-8
DEC808.P11

POP 11 TO NAME DIAGNOSTIC PART :
JCS5 REFERENCE TABLE -- USER SYMBOLS

MAC11: 27 732) 30-DEC-78 11:49 PAGE 178

5576 572: 5790 5814 5838 7408 7558 7582

AOC	6223															
AOB	1334	1451	1455	1544	1548	1656	1660	1731	1848	1850	2006	3474	3475	3527	3589	
	3593	3597	3698	3809	3810	3920	3921	4031	4032	4142	4143	4596	4577	4578	4735	
	4817	4818	4877	4958	4959	5014	5174	5235	5333	5605	5615	5697	5853	5837	6130	
	6216	6222	6229													
ASH	3470	3585	3693	3805	3916	4027	4138	4573	4813	4954	6096					
ASHC	1718	6209	6220													
ASL	1653	1657	5735	5993	6068	6209										
ASL R	5569															
ASL R B	3345															
AUC	1654	1658	5693	5994												
EECD	970	1120	1124	1174	1181	1184	1321	1417	1499	1592	1727	1733	1740	1811	1914	
	1909	1977	1959	1999	2092	2167	2251	2338	2424	2512	2598	2697	2796	2895	2994	
	3093	3192	3291	3390	3508	3512	3533	3627	3739	3950	3961	4072	4183	4288	4308	
	4600	4616	4740	4756	4991	4997	5023	5039	5153	5164	5173	5274	5295	5294	5329	
	5333	5377	5381	5383	5387	5396	5428	5431	5446	5449	5536	5571	5632	5840	5871	
	5991	6099	6105	6178	6204	6206										
BCE	5399															
BCT	5320	5639	5701	5839												
BHI	5385															
BIC	1218	1449	1471	1495	1542	1564	1588	1705	1707	1719	1846	5317	5379	5629	5852	
	6008															
BIS	1301	1306	1311	1399	1404	1409	4348	4422	4487	5634	5635	5695	5696	6071		
BISB	999	6028														
BIT	1044	1416	1462	1475	1486	1498	1555	1568	1579	1591	1860	1876	1908	1972	2014	
	2665	2764	2863	2962	3061	3160	3259	3358	4283	4413	4478	5093	5214	5362	5376	
	5386	5393	5430	5437	5445	5870	5990	6045	6205							
BITa	5559															
BLOS	1036															
BLT	5550	5640	5684	5700												
BMI	5691															
BNE	932	956	968	984	1045	1049	1055	1061	1067	1073	1079	1085	1172	1220	1266	
	1279	1292	1315	1364	1378	1391	1412	1463	1476	1487	1556	1569	1580	1961	1877	
	2007	2015	2077	2093	2095	2160	2179	2181	2244	2263	2265	2331	2350	2352	2417	
	2436	2438	2505	2524	2526	2591	2610	2612	2666	2690	2709	2711	2765	2789	2808	
	2810	2864	2888	2907	2909	2963	2987	3006	3008	3062	3086	3105	3107	3161	3185	
	3204	3206	3260	3284	3303	3305	3359	3383	3402	3404	3544	3546	3620	3639	3641	
	3732	3751	3753	3843	3862	3864	3954	3973	3975	4065	4084	4086	4176	4195	4197	
	4284	4319	4321	4414	4479	4598	4628	4630	4738	4768	4770	4879	4909	4911	5021	
	5051	5053	5094	5156	5167	5215	5277	5288	5363	5394	5438	5453	5530	5538	5546	
	5560	5567	5630	5689	5798	5929	5931	5938	5945	5952	5959	6010	6021	6046	6090	
	6112	6116	6121	6127	6137	6144	6150	6157	6163							
BPL	1737	5443	5524	5564	5628	5675	5705									
BR	958	972	1058	1064	1070	1076	1082	1088	1132	1223	1230	1302	1307	1400	1405	
	1414	1493	1507	1586	1600	1652	1664	1679	1683	1687	1691	1695	1699	1917	2008	
	2028	2074	2090	2096	2109	2138	2157	2176	2182	2196	2223	2241	2260	2266	2280	
	2307	2328	2347	2353	2367	2394	2414	2433	2439	2453	2482	2502	2521	2527	2541	
	2568	2588	2607	2613	2627	2687	2706	2712	2726	2786	2805	2811	2825	2885	2904	
	2910	2924	2984	3003	3009	3023	3083	3102	3108	3122	3182	3201	3207	3221	3281	
	3300	3306	3320	3380	3399	3405	3419	3504	3525	3541	3600	3617	3636	3642	3656	
	3709	3729	3748	3754	3768	3821	3840	3859	3865	3879	3932	3951	3970	3976	3990	
	4043	4062	4081	4087	4101	4154	4173	4192	4198	4212	4281	4300	4316	4352	4370	
	4431	4496	4551	4567	4575	4591	4625	4689	4705	4715	4731	4765	4831	4847	4856	
	4872	4906	4972	4988	4998	5014	5048	5140	5261	5365	5371	5374	5389	5392	5526	
	5543	5553	5562	5569	5606	5621	5642	5686	5703	5790	5814	5854	5935	5942	5949	
	5956	6119	6124	6134	6142	6148	6154	6160	6169	6179						

1031
1465
1857
2404
3157
3719
4374
4896
5387
5823
6449
6766
6934
7122
7281

1051
1497
1871
2423
3191
3738
4409
4981
5328
5823
6504
6775
6943
7137
7289

1119
1553
1873
2443
3211
3758
4410
5007
5320
5563
6259
6604
6783
6959
7145
7303

1123
1554
2024
2494
3255
3849
4439
5038
5337
5690
6269
6611
6789
6967
7161
7311

1259
1566
2081
2511
3256
3869
4474
5069
5344
5704
6289
6623
6812
6976
7167
7318

1272
1567
2100
2531
3290
3960
4475
5095
5395
5951
6115
6302
6630
6821
6992
7191
7323

1285
1578
2147
2578
3310
3980
4504
5042
5442
5958
6328
6642
6838
7012
7200
7332

1320
1590
2166
2597
3354
3980
4560
5091
5531
6177
6335
6658
6846
7030
7219
7346

1356
1643
2186
2617
3355
3989
4584
5091
5531
6203
6338
6674
6854
7047
7227
7354

1370
1645
2232
2661
3389
3989
4584
5091
5531
6203
6348
6691
6869
7054
7234
7361

1460
1659
2270
2696
3058
3532
4275
4724
5561
6331
6374
6717
6885
7073
7247
7374

1461
1810
2317
2716
3092
3609
4292
4755
5588
6387
6734
6900
7097
7261
7420

1473
1813
2337
2760
3112
3626
4207
4840
5698
6399
6743
6908
7105
7269
7438

1474
1853
2357
2761
3156
3646
4362
4865
5733
6413
6757
6926
7113
7276
7443

1226
1522
2072
2502
3266
3854
4437
5034
5333
5686
6266
6608
6786
6964
7158
7310

1249
1547
2097
2527
3291
3879
4462
5059
5358
5711
6291
6633
6821
6999
7193
7325

1262
1560
2114
2544
3308
3896
4479
5076
5375
5728
6308
6650
6838
7022
7216
7348

1263
1561
2115
2545
3309
3897
4480
5077
5376
5729
6309
6651
6839
7023
7217
7349

1264
1562
2116
2546
3310
3898
4481
5078
5377
5730
6310
6652
6840
7024
7218
7350

1274
1572
2124
2554
3318
3906
4489
5086
5385
5738
6318
6660
6848
7032
7226
7358

1275
1573
2125
2555
3319
3907
4490
5087
5386
5739
6319
6661
6849
7033
7227
7359

1276
1574
2126
2556
3320
3908
4491
5088
5387
5740
6320
6662
6850
7034
7228
7360

1277
1575
2127
2557
3321
3909
4492
5089
5388
5741
6321
6663
6851
7035
7229
7361

1287
1585
2136
2566
3330
3918
4501
5100
5400
5753
6330
6672
6860
7044
7238
7370

1288
1586
2137
2567
3331
3919
4502
5101
5401
5754
6331
6673
6861
7045
7239
7371

1289
1587
2138
2568
3332
3920
4503
5102
5402
5755
6332
6674
6862
7046
7240
7372

1289
1587
2138
2568
3332
3920
4503
5102
5402
5755
6333
6675
6863
7047
7241
7373

1289
1587
2138
2568
3332
3920
4503
5102
5402
5756
6334
6676
6864
7048
7242
7374

7720	7721	7722	7723	7724	7725	7726	7727	7728	7729	7730	7731	7732	7733	7734	7735	7736	7737	7738	7739	7740	7741	7742	7743	7744	7745	7746	7747	7748	7749	7750	7751	7752	7753	7754	7755	7756	7757	7758	7759	7760	7761	7762	7763	7764	7765	7766	7767	7768	7769	7770	7771	7772	7773	7774	7775	7776	7777	7778	7779	7780	7781	7782	7783	7784	7785	7786	7787	7788	7789	7790	7791	7792	7793	7794	7795	7796	7797	7798	7799	7800	7801	7802	7803	7804	7805	7806	7807	7808	7809	7810	7811	7812	7813	7814	7815	7816	7817	7818	7819	7820	7821	7822	7823	7824	7825	7826	7827	7828	7829	7830	7831	7832	7833	7834	7835	7836	7837	7838	7839	7840	7841	7842	7843	7844	7845	7846	7847	7848	7849	7850	7851	7852	7853	7854	7855	7856	7857	7858	7859	7860	7861	7862	7863	7864	7865	7866	7867	7868	7869	7870	7871	7872	7873	7874	7875	7876	7877	7878	7879	7880	7881	7882	7883	7884	7885	7886	7887	7888	7889	7890	7891	7892	7893	7894	7895	7896	7897	7898	7899	7900	7901	7902	7903	7904	7905	7906	7907	7908	7909	7910	7911	7912	7913	7914	7915	7916	7917	7918	7919	7920	7921	7922	7923	7924	7925	7926	7927	7928	7929	7930	7931	7932	7933	7934	7935	7936	7937	7938	7939	7940	7941	7942	7943	7944	7945	7946	7947	7948	7949	7950	7951	7952	7953	7954	7955	7956	7957	7958	7959	7960	7961	7962	7963	7964	7965	7966	7967	7968	7969	7970	7971	7972	7973	7974	7975	7976	7977	7978	7979	7980	7981	7982	7983	7984	7985	7986	7987	7988	7989	7990	7991	7992	7993	7994	7995	7996	7997	7998	7999	8000
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

5770	5771	5772	5773	5774	5775	5776	5777	5778	5779	5780	5781	5782	5783	5784	5785	5786	5787	5788	5789	5790	5791	5792	5793	5794	5795	5796	5797	5798	5799	5800	5801	5802	5803	5804	5805	5806	5807	5808	5809	5810	5811	5812	5813	5814	5815	5816	5817	5818	5819	5820	5821	5822	5823	5824	5825	5826	5827	5828	5829	5830	5831	5832	5833	5834	5835	5836	5837	5838	5839	5840	5841	5842	5843	5844	5845	5846	5847	5848	5849	5850	5851	5852	5853	5854	5855	5856	5857	5858	5859	5860	5861	5862	5863	5864	5865	5866	5867	5868	5869	5870	5871	5872	5873	5874	5875	5876	5877	5878	5879	5880	5881	5882	5883	5884	5885	5886	5887	5888	5889	5890	5891	5892	5893	5894	5895	5896	5897	5898	5899	5900	5901	5902	5903	5904	5905	5906	5907	5908	5909	5910	5911	5912	5913	5914	5915	5916	5917	5918	5919	5920	5921	5922	5923	5924	5925	5926	5927	5928	5929	5930	5931	5932	5933	5934	5935	5936	5937	5938	5939	5940	5941	5942	5943	5944	5945	5946	5947	5948	5949	5950	5951	5952	5953	5954	5955	5956	5957	5958	5959	5960	5961	5962	5963	5964	5965	5966	5967	5968	5969	5970	5971	5972	5973	5974	5975	5976	5977	5978	5979	5980	5981	5982	5983	5984	5985	5986	5987	5988	5989	5990	5991	5992	5993	5994	5995	5996	5997	5998	5999	6000
------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------	------

Spooler runtime 30 Seconds, 185 KCS, 157 disk reads, 0 disk writes, 202 pages

