

RP04/5/6

DISKLESS CONTROLLER 2
CZRJHB0

AH-9215B-MC

JAN 1978

COPYRIGHT © 74-77

digital

FICHE 1 OF 2

MADE IN USA

This image shows a microfiche card with a grid of 14 columns and 16 rows of frames. Each frame contains a small, illegible image of a document page, likely a technical manual or specification sheet. The text within the frames is too small to be read, but the layout suggests a structured document with multiple pages of information.

RP04/5/6

DISKLESS CONTROLLER 2
CZRJHB0

AH-9215B-MC

COPYRIGHT © 74-77

FICHE 2 OF 2

JAN 1978

digital

MADE IN USA

- 1. ABSTRACT
- 2. REQUIREMENTS
 - 2.1 EQUIPMENT
 - 2.2 STORAGE
 - 2.3 PRELIMINARY PROGRAMS
- 3. LOADING PROCEDURE
 - 3.1 METHOD
- 4. STARTING PROCEDURE
 - 4.1 CONTROL SWITCH SETTINGS
 - 4.2 STARTING ADDRESS OR ADDRESSES
 - 4.3 PROGRAM AND/OR OPERATOR ACTION
- 5. OPERATING PROCEDURE
 - 5.1 OPERATIONAL SWITCH SETTINGS
 - 5.2 SUB-ROUTINE ABSTRACTS
- 6. ERRORS
 - 6.1 'FATAL' ERRORS
- 7. RESTRICTIONS
- 8. MISCELLANEOUS
 - 8.1 EXECUTION TIME
 - 8.2 STACK POINTER
 - 8.3 OPERATOR SELECTABLE SCOPE LOOPS
 - 8.4 PROGRAM REVISION HISTORY
- 9. PROGRAM DESCRIPTION

104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159

1.0 ABSTRACT

THIS DIAGNOSTIC TESTS THE RH11 AND DCL OF AN RPO4/5/6 SUBSYSTEM. IT DOES NOT USE THE DISK SURFACE OR ANY SIGNALS FROM THE MDLI. IT REQUIRES THAT THE DCL CABLE BE PLUGGED INTO THE MDLI OR BE APPROPRIATELY TERMINATED. IF THE DISK IS POWERED UP, IT IS REQUIRED TO GET THE DISK TO THE "HEADS UNLOADED" POSITION. AFTER A SUCCESSFUL RUN (WITH NO ERRORS) OF THIS DIAGNOSTIC IT CAN BE ASSERTED THAT, "THAT PART OF THE DCL THAT HANDLES DATA OR DATA ASSOCIATED LOGIC IS WORKING PROPERLY". THIS IMPLIES THAT, THAT PART OF THE LOGIC WHICH HANDLES MECHANICAL COMMANDS OR ITS ASSOCIATED LOGIC IS NOT TESTED IN THIS DIAGNOSTIC. ALL DATA COMMANDS USE THE MAINTENANCE REGISTER IN THE WRAPAROUND MODE.

THE DIAGNOSTIC DOES NOT DO ANY TESTING OF THE RH70 CONTROLLER WHEN IT IS USED TO TEST RPO4/5/6 DISK DRIVES CONNECTED TO THAT TYPE OF CONTROLLER. IT IS ASSUMED THAT THE RH70 SPECIFIC CONTROLLER DIAGNOSTICS HAVE BEEN SUCCESSFULLY RUN TO COMPLETION BEFORE THIS PROGRAM IS RUN.

2.0 REQUIREMENTS

2.1 EQUIPMENT

PDP-11 COMPUTER WITH CONSOLE TELETYPE, AND AN RPO4/5/6 DISK SYSTEM. THE RPO4/5/6 DISK SYSTEM WILL CONSIST OF AN RH11/RH70 CONTROLLER, AND DISK CONTROL LOGIC (DCL). THE CABLE FROM THE DCL CAN BE CONNECTED TO THE MDLI, BUT IF NOT THAT CABLE MUST BE PROPERLY TERMINATED.

2.2 STORAGE

THIS PROGRAM REQUIRES 16K WORDS OF MEMORY.

2.3 PRELIMINARY PROGRAMS

THIS PROGRAM ASSUMES THAT MAINDEC-11-DZRJG- (LATEST REV) HAS BEEN RUN WITHOUT ERRORS

3.0 LOADING PROCEDURE

USE STANDARD PROCEDURE FOR LOADING .APS TAPES

4.0 STARTING PROCEDURE

SWITCH 12 MUST BE SET WHEN THIS PROGRAM IS TO BE RUN USING AN RH70 CONTROLLER. IT CAN BE SET AT THE FRONT PANEL, OR IN THE SOFTWARE SWITCH REGISTER IF THE OPERATOR SO DESIRES. SEE PARAGRAPH 5.1 FOR A DESCRIPTION OF SOFTWARE SWITCH REGISTER OPERATION.

4.1 CONTROL SWITCH SETTINGS

SEE SECTION 5.1

160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215

4.2 STARTING ADDRESS

START AT ADDRESS 200---FOR NORMAL RUN
START AT ADDRESS 204---TO SELECT NON-DEFAULT PARAMETERS
START AT ADDRESS 210---FOR UNIT SELECTION

200 START

ALL SWITCHES MUST BE DOWN FOR WORST CASE RUN. WITH THIS STARTING ADDRESS ALL THE RP04/5/6'S ON THE SYSTEM WILL BE TESTED ONE AT A TIME BEFORE "END PASS" IS PRINTED OUT. TESTING WILL START WITH THE LOWEST UNIT NUMBER DRIVE THAT IS POWERED UP (THAT IS THE LOWEST UNIT NUMBER RHAS REGISTER THAT RESPONDS) THEN GO ON TO THE NEXT HIGHER UNIT NUMBER THAT IS POWERED UP.

204 RESTART

SAME AS 200 START WITH FOLLOWING EXCEPTIONS: PROGRAM WILL QUERY OPERATOR FOR THE CORRECT CSR AND VECTOR ADDRESS OF THE RHXX CONTROLLER. WHEN THIS ACTION HAS BEEN COMPLETED, THE PROGRAM WILL AUTOMATICALLY RESTART FROM ADDRESS 200, WITH THE SAME CONVENTIONS AS DESCRIBED FOR A 200 START.

210 START

ALL SWITCHES MUST BE DOWN FOR WORST CASE RUN. WITH THIS STARTING ADDRESS THE CONSOLE TELETYPE WILL ASK FOR THE UNIT NUMBER TO BE TESTED. THEN ONLY THAT UNIT WILL BE TESTED FOR EACH PASS OF THE PROGRAM.

4.3 PROGRAM AND/OR OPERATOR ACTION

1. LOAD THE PROGRAM INTO MEMORY.
2. SET STARTING ADDRESS ON THE SWITCH REGISTER
3. PRESS "LOAD ADDRESS".
4. SET "OPERATIONAL SWITCH SETTINGS" (SEE SECTION 5.1) WORST CASE IS ALL SWITCHES DOWN.
5. PRESS "START".
6. FOR THE FIRST PASS EACH TEST WILL BE EXECUTED ONCE ON THE DRIVES PRESENT OR DRIVE SELECTED BEFORE "END PASS" IS PRINTED. THE FIRST PASS WILL REQUIRE OPERATOR INTERVENTION IF THE PROGRAM IS NOT RUN UNDER AN "ACT-11" MONITOR. THE SECOND AND SUBSEQUENT PASSES WILL EXECUTE EACH TEST FOUR TIMES ON EACH DRIVES PRESENT OR DRIVE SELECTED BEFORE "END PASS" IS PRINTED. THE SECOND AND SUBSEQUENT PASSED DO NOT NEED ANY OPERATOR INTERVENTION.

5.0 OPERATING PROCEDURE

5.1 OPERATIONAL SWITCH SETTINGS

IF THE PROGRAM IS BEING RUN ON A SWITCHLESS PROCESSOR (I.E. AN 11/34) THE PROGRAM WILL DETERMINE THAT THE HARDWARE SWITCH

216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271

REGISTER IS NOT PRESENT AND WILL USE AN 'SOFTWARE' SWITCH REGISTER. THE SETTINGS OF THE 'SOFTWARE' SWITCHES ARE CONTROLLED THROUGH A KEYBOARD ROUTINE WHICH IS CALLED BY TYPING A 'CONTROL G'. THE PROGRAM WILL RECOGNIZE THE 'CONTROL G' AT ANY TIME EXCEPT WHEN THE PROGRAM IS AT A HIGHER PRIORITY PROCESSING AN RPO4/5/6 INTERRUPT. THE 'SOFTWARE' SWITCH VALUES ARE ENTERED AS AN OCTAL NUMBER IN RESPONSE TO THE PROMPT FROM THE SWITCH ENTRY ROUTINE:

'SWR = NNNNNN NEW ='

EACH TIME SWITCH SETTINGS ARE ENTERED, THE ENTIRE SWITCH REGISTER IMAGE MUST BE ENTERED. LEADING ZEROS ARE NOT REQUIRED. 'RUBOUT' AND 'CONTROL U' FUNCTIONS MAY BE USED TO CORRECT TYPING ERRORS DURING SWITCH ENTRY

ON PROCESSORS WITH HARDWARE SWITCH REGISTER, THE 'SOFTWARE' SWITCH REGISTER MAY BE USED. IF THE PROGRAM FINDS ALL 16 SWITCHES IN THE 'UP' POSITION, ALL SWITCH REGISTER REFERENCES WILL BE TO THE 'SOFTWARE' REGISTER AND THE PROCEDURES DESCRIBED ABOVE MUST BE FOLLOWED.

SWITCH DEFINITIONS ARE GIVEN IN SECTION 9 "OPERATIONAL SWITCH SETTINGS" HOWEVER THE DETAIL DESCRIPTIONS ARE GIVEN HERE.

SWITCH 15 - HALT ON ERROR
WHEN THIS SWITCH IS SET, IF THE PROGRAM FINDS AN ERROR THEN THE APPROPRIATE INFORMATION WILL BE PRINTED OUT AND THEN THE PROGRAM WILL HALT. AFTER THIS HALT, PRESSING "CONTINUE" WILL CONTINUE WITH THE PROGRAM TILL THE NEXT ERROR IS FOUND WHEN THE SAME THING WILL HAPPEN.

SWITCH 14 - LOOP ON TEST
WHEN THIS SWITCH IS SET THE PROGRAM WILL BEGIN TO LOOP ON THE CURRENT TEST BEING EXECUTED. FOR EXAMPLE IF THIS SWITCH IS SET WHEN THE PROGRAM IS IN TEST 10 THEN THE PROGRAM WILL KEEP EXECUTING ALL OF TEST 10 REPEATEDLY. ONE WAY TO BE SURE THAT THE PROGRAM IS IN THE EXPECTED TEST IS TO SET THIS SWITCH DURING AN ERROR PRINTOUT OR DURING A PROGRAM HALT.

SWITCH 13 - INHIBIT ERROR TYPEOUTS
WHEN THIS SWITCH IS SET FURTHER ERROR PRINTOUTS WILL CEASE, HOWEVER OPERATOR INSTRUCTIONS SUCH AS "STOP DRIVE X" WILL CONTINUE. AT THE END OF PASS "TOTAL NUMBER OF ERRORS ON THIS PASS ON DRIVE X" WILL BE TRUE. THAT IS, ALTHOUGH PRINTOUTS WERE INHIBITED IF THAT PASS FOUND 6 ERRORS, IT WILL SAY SO.

SWITCH 12 - RH70 CONTROLLER SELECT
THIS SWITCH MUST BE SET AT THE START OF THE PROGRAM WHEN THE DISK DRIVES TO BE TESTED ARE CONNECTED TO AN RH70 CONTROLLER. IT MUST NOT BE SET WHEN DISK DRIVES TO BE TESTED

272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327

ARE CONNECTED TO AN RH11 CONTROLLER.

SWITCH 11 - INHIBIT ITERATIONS
WHEN THIS SWITCH IS SET THE PROGRAM ON SECOND PASS WILL NOT REPEAT EACH TEST FOUR TIMES BUT WILL DO EACH TEST ONCE ONLY.

SWITCH 10 - BELL ON ERROR
WHEN THIS SWITCH IS SET, IF THE PROGRAM FINDS AN ERROR THE "BELL" OR "ALARM" WILL BE SOUNDED. THIS SWITCH IS USEFUL WHEN SWITCH 11 IS SET YET INFORMATION IS NEEDED WHEN ANY ERROR IS DETECTED. TAKE THE EXAMPLE OF A PROGRAM LOOPING ON A TEST WITH SWITCH 11 SET TO HELP SCOPING. THEN IF THIS SWITCH IS SET AND THE BELL OR ALARM SOUNDS IT MEANS THAT THE ERROR IS PRESENT BUT IF THE BELL OR ALARM STOPS IT MEANS THAT THE ERROR IS NOT PRESENT.

SWITCH 9 - LOOP ON ERROR
WHEN THIS SWITCH IS SET, IF THE PROGRAM FINDS AN ERROR THEN GENERALLY THE PROGRAM WILL LOOP BACK TO THE LAST EXECUTED "SCOPE" STATEMENT. IF ON THE SECOND TIME THROUGH AN ERROR IS FOUND IT WILL AGAIN LOOP BACK TO THAT "SCOPE" STATEMENT. THIS LOOPING WILL CONTINUE AS LONG AS THE ERROR IS PRESENT AND THIS SWITCH IS SET. HOWEVER IF THE ERROR IS NOT PRESENT AT ANY TIME THEN IT WILL CONTINUE NORMALLY WITH THE PROGRAM. EACH TIME THE ERROR IS ENCOUNTERED PRINTOUT WILL TAKE PLACE UNLESS SWITCH 11 IS ALSO SET. DURING BEGUG, USING A SCOPE, IT IS RECOMMENDED THAT SWITCH 11 IS ALSO SET.

NOTE: ALSO SEE SECTION 8.3

SWITCH 8 - LOOP ON TEST IN SWR <7:0>
THIS IS A SPECIAL SWITCH. WHEN SET SWITCHES 0 THRU 7 HAVE ONE MEANING AND WHEN RESET SWITCHES 0 THRU 7 HAVE ANOTHER MEANING. THIS MEANS THAT ANY SETTING OF SWITCH 0 THRU 7 MUST BE DONE WITH SWITCH 8 IN THE APPROPRIATE POSITION. WHEN THIS SWITCH IS SET THEN SWITCHES 0 THRU 7 GIVE THE TEST NUMBER TO BE LOOPED ON. FOR EXAMPLE WITH SWITCH 8 SET AND SWITCH 3 SET THE PROGRAM WILL LOOP ON TEST 10. HOWEVER THIS SETTING MUST BE DONE AT THE BEGINNING OF THE PROGRAM THEN ALL THE TESTS FROM 1 TO 10 WILL BE EXECUTED AND THEN TEST 10 WILL BE REPEATED OVER AND OVER AGAIN. WHEN THIS SWITCH IS NOT SET THEN SWITCHES 0 THRU 7 HAVE THE MEANING ITS NAME INDICATES. FOR EXAMPLE SWITCH 7 IS "STOP FURTHER COMPARES: THAT IS IF SWITCH 8 IS NOT SET AND SWITCH 7 IS SET THEN WHEN A DATA ERROR IS DETECTED NO FURTHER COMPARES WILL BE DONE. FOR EXAMPLE IN A 256 WORD BUFFER IF ALL THE WORDS ARE IN ERROR THEN AFTER SEEING THE PRINTOUT FOR THE FIRST FEW WORDS SETTING SWITCH 7 ONLY WILL STOP FURTHER PRINTOUTS OF THIS ERROR AND GO ON WITH THE TEST RATHER THAN PRINT ALL THE 256 WORDS. HOWEVER IF THIS WAS DONE WITH SWITCH 11

328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382

THEN THE NEXT ERROR THAT THE PROGRAM DETECTS IN A SUB-SEQUENT TEST WILL ALSO BE LOST. BUT WITH SWITCH 7, ONLY THIS GROUP OF DATA ERRORS ARE NOT PRINTED OUT. ANOTHER EXAMPLE OF SWITCH 8 BEING LOW IS WITH SWITCH 6, WHICH IS "ECC TEST-COMPARE END RESULT ONLY". THAT IS IF SWITCH 8 IS NOT SET AND SWITCH 6 IS SET THEN ON ECC TESTS (TEST 120 THRU TEST 134) INSTEAD OF COMPARING CONTENTS OF THE POSITION REGISTER AND PATTERN REGISTER AFTER EVERY CLOCK, COMPARES WILL ONLY BE DONE AT THE END OF ALL THE CLOCKS.

NOTE: ALSO SEE SECTION 8.3

SWITCH 7 - STOP FURTHER COMPARES IF SW08 IS LOW. IF SWITCH 8 IS SET AND THIS SWITCH IS ALSO SET THEN THIS SWITCH GIVES THE TEST NUMBER TO BE LOOPED ON AS INDICATED IN THE DESCRIPTION OF SWITCH 8. IF SWITCH 8 IS NOT SET AND THIS SWITCH IS SET THEN THE PROGRAM WILL DO AS THE NAME INDICATES. FOR EXAMPLE IN A 256 WORD BUFFER IF ALL THE WORDS ARE IN ERROR THEN AFTER SEEING THE ERROR PRINTOUTS FOR THE FIRST FEW WORDS THEN SETTING SWITCH 7 WITH SWITCH 8 NOT SET WILL STOP THE PRINTOUT OF ALL 256 WORDS BUT WILL NOT STOP THE PRINTOUT OF ANOTHER ERROR IN ANY SUBSEQUENT TEST. IT IS EXPECTED THAT SWITCH 7 AFTER BEING SET FOR A WHILE TO STOP PRINTING ALL THE 256 WORDS WILL BE RESET AGAIN TO ENABLE THE PRINTING OF OTHER DATA ERRORS.

SWITCH 6 - ECC TEST-COMPARE END RESULTS ONLY IF SW08 IS LOW IF SWITCH 8 IS SET AND THIS SWITCH IS ALSO SET THEN THIS SWITCH GIVES THE TEST NUMBER TO BE LOOPED ON AS INDICATED IN THE DESCRIPTION OF SWITCH 8. IF SWITCH 8 IS NOT SET AND THIS SWITCH IS SET THEN ON ECC TESTS (TEST 120 THRU TEST 134) INSTEAD OF COMPARING CONTENTS OF THE POSITION AND PATTERN REGISTERS AFTER EVERY CLOCKS, COMPARES WILL BE DONE ONLY AT THE END OF ALL THE CLOCKS.

5.2 SUB-ROUTINE ABSTRACTS

SEE SECTION 9 "SUBROUTINES"

6.0 ERRORS

ERROR PRINTOUTS CONTAIN THE ERROR ADDRESS AND OTHER PERTINENT INFORMATION CONCERNING THE PARTICULAR FAILURE. THIS INFORMATION MAY BE THE CONTENTS OF RELEVANT RP04 REGISTERS OR GOOD/RECEIVED DATA. IF THE ERROR OCCURRED IN A SUBROUTINE, THE ADDRESS OF THE SUBROUTINE CALL IS ALSO GIVEN. REFER TO THE PROGRAM LISTING AT THE STATED ADDRESS TO DETERMINE THE CAUSE OF THE ERROR.

6.1 'FATAL' ERRORS

IN THE EVENT THAT THE DISK DRIVE BECOMES UNAVAILABLE TO THE

384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429

CONTROLLER, POWERS DOWN, OR CERTAIN CRITICAL STATUS BITS CANNOT BE CLEARED PRIOR TO THE START OF A T4ST SEQUENCE - THIS INFORMATION WILL BE COMMUNICATED TO THE OPERATOR. IN ADDITION, THE TTY BELL WILL RING AND THE PROGRAM WILL HALT. IT IS SUGGESTED THAT IF THIS HAPPENS THE OPERATOR LOAD ADDRESS 200 (210) AND RESTART THE PROGRAM AS A FIRST ATTEMPT TO SOLVE THE PROBLEM. IF THE FAILURE CONTINUES TO OCCUR, THERE ARE TWO OPTIONS FOR THE OPERATOR:

1. LOOK IN THE TEST LISTING FOR THE 'HALT' INSTRUCTION AND REPLACE IT PLUS THE TWO WORDS ("TYPE CPHALT") ABOVE WITH 'NOP'S. WITH TTY ERROR PRINTOUTS INHIBITED, A SCOPE LOOP CAN BE INITIATED FOR THE TEST IN QUESTION.

2. GO BACK AND RERUN DZRPS AS IT IS QUITE POSSIBLE THAT A HARD FAILURE HAS OCCURRED IN ONE OF THE HARDWARE REGISTERS.

IT IS ALSO POSSIBLE TO CONTINUE FROM THE HALT POINT, BUT THIS IS NOT RECOMMENDED AS ALL FOLLOWING TESTS WILL EXHIBIT THE SAME SYMPTOMS AND GIVE MISLEADING ERROR PRINTOUTS.

7.0 RESTRICTIONS

IF THERE IS A DRIVE CONNECTED THEN THE OPERATOR MUST HAVE THE DRIVE PORT SWITCH LOCKED EITHER ON PORT A OR PORT B BUT NEVER LEAVE IT IN THE PROGRAMMABLE STATE. IF THERE IS NO DRIVE CONNECTED THEN THE CABLE NORMALLY GOING FROM THE DCL TO THE MDLI MUST BE PROPERLY TERMINATED.

SWITCH 12 MUST BE SET WHEN RUNNING ON AN RH70 CONTROLLER AND IT MUST NOT BE SET WHEN RUNNING ON AN RH11 CONTROLLER. BECAUSE OF THIS FACT, THE PROGRAM CANNOT BE RUN IN CHAIN MODE WHEN USING THE SOFTWARE SWITCH REGISTER AS THE ROUTINE WHICH ASKS FOR THE SWITCH REGISTER SETTINGS IS NOT OPERABLE WHEN IN CHAIN MODE.

8.0 MISCELLANEOUS

8.1 EXECUTION TIME

THE FIRST PASS OF THE PROGRAM WILL TAKE 1.75 MINUTES PER DRIVE. SUBSEQUENT PASSES WILL TAKE 7 MINUTE.

8.2 STACK POINTER

THE STACK IS INITIALLY SET TO 1000

8.3 OPERATOR SELECTABLE SCOPE LOOPS

HERE IS A DETAILED EXPLANATION OF HOW THE LOOP ON ERROR WORKS. FOR INSTRUCTIONS REGARDING USAGE OF THESE LOOPS, HIT CONTROL C ANY TIME WHILE THE PROGRAM IS RUNNING. ON HITTING AN ERROR IF THE LOOP ON ERROR SWITCH IS SET, THE PROGRAM GOES BACK - USUALLY BACK TO THE BEGINNING OF THE TEST.

440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500

WHEN THIS OPERATOR SELECTABLE SCOPE LOOP IS USED THEN THE POINT THE PROGRAM GOES BACK TO CAN BE CHANGED. THE RESTRICTIONS TO THE POINT WHERE THE PROGRAM CAN GO ARE: -
1. IT MUST BE WITHIN THE TEST UNDER CONSIDERATION
2. LOOP ON ERROR SWITCH MUST BE SET
3. THE ERROR MUST OCCUR WITHIN THE TEST UNDER CONSIDERATION
IF THE ERROR DOES NOT OCCUR WITHIN THE TEST UNDER CONSIDERATION THE PROGRAM WILL REVERT TO NORMAL OPERATION. HOWEVER, IF LOOP ON TEST SWITCH IS SET AND THIS OPERATOR SELECTABLE SCOPE LOOP IS USED THEN THE PROGRAM WILL LOOP BACK TO THE SELECTED POINT WHEN IT COMES TO THE END OF THE TEST UNDER CONSIDERATION.

AFTER LOOPING FOR SOME TIME IF THE LOOP SWITCH IS PUT DOWN THEN NORMAL OPERATION WILL CONTINUE.

8.4 PROGRAM REVISION HISTORY

9.0 PROGRAM DESCRIPTION

THE FOLLOWING SECTIONS DESCRIBE EACH TEST AND SUBROUTINES IN DETAIL AND CAN ALSO BE USED AS AN INDEX TO THE LISTING. THE LEFT MOST COLUMN IS THE LINE NUMBER WITHIN THE LISTING WHERE THAT ITEM WILL BE FOUND.

3

466
467
468

:DRIVE MUST BE LOCKED ON PORT A OR PORT B

472
473
474
475
476
477
478
479
480
481
482
483
484
485
486

:INTERNAL PROGRAM MACROS BEGIN HERE
:*****

:*
:*NOTE: ALL MACRO CALLS BEGINNING WITH ".S" ARE SUPPLIED FROM AN
:*EXTERNAL SYSMAC.SML PACKAGE WHICH MUST BE MADE AVAILABLE
:*TO THE SOURCE PROGRAM AT ASSEMBLY TIME.
:*

CZRJH80 RPO4 5 6 DSKLS CTRLR2
CZRJH8.F11 10-NOV-77 11:36
487

MACY11 30(1046) 10-NOV-77
BASIC DEFINITIONS

LO1
11:48 PAGE 11

SEQ 0011

488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510

.SBTTL STARTING ADDRESSES

00020C 000200 017356
000204 000137 051410
000210 000137 017346

RA: JMP =200 @#BEGIN ;NORMAL START
ADDMOD: JMP @#BASECH ;MODIFY DEVICE PARAMETERS
JMP @#BEGIN2 ;SELECT DRIVE START

;*STARTING ADDRESS 200 FOR NORMAL STARTS
;*THIS WILL TEST ALL RPO4'S ON THE SYSTEM A SINGLE DRIVE AT A TIME
;*STARTING ADDRESS 204 WILL LOAD NON-DEFAULT PARAMETERS
;*AND AUTO RESTART AT 200 AFTER LOADING PARAMETERS.
;*STARTING ADDRESS 210 WILL TEST ONLY ONE SPECIFIED DRIVE

NO1

CZRJH80 RPO4/5 6 DSKLS CTRLR2
CZRJHB.P11 10-NOV-77 11:36

MACY11 30(1046) 10-NOV-77 11:48 PAGE 13
MEMORY MANAGEMENT DEFINITIONS

SEQ 0013

509
510

001110

.=1110

;

511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556

Item ID	Code	Item Name	Code	Description
001226	002136	; ITEM1	EM1	; WRONG DATA IN READING OR WRITING HARDWARE REGISTER ; PC ; REG. ADDR. ; GOOD DATA ; RECEIVED DATA ; \$ERRPC, \$STSTNM, REGADR, \$GDDAT, \$BDDAT ; 0,0,0,0,0
001230	005451		DH1	
001232	011764		DT1	
001234	012516		DF1	
001236	002221	; ITEM2	EM2	; ERROR ON DATA COMMAND ; PC ; PC OF JSR ; TEST NO ; WORD NO. ; GOOD DATA ; CONTENTS OF RHCS1 ; CONTENTS OF RHDS1 ; CONTENTS OF RHER1 ; \$ERRPC, PCJSR, \$STSTNM, ERWORD, \$GDDAT, CS1, DS1, ER1 ; 0,0,0,1,0,0,0,0
001240	010463		DH33	
001242	012350		DT33	
001244	012666		DF33	
001246	002221	; ITEM3	EM2	; ERROR ON DATA COMMAND ; PC ; PC OF JSR ; TEST NO ; WORD NO. ; GOOD DATA ; BAD DATA ; CONTENTS OF RHCS1 ; CONTENTS OF RHDS1 ; CONTENTS OF RHER1
001250	010246		DH32	
001252	012324		DT32	; \$ERRPC, PCJSR, \$STSTNM, ERWORD, \$GDDAT, \$BDDAT, CS1, DS1, ER1 ; 0,0,0,1,0,0,0,0,0.
001254	012655		DF32	
001256	002221	; ITEM4	EM2	; ERROR ON DATA COMMAND ; PC ; TEST NO ; WORD NO.
001260	010050		DH31	

567					:GOOD DATA
568					:BAD DATA
569					:CONTENTS OF RHCS1
570					:CONTENTS OF RHDS1
571					:CONTENTS OF RHER1
572					
573	001262	012302		DT31	:SERRPC,\$TSTNM,ERWORD,\$GDDAT,\$BDDAT,CS1,DS1,ER1
574	001264	012645		DF31	:0,0,1,0,0,0,0,0,
575					
576					
577					
578				:ITEM5	
579	001266	000000		0	:
580	001270	000000		0	:
581	001272	012302		DT31	:SERRPC,\$TSTNM,ERWORD,\$GDDAT,\$BDDAT,CS1,DS1,ER1
582	001274	012645		DF31	:0,0,1,0,0,0,0,0,
583					
584					
585				:ITEM6	
586	001276	002250		EM6	:ERROR ON WRITE HEADER AND DATA
587					
588	001300	010246		DH32	:PC
589					:PC OF JSR
590					:TEST NO
591					:WORD NO.
592					:GOOD DATA
593					:BAD DATA
594					:CONTENTS OF RHCS1
595					:CONTENTS OF RHDS1
596					:CONTENTS OF RHER1
597					
598	001302	012324		DT32	:SERRPC,PCJSR,\$TSTNM,ERWORD,\$GDDAT,\$BDDAT,CS1,DS1,ER1
599	001304	012655		DF32	:0,0,0,1,0,0,0,0,0,
600					
601					
602					
603				:ITEM7	
604	001306	002250		EM6	:ERROR ON WRITE HEADER AND DATA
605	001310	005567		DH2	:PC
606					:TEST NO
607					:WORD NO.
608					:GOOD DATA
609					:BAD DATA
610	001312	012012		DT3	:SERRPC,\$TSTNM,ERWORD,\$GDDAT,\$BDDAT
611	001314	012527		DF3	:0,0,1,0,0,
612					
613					
614				:ITEM10	
615	001316	000000		0	:
616	001320	000000		0	:
617	001322	012012		DT3	:SERRPC,\$TSTNM,ERWORD,\$GDDAT,\$BDDAT
618	001324	012527		DF3	:0,0,1,0,0,
619					
620					
621				:ITEM11	
622	001326	002307		EM11	:CONTROLLER OR DRIVE STATUS

623	001330	005701	DH11		: PC
624					: TEST NO
625					: FAILING REG. ADDR
626					: CONTENTS OF RHCS1
627					: CONTENTS OF RHCS2
628					: CONTENTS OF RHDS1
629					: CONTENTS OF RHER1
630	001332	012026	DT11		: \$ERRPC, \$TSTNM, \$BDADR, CS1, CS2, DS1, EP1
631	001334	012534	DF11		: 0,0,0,0,0,0
632					
633					
634				: ITEM12	
635	001336	002307	EM11		: WRONG DATA FROM SILO
636					
637	001340	005451	DH1		: PC
638					: REG. ADDR
639					: GOOD DATA
640					: RECEIVED DATA
641	001342	011764	DT1		: \$ERRPC, REGADR, \$GDDAT, \$BDDAT
642	001344	012516	DF1		: 0,0,0,0
643					
644					
645				: ITEM13	
646	001346	000000	0		
647	001350	000000	0		
648	001352	011764	DT1		: \$ERRPC, TSTNM, REGADR, \$GDDAT, \$BDDAT
649	001354	012516	DF1		: 0,0,0,0,0
650					
651					
652				: ITEM14	
653	001356	002342	EM14		: REGISTER FAILED
654	001360	006056	DH14		: PC
655					: FAILING REG. ADDR
656					: CONTENTS OF FAILING REG.
657					: CONTENTS OF RHCS1
658					: CONTENTS OF RHCS2
659					: CONTENTS OF RHDS1
660					: CONTENTS OF RHER1
661	001362	012046	DT14		: \$ERRPC, \$BDADR, \$BDDAT, CS1, CS2, DS1, EP1
662	001364	012543	DF14		: 0,0,0,0,0,0,0
663					
664					
665				: ITEM15	
666	001366	002362	EM15		: SPECIFIED REG. NON EXISTANT SO ABORT
667					: PROGRAM
668	001370	006255	DH15		: PC
669					: ADDR. OF REG
670	001372	012070	DT15		: \$ERRPC, TEMP1
671	001374	012553	DF15		: 0,0
672					
673					
674				: ITEM16	
675	001376	002432	EM16		: WAIT LOOP FAILED
676	001400	006305	DH16		: PC
677					: WAT PC
678					: BIT WANTED

679				:REG. ADR.
680				:REG. CONT.
681	001402	012100	DT16	:SERRPC,\$TMP3,\$TMP1,\$TMP0,\$BDDAT
682	001404	012556	DF16	:0,0,0,0
683				
684				
685			:ITEM17	
686	001406	002453	EM17	:WRITE CHECK FAILING
687	001410	006443	DH17	:PC
688				:TEST NO
689				:CONTENTS OF RHBA
690				:CONTENTS OF RHDB
691				:CONTENTS OF RHLC
692				:CONTENTS OF RHCS1
693				:CONTENTS OF RHCS2
694	001412	012116	DT17	:SERRPC,\$TSTNM,\$BA,\$DB,\$WC,\$CS1,\$CS2
695	001414	012563	DF17	:0,0,0,0,0,0,0
696				
697				
698			:ITEM20	
699	001416	002477	EM20	:REGISTER FAILING
700	001420	006620	DH20	:PC
701				:TST NO
702				:CONTENTS OF RHER1
703				:CONTENTS OF RHER2
704				:CONTENTS OF RHER3
705				:CONTENTS OF RHAS
706				:CONTENTS OF RHDS1
707	001422	012136	DT20	:SERRPC,\$TSTNM,\$ER1,\$ER2,\$ER3,\$AS,\$DS1
708	001424	012572	DF20	:0,0,0,0,0,0,0
709				
710			:ITEM21	
711				
712	001426	002520	EM21	:INTERRUPT FAILING
713	001430	006774	DH21	:PC
714				:TEST NO
715				:CONTENTS OF RHCS1
716				:CONTENTS OF RHAS
717				:CONTENTS OF RHDS1
718	001432	012156	DT21	:SERRPC,\$TSTNM,\$CS1,\$AS,\$DS1
719	001434	012601	DF21	:0,0,0,0,0
720				
721				
722			:ITEM22	
723	001436	002542	EM22	:MISMATCH IN DRIVE PRESENT
724				:LOOKING AT RHAS AND RHCS2-NED(BIT#12)
725				:DRIVE PRESENT DO NOT AGREE
726				:NOTE: ON DUAL PORT SYSTEM
727				:DRIVE ON OTHER PORT WILL NOT GIVE NED
728				:HENCE THERE WILL BE A MISMATCH
729				:177777-MEANS NOT PRESENT
730	001440	007110	DH22	:PC
731				:TEST NO
732				:RHAS UNIT
733				:RHCS2 UNIT
734				:

735	001442	012172	DT22		:SERRPC,TSTNMS,\$GDDAT,\$BDDAT
736	001444	012606	DF22		:0,0,0,0
737					
738					
739				:ITEM23	
740	001446	000000	0		:MISMATCH IN DRIVE PRESENT
741					:LOOKING AT RHAS AND RHCS2-NED(BIT#12)
742					:DRIVE PRESENT DO NOT AGREE
743					:177777-MEANS NOT PRESENT
744	001450	000000	0		:PC
745					:TEST NO
746					:RHAS UNIT
747					:RHCS2 UNIT
748					
749	001452	012172	DT22		:SERRPC,TSTNMS,\$GDDAT,\$BDDAT
750	001454	012606	DF22		:0,0,0,0
751					
752					
753					
754				:ITEM 24	
755	001456	003143	EM24		:LOOK AHEAD REGISTER AT THE
756					:BEGINNING OF A SECTOR IS IN
757					:ERROR
758	001460	007204	DH24		:PC
759					:RHDST
760					:BAD RHLA
761					:GOOD RHLA
762					:SECTOR NO
763					:SECTOR CLOCK
764	001462	012204	DT24		:SERRPC,DST,\$BDDAT,\$TMP1,\$TMP2,\$TMP3
765	001464	012612	DF24		:0,0,0,0,0
766					
767				:ITEM 25	
768	001466	003236	EM25		:LOOK AHEAD REGISTER IS
769					:IN ERROR
770					
771	001470	007204	DH24		:PC
772					:RHDST
773					:BAD RHLA
774					:GOOD RHLA
775					:SECTOR NO
776					:SECTOR CLOCK
777	001472	012204	DT24		:SERRPC,DST,\$BDDAT,\$TMP1,\$TMP2,\$TMP3
778	001474	012612	DF24		:0,0,0,0,0
779				:ITEM26	
780	001476	002307	EM11		:CONTROLLER OR DRIVE STATUS
781					
782	001500	007362	DH2E		:PC
783					:PC OF JSR
784					:FAILING REGISTER ADDRESS
785					:CONTENTS OF RHCS1
786					:CONTENTS OF RHCS2
787					:CONTENTS OF RHDS1
788					:CONTENTS OF RHER1
789					
790	001502	012224	DT2E		:SERRPC,PCJSR,\$BDDADR,CS1,CS2,DS1,ER1

791	001504	012621	DF26		;0,0,0,0,0,0.
792					
793					
794					
795				; ITEM27	
796	001506	002136	EM1		;ERROR IN READING OR WRITING HARDWARE REGISTER
797					
798	001510	007560	DH27		;PC
799					;PC OF JSR
800					;TEST NUMBER
801					;FAILING REGISTER
802					;GOOD DATA
803					;RECEIVED DATA
804					
805	001512	012246	DT27		;SERRPC,PCJSR,TSTNM,REGADR,\$GDDAT,\$BDDAT
806	001514	012631	DF27		;0,0,0,0,0,0
807					
808					
809					
810				; ITEM30	
811	001516	003276	EM30		;CURRENT CYLINDER DOES NOT REFLECT DESIRED CYLINDER REG.
812	001520	007716	DH30		;PC
813					;PC OF JSR
814					;REGISTER ADDRESS
815					;GOOD DATA
816					;BAD DATA
817					
818	001522	012264	DT30		;SERRPC,PCJSR,REGADR,\$GDDAT,\$BDDAT
819	001524	012637	DF30		;0,0,0,0,0,0
820					
821					
822					
823				; ITEM31	
824	001526	003420	EM31		;ECC GENERATED IS INCORRECT
825					;EVERY WORD IN THIS SECTOR IS GIVEN IN "DATA USED"
826					
827	001530	010662	DH34		;PC
828					;TEST NUMBER
829					;GOOD ECC1
830					;GOOD EC2C
831					;WRITTEN ECC1
832					;WRITTEN ECC2
833					;DATA USED
834					
835	001532	012372	DT34		;SERRPC,TSTNM,GECC1,GECC2,WECC1,WECC2,DISK
836					
837	001534	012676	DF34		;0,0,0,0,0,0,0
838					
839					
840				; ITEM32	
841	001536	003543	EM32		;ON READ COMMAND AFTER DATA AND ECC HAVE BEEN READ
842					;ECC REGISTER OR RHER1 IS IN ERROR
843					;ONLY LOWER 11 BITS OF PATTERN REGISTER
844					;CAN BE READ
845					;THIS SHUOLD MATCH LOWER 11 BITS OF ECC1
846					

847	001540	011035	DH35		: PC
848					: TEST NUMBER
849					: GOOD ECC1
850					: GOOD ECC2
851					: PATTERN REGISTER
852					: RHER1
853					
854	001542	012412	DT35		: \$ERRPC, TSTNM, GECC1, GECC2, EC2, ER1
855					
856	001544	012705	DF35		: 0,0,0,0,0,0
857					
858					
859					
860				; ITEM33	
861	001546	004032	EM33		: HIGH COUNT BIT NOT HIGH AFTER 38859 CLOCKS
862	001550	011232	DH36		: PC
863					: PC OF JSR
864					: TEST NUMBER
865					: RHMR
866					: POSITION REG.
867					: PATTERN REGISTER
868					
869	001552	012434	DT36		: \$ERRPC, PCJSR, TSTNM, MP, EC1, EC2
870					
871	001554	012715	DF36		: 0,0,0,0,0,0
872					
873				; ITEM34	
874	001556	004104	EM34		: ZERO DETECT BIT NOT HIGH WHEN THE
875					: 32 BIT ECC REGISTER HAS ITS 21 BITS
876					: OF ZEROS
877					: ERROR PRINTOUT WILL CONTINUE TILL
878					: ZERO DETECT BIT IS HIGH
879	001560	011232	DH36		: PC
880					: PC OF JSR
881					: TEST NUMBER
882					: RHMR
883					: POSITION REG.
884					: PATTERN REGISTER
885					
886	001562	012434	DT36		: \$ERRPC, PCJSR, TSTNM, MR, EC1, EC2
887					
888	001564	012715	DF36		: 0,0,0,0,0,0
889					
890					
891				; ITEM35	
892					
893	001566	004177	EM35		: POSITION REGISTER OR 11 BITS OF
894					: PATTERN REGISTER INCORRECT
895					: LOWER 11 BITS OF PATTERN REGISTER
896					: SHOULD MATCH LOWER 11 BITS OF GOOD ECC1
897					: DATA ENVELOPE AND N-CODE ZEROS ARE IN DECIMAL
898					
899	001570	011370	DH37		: PC
900					: TEST NUMBER
901					: ECC POSITION
902					: GOOD POSITION

903				:GOOD ECC1
904				:GOOD ECC2
905				:ECC PATTERN
906				:DATA ENVELOPE
907				:N-CODE ZEROS
908				
909	001572	012452	DT37	;\$ERRPC,TSTNM,EC1,POSITI,GECC1,GECC2,EC2,DATENV,ZCODE
910				
911	001574	012723	DF37	;0,0,0,0,0,0,0,0,0
912				
913				
914				
915			:ITEM36	
916	001576	004476	EM36	:ON A READ COMMAND WITH NON CORRECTABLE
917				:ERROR INSERTED DCK AND ECH SHOULD BE SET
918	001600	011035	DH35	:PC
919				:TEST NUMBER
920				:GOOD ECC1
921				:GOOD ECC2
922				:PATTERN REGISTER
923				:POSITION REGISTER
924				:RHER1
925				
926	001602	012412	DT35	;\$ERRPC,TSTNM,GECC1,GECC2,EC2,EC1,ER1
927				
928	001604	012705	DF35	;0,0,0,0,0,0,0,0
929				
930				
931				
932				
933				
934				
935			:ITEM37	
936	001606	004664	EM37	:ERROR ON DATA COMMAND
937				:WITH A16 A17 USED
938				
939	001610	010050	DH31	:PC
940				:TEST NO
941				:WORD NO.
942				:GOOD DATA
943				:BAD DATA
944				:CONTENTS OF RHCS1
945				:CONTENTS OF RHDS1
946				:CONTENTS OF RHER1
947				
948	001612	012302	DT31	;\$ERRPC,\$TSTNM,ERWORD,\$GDDAT,\$BDDAT,CS1,DS1,ER1
949	001614	012645	DF31	;0,0,1,0,0,0,0,0
950				
951				
952				
953			:ITEM40	
954	001616	000000	0	:
955	001620	000000	0	:
956	001622	012302	DT31	;\$ERRPC,\$TSTNM,ERWORD,\$GDDAT,\$BDDAT,CS1,DS1,ER1
957	001624	012645	DF31	;0,0,1,0,0,0,0,0
958				

959				
960				
961				
962			: ITEM41	
963	001626	004752	EM40	: THERE WAS A READ/WRITE HEADER & DATA
964				: ERROR DURING 'DTE' TEST SETUP - THE
965				: TEST IS ABORTED AT THAT POINT
966	001630	011607	DH40	: PC
967				: TEST NO
968				: FAILING REGISTER ADDRESS
969				: CONTENTS OF RHCS1
970				: CONTENTS OF RHCS2
971				: CONTENTS OF RHDS1
972				: CONTENTS OF RHER1
973	001632	012476	DT40	: \$ERRPC, \$TSTNM, \$BDADR, CS1, CS2, DS1, EP1
974	001634	012734	DF40	: 0,0,0,0,0,0

975					
976					
977	001636	012744			
978	001640	014410	EM42		
979	001642	014672	DH42		
980	001644	014730	DT42		
981			DF42		
982					
983					
984	001646	013027			
985	001650	014410	EM43		
986	001652	014672	DH42		
987	001654	014730	DT42		
988			DF42		
989					
990					
991	001656	013073			
992	001660	014471	EM44		
993	001662	014702	DH44		
994	001664	014733	DT44		
995			DF44		
996					
997	001666	013130			
998	001670	014471	EM45		
999	001672	014702	DH44		
1000	001674	014733	DT44		
1001			DF44		
1002					
1003					
1004	001676	013157			
1005	001700	014471	EM46		
1006	001702	014702	DH44		
1007	001704	014733	DT44		
1008			DF44		
1009					
1010					
1011	001706	013206			
1012	001710	014410	EM47		
1013	001712	014672	DH42		
1014	001714	014730	DT42		
1015			DF42		
1016					
1017					
1018	001716	013243			
1019	001720	014471	EM50		
1020	001722	014702	DH44		
1021	001724	014733	DT44		
1022			DF44		
1023					
1024					
1025	001726	013301			
1026	001730	014471	EM51		
1027	001732	014702	DH44		
1028	001734	014733	DT44		
1029			DF44		
1030					

; ITEM 42

; ERROR PC, TEST NUMBER, REGISTER ADDRESS.

; ITEM 43

; ERROR PC, TEST NUMBER, REGISTER ADDRESS.

; ITEM 44

; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.

; ITEM 45

; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.

; ITEM 46

; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.

; ITEM 47

; ERROR PC, TEST NUMBER, REGISTER ADDRESS.

; ITEM 50

; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.

; ITEM 51

; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.

; ITEM 52

1031				
1032	001736	013322	EM52	
1033	001740	014471	DH44	
1034	001742	014702	DT44	
1035	001744	014733	DF44	
1036				
1037				; ITEM 53
1038				
1039	001746	013362	EM53	
1040	001750	014471	DH44	
1041	001752	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.
1042	001754	014733	DF44	
1043				
1044				; ITEM 54
1045				
1046	001756	013422	EM54	
1047	001760	014603	DH54	
1048	001762	014716	DT54	; ERROR PC, TEST NUMBER.
1049	001764	014740	DF54	
1050				
1051				; ITEM 55
1052				
1053	001766	013461	EM55	
1054	001770	014471	DH44	
1055	001772	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.
1056	001774	014733	DF44	
1057				
1058				; ITEM 56
1059				
1060	001776	013474	EM56	
1061	002000	014471	DH44	
1062	002002	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.
1063	002004	014733	DF44	
1064				
1065				; ITEM 57
1066				
1067	002006	013511	EM57	
1068	002010	014471	DH44	
1069	002012	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.
1070	002014	014733	DF44	
1071				
1072				; ITEM 60
1073				
1074	002016	013540	EM60	
1075	002020	014471	DH44	
1076	002022	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.
1077	002024	014733	DF44	
1078				
1079				; ITEM 61
1080				
1081	002026	013627	EM61	
1082	002030	014471	DH44	
1083	002032	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.
1084	002034	014733	DF44	
1085				
1086				; ITEM 62

1087					
1088	002036	013677	EM62		
1089	002040	014471	DH44		
1090	002042	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.	
1091	002044	014733	DF44		
1092					
1093				; ITEM 63	
1094					
1095	002046	013754	EM63		
1096	002050	014471	DH44		
1097	002052	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.	
1098	002054	014733	DF44		
1099					
1100				; ITEM 64	
1101					
1102	002056	014032	EM64		
1103	002060	014471	DH44		
1104	002062	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.	
1105	002064	014733	DF44		
1106					
1107				; ITEM 65	
1108					
1109	002066	014066	EM65		
1110	002070	014471	DH44		
1111	002072	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.	
1112	002074	014733	DF44		
1113					
1114				; ITEM 66	
1115					
1116	002076	014150	EM66		
1117	002100	014471	DH44		
1118	002102	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.	
1119	002104	014733	DF44		
1120					
1121				; ITEM 67	
1122					
1123	002106	014222	EM67		
1124	002110	014603	DH54		
1125	002112	014716	DT54	; ERROR PC, TEST NUMBER.	
1126	002114	014740	DF54		
1127					
1128				; ITEM 70	
1129					
1130	002116	014307	EM70		
1131	002120	014603	DH54		
1132	002122	014716	DT54	; ERROR PC, TEST NUMBER.	
1133	002124	014740	DF54		
1134					
1135				; ITEM 71	
1136					
1137	002126	014361	EM71		
1138	002130	014471	DH44		
1139	002132	014702	DT44	; ERROR PC, TEST NUMBER, REGISTER ADDRESS CORRECT, ACTUAL.	
1140	002134	014733	DF44		

1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196

002136 051127 047117 020107
002144 040504 040524 044440
002152 020116 042522 042101
002160 047111 020107 051117
002166 053440 044522 044524
002174 043516 044040 051101
002202 053504 051101 020105
002210 042522 044507 052123
002216 051105 000
002221 105 051122 051117
002226 047440 020116 042040
002234 052101 020101 047503
002242 046515 047101 000104
002250 051105 047522 020122
002256 047117 053440 044522
002264 042524 044040 040505
002272 042504 020122 047101
002300 020104 040504 040524
002306 000
002307 103 047117 051124
002314 046117 042514 020122
002322 051117 042040 044522
002330 042526 051440 040524
002336 052524 000123
002342 042522 044507 052123
002350 051105 043040 044501
002356 042514 000104
002362 047516 020116 054105
002370 051511 042524 052116
002376 051040 043505 051511
002404 042524 026122 050040
002412 047522 051107 046501
002420 040440 047502 052122
002426 042105 000056
002432 040527 052111 046040
002440 047517 020120 040506
002446 046111 042105 000
002453 127 044522 042524
002460 041440 042510 045503
002466 043040 044501 044514
002474 043516 000
002477 122 043505 051511
002504 042524 020122 040506
002512 046111 047111 000107
002520 047111 042524 051122
002526 050125 020124 040506

: ERROR AND MESSAGE TABLE CONDIMENTS
: *****

EM1: .ASCIZ /WRONG DATA IN READING OR WRITING HARDWARE REGISTER/
EM2: .ASCIZ /ERROR ON DATA COMMAND/
EM6: .ASCIZ /ERROR ON WRITE HEADER AND DATA/
EM11: .ASCIZ /CONTROLLER OR DRIVE STATUS/
EM14: .ASCIZ /REGISTER FAILED/
EM15: .ASCIZ /NON EXISTENT REGISTER, PROGRAM ABORTED./
EM16: .ASCIZ /WAIT LOOP FAILED/
EM17: .ASCIZ /WRITE CHECK FAILING/
EM20: .ASCIZ /REGISTER FAILING/
EM21: .ASCIZ /INTERRUPT FAILING/

1197	002534	046111	047111	000107	
1198	002542	051105	047522	020122	EM22: .ASCII /ERROR ON DRIVE PRESENT/<<15><12>
1199	002550	047117	042040	044522	
1200	002556	042526	050040	042522	
1201	002564	042523	052116	005015	
1202	002572	044124	020105	047125	.ASCII /THE UNIT NO'S FOUND BY SETTING RHAS/<<15><12>
1203	002600	052111	047040	023517	
1204	002606	020123	047506	047125	
1205	002614	020104	054502	051440	
1206	002622	052105	044524	043516	
1207	002630	051040	040510	006523	
1208	002636	012			
1209	002637	104	020117	047516	.ASCII /DO NOT AGREE WITH THE UNIT NO. FOUND FROM/<<15><12>
1210	002644	020124	043501	042522	
1211	002652	020105	044527	044124	
1212	002660	052040	042510	052440	
1213	002666	044516	020124	047516	
1214	002674	020056	047506	047125	
1215	002702	020104	051106	046517	
1216	002710	005015			
1217	002712	044122	051503	026462	.ASCII /PHCS2-'NED' BIT #12/<<15><12>
1218	002720	047047	042105	020047	
1219	002726	044502	020124	030443	
1220	002734	006462	012		
1221	002737	061	033467	033467	.ASCII /177777-MEANS NO UNIT FOUND/<<15><12>
1222	002744	026467	042515	047101	
1223	002752	020123	047516	052440	
1224	002760	044516	020124	047506	
1225	002766	047125	006504	012	
1226	002773	116	052117	035105	.ASCII /NOTE: ON DUAL PORT SYSTEM, DRIVE ON OTHER PORT WILL NOT GIVE/<<15><12>
1227	003000	047440	020116	052504	
1228	003006	046101	050040	051117	
1229	003014	020124	054523	052123	
1230	003022	046505	020054	051104	
1231	003030	053111	020105	047117	
1232	003036	047440	044124	051105	
1233	003044	050040	051117	020124	
1234	003052	044527	046114	047040	
1235	003060	052117	043440	053111	
1236	003066	006505	012		
1237	003071	047	042516	023504	.ASCIZ /'NED', HENCE THERE WILL BE AN EXTRA DRIVE/
1238	003076	020054	042510	041516	
1239	003104	020105	044124	051105	
1240	003112	020105	044527	046114	
1241	003120	041040	020105	047101	
1242	003126	042440	052130	040522	
1243	003134	042040	044522	042526	
1244	003142	000			
1245	003143	114	047517	020113	EM24: .ASCIZ /LOOK AHEAD REGISTER AT THE BEGINNING OF SECTOR IS IN ERROR/
1246	003150	044101	040505	020104	
1247	003156	042522	044507	052123	
1248	003164	051105	040440	020124	
1249	003172	044124	020105	042502	
1250	003200	044507	047116	047111	
1251	003206	020107	043117	051440	
1252	003214	041505	047524	020122	

1253	003222	051511	044440	020116	
1254	003230	051105	047522	000122	
1255	003236	047514	045517	040440	EM25: .ASCIZ /LOOK AHEAD REGISTER IS IN ERROR/
1256	003244	042510	042101	051040	
1257	003252	043509	051511	042524	
1258	003260	020122	051511	044440	
1259	003266	020116	051105	047522	
1260	003274	000122			
1261	003276	052503	051122	047105	EM30: .ASCII /CURRENT CYLINDER DOES NOT MATCH DESIRED CYLINDER REGIHSER/'15'<12>
1262	003304	020124	044514	044514	
1263	003312	042116	051105	042040	
1264	003320	042517	020123	047516	
1265	003326	020124	040515	041524	
1266	003334	020110	042504	044523	
1267	003342	042522	042104	054503	
1268	003350	044514	042116	051105	
1269	003356	051040	043505	044111	
1270	003364	052123	051105	005015	
1271	003372	043101	042524	020122	.ASCIZ /AFTER A SEEK AND INIT/
1272	003400	020101	042523	045505	
1273	003406	040440	042116	044440	
1274	003414	044516	000124		
1275	003420	041505	020103	042507	EM31: .ASCII /ECC GENERATED IS INCORRECT/'15'<12>
1276	003426	042516	040522	042524	
1277	003434	020104	051511	044440	
1278	003442	041516	051117	042522	
1279	003450	052103	005015		
1280	003454	053105	051105	020131	.ASCIZ /EVERY WORD ON THIS SECTOR IS THAT GIVEN IN "DATA USED"/
1281	003462	047527	042122	047440	
1282	003470	020116	044124	051511	
1283	003476	051440	041505	047524	
1284	003504	020122	051511	052040	
1285	003512	040510	020124	044507	
1286	003520	042526	020116	047111	
1287	003526	021040	040504	040524	
1288	003534	052440	042523	021104	
1289	003542	000			
1290	003543	117	020116	042522	EM32: .ASCII /ON READ COMMAND, AFTER DATA AND ECC HAVE BEEN READ,/'15'<12>
1291	003550	042101	041440	046517	
1292	003556	040515	042116	020054	
1293	003564	043101	042524	020122	
1294	003572	040504	040524	040440	
1295	003600	042116	042440	041503	
1296	003606	044040	053101	020105	
1297	003614	042502	047105	051040	
1298	003622	040505	026104	005015	
1299	003630	041505	020103	042522	.ASCII /ECC REGISTERS OR RHER1 ARE IN ERROR/'15'<12>
1300	003636	044507	052123	051105	
1301	003644	020123	051117	051040	
1302	003652	042510	030522	040440	
1303	003660	042522	044440	020116	
1304	003666	051105	047522	006522	
1305	003674	012			
1306	003675	117	046116	020131	.ASCII /ONLY LOWER 11 BITS OF PATTERN REG. CAN BE READ/'15'<12>
1307	003702	047514	042527	020122	
1308	003710	030461	041040	052111	

1309	003716	020123	043117	050040		
1310	003724	052101	042524	047122		
1311	003732	051040	043505	020056		
1312	003740	040503	020116	042502		
1313	003746	051040	040505	006504		
1314	003754	012				
1315	003755	124	044510	020123	.ASCIZ	/THIS SHOULD MATCH LOWER 11 BITS OF GOOD ECC1/
1316	003763	044123	052517	042114		
1317	003770	046440	052101	044103		
1318	003776	046040	053517	051105		
1319	004004	030440	020061	044502		
1320	004012	051524	047440	020106		
1321	004020	047507	042117	042440		
1322	004026	041503	000061			
1323	004032	044510	044107	041440	EM33:	.ASCIZ /HIGH COUNT BIT NOT SET AFTER 38859 CLOCKS/
1324	004040	052517	052116	041040		
1325	004046	052111	047040	052117		
1326	004054	051440	052105	040440		
1327	004062	052106	051105	031440		
1328	004070	034070	034465	041440		
1329	004076	047514	045503	000123		
1330	004104	042532	047522	042040	EM34:	.ASCIZ /ZERO DETECT BIT NOT HIGH WHEN 32 BIT ECC REG. HAS 21 ZEROS/
1331	004112	052105	041505	020124		
1332	004120	044502	020124	047516		
1333	004126	020124	044510	044107		
1334	004134	053440	042510	020116		
1335	004142	031063	041040	052111		
1336	004150	042440	041503	051040		
1337	004156	043505	020056	040510		
1338	004164	020123	030462	055040		
1339	004172	051105	051517	000		
1340	004177	120	051517	052111	EM35:	.ASCII /POSITION REGISTER OR 11 BITS OF PATTERN REGISTER INCORRECT/'15'<'12'>
1341	004204	047511	020116	042522		
1342	004212	044507	052123	051105		
1343	004220	047440	020122	030461		
1344	004226	041040	052111	020123		
1345	004234	043117	050040	052101		
1346	004242	042524	047122	051040		
1347	004250	043505	051511	042524		
1348	004256	020122	047111	047503		
1349	004264	051122	041505	006524		
1350	004272	012				
1351	004273	114	053517	051105	.ASCII	/LOWER 11 BITS OF PATTERN REGISTER SHOULD MATCH LOWER/'15'<'12'>
1352	004300	030440	020061	044502		
1353	004306	051524	047440	020106		
1354	004314	040520	052124	051105		
1355	004322	020116	042522	044507		
1356	004330	052123	051105	051440		
1357	004336	047510	046125	020104		
1358	004344	040515	041524	020110		
1359	004352	047514	042527	006522		
1360	004360	012				
1361	004361	061	020061	044502	.ASCII	/11 BITS OF GOOD ECC1/'15'<'12'>
1362	004366	051524	047440	020106		
1363	004374	047507	042117	042440		
1364	004402	041503	006461	012		

E03

CZRJH80 RP04/S.6 DSKLS CTRLR2
CZRJH8.P11 10-NOV-77 11:36

MACY11 30(1046) 10-NOV-77 11:46 PAGE 30
ERROR POINTER TABLE

SEQ 0030

1365	004407	052104	052101	042440
1366	004414	053116	047514	020120
1367	004422	047507	042117	050040
1368	004430	051517	052111	047511
1369	004436	020116	047101	020104
1370	004444	026516	047503	042504
1371	004452	055040	051105	051517
1372	004460	040440	042522	044440
1373	004466	020116	041517	040524
1374	004474	000114		
1375	004476	047117	051040	040505
1376	004504	020104	047503	046515
1377	004512	047101	020104	044527
1378	004520	044124	047040	047117
1379	004526	041455	051117	042522
1380	004534	052103	041101	042514
1381	004542	042440	051122	051117
1382	004550	042040	045503	040440
1383	004556	042116	042440	044103
1384	004564	051440	047510	046125
1385	004572	020104	042502	051440
1386	004600	052105	005015	
1387	004604	043111	050040	051517
1388	004612	052111	047511	020116
1389	004620	042522	044507	052123
1390	004626	051105	036440	030061
1391	004634	032060	020060	051117
1392	004642	030440	030060	030464
1393	004650	044440	020124	051511
1394	004656	043440	047517	000104
1395	004664	051127	052111	047111
1396	004672	020107	044527	044124
1397	004700	041040	051525	040440
1398	004706	042104	042522	051523
1399	004714	044040	043511	042510
1400	004722	020122	044124	047101
1401	004730	031040	045470	041440
1402	004736	052501	042523	020104
1403	004744	051105	047522	000122
1404	004752	044124	051105	020105
1405	004760	040527	020123	020101
1406	004766	042522	042101	053455
1407	004774	044522	042524	044040
1408	005002	040505	042504	020122
1409	005010	020046	040504	040524
1410	005016	042440	051122	051117
1411	005024	042040	051125	047111
1412	005032	020107	042047	042524
1413	005040	006447	012	
1414	005043	124	051505	020124
1415	005050	042523	052524	020120
1416	005056	020055	044124	020105
1417	005064	042524	052123	053440
1418	005072	051501	040440	047502
1419	005100	052122	042105	040440
1420	005106	020124	044124	052101

.ASCIZ /DAT ENVELOP GOOD POSITION AND N-CODE ZEROS ARE IN OCTAL/

EM36: .ASCII /ON READ COMMAND WITH NON-CORRECTABLE ERROR DCK AND ECH SHOULD BE SET/

.ASCIZ /IF POSITION REGISTER =10040 OR 10041 IT IS GOOD/

EM37: .ASCIZ /WRITING WITH BUS ADDRESS HIGHER THAN 28K CAUSED ERROR/

EM40: .ASCII /THERE WAS A READ-WRITE HEADER & DATA ERROR DURING 'DTE'/(15)<12>

.ASCIZ TEST SETUP - THE TEST WAS ABORTED AT THAT POINT/

F03

CZRJH80 RPO4/S 6 DSKLS CTRLR2 MACY11 30(1046) 10-NOV-77 11:48 PAGE 31
CZRJH8.P11 10-NOV-77 11:36 ERROR POINTER TABLE

SEQ 0031

1421 005114 050040 044517 052116
1422 005122 000

1423	005123	106	052101	046101	CPHALT: .ASCII /FATAL ERROR - SEE DOCUMENT FOR BEST COURSE OF ACTION/	<15><12>
1424	005130	042440	051122	051117		
1425	005136	026440	051440	042505		
1426	005144	042040	041517	046525		
1427	005152	047105	020124	047506		
1428	005160	020122	042502	052123		
1429	005166	041440	052517	051522		
1430	005174	020105	043117	040440		
1431	005202	052103	047511	006516		
1432	005210	012				
1433	005211	040	005015	177607	.ASCII /	<15><12><207><377><377><207><377><377><207><377><377>
1434	005216	103777	177777	177607		
1435	005224	377			.ASCII /	THE PROGRAM HAS HALTED DURING A TEST BECAUSE CONTROLLER/
1436	005225	124	042510	050040		<15><12>
1437	005232	047522	051107	046501		
1438	005240	044040	051501	044040		
1439	005246	046101	042524	020104		
1440	005254	052504	044522	043516		
1441	005262	040440	042040	051505		
1442	005270	020124	042502	040503		
1443	005276	051525	020105	047503		
1444	005304	052116	047522	046114		
1445	005312	051105	005015			
1446	005316	051117	042040	053105	.ASCII /	OR DEVICE HAS LOST 'READY', BECOME UNAVAILABLE,/
1447	005324	041511	020105	040510		<15><12>
1448	005332	020123	047514	052123		
1449	005340	023440	042522	042101		
1450	005346	023531	020054	042502		
1451	005354	047503	042515	052440		
1452	005362	040516	040526	046111		
1453	005370	041101	042514	006454		
1454	005376	012				
1455	005377	107	047117	020105	.ASCIZ /	GONE OFFLINE, OR CANNOT CLEAR STATUS BITS/
1456	005404	043117	046106	047111		
1457	005412	026105	047440	020122		
1458	005420	040503	047116	052117		
1459	005426	041440	042514	051101		
1460	005434	051440	040524	052524		
1461	005442	020123	044502	051524		
1462	005450	000				
1463						
1464	005451	120	020103	020040	DM1: .ASCII /PC	TEST REG. GOOD ACTUAL /
1465	005456	020040	052040	051505		<15><12>
1466	005464	020124	020040	051040		
1467	005472	043505	020056	020040		
1468	005500	043440	047517	020104		
1469	005506	020040	040440	052103		
1470	005514	040525	004514	005015		
1471	005522	020040	020040	020040	.ASCIZ /	NO ADDR. DATA DATA/
1472	005530	020040	047516	020040		
1473	005536	020040	020040	042101		
1474	005544	051104	020056	020040		
1475	005552	040504	040524	020040		
1476	005560	020040	040504	040524		
1477	005566	000				
1478	005567	120	020103	020040	DM2: .ASCII /PC	TEST WORD GOOD BAD /

1647	007461	040	020040	020040	.ASCIZ /	NO	JSR	REG ADD	RHCS1	RHCS2	RHDS1	RHER1 /
1648	007466	020040	047040	020117								
1649	007474	020040	020040	045040								
1650	007502	051123	020040	020040								
1651	007510	051040	043505	040440								
1652	007516	042104	051040	041510								
1653	007524	030523	020040	051040								
1654	007532	041510	031123	020040								
1655	007540	051040	042110	030523								
1656	007546	020040	051040	042510								
1657	007554	030522	000011									
1658	007560	041520	020040	020040	DH27: .ASCII /PC	TEST	PC OF	FAILING	GOOD	ACTUAL	<15><12>	
1659	007566	020040	042524	052123								
1660	007574	020040	020040	041520								
1661	007602	047440	020106	020040								
1662	007610	040506	046111	047111								
1663	007616	020107	047507	042117								
1664	007624	020040	020040	041501								
1665	007632	052524	046101	006411								
1666	007640	012										
1667	007641	040	020040	020040	.ASCIZ /	NO	JSR	REG.	DATA	DATA/		
1668	007646	020040	047040	020117								
1669	007654	020040	020040	045040								
1670	007662	051123	020040	020040								
1671	007670	051040	043505	020056								
1672	007676	020040	042040	052101								
1673	007704	020101	020040	042040								
1674	007712	052101	000101									
1675	007716	041520	020040	020040	DH30: .ASCII /PC	TEST	PC OF	REG.	GOOD	BAD	<15><12>	
1676	007724	020040	042524	052123								
1677	007732	020040	020040	041520								
1678	007740	047440	020106	020040								
1679	007746	042522	027107	020040								
1680	007754	020040	047507	042117								
1681	007762	020040	020040	040502								
1682	007770	006504	012									
1683	007773	040	020040	020040	.ASCIZ /	NO	JSR	ADDR	DATA	DATA/		
1684	010000	020040	047040	020117								
1685	010006	020040	020040	045040								
1686	010014	051123	020040	020040								
1687	010022	040440	042104	020122								
1688	010030	020040	042040	052101								
1689	010036	020101	020040	042040								
1690	010044	052101	000101									
1691	010050	041520	020040	020040	DH31: .ASCII /PC	TEST	WORD	GOOD	BAD	CONT.	CONT.	CONT. 15><12>
1692	010056	020040	042524	052123								
1693	010064	020040	020040	047527								
1694	010072	042122	020040	020040								
1695	010100	047507	042117	020040								
1696	010106	020040	040502	020104								
1697	010114	020040	020040	047503								
1698	010122	052116	020056	020040								
1699	010130	047503	052116	020056								
1700	010136	020040	047503	052116								
1701	010144	006456	012									
1702	010147	040	020040	020040	.ASCIZ /	NO	NO	DATA	DATA	RHCS1	RHCS1	RHER1

1703	010154	020040	047040	020117
1704	010162	020040	020040	047040
1705	010170	020117	020040	020040
1706	010176	042040	052101	020101
1707	010204	020040	042040	052101
1708	010212	020101	020040	051040
1709	010220	041510	030523	020040
1710	010226	051040	042110	030523
1711	010234	020040	051040	042510
1712	010242	030522	000011	
1713	010246	041520	020040	020040
1714	010254	020040	042524	052123
1715	010262	020040	020040	041520
1716	010270	047440	020106	020040
1717	010276	047527	042122	020040
1718	010304	020040	047507	042117
1719	010312	020040	020040	040502
1720	010320	020104	020040	020040
1721	010326	047503	052116	020056
1722	010334	020040	047503	052116
1723	010342	004456	020040	047503
1724	010350	052116	006456	012
1725	010355	040	020040	020040
1726	010362	020040	047040	020117
1727	010370	020040	020040	045040
1728	010376	051123	020040	020040
1729	010404	047040	020117	020040
1730	010412	020040	042040	052101
1731	010420	020101	020040	042040
1732	010426	052101	020101	020040
1733	010434	051040	041510	030523
1734	010442	020040	051040	042110
1735	010450	030523	020040	051040
1736	010456	042510	030522	000
1737	010463	120	020103	020040
1738	010470	020040	052040	051505
1739	010476	020124	020040	050040
1740	010504	020103	043117	020040
1741	010512	053440	051117	020104
1742	010520	020040	043440	047517
1743	010526	020104	020040	041447
1744	010534	047117	027124	020040
1745	010542	041440	047117	027124
1746	010550	020040	041440	047117
1747	010556	027124	006411	012
1748	010563	040	020040	020040
1749	010570	020040	047040	020117
1750	010576	020040	020040	045040
1751	010604	051123	020040	020040
1752	010612	047040	020117	020040
1753	010620	020040	042040	052101
1754	010626	020101	020040	051040
1755	010634	041510	030523	020040
1756	010642	051040	042110	030523
1757	010650	020040	051040	042510
1758	010656	030522	000011	

DH32: .ASCII /PC TEST PC OF WORD GOOD BAD CONT. CONT. CONT./

.ASCIZ / NO JSR NO DATA DATA RHCS1 RHDS1 RHER1/

DH33: .ASCII /PC TEST PC OF WORD GOOD CONT. CONT. CONT. / (15) 12

.ASCIZ / NO JSR NO DATA RHCS1 RHDS1 RHER1

1815	011364	043505	000056																
1816	011370	041520	020040	020040	DH37:	.ASCII	/PC	TEST	POSITON	POSITON	GOOD	GOOD	PATTERN	DATA	N-CODE	/			
1817	011376	020040	042524	052123															
1818	011404	020040	020040	047520															
1819	011412	044523	047524	020116															
1820	011420	047520	044523	047524															
1821	011426	020116	047507	042117															
1822	011434	020040	020040	047507															
1823	011442	042117	020040	020040															
1824	011450	040520	052124	051105															
1825	011456	020116	040504	040524															
1826	011464	020040	020040	026516															
1827	011472	047503	042504	005015															
1828	011500	020040	020040	020040		.ASCIZ	/	NO	ECC	GOOD	ECC1	ECC2	ECC	ENVELOPE	ZEROS				
1829	011506	020040	047516	020040															
1830	011514	020040	020040	041505															
1831	011522	020103	020040	020040															
1832	011530	047507	042117	020040															
1833	011536	020040	041505	030503															
1834	011544	020040	020040	041505															
1835	011552	031103	020040	020040															
1836	011560	041505	020103	020040															
1837	011566	020040	047105	046126															
1838	011574	050117	020105	042532															
1839	011602	047522	004523	000															
1840																			
1841	011607	120	020103	020040	DH40:	.ASCII	/PC	TEST	FAILING	CONT.	CONT.	CONT.	CONT.	CONT.	<<15><12>				
1842	011614	020040	052040	051505															
1843	011622	020124	020040	043040															
1844	011630	044501	044514	043516															
1845	011636	041440	047117	027124															
1846	011644	020040	041440	047117															
1847	011652	027124	020040	041440															
1848	011660	047117	027124	020040															
1849	011666	041440	047117	027124															
1850	011674	005015																	
1851	011676	020040	020040	020040		.ASCIZ	/	NO	REG	ADR	RHCS1	RHCS2	RHDS1	RHER1	/				
1852	011704	020040	047516	020040															
1853	011712	020040	020040	042522															
1854	011720	020107	042101	020122															
1855	011726	044122	051503	020061															
1856	011734	020040	044122	051503															
1857	011742	020062	020040	044122															
1858	011750	051504	020061	020040															
1859	011756	044122	051105	000061															
1860																			
1861						.EVEN													
1862																			
1863	011764	001116	017330	045530	DT1:	.WORD	SERRPC	TSTNM	REGADR	SGDDAT	SBDDAT	0							
1864	011772	001124	001126	000000															
1865	012000	001116	017330	052770	DT2:	.WORD	SERRPC	TSTNM	ERWORD	SGDDAT	0								
1866	C 2006	001124	000000																
1867	C 2012	001116	017330	052770	DT3:	.WORD	SERRPC	TSTNM	ERWORD	SGDDAT	SBDDAT	0							
1868	012020	001124	001126	000000															
1869																			
1870	012026	001116	017330	001122	DT11:	.WORD	SERRPC	TSTNM	SBADR	CS1	CS2	DS1	ERI	0					

1871	012034	015032	015030	015054					
1872	012042	015034	000000						
1873	012046	001116	017330	001122	DT14:	.WORD	SERRPC, TSTNM, \$BDADR, \$BDDAT, CS1, CS2, DS1, ER1, 0		
1874	012054	001126	015032	015030					
1875	012062	015054	015034	000000					
1876	012070	001116	017330	001200	DT15:	.WORD	SERRPC, TSTNM, \$TMP1, 0		
1877	012076	000000							
1878	012100	001116	017330	001204	DT16:	.WORD	SERRPC, TSTNM, \$TMP3, \$TMP1, \$TMP0, \$BDDAT, 0		
1879	012106	001200	001176	001126					
1880	012114	000000							
1881	012116	001116	017330	015026	DT17:	.WORD	SERRPC, TSTNM, BA, DB, WC, CS1, CS2, 0		
1882	012124	015022	015024	015032					
1883	012132	015030	000000						
1884									
1885	012136	001116	017330	015034	DT20:	.WORD	SERRPC, TSTNM, ER1, ER2, ER3, AS, DS1, 0		
1886	012144	015040	015046	015050					
1887	012152	015054	000000						
1888	012156	001116	017330	015032	DT21:	.WORD	SERRPC, TSTNM, CS1, AS, DS1, 0		
1889	012164	015050	015054	000000					
1890	012172	001116	017330	001124	DT22:	.WORD	SERRPC, TSTNM, \$GDDAT, \$BDDAT, 0		
1891	012200	001126	000000						
1892	012204	001116	017330	015036	DT24:	.WORD	SERRPC, TSTNM, DST, \$BDDAT, \$TMP1, \$TMP2, \$TMP3, 0		
1893	012212	001126	001200	001202					
1894	012220	001204	000000						
1895	012224	001116	017330	015132	DT26:	.WORD	SERRPC, TSTNM, PCJSR, \$BDADR, CS1, CS2, DS1, ER1, 0		
1896	012232	001122	015032	015030					
1897	012240	015054	015034	000000					
1898	012246	001116	017330	015132	DT27:	.WORD	SERRPC, TSTNM, PCJSR, REGADR, \$GDDAT, \$BDDAT, 0		
1899	012254	045530	001124	001126					
1900	012262	000000							
1901	012264	001116	017330	015132	DT30:	.WORD	SERRPC, TSTNM, PCJSR, REGADR, \$GDDAT, \$BDDAT, 0		
1902	012272	045530	001124	001126					
1903	012300	000000							
1904									
1905	012302	001116	017330	052770	DT31:	.WORD	SERRPC, TSTNM, ERWORD, \$GDDAT, \$BDDAT, CS1, DS1, ER1, 0		
1906	012310	001124	001126	015032					
1907	012316	015054	015034	000000					
1908	012324	001116	017330	015132	DT32:	.WORD	SERRPC, TSTNM, PCJSR, ERWORD, \$GDDAT, \$BDDAT, CS1, DS1, ER1, 0		
1909	012332	052770	001124	001126					
1910	012340	015032	015054	015034					
1911	012346	000000							
1912	012350	001116	017330	015132	DT33:	.WORD	SERRPC, TSTNM, PCJSR, ERWORD, \$GDDAT, CS1, DS1, ER1, 0		
1913	012356	052770	001124	015032					
1914	012364	015054	015034	000000					
1915	012372	001116	017330	050460	DT34:	.WORD	SERRPC, TSTNM, GECC1, GECC2, WECC1, WECC2, DISK, 0		
1916	012400	050462	055566	055570					
1917	012406	054566	000000						
1918	012412	001116	017330	050460	DT35:	.WORD	SERRPC, TSTNM, GECC1, GECC2, EC2, EC1, POSITI, ER1, 0		
1919	012420	050462	015064	015062					
1920	012426	050472	015034	000000					
1921	012434	001116	017330	015132	DT36:	.WORD	SERRPC, TSTNM, PCJSR, MR, EC1, EC2, 0		
1922	012442	015052	015062	015064					
1923	012450	000000							
1924	012452	001116	017330	015062	DT37:	.WORD	SERRPC, TSTNM, EC1, POSITI, GECC1, GECC2, EC2, DATENV, ZCODE, 0		
1925	012460	050472	050460	050462					
1926	012466	015064	050476	050500					

1927	012474	000000					
1928	012476	001116	017330	001122	DT40:	.WORD	\$ERRPC, TSTNM, \$BDADR, CS1, CS2, DS1, EP1, 0
1929	012504	015032	015030	015054			
1930	012512	015034	000000				
1931							
1932							
1933							
1934							
1935	012516	000	000	000	DF1:	.BYTE	0,0,0,0,0
1936	012521	000	000				
1937	012523	000	000	001	DF2:	.BYTE	0,0,1,0
1938	012526	000					
1939	012527	000	000	001	DF3:	.BYTE	0,0,1,0,0
1940	012532	000	000				
1941							
1942	012534	000	000	000	DF11:	.BYTE	0,0,0,0,0,0,0
1943	012537	000	000	000			
1944	012542	000					
1945	012543	000	000	000	DF14:	.BYTE	0,0,0,0,0,0,0,0
1946	012546	000	000	000			
1947	012551	000	000				
1948	012553	000	000	000	DF15:	.BYTE	0,0,0
1949	012556	000	000	000	DF16:	.BYTE	0,0,0,0,0
1950	012561	000	000				
1951	012563	000	000	000	DF17:	.BYTE	0,0,0,0,0,0,0
1952	012566	000	000	000			
1953	012571	000					
1954	012572	000	000	000	DF20:	.BYTE	0,0,0,0,0,0,0
1955	012575	000	000	000			
1956	012600	000					
1957							
1958	012601	000	000	000	DF21:	.BYTE	0,0,0,0,0
1959	012604	000	000				
1960	012606	000	000	000	DF22:	.BYTE	0,0,0,0
1961	012611	000					
1962	012612	000	000	000	DF24:	.BYTE	0,0,0,0,0,0,0
1963	012615	000	000	000			
1964	012620	000					
1965	012621	000	000	000	DF26:	.BYTE	0,0,0,0,0,0,0,0
1966	012624	000	000	000			
1967	012627	000	000				
1968	012631	000	000	000	DF27:	.BYTE	0,0,0,0,0,0
1969	012634	000	000	000			
1970	012637	000	000	000	DF30:	.BYTE	0,0,0,0,0,0
1971	012642	000	000	000			
1972							
1973	012645	000	000	001	DF31:	.BYTE	0,0,1,0,0,0,0,0
1974	012650	000	000	000			
1975	012653	000	000				
1976	012655	000	000	000	DF32:	.BYTE	0,0,0,1,0,0,0,0,0
1977	012660	001	000	000			
1978	012663	000	000	000			
1979	012666	000	000	000	DF33:	.BYTE	0,0,0,1,0,0,0,0
1980	012671	001	000	000			
1981	012674	000	000				
1982	01267E	000	000	000	DF34:	.BYTE	0,0,0,0,0,0,0

1983	012701	000	000	000			
1984	012704	000	000	000			
1985	012705	000	000	000	DF35:	.BYTE	0,0,0,0,0,0,0,0
1986	012710	000	000	000			
1987	012713	000	000	000			
1988	012715	000	000	000	DF36:	.BYTE	0,0,0,0,0,0,0
1989	012720	000	000	000			
1990	012723	000	000	000	DF37:	.BYTE	0,0,0,0,0,0,0,0,0
1991	012726	000	000	000			
1992	012731	000	000	000			
1993	012734	000	000	000	DF40:	.BYTE	0,0,0,0,0,0,0,0
1994	012737	000	000	000			
1995	012742	000	000	000			
1996							
1997		012744				.EVEN	
1998	012744	044122	030461	051040	EM42:	.ASCIZ	/RH11 REGISTER FAILED TO RESPOND TO A "TST" COMMAND/
1999	012752	043505	051511	042524			
2000	012760	020122	040506	046111			
2001	012766	042105	052040	020117			
2002	012774	042522	050123	047117			
2003	013002	020104	047524	040440			
2004	013010	021040	051524	021124			
2005	013016	041440	04651	040515			
2006	013024	042116	000				
2007							
2008	013027	122	030510	020061	EM43:	.ASCIZ	/RH11 ILLEGAL REGISTER RESPONSE TEST/
2009	013034	046111	042514	040507			
2010	013042	020114	042522	044507			
2011	013050	052123	051105	051040			
2012	013056	051505	047520	051516			
2013	013064	020105	042524	052123			
2014	013072	000					
2015							
2016	013073	115	053117	020105	EM44:	.ASCIZ	/MOVE BYTE TO WORD COUNT TEST/
2017	013100	054502	042524	052040			
2018	013106	020117	047527	042122			
2019	013114	041440	052517	052116			
2020	013122	052040	051505	000124			
2021							
2022	013130	044502	020123	054502	EM45:	.ASCIZ	/BIS BYTE TO WORD COUNT/
2023	013136	042524	052040	020117			
2024	013144	047527	042122	041440			
2025	013152	052517	052116	000			
2026							
2027	013157	102	041511	041040	EM46:	.ASCIZ	/BIC BYTE TO WORD COUNT/
2028	013164	052131	020105	047524			
2029	013172	053440	051117	020104			
2030	013200	047503	047125	000124			
2031							
2032	013206	042522	044507	052123	EM47:	.ASCIZ	/REGISTER ADDRESS SELECT TEST/
2033	013214	051105	040440	042104			
2034	013222	042522	051523	051440			
2035	013230	046105	041505	020124			
2036	013236	042524	052123	000			
2037							
2038	013243	116	047117	042440	EM50:	.ASCIZ	/NON EXISTANT DRIVE (NED) TEST/

2039	013250	044530	052123	047101			
2040	013256	020124	051104	053111			
2041	013264	020105	047050	042105			
2042	013272	020051	042524	052123			
2043	013300	000					
2044							
2045	013301	101	020123	042522	EM51:	.ASCIZ	/AS REGISTER TEST/
2046	013306	044507	052123	051105			
2047	013314	052040	051505	000124			
2048							
2049	013322	052502	051523	040440	EM52:	.ASCIZ	/BUSS ADDRESS REGISTER DATA TEST/
2050	013330	042104	042522	051523			
2051	013336	051040	043505	051511			
2052	013344	042524	020122	040504			
2053	013352	040524	052040	051505			
2054	013360	000124					
2055							
2056	013362	052502	051523	040440	EM53:	.ASCIZ	/BUSS ADDRESS REGISTER MOVE BYTE/
2057	013370	042104	042522	051523			
2058	013376	051040	043505	051511			
2059	013404	042524	020122	047515			
2060	013412	042526	041040	052131			
2061	013420	000105					
2062							
2063	013422	044122	030461	044440	EM54:	.ASCIZ	/RH11 INTERRUPT FAILED TO OCCUR/
2064	013430	052116	051105	052522			
2065	013436	052120	043040	044501			
2066	013444	042514	020104	047524			
2067	013452	047440	041503	051125			
2068	013460	000					
2069							
2070	013461	122	051505	052105	EM55:	.ASCIZ	/RESET TEST/
2071	013466	052040	051505	000124			
2072							
2073	013474	054115	020106	044502	EM56:	.ASCIZ	/MXF BIT TEST/
2074	013502	020124	042524	052123			
2075	013510	000					
2076							
2077	013511	125	044516	052502	EM57:	.ASCIZ	/UNIBUS PARITY BIT TEST/
2078	013516	020123	040520	044522			
2079	013524	054524	041040	052111			
2080	013532	052040	051505	000124			
2081							
2082	013540	047504	051505	051440	EM60:	.ASCIZ	/DOES SELECTING THE RH11 CLEAR THE UNIT SELECT REGISTER/
2083	013546	046105	041505	044524			
2084	013554	043516	052040	042510			
2085	013562	051040	030510	020061			
2086	013570	046103	040505	020122			
2087	013576	044124	020105	047125			
2088	013604	052111	051440	046105			
2089	013612	041505	020124	042522			
2090	013620	044507	052123	051105			
2091	013626	000					
2092							
2093	013627	104	042517	020123	EM61:	.ASCIZ	DOES TRE GET SET BY UNIBUS PARITY ERROR
2094	013634	051124	020105	042507			

2095	013642	020124	042523	020124	
2096	013650	054502	052440	044516	
2097	013656	052502	020123	040520	
2098	013664	044522	054524	042440	
2099	013672	051122	051117	000	
2100					
2101	013677	116	047117	042440	EM62: .ASCIZ /NON EXISTANT DRIVE (NED) FAILED TO SET (TRE)/
2102	013704	044530	052123	047101	
2103	013712	020124	051104	053111	
2104	013720	020105	047050	042105	
2105	013726	020051	040506	046111	
2106	013734	042105	052040	020117	
2107	013742	042523	020124	052050	
2108	013750	042522	000051		
2109					
2110	013754	047516	020116	054105	EM63: .ASCIZ .NON EXISTANT MEMORY (NEM) FAILED TO SET (TRE)/
2111	013762	051511	040524	052116	
2112	013770	046440	046505	051117	
2113	013776	020131	047050	046505	
2114	014004	020051	040506	046111	
2115	014012	042105	052040	020117	
2116	014020	042523	020124	052050	
2117	014026	042522	000051		
2118					
2119	014032	047520	052122	051440	EM64: .ASCIZ /PORT SELECT FAILED TO CLEAR/
2120	014040	046105	041505	020124	
2121	014046	040506	046111	042105	
2122	014054	052040	020117	046103	
2123	014062	040505	000122		
2124					
2125	014066	047503	052116	047522	EM65: .ASCIZ /CONTROLLER CLEAR FAILED TO CLEAR COMMAND REGISTER/
2126	014074	046114	051105	041440	
2127	014102	042514	051101	043040	
2128	014110	044501	042514	020104	
2129	014116	047524	041440	042514	
2130	014124	051101	041440	046517	
2131	014132	040515	042116	051040	
2132	014140	043505	051511	042524	
2133	014146	000122			
2134					
2135	014150	042522	042523	042514	EM66: .ASCIZ /RESELECT FAILED TO CLEAR COMMAND REGISTER/
2136	014156	052103	043040	044501	
2137	014164	042514	020104	047524	
2138	014172	041440	042514	051101	
2139	014200	041440	046517	040515	
2140	014206	042116	051040	043505	
2141	014214	051511	042524	000122	
2142					
2143	014222	047111	042524	051122	EM67: .ASCIZ /INTERRUPT CAUSED BY RDY!IE BITS SET FAILED TO OCCUR/
2144	014230	050125	020124	040503	
2145	014236	051525	042105	041040	
2146	014244	020131	051040	054504	
2147	014252	044441	020105	044502	
2148	014260	051524	051440	052105	
2149	014266	043040	044501	042514	
2150	014274	020104	047524	047440	

H04

CZRJH80.RP04/S/6 DSKLS CTRLR2 MACY11 30(1046) 10-NOV-77 11:48 PAGE 46
CZRJH8.P11 10-NOV-77 11:36 ERROR POINTER TABLE

SEG 0046

2207	014672	001116	017330	045530	DT42:	.WORD	\$ERRPC, TSTNM, REGADR, 0
2208	014700	000000					
2209	014702	001116	017330	045530	DT44:	.WORD	\$ERRPC, TSTNM, REGADR, \$GDDAT, \$BDDAT, 0
2210	014710	001124	001126	000000			
2211	014716	001116	017330	045530	DT54:	.WORD	\$ERRPC, TSTNM, REGADR, \$GDDAT, 0
2212	014724	001124	000000				

CZRHBC, RPO4-5 6 DSALS_CTRLR2
CZRHBC.P11 10-NOV-77 11:36

MACY11 30(1046) 10-NOV-77 11:48 PAGE 47
ERROR POINTER TABLE

SEQ 0047

02213	014730	000	000	000	DF42:	.BYTE	0,0,0
02214	014733	000	000	000	DF44:	.BYTE	0,0,0,0,0
02215	014736	000	000				
02216	014740	000	000	000	DF54:	.BYTE	0,0,0,0
02217	014743	000					

2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254

.SBTTL HARDWARE REGISTER BIT DEFINITIONS

;RH11 REGISTERS

;WORD COUNT REGISTER (RHWC)
;EACH BIT IS CALLED BY BIT NUMBER

;BUS ADDRESS REGISTER (RHBA)
;EACH BIT IS CALLED BY BIT NUMBER

;CONTROL AND STATUS REGISTER 2 (RHCS2)

000001
000002
000004
000010
000020
000040
000100
000200
000400
001000
002000
004000
010000
020000
040000
100000

US1= 1 ;UNIT SELECT (BIT #0)
US2= 2 ;UNIT SELECT (BIT #1)
US4= 4 ;UNIT SELECT (BIT #2)
BAI= 10 ;BUS ADDRESS INCREMENT INHIBIT (BIT #3)
PAT= 20 ;INVERT PARITY ON MASS BUS TO EVEN (BIT #4)
CLR= 40 ;CLEAR (BIT #5)
IR= 100 ;INPUT READY (BIT #6)
OR= 200 ;OUTPUT READY (BIT #7)
MPE= 400 ;MASS BUS PARITY ERROR (BIT #8)
MXF= 1000 ;MISSED TRANSFER ERROR (BIT #9)
PGE= 2000 ;PROGRAM ERROR (BIT #10)
NEM= 4000 ;NON EXISTANT MEMORY (BIT #11)
NED= 10000 ;NON EXISTANT DRIVE (BIT #12)
UPE= 20000 ;UNIBUS PARITY ERROR (BIT #13)
WCE= 40000 ;WRITE CHECK ERROR (BIT #14)
DLT= 100000 ;DATA LATE (BIT #15)

;DATA BUFFER REGISTER (RHDB)
;EACH BIT IS CALLED BY BIT NUMBER

;RP04 REGISTERS

;CONTROL AND STATUS 1 REGISTER. (#00)

2255			
2256			
2257			
2258			
2259			
2260			
2261	000001	GO= 1	;GO (BIT #0)
2262	000100	IE= 100	; INTERRUPT ENABLE (BIT #6)
2263	000200	RDY= 200	; READY (BIT #7)
2264	000400	A16= 400	; HIGH ORDER UNIBUS BITS (BIT #8)
2265	001000	A17= 1000	; HIGH ORDER UNIBUS BITS (BIT #9)
2266	002000	PSEL= 2000	; PORT SELECT (BIT #10)
2267	004000	DVA= 4000	; DEVICE AVAILABLE (BIT #11)
2268	020000	MCPE= 20000	; MASSBUSS PARITY ERROR (BIT #13)
2269	040000	TRE= 40000	; TRANSFER ERROR (BIT #14)
2270	100000	SC= 100000	; SPECIAL CONDITION (BIT #15)

;STATUS REGISTER (RHDS1) (#01)

2271			
2272			
2273			
2274	000001	DFS= 1	; DRIVE FORWARD 5"/SEC. (BIT #0)
2275	000002	DF20= 2	; DRIVE FORWARD 20"/SEC. (BIT #1)
2276	000004	DIG8= 4	; DRIVE TO INNER GAVRO BAND (BIT #2)
2277	000010	GRV= 10	; GO REVERSE (BIT #3)
2278	000020	DL64= 20	; DIFFERENCE LESS THAN 64 (BIT #4)
2279	000040	DE1= 40	; DIFFERENCE EQUALS 1 (BIT #5)
2280	000100	VV= 100	; VOLUME VALID (BIT #6)
2281	000200	DRY= 200	; DRIVE READY (BIT #7)
2282	000400	DPR= 400	; DRIVE PRESENT (BIT #8)
2283	001000	PROG= 1000	; PROGRAMABLE (BIT #9)
2284	002000	LST= 2000	; LAST SECTOR TRANSFERRED (BIT #10)
2285	004000	WRL= 4000	; WRITE LOCK (BIT #11)
2286	010000	MOL= 10000	; MEDIUM ON-LINE (BIT #12)
2287	020000	PIP= 20000	; POSITIONING OPERATION IN PROGRESS (BIT #13)
2288	040000	ERR= 40000	; COMPOSIT ERROR. (BIT #14)
2289	100000	ATA= 100000	; ATTENTION ACTIVE (BIT #15)

;ERROR REGISTER #01 (RHER1) (#02)

2290			
2291			
2292	000001	ILF= 1	; ILLEGAL FUNCTION (BIT #0)
2293	000002	ILR= 2	; ILLEGAL REGISTER (BIT #1)
2294	000004	RMR= 4	; REGISTER MODIFICATION REFUSED (BIT #2)
2295	000010	PAR= 10	; PARITY ERROR (BIT #3)
2296	000020	FER= 20	; FORMAT ERROR (BIT #4)
2297	000040	WCF= 40	; WRITE CLOCK FAIL (BIT #5)
2298	000100	ECH= 100	; ECC HARD ERROR (BIT #6)
2299	000200	HCE= 200	; HEADER COMPARE ERROR (BIT #7)
2300	000400	HCRC= 400	; HEADER CRC ERROR (BIT #8)
2301	001000	AOE= 1000	; ADDRESS OVERFLOW ERROR (BIT #9)
2302	002000	IAE= 2000	; INVALID ADDRESS ERROR (BIT #10)
2303	004000	WLE= 4000	; WRITE LOCK ERROR (BIT #11)
2304	010000	DTE= 10000	; DRIVE TIMING ERROR (BIT #12)
2305	020000	OPI= 20000	; OPERATION INCOMPLETE (BIT #13)
2306	040000	UNS= 40000	; DRIVE UNSAFE (BIT #14)
2307	100000	DCK= 100000	; DATA CHECK ERROR (BIT #15)

;MAINTAINABILITY REGISTER (RHMA) (#03)

2308

2309

2310

2311 000001
2312 000002
2313 000004
2314 000010
2315 000020
2316 000040
2317 000200
2318 000400
2319 001000

DMD= 1 ;DIAGNOSTIC MODE (BIT #0)
MCLK= 2 ;MAINTAINABILITY CLOCK (BIT #1)
MINX= 4 ;MAINTAINABILITY INDEX (BIT #2)
MSTCK= 10 ;MAINTAINABILITY SECTOR CLOCK (BIT #3)
MRD= 20 ;MAINTAINABILITY READ (BIT #4)
MWR= 40 ;MAINTAINABILITY WRITE (BIT #5)
DENVL= 200 ;DATA ENVELOPE (BIT #7)
ZER= 400 ;ZERO DETECT (BIT #8)
DTSY= 1000 ;MAINTAINABILITY SYNC DETECTED (BIT #9)

;ATTENTION SUMMARY PSEUDO-REGISTER (RHAS) (#04)

2320 000001
2321 000002
2322 000004
2323 000010
2324 000020
2325 000040
2326 000100
2327 000200

AT0= 1 ;DEVICE 0 (BIT #0)
AT1= 2 ;DEVICE 1 (BIT #1)
AT2= 4 ;DEVICE 2 (BIT #2)
AT3= 10 ;DEVICE 3 (BIT #3)
AT4= 20 ;DEVICE 4 (BIT #4)
AT5= 40 ;DEVICE 5 (BIT #5)
AT6= 100 ;DEVICE 6 (BIT #6)
AT7= 200 ;DEVICE 7 (BIT #7)

;DESIRED SECTOR/TRACK ADDRESS REGISTER (RHDST) (#1)
;EACH BIT IS CALLED BY BIT NUMBER

;DRIVE TYPE REGISTER (RHDT) (#06)
;EACH BIT IS CALLED BY BIT NUMBER

;LOOK-AHEAD REGISTER (RHLA) (#07)

2330 000001
2331 000002
2332 000004
2333 000010
2334 000020
2335 000040
2336 000100
2337 000200
2338 000400
2339 001000
2340 002000
2341 004000
2342 010000
2343 020000
2344 040000

EXT1= 1 ;EXTENSION 1 (BIT #0)
EXT2= 2 ;EXTENSION 2 (BIT #1)
EXT4= 4 ;EXTENSION 3 (BIT #2)
EXT10= 10 ;EXTENSION 4 (BIT #3)
EXT20= 20 ;EXTENSION 5 (BIT #4)
EXT40= 40 ;EXTENSION 6 (BIT #5)
SC1= 100 ;SECTOR COUNT FIELD 0 (BIT #6)
SC2= 200 ;SECTOR COUNT FIELD 1 (BIT #7)
SC4= 400 ;SECTOR COUNT FIELD 2 (BIT #8)
SC10= 1000 ;SECTOR COUNT FIELD 3 (BIT #9)
SC20= 2000 ;SECTOR COUNT FIELD 4 (BIT #10)
TRK1= 4000 ;TRACK FIELD 1 (BIT #11)
TRK2= 10000 ;TRACK FIELD 2 (BIT #12)
TRK4= 20000 ;TRACK FIELD 3 (BIT #13)
TRK10= 40000 ;TRACK FIELD 4 (BIT #14)

MO4

CZRJH80.RP04/5 6 DSKLS CTRLR2
CZRJH8.P11 10-NOV-77 11:36

MACY11 30(1046) 10-NOV-77 11:48 PAGE 51
HARDWARE REGISTER BIT DEFINITIONS

SEQ 0051

```

2367      100000      TRK20= 100000      ;TRACK FIELD 5 (BIT #15)
2368
2369      ;ERROR REGISTER #2 (RHER2) (#10)
2370
2371      000001      WCU= 1      ;WRITE CURRENT UNSAFE (BIT #0)
2372      000002      CSF= 2      ;CURRENT SINK FAILURE (BIT #1)
2373      000004      WSU= 4      ;WRITE SELECT UNSAFE (BIT #2)
2374      000010      CSU= 10     ;CURRENT SWITCH UNSAFE (BIT #3)
2375      000020      MSE= 20     ;MOTOR SEQUENCE ERROR (BIT #4)
2376      000040      TDF= 40     ;TRANSITIONS DETECTOR FAILURE (BIT #5)
2377      000100      TUF= 100    ;TRANSITIONS UNSAFE (BIT #6)
2378      000200      FEN= 200    ;FAILSAFE ENABLED (BIT #7)
2379      000400      WRU= 400    ;WRITE READY UNSAFE (BIT #8)
2380      001000      MHS= 1000   ;MULTIPLE HEAD SELECT (BIT #9)
2381      002000      NHS= 2000   ;NO HEAD SELECTION (BIT #10)
2382      004000      IXE= 4000   ;INDEX ERROR (BIT #11)
2383      010000      VU30= 10000  ;30VOLT UNSAFE (BIT #12)
2384      020000      PLU= 20000  ;P_0 UNSAFE (BIT #13)
2385      100000      ACU= 100000 ;ACUNSAFE (BIT #15)
2386
2387      ;OFFSET REGISTER (RHOF) (#11)
2388
2389      000001      OF25= 1      ;OFFSET 25 MICRO INCHES (BIT #0)
2390      000002      OF50= 2      ;OFFSET 50 MICRO INCHES (BIT #1)
2391      000004      OF100= 4     ;OFFSET 100 MICRO INCHES (BIT #2)
2392      000010      OF200= 10    ;OFFSET 200 MICRO INCHES (BIT #3)
2393      000020      OF400= 20    ;OFFSET 400 MICRO INCHES (BIT #4)
2394      000040      OF800= 40    ;OFFSET 800 MICRO INCHES (BIT #5)
2395
2396      000200      OFREV= 200   ;OFFSET NEGATIVE (REVERSE) (BIT #7)
2397      002000      HCI= 2000   ;HEADER COMPARE INHIBIT (BIT #10)
2398      004000      ECI= 4000   ;ERROR CORRECTION CODE INHIBIT (BIT #11)
2399      010000      FMT22= 10000  ;FORMAT BIT (BIT #12)
2400
2401
2402
2403
2404
2405      ;DESIRED CYLINDER ADDRESS (RHCA) (#12)
2406      ;EACH BIT IS CALLED BY BIT NUMBER.
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422

```

2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446

000001
000002
000010
000020
000040
000100
040000
100000

:ERROR REGISTER #03 (RHER3) (#15)

PSU=	1	:PACK SPEED UNSAFE (BIT #0)
VUF=	2	:VELOCITY UNSAFE (BIT #1)
UWR=	10	:ANY UNSAFE EXCEPT READ/WRITE (BIT #3)
PRE=	20	:DISK PACK ROTATION ERROR (BIT #4)
ACL=	40	:AC LOW (BIT #5)
DCL=	100	:DC LOW (BIT #6)
SKI=	40000	:SEEK INCOMPLETE (BIT #14)
OCYL=	100000	:OFF CYLINDER (BIT #15)

:ECC POSITION REGISTER (RHEC1) (#16)
:EACH BIT IS CALLED BY BIT NUMBER

:ECC PATTERN REGISTER (RHEC2) (#17)
:EACH BIT IS CALLED BY BIT NUMBER

2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490

.SBTTL REGISTER ADDRESSES

;RPO4/5/6 VECTOR ADDRESS

014744 000254

RPVEC: 254

;RPO4/5/6 VECTOR ADDRESS

;NOTE: THE CONTENTS OF THESE LOCATIONS WILL BE DIFFRENT
; IF THE "CHANGE BASE ADDRESS" ROUTINE IS USED.
; THIS ROUTINE STARTS AT LOCATION TAGGED "BASECH"

014746 176722
014750 176702
014752 176704
014754 176710
014756 176700
014760 176714
014762 176706
014764 176740
014766 176732
014770 176734
014772 176742
014774 176716
014776 176724
015000 176712
015002 176726
015004 176730
015006 176744
015010 176746
015012 176720
015014 176736

RHOB: 176722
RHWC: 176702
RHBA: 176704
RHCS2: 176710
RHCS1: 176700
RHER1: 176714
RH06: 176706
RHER2: 176740
RHOF: 176732
RHCA: 176734
RHER3: 176742
RHAS: 176716
RHMR: 176724
RHOS1: 176712
RHOT: 176726
RHSN: 176730
RHEC1: 176744
RHEC2: 176746
RHLA: 176720
RHCC: 176736

;DATA BUFFER
;WORD COUNT
;BUS ADDRESS
;CONTROL AND STATUS
;CONTROL AND STATUS 1 SEE NOTE ABOVE
;ERROR #1 SEE NOTE ABOVE
;DESIRED SECTOR / TRACK ADDRESS
;ERROR #2
;OFFSET
;DESIRED CYLINDER ADDRESS
;ERROR #3
;ATTENTION SUMMARY SEE NOTE ABOVE
;MAINTAINABILITY
;DRIVE STATUS
;DRIVE TYPE
;SERIAL NUMBER SEE NOTE ABOVE
;ECC POSITION
;ECC PATTERN
;LOOK AHEAD
;CURRENT CYLINDER ADDRESS

;ADDITIONAL REGISTERS LOCATED IN THE RH70 CONTROLLER

015016 176752
015020 176750

RHCS3: 176752
RHBAE: 176750

;CONTROL AND STATUS REG #3
;BUS ADDRESS EXTENSION REGISTER

2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520

015022 000000
015024 000000
015026 000000
015030 000000

015032 000000
015034 000000
015036 000000
015040 000000
015042 000000
015044 000000
015046 000000
015050 000000
015052 000000
015054 000000
015056 000000
015060 000000
015062 000000
015064 000000
015066 000000
015070 000000

; THE FOLLOWING LOCATIONS ARE RESERVED FOR REGISTER SAVES
; ANY TIME THERE IS AN ERROR ALL THESE WILL BE FILLED
; ONLY SOME MAY BE PRINTED BUT ALL WILL BE FILLED TRUE
; FOR THE TIME JUST AFTER THE "ERROR" ERROR COMMAND

DB: 0 ; DATA BUFFER
WC: 0 ; WORD COUNT
BA: 0 ; BUS ADDRESS
CS2: 0 ; CONTROL AND STATUS 2

CS1: 0 ; CONTROL AND STATUS 1
ER1: 0 ; ERROR #1
DST: 0 ; DESIRED SECTOR/TRACK ADDRESS
ER2: 0 ; ERROR #2
OF: 0 ; OFFSET
CA: 0 ; DESIRED CYLINDER ADDRESS
ER3: 0 ; ERROR #3
AS: 0 ; ATTENTION SUMMARY
MR: 0 ; MAINTAINABILITY
DS1: 0 ; DRIVE STATUS
DT: 0 ; DRIVE TYPE
SN: 0 ; SERIAL NUMBER
EC1: 0 ; ECC POSITION
EC2: 0 ; ECC PATTERN
LA: 0 ; LOOK-AHEAD
CC: 0 ; CURRENT CYLINDER ADDRESS

; FLAGS AND INTERNAL PROGRAM CONTROL WORDS

2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560

015072 000010
015112 000000
015114 000000

015116 000000

015120 000000
015122 000000

015124 000000

015126 000000

015130 000000

015132 000000

015134 000000
015136 000000

015140 000000

015142 000000

015144 000000

015146 000000

UNITS: .BLKW 8.
UNIT: .WORD 0
NOUNIT: .WORD 0

NUNIT: .WORD 0

SELECT: .WORD 0
UNITSL: .WORD 0

ERFLGS: 0

SAVDT: 0

SAVSN: 0

PCJSR: 0

ATTENT: 0
TOTALAT: 0

TMPILL: 0

TSECC: 0

TESDTE: 0

TAGDTE: 0

; THIS IS FILLED WITH -1
; UNIT UNDER TEST
; NUMBER OF UNITS PRESENT
; USED TO KEEP TRACK OF UNIT UNDER TEST
; USED TO DETERMIN IF THERE ARE MORE
; THAN ONE UNIT
; ALL ONES INDICATE UNIT TO BE SELECTED
; UNIT NO. SELECTED

; ERROR FLAG

; SAVE DRIVE TYPE REGISTER
; FOR COMPARISON IN DRIVE CLEAR TEST
; AND RH INIT TEST
; SAVE SERIAL NUMBER REGISTER
; FOR COMPARISON IN DRIVE CLEAR TEST
; AND RH INIT TEST

; SAVE PC OF JSR WHICH GAVE THE EPROR

; ATTENTION BIT FOR PRESENT UNIT
; TOTAL ATTENTION BITS

; TEMPORARY ILLEGAL FUNCTION

; FLAG TO SAY IF ECC TEST OR NOT
; WHEN =177777 IT IS AN ECC TEST
; WHEN =0 IT IS NOT AN ECC TEST

; FLAG TO SAY IF DRIVE TIMING ERROR OR NOT
; WHEN = 177777 IT IS A DTE TEST
; WHEN = 0 IT IS NOT A DTE TEST

; TEMPORARY TAG USED IN DRIVE TIMING
; ERROR TEST

```

2561
2562
2563 ;FUNCTION EQUATES
2564
2565 ;TABLE OF COMMAND FUNCTIONS FOR RHCS1
2566 ;THEN "GO" BIT HAS TO BE SET
2567
2568 015150 FUTABL:
2569 015150 000000 NOPERA: 0 ;NO OPERATION
2570 015152 000002 UNLOAD: 2 ;UNLOAD (STAND BY)
2571 015154 000006 RECALI: 6 ;RECALIBRATE
2572 015156 000010 DCLEAR: 10 ;DRIVE CLEAR
2573 015160 000012 RELEAS: 12 ;RELEASE (DUAL-PORT OPERATION)
2574 015162 000030 SERCH: 30 ;SEARCH COMMAND
2575 015164 000050 WRCHK: 50 ;WRITE CHECK DATA
2576 015166 000052 WRCHDT: 52 ;WRITE CHECK HEADER AND DATA
2577 015170 000060 WRIDAT: 60 ;WRITE DATA
2578 015172 000062 WRIFOR: 62 ;WRITE HEADER AND DATA (FORMAT)
2579 015174 000070 READAT: 70 ;READ DATA
2580 015176 000072 REFOR: 72 ;READ HEADER AND DATA
2581 015200 000004 SEECOM: 4 ;SEEK COMMAND
2582 015202 000014 OFSETC: 14 ;OFFSET COMMAND
2583 015204 000016 RETCL: 16 ;RETURN TO CENTERLINE
2584 015206 000022 PKACK: 22 ;PACK ACKNOWLEDGE
2585 015210 000020 READIN: 20 ;READ IN
2586 015212 000000 ILLEGL: .WORD ;COMPUTED ILLEGAL FUNCTION
2587
2588
2589
2590 ;DATA BUFFER FOR READ WRITE
2591
2592
2593 015220 000422 WRFROM: .BLKW 274. ;WRITE FROM THIS BUFFER
2594 016264 000422 REINTO: .BLKW 274. ;READ INTO THIS BUFFER
2595
2596
2597 017330 000000 TSTNM: 0 ;TEST NUMBER
2598 017332 000000 FIRST: 0 ;IF ZERO WILL TYPE HEADER
2599 ;IF ONES WILL NOT TYPE HEADER
2600
2601 017334 000000 RH70: 0 ;FLAG = 1 FOR RH70 CONTROLLER
2602 ;FLAG = 0 FOR RH11
2603
2604
2605
2606
2607 ;TABLE FOR ATTENTION BITS
2608 ;ATTENTION TABLE
2609
2610 017336 001 002 004 ATABLE: .BYTE 1,2,4,10,20,40,100,200
2611 017341 010 020 040
2612 017344 100 200

```

```

2613
2614
2615 .SBTTL
2616 .SBTTL ***PROGRAM SETUP & SETUP TESTS***
2617 .SBTTL
2618 017346 012737 177777 015120 BEGIN2: MOV #-1, @#SELECT ; SELECT UNIT
2619 017354 000402 BR START
2620 017356 005037 015120 BEGIN: CLR @#SELECT ; DO NOT SELECT UNIT
2621 ; NORMAL RUN
2622
2623 017362 START:
2624 017362 000005 RESET
2625
2626
2627
2628 017604 012737 000000 177776 STARTA: MOV #0, PS ; SET PROCESSOR STATUS TO 0
2629 017612 012777 057302 175124 MOV #RPVECT, @RPVEC ; THIS IS FOR UNTIMELY DRIVE INTERRUPTS
2630 017620 004737 060346 JSR PC, @#STKINT ; INITIALIZE TTY KEYBOARD
2631 017624 005737 017332 TST @#FIRST ; IS THIS FIRST TIME ROUND ?
2632 017630 001001 BNE 1$ ; DON'T TYPE HEADER IF NOT
2633 017632 000402 BR 2$ ; TYPE HEADER IF SO
2634
2635 017634 000137 020662 1$: JMP @#SND1
2636
2637 017640 2$:
2638
2639
2640
2641 020662 012737 177777 017332 SND1: MOV #-1, @#FIRST ; NEXT TIME DO NOT GIVE HEADER
2642
2643
2644 020720 032777 010000 160212 RH70CK: BIT #SW12, @SWR ; LOOK TO SEE IF USING RH70
2645 020726 001403 BEQ 3$ ; IF SW12 = 0, SKIP NEXT
2646 020730 012737 000001 017334 MOV #1, @#RH70 ; IF SW12 = 1, CU IS AN RH70
2647
2648 020736 005737 015120 3$: TST @#SELECT ; 200 START?
2649 021016 104412 RDOCT
2650 021020 042716 177770 BIC #177770, (SP) ; ONLY KEEP LAST 3 BITS
2651 021024 011637 015112 MOV (SP), @#UNIT ; SAVE UNIT TO BE TESTED
2652 021030 012637 015122 MOV (SP)+, @#UNITSL ; SAVE UNIT TO BE TESTED
2653
2654
2655

```


2692								
2693	021402	012706	001000		MOV	#STACK,SP		;RESET STACK
2694								
2695	021426	013737	014754	021442	MOV	@#RHCS2,@#UN+2		
2696	021434	004537	C45532		JSR	R5,@#BITST		;TEST BITS IN REGISTER
2697	021440	020017		UN:	20017			;ONLY THESE BITS ARE TEST READ/WRITE
2698	021442	000000			.WORD	0		;ADDRESS OF REG. BEING TESTED
2699	021444	104001			ERROR	1		;IN CORRECT DATA RECEIVED
2700	021446	000207			RTS	PC		;RETURN TO BLT3 ROUTINE
2701								
2702								
2703								
2704								
2705								
2706								
2707								
2708	021466	013701	014774		MOV	@#RHAS,R1		;R1 HAS ADDRESS OF RHAS
2709	021472	012711	177777		MOV	#-1,@R1		;THIS CLEARS RHAS (SURPRISED!
2710	021476	011137	001126		MOV	@R1,@#SBDDAT		;TEST DATA
2711	021502	105737	001126		TSTB	@#SBDDAT		
2712	021510	005037	001124		CLR	@#SGDDAT		;GOOD DATA
2713	021514	010137	045530		MOV	R1,@#REGADR		;FAILING REG. RHAS
2714	021520	104001			ERROR	1		;RHAS DOES NOT CLEAR
2715								;WITH ONES MOVED INTO IT

```

2717
2718 021532 000005          RESET          ; START WITH AN INIT
2719 021534 004737 060346 JSR          PC, @#STKINT ; INITILIZE TTY KEYBOARD
2720
2721 021540 032777 020000 157372 BIT          #SW13, @SWR    ; INHIBIT ERROR TYPEOUT ?
2722 021546 001026          BNE          4$          ; SKIP NEXT IF SO
2723 021624 013701 014774 4$: MOV          @#RHAS, R1   ; R1 HAS ADDR. OF RHAS
2724 021630 013702 014754 MOV          @#RHCS2, R2  ; R2 HAS ADDR. OF RHCS2
2725 021634 005012          CLR          @R2         ; CLEAR RHCS2
2726 021636 012700 000010 MOV          #8, R0       ; COUNT
2727 021642 013704 014760 MOV          @#RHER1, R4  ; R4 HAS ADDR. OF RHER1
2728
2729 021646 012714 177777 1$: MOV          #-1, @R4   ; MOVE ERRORS INTO RHER1
2730 021652 005212          INC          @R2         ; INCREMENT UNIT NO.
2731 021654 005300          DEC          R0          ; COUNT
2732 021656 001373          BNE          1$          ; BRANCH IF 8 NOT DONE
2733 021660 111137 015136 MOVB         @R1, @#TOTALAT ; SAVE TOTAL ATTENTION
2734
2735 021664 105037 015137 CLRB         @#TOTALAT+1 ; CLEAR UPPER BYTE
2736 021670 105711          TSTB         @R1         ; TEST FOR ANY DRIVES PRESENT
2737 021672 001402          BEQ          2$          ; NONE RESPONDING - TYPE THE MESSAGE
2738 021674 000137 022264 JMP          XE2          ; SOME THERE - GO FILL "UNITS" TABLE
2739
2740 021700 032777 020000 157232 2$: BIT          #SW13, @SWR  ; INHIBIT ERROR TYPE OUT?
2741 021706 001402          BEQ          3$          ; "NO DRIVES" MESSAGE IF NO
2742 021710 000137 022622 JMP          SELTST       ; CHECK FOR SELECTED UNIT START AND LOAD
2743
2744
2745 021714          3$:
2746
2747 022260 000137 044560 JMP          @#SEOP       ; GO OUT-----
2748
2749
2750
2751          ; *SET UP UNITS TABLE
2752
2753 022264          XE2:
2754 022264 012700 000010 2$: MOV          #8, R0       ; COUNTER
2755 022270 012703 015072 MOV          #UNITS, R3   ; POINTER
2756 022274 012723 177777 3$: MOV          #-1, (R3)+  ; PRESET BLOCK TO ALL ONES
2757 022300 005300          DEC          R0         ; COUNT
2758 022302 001374          BNE          3$          ; BRANCH IF 8 NOT DONE
2759 022304 012703 015072 MOV          #UNITS, R3   ; POINTER
2760 022310 005005          CLR          R5         ; NO. OF UNITS PRESENT
2761 022312 005037 015114 CLR          @#NOUNIT    ; COUNTER
2762 022316 012700 000010 MOV          #8, R0       ; TEMPORARY STORAGE
2763 022322 011137 001176 MOV          @R1, @#TMP0  ; SET CARRY IF ONE IN 0 BIT
2764 022326 006037 001176 4$: ROR          @#TMP0
2765
2766 022332 103120          BCC          5$
2767 022334 010577 172414 MOV          R5, @RHCS2   ; INSERT UNIT NUMBER
2768 022340 022777 024020 172434 CMP          #24020, @RHDT ; IS THIS A DUAL PORT RPO4 ?
2769 022346 001503          BEQ          6$          ; TYPE DRIVE NO. IF SO
2770 022350 022777 020020 172424 CMP          #20020, @RHDT ; IS THIS A SINGLE PORT RPO4 ?
2771 022356 001477          BEQ          6$          ; TYPE DRIVE NO. IF YES
2772

```

J05

CZRJHBO RPO4/5/6 DSKLS CTRLR2 MACY11 30(1046) 10-NOV-77 11:48 PAGE 61
 CZRJHBP11 10-NOV-77 11:36 T4 TEST FOR DRIVES PRESENT USING RHAS AND RHCS2

SEQ 0061

2773	022360	022777	024021	172414		CMP	#24021, @RHDT	; IS THIS A DUAL PORT RPO5 ?
2774	022366	001473				BEQ	6\$; TYPE UNIT NO. OUT
2775	022370	022777	020021	172404		CMP	#20021, @RHDT	; IS THIS A SINGLE PORT RPO5 ?
2776	022376	001467				BEQ	6\$; TYPE UNIT NO. IF SO
2777								
2778	022400	022777	024022	172374		CMP	#24022, @RHDT	; IS THIS A DUAL PORT RPO6 ?
2779	022406	001463				BEQ	6\$; TYPE THE NO IF SO
2780	022410	022777	020022	172364		CMP	#20022, @RHDT	; IS THIS A SINGLE PORT RPO6 ?
2781	022416	001457				BEQ	6\$; TYPE THE NO IF SO
2782								
2783								
2784								
2785								
2786								
2787	022446	010546				MOV	R5, -(SP)	; GET READY TO TYPE UNIT NUMBER
2788	022450	104405				TYPDS		
2789	022474	017746	172302			MOV	@RHDT, -(SP)	; GET READY TO TYPE RHDT
2790	022500	104402				TYPDC		
2791	022554	000407				BR	5\$; NO RPO4/5/6 FOUND SO BRANCH
2792	022556	010523			6\$:	MOV	R5, (R3)+	
2793	022560	104401	001223			TYPE	\$CRLF	
2794	022564	010546				MOV	R5, -(SP)	; PUT DRIVE NO. ON STACK
2795	022566	104405				TYPDS		; TYPE DRIVE NO.
2796	022570	005237	015114			INC	@#NUNIT	; INCR TOTAL NO. OF UNITS
2797								
2798	022574	005205			5\$:	INC	R5	; 'RHCS2' UNIT ADDRESS
2799	022576	005300				DEC	R0	; DRIVE COUNTER DOWN ONE
2800	022600	001252				BNE	4\$; TEST AND DO NEXT UNIT IF B NOT DONE
2801								
2802	022602	013737	015072	015112		MOV	@#UNITS, @#UNIT	; SET UNIT NO. TO FIRST ONE FOUND/OR 0
2803	022610	013737	015114	015116		MOV	@#NUNIT, @#NUNIT	; SAVE NO. OF UNITS
2804	022616	005337	015116			DEC	@#NUNIT	; IF NUNIT = 0 THEN ONLY ONE UNIT
2805								; IF NUNIT > 0 THEN MORE THAN ONE UNIT
2806								
2807	022622	005737	015120		SELTST:	TST	@#SELECT	; STARTING ADDRESS 200 ?
2808	022630	013737	015122	015112		MOV	@#UNITSL, @#UNIT	; CHANGE UNIT NUMBER TO SELECTED ONE
2809								

K05

CZRJH80 RPO4/5/6 DSKLS CTRLR2
CZRJH8.P11 10-NOV-77 11:36

MACY11 30(1046)
T4

10-NOV-77 11:48 PAGE 62
TEST FOR DRIVES PRESENT USING RHAS AND RHCS2

SEQ 0062

```

2810
2811
2812 022654 004737 045764 JSR PC, @#CLDISK ;FILL UNIT NO.
2813 022660 005037 015134 CLR @#ATTENT ;CLEAR
2814
2815 ;*TEST FOR UNIT #0
2816
2817 022664 005737 015112 TST @#UNIT ;IS UNIT #0 NEXT IN THE UNITS TABLE ?
2818 022670 001022 BNE 10$ ;IF NOT, TEST THIS UNIT
2819 022672 012700 000041 MOV #41, RO ;IF SO, CHECK THE LOAD MEDIA LOCATION
2820 022676 122710 000011 CMPB #11, (RO) ;WAS IS AN RPO4/5/6 ?
2821 022702 001015 BNE 10$ ;NO... GO AHEAD AND TEST UNIT #0
2822 022704 005737 015120 TST @#SELECT ;WAS UNIT #0 SELECTED ?
2823 ;(IE. WAS IT A 210 START ?)
2824 022710 001012 BNE 10$ ;IF SO...TEST UNIT #0
2825
2826 ;*INCREMENT THE UNITS TABLE TO NEXT DRIVE (IF ANY)
2827 ;* & DECREMENT THE "NOUNITS" PRESENT (TO BE TESTED)
2828
2829 022712 012700 015072 MOV #UNITS, RO ;LOAD UNITS TABLE POINTER
2830 022716 005720 TST (RO)+ ;SELECT THE NEXT UNIT IN THE TABLE
2831 ;(DOUBLE INCREMENT THE POINTER)
2832 022720 022710 177777 CMP #-1, (RO) ;IS THERE ANOTHER TABLE ENTRY PRESENT ?
2833 022724 001404 BEQ 10$ ;IF NOT (LOC = -1) ... MUST USE UNIT #0
2834 022726 011037 015112 MOV (RO), @#UNIT ;SET UP TO BE THE UNIT UNDER TEST
2835 022732 005337 015114 DEC @#NOUNITS ;DECREMENT BECAUSE UNIT #0 WON'T BE TESTED
2836 022736 013700 015112 10$: MOV @#UNIT, RO ;RO CONTAINS THE UNIT UNDER TEST
2837
2838
2839
2840 ;
2841 ; CLR @#RPO6 ;CLEAR RPO6 DEVICE TYPE FLAG
2842 ; CMP #24022, @RHDT ;DUAL PORT RPO6 ?
2843 ; BEQ 2$ ;YES...SET THE FLAG
2844 ; CMP #20022, @RHDT ;SINGLE PORT RPO6 ?
2845 ; BEQ 3$ ;YES...SET FLAG
2846 ; BR 3$ ;DON'T SET THE RPO6 FLAG
2847 ;2$: MOV #-1, @#RPO6 ;SET THE FLAG
2848
2849 ;3$: ;ASSUME THE NEXT UNIT IS AN RPO4
2850
2851 022742 116037 017336 015134 MOVB ATABLE(RO), @#ATTENT ;SET APPROPRIATE ATTENTION BIT
2852 023006 013746 015112 MOV @#UNIT, -(SP) ;UNIT NO. TO STACK
2853 023012 104405 TYPDS ;TYPE DRIVE NO.
2854
2855
2856
2857
2858
2859 023104 022777 024020 171670 CMP #24020, @RHDT ;DUAL PORT RPO4 ?
2860 023112 001425 BEQ 4$ ;TYPE ASCII MSG OUT
2861 023114 022777 020020 171660 CMP #20020, @RHDT ;SINGLE PORT RPO4 ?
2862 023122 001421 BEQ 4$ ;TYPE THE MESSAGE
2863
2864 023124 022777 024021 171650 CMP #24021, @RHDT ;DUAL PORT RPO5 ?
2865 023132 001434 BEQ 5$ ;TYPE THE MESSAGE

```


L05

CRJH80.RP04/5 6 DSKLS CTRLR2 MACY11 30(1046) 10-NOV-77 11:48 PAGE 63
 CRJH8.P11 10-NOV-77 11:36 TS TYPE SERIAL NUMBER AND DRIVE TYPE

SEQ 0063

2866	023134	022777	020021	171640		CMP	#20021,@RHDT	; SINGLE PORT RP05 ?
2867	023142	001430				BEQ	5\$; TYPE THE MESSAGE
2868								
2869	023144	022777	024022	171630		CMP	#24022,@RHDT	; DUAL PORT RP06 ?
2870	023152	001443				BEQ	6\$; TYPE THE MESSAGE
2871	023154	022777	020022	171620		CMP	#20022,@RHDT	; SINGLE PORT RP06 ?
2872	023162	001437				BEQ	6\$; TYPE IT OUT
2873	023164	000454				BR	1\$; DRIVE IS NOT RP04/5/6 - SO
2874								; DO NOT TYPE ANY MESSAGE OUT
2875								
2876								; -SHOULD NEVER HAPPEN AT THIS POINT
2877								; UNLESS DRIVE GOT SICK WHILE TESTING
2878								; WAS IN PROGRESS
2879								
2880	023166				4\$:			
2881	023222	000435				BR	1\$; SKIP NEXT ONES
2882	023224				5\$:			
2883	023260	000416				BR	1\$; SKIP NEXT
2884	023262				6\$:			
2885								
2886	023316	005777	171462		1\$:	TST	@RHSN	; READ SERIAL NO. AND DRIVE TYPE
2887	023322	005777	171454			TST	@RHDT	; THESE TWO ARE TO HELP SCOPE LOOPS
2888	023326	017737	171452	015130		MOV	@RHSN,@SAVSN	; SAVE TO CHECK IF CLR RHCS2 BIT 5 CLEARS ANY BITS
2889	023334	017737	171442	015126		MOV	@RHDT,@SAVDT	; SAVE TO CHECK IF CLR RHCS2 BIT 5 CLEARS ANY BITS


```

2901
2902 023706 012706 001000      MOV      #STACK, SP      ;RESET STACK
2903
2904 023720 004737 045764      JSR      PC, @#CLDISK    ;INIT AND SET UP GENERAL REG.
2905                                ;AND UNIT NUMBER
2906 023724 012777 000001 171044  MOV      #DMD, @RHMR     ;SET DIAGNOSTIC MODE
2907
2908 023732 013777 015206 171016  MOV      @#PKACK, @RHCS1 ;LOAD PACK ACKNOWLEDGE COMMAND INTO RHCS1
2909
2910                                ;SAVE REGISTERS FOR COMPARISON AFTER GO
2911 023740 004037 046456      JSR      RC, @#SAVER     ;SAVE
2912 023744 014750              RHW      ;FROM
2913 023746 016264              REINTO   ;TO
2914 023750 000023              19.     ;NUMBER OF REGISTERS SAVED
2915
2916                                ;GIVE GO TO PACK ACKNOWLEDGE COMMAND
2917 023752 052777 000001 170776  BIS      #GO, @RHCS1     ;GO TO PACK ACKNOWLEDGE COMMAND
2918
2919                                ;CHANGE SAVED REGISTERS TO EXPECTED VALUES
2920 023760 052737 000100 016314  BIS      #VV, @#REINTO+30 ;SAVED RHDS1
2921
2922                                ;AFTER GO HAS BEEN GIVEN TO PACK ACKNOWLEDGE COMMAND
2923                                ;SAVE REGISTERS AGAIN SO THAT COMPARISONS CAN
2924                                ;BE DONE
2925 023766 004037 046456      JSR      RD, @#SAVER     ;SAVE
2926 023772 014750              RHW      ;FROM
2927 023774 015220              WRFROM   ;NUMBER OF REGISTERS SAVED
2928 023776 000023              19.
2929
2930                                ;AS UPPER BYTE OF RHAS CAN BE CHANGING IN A DUAL PORT
2931                                ;OPERATION THE UPPER BYTE OF RHAS WILL BE SAVED AS IS
2932                                ;SO THAT THE COMPARES ARE ONLY VALID FOR THE LOWER BYTE
2933 024000 113737 016311 015245  MOV      @#REINTO+25, @#WRFROM+25;SAVE UPPER RHAS
2934
2935                                ;COMPARE REGISTERS BEFORE PACK ACKNOWLEDGE COMMAND
2936                                ;WITH AFTER GO
2937 024006 004037 046660      JSR      RD, @#COMPAR    ;COMPARE
2938                                ;GOOD BUFFER
2939 024012 016264              REINTO   ;TEST BUFFER
2940 024014 015220              WRFROM   ;NUMBER
2941 024016 000023              19.     ;RETURN FOR ERROR
2942 024020 024026              1$      ;SAME
2943 024022 024026              1$      ;RETURN FOR GOOD COMPARISON
2944 024024 024046              2$      ;GETTING READY TO INDEX
2945 024026 013705 052770 1$:   MOV      @#ERWORD, R5    ;DOUBLE ERROR WORD
2946 024032 060505              ADD      R5, R5         ;FAILING REGISTER ADDRESS
2947 024034 016537 014746 045530  MOV      RHW-2(R5), @#REGADR
2948
2949 024042 104001      ERROR 1      ;IMPROPER REGISTER CHANGE
2950                                ;AFTER PACK ACKNOWLEDGE COMMAND
2951                                ;WITH GO IS GIVEN
2952 024044 000207      RTS      PC      ;RETURN TO COMPARISION
2953
2954 024046      2$:
2955
2956
    
```

806

CZRJH80, RPO4/5 6 DSKLS CTRLR2
CZRJH8.P11 10-NOV-77 11:36

MACY11 30(1046) 10-NOV-77 11:48 PAGE 66

SEG 0066

2957
2958
2959

.SBTTL
.SBTTL ***DIAGNOSTIC CODE***
.SBTTL

```

2960          000004          TIMOT=4
2961          .REM %
2962          THE FOLLOWING TESTS WILL ATTEMPT TO CATCH THOSE BUGS WHICH FAULT
2963          INSERTION HAS SHOWN US WE MISSED IN THE FIRST PART OF THIS TEST.
2964
2965          THIS TEST WILL ASCERTAIN THAT THE ALL RH11 REGISTERS WILL
2966          RESPOND TO I.E. NOT CAUSE A NON-EXISTANT MEMORY ERROR WHEN ACCESSED
2967          BY A "TST" INSRUCTION.
2968          %
2969 024120 012777 000040 170626          MOV      #CLR, @RHCS2          ; CLEAR RH11 CONTROLLER
2970
2971 024126 012705 014756          MOV      #RHCS1, R5          ; R5=LIST POINTER.
2972
2973 024132 013737 000004 001176          MOV      @TIMOT, $TMPD          ; SAVE TIMEJLT VECTOR.
2974 024140 012737 024176 000004          MOV      #E00, @TIMOT          ; SET VECTOR TO E00
2975
2976 024146 012706 001000          L00:    MOV      #STACK, SP          ; SET STACK POINTER.
2977
2978 024152 011502          I00:    MOV      (R5), R2          ; R2=RH11 ADDRESS.
2979 024154 010237 045530          MOV      R2, #REGADR
2980 024160 005712          TST     (R2)          ; DOES THE RH11 REGISTER RESPOND?
2981
2982 024162 062705 000002          ADD     #2, R5          ; UPDATE ADDRESS
2983 024166 020527 015010          CMP     R5, #RHEC2          ; AT THE END OF LEGAL RH11 REGISTERS?
2984 024172 101767          BLOS   I00          ; NOPE
2985 024174 000401          BR     000          ; YES! GOTO 000.
2986
2987 024176 104042          E00:    ERROR 42
2988
2989 024200 013737 001176 000004 000:    MOV      $TMPD, @TIMOT          ; RESTORE TIMEOUT VECTOR.

```

CZJH80.RP04/5 6 DSKLS CTRLR2
CZJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 69
T11 BCTA LEGAL REGISTER RESPONSE TEST

006

SEQ 0068

2990

E06

CZRJH80.RP04'S 6 DSKLS CTRLR2
 CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 70
 T11 BCTA LEGAL REGISTER RESPONSE TEST

SEQ 0069

2991
 2992
 2993
 2994
 2995
 2996
 2997
 2998
 2999
 3000
 3001
 3002
 3003
 3004
 3005
 3006
 3007
 3008
 3009
 3010
 3011
 3012
 3013
 3014
 3015
 3016
 3017
 3018
 3019
 3020

.REM %
 THE FOLLOWING 6 TESTS WILL TEST THE BYTE LOGIC FOR THE RH11 REGISTERS
 NO ATTEMPT IS MADE TO DETERMINE IF ALL POSSIBLE DATA PATTERNS CAN BE
 LOADED, ONLY THAT THE RH11 HARDWARE WILL ALLOW THE PROGRAM TO SELECTIVLY
 MANIPULATE BYTES USING THE FOLLOWING COMMANDS:

- 1). MOVE BYTE BOTH TO AND FROM THE WORD COUNT REGISTER
- 2). BIT SET INTO THE WORD COUNT REGISTER.
- 3). BIT CLEAR INTO THE WORD COUNT REGISTER.

%

3005	024224	012777	000040	170522		MOV	#CLR, JRHCS2	;CLEAR RH11 CONTROLLER
3007	024232	012706	001000			MOV	#STACK, SP	;SET STACK POINTER.
3009	024236	013702	014750			MOV	RHWC, R2	;R2=RH11 WC ADDRESS.
3010	024242	010237	045530			MOV	R2, REGADR	;REGISTER ADDRESS TO REGADR FOR TYPING.
3011	024246	012737	000377	001124		MOV	#377, \$GDDAT	; \$GDDAT=S/B.
3013	024254	005012			L02:	CLR	(R2)	;CLEAR RH11 WC.
3015	024256	112712	000377		I02:	MOVB	#377, (R2)	;SET WC TO LO BYTE.
3016	024262	011237	001126			MOV	(R2), \$BDDAT	; \$BDDAT=ACTUAL WAS
3018	024266	023737	001126	001124		CMP	\$BDDAT, \$GDDAT	;COMPARE RESULTS
3019	024276	104044				ERROR	44	


```

3064
3065 024512 012777 000040 170234      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3066
3067 024520 012706 001000              MOV      #STACK, SP      ;SET STACK POINTER.
3068
3069 024524 013702 014750              MOV      RHWC, R2        ;R2=RH11 WC ADDRESS.
3070 024530 010237 045530              MOV      R2, REGADR
3071 024534 012737 177400 001124      MOV      #177400, $GDDAT ;$GDDAT=S/B.
3072
3073 024542 005012              LOS:    CLR      (R2)      ;CLEAR RH11 WC.
3074
3075 024544 005202              INC      R2              ;R2 =HI BYTE.
3076
3077 024546 112712 000125              MOVW    #125, (R2)      ;SET UP RH11 WC.
3078 024552 152712 000252              IOS:    BISB    #252, (R2) ;DO A BISB.
3079
3080 024556 005302              DEC      R2              ;R2=FULL WORD ADDRESS.
3081
3082 024560 011237 001126              MOV      (R2), $BDDAT   ;$BDDAT=WAS.
3083
3084 024564 023737 001126 001124      CMP     $BDDAT, $GDDAT  ;COMPARE RESULTS.
3085 024574 :04045      ERROR  45
3086
3087

```

```

3088
3089 024614 012777 000040 170132      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3090
3091 024622 012706 001000              MOV      #STACK, SP      ;SET STACK POINTER.
3092
3093 024626 013702 014750              MOV      RHWC, R2        ;R2=RH11 WC ADDRESS.
3094 024632 010237 045530              MOV      R2, REGADR
3095 024636 012737 000252 001124      MOV      #252, $GDDAT    ;$GDDAT=S/B.
3096
3097 024644 005012              L06:    CLR      (R2)      ;CLEAR RH11 WC.
3098
3099 024646 012712 000377              MOV      #377, (R2)     ;SET WC=0000377
3100
3101 024652 142712 000125              I06:    BICB     #125, (R2) ;DO A BICB
3102
3103 024656 011237 001126              MOV      (R2), $BDDAT   ;$BDDAT=WAS.
3104
3105 024662 023737 001126 001124      CMP      $BDDAT, $GDDAT ;COMPARE RESULTS.
3106 024672 104046              ERROR   46
3107
3108
    
```

3109								
3110	024712	012777	000040	170034		MOV	#CLR,DRHCS2	;CLEAR RH11 CONTROLLER
3111								
3112	024720	012706	001000			MOV	#STACK,SP	;SET STACK POINTER.
3113								
3114	024724	013702	014750			MOV	RHWC,R2	;R2=RH11 WC ADDRESS.
3115	024730	010237	045530			MOV	R2,RÉGADR	
3116	024734	012737	125000	001124		MOV	#125000,\$GDDAT	;\$GDDAT=S/B.
3117								
3118	024742	005012			L07:	CLR	(R2)	;CLEAR RH11 WC.
3119								
3120	024744	005202				INC	R2	;R2=HI BYTE.
3121								
3122	024746	112712	000377			MOVB	#377,(R2)	;SET WC=177400
3123	024752	142712	000125		I07:	BICB	#125,(R2)	;DO A BICB
3124								
3125	024756	005302				DEC	R2	;R2=FULL WORD.
3126								
3127	024760	011237	001126			MOV	(R2),\$BDDAT	;\$BDDAT=WAS.
3128								
3129	024764	023737	001126	001124		CMP	\$BDDAT,\$GDDAT	;COMPARE RESULTS.
3130	024774	104046				ERFOR	46	
3131								
3132								

K06

CZRJH80.RP04/5 6 DSALS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY:11 30(1046) 10-NOV-77 11:48 PAGE 76
T17 BCTA BICB HI-BYTE TO WC

SEG 0075

3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171

.REM %
THIS TEST ATTEMPT TO ACCESS AN ILLEGAL REGISTER WITHIN THE RANGE
OF ADDRESSES SELECTED BY THE XOR'S. THE RH11 ADDRESS DECODE LOGIC WILL ALLOW UP TO 32
CONTIGUOUS REGISTERS TO EXIST. IN OUR CONFIGURATION ONLY 16 WILL REALLY
EXIST. THIS TEST ATTEMPTS TO ACCESS THE 20(B) REGISTER - IF IT RESPONDS
THE TEST WILL TYPE OUT AN ERROR.

FOR THE CASE OF THE RH70, THE CONFIGURATION ALLOWS 18 OR 32 REGISTERS, SO
WE WILL ATTEMPT TO ADDRESS REGISTER 23(B), 33(B) OR AS BEFORE THE LAST
REGISTER + 2.

```

3146 025014 012777 000040 167732      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3147                                     TST      @RH70           ;CHECK TO SEE IF RUNNING WITH RH70
3148 025022 005737 017334      BEQ      1$              ;IF NOT...SKIP NEXT & DO FOLLOWING
3149 025026 001403                                     MOV      RHCS3,R2        ;R2 = LAST LEGAL RH70 REG ADDRESS
3150 025030 013702 015016      BR       2$              ;SKIP NEXT
3151 025034 000402                                     %
3152                                     1$:      MOV      RHEC2,R2      ;R2 = LAST LEGAL RH11 REG ADDRESS.
3153 025036 013702 015010      ADD      #2,R2           ;R2 = FIRST ILLEGAL ADDRESS.
3154 025042 062702 000002      MOV      R2,REGADR
3155 025046 010237 045530      CLR      $BDDAT         ;$BDDAT=WAS.
3156 025052 005037 001126      CLR      $GDDAT         ;$GDDAT=S/B.
3157 025056 005037 001124                                     %
3158                                     2$:      MOV      @TIMOT,$TMPD   ;SAVE TIMEOUT VECTOR.
3159 025062 013737 000004 001176      MOV      #010,@TIMOT    ;SET TIMEOUT VECTOR TO 010.
3160 025070 012737 025114 000004                                     L10:    MOV      #STACK,SP   ;SET THE STACK POINTER.
3161                                     TST      (R2)           ;TEST ADDRESS.
3162 025076 012706 001000                                     %
3163                                     ADD      #24,R2         ;THIS MIGHT BE THE CASE OF 32 REGISTERS
3164 025102 005712                                     TST      (R2)           ;TEST IT AGAIN
3165                                     ERROR   47
3166 025104 062702 000024                                     %
3167 025110 005712                                     %
3168 025112 104047                                     %
3169                                     010:    MOV      $TMPD,@TIMOT ;RESTORE TIMEOUT VECTOR.
3170 025114 013737 001176 000004 010:
3171

```

L06

C2RJH80 RPO4/5 6 DSKLS CTRLR2
 C2RJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 77
 T20 BCTA ILLEGAL REGISTER TEST

SEQ 0076

```

3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184 025140 012777 000040 167606      MOV      #CLR,RHCS2      ;CLEAR RH11 CONTROLLER
3185
3186 025146 123727 015136 000377      CMPB     @TOTALAT,#377      ;ARE ALL DRIVES ON LINE.
3187 025154 001150                      BNE      U11              ;NO GO RUN THE TEST.
3188
3189 025156 023727 001100 000000      CMP      $PASS,#0          ;IF PASS #0 THEN TYPE MESSAGE
3190                                ;ADVISING OPERATOR
3191                                ;THAT THIS TEST WILL NOT BE RUN
3192 025164 001002                      BNE      Y11
3193 025166 000137 025600                      JMP      X11
3194
3195 025172                                Y11:
3196
3197 025476 012706 001000      U11:     MOV      #STACK,SP      ;SET STACK POINTER.
3198
3199 025502 013702 014754      MOV      RHCS2,R2          ;R2=RH11 RHCS2 ADDRESS.
3200 025506 010237 045530      MOV
3201
3202 025512 013700 015136      MOV      @TOTALAT,R0
3203 025516 005001                      CLR      R1
3204 025520 006000      S11:    ROR      R0
3205 025522 103423                      BCS     N11
3206
3207 025524 010137 001124      R11:    MOV      R1,$GDDAT      ;$GDDAT=S/B.
3208 025530 052737 010000 001124      BIS     #NED,$GDDAT
3209
3210 025536 013705 014756      MOV     RHCS1,R5          ;ADDRESS OF A DEVICE REGISTER.
3211
3212 025542 010112      L11:    MOV     R1,(R2)        ;LOAD A NON-EXISTANT DRIVE.
3213
3214 025544 011537 001176      MOV     (R5),$TMP0        ;ATTEMPT TO READ FROM DEVICE REGISTER.
3215
3216 025550 011237 001126      MOV     (R2),$BDDAT        ;$BDDAT=WAS.
3217 025554 042737 167770 001126      BIC     #↑C<NED!US4!US2!US1>,$BDDAT;$BDDAT=SAVED DATA.
3218
3219 025562 023737 001126 001124      CMP     $BDDAT,$GDDAT     ;COMPARE RESULTS.
3220 025570 001005                      BNE     E11
3221
3222 025572 005201      N11:    INC     R1
3223 025574 020127 000010      CMP     R1,#8             ;TESTED ALL DRIVES YET.
3224 025600      X11:
3225 025602 000746      BR      S11
3226
3227 025604 104050      E11:    ERROR 50
  
```

M06

CZJH80.RP04/5 6 DSKLS CTRLR2
CZJH8.F12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 78
T21 BCTB (NED) NON-EXISTANT DRIVE TEST. (SET)

SEQ 0077

3228
3229

```

3230
3231 025624 012777 000040 167122      MOV      #CLR,RHCS2      ;CLEAR RH11 CONTROLLER
3232
3233 025632 012706 001000      MOV      #STACK,SP      ;SET STACK POINTER.
3234
3235 025636 013702 014754      MOV      RHCS2,R2      ;R2=RH11 RHCS2 ADDRESS.
3236 025642 010237 045530      MOV      R2,REGADR
3237 025646 013700 015136      MOV      #TOTALAT,R0
3238 025652 005001      CLR      R1
3239 025654 006000      ROR      R0
3240 025656 103020      BCC      N12
3241
3242 025660 010137 001124      MOV      R1,$GDDAT
3243
3244 025664 013705 014756      MOV      RHCS1,R5      ;ADDRESS OF A DEVICE REGISTER.
3245
3246 025670 010112      L12:    MOV      R1,(R2)      ;SELECT UNIT.
3247
3248 025672 011537 001176      MOV      (R5),$TMP0      ;ATTEMPT TO READ FROM DEVICE.
3249
3250 025676 011237 001126      MOV      (R2),$BDDAT      ;$BDDAT=WAS.
3251 025702 042737 167770 001126      BIC      #↑C(NED!US4!US2!US1),$BDDAT ;$BDDAT=SAVED DATA.
3252
3253 025710 023737 001126 001124      CMP      $BDDAT,$GDDAT ;COMPARE RESULTS.
3254 025716 001005      BNE      E12
3255
3256 025720 005201      N12:    INC      R1
3257 025722 020127 000010      CMP      R1,#8          ;TESTED ALL DRIVES.
3258
3259 025730 000751      BR      S12
3260 025732 104050      E12:    ERROR   S0
3261
3262

```



```

3263
3264
3265
3266
3267
3268 025752 012777 000040 166774      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3269
3270 025760 012706 001000      MOV      #STACK, SP      ;SET STACK POINTER.
3271
3272 025764 013702 014754      MOV      RHCS2, R2      ;R2=RH11 CS2 ADDRESS.
3273 025770 012737 000007 001124      MOV      #US4!US2!US1, $GDDAT; $GDDAT=S/B.
3274
3275 025776 013705 014756      MOV      RHCS1, R5      ;ADDRESS OF A DEVICE REGISTER.
3276
3277 026002 012712 000007      L13:    MOV      #US4!US2!US1, (R2);LOAD A NON-EXISTANT DEVICE.
3278
3279 026006 013702 014774      MOV      RHAS, R2      ;R2= "AS".
3280
3281 026012 011237 001176      MOV      (R2), $TMPD    ;ATTEMPT TO READ FROM DEVICE AS.
3282
3283 026016 005012      CLR      (R2)          ;CLEAR AS REGISTER.
3284 026020 013702 014754      MOV      RHCS2, R2      ;R2=RH11 CS2 ADDRESS.
3285 026024 010237 045530      MOV      R2, REGADR
3286
3287 026030 011237 001126      MOV      (R2), $BDDAT   ;$BDDAT=WAS.
3288 026034 042737 167770 001126      BIC      #↑C<NED!US4!US2!US1>, $BDDAT;SAVE NED AND DEVICE SELECTED.
3289
3290 026042 023737 001126 001124      CMP      $BDDAT, $GDDAT ;COMPARE RESULTS.
3291 026052 104051      ERROR    51
3292
3293

```

```

3294
3295
3296
3297
3298
3299
3300 026072 012777 000040 166654      MOV      #CLR, ARHCS2      ;CLEAR RH11 CONTROLLER
3301
3302 026100 012706 001000                MOV      #STACK, SP      ;SET STACK POINTER.
3303
3304 026104 013702 014752                MOV      RHBA, R2        ;R2=RH11 BA ADDRESS.
3305 026110 010237 045530                MOV      R2, REGADR
3306 026114 012705 026154                MOV      #LST14A, R5     ;R5=TEST LIST ADDRESS.
3307
3308 026120 012537 001124                L14:    MOV      (R5)+, $GDDAT ;$GDDAT=S/B.
3309
3310 026124 013712 001124                I14:    MOV      $GDDAT, (R2) ;SET BUS ADDRESS REGISTER.
3311 026130 011237 001126                MOV      (R2), $BDDAT   ;READ BUS ADDRESS REGISTER.
3312
3313 026134 023737 001126 001124          CMP      $BDDAT, $GDDAT ;COMPARE RESULTS.
3314 026142 001401                        BEQ      N14             ;GET NEXT TEST DATA.
3315 026144 104052                        ERROR   S2
3316
3317 026146 005715                        N14:    TST      (R5)      ;AT END OF LIST
3318 026150 001363                        BNE     L14             ;NO!
3319 026154 000002                        LST14A: 2
3320 026156 000004                        4
3321 026160 000010                        10
3322 026162 000020                        20
3323 026164 000040                        40
3324 026166 000100                        100
3325 026170 000200                        200
3326 026172 000400                        400
3327 026174 001000                        1000
3328 026176 002000                        2000
3329 026200 004000                        4000
3330 026202 010000                        10000
3331 026204 020000                        20000
3332 026206 040000                        40000
3333 026210 100000                        100000
3334 026212 177776                        177776
3335 026214 177774                        177774
3336 026216 177772                        177772
3337 026220 177766                        177766
3338 026222 177756                        177756
3339 026224 177736                        177736
3340 026226 177676                        177676
3341 026230 177576                        177576
3342 026232 177376                        177376
3343 026234 176776                        176776
3344 026236 175776                        175776
3345 026240 173776                        173776
3346 026242 167776                        167776
3347 026244 157776                        157776
3348 026246 137776                        137776
3349 026250 077776                        077776

```

007

CZRJMB0 RPO4/S 6 DSKLS CTRLR2
CZRJMB.P12 10-NOV-77 11:09

MACY11 30(1046)
T24

10-NOV-77 11:48 PAGE 82
BCTC BUS ADDRESS REGISTER

SEQ 0081

3350 026252 000000
3351

0

```

3352
3353 026272 012777 000040 166454      MOV      #CLR,ARHCS2      ;CLEAR RH11 CONTROLLER
3354
3355 026300 012706 001000      MOV      #STACK,SP      ;RESET STACK.
3356
3357 026304 013702 014752      MOV      RHBA,R2        ;R2=RH11 BA ADDRESS.
3358 026310 010237 045530      MOV      R2,REGADR
3359 026314 012705 026356      MOV      #LST15A,R5     ;R5=TEST LIST ADDRESS.
3360
3361 026320 005012      L15:    CLR      (R2)      ;CLEAR RH11 BA REGISTER.
3362
3363 026322 012537 001124      MOV      (R5)+,$GDDAT   ;$GDDAT=S/B.
3364
3365 026326 113712 001124      I15:    MOVB    $GDDAT,(R2) ;SET BUS ADDRESS REGISTER.
3366 026332 011237 001126      MOV      (R2),$BDDAT    ;READ BUS ADDRESS REGISTER.
3367
3368 026336 023737 001126 001124      CMP      $BDDAT,$GDDAT  ;COMPARE RESULTS.
3369 026344 001401      BEQ     R15
3370
3371 026346 104053      ERROR   S3
3372
3373 026350 005715      R15:    TST      (R5)      ;AT END OF TEST LIST.
3374 026352 001362      BNE     L15             ;NO!
3375      ;THIS LIST WILL BE USED TO LOAD THE LOWER BYTE OF THE BA REGISTER.
3376
3377 026356 000002      LST15A: 2
3378 026360 000004      4
3379 026362 000010      10
3380 026364 000020      20
3381 026366 000040      40
3382 026370 000100      100
3383 026372 000200      200
3384 026374 000376      376
3385 026376 000372      372
3386 026400 000366      366
3387 026402 000356      356
3388 026404 000336      336
3389 026406 000276      276
3390 026410 000176      176
3391 026412 000000      0

```

F07

CZRJH80,RP04/5/6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046)
T25

10-NOV-77 11:48 PAGE 84
BCTC BUS ADDRESS REGISTER LO-BYTE

SEQ 0083

```

3392
3393 026432 012777 000040 166314      MOV      #CLR,RHCS2      ;CLEAR RH11 CONTROLLER
3394
3395 026440 012706 001000      MOV      #STACK,SP      ;RESET STACK.
3396
3397 026444 013702 014752      MOV      RHBA,R2        ;R2=RH11 BA ADDRESS.
3398 026450 010237 045530      MOV      R2,REGADR      ;
3399 026454 012705 026526      MOV      #LST16A,R5     ;R5=TEST LIST ADDRESS.
3400
3401 026460 005012      L16:    CLR      (R2)      ;CLEAR BA REGISTER.
3402
3403 026462 012537 001124      MOV      (R5)+,$GDDAT   ;$GDDAT=S/B.
3404
3405 026466 005202      INC      R2              ;R2=HI BYTE ADDRESS.
3406
3407 026470 113712 001124      I16:    MOVB     $GDDAT,(R2) ;SET BUS ADDRESS REGISTER HI-BYTE.
3408
3409 026474 005302      DEC      R2              ;R2=FULL WORD ADDRESS.
3410
3411 026476 011237 001126      MOV      (R2),$BDDAT    ;READ BUS ADDRESS.
3412 026502 000337 001124      SWAB     $GDDAT        ;ADJUST DATA FOR HI BYTE.
3413
3414 026506 023737 001126 001124      CMP      $BDDAT,$GDDAT  ;COMPARE RESULTS.
3415 026514 001401      BEQ      R16            ;OKAY
3416
3417 026516 104053      ERROR   53
3418
3419 026520 005715      R16:    TST      (R5)      ;AT END OF TEST LIST.
3420 026522 001356      BNE     L16            ;NOPE
3421      ;THIS LIST WILL BE USED TO LOAD THE UPPER BYTE OF THE BA REGISTER.
3422
3423      LST16A: 2
3424      4
3425      10
3426      20
3427      40
3428      100
3429      200
3430      376
3431      374
3432      376
3433      366
3434      356
3435      336
3436      276
3437      176
3438      0
3439

```

G07

CZRJH80.RP04/5 6 DSALS CTRLR2
CZRJHB.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 85
T26 BCTC BUS ADDRESS REGISTER P1-BYTE

SEQ 0084

```

3440      .REM      %
3441      THIS TEST CAUSE AN RH11 INTERRUPT VIA THE SPECIAL COMMAND SEQUENCE
3442      BIS      #IE, @RHCS2. THIS TEST PROVES ONLY THAT THE HARDWARE CAN HANDLE
3443      INTERRUPTS PROPERLY
3444      %
3445      026604  012777  000040  166142      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3446      026612  012706  001000              MOV      #STACK, SP      ;SET STACK POINTER.
3447      026616  013702  014756      MOV      RHCS1, R2      ;R2=RH11 ADDRESS.
3448      026622  010237  045530      MOV      R2, REGADR
3449      026626  005037  001126      CLR      $BDDAT      ;$BDDAT=WAS.
3450      026632  005037  001124      CLR      $GDDAT      ;$GDDAT=S/B.
3451
3452      026636  017737  166102  001176      MOV      @RPVEC, $TMPD   ;SAVE RH11 INTERRUPT VECTOR.
3453      026644  012777  026670  166072      MOV      #021, @RPVEC   ;SET RH11 INTERRUPT VECTOR TO 021.
3454
3455      026652  052712  000100      L21:    BIS      #IE, (R2)      ;CAUSE INTERRUPT.
3456      026656  000240              NOP                      ;WAIT FOR INTERRUPT.
3457      026660  000240              NOP
3458      026662  011237  001124      MOV      (R2), $GDDAT   ;SAVE CONTENTS OF REGISTER.
3459
3460      026666  104054              ERROR  54
3461
3462      026670  013777  001176  166046  021:    MOV      $TMPD, @RPVEC   ;RESTORE RH11 INTERRUPT VECTOR.
3463
3464
3465
3466

```

```

3467
3468 ;TEST THAT RESET CAN GENERATE THE SIGNAL CLR L.
3469 .REM %
3470 THE PROGRAM SETS THE PORT SELECT BIT .THEN DOES A RESET
3471 IF THE SIGNAL CLR L WAS GENERATED THE PORT SELECT BIT WILL CLEAR.
3472 %
3473 026714 012777 000040 166032 MOV #CLR, @RHCS2 ;CLEAR RH11 CONTROLLER
3474
3475 026722 013702 014756 MOV RHCS1, R2 ;R2=RH11 CS1 ADDRESS
3476 026726 010237 045530 MOV R2, REGADR
3477 026732 005037 001124 CLR $GDDAT ;$GDDAT=S/B
3478
3479 026736 012706 001000 L22: MOV #STACK, SP ;SET STACK POINTER.
3480 026742 012712 002000 MOV #PSEL, (R2) ;SET PORT SELECT FLOP.
3481 026746 000005 RESET ;DO A BUSA INIT.
3482
3483 026750 011237 001126 MOV (R2), $BDDAT ;$BDDAT=WAS.
3484 026754 042737 177677 001126 BIC #<C<IE>, $BDDAT ;SAVE ONLY I.E. BIT.
3485
3486 026762 023737 001126 001124 CMP $BDDAT, $GDDAT ;COMPARE RESULTS.
3487 026772 104055 ERROR 55
3488
3489

```

```

3490          .REM          %
3491          SET THE MXF FLOP AND READ IT BACK.
3492          %
3493 027024 012777 000040 165722          MOV          #CLR,DRHCS2          ;CLEAR RH11 CONTROLLER
3494
3495 027032 012706 001000          MOV          #STACK,SP          ;SET STACK POINTER.
3496 027036 013702 014754          MOV          RHCS2,R2          ;R2=RH11 CS2 ADDRESS.
3497 027042 010237 045530          MOV          R2,REGADR
3498 027046 012737 001000 001124          MOV          #MXF,$GDDAT          ;$GDDAT=S/B.
3499
3500 027054 012712 001000          I24: MOV          #MXF,(R2)          ;LOAD MXF
3501
3502 027060 011237 001126          MOV          (R2),$BDDAT          ;$BDDAT=WAS.
3503
3504 027064 042737 176777 001126          BIC          #1C<MXF>,$BDDAT ;SAVE ONLY MXF
3505
3506 027072 023737 001126 001124          CMP          $BDDAT,$GDDAT          ;COMPARE RESULTS
3507 027102 104056          ERROR          56
3508
3509

```


3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533

.REM %
SET THE UNIBUS PARITY ERROR FLOP DIRECTLY VIA A MOV #UPE TO RHCS2
ATTEMPT TO READ IT BACK.
%

```

027134 012777 000040 165612      MOV      #CLR,RHCS2      ;CLEAR RH11 CONTROLLEP
027142 012706 001000              MOV      #STACK,SP      ;SET STACK POINTER.
027146 013702 014754              MOV      RHCS2,R2       ;R2=RHCS2 ADDRESS.
027152 010237 045530              MOV      R2,REGADR
027156 012737 020000 001124      MOV      #UPE,$GDDAT    ;$GDDAT=5 B.
027164 013712 001124      L30:    MOV      $GDDAT,(R2) ;ATTEMPT TO SET UPE.
027170 000240              NOP
027172 000240              NOP
027174 011237 001126              MOV      (R2),$BDDAT    ;$BDDAT=ACTUAL DATA.
027200 042737 157777 001126      BIC      #1<UPE>,$BDDAT ;SAVE ONLY UPE.
027206 023737 001126 001124      CMP      $BDDAT,$GDDAT ;COMPARE RESULTS.
027216 104057      ERROR  57

```

K07

CZRIH80.RP04 5 6 DSALS CTRLR2
CZRIH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 89
T32 CSRB UNIBUS PARITY ERROR SET TEST

SEG 0088

```

3534
3535
3536
3537
3538
3539 027236 012777 000040 165510      %
3540      MOV      #CLR,RHCS2      ;CLEAR RH11 CONTROLLER
3541 027244 012706 001000      MOV      #STACK,SP      ;SET STACK POINTER.
3542
3543 027250 013702 014754      MOV      RHCS2,R2      ;R2=RHCS2 ADDRESS.
3544 027254 010237 045530      MOV      R2,REGADR
3545 027260 005037 001124      CLR      $GDDAT      ;$GDDAT=S/B.
3546
3547 027264 012712 020000      L31:    MOV      #UPE,(R2)      ;SET UNIBUS PARITY ERROR SET.
3548 027270 000240      NOP
3549 027272 000240      NOP
3550
3551 027274 012712 000040      MOV      #CLR,(R2)      ;CONTROLLER CLEAR.
3552
3553 027300 011237 001126      MOV      (R2),$BDDAT      ;READ STATUS
3554 027304 042737 157777 001126      BIC      #1<UPE>,$BDDAT      ;SAVE ERROR.
3555
3556 027312 023737 001126 001124      CMP
3557 027322 104057      ERROR 57      ;COMPARE RESULTS.
3558
3559
3560

```

```

3560
3561      .REM      %
3562      SET THE UNIT SELECT REGISTER TO DRIVE #7 ALL BITS SET. GENERATE A
3563      CONTROLLER CLEAR AND VERIFY THAT THE UNIT SELECT REGISTER IS CLEARED.
3564      %
3565 027342 012777 000040 165404      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3566
3567 027350 012706 001000      MOV      #STACK, SP      ;SET STACK POINTER.
3568
3569 027354 013702 014754      MOV      RHCS2, R2      ;R2=CS2 ADDRESS.
3570 027360 010237 045530      MOV      R2, REGADR
3571 027364 005037 001124      CLR      $GDDAT      ;$GDDAT=S/B.
3572
3573 027370 012712 000007      L34:    MOV      #US4!US2!US1, (R2) ;LOAD RHCS2 DRIVE SELECT
3574 027374 000240
3575 027376 000240      NOP
3576
3577 027400 012712 000040      MOV      #CLR, (R2)      ;GENERATE CLR.
3578
3579 027404 011237 001126      MOV      (R2), $BDDAT      ;READ RHCS2
3580 027410 042737 177770 001126      BIC      #1C<US4!US2!US1>, $BDDAT;SAVE DRIVE SELECT BITS.
3581
3582 027416 023737 001126 001124      CMP      $BDDAT, $GDDAT      ;COMPARE RESULTS.
3583 027426 104060      ERROR 60
3584
3585

```

M07

CZRJH80.RP04/5/6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 91
T34 CSRB UNIT SELECT CLEAR TEST

SEG 0090

```

3586
3587
3588
3589
3590
3591
3592 027460 012777 000040 165266      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3593
3594 027466 012706 001000                MOV      #STACK, SP      ;SET STACK POINTER.
3595
3596 027472 013702 014754                MOV      RHCS2, R2        ;R2=RHCS2 ADDRESS.
3597 027476 012737 040000 001124        MOV      #TRE, $GDDAT     ;$GDDAT=S/B.
3598
3599 027504 012712 020000                L35:    MOV      #UPE, (R2) ;SET UNIBUS PARITY ERROR.
3600
3601 027510 013702 014756                MOV      RHCS1, R2        ;R2=RHCS1 ADDRESS.
3602 027514 010237 045530                MOV      R2, REGADR
3603
3604 027527 011237 001126                MOV      (R2), $BDDAT     ;READ REGISTER
3605 027524 042737 137777 001126        BIC      #+C<+RE>, $BDDAT ;SAVE TRANSFER ERROR.
3606
3607 027532 023737 001126 001124        CMP      $BDDAT, $GDDAT  ;COMPARE RESULTS
3608 027542 104061
3609
3610

```

```

3611
3612
3613
3614
3615 027562 012777 000040 165164
3616
3617 027570 012706 001000
3618
3619 027574 013702 014754
3620 027600 012737 040000 001124
3621
3622 027606 013700 015136
3623 027612 005001
3624 027614 006000 S36:
3625 027616 103420
3626 027620 010112 L36:
3627
3628 027622 013702 014756
3629 027626 010237 045530
3630
3631 027632 011237 001126
3632 027636 042737 137777 001126
3633
3634 027644 023737 001126 001124
3635 027654 104062
3636
3637 027660 005201 N36:
3638 027662 020127 000010
3639 027666 001352
3640
3641

```

.REM %
 SET THE NED BIT NON EXISTANT DRIVE VERIFY THAT THIS SETS THE (TRE) BIT.
 %
 MOV #CLR, @RHCS2 ;CLEAR RH11 CONTROLLER
 MOV #STACK, SP ;SET STACK POINTER.
 MOV RHCS2, R2 ;R2=CS2 ADDRESS.
 MOV #TRE, \$GDDAT ;\$GDDAT=S/B.
 MOV @TOTALAT, R0 ;GET ALL AVAILABLE DRIVES DATA
 CLR R1
 ROR R0
 BCS N36
 MOV R1, (R2) ;SET NED.
 MOV RHCS1, R2 ;R2=RHCS1 ADDRESS.
 MOV R2, REGADR
 MOV (R2), \$BDDAT ;READ REGISTER.
 BIC #+C<TRE>, \$BDDAT ;SAVE TRE.
 CMP \$BDDAT, \$GDDAT ;COMPARE RESULTS.
 ERROR 62
 INC R1
 CMP R1, #8.
 BNE S36

```

3642
3643
3644
3645
3646 027706 012777 000040 165040
3647
3648 027714 012706 001000
3649
3650 027720 013702 014756
3651 027724 010237 045530
3652 027730 005037 001124
3653
3654 027734 012712 002000 L40:
3655
3656 027740 012777 000040 165006
3657
3658 027746 011237 001126
3659 027752 042737 175777 001126
3660
3661 027760 023737 001126 001124
3662 027770 104064
3663

```

```

.REM %
SET THE PORT SELECT FLOP VERIFY THAT WE CAN READ IT BACK.
%
MOV #CLR, @RHCS2 ;CLEAR RH11 CONTROLLER
MOV #STACK, SP ;SET STACK POINTER.
MOV RHCS1, R2 ;R2=RHCS1 ADDRESS.
MOV R2, REGADR
CLR $GDDAT ;$GDDAT=S/B.
MOV #PSEL, (R2) ;SET P SELECT.
MOV #CLR, @RHCS2 ;DO A CONTROLLER CLEAR.
MOV (R2), $BDDAT ;READ BACK P SELECT BIT.
BIC #1<PSEL>, $BDDAT ;SAVE ONLY PORT SELECT.
CMP $BDDAT, $GDDAT ;COMPARE RESULTS.
ERROR 64

```

```

3664      .REM      %
3665      VERIFY   THAT CONTROLLER CLEAR WILL CLEAR THE COMMAND REGISTER.
3666      %
3667
3668      030010  012777  000040  164736      MOV      #CLR, @RHCS2      ; CLEAR RH11 CONTROLLER
3669
3670      030016  012706  001000              MOV      #STACK, SP      ; SET STACK POINTER.
3671
3672      030022  013702  014756              MOV      RHCS1, R2      ; R2=RHCS1 ADDRESS.
3673      030026  010237  045530              MOV      R2, REGADR
3674      030032  005037  001124              CLR      $GDDAT      ; $GDDAT=S/B.
3675
3676      030036  012712  00J011      L41:     MOV      #11, (R2)      ; ISSUE A DRIVE CLR AND GO.
3677
3678      030042  012777  000040  164704      MOV      #CLR, @RHCS2      ; CONTROLLER CLEAR.
3679
3680      030050  011237  001126              MOV      (R2), $BDDAT      ; READ COMMAND REGISTER.
3681      030054  042737  177770  001126      BIC      #1C(7), $BDDAT      ; SAVE ONLY THE COMMAND BITS.
3682
3683      030062  023737  001126  001124      CMP      $BDDAT, $GDDAT      ; COMPARE RESULTS.
3684      030072  104065              EPROR   65
3685

```

```

3686
3687
3688
3689
3690
3691
3692
3693
3694 030112 012777 000040 164634      MOV      #CLR,DRHCS2      ;CLEAR RH11 CONTROLLER
3695
3696 030120 012706 001000                MOV      #STACK,SP       ;SET STACK POINTER.
3697
3698 030124 013702 014756                MOV      RHCS1,R2        ;R2=RHCS1 ADDRESS.
3699 030130 010237 045530                MOV      R2,REGADR
3700 030134 005037 001124                CLR      $GDDAT          ;$GDDAT=S/B.
3701
3702 030140 012737 000340 177776      MOV      #340,PS        ;SET PRIORITY TO #7.
3703
3704 030146 012712 000011                L42:    MOV      #11,(R2)  ;ISSUE A DRIVE CLR AND GO
3705
3706 030152 011237 001176                MOV      (R2),$TMPD     ;DO A RESELECT OF THE REGISTER.
3707
3708 030156 011237 001126                MOV      (R2),$BDDAT    ;READ THE COMMAND REGISTER.
3709 030162 042737 177770 001126      BIC      #1C<7>,$BDDAT  ;SAVE ONLY THE COMMAND BITS.
3710
3711 030170 023737 001126 001124      CMP      $BDDAT,$GDDAT  ;COMPARE RESULTS.
3712 030200 104066
3713

```



```

3714
3715
3716          .REM          %
3717          HERE WE TEST TO SEE IF SETTING (IE) AND (RDY) WILL CAUSE AN INTERRUPT.
3718 030220 012777 000040 164526          %
3719          MOV          #CLR,@RHCS2          ;CLEAR RH11 CONTROLLER
3720 030226 013702 014756          MOV          RHCS1,R2          ;R2=RPCS1 ADDRESS.
3721 030232 010237 045530          MOV          R2,REGADR
3722 030236 005037 001126          CLR          $BDDAT          ;$BDDAT=WAS.
3723 030242 005037 001124          CLR          $GDDAT          ;$GDDAT=S/B.
3724
3725 030246 017737 164472 001176          MOV          @RPVEC,$TMPD          ;SAVE RH11 INTERRUPT VECTOR.
3726 030254 012777 030310 164462          MOV          #043,@RPVEC          ;SET RH11 INTERRUPT VECTOR 043
3727
3728 030262 012706 001000          L43: MOV          #STACK,SP          ;SET STACK POINTER.
3729 030266 005037 177776          CLR          PS
3730
3731 030272 052712 000300          BIS          #IE!RDY,(R2)          ;THIS WILL CAUSE AN INTERRUPT.
3732 030276 000240          NOP
3733 030300 000240          NOP
3734
3735 030302 011237 001124          MOV          (R2),$GDDAT
3736 030306 104067          ERROR          67
3737
3738 030310 013777 001176 164426 043: MOV          $TMPD,@RPVEC          ;RESTORE RH11 INTERRUPT VECTOR.

```

F08

CZRJHBO, RPO4/S 6 DSKLS CTRLR2
CZRJHB.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 97
T42 CSRB READY AND IE INTERRUPT TEST

SEQ 0096

```

3739
3740
3741
3742
3743
3744 030334 012777 000040 164412      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3745
3746 030342 013702 014756      MOV      RHCS1, R2      ;R2=RPCS1 ADDRESS.
3747 030346 010237 045530      MOV      R2, REGADR
3748 030352 005037 001124      CLR      $GDDAT      ;$GDDAT=S/B.
3749
3750 030356 017737 164362 001176      MOV      @RPVEC, $TMPD      ;SAVE RH11 INTERRUPT VECTOR.
3751 030364 012777 030414 164352      MOV      #044, @RPVEC      ;SET VECTOR TO 044.
3752
3753 030372 012706 001000      L44:    MOV      #STACK, SP      ;SET STACK POINTER.
3754 030376 005037 177776      CLR      PS
3755
3756 030402 052712 000100      BIS      #IE, (R2)      ;THIS WILL CAUSE AN INTERRUPT
3757 030406 000240      NOP
3758 030410 000240      NOP
3759
3760 030412 000411      BR      E44      ;NO INTERRUPT.
3761
3762 030414 011237 001126      044:    MOV      (R2), $BDDAT      ;READ RHCS1.
3763 030420 042737 177677 001126      BIC      #1<IE>, $BDDAT      ;SAVE ONLY THE "IE" BIT.
3764
3765 030426 023737 001126 001124      CMP      $BDDAT, $GDDAT      ;COMPARE RESULTS.
3766 030434 001401      BEQ      R44      ;OK!
3767
3768 030436 104070      E44:    ERROR  70
3769
3770 030440 013777 001176 164276      R44:    MOV      $TMPD, @RPVEC      ;RESTORE RH11 INTERRUPT VECTOR.
3771

```

```

3772
3773
3774
3775
3776
3777 030464 012777 000040 164262      MOV      #CLR, @RHCS2      ;CLEAR RH11 CONTROLLER
3778
3779 030472 012706 001000      MOV      #STACK, SP      ;SET STACK POINTER.
3780
3781 030476 013702 014754      MOV      RHCS2, R2      ;R2=RH11 CS2 ADDRESS.
3782 030502 012737 000007 001124      MOV      #US4!US2!US1, $GDDAT; $GDDAT=S/B.
3783
3784 030510 013705 014756      MOV      RHCS1, R5      ;ADDRESS OF A DEVICE REGISTER.
3785
3786 030514 012712 000007      L45:    MOV      #US4!US2!US1, (R2); LOAD A NON EXISTANT DEVICE.
3787
3788 030520 013702 014774      MOV      RHAS, R2      ;R2="AS" ADDRESS.
3789
3790 030524 012712 000377      MOV      #377, (R2)      ;ATTEMPT TO LOAD "AS".
3791
3792 030530 005012      CLR      (R2)      ;CLEAR "AS".
3793
3794 030532 013702 014754      MOV      RHCS2, R2      ;R2=RH11 CS2 ADDRESS.
3795 030536 010237 045530      MOV      R2, REGADR
3796
3797 030542 011237 001126      MOV      (R2), $BDDAT      ;$BDDAT=WAS.
3798 030546 042737 167770 001126      BIC      #1C<NED!US4!US2!US1>, $BDDAT; SAVE NED AND DEVICE SELECTED.
3799
3800 030554 023737 001126 001124      CMP      $BDDAT, $GDDAT      ;COMPARE RESULTS.
3801 030564 104071      ERROR      71
3802

```

.SBTTL EXTENDED MEMORY, DRIVE TIMING & SECTOR SELECT TESTS

```

3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813 030624 012706 001000          MOV    #STACK,SP          ;RESET STACK
3814
3815 030650 004037 045702          JSR    RD,@#CLAREA        ;CLEAR SIMULATED DISK
3816 030654 054566                    .WORD  DISK                ;FROM
3817 030656 055612                    .WORD  TOLGAP+16          ;TO
3818 030660 000000                    .WORD  0                   ;DATA
3819
3820          ;THESE ARE SETUP FOR DISKLESS USE ONLY
3821
3822 030662 012737 010000 052650      MOV    #FMT22,@#CYL;CYLINDER 0
3823                    ;16 BITS PER WORD
3824 030670 005037 052652          CLR    @#SECOTR           ;SECTOR 0 TRACK 0
3825 030674 005037 052654          CLR    @#KEY1            ;KEY1 0
3826 030700 005037 052656          CLR    @#KEY2            ;KEY2 0
3827 030704 012737 000400 052716      MOV    #256,@#NOWORD      ;NO OF DATA WORDS
3828 030712 012737 000001 052660      MOV    #1,@#X             ;WRITE DATA
3829 030720 004537 047172          JSR    RS,@#CRC           ;GO TO CALCULATE CRC
3830 030724 052650
3831 030726 054550          CYL
          WCRC
3832
3833          ;THESE ARE REGULAR SETUPS
3834
3835
3836 030730 004737 045764          JSR    PC,@#CLDISK        ;SETUP GENERAL REGISTERS
3837 030734 012777 177400 164006      MOV    #-256,@#RHWC       ;256 DATA WORDS
3838 030742 013777 001144 164002      MOV    @#STKS,@#RHBA      ;STARTING ADDRESS OF WRITE BUFFER
3839 030750 017737 150170 015140      MOV    @#STKS,@#TMPILL    ;TEMPORARY STORAGE OF DATA
3840 030756 005077 164000          CLR    @#RHDS1           ;SECTOR 0 TRACK 0
3841 030762 012777 010000 163776      MOV    #FMT22,@#RHOF     ;16 BITS PER WORD FORMAT
3842 030770 005077 163774          CLR    @#RHCA            ;CYLINDER 0
3843 031006 013746 015170          MOV    @#WRIDAT,-(SP)     ;WRITE DATA=60
3844 031012 052716 001400          BIS    #A16!A17,(SP)     ;SET HIGH ORDER UNIBUS BITS
3845 031016 012611                    MOV    (SP)+,@#R1         ;FILL RHCS1
3846 031020 052777 000010 163726      BIS    #BA1,@#RHCS2      ;SET BUS ADDRESS INHIBIT
3847 031026 005037 015124          CLR    @#ERFLG           ;CLEAR ERROR FLAG
3848 031032 004737 052510          JSR    PC,@#COMHD        ;WRITE DATA

```

```

3849
3850
3851 ; IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
3852 ; FROM THE "COMHD" ROUTINE IT MEANS SECTOR GAP, SYNC BYTE
3853 ; HEADER, HEADER CRC, HEADER GAP AND SYNC BYTE HAVE GONE BY
3854 ; AND SYNC'S WERE CORRECTLY DETECTED.
3855 ; DATA IS TO BE CHECKED.
3856
3857 031036 004737 045464 JSR PC, @PUTREG ; SAVE REGISTERS
3858 031042 005737 015124 TST @ERFLG$ ; HAVE ANY ERRORS OCCURED?
3859 031050 013700 015140 MOV @TMPILL, R0 ; GOOD DATA
3860 031054 012701 054566 MOV @DISK, R1 ; DATA WRITTEN INTO "DISK"
3861 031060 012702 000400 MOV #256, R2 ; COUNTER
3862 031064 012737 000401 052770 1$: MOV #257, @ERWORD ; FOR ERROR WORD
3863 031072 020021 CMP R0, (R1)+ ; COMPARE GOOD DATA WITH DATA ON DISK
3864 031074 001425 BEQ 3$ ; BRANCH IF GOOD
3865 031076 013737 015140 001124 MOV @TMPILL, @SGDAT ; GOOD DATA
3866 031104 014137 001126 MOV -(R1), @SBDAT ; BAD DATA
3867 031110 160237 052770 SUB R2, @ERWORD ; ERROR WORD NO
3868 031114 005737 015124 TST @ERFLG$ ; ANY ERRORS ALREADY THERE?
3869 031120 001002 BNE 2$ ; BRANCH IF YES
3870 031122 104037 ERROR 37 ; ERROR ON WRITE DATA COMMAND
3871 ; SEE NEXT ERROR COMMENTS
3872 031124 000401 BR 64$ ; BRANCH TO AVOID PRINTING NEXT ERROR
3873 031126 104040 2$: ERROR 40 ; WORD NO GIVES WORD IN ERROR
3874 ; ERROR OCCURED WHILE WRITING
3875 ; WITH A16 A17 OF RHCS1 SET
3876 031130 005721 64$: TST (R1)+ ; UNDO -(R1) FOR BAD DATA
3877 031132 017746 150002 MOV @SWR, -(SP) ; GET SWITCH SETTING
3878 031136 042716 177177 BIC #177177, (SP) ; KEEP ONLY SWITCH 7 AND 8
3879 031142 022726 000200 CMP #5W07, (SP)+ ; IS 7 SET AND 8 RESET
3880 031150 005302 3$: DEC R2 ; IF NOT COUNT 256 WORDS
3881 031152 001344 BNE 1$ ; BRANCH IF 256 NOT DONE

```

JOB

CZRJHBO RPO4/S 6 DSKLS CTRLR2
CZRJHBP12 10-NOV-77 11:09

MACY11 30(1046)
T46

10-NOV-77 11:48 PAGE 101
RHCSI - BITS 8 AND 9 - EXTENDED ADDR (A16 & A 17)

SEG 0100

```

3882
3883 031156 012706 001000      MOV      #STACK,SP          ;RESET STACK
3884
3885      ;*THESE ARE TO SETUP FOR DISKLESS USE
3886
3887 031170 012737 010000 052650  MOV      #FMT22,#CYL        ;16 BITS PER WORD
3888      ;CYLINDER 0
3889 031176 005037 052652      CLR      #SECOTR           ;SECTOR 0
3890      ;TRACK 0
3891 031202 005037 052654      CLR      #KEY1             ;KEY1 = 0
3892 031206 005037 052656      CLR      #KEY2             ;KEY2 = 0
3893 031212 005037 052660      CLR      #X                ;THIS IS A READ COMMAND
3894 031216 004537 047172      JSR      R5,#CRC           ;GO TO CALCULATE CRC
3895 031222 052650
3896 031224 054550
3897
3898      ;* THESE          ARE REGULAR SETUPS
3899
3900 031226 004737 045764      JSR      PC,#CLDISK        ;SETUP GENERAL REGISTERS
3901 031232 012777 177374 163510  MOV      #-260,#RHWC       ;256 DATA WORDS, 4 HEADER WORDS
3902 031240 012777 016264 163504  MOV      #REINTC,#RHBA     ;STARTING ADDRESS OF BUFFER
3903 031246 005077 163510      CLR      #RHDS            ;TRACK = 0
3904      ;SECTOR = 0
3905 031252 012777 014000 163506  MOV      #FMT22!ECI,#RHOF  ;16 BITS PER WORD
3906      ;ECC CORRECTION INHIBITED
3907 031260 005077 163504      CLR      #RHCA            ;CYLINDER = 0
3908 031276 013711 015176      MOV      #REFOR,#R1       ;READ HEADER AND DATA = 72
3909
3910      ;*READ & SAVE REGISTERS FOR COMPARISON AFTER SIMULATED 'DTE'
3911
3912 031302 004037 046456      JSR      R0,#SAVER        ;READ IN SEQUENCE
3913 031306 014750      RHWC          ;FROM HARDWARE REGISTER
3914 031310 015024      WC           ;INTO CORE AT LOCATION
3915 031312 000023      19.         ;NUMBER OF REGISTERS TO READ
3916
3917
3918      ;*NOW 'GO' WILL BE GIVEN, EVERYTHING WILL BE TREATED
3919      ;*NORMALLY FOR THE HEADER, BUT WHEN IT IS TIME TO READ
3920      ;*DATA, ONLY SECTOR CLOCKS WILL BE GIVEN. NO DIAGNOSTIC DATA
3921      ;*CLOCKS WILL BE GIVEN. THIS SHOULD BRING SECTOR PULSE HIGH
3922      ;*WITHOUT PUTTING "READ" DOWN HENCE 'DTE' WILL COME UP.
3923
3924 031314 012737 177777 015144  MOV      #-1,#TESDTE      ;SET DTE TEST
3925 031322 012737 177777 015124  MOV      #-1,#ERFLGS     ;THIS WILL BRING THE READ HEADER
3926      ;AND DATA PROCESS OUT AFTER THE
3927      ;HEADER HAS BEEN CORRECTLY READ
3928
3929 031330 004737 052510      JSR      PC,#COMHD       ;ISSUE 'GO', SEARCH FOR THE SECTOR
3930      ;AND READ THE HEADER
3931
3932 031334 017737 163416 001176  SETCK1: MOV      #RHCSI,#$TMPD    ;READ CSI TO CHECK FOR ANY READ ERRORS
3933 031342 032737 100000 001176  BIT      #SC,#$TMPD       ;TEST FOR "SPECIAL CONDITION" - 'SC'
3934 031350 001405      BEQ      #S              ;CONTINUE WITH TEST IF 'SC' = 0 (NO ERRORS)
3935 031352 004737 045464      JSR      PC,#PUTREG      ;READ & SAVE ALL REGISTERS AGAIN IF AN
3936      ;UNDEFINED DATA TRANSFER ERROR OCCURRED
3937 031356 104040      ERROR 40                ;READ WRITE HEADER & DATA ERROR DURING

```

K08

CZRJMB0, RPO4/5 6 DSALS CTRLR2
CZRJMB.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 102
T47 DRIVE TIMING ERROR

SEG 0101

```

3938
3939 031364      BS:      ;NOW THE HEADER HAS BEEN READ OK
3940              ;*NOW 560 SECTOR CLOCKS WILL BE GIVEN
3941              ;*GAP 11 BYTES, SYNC 1 BYTE, DATA 512, ECC 4 BYTES
3942              ;*GAP 2 BYTES, TOLERANCE 28 BYTES, EXTRA 2
3943
3944              ;*THESE 560 SECTOR CLOCKS ARE DIVIDED INTO TWO GROUPS
3945              ;*24 SECTOR CLOCKS WITH NORMAL DIAGNOSTIC DATA CLOCKS,
3946              ;*AND 536 SECTOR CLOCKS WITHOUT ANY DIAGNOSTIC DATA CLOCKS.
3947
3948
3949              ;*THIS GIVES 24 SECTOR CLOCKS WITH DIAGNOSTIC DATA CLOCKS
3950              ;*WHICH EQUALS 3 BYTES OF DATA
3951
3952 031364 012701 000030      MOV      #24, R1      ;LOAD COUNTER
3953 031370 013700 014776      MOV      @RHMRA, R0    ;GET RHMRA ADDRESS
3954 031374 012710 000001      MOV      @DMD, @R0     ;SET DIAGNOSTIC MODE
3955 031400 052710 000012      1$:     BIS      @MSTCK!MCLK, @R0 ;SET SECTOR CLOCK AND DATA CLOGK
3956 031404 042710 000012      BIC      @MSTCK!MCLK, @R0 ;CLEAR SECTOR CLOCK AND DATA CLOCK
3957 031410 012702 000007      MOV      #7, R2      ;LOAD COUNTER FOR DIAGNOSTIC CLOCKS
3958 031414 052710 000002      4$:     BIS      @MCLK, @R0   ;SET CLOCK
3959 031420 042710 000002      BIC      @MCLK, @R0   ;CLEAR CLOCK
3960 031424 005302              DEC      R2           ;COUNT TO 7
3961 031426 001372              BNE      4$          ;BRANCH IF 7 NOT DONE
3962 031430 005301              DEC      R1           ;COUNT TO 24
3963 031432 001362              BNE      1$          ;BRANCH IF 24 NOT DONE
3964
3965              ;*THIS GIVES 536 SECTOR CLOCKS WITHOUT DIAGNOSTIC DATA CLOCKS
3966
3967 031434 012701 001030      5$:     MOV      #536, R1     ;LOAD SECTOR CLOCK COUNTER
3968 031440 052710 000010      BIS      @MSTCK, @R0  ;SET SECTOR CLOCK
3969 031444 042710 000010      BIC      @MSTCK, @R0  ;CLEAR SECTOR CLOCK
3970 031450 005301              DEC      R1           ;COUNT
3971 031452 001372              BNE      5$          ;BRANCH IF 536 NOT DONE
3972
3973
3974              ;*NOW 'DTE' SHOULD BE SET
3975              ;*CHANGE SAVED REGISTERS TO EXPECTED VALUES
3976
3977 031454 012737 177400 015024      MOV      #-256, @#WC   ;SAVED RHWC
3978 031462 012737 016274 015026      MOV      @REINT0+<4.*2>, @#BA ;SAVED RHBA
3979 031470 052737 140000 015032      BIS      @SC!TRE, @#CS1 ;SAVED RHCS1
3980 031476 052737 010000 015034      BIS      @DTE, @#ER1   ;SAVED RHER1
3981 031504 012737 000401 015052      MOV      #401, @#MR    ;SAVED RHMRA
3982 031512 052737 140000 015054      BIS      @ATA!ERR, @#DS1 ;SAVED RHDS1
3983 031520 012737 000100 015066      MOV      #100, @#LA    ;SAVED RHLA
3984 031526 012737 000001 015036      MOV      #1, @#DST     ;SAVED RHDST
3985 031534 013737 015134 015050      MOV      @#ATTENT, @#AS ;SAVED RHAS
3986
3987
3988              ;*NOW READ & SAVE REGISTERS AGAIN SO THAT COMPARISONS
3989              ;*CAN BE DONE (USE THE 'WRFROM' SAVE BUFFER THIS TIME)
3990
3991 031542 004037 046456      JSR      R0, @#SAVER   ;READ IN SEQUENCE
3992 031546 014750              RHW      ;FROM HARDWARE REGISTER
3993 031550 015220              WRFROM  ;INTO CORE BUFFER

```

```

3994 031552 000023 19. ;NUMBER OF REGISTERS TO READ
3995
3996 ;*FOR RHAS UPPER BYTE
3997 031554 113737 015051 015245 MOVB @#AS+1,@#WRFROM+25 ;UPPER RHAS
3998
3999 ;*COMPARE THE HEADER READ
4000
4001 031562 004037 046660 JSR RO,@#COMPAR ;COMPARE
4002 031566 052650 CYL ;GOOD BUFFER
4003 031570 016264 REINTO ;TEST BUFFER
4004 031572 000004 4. ;NUMBER
4005 031574 031602 6$ ;RETURN FOR ERROR
4006 031576 031602 6$ ;SAME
4007 031600 031606 7$ ;RETURN FOR GOOD COMPARISON
4008 031602 104010 6$: ERROR 10 ;HEADER READ IN DURING THIS TEST IS
4009 ;IN ERROR
4010
4011 031604 000207 RTS PC ;RETURN
4012
4013 031606 7$: ;GOOD COMPARISON, CONTINUE
4014
4015
4016 ;*COMPARE REGISTERS BEFORE COMMAND WITH REGISTERS AFTER COMMAND
4017
4018 031606 004037 046660 JSR RO,@#COMPAR ;COMPARE
4019 031612 015024 WC ;INITIAL SNAPSHOT BUFFER (CHANGED)
4020 031614 015220 WRFROM ;TEST SNAPSHOT BUFFER
4021 031616 000022 18. ;NUMBER OF REGISTERS
4022 031620 031626 2$ ;RETURN FOR ERROR
4023 031622 031626 2$ ;SAME
4024 031624 031646 3$ ;RETURN FOR GOOD COMPARISON
4025
4026 031626 013705 052770 2$: MOV @#ERWORD,R5 ;GETTING READY TO INDEX
4027 031632 060505 ADD R5,R5 ;DOUBLE ERROR WORD
4028 031634 016537 014746 045530 MOV RHWC-2(R5),@#REGADR ;FAILING REGISTER
4029 031642 104001 ERROR 1 ;IMPROPER REGISTER
4030 ;CHANGE AFTER FORCING
4031 ;'DTE' ERROR
4032 031644 000207 RTS PC ;RETURN
4033
4034 031646 3$: ;GOOD - REGISTERS OK, GO ON TO NEXT TEST
4035
4036

```



```

4037
4038 031650 012706 001000 MOV #STACK, SP ; RESET STACK
4039 ; *THESE ARE TO SETUP FOR DISKLESS USE
4040
4041 031662 012737 010000 052650 MOV #FMT22, @#CYL ; 16 BITS PER WORD
4042 ; CYLINDER 0
4043 031670 005037 052652 CLR @#SECOTR ; SECTOR 0
4044 ; TRACK 0
4045 031674 005037 052654 CLR @#KEY1 ; KEY1 = 0
4046 031700 005037 052656 CLR @#KEY2 ; KEY2 = 0
4047 031704 012737 177777 052660 MOV #-1, @#X ; THIS IS FOR WRITE DATA COMMAND
4048 031712 004537 047172 JSR RS, @#CRC ; GO TO CALCULATE CRC
4049 031716 052650
4050 031720 054550
4051
4052 ; * THESE ARE REGULAR SETUPS & CHECKS
4053
4054 031722 004737 045764 JSR PC, @#CLDISK ; SETUP GENERAL REGISTERS
4055 031726 012777 177400 163014 MOV #-256, @RHWC ; 256 DATA WORDS
4056 031734 012777 015220 163010 MOV #WRFROM, @RHBA ; STARTING ADDRESS OF BUFFER
4057 031742 005077 163014 CLR @RH DST ; TRACK = 0
4058 ; SECTOR = 0
4059 031746 012777 010000 163012 MOV #FMT22, @RHOF ; 16 BITS PER WORD
4060 ; ECC CORRECTION INHIBITED
4061 031754 005077 163010 CLR @RHCA ; CYLINDER = 0
4062 031772 013711 015170 MOV @#WRIDAT, @RI ; WRITE DATA = 60
4063
4064 ; *READ & SAVE REGISTERS FOR COMPARISON AFTER SIMULATED 'DTE'
4065
4066 031776 004037 046456 JSR RD, @#SAVER ; READ REGISTERS IN SEQUENCE
4067 032002 014750 RHWC ; FROM HARDWARE REGISTER
4068 032004 015024 WC ; INTO CORE BUFFER LOCATION
4069 032006 000023 19. ; NUMBER OF REGISTERS TO READ
4070
4071 ; *NOW 'GO' WILL BE GIVEN, EVERYTHING WILL BE TREATED
4072 ; *NORMALLY FOR THE HEADER. WHEN IT IS TIME TO WRITE
4073 ; *DATA, ONLY SECTOR CLOCKS WILL BE GIVEN, NO DIAGNOSTIC DATA
4074 ; *CLOCKS WILL BE GIVEN. THIS SHOULD BRING SECTOR PULSE HIGH
4075 ; *WITHOUT PUTTING READ DOWN, HENCE 'DTE' WILL COME UP.
4076
4077 032010 012737 177777 015144 MOV #-1, @#TESDTE ; SET DTE TEST
4078 032016 012737 177777 015124 MOV #-1, @#ERFLGS ; THIS WILL BRING THE READ HEADER
4079 ; AND DATA PROCESS OUT AFTER THE
4080 ; HEADER HAS BEEN CORRECTLY READ
4081
4082 032024 004737 052510 JSR PC, @#COMHD ; ISSUE 'GO' SEARCH FOR SECTOR,
4083 ; READ HEADER AND DATA.
4084
4085 032030 017737 162722 001176 SETCK2: MOV @RHCS1, @#STMP0 ; READ CS1 TO CHECK FOR READ ERRORS
4086 032036 032737 100000 001176 BIT #SC, @#STMP0 ; TEST FOR "SPECIAL CONDITION" - 'SC'
4087 032044 001405 BEQ 65 ; CONTINUE TESTING IF NO ERROR
4088 032046 004737 045464 JSR PC, @#PUTREG ; READ & SAVE REGISTERS AGAIN IF UNDE-
4089 ; FINED ERROR HAS OCCURRED
4090 032052 104040 ERROR 40 ; THERE WAS A READ/WRITE HEADER ERROR
4091 ; DURING 'DTE' TEST SETUP
4092
    
```

```

4093 032060      6$: ;NOW THE HEADER HAS BEEN READ
4094              ;*560 SECTOR CLOCKS WILL BE GIVEN -
4095              ;*GAP 11 BYTES, SYNC 1 BYTE, DATA 512, ECC 4 BYTES
4096              ;*GAP 2 BYTES, TOLERANCE 28 BYTES, EXTRA 2
4097
4098              ;*THESE 560 SECTOR CLOCKS ARE DIVIDED INTO TWO GROUPS
4099              ;*24 SECTOR CLOCKS WITH NORMAL DIAGNOSTIC DATA CLOCKS
4100              ;*AND 536 SECTOR CLOCKS WITHOUT ANY DIAGNOSTIC DATA CLOCKS
4101
4102
4103              ;*THIS GIVES 24 SECTOR CLOCKS WITH DIAGNOSTIC DATA CLOCKS
4104
4105 032060 012701 000030      MOV      #24, R1          ;LOAD SECTOR CLOCK COUNTER
4106 032064 013700 014776      MOV      @#RHMR, R0       ;GET RHMR ADDRESS
4107 032070 012710 000001      MOV      #DMD, @R0       ;SET DIAGNOSTIC MODE
4108 032074 052710 000012      1$:     BIS      #MSTCK!MCLK, @R0 ;SET SECTOR CLOCK AND DATA CLOCK
4109 032100 042710 000012      BIC      #MSTCK!MCLK, @R0 ;CLEAR SECTOR CLOCK AND DATA CLOCK
4110 032104 012702 000007      MOV      #7, R2          ;LOAD COUNTER FOR DIAGNOSTIC DATA CLOCKS
4111 032110 052710 000002      4$:     BIS      #MCLK, @R0    ;SET CLOCK (DATA)
4112 032114 042710 000002      BIC      #MCLK, @R0    ;CLEAR CLOCK (DATA)
4113 032120 005302              DEC      R2              ;COUNT
4114 032122 001372              BNE     4$              ;BRANCH IF 7 NOT DONE
4115 032124 005301              DEC      R1              ;COUNT
4116 032126 001362              BNE     1$              ;BRANCH IF 24 NOT DONE
4117
4118              ;*THIS GIVES 536 SECTOR CLOCKS WITHOUT DIAGNOSTIC DATA CLOCKS
4119
4120 032130 012701 001030      MOV      #536, R1        ;LOAD SECTOR CLOCK COUNTER
4121 032134 052710 000010      5$:     BIS      #MSTCK, @R0    ;SET SECTOR CLOCK
4122 032140 042710 000010      BIC      #MSTCK, @R0    ;CLEAR SECTOR CLOCK
4123 032144 005301              DEC      R1              ;COUNT
4124 032146 001372              BNE     5$              ;BRANCH IF 536 NOT DONE
4125
4126
4127
4128
4129 032150 017737 162634 015064 ;*ECC PATTERN REGISTER IS NOT CHECKED
4130              MOV      @#RHEC2, @#EC2 ;RHEC2 IS NOT CHECKED
4131
4132              ;*NOW 'DTE' SHOULD BE SET, CHANGE SAVED REGISTERS TO EXPECTED VALUES
4133
4134 032156 005737 017334      TST      @#RH70          ;CHECK FOR RH70 CONTROLLER
4135 032162 001412              BEQ     7$              ;SKIP RH70 CODE AND DO RH11 IF NOT
4136
4137 032164 012737 177416 015024      MOV      #-242, @#WC     ;SAVED RHWC
4138 032172 012737 015254 015026      MOV      #WRFROM+<14.*2>, @#BA ;SAVED RHBA
4139 032200 052737 000300 015030      BIS      #IR!OR, @#CS2   ;SAVED RHCS2
4140 032206 000414              BR      8$              ;SKIP NEXT RH11 CODE
4141
4142 032210 012737 177511 015024      7$:     MOV      #-183, @#WC    ;SAVED RHWC
4143 032216 012737 015442 015026      MOV      #WRFROM+<73.*2>, @#BA ;SAVED RHBA
4144 032224 042737 000100 015030      BIC      #IR, @#CS2     ;SAVED RHCS2
4145 032232 052737 000200 015030      BIS      #OR, @#CS2     ;SAVED RHCS2
4146
4147 032240 052737 140000 015032      8$:     BIS      #SC!TRE, @#CS1  ;SAVED RHCS1
4148 032246 052737 010000 015034      BIS      #DTE, @#ER1    ;SAVED RHER1

```

```

4149 032254 012737 000201 015052 MOV #DENVL!DMD,@#MR ;SAVED RHMR
4150 032262 052737 140000 015054 BIS #ATA!ERR,@#DS1 ;SAVED RHDS1
4151 032270 012737 000100 015066 MOV #100,@#LA ;SAVED RHLA
4152 032276 012737 000001 015036 MOV #1,@#DST ;SAVED RHDS1
4153 032304 013737 015134 015050 MOV @#ATTENT,@#AS ;SAVED RHAS
4154
4155 ;*NOW READ & SAVE REGISTERS AGAIN SO THAT COMPARISONS
4156 ;CAN BE DONE (USING 'WRFROM' BUFFER THIS TIME)
4157
4158 032312 004037 046456 JSR RO,@#SAVER ;READ IN SEQUENCE
4159 032316 014750 RHW ;FROM HARDWARE REGISTER
4160 032320 016264 REINTO ;INTO CORE BUFFER LOCATION
4161 032322 000023 19. ;NUMBER OF REGISTERS TO READ
4162
4163 ;*FOR RHAS UPPER BYTE
4164 032324 113737 015051 016311 MOVB @#AS+1,@#REINTO+25 ;UPPER RHAS
4165
4166 ;*COMPARE CHANGED REGISTER SNAPSHOT BEFORE COMMAND WITH
4167 ;*SNAPSHOT AFTER COMMAND
4168
4169
4170 032332 004037 046660 JSR RO,@#COMPAR ;COMPARE
4171 032336 015024 WC ;CHANGED INITIAL SNAPSHOT BUFFER
4172 032340 016264 REINTO ;SNAPSHOT BUFFER AFTER COMMAND
4173 032342 000022 18. ;NUMBER OF REGISTERS TO COMPARE
4174 032344 032352 25 ;RETURN FOR ERROR
4175 032346 032352 25 ;SAME
4176 032350 032372 35 ;RETURN FOR GOOD COMPARISON
4177
4178 032352 013705 052770 25: MOV @#ERWORD,R5 ;GETTING READY TO INDEX
4179 032356 060505 ADD R5,R5 ;DOUBLE ERROR WORD
4180 032360 016537 014746 045530 MOV RHW-2(R5),@#REGADR ;FAILING REGISTER
4181 032366 104001 ERROR 1 ;IMPROPER REGISTER
4182 ;CHANGE AFTER FORCING
4183 ;'DTE' ERROR
4184 032370 000207 RTS PC ;RETURN
4185
4186 032372 35: ;GOOD. REGISTERS OK - GO ON TO NEXT TEST
4187
4188

```

```

4189
4190 032374 012706 001000      MOV      #STACK,SP      ;RESET STACK
4191
4192      ;*THESE ARE TO SET UP FOR DISKLESS USE ONLY
4193
4194 032406 012737 010000 056006  MOV      #FMT22,@#WCYL  ;FORMAT 22=16 BITWORDS AND
4195      ;CYLINDER 0
4196 032414 005037 056010      CLR      @#WSECTR      ;TRACK=0, SECTOR=0
4197 032420 005037 056012      CLR      @#WKEY1      ;KEY1=0
4198 032424 005037 056014      CLR      @#WKEY2      ;KEY2=0
4199 032430 012737 000400 056046  MOV      #256,@#FNWORD  ;256 DATAWORDS
4200 032436 004537 047172      JSR      R5,@#CRC      ;GO TO CALCULATE CRC
4201 032442 056006
4202 032444 056016
4203
4204      ;* THESE ARE REGULAR SETUPS & CHECKS
4205
4206 032446 004737 045764      JSR      PC,@#CLDISK   ;SETUP GENERAL REGISTERS
4207 032452 012777 177374 162270  MOV      #-256,@#RHWC  ;256 DATA WORDS & 4 HEADER WORDS
4208 032460 012777 015220 162264  MOV      #WRFROM,@#RHA ;STARTING ADDRESS OF BUFFER
4209 032466 005077 162270      CLR      @#RHDSY      ;TRACK = 0
4210      ;SECTOR = 0
4211 032472 012777 014000 162266  MOV      #FMT22!ECI,@#RHOF ;16 BITS PER WORD
4212      ;ECC CORRECTION INHIBITED
4213 032500 005077 162264      CLR      @#RHCA      ;CYLINDER = 0
4214 032516 013711 015172      MOV      @#WRIFOR,@#RI ;WRITE HEADER AND DATA = 62
4215
4216      ;*READ & SAVE REGISTERS FOR COMPARISON AFTER SIMULATED 'DTE'
4217
4218 032522 004037 046456      JSR      R0,@#SAVER   ;READ IN SEQUENCE
4219 032526 014750      RHWC      ;FROM HARDWARE REGISTER
4220 032530 015024      WC      ;INTO CORE BUFFER LOCATION
4221 032532 000023      19.      ;NUMBER OF REGISTERS TO READ

```

```

4222
4223 ;*NOW 'GO' WILL BE GIVEN. EVERYTHING WILL BE TREATED
4224 ;*NORMALLY TILL HEADER IS TO BE GIVEN, THEN ONLY
4225 ;*SECTOR CLOCKS WILL BE GIVEN. NO DIAGNOSTIC DATA
4226 ;*CLOCKS WILL BE GIVEN. THIS SHOULD BRING SECTOR PULSE HIGH
4227 ;*WITHOUT PUTTING "READ" DOWN, HENCE 'DTE' WILL COME UP.
4228
4229 032534 012737 177777 015144 MOV #-1,2#TESDTE ;SET DTE TEST
4230 032542 012737 177777 015124 MOV #-1,2#ERFLG$ ;THIS WILL BRING THE READ HEADER
4231 ;AND DATA PROCESS OUT AFTER THE
4232 ;HEADER HAS BEEN CORRECTLY READ
4233
4234 032550 004737 055632 JSR PC,2#COMWHD ;ISSUE 'GO', SEARCH FOR SECTOR,
4235 ;WRITE HEADER AND DATA.
4236
4237 032554 017737 162176 001176 SETCK3: MOV 2#RHCS1,2#STMPD ;READ CS1 TO CHECK FOR ERRORS DURING WRITE
4238 032562 032737 100000 001176 BIT #SC,2#STMPD ;TEST FOR "SPECIAL CONDITION" - 'SC'
4239 032570 001405 BEQ 4$ ;CONTINUE TEST IF NO ERROR ('SC' = 0)
4240 032572 004737 045464 JSR PC,2#PUTREG ;READ & SAVE REGISTERS AGAIN IF ERROR
4241 032576 104040 ERROR 40 ;THERE WAS A READ/WRITE HEADER ERROR
4242 ;DURING 'DTE' TEST SETUP
4243
4244 032604 4$: ;NOW SECTOR HAS BEEN FOUND OK
4245
4246 ;*609 SECTOR CLOCKS WILL BE GIVEN,
4247 ;*39 BYTES FOR SECTOR GAP,
4248 ;*1 BYTE FOR HEADER SYNC,
4249 ;*8 BYTES FOR HEADER,
4250 ;*GAP 11 BYTES, SYNC 1 BYTE, DATA 512, ECC 4 BYTES
4251 ;*GAP 2 BYTES, TOLERANCE 28 BYTES, EXTRA 3
4252
4253
4254 ;*THIS GIVES 609 SECTOR CLOCKS WITHOUT DIAGNOSTIC DATA CLOCKS
4255
4256 032604 012701 001141 5$: MOV #609,R1 ;LOAD SECTOR CLOCK COUNTER
4257 032610 052710 000010 BIS #MSTCK,2#R0 ;SET SECTOR CLOCK
4258 032614 042710 000010 BIC #MSTCK,2#R0 ;CLEAR SECTOR CLOCK
4259 032620 005301 DEC R1 ;COUNT
4260 032622 001372 BNE 5$ ;BRANCH IF 536 NOT DONE
4261
4262 ;*NOW 'DTE' SHOULD BE SET, CHANGE SAVED REGISTERS
4263 ;TO EXPECTED VALUES
4264
4265 032624 005737 017334 TST 2#RH7D ;CHECK FOR RH7D CONTROLLER
4266 032630 001407 BEQ 6$ ;SKIP RH7D CODE AND DO RH11 IF NOT
4267
4268 032632 012737 177404 015024 MOV #-252,2#WC ;SAVED RHWC
4269 032640 012737 015240 015026 MOV #WRFROM+<8.*2>,2#BA ;SAVED RHBA
4270 032646 000406 BR 7$ ;SKIP NEXT RH11 CODE
4271
4272 032650 012737 177477 015024 6$: MOV #-193,2#WC ;SAVED RHWC
4273 032656 012737 015426 015026 MOV #WRFROM+<67.*2>,2#BA ;SAVED RHBA
4274
4275 032664 052737 140000 015032 7$: BIS #SC!TRE,2#CS1 ;SAVED RHCS1
4276 032672 042737 000100 015030 BIC #IR,2#CS2 ;SAVED RHCS2
4277 032700 052737 000200 015030 BIS #OR,2#CS2 ;SAVED RHCS2

```

```

4278 032706 052737 010000 015034 BIS #DTE, @#ER1 ; SAVED RHER1
4279 032714 012737 000401 015052 MOV #401, @#MR ; SAVED RHMR
4280 032722 052737 140000 015054 BIS #ATA!ERR, @#DS1 ; SAVED RHDS1
4281 032730 012737 000100 015066 MOV #100, @#LA ; SAVED RHLA
4282 032736 012737 000001 015036 MOV #1, @#DST ; SAVED RHDST
4283 032744 013737 015134 015050 MOV @#ATTENT, @#AS ; SAVED RHAS
4284
4285 ; *NOW READ & SAVE REGISTERS AGAIN SO THAT COMPARISONS CAN BE DONE
4286
4287 032752 004037 046456 JSR RO, @#SAVER ; READ IN SEQUENCE
4288 032756 014750 RHWC ; FROM HARDWARE REGISTER
4289 032760 016264 REINTO ; INTO CORE BUFFER LOCATION
4290 032762 000023 19. ; NUMBER OF REGISTERS TO READ
4291
4292 ; *FOR RHAS UPPER BYTE
4293 032764 113737 015051 016311 MOVB @#AS+1, @#REINTO+25 ; UPPER RHAS
4294
4295 ; *COMPARE CHANGED REGISTER SNAPSHOT BEFORE COMMAND
4296 ; *WITH REGISTER SNAPSHOT AFTER COMMAND
4297
4298 032772 004037 046660 JSR RO, @#COMPAR ; COMPARE
4299 032776 015024 WC ; CHANGED REGISTER SNAPSHOT
4300 033000 016264 REINTO ; SNAPSHOT AFTER COMMAND
4301 033002 000022 18. ; NUMBER OF REGISTERS TO COMPARE
4302 033004 033012 2$ ; RETURN FOR ERROR
4303 033006 033012 2$ ; SAME
4304 033010 033032 3$ ; RETURN FOR GOOD COMPARISON
4305
4306 033012 013705 052770 2$: MOV @#ERJORD, R5 ; GETTING READY TO INDEX
4307 0330 5 060505 ADD R5, R6 ; DOUBLE ERROR WORD
4308 033020 016537 014746 045530 MOV RHWC-2(R5), @#REGADR ; FAILING REGISTER
4309 033026 104001 ERROR 1 ; IMPROPER REGISTER
4310 ; CHANGE AFTER FORCING
4311 ; 'DTE' ERROR
4312 033030 000207 RTS PC ; RETURN
4313
4314 033032 3$: ; GOOD, REGISTERS COMPARE OK
4315 ; GO ON TO THE NEXT TEST
4316

```

```

4317 033034 012706 001000 MOV #STACK, SP ; RESET STACK
4318 033046 004737 045764 JSR PC, @#CLR'ISK ; SETUP GENERAL REGISTERS & CLEAR
4319 ; THE DRIVE
4320 033052 012737 000026 015146 MOV #22., @#TAGDTE ; 22 SECTORS
4321 ; THIS TEST REPEATS
4322 ; ITSELF 22 TIMES
4323
4324 ; *THE FOLLOWING INITIALIZES FOR SECTOR 0
4325
4326 033060 005037 033164 CLR @#SS3+2 ; HEADER (SECTOR)
4327 033064 012737 000025 033170 MOV #21., @#SS4+2 ; HEADER (KEY1)
4328 033072 012737 000025 033174 MOV #21., @#SS5+2 ; HEADER (KEY2)
4329 033100 005037 033222 CLR @#SS7+2 ; DATA (SECTOR)
4330 033104 005037 033304 CLR @#SS10+2 ; DATA
4331 033110 005037 033334 CLR @#SS12+2 ; SECTOR (SIMULATED DISK)
4332 033114 012737 000025 033342 MOV #21., @#SS13+2 ; KEY1 (SIMULATED DISK)
4333 033122 012737 000025 033350 MOV #21., @#SS14+2 ; KEY2 (SIMULATED DISK)
4334 033130 005037 033410 CLR @#SS15+2 ; SECTOR (RHDST)
4335
4336 ; *CLEAR SIMULATED DISK AREA
4337 033134 SS1:
4338 033134 012700 054470 1$: MOV #SECGAP, R0 ; POINTER
4339 033140 012701 000460 MOV #304., R1 ; COUNTER
4340 033144 005020 2$: CLR (R0)+ ; CLEAR SIMULATED DISK AREA
4341 033146 005301 DEC R1 ; COUNT
4342 033150 001375 BNE 2$
4343
4344 ; *SETUP WRITE FROM BUFFER
4345
4346 033152 012700 015220 MOV #WRFROM, R0
4347
4348 ; *HEADER
4349 033156 012720 010000 MOV #FMT22, (R0)+ ; FORMAT 16 BITS PER WORD
4350 ; CYLINDER 0
4351 033162 012720 000000 SS3: MOV #0, (R0)+ ; SECTOR TO VARY
4352 033166 012720 000025 SS4: MOV #21., (R0)+ ; KEY1 TO VARY
4353 033172 012720 000025 SS5: MOV #21., (R0)+ ; KEY2 TO VARY
4354
4355 ; *DATA IN WRITE FROM BUFFER ALTHOUGH THIS IS DATA AND NOT
4356 ; *HEADER, THE SECTOR WITH SYNC BYTES WILL BE GIVEN AS DATA.
4357
4358 ; *DATA IS - 19 WORDS OF ZEROS - SYNC WORDS, 4 HEADER WORDS
4359 ; *1 CRC WORD, 5 WORDS OF ZEROS, 1 SYNC WORD, 100 ZEROS
4360 ; *(DATA), 1 SYNC WORD, 70 SECTOR NUMBER TO VARY
4361
4362 033176 012705 000023 6$: MOV #19., R5 ; COUNTER
4363 033202 005020 CLR (R0)+ ; 19 ZEROS
4364 033204 005305 DEC R5 ; COUNT
4365 033206 001375 BNE 6$ ; 19 DONE?
4366 033210 013720 052752 MOV @#RSYNC, (R0)+ ; SYNC = 14400
4367 033214 012720 010000 MOV #FMT22, (R0)+ ; CYLINDER 0
4368 033220 012720 000000 SS7: MOV #0, (R0)+ ; SECTOR TO VARY
4369 033224 005020 CLR (R0)+
4370 033226 005020 CLR (R0)+
4371 033230 004537 047172 JSR R5, @#CRC ; CALCULATE CRC FOR ABOVE 4 WORDS
4372 033234 015270 WRFROM+50 ; 4 WORDS START FROM HERE
    
```

```

4373 033236 015300 WRFROM+60 ;PUT CRC HERE
4374
4375 033240 005720 TST (R0)+ ;INCREMENT R0
4376
4377 033242 012705 000005 8$: MOV #5, R5
4378 033246 005020 CLR (R0)+ ;5 WORDS OF ZEROS
4379 033250 005305 DEC R5 ;COUNT
4380 033252 001375 BNE 8$ ;BRANCH IF 5 NOT DONE
4381
4382 033254 013720 052752 MOV @#RSYNC, (R0)+ ;SYNC = 14400
4383
4384 033260 012705 000144 9$: MOV #100, R5
4385 033264 005020 CLR (R0)+ ;100 WORDS OF ZEROS
4386 033266 005305 DEC R5
4387 033270 001375 BNE 9$
4388
4389 033272 013720 052752 MOV @#RSYNC, (R0)+ ;SYNC = 14400
4390 033276 012705 000106 MOV #70, R5
4391 033302 012720 000000 SS10: MOV #0, (R0)+ ;SECTOR TO VARY
4392 033306 005305 DEC R5
4393 033310 001374 BNE SS10
4394
4395 ;*CLEAR REST OF 256 WORDS THAT IS 54 WORDS OF ZEROS
4396
4397 033312 012705 000066 11$: MOV #54, R5
4398 033316 005020 CLR (R0)+
4399 033320 005305 DEC R5
4400 033322 001375 BNE 11$
4401
4402 ;*THESE ARE TO BE SET UP FOR DISKLESS USE ONLY
4403
4404 033324 012737 010000 056006 MOV #FMT22, @#WCYL ;FORMAT = 16 BIT WORDS
4405 ;CYLINDER = 0
4406 033332 012737 000000 056010 SS12: MOV #0, @#WSECTR ;SECTOR TO VARY
4407 033340 012737 000025 056012 SS13: MOV #21, @#WKEY1 ;KEY1 TO VARY
4408 033346 012737 000025 056014 SS14: MOV #21, @#WKEY2 ;KEY2 TO VARY
4409 033354 012737 000312 056046 MOV #202, @#FNWORD ;202 DATA WORDS
4410 033362 004537 047172 JSR R5, @#CRC ;CALCULATE CRC
4411 033366 056006 WCYL ;FIRST WORD
4412 033370 056016 GCRC ;PUT HERE
4413
4414 ;*THESE ARE REGULAR SETUPS
4415
4416 033372 012777 177400 161350 MOV #-256, @#RMC ;202 DATA, 4 HEADER
4417 033400 012777 015220 161344 MOV #WRFROM, @#RHA ;FILL BUS ADDRESS
4418 033406 012777 000000 161346 SS15: MOV #0, @#RHDS1 ;SECTOR TO VARY
4419 033414 013777 015172 161334 MOV @#WRIFOR, @#RHCS1 ;GET READY TO DO
4420 ;WRITE HEADER AND DATA
4421 ;WITH 62 FUNCTION CODE IN RHCS1
4422 033422 012777 010000 161336 MOV #FMT22, @#RHOF ;16 BITS PER WORD FORMAT
4423 033430 005077 161334 CLR @#RHA ;CYLINDER = 0
4424
4425 033434 005037 015124 CLR @#ERFLG$ ;CLEAR ERROR FLAG
4426
4427
4428 033452 004737 055632 JSR PC, @#COMWHD ;ISSUE 'GO'. COUNT SECTOR CLOCKS.

```



```
4429
4430 033456 005737 015124 TST @#ERFLGS ;WRITE HEADER AND DATA
4431 ;HAVE ANY ERRORS OCCURRED ?
4432
4433
4434 033476 004037 046660 ;*NOW COMPARE "DISK" BUFFER WITH "REINTO" BUFFER
4435 033502 015230 JSR RO,@#COMPAR ;CHECK
4436 033504 054566 WRFROM+8. ;GOOD BUFFER
4437 033506 000400 DISK ;TEST BUFFER
4438 033510 033516 256. ;NUMBER OF WORDS
4439 033512 033522 16$ ;RETURN POINT FOR ERROR HEADER
4440 033514 033526 17$ ;RETURN POINT FOR ERROR DATA
4441 033516 104007 18$ ;RETURN FOR GOOD COMPARISON
4442 033520 000207 16$: ERROR 7
4443 033522 104010 RTS PC
4444 033524 000207 17$: ERROR 10
4445 RTS PC
4446
4447 ;*THE FOLLOWING INCREMENTS ARE TO CHANGE THE ABOVE SET UP
4448 ;*TO WRITE ON THE NEXT SECTOR
4449
4450 033526 005237 033164 18$: INC @#SS3+2 ;HEADER (SECTOR)
4451 033532 005337 033170 DEC @#SS4+2 ;HEADER (KEY1)
4452 033536 005337 033174 DEC @#SS5+2 ;HEADER (KEY2)
4453 033542 005237 033222 INC @#SS7+2 ;DATA (SECTOR)
4454 033546 005237 033304 INC @#SS10+2 ;DATA
4455 033552 005237 033334 INC @#SS12+2 ;SECTOR (SIMULATED DISK)
4456 033556 005337 033342 DEC @#SS13+2 ;KEY1 (SIMULATED DISK)
4457 033562 005337 033350 DEC @#SS14+2 ;KEY2 (SIMULATED DISK)
4458 033566 005237 033410 INC @#SS15+2 ;SECTOR (RHDST)
4459 033572 005337 015146 552: DEC @#TAGDTE ;COUNT DOWN FOR 22 SECTORS
4460 033576 001001 1$ ;BRANCH IF 22 SECTORS NOT DONE
4461 033602 000137 033134 1$: JMP @#SS1 ;GO BACK TO NEXT SECTOR
4462
4463
4464
```

.SBTTL DATA TRANSFER TESTS USING ECC

```

4465
4466
4467
4468
4469 033610 012706 001000      MOV      #STACK,SP      ;PESET STACK
4470
4471 033622 012700 054470      MOV      #SECGAP,RO     ;POINTER
4472 033626 012701 000402      MOV      #258,R1        ;COUNTER
4473 033632 012720 177777      1$:     MOV      #-1,(RO)+     ;FILL SIMULATOR DISK WITH ONES
4474 033636 005301      DEC      R1
4475 033640 001374      BNE     1$
4476 033642 004737 045764      JSR     PC,@#CLDISK     ;THIS IS USED TO SET GENERAL REGISTERS
4477
4478      ;*THESE ARE FOR ECC TEST ONLY
4479
4480 033646 012737 177777 015142      MOV      #-1,@#TSECC    ;THIS IS AN ECC TEST
4481 033654 005037 050472      CLR     @#POSITI       ;CLEAR ERROR POSITION COUNTER
4482 033660 013737 050466 050470      MOV      @#NCODE,@#NCOUNT ;TEMPORARY N-CODE COUNTER
4483 033666 013737 050474 050502      MOV      @#HARDER,@#HADTMP ;TEMPORARY HARD ERROR COUNTER
4484 033674 005037 050460      CLR     @#GECC1        ;ECC LOW ORDER TO BE GENERATED
4485 033700 005037 050462      CLR     @#GECC2        ;ECC HIGH ORDER TO BE GENERATED
4486 033704 005037 050476      CLR     @#DATENV       ;CLEAR DATA ENVELOPE CLOCK COUNT
4487 033710 005037 050500      CLR     @#ZCODE        ;CLEAR LEADING ZEROS CLOCK COUNT
4488
4489
4490
4491
4492      ;*THESE ARE TO BE SETUP FOR DISKLESS USE ONLY
4493
4494 033714 012737 010007 056006      MOV      #FMT22,@#WCYL  ;FORMAT22=16BIT WORDS AND
4495                                ;CYLINDER 0
4496 033722 012737 000000 056010      MOV      #1,@#WSECTR    ;TRACK=0, SECTOR=1
4497 033730 005037 056012      CLR     @#WKEY1         ;KEY1=0
4498 033734 005037 056014      CLR     @#WKEY2         ;KEY2=0
4499 033740 012737 000400 056046      MOV      #256,@#FNWORD  ;256 DATA WORDS
4500 033746 004537 047172      JSR     R5,@#CRC        ;GO TO CALCULATE CRC
4501 033752 056006
4502 033754 056016
4503
4504      ;*THESE ARE REGULAR SETUPS
4505
4506 033756 012777 177374 160764      MOV      #-260,@#RHWC   ;256 DATA WORDS 4 HEADER WORDS
4507 033764 012700 015220      MOV      #WRFROM,RO     ;THESE TWO INSTRUCTIONS GETS
4508 033770 010077 160756      MOV      RO,@#RHB      ;ADDR. OF WRFROM INTO RO AND
4509                                ;BUS ADDRESS REGISTER
4510 033774 012720 010000      MOV      #FMT22,(RO)+   ;FORMAT=16 BIT WORDS
4511                                ;CYLINDER=0
4512 034000 012720 000001 2$:     MOV      #1,(RO)+      ;TRACK=0, SECTOR=1, KEYS=0
4513 034004 005020      CLR     (RO)+          ;KEY1=0
4514 034006 005020      CLR     (RO)+          ;KEY2=0
4515 034010 012705 000400      MOV      #256,R5       ;COUNTER
4516 034014 012720 000000 3$:     MOV      #0,(RO)+     ;MOVE ALL ZEROS FOR DATA
4517 034020 005305      DEC     R5
4518 034022 001374      BNE     3$
4519 034024 012777 000001 160730      MOV      #1,@#RHDS     ;BRANCH IF DATA NOT COMPLETE
4520                                ;TRACK=0 SECTOR=1

```

```

4521
4522 034044 013711 015172      MOV      @WRIFOR,@R1      ;GET READY FOR WRITE HEADER AND
4523                                ;DATA WITH 62 IN RHCS1
4524 034050 005037 015124      CLR      @ERFLGS         ;CLEAR ERROR FLAG
4525 034054 012777 010000      MOV      @FMT22,@RHOF    ;FORMAT BIT=1 (16 BIT WORDS)
160704
4526 034062 005077 160702      CLR      @RHCA           ;CYLINDER =0
4527 034066 004737 055632      JSR      PC,@COMWHD      ;WRITE HEADER AND DATA
4528
4529                                ;*IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
4530                                ;*FROM THE "COMWHD" ROUTINE THAT MEANS ALL HEADER ON DISK
4531                                ;*IS GOOD IE. ONLY DATA IS TO BE CHECKED TO SEE IF THEY ARE
4532                                ;*ALL ZEROS AND WRITE DATA GAP AND TOLERANCE GAP TO SEE IF
4533                                ;*THEY ARE ALL ZEROS
4534
4535 034072 005737 015124      TST      @ERFLGS         ;HAS ANY ERRORS OCCURED?
4536                                ;IF WRITE ERROR OCCURS ECC IS NOT CHECKED
4537
4538                                ;*COMPARE SOFTWARE GENERATED ECC WITH THAT GENERATED BY HARDWARE
4539
4540 034100 023737 050460 055566      CMP      @GECC1,@WECC1   ;COMPARE SOFTWARE ECC WITH HARDWARE ECC
4541 034106 001402                                BEQ      6$              ;BRANCH IF GOOD
4542 034110 104031                                ERROR   31              ;LOW ORDER ECC IN ERROR
4543 034112 000405                                BR       7$              ;BRANCH TO CONTINUE
4544 034114 023737 050462 055570 6$:  CMP      @GECC2,@WECC2   ;COMPARE SOFTWARE ECC WITH HARDWARE ECC
4545 034122 001401                                BEQ      7$              ;BRANCH IF GOOD
4546 034124 104031                                ERROR   31              ;HIGH ORDER ECC IN ERROR
4547
4548
4549                                ;*FILL "REINTO" BUFFER WITH EXPECTED DATA
4550
4551 034140 004037 045702      JSR      RD,@CLAREA      ;FILL REINTO BUFFER
4552 034144 016264                                REINTO  ;FROM
4553 034146 017262                                REINTO+(255.*2) ;TO
4554 034150 000000      .WORD   0                ;DATA
4555
4556 034152 013737 050460 017264      MOV      @GECC1,@REINTO+(256.*2);FILL ECC1
4557 034160 013737 050462 017266      MOV      @GECC2,@REINTO+(257.*2);FILL ECC2
4558 034166 004037 045702      JSR      RD,@CLAREA      ;FILL REST
4559 034172 017270                                REINTO+(258.*2) ;FROM
4560 034174 017324                                REINTO+(272.*2) ;TO
4561 034176 000000      0                ;DATA
4562
4563
4564 034200 005037 015124      CLR      @ERFLGS         ;CLEAR ERROR FLAG
4565
4566                                ;*NOW COMPARE "DISK" BUFFER WITH "REINTO"
4567
4568 034204 004037 04666C      JSR      RD,@COMPAR      ;CHECK
4569 034210 016264                                REINTO  ;GOOD BUFFER
4570 034212 054566      DISK      ;TEST BUFFER

```

4577 034214 000402
 4578 034216 034224
 4579 034220 034230
 4580 034224 104007
 4581 034226 000207
 4582 034230 104010
 4583
 4584
 4585
 4586
 4587
 4588
 4589
 4590 034232 000207
 4591
 4592
 4593
 4594
 4595

258.
 4\$
 5\$
 4\$: ERROR 7
 RTS PC
 5\$: ERROR 10

 RTS PC

;NUMBER OF WORDS CHECKED
 ;RETURN POINT FOR ERROR HEADER
 ;RETURN POINT FOR ERROR DATA
 ;READ ERROR 10 NEXT
 ;RETURN TO COMPARE
 ;WORD NOS 1 TO 256 ARE
 ;DATA WORDS
 ;WORD NOS 257 AND 258
 ;ARE ECC WHICH ARE CHECKED
 ;WORD NOS 259
 ;IS DATA GAP
 ;WORD NOS 260 TO 273
 ;ARE TOLERANCE GAP
 ;RETURN TO COMPARE

```

4596
4597 034236 012706 001000      MOV      #STACK,SP      ;RESET STACK
4598
4599
4600
4601      :      SETUP FOR WHAT IS TO BE READ
4602      :      HEADER CRC IS RESTORED FROM A SUBROUTINE
4603
4604 034250 012746 000000      MOV      #0, -(SP)      ;DATA TO BE READ
4605 034254 012705 000400      MOV      #256.,R5      ;COUNTER
4606 034260 012700 054566      MOV      #DISK,RO      ;START OF SIMULATED DISK DATA
4607 034264 011620      1$: MOV      (SP), (RO)+    ;MOVE IN DATA ON TO SIMULATED DISK
4608 034266 005305      DEC      R5            ;COUNT
4609 034270 001375      BNE      1$           ;BRANCH IF 256 NOT COMPLETE
4610 034272 005726      TST      (SP)+        ;UNDO -(SP)
4611 034274 022020      CMP      (RO)+, (RO)+  ;JUMP OVER THE TWO ECC WORDS
4612 034276 012705 000017      MOV      #15.,R5      ;1 DATA GAP
4613
4614 034302 005020      2$: CLR      (RO)+        ;14 TOLERANCE GAP
4615 034304 005305      DEC      R5            ;CLEAR DATA GAP, AND
4616 034306 001375      BNE      2$           ;TOLERANCE GAP
4617
4618
4619 034310 004737 051254      JSR      PC, @#FILLEC  ;INSERT THE TWO ECC WORDS ON THE DISK
4620
4621
4622
4623
4624
4625 034314 012737 177777 015142      MOV      #-1, @#TSECC  ;THIS IS AN ECC TEST
4626 034322 005037 050472      CLR      @#POSITI     ;CLEAR ERROR POSITION COUNTER
4627 034326 013737 050466 050470      MOV      @#NCODE, @#NCOUNT ;TEMPORARY N-CODE COUNTER
4628 034334 013737 050474 050502      MOV      @#HARDER, @#HADTMP ;TEMPORARY HARD ERROR COUNTER
4629 034342 005037 050460      CLR      @#GECCI      ;ECC LOW ORDER TO BE GENERATED
4630 034346 005037 050462      CLR      @#GECC2     ;ECC HIGH ORDER TO BE GENERATED
4631 034352 005037 050476      CLR      @#DATENV     ;CLEAR DATA ENVELOPE CLOCK COUNT
4632 034356 005037 050500      CLR      @#ZCODE      ;CLEAR LEADING ZEROS CLOCK COUNT
4633
4634
4635
4636
4637
4638 034362 012737 010000 052650      MOV      #FMT22, @#CYL ;16 BITS PER WORD
4639
4640 034370 112737 000000 052653      MOV      #0, @#SECOTR+1 ;CYLINDER 0, FORMAT 16 BITS
4641 034376 112737 000000 052652      MOV      #0, @#SECOTR  ;TRACK 0
4642 034404 012737 000000 052654      MOV      #0, @#KEY1    ;SECTOR 0
4643 034412 012737 000000 052656      MOV      #0, @#KEY2    ;KEY1=0
4644 034420 012737 000400 052730      MOV      #256., @#DAWORD ;KEY2=0
4645 034426 005037 052660      CLR      @#X          ;NO. OF DATA WORDS
4646 034432 004537 047172      JSR      R5, @#CRC     ;THIS IS A READ COMMAND
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700

```

.*THESE ARE REGULAR SETUPS

```

4652
4653 034442 004737 045764 JSR PC, @CLDISK ; SETUP GENERAL REGISTERS
4654 034446 012777 177374 160274 MOV #256, -4, @RHWC ; 256. DATA 4 HEADER WORDS
4655 034454 012777 016264 160270 MOV @REINTO, @AHBA ; STARTING ADDRESS OF READ BUFFER
4656 034462 112746 000000 MOVB #0, -(SP) ; IN LOWER BYTE GET SECTOR
4657 034466 112766 000000 000001 MOVB #0, 1(SP) ; GET TRACK IN HIGHER BYTE
4658 034474 012677 160262 MOV (SP)+, @RHDST ; TRACK/SECTOR IN RHDST
4659 034500 012777 010000 160260 MOV #FMT22, @RHOF ; 16 BITS PER WORD
4660 ; ECC CORRECTION NOT INHIBIT
4661 ; BECAUSE ECC IS NOT GOING
4662 ; TO BE CHECKED
4663 034506 005077 160256 CLR @RHCA ; CYLINDER 0
4664
4665
4666 034524 013711 015176 MOV @REFOR, @R1 ; READ HEADER AND DATA=72
4667 034530 005037 015124 CLR @ERFLG$ ; CLEAR ERROR FLAG
4668 034534 004737 052510 JSR PC, @COMHD ; READ HEADER AND DATA
4669 ; IF THERE ARE READ ERRORS THEN
4670 ; ECC WILL NOT BE CHECKED
4671
4672
4673 ; *IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
4674 ; *FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP.
4675 ; *FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
4676 ; *SYNC BYTE HAVE GONE BY AND SYNCs WERE CORRECTLY
4677 ; *DETECTED
4678 ; *HEADER AND DATA ARE TO BE CHECKED.
4679 ; *IN CHECKING READ DATA THE WRITE FROM BUFFER
4680 ; *"WRFROM" IS FILLED WITH EXPECTED DATA AND
4681 ; *COMPARISONS ARE MADE
4682
4683 034540 005737 015124 TST @ERFLG$ ; ANY ERRORS ALREADY THERE
4684 034546 004737 045464 JSR PC, @PUTREG ; SAVE REGISTERS
4685 034552 005737 015034 TST @ER1 ; NO ERRORS SHOULD BE SET
4686 034556 001401 BEQ 6$ ; BRANCH IF NO ERRORS SET
4687 034560 104032 ERROR 32 ; 32 BIT ECC REGISTER SHOULD BE ZERO
4688 ; ONLY 11 OF THE 32 BITS CAN BE SEEN
4689 ; IN THE PATTERN REGISTER
4690 ; DCK SHOULD BE SET IN RHER1
4691 034562 013746 050460 6$: MOV @GECC1, -(SP) ; GET PATTERN REGISTER
4692 034566 042716 174000 BIC #174000, (SP) ; KEEP ONLY 11 BITS
4693 034572 022637 015064 CMP (SP)+, @EC2 ; COMPARE PATTERN REGISTER
4694 034576 001401 BEQ 7$ ; BRANCH IF GOOD
4695 034600 104032 ERROR 32 ; 11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
4696
4697
4698
4699
4700 ; *ADD 16 MAINTENANCE CLOCKS TO
4701 ; *BRING EBL DOWN
4702
4703 034602 012700 000020 7$: MOV #16, @R0 ; COUNTER
4704 034606 052777 000002 160162 8$: BIS @MCLK, @RHMR ; SET CLOCK
4705 034614 042777 000002 160154 BIC @MCLK, @RHMR ; CLEAR CLOCK
4706 034622 005300 DEC @R0 ; COUNT
4707 034624 001370 BNE 8$ ; BRANCH IF 16 CLOCKS NOT DONE

```

```

4708 034640 012700 015220      MOV      #WRFROM,R0      ;GETTING READY TO FILL EXPECTED DATA
4709 034644 012720 010000      MOV      #0!FMT22,(R0)+ ;CYLINDER 0
4710 034650 112746 000000      MOV      #0,-(SP)       ;IN LOWER BYTE GET SECTOR
4711 034654 112766 000000      MOV      #0,1(SP)       ;GET TRACK IN HIGHER BYTE
4712 034662 012620 000000      MOV      (SP)+,(R0)+    ;GET TRACK/SECTOR IN BUFFER
4713 034664 012720 000000      MOV      #0,(R0)+      ;KEY1 IN BUFFER
4714 034670 012720 000000      MOV      #0,(R0)+      ;KEY2 IN BUFFER
4715 034674 012701 000400      MOV      #256,R1       ;DATA WORD COUNTER
4716 034700 012702 000000      MOV      #0,R2         ;DATA
4717 034704 010220 000000      MOV      R2,(R0)+      ;DATA INTO BUFFER
4718 034706 005301 000000      DEC      R1            ;COUNT
4719 034710 001375 000000      BNE     3$            ;BRANCH IF 256 NOT DONE
4720
4721
4722 034712 005037 015124      CLR      @#ERFLG$      ;CLEAR ERROR FLAG
4723 034716 004737 045464      JSR     PC,@#PUTREG    ;SAVE REGISTERS
4724
4725
4726
4727
4728 ;*NOW READ DATA BUFFER WILL BE CHECKED
4729 034722 004037 046660      JSR     R0,@#COMPAR    ;CHECK
4730 034726 015220 000000      WRFROM ;GOOD BUFFER
4731 034730 016264 000000      REINTO ;TEST BUFFER
4732 034732 000404 000000      4+256. ;NUMBER OF WORDS CHECKED
4733 034734 034742 000000      4$     ;RETURN POINT FOR ERROR HEADER
4734 034736 034746 000000      5$     ;RETURN POINT FOR ERROR DATA
4735 034742 104004 000000      4$     ;READ NEXT ERROR
4736 034744 000207 000000      RTS    PC              ;RETURN TO "COMPAR"
4737 034746 104005 000000      5$     ;WORD NOS 1 TO 4 ARE
4738 ;HEADER WORDS
4739 ;5 TO 260 ARE DATA WORDS
4740 034750 000207 000000      RTS    PC              ;RETURN TO "COMPAR"
4741
4742
4743
4744

```

```

4745
4746 034754 012706 001000      MOV      #STACK,SP      ;RESET STACK
4747
4748
4749
4750
4751      ;*SETUP FOR WHAT IS TO BE READ
4752      ;*HEADER CRC IS RESTORED FROM A SUBROUTINE
4753 034766 012746 000000      MOV      #0, -(SP)      ;DATA TO BE READ
4754 034772 012705 000400      MOV      #256, R5      ;COUNTER
4755 034776 012700 054566      MOV      #DISK, R0     ;START OF SIMULATED DISK DATA
4756 035002 011620      1S:    MOV      (SP), (R0)+    ;MOVE IN DATA ON TO SIMULATED DISK
4757 035004 005305      DEC      R5            ;COUNT
4758 035006 001375      BNE     1$            ;BRANCH IF 256 NOT COMPLETE
4759 035010 005726      TST     (SP)+        ;UNDO -(SP)
4760 035012 022020      CMP     (R0)+, (R0)+  ;JUMP OVER THE TWO ECC WORDS
4761 035014 012705 000017      MOV     #15., R5     ;1 DATA GAP
4762
4763 035020 005020      2S:    CLR     (R0)+        ;14 TOLERANCE GAP
4764 035022 005305      DEC     R5            ;CLEAR DATA GAP, AND
4765 035024 001375      BNE     2$            ;TOLERANCE GAP
4766
4767
4768 035026 004737 051254      JSR     PC, @#FILLEC  ;INSERT ECC IN PROPER PLACE ON DISK
4769
4770
4771
4772      ;*THESE ARE FOR ECC TEST ONLY
4773
4774 035032 012737 177777 015142      MOV     #-1, @#TSECC  ;THIS IS AN ECC TEST
4775 035040 005037 050472      CLR     @#POSITI     ;CLEAR ERROR POSITION COUNTER
4776 035044 013737 050466 050470      MOV     @#NCODE @#NCOUNT ;TEMPORARY N-CODE COUNTER
4777 035052 013737 050474 050502      MOV     @#HARDER, @#HADTMP ;TEMPORARY HARD ERROR COUNTER
4778 035060 005037 050460      CLR     @#GECC1     ;ECC LOW ORDER TO BE GENERATED
4779 035064 005037 050462      CLR     @#GECC2     ;ECC HIGH ORDER TO BE GENERATED
4780 035070 005037 050476      CLR     @#DATENV     ;CLEAR DATA ENVELOPE CLOCK COUNT
4781 035074 005037 050500      CLR     @#ZCODE     ;CLEAR LEADING ZEROS CLOCK COUNT
4782
4783
4784      ;*THESE ARE TO SETUP FOR DISKLESS USE ONLY
4785
4786 035100 012737 010000 052650      MOV     #FMT22, @#CYL ;16 BITS PER WORD
4787
4788 035106 112737 000000 052653      MOV     @#0, @#SECOTR+1 ;CYLINDER 0, FORMAT 16 BITS
4789 035114 112737 000000 052652      MOV     @#0, @#SECOTR ;TRACK 0
4790 035122 012737 000000 052654      MOV     @#0, @#KEY1   ;SECTOR 0
4791 035130 012737 000000 052656      MOV     @#0, @#KEY2   ;KEY1=0
4792 035136 012737 000400 052730      MOV     #256., @#DAWORD ;KEY2=0
4793 035144 005037 052660      MOV     @#256., @#DAWORD ;NO. OF DATA WORDS
4794 035150 004537 047172      CLR     @#X          ;THIS IS A READ COMMAND
4795 035154 052650      JSR     RS, @#CRC    ;GO TO CALCULATE CRC
4796 035156 054550      CYL     WCR          ;
4797
4798
4799
4800      ;*THIS IS TO INSERT ERROR
      ;*THE DISK DATA IS IN LOCATION STARTING FROM 'DISK'

```



```

4801 ;*THE POSITION OF THE ERROR CAN BE CHANGED BY CHANGING
4802 ;*THIS MOVE
4803
4804 035160 012737 100000 054570 MOV #100000, @#DISK+2 ; FORCE ERROR ON BIT NUMBER 32
4805 ; ; 30 ERROR POSITION REGISTER WILL SHOW
4806 ; ; 22
4807 035166 012737 000026 035342 MOV #22., @#85 ; INSERT POSITION REG.
4808
4809
4810 ;*THESE ARE REGULAR SETUPS
4811
4812 035174 004737 045764 JSR PC, @#CLDISK ; SETUP GENERAL REGISTERS
4813 035200 012777 177374 157542 MOV #-256., -4. @RHWC ; 256. DATA 4 HEADER WORDS
4814 035206 012777 016264 157536 MOV @REINTO, @RHBA ; STARTING ADDRESS OF READ BUFFER
4815 035214 112746 000000 MOVB #0, -(SP) ; IN LOWER BYTE GET SECTOR
4816 035220 112766 000000 000001 MOVB #0, 1(SP) ; GET TRACK IN HIGHER BYTE
4817 035226 012677 157530 MOV (SP)+, @RHDSST ; TRACK/SECTOR IN RHDSST
4818 035232 012777 010000 157526 MOV #FMT22, @RHOF ; 16 BITS PER WORD
4819 ; ; ECC CORRECTION NOT INHIBIT
4820 ; ; BECAUSE ECC IS NOT GOING
4821 ; ; TO BE CHECKED
4822 035240 005077 157524 CLR @RHCA ; CYLINDER 0
4823
4824
4825 035256 013711 015176 MOV @#REFOR, @R1 ; READ HEADER AND DATA=72
4826 035262 005037 015124 CLR @#ERFLG$ ; CLEAR ERROR FLAG
4827 035266 004737 052510 JSR PC, @#COMHD ; READ HEADER AND DATA
4828 ; ; IF THERE ARE READ ERRORS THEN
4829 ; ; ECC WILL NOT BE CHECKED
4830
4831
4832 ;*IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
4833 ;*FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
4834 ;*FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
4835 ;*SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
4836 ;*DETECTED
4837 ;*HEADER AND DATA ARE TO BE CHECKED.
4838 ;*IN CHECKING READ DATA THE WRITE FROM BUFFER
4839 ;*"WRFROM" IS FILLED WITH EXPECTED DATA AND
4840 ;*COMPARISONS ARE MADE
4841
4842 035272 005737 015124 TST @#ERFLG$ ; ANY ERRORS ALREADY THERE
4843 035300 004737 045464 JSR PC, @#PUTREG ; SAVE REGISTERS
4844 035304 022737 100000 015034 CMP #DCK, @#ERI ; ONLY DATA CHECK ERROR SHOULD BE SET
4845 035312 001401 BEQ 6$ ; BRANCH IF YES
4846 035314 104032 ERROR 32 ; 32 BIT ECC REGISTER SHOULD BE NON
4847 ; ; ZERO
4848 ; ; ONLY 11 OF THE 32 BITS CAN BE SEEN
4849 ; ; IN THE PATERN REGISTER
4850 ; ; DCK SHOULD BE SET IN RHER1
4851 035316 013746 050460 6$: MOV @#GECC1, -(SP) ; GET PATTERN REGISTER
4852 035322 042716 174000 BIC #174000, (SP) ; KEEP ONLY 11 BITS
4853 035326 022637 015064 CMP (SP)+, @#EC2 ; COMPARE PATTERN REGISTER
4854 035332 001401 BEQ 7$ ; BRANCH IF GOOD
4855 035334 104032 ERROR 32 ; 11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
4856

```

```

4857 035336 004037 051102      7$: JSR      RO, @#ECORR      ;GO TO ECC CORRECTION PROCESS
4858 035342 000026                8$: 22.                ;EXPECTED POSITION REG. WHEN CORRECTION
4859                                ;IS COMPLETE
4860
4861
4862
4863 035356 012700 015220      MOV      #WRFROM, RO      ;GETTING READY TO FILL EXPECTED DATA
4864 035362 012720 010000      MOV      #0: FMT22, (RO)+ ;CYLINDER C
4865 035366 112746 000000      MOV      #0, -(SP)        ;IN LOWER BYTE GET SECTOR
4866 035372 112766 000000 000001 MOV      #0, 1(SP)        ;GET TRACK IN HIGHER BYTE
4867 035400 012620                MOV      (SP)+, (RO)+     ;GET TRACK/SECTOR IN BUFFER
4868 035402 012720 000000      MOV      #0, (RO)+       ;KEY1 IN BUFFER
4869 035406 012720 000000      MOV      #0, (RO)+       ;KEY2 IN BUFFER
4870 035412 012701 000400      MOV      #256., R1       ;DATA WORD COUNTER
4871 035416 012702 000000      MOV      #0, R2          ;DATA
4872 035422 010220                3$: MOV      R2, (RO)+     ;DATA INTO BUFFER
4873 035424 005301                DEC      R1              ;COUNT
4874 035426 001375                BNE     3$              ;BRANCH IF 256 NOT DONE
4875
4876                                ;*ONLY GOOD DATA HAS BEEN PUT IN 'WRFROM'
4877                                ;*NOW THE INSERTED ERROR WILL BE PUT IN
4878 035430 012737 100000 015232 MOV      #100000, @#WRFROM+(5*2) ;INSERTED ERROR
4879
4880
4881
4882 035436 005037 015124      CLR      @#ERFLG$        ;CLEAR ERROR FLAG
4883 035442 004737 045464      JSR      PC, @#PUTREG    ;SAVE REGISTERS
4884
4885
4886                                ;*NOW READ DATA BUFFER WILL BE CHECKED
4887
4888 035446 004037 C+6660      JSR      RO, @#COMPAR    ;CHECK
4889 035452 015220                WRFROM                ;GOOD BUFFER
4890 035454 016264                REINTO                ;TEST BUFFER
4891 035456 000404                4+256.                ;NUMBER OF WORDS CHECKED
4892 035460 035466                4$                    ;RETURN POINT FOR ERROR HEADER
4893 035462 035472                5$                    ;RETURN POINT FOR ERROR DATA
4894 035466 104004                4$: ERROR 4            ;READ NEXT ERROR
4895 035470 000207                RTS      PC            ;RETURN TO "COMPAR"
4896 035472 104005                5$: ERROR 5            ;WORD NOS 1 TO 4 ARE
4897                                ;HEADER WORDS
4898                                ;5 TO 260 ARE DATA WORDS
4899 035474 000207                RTS      PC            ;RETURN TO "COMPAR"
4900

```

```

4901
4902 035500 012706 001000      MOV      #STACK,SP      ;RESET STACK
4903
4904
4905
4906      ;      SETUP FOR WHAT IS TO BE READ
4907      ;      HEADER CRC IS RESTORED FROM A SUBROUTINE
4908
4909 035512 012746 000000      MOV      #0, -(SP)      ; DATA TO BE READ
4910 035516 012705 000400      MOV      #256.,R5      ; COUNTER
4911 035522 012700 054566      MOV      #DISK,R0      ; START OF SIMULATED DISK DATA
4912 035526 011620      1$:      MOV      (SP), (R0)+    ; MOVE IN DATA ON TO SIMULATED DISK
4913 035530 005305      DEC      R5            ; COUNT
4914 035532 001375      BNE      1$           ; BRANCH IF 256 NOT COMPLETE
4915 035534 005726      TST      (SP)+        ; UNDO -(SP)
4916 035536 022020      CMP      (R0)+, (R0)+  ; JUMP OVER THE TWO ECC WORDS
4917 035540 012705 000017      MOV      #15.,R5      ; 1 DATA GAP
4918                                ; 14 TOLERANCE GAP
4919 035544 005020      2$:      CLR      (R0)+        ; CLEAR DATA GAP, AND
4920 035546 005305      DEC      R5            ; TOLERANCE GAP
4921 035550 001375      BNE      2$           ; BRANCH IF NOT COMPLETE
4922
4923
4924 035552 004737 051254      JSR      PC, @#FILLEC  ; INSERT THE TWO ECC WORDS ON THE DISK
4925                                ; IN THE CORRECT PLACE
4926
4927      ; *THESE ARE FOR ECC TEST ONLY
4928
4929 035556 012737 177777 015142      MOV      #-1, @#TSECC  ; THIS IS AN ECC TEST
4930 035564 005037 050472      CLR      @#POSITI     ; CLEAR ERROR POSITION COUNTER
4931 035570 013737 050466 050470      MOV      @#NCODE, @#NCOUNT ; TEMPORARY N-CODE COUNTER
4932 035576 013737 050474 050502      MOV      @#HARDEA, @#HADTMP ; TEMPORARY HARD ERROR COUNTER
4933 035604 005037 050460      CLR      @#GECC1     ; ECC LOW ORDER TO BE GENERATED
4934 035610 005037 050462      CLR      @#GECC2     ; ECC HIGH ORDER TO BE GENERATED
4935 035614 005037 050476      CLR      @#DATENV     ; CLEAR DATA ENVELOPE CLOCK COUNT
4936 035620 005037 050500      CLR      @#ZCODE     ; CLEAR LEADING ZEROS CLOCK COUNT
4937
4938
4939      ; *THESE ARE TO SETUP FOR DISKLESS USE ONLY
4940
4941 035624 012737 010000 052650      MOV      #FMT22, @#CYL ; 16 BITS PER WORD
4942                                ; CYLINDER 0, FORMAT 16 BITS
4943 035632 112737 000000 052653      MOV      #0, @#SECOTR+1 ; TRACK 0
4944 035640 112737 000000 052652      MOV      #0, @#SECOTR  ; SECTOR 0
4945 035646 012737 000000 052654      MOV      #0, @#KEY1    ; KEY1=0
4946 035654 012737 000000 052656      MOV      #0, @#KEY2    ; KEY2=0
4947 035662 012737 000400 052730      MOV      #256., @#DAWORD ; NO. OF DATA WORDS
4948 035670 005037 052660      CLR      @#X          ; THIS IS A READ COMMAND
4949 035674 004537 047172      JSR      R5, @#CRC    ; GO TO CALCULATE CRC
4950 035700 052650      CYL
4951 035702 054550      WCRC
4952
4953
4954      ; *THIS IS TO INSERT ERROR
4955      ; *THE DISK DATA IS IN LOCATION STARTING FROM 'DISK'
4956      ; *THE POSITION OF THE ERROR CAN BE CHANGED BY CHANGING

```

F10

CZRJH80.RP04/S 6 DSKLS CTRLR2 MACY11 30(1046) 10-NOV-77 11:48 PAGE 123
 CZRJH8.P12 10-NOV-77 11:09 T56 READ ECC ENABLED 1C

SEQ 0122

```

4957
4958 035704 012737 177760 054570 ;*THIS MOVE
4959 MOV #177760, @#DISK+2 ; FORCE ERROR ON BIT NUMBER 21 THRU 32
4960 ; 50 ERROR POSITION REGISTER WILL SHOW
4961 035712 012737 010040 036066 MOV #4128., @#BS ; 22
4962 ; INSERT POSITION REG.
4963
4964 ;*THESE ARE REGULAR SETUPS
4965
4966 035720 004737 045764 JSR PC, @#CLDISK ; SETUP GENERAL REGISTERS
4967 035724 012777 177374 157016 MOV #-256.-4, @#RHC ; 256. DATA 4 HEADER WORDS
4968 035732 012777 016264 157012 MOV @#REINTO, @#RMB ; STARTING ADDRESS OF READ BUFFER
4969 035740 112746 000000 MOVB #0, -(SP) ; IN LOWER BYTE GET SECTOR
4970 035744 112766 000000 000001 MOVB #0, 1(SP) ; GET TRACK IN HIGHER BYTE
4971 035752 012677 157004 MOV (SP)+, @#RHST ; TRACK/SECTOR IN RHST
4972 035756 012777 010000 157002 MOV @#FMT22, @#RHOF ; 16 BITS PER WORD
4973 ; ECC CORRECTION NOT INHIBIT
4974 ; BECAUSE ECC IS NOT GOING
4975 ; TO BE CHECKED
4976 035764 005077 157000 CLR @#RHC ; CYLINDER 0
4977 036002 013711 015176 MOV @#REFOR, @#R1 ; READ HEADER AND DATA=72
4978 036006 005037 015124 CLR @#ERFLG ; CLEAR ERROR FLAG
4979 036012 004737 052510 JSR PC, @#COMHD ; READ HEADER AND DATA
4980 ; IF THERE ARE READ ERRORS THEN
4981 ; ECC WILL NOT BE CHECKED
4982

```

```

4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994 036016 005737 015124
4995 036024 004737 045464
4996 036030 022737 100000 015034
4997 036036 001401
4998 036040 104032
4999
5000
5001
5002
5003 036042 013746 050460 6$:
5004 036046 042716 174000
5005 036052 022637 015064
5006 036056 001401
5007 036060 104032
5008
5009 036062 004037 051102 7$:
5010 036066 000000 8$:
5011
5012
5013
5014
5015 036070 004737 045464
5016 036074 022737 100100 015034
5017
5018 036102 001401
5019 036104 104036
5020
5021
5022
5023
5024 036106 9$:
5025 036120 012700 015220
5026 036124 012720 010000
5027 036130 112746 000000
5028 036134 112766 000000 000001
5029 036142 012620
5030 036144 012720 000000
5031 036150 012720 000000
5032 036154 012701 000400
5033 036160 012702 000000
5034 036164 010220 3$:
5035 036166 005301
5036 036170 001375

```

```

: *IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
: *FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
: *FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
: *SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
: *DETECTED
: *HEADER AND DATA ARE TO BE CHECKED.
: *IN CHECKING READ DATA THE WRITE FROM BUFFER
: *"WRFROM" IS FILLED WITH EXPECTED DATA AND
: *COMPARISONS ARE MADE

TST 2#ERFLGS ; ANY ERRORS ALREADY THERE
JSR PC,2#PUTREG ; SAVE REGISTERS
CMP 2#DCK,2#ER1 ; ONLY DATA CHECK ERROR SHOULD BE SET
BEQ 6$ ; BRANCH IF YES
ERROR 32 ; 32 BIT ECC REGISTER SHOULD BE NON
; ZERO
; ONLY 11 OF THE 32 BITS CAN BE SEEN
; IN THE PATERN REGISTER
; DCK SHOULD BE SET IN RHER1
; GET PATTERN REGISTER
; KEEP ONLY 11 BITS
; COMPARE PATTERN REGISTER
; BRANCH IF GOOD
; 11 BITS OF THE 32 BIT ECC REGISTER INCORRECT

MOV 2#GECC1,-(SP)
BIC 2#174000,(SP)
CMP (SP)+,2#EC2
BEQ 7$
ERROR 32 ; GO TO ECC CORRECTION PROCESS
; EXPECTED POSITION REG. WHEN CORRECTION
; IS COMPLETE

JSR RO,2#ECORR
; .WORD

JSR PC,2#PUTREG ; SAVE REGISTERS
CMP 2#DCK!ECH,2#ER1 ; WITH ERRORS INSERTED IN BIT POSITION 21
; THRU 32 HARD ERROR BIT SHOULD SET
BEQ 9$ ; BRANCH IF GOOD
ERROR 36 ; WITH ERROR INSERTED IN BIT POSITION 21 THRU
; 32 ECH SHOULD SET

MOV 2#WRFROM,RO ; GETTING READY TO FILL EXPECTED DATA
MOV 2#0!FMT22,(RO)+ ; CYLINDER 0
MOVB 2#0,-(SP) ; IN LOWER BYTE GET SECTOR
MOVB 2#0,1(SP) ; GET TRACK IN HIGHER BYTE
MOV (SP)+,(RO)+ ; GET TRACK/SECTOR IN BUFFER
MOV 2#0,(RO)+ ; KEY1 IN BUFFER
MOV 2#0,(RO)+ ; KEY2 IN BUFFER
MOV 2#256,R1 ; DATA WORD COUNTER
MOV 2#0,R2 ; DATA
MOV R2,(RO)+ ; DATA INTO BUFFER
DEC R1 ; COUNT
BNE 3$ ; BRANCH IF 256 NOT DONE

```

H10

CZRJH80.RP04/5 6 DSCLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046)
T56

10-NOV-77 11:48 PAGE 125
READ ECC ENABLED 1C

SEQ 0124

```

5038 ; ONLY GOOD DATA HAS BEEN PUT IN 'WRFROM'
5039 ; *NOW THE INSERTED ERROR WILL BE PUT IN
5040
5041 036172 012737 177760 015232 MOV #177760,2#WRFROM+(5*2) ; INSERTED ERROR
5042
5043
5044
5045 036200 005037 015124 CLR 2#ERFLG$ ; CLEAR ERROR FLAG
5046 036204 004737 045464 JSR PC,2#PUTREG ; SAVE REGISTERS
5047
5048
5049 ; *NOW READ DATA BUFFER WILL BE CHECKED
5050
5051 036210 004037 046660 JSR RD,2#COMPAR ; CHECK
5052 036214 015220 WRFROM ; GOOD BUFFER
5053 036216 016264 REINTO ; TEST BUFFER
5054 036220 000404 4+256. ; NUMBER OF WORDS CHECKED
5055 036222 036230 4$ ; RETURN POINT FOR ERROR HEADER
5056 036224 036234 5$ ; RETURN POINT FOR ERROR DATA
5057 036230 104004 4$: ERROR 4 ; READ NEXT ERROR
5058 036232 000207 RTS PC ; RETURN TO "COMPAR"
5059 036234 104005 5$: ERROR 5 ; WORD NOS 1 TO 4 ARE
5060 ; HEADER WORDS
5061 036236 000207 RTS PC ; 5 TO 260 ARE DATA WORDS
5062 ; RETURN TO "COMPAR"
5063
5064
5065
5066
5067
5068

```

```

5069
5070 036242 012706 001000      MOV      #STACK, SP      ;RESET STACK
5071
5072 036254 012700 054470      MOV      #SECGAP, R0     ;POINTER
5073 036260 012701 000460      MOV      #304., R1      ;COUNTER
5074 036264 005020              CLR      (R0)+           ;CLEAR SIMULATED DISK AREA
5075 036266 005301              DEC      R1
5076 036270 001375              BNE     1$
5077 036272 004737 045764      JSR     PC, CLDISK      ;THIS IS USED TO SET GENERAL REGISTERS
5078
5079                          ;*THESE ARE FOR ECC TEST ONLY
5080
5081 036276 012737 177777 015142  MOV      #-1, @#TSECC    ;THIS IS AN ECC TEST
5082 036304 005037 050472          CLR      @#POSITI      ;CLEAR ERROR POSITION COUNTER
5083 036310 013737 050466 050470  MOV      @#NCODE, @#NCOUNT ;TEMPORARY N-CODE COUNTER
5084 036316 013737 05474 050502  MOV      @#HARDER, @#HADTMP ;TEMPORARY HARD ERROR COUNTER
5085 036324 005037 050460          CLR      @#GECC1      ;ECC LOW ORDER TO BE GENERATED
5086 036330 005037 050462          CLR      @#GECC2      ;ECC HIGH ORDER TO BE GENERATED
5087 036334 005037 050476          CLR      @#DATENV     ;CLEAR DATA ENVELOPE CLOCK COUNT
5088 036340 005037 050500          CLR      @#ZCODE      ;CLEAR LEADING ZEROS CLOCK COUNT
5089
5090
5091
5092
5093                          ;*THESE ARE TO BE SETUP FOR DISKLESS USE ONLY
5094
5095 036344 012737 010000 056006  MOV      #FMT22, @#WCYL ;FORMAT22=16BIT WORDS AND
5096                          ;CYLINDER 0
5097 036352 012737 000001 056010  MOV      #1, @#WSECTR   ;TRACK=0, SECTOR=1
5098 036360 005037 056012          CLR      @#WKEY1      ;KEY1=0
5099 036364 005037 056014          CLR      @#WKEY2      ;KEY2=0
5100 036370 012737 000400 056046  MOV      #256., @#FNWORD ;256 DATA WORDS
5101 036376 004537 047172          JSR     R5, @#CRC     ;GO TO CALCULATE CRC
5102 036402 056006
5103 036404 056016
5104
5105                          ;*THESE ARE REGULAR SETUPS
5106
5107 036406 012777 177374 156334  MOV      #-260., @#RHWC ;256 DATA WORDS 4 HEADER WORDS
5108 036414 012700 015220          MOV      @#WRFROM, R0  ;THESE TWO INSTRUCTIONS GETS
5109 036420 010077 156326          MOV      R0, @#RHBA   ;ADDR. OF WRFROM INTO R0 AND
5110                          ;BUS ADDRESS REGISTER
5111 036424 012720 010000          MOV      #FMT22, (R0)+ ;FORMAT=16 BIT WORDS
5112                          ;CYLINDER=0
5113 036430 012720 000001 2$: MOV      #1, (R0)+     ;TRACK=0, SECTOR=1, KEYS=0
5114 036434 005020          CLR      (R0)+       ;KEY1=0
5115 036436 005020          CLR      (R0)+       ;KEY2=0
5116 036440 012705 000400          MOV      #256., R5    ;COUNTER
5117 036444 012720 177777 3$: MOV      #-1, (R0)+   ;MOVE ALL ONES FOR DATA
5118 036450 005305          DEC      R5
5119 036452 001374          BNE     3$
5120 036454 012777 000001 156300  MOV      #1, @#PHDST  ;BRANCH IF DATA NOT COMPLETE
5121                          ;TRACK=0 SECTOR=1
5122
5123 036474 013711 015172          MOV      @#WRIFOR, @#R1 ;GET READY FOR WRITE HEADER AND
5124                          ;DATA WITH 62 IN RHCS!

```

```

S125 036500 005037 015124 CLR      @#ERFLG$      ;CLEAR ERROR FLAG
S126 036504 012777 010000 156254 MOV      #FMT22,@RHOF  ;FORMAT BIT=1 (16 BIT WORDS)
S127 036512 005077 156252 CLR      @RHCA        ;CYLINDER =0
S128 036516 004737 055632 JSR      PC,@#COMWHD   ;WRITE HEADER AND DATA
S129
S130 ;*IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
S131 ;*FROM THE "COMWHD" ROUTINE THAT MEANS ALL HEADER ON DISK
S132 ;*IS GOOD IE. ONLY DATA IS TO BE CHECKED TO SEE IF THEY ARE
S133 ;*ALL ONES AND WRITE DATA GAP AND TOLERANCE GAP TO SEE IF
S134 ;*THEY ARE ALL ZEROS
S135
S136 036522 005737 015124 TST      @#ERFLG$      ;HAS ANY ERRORS OCCURED?
S137 ;IF WRITE ERROR OCCURS ECC IS NOT CHECKED
S138
S139
S140 ;*COMPARE SOFTWARE GENERATED ECC WITH THAT GENERATED BY HARDWARE
S141
S142 036530 023737 050460 055566 CMP      @#GECC1,@#WECC1;COMPARE SOFTWARE ECC WITH HARDWARE ECC
S143 036536 001402 BEQ      6$            ;BRANCH IF GOOD
S144 036540 104031 ERROR   31            ;LOW ORDER ECC IN ERROR
S145 036542 000405 BR      7$            ;BRANCH TO CONTINUE
S146 036544 023737 050462 055570 6$: CMP      @#GECC2,@#WECC2;COMPARE SOFTWARE ECC WITH HARDWARE ECC
S147 036552 001401 BEQ      7$            ;BRANCH IF GOOD
S148 036554 104031 ERROR   31            ;HIGH ORDER ECC IN ERROR
S149
S150
S151 C36556 ;
S152
S153
S154
S155
S156 ;*FILL "REINTO" BUFFER WITH EXPECTED DATA
S157
S158 036570 004037 045702 JSR      RD,@#CLAREA   ;FILL REINTO BUFFER
S159 036574 016264 REINTO  ;FROM
S160 036576 017262 REINTO+(255.*2) ;TO
S161 036600 177777 .WORD   -1           ;DATA
S162
S163 036602 013737 050460 017264 MOV      @#GECC1,@#REINTO+(256.*2);FILL ECC1
S164 036610 013737 050462 017266 MOV      @#GECC2,@#REINTO+(257.*2);FILL ECC2
S165 036616 004037 045702 JSR      RD,@#CLAREA   ;FILL REST
S166 036622 017270 REINTO+(258.*2) ;FROM
S167 036624 017324 REINTO+(272.*2) ;TO
S168 036626 000000 0 ;DATA
S169
S170
S171 036630 005037 015124 CLR      @#ERFLG$      ;CLEAR ERROR FLAG
S172
S173
S174 ;*NOW COMPARE "DISK" BUFFER WITH "REINTO"
S175
S176 036634 004037 046660 JSR      RD,@#COMPAR   ;CHECK
S177 036640 016264 REINTO  ;GOOD BUFFER
S178 036642 054566 DISK    ;TEST BUFFER
S179 036644 000402 258.    ;NUMBER OF WORDS CHECKED
S180 036646 036654 4$      ;RETURN POINT FOR ERROR HEADER
    
```


CZRJH80.RP04.5/6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 128
TS7 WRITE ECC TEST 2

SEG 0127

S181	036650	036660		SS			:RETURN POINT FOR ERROR DATA
S182	036654	104007	4\$:	ERROR	7		:READ ERROR 10 NEXT
S183	036656	000207		RTS	PC		:RETURN TO COMPARE
S184	036660	104010	5\$:	ERROR	10		:WORD NOS 1 TO 256 ARE
S185							:DATA WORDS
S186							:WORD NOS 257 AND 258
S187							:ARE ECC WHICH ARE CHECKED
S188							:WORD NOS 259
S189							:IS DATA GAP
S190							:WORD NOS 260 TO 273
S191							:ARE TOLERANCE GAP
S192	036662	000207		RTS	PC		:RETURN TO COMPARE
S193							
S194							
S195							
S196							
S197							

```

5198
5199 036666 012706 001000      MOV      #STACK, SP      ;RESET STACK
5200
5201
5202
5203
5204      ;      SETUP FOR WHAT IS TO BE READ
5205      ;      HEADER CRC IS RESTORED FROM A SUBROUTINE
5206 036700 012746 177777      MOV      #-1, -(SP)      ;DATA TO BE READ
5207 036704 012705 000400      MOV      #256, R5      ;COUNTER
5208 036710 012700 054566      MOV      #DISK, R0      ;START OF SIMULATED DISK DATA
5209 036714 011620      1S:    MOV      (SP), (R0)+      ;MOVE IN DATA ON TO SIMULATED DISK
5210 036716 005305      DEC      R5      ;COUNT
5211 036720 001375      BNE      1$      ;BRANCH IF 256 NOT COMPLETE
5212 036722 005726      TST      (SP)+      ;UNDO -(SP)
5213 036724 022020      CMP      (R0)+, (R0)+      ;JUMP OVER THE TWO ECC WORDS
5214 036726 012705 000C17      MOV      #15, R5      ;1 DATA GAP
5215
5216 036732 005020      2S:    CLR      (R0)+      ;14 TOLERANCE GAP
5217 036734 005305      DEC      R5      ;CLEAR DATA GAP, AND
5218 036736 001375      BNE      2$      ;TOLERANCE GAP
5219
5220
5221 036740 004737 051254      JSR      PC, @#FILLEC      ;INSERT THE TWO ECC WORDS ON THE DISK
5222
5223
5224
5225      ;*THESE ARE FOR ECC TEST ONLY
5226 036744 012737 177777 015142      MOV      #-1, @#TSECC      ;THIS IS AN ECC TEST
5227 036752 005037 050472      CLR      @#POSITI      ;CLEAR ERROR POSITION COUNTER
5228 036756 013737 050466 050470      MOV      @#NCODE, @#NCOUNT ;TEMPORARY N-CODE COUNTER
5229 036764 013737 050474 050502      MOV      @#HARDE, @#HADTMP ;TEMPORARY HARD ERROR COUNTER
5230 036772 005037 050460      CLR      @#GECC1      ;ECC LOW ORDER TO BE GENERATED
5231 036776 005037 050462      CLR      @#GECC2      ;ECC HIGH ORDER TO BE GENERATED
5232 037002 005037 050476      CLR      @#DATENV      ;CLEAR DATA ENVELOPE CLOCK COUNT
5233 037006 005037 050500      CLR      @#ZCODE      ;CLEAR LEADING ZEROS CLOCK COUNT
5234
5235
5236      ;*THESE ARE TO SETUP FOR DISKLESS USE ONLY
5237
5238 037012 012737 010000 052650      MOV      #FMT22, @#CYL      ;16 BITS PER WORD
5239
5240 037020 112737 000000 052653      MOV      #0, @#SECOTR+1 ;CYLINDER 0, FORMAT 16 BITS
5241 037026 112737 000000 052652      MOV      #0, @#SECOTR ;TRACK 0
5242 037034 012737 000000 052654      MOV      #0, @#KEY1 ;SECTOR 0
5243 037042 012737 000000 052656      MOV      #0, @#KEY2 ;KEY1=0
5244 037050 012737 000400 052730      MOV      #256, @#DAWORD ;KEY2=0
5245 037056 005037 052660      CLR      @#X ;NO. OF DATA WORDS
5246 037062 004537 047172      JSR      R5, @#CRC ;THIS IS A READ COMMAND
5247 037066 052650      CYL      ;GO TO CALCULATE CRC
5248 037070 054550      WCRC
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400

```

;*THESE ARE REGULAR SETUPS

```

5254
5255 037072 004737 045764 JSR PC, @#CLDISK ; SETUP GENERAL REGISTERS
5256 037076 012777 177374 155644 MOV #-256, -4, @RHWC ; 256 DATA 4 HEADER WORDS
5257 037104 012777 016264 155640 MOV @REINTO, @RHBA ; STARTING ADDRESS OF READ BUFFER
5258 037112 112746 000000 MOVB #0, -(SP) ; IN LOWER BYTE GET SECTOR
5259 037116 112766 000000 000001 MOVB #0, 1(SP) ; GET TRACK IN HIGHER BYTE
5260 037124 012677 155632 MOV (SP)+, @RHDST ; TRACK/SECTOR IN RHDST
5261 037130 012777 010000 155630 MOV @FMT22, @RHOF ; 16 BITS PER WORD
5262
5263
5264
5265 037136 005077 155626 CLR @RHCA ; ECC CORRECTION NOT INHIBIT
5266
5267
5268 037154 013711 015176 MOV @#REFOR, @R1 ; BECAUSE ECC IS NOT GOING
5269 037160 005037 015124 CLR @#ERFLG$ ; TO BE CHECKED
5270 037164 004737 052510 JSR PC, @#COMHD ; CYLINDER 0
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285 037170 005737 015124 TST @#ERFLG$ ; *IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
5286 037176 004737 045464 JSR PC, @#PUTREG ; *FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
5287 037202 005737 015034 TST @#ER1 ; *FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
5288 037206 001401 BEQ 6$ ; *SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
5289 037210 104032 ERROR 32 ; *DETECTED
5290
5291
5292
5293 037212 013746 050460 6$: MOV @#GECC1, -(SP) ; *HEADER AND DATA ARE TO BE CHECKED
5294 037216 042716 174000 BIC #174000, (SP) ; *IN CHECKING READ DATA THE WRITE FROM BUFFER
5295 037222 022637 015064 CMP (SP)+, @#ECC ; *"WRFROM" IS FILLED WITH EXPECTED DATA AND
5296 037226 001401 BEQ 7$ ; *COMPARISONS ARE MADE
5297 037230 104032 ERROR 32 ; ANY ERRORS ALREADY THERE
5298
5299
5300
5301
5302
5303
5304
5305 037232 012700 000020 7$: MOV #16, @R0 ; SAVE REGISTERS
5306 037236 052777 000002 8$: BIS #MCLK, @RHMR ; NO ERRORS SHOULD BE SET
5307 037244 042777 000002 155532 BIC #MCLK, @RHMR ; BRANCH IF NO ERRORS SET
5308 037252 005300 DEC @R0 ; 32 BIT ECC REGISTER SHOULD BE ZERO
5309 037254 001370 BNE 8$ ; ONLY 11 OF THE 32 BITS CAN BE SEEN
; IN THE PATTERN REGISTER
; DCK SHOULD BE SET IN RHER1
; GET PATTERN REGISTER
; KEEP ONLY 11 BITS
; COMPARE PATTERN REGISTER
; BRANCH IF GOOD
; 11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
; *ADD 16 MAINTENANCE CLOCKS TO
; *BRING EBL DOWN
; COUNTER
; SET CLOCK
; CLEAR CLOCK
; COUNT
; BRANCH IF 16 CLOCKS NOT DONE

```

5310	037270	012700	015220		MOV	#WRFROM, R0	; GETTING READY TO FILL EXPECTED DATA
5311	037274	012720	010000		MOV	#0!FMT22, (R0)+	; CYLINDER 0
5312	037307	112746	000000		MOVB	#0, -(SP)	; IN LOWER BYTE GET SECTOR
5313	037304	112766	000000	000001	MOVB	#0, +(SP)	; GET TRACK IN HIGHER BYTE
5314	037312	012620			MOV	(SP)+, (R0)+	; GET TRACK/SECTOR IN BUFFER
5315	037314	012720	000000		MOV	#0, (R0)+	; KEY1 IN BUFFER
5316	037320	012720	000000		MOV	#0, (R0)+	; KEY2 IN BUFFER
5317	037324	012701	000400		MOV	#256., R1	; DATA WORD COUNTER
5318	037330	012702	177777		MOV	#-1, R2	; DATA
5319							
5320	037334	010220		3\$:	MOV	R2, (R0)+	; DATA INTO BUFFER
5321	037336	005301			DEC	R1	; COUNT
5322	037340	001375			BNE	3\$; BRANCH IF 256 NOT DONE
5323	037342	005037	015124		CLR	#ERFLG\$; CLEAR ERROR FLAG
5324	037346	004737	045464		JSR	PC, #PUTREG	; SAVE REGISTERS
5325							
5326							; NOW READ DATA BUFFER WILL BE CHECKED
5327							
5328	037352	004037	046660		JSR	R0, #COMPAR	; CHECK
5329	037356	015220			WRFROM		; GOOD BUFFER
5330	037360	016264			REINTO		; TEST BUFFER
5331	037362	000404			4+256.		; NUMBER OF WORDS CHECKED
5332	037364	037372			4\$; RETURN POINT FOR ERROR HEADER
5333	037366	037376			5\$; RETURN POINT FOR ERROR DATA
5334	037372	104004		4\$:	ERROR	4	; READ NEXT ERROR
5335	037374	000207			RTS	PC	; RETURN TO "COMPAR"
5336	037376	104005		5\$:	ERROR	5	; WORD NOS 1 TO 4 ARE
5337							; HEADER WORDS
5338							; 5 TO 260 ARE DATA WORDS
5339	037400	000207			RTS	PC	; RETURN TO "COMPAR"
5340							
5341							
5342							
5343							

```

5344
5345 037404 012706 001000      MOV      #STACK,SP      ;RESET STACK
5346
5347
5348
5349
5350      ;*SETUP FOR WHAT IS TO BE READ
5351      ;*HEADER CRC IS RESTORED FROM A SUBROUTINE
5352 037416 012746 177777      MOV      #-1,-(SP)      ;DATA TO BE READ
5353 037422 012705 000400      MOV      #256,R5      ;COUNTER
5354 037426 012700 054566      MOV      #DISK,RO      ;START OF SIMULATED DISK DATA
5355 037432 011620      1$:      MOV      (SP),(RO)+      ;MOVE IN DATA ON TO SIMULATED DISK
5356 037434 005305      DEC      R5      ;COUNT
5357 037436 001375      BNE     1$      ;BRANCH IF 256 NOT COMPLETE
5358 037440 005726      TST     (SP)+      ;UNDO -(SP)
5359 037442 022020      CMP     (RO)+,(RO)+      ;JUMP OVER THE TWO ECC WORDS
5360 037444 012705 000017      MOV     #15,R5      ;1 DATA GAP
5361
5362 037450 005020      2$:      CLR     (RO)+      ;14 TOLERANCE GAP
5363 037452 005305      DEC     R5      ;CLEAR DATA GAP, AND
5364 037454 001375      BNE     2$      ;TOLERANCE GAP
5365
5366
5367 037456 004737 051254      JSR     PC,@#FILLEC      ;INSERT ECC IN PROPER PLACE ON DISK
5368
5369
5370
5371
5372      ;*THESE ARE FOR ECC TEST ONLY
5373 037462 012737 177777 015142      MOV     #-1,@#TSECC      ;THIS IS AN ECC TEST
5374 037470 005037 050472      CLR     @#POSITI      ;CLEAR ERROR POSITION COUNTER
5375 037474 013737 050466 050470      MOV     @#NCODE,@#NCOUNT ;TEMPORARY N-CODE COUNTER
5376 037502 013737 050474 050502      MOV     @#HARDER,@#HADTMP ;TEMPORARY HARD ERROR COUNTER
5377 037510 005037 050460      CLR     @#GECC1      ;ECC LOW ORDER TO BE GENERATED
5378 037514 005037 050462      CLR     @#GECC2      ;ECC HIGH ORDER TO BE GENERATED
5379 037520 005037 050476      CLR     @#DATENV      ;CLEAR DATA ENVELOPE CLOCK COUNT
5380 037524 005037 050500      CLR     @#ZCODE      ;CLEAR LEADING ZEROS CLOCK COUNT
5381
5382
5383      ;*THESE ARE TO SETUP FOR DISKLESS USE ONLY
5384
5385 037530 012737 010000 052650      MOV     #FMT22,@#CYL      ;16 BITS PER WORD
5386
5387 037536 112737 000000 052653      MOV     #0,@#SECOTR+1      ;CYLINDER 0, FORMAT 16 BITS
5388 037544 112737 000000 052652      MOV     #0,@#SECOTR      ;TRACK 0
5389 037552 012737 000000 052654      MOV     #0,@#KEY1      ;SECTOR 0
5390 037560 012737 000000 052656      MOV     #0,@#KEY2      ;KEY1=0
5391 037566 012737 000400 052730      MOV     #256,@#DAWORD      ;KEY2=0
5392 037574 005037 052660      MOV     @#X      ;NO. OF DATA WORDS
5393 037600 004537 047172      CLR     @#X      ;THIS IS A READ COMMAND
5394 037604 052650      JSR     R5,@#CRC      ;GO TO CALCULATE CRC
5395 037606 054550      CYL     WCR
5396
5397
5398
5399      ;*THIS IS TO INSERT ERROR
5399      ;*THE DISK DATA IS IN LOCATION STARTING FROM 'DISK'

```

```

5400 ;*THE POSITION OF THE ERROR CAN BE CHANGED BY CHANGING
5401 ;*THIS MOVE
5402
5403 037610 012737 077777 054570 MOV #77777,2#DISK+2 ;FORCE ERROR ON BIT NUMBER 32
5404 ;SO ERROR POSITION REGISTER WILL SHOW
5405 ;22
5406 037616 012737 000026 037772 MOV #22.,2#8$ ;INSERT POSITION REG.
5407
5408
5409 ;*THESE ARE REGULAR SETUPS
5410
5411 037624 004737 045764 JSR PC,2#CLDISK ;SETUP GENERAL REGISTERS
5412 037630 012777 177374 155112 MOV #-256,-4,2#RHWC ;256, DATA 4 HEADER WORDS
5413 037636 012777 016264 155106 MOV #REINTO,2#RHA ;STARTING ADDRESS OF READ BUFFER
5414 037644 112746 000000 MOVB #0,-(SP) ;IN LOWER BYTE GET SECTOR
5415 037650 112766 000000 000001 MOVB #0,1(SP) ;GET TRACK IN HIGHER BYTE
5416 037656 012677 155100 MOV (SP)+,2#RHDST ;TRACK/SECTOR IN RHDST
5417 037662 012777 010000 155076 MOV #FMT22,2#RHOF ;16 BITS PER WORD
5418 ;ECC CORRECTION NOT INHIBIT
5419 ;BECAUSE ECC IS NOT GOING
5420 ;TO BE CHECKED
5421 037670 005077 155074 CLR 2#RHCA ;CYLINDER 0
5422 037706 013711 015176 MOV 2#REFOR,2#R1 ;READ HEADER AND DATA=72
5423 037712 005037 015124 CLR 2#ERFLG$ ;CLEAR ERROR FLAG
5424 037716 004737 052510 JSR PC,2#COMHD ;READ HEADER AND DATA
5425 ;IF THERE ARE READ ERRORS THEN
5426 ;ECC WILL NOT BE CHECKED
5427
5428
5429
5430 ;*IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
5431 ;*FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
5432 ;*FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
5433 ;*SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
5434 ;*DETECTED
5435 ;*HEADER AND DATA ARE TO BE CHECKED.
5436 ;*IN CHECKING READ DATA THE WRITE FROM BUFFER
5437 ;*"WRFROM" IS FILLED WITH EXPECTED DATA AND
5438 ;*COMPARISONS ARE MADE
5439
5440 037722 005737 015124 TST 2#ERFLG$ ;ANY ERRORS ALREADY THERE
5441 037730 004737 045464 JSR PC,2#PUTREG ;SAVE REGISTERS
5442 037734 022737 100000 015034 CMP #DCK,2#ERI ;ONLY DATA CHECK ERROR SHOULD BE SET
5443 037742 001401 BEQ 6$ ;BRANCH IF YES
5444 037744 104032 ERROR 32 ;32 BIT ECC REGISTER SHOULD BE NON
5445 ;ZERO
5446 ;ONLY 11 OF THE 32 BITS CAN BE SEEN
5447 ;IN THE PATERN REGISTER
5448 037746 013746 050460 6$: MOV 2#GECC1,-(SP) ;GET PATTERN REGISTER
5449 037752 042716 174000 BIC #174000,(SP) ;KEEP ONLY 11 BITS
5450 037756 022637 015064 CMP (SP)+,2#ECC ;COMPARE PATTERN REGISTER
5451 037762 001401 BEQ 7$ ;BRANCH IF GOOD
5452 037764 104032 ERROR 32 ;11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
5453
5454 037766 004037 051102 7$: JSR RD,2#ECORR ;GO TO ECC CORRECTION PROCESS
5455 037772 000026 8$: 22. ;EXPECTED POSITION REG. WHEN CORRECTION

```



```

5496
5497 040130 012706 001000      MOV      #STACK,SP      ;RESET STACK
5498
5499
5500
5501      ;      SETUP FOR WHAT IS TO BE READ
5502      ;      HEADER CRC IS RESTORED FROM A SUBROUTINE
5503
5504 040142 012746 177777      MOV      #-1, -(SP)      ;DATA TO BE READ
5505 040146 012705 000400      MOV      #256, R5      ;COUNTER
5506 040152 012700 054566      MOV      #DISK, R0      ;START OF SIMULATED DISK DATA
5507 040156 011620      1$:      MOV      (SP), (R0)+      ;MOVE IN DATA ON TO SIMULATED DISK
5508 040160 005305      DEC      R5      ;COUNT
5509 040162 001375      BNE      1$      ;BRANCH IF 256 NOT COMPLETE
5510 040164 005726      TST      (SP)+      ;UNDO -(SP)
5511 040166 022020      CMP      (R0)+, (R0)+      ;JUMP OVER THE TWO ECC WORDS
5512 040170 012705 000017      MOV      #15, R5      ;1 DATA GAP
5513      ;      14 TOLERANCE GAP
5514 040174 005020      2$:      CLP      (R0)+      ;CLEAR DATA GAP, AND
5515 040176 005305      DEC      R5      ;TOLERANCE GAP
5516 040200 001375      BNE      2$      ;BRANCH IF NOT COMPLETE
5517
5518
5519 040202 004737 051254      JSR      PC, @#FILLEC      ;INSERT THE TWO ECC WORDS ON THE DISK
5520      ;      IN THE CORRECT PLACE
5521
5522      ;*THESE ARE FOR ECC TEST ONLY
5523
5524 040206 012737 177777 015142      MOV      #-1, @#TSECC      ;THIS IS AN ECC TEST
5525 040214 005037 050472      CLR      @#POSITI      ;CLEAR ERROR POSITION COUNTER
5526 040220 013737 050466 050470      MOV      @#NCODE, @#NCOUNT ;TEMPORARY N-CODE COUNTER
5527 040226 013737 050474 050502      MOV      @#HARDER, @#HADTMP ;TEMPORARY HARD ERROR COUNTER
5528 040234 005037 050460      CLR      @#GECC1      ;ECC LOW ORDER TO BE GENERATED
5529 040240 005037 050462      CLR      @#GECC2      ;ECC HIGH ORDER TO BE GENERATED
5530 040244 005037 050476      CLR      @#DATENV      ;CLEAR DATA ENVELOPE CLOCK COUNT
5531 040250 005037 050500      CLR      @#ZCODE      ;CLEAR LEADING ZEROS CLOCK COUNT
5532
5533
5534      ;*THESE ARE TO SETUP FOR DISKLESS USE ONLY
5535
5536 040254 012737 010000 052650      MOV      #FMT22, @#CYL      ;16 BITS PER WORD
5537      ;      CYLINDER 0, FORMAT 16 BITS
5538 040262 112737 000000 052653      MOV8     #0, @#SECOTR+1      ;TRACK 0
5539 040270 112737 000000 052652      MOV8     #0, @#SECOTR      ;SECTOR 0
5540 040276 012737 000000 052654      MOV      #0, @#KEY1      ;KEY1=0
5541 040304 012737 000000 052656      MOV      #0, @#KEY2      ;KEY2=0
5542 040312 012737 000400 052730      MOV      #256, @#DAWORD ;NO. OF DATA WORDS
5543 040320 005037 052660      CLR      @#X      ;THIS IS A READ COMMAND
5544 040324 004537 047172      JSR      R5, @#CRC      ;GO TO CALCULATE CRC
5545 040330 052650      CYL
5546 040332 054550      WCRC
5547
5548
5549
5550
5551      ;*THIS IS TO INSERT ERROR
5552      ;*THE DISK DATA IS IN LOCATION STARTING FROM 'DISK'
5553      ;*THE POSITION OF THE ERROR CAN BE CHANGED BY CHANGING

```



```

5552 ;*THIS MOVE
5553
5554 040334 012737 077757 054570 MOV #77757,2#DISK+2 ;FORCE ERROR ON BIT NUMBER 32 AND 21
5555 ;SO ERROR POSITION REGISTER WILL SHOW
5556 ;22
5557 040342 012737 010040 040516 MOV #4128.,2#85 ;INSERT POSITION REG.
5558
5559 ;*THESE ARE REGULAR SETUPS
5560
5561 JSR PC,2#CLDISK ;SETUP GENERAL REGISTERS
5562 040350 004737 045764 ;256. DATA 4 HEADER WORDS
5563 040354 012777 177374 154366 MOV #-256.-4,2#RHWC ;STARTING ADDRESS OF READ BUFFER
5564 040362 012777 016264 154362 MOV #REINTO,2#RMB ;IN LOWER BYTE GET SECTOR
5565 040370 112746 000000 MOVB #0,-(SP) ;GET TRACK IN HIGHER BYTE
5566 040374 112766 000000 000001 MOVB #0,1(SP) ;TRACK/SECTOR IN RHDST
5567 040402 012677 154354 MOV (SP)+,2#RHDST ;16 BITS PER WORD
5568 040406 012777 010000 154352 MOV #FMT22,2#RHOF ;ECC CORRECTION NOT INHIBIT
5569 ;BECAUSE ECC IS NOT GOING
5570 ;TO BE CHECKED
5571 CLR 2#RHCA ;CYLINDER 0
5572 040414 005077 154350
5573
5574 MOV 2#REFOR,2#R1 ;READ HEADER AND DATA=72
5575 040432 013711 015176 CLR 2#ERFLG$ ;CLEAR ERROR FLAG
5576 040436 005037 015124 JSR PC,2#COMHD ;READ HEADER AND DATA
5577 040442 004737 052510 ;IF THERE ARE READ ERRORS THEN
5578 ;ECC WILL NOT BE CHECKED
5579
5580
5581 ;*IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
5582 ;*FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
5583 ;*FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
5584 ;*SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
5585 ;*DETECTED
5586 ;*HEADER AND DATA ARE TO BE CHECKED.
5587 ;*IN CHECKING READ DATA THE WRITE FROM BUFFER
5588 ;*"WRFROM" IS FILLED WITH EXPECTED DATA AND
5589 ;*COMPARISONS ARE MADE
5590
5591 040446 005737 015124 TST 2#ERFLG$ ;ANY ERRORS ALREADY THERE
5592 040454 004737 045464 JSR PC,2#PUTREG ;SAVE REGISTERS
5593 040460 022737 100000 015034 CMP #DCK,2#ER1 ;ONLY DATA CHECK ERROR SHOULD BE SET
5594 040466 001401 BEQ 6$ ;BRANCH IF YES
5595 040470 104032 ERROR 32 ;32 BIT ECC REGISTER SHOULD BE NON
5596 ;ZERO
5597 ;ONLY 11 OF THE 32 BITS CAN BE SEEN
5598 ;IN THE PATERN REGISTER
5599 ;DCK SHOULD BE SET IN RHER1
5600 MOV 2#GECC1,-(SP) ;GET PATTERN REGISTER
5601 040472 013746 050460 6$: BIC #174000,(SP) ;KEEP ONLY 11 BITS
5602 040476 042716 174000 CMP (SP)+,2#EC2 ;COMPARE PATTERN REGISTER
5603 040502 022637 015064 BEQ 7$ ;BRANCH IF GOOD
5604 040506 001401 ERROR 32 ;11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
5605 040510 104032
5606
5607 040512 004037 051102 7$: JSR RO,2#ECCORP ;GO TO ECC CORRECTION PROCESS

```

```

5608 040516 000000      8$: .WORD      ;EXPECTED POSITION REG. WHEN CORRECTION
5609                                     ;IS COMPLETE
5610
5611 040520 004737 045464      JSR      PC,2#PUTREG      ;SAVE REGISTERS
5612
5613
5614 040524 022737 100100 015034      CMP      #DCK!ECH,2#ER1    ;WITH ERRORS INSERTED IN BIT POSITION 21
5615                                     ;AND 32 HARD ERROR BIT SHOULD SET
5616 040532 001401      BEQ      9$                ;BRANCH IF GOOD
5617 040534 104036      ERROR    36                ;WITH ERROR INSERTED IN BIT POSITION 21 THRU
5618                                     ;32 HCE SHOULD SET
5619
5620
5621
5622
5623 040536      9$:
5624 040550 012700 015220      MOV      #WRFROM,RO        ;GETTING READY TO FILL EXPECTED DATA
5625 040554 012720 010000      MOV      #0!FMT22,(RO)+   ;CYLINDER 0
5626 040560 112746 000000      MOV      #0,-(SP)         ;IN LOWER BYTE GET SECTOR
5627 040564 112766 000000 000001      MOV      #0,1(SP)        ;GET TRACK IN HIGHER BYTE
5628 040572 012620      MOV      (SP)+,(RO)+      ;GET TRACK/SECTOR IN BUFFER
5629 040574 012720 000000      MOV      #0,(RO)+        ;KEY1 IN BUFFER
5630 040600 012720 000000      MOV      #0,(RO)+        ;KEY2 IN BUFFER
5631 040604 012701 000400      MOV      #256,R1         ;DATA WORD COUNTER
5632 040610 012702 177777      MOV      #-1,R2         ;DATA
5633 040614 010220      3$: MCV      R2,(RO)+      ;DATA INTO BUFFER
5634 040616 005301      DEC      R1              ;COUNT
5635 040620 001375      BNE     3$              ;BRANCH IF 256 NOT DONE
5636
5637                                     ;*ONLY GOOD DATA HAS BEEN PUT IN 'WRFROM'
5638                                     ;*NOW THE INSERTED ERROR WILL BE PUT IN
5639
5640 040622 012737 077757 015232      MOV      #77757,2#WRFROM+<5*2> ;INSERTED ERROR
5641 040630 004737 045464      JSR      PC,2#PUTREG      ;SAVE REGISTERS
5642 040634 005037 015124      CLR      2#ERFLG$        ;CLEAR ERROR FLAG
5643
5644
5645                                     ;*NOW READ DATA BUFFER WILL BE CHECKED
5646
5647 040640 004037 046660      JSR      RO,2#COMPAR      ;CHECK
5648 040644 015220      WRFROM                    ;GOOD BUFFER
5649 040646 016264      REINTO                    ;TEST BUFFER
5650 040650 000404      4+256.                    ;NUMBER OF WORDS CHECKED
5651 040652 040660      4$                        ;RETURN POINT FOR ERROR HEADER
5652 040654 040664      5$                        ;RETURN POINT FOR ERROR DATA
5653 040660 104004      4$: ERROR    4          ;READ NEXT ERROR
5654 040662 000207      RTS      PC              ;RETURN TO "COMPAR"
5655 040664 104005      5$: ERROR    5          ;WORD NOS 1 TO 4 ARE
5656                                     ;HEADER WORDS
5657                                     ;5 TO 260 ARE DATA WORDS
5658 040666 000207      RTS      PC              ;RETURN TO "COMPAR"

```

```

5659
5660 040672 012706 001000      MOV      #STACK,SP          ;RESET STACK
5661
5662 040704 012700 054470      MOV      #SECGAP,RO        ;POINTER
5663 040710 012701 000460      MOV      #304.,R1         ;COUNTER
5664 040714 005020          13:    CLR      (RO)+             ;CLEAR SIMULATED DISK AREA
5665 040716 005301          DEC      R1
5666 040720 001375          BNE     1$
5667 040722 004737 045764      JSR     PC,CLDISK         ;THIS IS USED TO SET GENERAL REGISTERS
5668
5669                          ;*THESE ARE FOR ECC TEST ONLY
5670
5671 040726 012737 177777 015142      MOV      #-1.,@#TSECC     ;THIS IS AN ECC TEST
5672 040734 005037 050472          CLR      @#POSITI        ;CLEAR ERROR POSITION COUNTER
5673 040740 013737 050466 050470      MOV      @#NCODE,@#NCOUNT ;TEMPORARY N-CODE COUNTER
5674 040746 013737 050474 050502      MOV      @#HARDER,@#HADTMP ;TEMPORARY HARD ERROR COUNTER
5675 040754 005037 050460          CLR      @#GECC1         ;ECC LOW ORDER TO BE GENERATED
5676 040760 005037 050462          CLR      @#GECC2         ;ECC HIGH ORDER TO BE GENERATED
5677 040764 005037 050476          CLR      @#DATENV        ;CLEAR DATA ENVELOPE CLOCK COUNT
5678 040770 005037 050500          CLR      @#ZCODE         ;CLEAR LEADING ZEROS CLOCK COUNT
5679
5680
5681
5682
5683                          ;*THESE ARE TO BE SETUP FOR DISKLESS USE ONLY
5684
5685 040774 012737 010000 056006      MOV      #FMT22,@#WCYL   ;FORMAT22=16BIT WORDS AND
5686                          ;CYLINDER 0
5687 041002 012737 000001 056010      MOV      #1.,@#WSECTR    ;TRACK=0, SECTOR=1
5688 041010 005037 056012          CLR      @#WKEY1         ;KEY1=0
5689 041014 005037 056014          CLR      @#WKEY2         ;KEY2=0
5690 041020 012737 000400 056046      MOV      #256.,@#FNWORD  ;256 DATA WORDS
5691 041026 004537 047172          JSR     RS,@#CRC         ;GO TO CALCULATE CRC
5692 041032 056006          WCYL
5693 041034 056016          GCRC
5694
5695                          ;*THESE ARE REGULAR SETUPS
5696
5697 041036 012777 177374 153704      MOV      #-260.,@RHWC    ;256 DATA WORDS 4 HEADER WORDS
5698 041044 012700 015220          MOV      #WRFROM,RO      ;THESE TWO INSTRUCTIONS GETS
5699 041050 010077 153676          MOV      RO,@RHBA        ;ADDR. OF WRFROM INTO RO AND
5700                          ;BUS ADDRESS REGISTER
5701 041054 012720 010000          MOV      #FMT22,(RO)+    ;FORMAT=16 BIT WORDS
5702                          ;CYLINDER=0
5703 041060 012720 000001          2$:    MOV      #1,(RO)+        ;TRACK=0, SECTOR=1. KEYS=0
5704 041064 005020          CLR      (RO)+           ;KEY1=0
5705 041066 005020          CLR      (RO)+           ;KEY2=0
5706 041070 012705 000400          MOV      #256.,RS        ;COUNTER
5707 041074 012720 052525          3$:    MOV      #52525,(RO)+    ;MOVE ALL 52525 FOR DATA
5708 041100 005305          DEC      RS
5709 041102 001374          BNE     3$              ;BRANCH IF DATA NOT COMPLETE
5710 041104 012777 000001 153650      MOV      #1.,@RHDSST    ;TRACK=0 SECTOR=1
5711
5712
5713 041124 013711 015172          MOV      @#WRIFOR,@R1    ;GET READY FOR WRITE HEADER AND
5714                          ;DATA WITH 62 IN RHCS!

```

```

5715 041130 005037 015124 CLR      @#ERFLGS      ;CLEAR ERROR FLAG
5716 041134 012777 010000 153624 MOV      @#FMT22,@#RHOF ;FORMAT BIT=1 (16 BIT WORDS)
5717 041142 005077 153622 CLR      @#RHCA        ;CYLINDER =0
5718 041146 004737 055632 JSR      PC,@#COMWHD    ;WRITE HEADER AND DATA
5719
5720 ;*IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
5721 ;*FROM THE "COMWHD" ROUTINE THAT MEANS ALL HEADER ON DISK
5722 ;*IS GOOD IE. ONLY DATA IS TO BE CHECKED TO SEE IF THEY ARE
5723 ;*ALL 52525 AND WRITE DATA GAP AND TOLERANCE GAP TO SEE IF
5724 ;*THEY ARE ALL ZEROS
5725
5726 041152 005737 015124 TST      @#ERFLGS      ;HAS ANY ERRORS OCCURED?
5727 ;IF WRITE ERROR OCCURS ECC IS NOT CHECKED
5728
5729
5730 ;COMPARE SOFTWARE GENERATED ECC WITH THAT GENERATED BY HARDWARE
5731 041160 023737 050460 055566 CMP      @#GECC1,@#WECC1;COMPARE SOFTWARE ECC WITH HARDWARE ECC
5732 041166 001402 BEQ      6$           ;BRANCH IF GOOD
5733 041170 104031 ERROR   31           ;LOW ORDER ECC IN ERROR
5734 041172 000405 BR      7$           ;BRANCH TO CONTINUE
5735 041174 023737 050462 055570 6$: CMP      @#GECC2,@#WECC2 ;COMPARE SOFTWARE ECC WITH HARDWARE ECC
5736 041202 001401 BEQ      7$           ;BRANCH IF GOOD
5737 041204 104031 ERROR   31           ;HIGH ORDER ECC IN ERROR
5738
5739
5740 041206 ;7$:
5741
5742
5743
5744
5745 ;*FILL "REINTO" BUFFER WITH EXPECTED DATA
5746
5747 041220 004037 045702 JSR      R0,@#CLAREA    ;FILL REINTO BUFFER
5748 041224 016264 REINTO  ;FROM
5749 041226 017262 REINTO+(255.*2) ;TO
5750 041230 052525 .WORD   52525        ;DATA
5751
5752 041232 013737 050460 017264 MOV      @#GECC1,@#REINTO+(256.*2);FILL ECC1
5753 041240 013737 050462 017266 MOV      @#GECC2,@#REINTO+(257.*2);FILL ECC2
5754 041246 004037 045702 JSR      R0,@#CLAREA    ;FILL REST
5755 041252 017270 REINTO+(258.*2) ;FROM
5756 041254 017324 REINTO+(272.*2) ;TO
5757 041256 000000 0 ;DATA
5758
5759
5760 041260 005037 015124 CLR      @#ERFLGS      ;CLEAR ERROR FLAG
5761
5762
5763 ;*NOW COMPARE "DISK" BUFFER WITH "REINTO"
5764
5765 041264 004037 046660 JSR      R0,@#COMPAR    ;CHECK
5766 041270 016264 REINTO  ;GOOD BUFFER
5767 041272 054566 DISK    ;TEST BUFFER
5768 041274 000402 258.  ;NUMBER OF WORDS CHECKED
5769 041276 041304 4$    ;RETURN POINT FOR ERROR HEADER
5770 041300 041310 5$    ;RETURN POINT FOR ERROR DATA

```

C2RJHBO RPO4/S 6 DSKLS CTRLR2
C2RJHB.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 140
T63 WRITE ECC TEST 3

SEQ 0139

5 041304 104007
6 041306 000207
7 041310 104010
8 041312 000207

4S: ERROR 7
RTS PC
5S: ERROR 10

RTS PC

: READ ERROR 10 NEXT
: RETURN TO COMPARE
: WORD NOS 1 TO 256 ARE
: DATA WORDS
: WORD NOS 257 AND 258
: ARE ECC WHICH ARE CHECKED
: WORD NOS 259
: IS DATA GAP
: WORD NOS 260 TO 273
: ARE TOLERANCE GAP
: RETURN TO COMPARE

```

5782
5783 041316 012706 001000      MOV      #STACK, SP      ;RESET STACK
5784
5785
5786      ;*SETUP FOR WHAT IS TO BE READ
5787      ;*HEADER CRC IS RESTORED FROM A SUBROUTINE
5788
5789 041330 012746 052525      MOV      #52525, -(SP)   ;DATA TO BE READ
5790 041334 012705 000400      MOV      #256, R5        ;COUNTER
5791 041340 012700 054566      MOV      #DISK, R0       ;START OF SIMULATED DISK DATA
5792 041344 011620 054566      15:     MOV      (SP), (R0)+    ;MOVE IN DATA ON TO SIMULATED DISK
5793 041346 005305              DEC      R5               ;COUNT
5794 041350 001375              BNE     15                ;BRANCH IF 256 NOT COMPLETE
5795 041352 005726              TST     (SP)+            ;UNDO -(SP)
5796 041354 022020              CMP     (R0)+, (R0)+    ;JUMP OVER THE TWO ECC WORDS
5797 041356 012705 000017      MOV      #15, R5        ;1 DATA GAP
5798
5799 041362 005020              25:     CLR      (R0)+          ;14 TOLERANCE GAP
5800 041364 005305              DEC     R5               ;CLEAR DATA GAP, AND
5801 041366 001375              BNE     25                ;TOLERANCE GAP
5802
5803 041370 004737 051254      JSR     PC, @#FILLEC    ;BRANCH IF NOT COMPLETE
5804
5805
5806      ;*THESE ARE FOR ECC TEST ONLY
5807
5808 041374 012737 177777 015142  MOV      #-1, @#TSECC    ;THIS IS AN ECC TEST
5809 041402 005037 050472              CLR     @#POSITI        ;CLEAR ERROR POSITION COUNTER
5810 041406 013737 050466 050470  MOV      @#NCODE, @#NCOUNT ;TEMPORARY N-CODE COUNTER
5811 041414 013737 050474 050502  MOV      @#HARDER, @#HADTMP ;TEMPORARY HARD ERROR COUNTER
5812 041422 005037 050460              CLR     @#GECC1         ;ECC LOW ORDER TO BE GENERATED
5813 041426 005037 050462              CLR     @#GECC2         ;ECC HIGH ORDER TO BE GENERATED
5814 041432 005037 050476              CLR     @#DATENV        ;CLEAR DATA ENVELOPE CLOCK COUNT
5815 041436 005037 050500              CLR     @#ZCODE         ;CLEAR LEADING ZEROS CLOCK COUNT
5816
5817
5818      ;*THESE ARE TO SETUP FOR DISKLESS USE ONLY
5819
5820 041442 012737 010000 052650  MOV      #FMT22, @#CYL   ;16 BITS PER WORD
5821
5822 041450 112737 000000 052653  MOVVB   #0, @#SECOTR+1   ;CYLINDER 0, FORMAT 16 BITS
5823 041456 112737 000000 052652  MOVVB   #0, @#SECOTR     ;TRACK 0
5824 041464 012737 000000 052654  MOV      #0, @#KEY1      ;SECTOR 0
5825 041472 012737 000000 052656  MOV      #0, @#KEY2      ;KEY1=0
5826 041500 012737 000400 052730  MOV      #256, @#DAWORD  ;KEY2=0
5827 041506 005037 052660              MOV     @#X              ;NO. OF DATA WORDS
5828 041512 004537 047172              CLR     @#X              ;THIS IS A READ COMMAND
5829 041516 052650              JSR     R5, @#CRC        ;GO TO CALCULATE CRC
5830 041520 054550              WCRD
5831
5832
5833
5834
5835      ;*THESE ARE REGULAR SETUPS
5836
5837 041522 004737 045764      JSR     PC, @#CLDISK    ;SETUP GENERAL REGISTERS

```

```

5838 041526 012777 177374 153214 MOV #256, -4, @RHWC ;256. DATA 4 HEADER WORDS
5839 041534 012777 016264 153210 MOV @REINTO, @RHBA ;STARTING ADDRESS OF READ BUFFER
5840 041542 112746 000000 MOVB #0, -(SP) ;IN LOWER BYTE GET SECTOR
5841 041546 112766 000000 000001 MOVB #0, 1(SP) ;GET TRACK IN HIGHER BYTE
5842 041554 012677 153202 MOV (SP)+, @RHST ;TRACK/SECTOR IN RHST
5843 041560 012777 010000 153200 MOV #FMT22, @RHOF ;16 BITS PER WORD
5844 ;ECC CORRECTION NOT INHIBIT
5845 ;BECAUSE ECC IS NOT GOING
5846 ;TO BE CHECKED
5847 041566 005077 153176 CLR @RHCA ;CYLINDER 0
5848
5849
5850 041604 013711 015176 MOV @REFOR, @RI ;READ HEADER AND DATA=72
5851 041610 005037 015124 CLR @ERFLG$ ;CLEAR ERROR FLAG
5852 041614 004737 052510 JSR PC, @COMHD ;READ HEADER AND DATA
5853 ;IF THERE ARE READ ERRORS THEN
5854 ;ECC WILL NOT BE CHECKED
5855
5856
5857 ;*IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
5858 ;*FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
5859 ;*FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
5860 ;*SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
5861 ;*DETECTED
5862 ;*HEADER AND DATA ARE TO BE CHECKED.
5863 ;*IN CHECKING READ DATA THE WRITE FROM BUFFER
5864 ;*"WRFROM" IS FILLED WITH EXPECTED DATA AND
5865 ;*COMPARISONS ARE MADE
5866
5867 041620 005737 015124 TST @ERFLG$ ;ANY ERRORS ALREADY THERE
5868 041626 004737 045464 JSR PC, @PUTREG ;SAVE REGISTERS
5869 041632 005737 015034 TST @ER1 ;NO ERRORS SHOULD BE SET
5870 041636 001401 BEQ 6$ ;BRANCH IF NO ERRORS SET
5871 041640 104032 ERROR 32 ;32 BIT ECC REGISTER SHOULD BE ZERO
5872 ;ONLY 11 OF THE 32 BITS CAN BE SEEN
5873 ;IN THE PATTERN REGISTER
5874 ;DCK SHOULD BE SET IN @RHER1
5875 041642 013746 050460 6$: MOV @GECC1, -(SP) ;GET PATTERN REGISTER
5876 041646 042716 174000 BIC #174000, (SP) ;KEEP ONLY 11 BITS
5877 041652 022637 015064 CMP (SP)+, @ECC ;COMPARE PATTERN REGISTER
5878 041656 001401 BEQ 7$ ;BRANCH IF GOOD
5879 041660 104032 ERROR 32 ;11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
5880
5881
5882
5883
5884 ;*ADD 16 MAINTENANCE CLOCKS TO
5885 ;*BRING EBL DOWN
5886
5887 041662 012700 000020 7$: MOV #16, @R0 ;COUNTER
5888 041666 052777 000002 8$: BIS #MCLK, @RHMR ;SET CLOCK
5889 041674 042777 000002 153102 BIC #MCLK, @RHMR ;CLEAR CLOCK
5890 041702 005300 DEC @R0 ;COUNT
5891 041704 001370 BNE 8$ ;BRANCH IF 16 CLOCKS NOT DONE
5892 041720 012700 015220 MOV @WRFROM, @R0 ;GETTING READY TO FILL EXPECTED DATA
5893 041724 012720 010000 MOV #0!FMT22, (@R0)+ ;CYLINDER 0

```

```

5894 041730 112746 000000      MOVB    #0,-(SP)      ; IN LOWER BYTE GET SECTOR
5895 041734 112766 000000 000001  MOVB    #0,1(SP)     ; GET TRACK IN HIGHER BYTE
5896 041742 012720 000000      MOV     (SP)+(R0)+   ; GET TRACK/SECTOR IN BUFFER
5897 041744 012720 000000      MOV     #0,(R0)+    ; KEY1 IN BUFFER
5898 041750 012720 000000      MOV     #0,(R0)+    ; KEY2 IN BUFFER
5899 041754 012701 000400      MOV     #256,R1     ; DATA WORD COUNTER
5900 041760 012702 052525      MOV     #52525,R2   ; DATA
5901 041764 010220 000000 3$:   MOV     R2,(R0)+    ; DATA INTO BUFFER
5902 041766 005301 000000      DEC     R1          ; COUNT
5903 041770 001375 000000      BNE    3$          ; BRANCH IF 256 NOT DONE
5904 041772 005037 015124      CLR     @#ERFLG$    ; CLEAR ERROR FLAG
5905 041776 004737 045464      JSR    PC,@#PUTREG  ; SAVE REGISTERS
5906
5907
5908
5909 042002 004037 046660      JSR    RD,@#COMPAR  ; CHECK
5910 042006 015220 000000      WRFROM ; GOOD BUFFER
5911 042010 016264 000000      REINTO ; TEST BUFFER
5912 042012 000404 000000      4+256. ; NUMBER OF WORDS CHECKED
5913 042014 042022 000000      4$     ; RETURN POINT FOR ERROR HEADER
5914 042016 042026 000000      5$     ; RETURN POINT FOR ERROR DATA
5915 042022 104004 000000 4$:   ERROR  4          ; READ NEXT ERROR
5916 042024 000207 000000      RTS    PC          ; RETURN TO "COMPAR"
5917 042026 104005 000000 5$:   ERROR  5          ; WORD NOS 1 TO 4 ARE
5918
5919
5920 042030 000207 000000      RTS    PC          ; HEADER WORDS
                    ; 5 TO 260 ARE DATA WORDS
                    ; RETURN TO "COMPAR"

```



```

5921
5922 042034 012706 001000      MOV      #STACK,SP      ;RESET STACK
5923
5924      ;*SETUP FOR WHAT IS TO BE READ
5925      ;*HEADER CRC IS RESTORED FROM A SUBROUTINE
5926
5927 042046 012746 052525      MOV      #52525, -(SP)  ;DATA TO BE READ
5928 042052 012705 000400      MOV      #256.,R5      ;COUNTER
5929 042056 012700 054566      MOV      #DISK,R0      ;START OF SIMULATED DISK DATA
5930 042062 011620 1$:      MOV      (SP), (R0)+    ;MOVE IN DATA ON TO SIMULATED DISK
5931 042064 005305      DEC      R5            ;COUNT
5932 042066 001375      BNE     1$            ;BRANCH IF 256 NOT COMPLETE
5933 042070 005726      TST     (SP)+        ;UNDO -(SP)
5934 042072 022020      CMP     (R0)+, (R0)+  ;JUMP OVER THE TWO ECC WORDS
5935 042074 012705 000017      MOV     #15., R5     ;1 DATA GAP
5936      ;14 TOLERANCE GAP
5937 042100 005020 2$:      CLR     (R0)+        ;CLEAR DATA GAP, AND
5938 042102 005305      DEC     R5            ;TOLERANCE GAP
5939 042104 001375      BNE     2$            ;BRANCH IF NOT COMPLETE
5940
5941
5942 042106 004737 051254      JSR     PC, @#FILLEC  ;INSERT ECC IN PROPER PLACE ON DISK
5943
5944
5945
5946      ;*THESE ARE FOR ECC TEST ONLY
5947
5948 042112 012737 177777 015142      MOV     #-1, @#TSECC   ;THIS IS AN ECC TEST
5949 042120 005037 050472      CLR     @#POSITI     ;CLEAR ERROR POSITION COUNTER
5950 042124 013737 050466 050470      MOV     @#NCODE, @#NCOUNT ;TEMPORARY N-CODE COUNTER
5951 042132 013737 050474 050502      MOV     @#HARDER, @#HADTMP ;TEMPORARY HARD ERROR COUNTER
5952 042140 005037 050460      CLR     @#GECCI      ;ECC LOW ORDER TO BE GENERATED
5953 042144 005037 050462      CLR     @#GECC2     ;ECC HIGH ORDER TO BE GENERATED
5954 042150 005037 050476      CLR     @#DATENV    ;CLEAR DATA ENVELOPE CLOCK COUNT
5955 042154 005037 050500      CLR     @#ZCODE     ;CLEAR LEADING ZEROS CLOCK COUNT
5956
5957
5958      ;*THESE ARE TO SETUP FOR DISKLESS USE ONLY
5959
5960 042160 012737 010000 052650      MOV     #FMT22, @#CYL ;16 BITS PER WORD
5961      ;CYLINDER 0, FORMAT 16 BITS
5962 042166 112737 000000 052653      MOV     #0, @#SECOTR+1 ;TRACK 0
5963 042174 112737 000000 052652      MOV     #0, @#SECOTR  ;SECTOR 0
5964 042202 012737 000000 052654      MOV     #0, @#KEY1    ;KEY1=0
5965 042210 012737 000000 052656      MOV     #0, @#KEY2    ;KEY2=0
5966 042216 012737 000400 052730      MOV     #256., @#DAWORD ;NO. OF DATA WORDS
5967 042224 005037 052660      CLR     @#X          ;THIS IS A READ COMMAND
5968 042230 004537 047172      JSR     R5, @#CRC    ;GO TO CALCULATE CRC
5969 042234 052650      CYL
5970 042236 054550      WCRC
5971
5972
5973      ;*THIS IS TO INSERT ERROR
5974      ;*THE DISK DATA IS IN LOCATION STARTING FROM 'DISK'
5975      ;*THE POSITION OF THE ERROR CAN BE CHANGED BY CHANGING
5976      ;*THIS MOVE

```

```

5977 ;*THIS CHANGES THE LAST BIT OF THE ECC
5978
5979 042240 013746 055570 MOV 2#WECC2,-(SP) ;GET LAST ECC
5980 042244 005116 COM (SP) ;INVERT ALL BITS OF WECC2
5981 042246 042716 077777 BIC #1C10000,(SP) ;KEEP BIT 16
5982 042252 042737 100000 055570 BIC #100000,2#WECC2 ;CLEAR BIT 16 IN ECC
5983 042260 052637 055570 BIS (SP)+,2#WECC2 ;THIS WILL SET BIT 16 IF IT WAS 0
5984 ;OR WILL SET NOTHING IF IT WAS A 1
5985
5986
5987 042264 012737 010026 042440 MOV #4118.,2#85 ;INSERT POSITION REG.
5988
5989
5990 ;*THESE ARE REGULAR SETUPS
5991
5992 042272 004737 045764 JSR PC,2#CLDISK ;SETUP GENERAL REGISTERS
5993 042276 012777 177374 152444 MOV #-255,-4,2#RHC ;256. DATA 4 HEADER WORDS
5994 042304 012777 016264 152440 MOV #REINTO,2#RHA ;STARTING ADDRESS OF READ BUFFER
5995 042312 112746 000000 MOV8 #0,-(SP) ;IN LOWER BYTE GET SECTOR
5996 042316 112766 000000 000001 MOV8 #0,1(SP) ;GET TRACK IN HIGHER BYTE
5997 042324 012677 152432 MOV (SP)+,2#RHST ;TRACK/SECTOR IN RHST
5998 042330 012777 010000 152430 MOV #FMT22,2#RHF ;16 BITS PER WORD
5999 ;ECC CORRECTION NOT INHIBIT
6000 ;BECAUSE ECC IS NOT GOING
6001 ;TO BE CHECKED
6002 042336 005077 152426 CLR 2#RHCA ;CYLINDER 0
6003
6004
6005 042354 013711 015176 MOV 2#REFOR,2#R1 ;READ HEADER AND DATA=72
6006 042360 005037 015124 CLR 2#ERFLG$ ;CLEAR ERROR FLAG
6007 042364 004737 052510 JSR PC,2#COMHD ;READ HEADER AND DATA
6008 ;IF THERE ARE READ ERRORS THEN
6009 ;ECC WILL NOT BE CHECKED
6010
6011
6012 ;*IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
6013 ;*FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
6014 ;*FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
6015 ;*SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
6016 ;*DETECTED
6017 ;*HEADER AND DATA ARE TO BE CHECKED.
6018 ;*IN CHECKING READ DATA THE WRITE FROM BUFFER
6019 ;*"WRFROM" IS FILLED WITH EXPECTED DATA AND
6020 ;*COMPARISONS ARE MADE
6021
6022 042370 005737 015124 TST 2#ERFLG$ ;ANY ERRORS ALREADY THERE
6023 042376 004737 045464 JSR PC,2#PUTREG ;SAVE REGISTERS
6024 042402 022737 100000 015034 CMP #DCK,2#ER1 ;ONLY DATA CHECK ERROR SHOULD BE SET
6025 042410 001401 BEQ 6$ ;BRANCH IF YES
6026 042412 104032 ERROR 32 ;32 BIT ECC REGISTER SHOULD BE NON
6027 ;ZERO
6028 ;ONLY 11 OF THE 32 BITS CAN BE SEEN
6029 ;IN THE PATTERN REGISTER
6030 ;DCK SHOULD BE SET IN RHER1
6031 042414 013746 050460 6$: MOV 2#GECC1,-(SP) ;GET PATTERN REGISTER
6032 042420 042716 174000 BIC #174000,(SP) ;KEEP ONLY 11 BITS

```

6033	042424	022637	015064		CMP	(SP)+, 2#EC2	; COMPARE PATTERN REGISTER
6034	042430	001401			BEQ	7\$; BRANCH IF GOOD
6035	042432	104032			ERROR	32	; 11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
6036							
6037	042434	004037	051102		JSR	RD, 2#ECORR	; GO TO ECC CORRECTION PROCESS
6038	042440	010026		7\$:		4118.	; EXPECTED POSITION REG. WHEN CORRECTION
6039				8\$:			; IS COMPLETE
6040							
6041							
6042							
6043	042454	012700	015220		MOV	#WRFROM, RD	; GETTING READY TO FILL EXPECTED DATA
6044	042460	012720	010000		MOV	#0!FMT22, (RD)+	; CYLINDER 0
6045	042464	112746	000000		MOV	#0, -(SP)	; IN LOWER BYTE GET SECTOR
6046	042470	112766	000000	000001	MOV	#0, 1(SP)	; GET TRACK IN HIGHER BYTE
6047	042476	012620			MOV	(SP)+, (RD)+	; GET TRACK/SECTOR IN BUFFER
6048	042500	012720	000000		MOV	#0, (RD)+	; KEY1 IN BUFFER
6049	042504	012720	000000		MOV	#0, (RD)+	; KEY2 IN BUFFER
6050	042510	012701	000400		MOV	#256, R1	; DATA WORD COUNTER
6051	042514	012702	052525		MOV	#52525, R2	; DATA
6052	042520	010220		3\$:	MOV	RD, (RD)+	; DATA INTO BUFFER
6053	042522	005301			DEC	R1	; COUNT
6054	042524	001375			BNE	3\$; BRANCH IF 256 NOT DONE
6055							
6056							; *ONLY GOOD DATA HAS BEEN PUT IN 'WRFROM'
6057							; *NOW THE INSERTED ERROR WILL BE PUT IN
6058							; *BUT INSERTED ERROR IS IN ECC SO DATA IS NOT WRONG
6059							
6060							
6061	042526	004737	045464		JSR	PC, 2#PUTREG	; SAVE REGISTERS
6062	042532	005037	015124		CLR	2#ERFLG\$; CLEAR ERROR FLAG
6063							
6064							
6065							; *NOW READ DATA BUFFER WILL BE CHECKED
6066							
6067	042536	004037	046660		JSR	RD, 2#COMPAR	; CHECK
6068	042542	015220			WRFROM		; GOOD BUFFER
6069	042544	016264			REINTO		; TEST BUFFER
6070	042546	000404			4+256.		; NUMBER OF WORDS CHECKED
6071	042550	042556			4\$; RETURN POINT FOR ERROR HEADER
6072	042552	042562			5\$; RETURN POINT FOR ERROR DATA
6073	042556	104004		4\$:	ERROR	4	; READ NEXT ERROR
6074	042560	000207			RTS	PC	; RETURN TO "COMPAR"
6075	042562	104005		5\$:	ERROR	5	; WORD NOS 1 TO 4 ARE
6076							; HEADER WORDS
6077							; 5 TO 260 ARE DATA WORDS
6078	042564	000207			RTS	PC	; RETURN TO "COMPAR"
6079							

```

6080
6081 042570 012706 001000      MOV      #STACK, SP      ;RESET STACK
6082
6083
6084      ;*SETUP FOR WHAT IS TO BE READ
6085      ;*HEADER CRC IS RESTORED FROM A SUBROUTINE
6086
6087 042602 012746 052525      MOV      #52525, -(SP)   ;DATA TO BE READ
6088 042606 012705 000400      MOV      #256, R5       ;COUNTER
6089 042612 012700 054566      MOV      #DISK, R0      ;START OF SIMULATED DISK DATA
6090 042616 011620              MOV      (SP), (R0)+    ;MOVE IN DATA ON TO SIMULATED DISK
6091 042620 005305              DEC      R5             ;COUNT
6092 042622 001375              BNE     1$             ;BRANCH IF 256 NOT COMPLETE
6093 042624 005726              TST     (SP)+          ;UNDO -(SP)
6094 042626 022020              CMP     (R0)+, (R0)+   ;JUMP OVER THE TWO ECC WORDS
6095 042630 012705 000017      MOV      #15., R5      ;1 DATA GAP
6096
6097 042634 005020              CLR     (R0)+          ;14 TOLERANCE GAP
6098 042636 005305              DEC     R5             ;CLEAR DATA GAP, AND
6099 042640 001375              BNE     2$             ;TOLERANCE GAP
6100
6101
6102 042642 004737 051254      JSR     PC, @#FILLEC   ;INSERT THE TWO ECC WORDS ON THE DISK
6103
6104
6105      ;*THESE ARE FOR ECC TEST ONLY
6106
6107 042646 012737 177777 015142  MOV     #-1, TSECC     ;THIS IS AN ECC TEST
6108 042654 005037 050472      CLR     @#P, JITI     ;CLEAR ERROR POSITION COUNTER
6109 042660 013737 050466 050470  MOV     @#NCODE, @#NCOUNT ;TEMPORARY N-CODE COUNTER
6110 042666 013737 050474 050502  MOV     @#HARDER, @#HADTMP ;TEMPORARY HARD ERROR COUNTER
6111 042674 005037 050460      CLR     @#GECC1       ;ECC LOW ORDER TO BE GENERATED
6112 042700 005037 050462      CLR     @#GECC2       ;ECC HIGH ORDER TO BE GENERATED
6113 042704 005037 050476      CLR     @#DATENV      ;CLEAR DATA ENVELOPE CLOCK COUNT
6114 042710 005037 050500      CLR     @#ZCODE       ;CLEAR LEADING ZEROS CLOCK COUNT
6115
6116
6117      ;*THESE ARE TO SETUP FOR DISKLESS USE ONLY
6118
6119 042714 012737 010000 052650  MOV     #FMT22, @#CYL  ;16 BITS PER WORD
6120
6121 042722 112737 000000 052653  MOVB    #0, @#SECOTR+1 ;CYLINDER 0, FORMAT 16 BITS
6122 042730 112737 000000 052652  MOVB    #0, @#SECOTR   ;TRACK 0
6123 042736 012737 000000 052654  MOV     #0, @#KEY1     ;SECTOR 0
6124 042744 012737 000000 052656  MOV     #0, @#KEY2     ;KEY1=0
6125 042752 012737 000400 052730  MOV     #256., @#DAWORD ;KEY2=0
6126 042760 005037 052660      CLR     @#X           ;NO. OF DATA WORDS
6127 042764 004537 047172      JSR     R5, @#CRC     ;THIS IS A READ COMMAND
6128 042770 052650              CYL     ;GO TO CALCULATE CRC
6129 042772 054550              WCRD
6130
6131
6132
6133      ;*THIS IS TO INSERT ERROR
6134      ;*THE DISK DATA IS IN LOCATION STARTING FROM 'DISK'
6135      ;*THE POSITION OF THE ERROR CAN BE CHANGED BY CHANGING
6136      ;*THIS MOVE

```

```

6136
6137 042774 012737 152652 054632 MOV #152652, @#DISK+44 ; INSERT ERROR IN POSITION 296 THRU 304
6138 ; IN WORD NUMBER 19
6139 043002 012737 052532 054634 MOV #52532, @#DISK+46 ; INSERT ERROR IN POSITION 305 THRU 308
6140 ; IN WORD NUMBER 20
6141 043010 012737 010040 043164 MOV #4128., @#8$ ; INSERT POSITION REG.
6142
6143
6144 ; *THESE ARE REGULAR SETUPS
6145
6146 043016 004737 045764 JSR PC, @#CLDISK ; SETUP GENERAL REGISTERS
6147 043022 012777 177374 151720 MOV #-256., -4. @#RHWC ; 256. DATA 4 HEADER WORDS
6148 043030 012777 016264 151714 MOV #REINTO, @#RMB A ; STARTING ADDRESS OF READ BUFFER
6149 043036 112746 000000 MOVB #0, -(SP) ; IN LOWER BYTE GET SECTOR
6150 043042 112766 000000 000001 MOVB #0, 1(SP) ; GET TRACK IN HIGHER BYTE
6151 043050 012677 151706 MOV (SP)+, @#RH DST ; TRACK/SECTOR IN RHDST
6152 043054 012777 010000 151704 MOV #FMT22, @#RHOF ; 16 BITS PER WORD
6153 ; ECC CORRECTION NOT INHIBIT
6154 ; BECAUSE ECC IS NOT GOING
6155 ; TO BE CHECKED
6156 043062 005077 151702 CLR @#RHCA ; CYLINDER 0
6157 043100 013711 015176 MOV @#REFOR, @#R1 ; READ HEADER AND DATA=72
6158 043104 005037 015124 CLR @#ERFLG$ ; CLEAR ERROR FLAG
6159 043110 004737 052510 JSR PC, @#COMHD ; READ HEADER AND DATA
6160 ; IF THERE ARE READ ERRORS THEN
6161 ; ECC WILL NOT BE CHECKED
6162
6163
6164 ; *IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
6165 ; *FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
6166 ; *FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
6167 ; *SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
6168 ; *DETECTED
6169 ; *HEADER AND DATA ARE TO BE CHECKED.
6170 ; *IN CHECKING READ DATA THE WRITE FROM BUFFER
6171 ; *"WRFROM" IS FILLED WITH EXPECTED DATA AND
6172 ; *COMPARISONS ARE MADE
6173
6174 043114 005737 015124 TST @#ERFLG$ ; ANY ERRORS ALREADY THERE
6175 043122 004737 045464 JSR PC, @#PUTREG ; SAVE REGISTERS
6176 043126 022737 100000 015034 CMP #DCK, @#ER1 ; ONLY DATA CHECK ERROR SHOULD BE SET
6177 043134 001401 BEQ 6$ ; BRANCH IF YES
6178 043136 104032 ERROR 32 ; 32 BIT ECC REGISTER SHOULD BE NON
6179 ; ZERO
6180 ; ONLY 11 OF THE 32 BITS CAN BE SEEN
6181 ; IN THE PATERN REGISTER
6182 ; DCK SHOULD BE SET IN RHER1
6183 043140 013746 050460 6$: MOV @#GECC1, -(SP) ; GET PATTERN REGISTER
6184 043144 042716 174000 BIC #174000, (SP) ; KEEP ONLY 11 BITS
6185 043150 022637 015064 CMP (SP)+, @#EC2 ; COMPARE PATTERN REGISTER
6186 043154 001401 BEQ 7$ ; BRANCH IF GOOD
6187 043156 104032 ERROR 32 ; 11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
6188
6189 043160 004037 051102 7$: JSR RO, @#ECORP ; GO TO ECC CORRECTION PROCESS
6190 043164 000000 8$: .WORD ; EXPECTED POSITION REG. WHEN CORRECTION
6191 ; IS COMPLETE

```

```

6192
6193
6194
6195 043166 004737 045464 JSR PC, @PUTREG ;SAVE REGISTERS
6196 043172 022737 100100 015034 CMP @DCK!ECH, @MER1 ;WITH ERRORS INSERTED IN BIT POSITION 21
6197 ;THRU 32 HARD ERROR BIT SHOULD SET
6198 043200 001401 BEQ 9$ ;BRANCH IF GOOD
6199 043202 104036 ERROR 36 ;WITH ERROR INSERTED IN BIT POSITION 21 THRU
6200 ;32 HCE SHOULD SET
6201
6202
6203
6204 043204 9$:
6205 043216 012700 015220 MOV @WRFROM, R0 ;GETTING READY TO FILL EXPECTED DATA
6206 043222 012720 010000 MOV @0!FMT22, (R0)+ ;CYLINDER 0
6207 043226 112746 000000 MOV @0, -(SP) ;IN LOWER BYTE GET SECTOR
6208 043232 112766 000000 000001 MOV @0, 1(SP) ;GET TRACK IN HIGHER BYTE
6209 043240 012620 MOV (SP)+, (R0)+ ;GET TRACK/SECTOR IN BUFFER
6210 043242 012720 000000 MOV @0, (R0)+ ;KEY1 IN BUFFER
6211 043246 012720 000000 MOV @0, (R0)+ ;KEY2 IN BUFFER
6212 043252 012701 000400 MOV @256, R1 ;DATA WORD COUNTER
6213 043256 012702 052525 MOV @52525, R2 ;DATA
6214 043262 010220 3$: MOV R2, (R0)+ ;DATA INTO BUFFER
6215 043264 005301 DEC R1 ;COUNT
6216 043266 001375 BNE 3$ ;BRANCH IF 256 NOT DONE
6217
6218 ;*ONLY GOOD DATA HAS BEEN PUT IN 'WRFROM'
6219 ;*NOW THE INSERTED ERROR WILL BE PUT IN
6220
6221 043270 012737 152652 015274 MOV @152652, @WRFROM+54; INSERT ERROR IN POSITION 296 THRU 304
6222 ;IN WORD NUMBER 19 IN DATA
6223 043276 012737 052532 015276 MOV @52532, @WRFROM+56; INSERT ERROR IN POSITION 305 THRU 308
6224 ;IN WORD NUMBER 20 IN DATA
6225
6226 043304 004737 045464 JSR PC, @PUTREG ;SAVE REGISTERS
6227 043310 005037 015124 CLR @MERFLG$ ;CLEAR ERROR FLAG
6228
6229
6230 ;*NOW READ DATA BUFFER WILL BE CHECKED
6231
6232 043314 004037 046660 JSR R0, @COMPAR ;CHECK
6233 043320 015220 WRFROM ;GOOD BUFFER
6234 043322 016264 REINTO ;TEST BUFFER
6235 043324 000404 4+256. ;NUMBER OF WORDS CHECKED
6236 043326 043334 4$ ;RETURN POINT FOR ERROR HEADER
6237 043330 043340 5$ ;RETURN POINT FOR ERROR DATA
6238 043334 104004 4$: ERROR 4 ;READ NEXT ERROR
6239 043336 000207 RTS PC ;RETURN TO "COMPAR"
6240 043340 104005 5$: ERROR 5 ;WORD NOS 1 TO 4 ARE
6241 ;HEADER WORDS
6242 ;5 TO 260 ARE DATA WORDS
6243 043342 000207 RTS PC ;RETURN TO "COMPAR"
6244

```

```

6245
6246 043346 012706 001000      MOV      #STACK,SP      ;RESET STACK
6247
6248
6249
6250      ;*SETUP FOR WHAT IS TO BE REWD
6251      ;*HEADER CRC IS RESTORED FROM A SUBROUTINE
6252
6253 043360 012746 052525      MOV      #52525 -(SP)   ;DATA TO BE READ
6254 043364 012705 000400      MOV      #256.,R5      ;COUNTER
6255 043370 012700 054566      MOV      #DISK,R0      ;START OF SIMULATED DISK DATA
6256 043374 011620 15:      MOV      (SP),(R0)+    ;MOVE IN DATA ON TO SIMULATED DISK
6257 043376 005305      DEC      R5            ;COUNT
6258 043400 001375      BNE     1$            ;BRANCH IF 256 NOT COMPLETE
6259 043402 005726      TST     (SP)+        ;UNDO -(SP)
6260 043404 022020      CMP     (R0)+,(R0)+  ;JUMP OVER THE TWO ECC WORDS
6261 043406 012705 000017      MOV      #15.,R5      ;1 DATA GAP
6262      ;14 TOLERANCE GAP
6263 043412 005020 2$:      CLR     (R0)+        ;CLEAR DATA GAP, AND
6264 043414 005305      DEC     R5            ;TOLERANCE GAP
6265 043416 001375      BNE     2$            ;BRANCH IF NOT COMPLETE
6266
6267
6268 043420 004737 051254      JSR     PC,@#FILLEC   ;INSERT THE TWO ECC WORDS ON THE DISK
6269      ;IN THE CORRECT PLACE
6270
6271      ;*THESE ARE FOR ECC TEST ONLY
6272
6273 043424 012737 177777 015142      MOV      #-1,@#TSECC   ;THIS IS AN ECC TEST
6274 043432 005037 050472      CLR     @#POSITI     ;CLEAR ERROR POSITION COUNTER
6275 043436 013737 050466 050470      MOV      @#NCODE,@#NCOUNT ;TEMPORARY N-CODE COUNTER
6276 043444 013737 050474 050502      MOV      @#HARDER,@#HADTMP ;TEMPORARY HARD ERROR COUNTER
6277 043452 005037 050460      CLR     @#GECC1     ;ECC LOW ORDER TO BE GENERATED
6278 043456 005037 050462      CLR     @#GECC2     ;ECC HIGH ORDER TO BE GENERATED
6279 043462 005037 050476      CLR     @#DATENV    ;CLEAR DATA ENVELOPE CLOCK COUNT
6280 043466 005037 050500      CLR     @#ZCODE     ;CLEAR LEADING ZEROS CLOCK COUNT
6281
6282
6283      ;*THESE ARE TO SETUP FOR DISKLESS USE ONLY
6284
6285 043472 012737 010000 052650      MOV      #FMT22,@#CYL ;16 BITS PER WORD
6286      ;CYLINDER 0, FORMAT 16 BITS
6287 043500 112737 000000 052653      MOV     #0,@#SECOTR+1 ;TRACK 0
6288 043506 112737 000000 052652      MOV     #0,@#SECOTR  ;SECTOR 0
6289 043514 012737 000000 052654      MOV     #0,@#KEY1    ;KEY1=0
6290 043522 012737 000000 052656      MOV     #0,@#KEY2    ;KEY2=0
6291 043530 012737 000400 052730      MOV     #256.,@#DAWORD ;NO. OF DATA WORDS
6292 043536 005037 052660      CLR     @#X          ;THIS IS A READ COMMAND
6293 043542 004537 047172      JSR     R5,@#CRC     ;GO TO CALCULATE CRC
6294 043546 052650      CYL
6295 043550 054550      WCRC
6296
6297
6298      ;*THIS IS TO INSERT ERROR
6299      ;*THE DISK DATA IS IN LOCATION STARTING FROM 'DISK'
6300      ;*THE POSITION OF THE ERROR CAN BE CHANGED BY CHANGING

```

```

6301                                     : *THIS MOVE
6302
6303 043552 012737 152525 054570      MOV      #152525, @#DISK+2      ; FORCE ERROR ON BIT NUMBER 32
6304 043560 012737 152525 055564      MOV      #152525, @#DISK+255. #2 ; FORCE ERROR IN BIT 4096
6305 043566 012737 010040 043742      MOV      #4128., @#8$          ; INSERT POSITION REG.
6306
6307
6308                                     : *THESE ARE REGULAR SETUPS
6309
6310 043574 004737 045764                JSR      PC, @#CLDISK          ; SETUP GENERAL REGISTERS
6311 043600 012777 177374 151142      MOV      #-256.-4., @#RHW     ; 256. DATA 4 HEADER WORDS
6312 043606 012777 016264 151136      MOV      @#REINTO, @#RMB     ; STARTING ADDRESS OF READ BUFFER
6313 043614 112746 000000                MOV      #0, -(SP)           ; IN LOWER BYTE GET SECTOR
6314 043620 112766 000000 000001      MOV      #0, 1(SP)          ; GET TRACK IN HIGHER BYTE
6315 043626 012677 151130                MOV      (SP)+, @#RHDST      ; TRACK/SECTOR IN RHDST
6316 043632 012777 010000 151126      MOV      @#FMT22, @#RHF     ; 16 BITS PER WORD
6317                                     ; ECC CORRECTION NOT INHIBIT
6318                                     ; BECAUSE ECC IS NOT GOING
6319                                     ; TO BE CHECKED
6320 043640 005077 151124                CLR      @#RHC              ; CYLINDER 0
6321
6322
6323 043656 013711 015176                MOV      @#REFOR, @#R1       ; READ HEADER AND DATA=72
6324 043662 005037 015124                CLR      @#ERFLG$           ; CLEAR ERROR FLAG
6325 043666 004737 052510                JSR      PC, @#COMHD         ; READ HEADER AND DATA
6326                                     ; IF THERE ARE READ ERRORS THEN
6327                                     ; ECC WILL NOT BE CHECKED
6328
6329
6330                                     : *IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
6331                                     : *FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP,
6332                                     : *FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
6333                                     : *SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
6334                                     : *DETECTED
6335                                     : *HEADER AND DATA ARE TO BE CHECKED.
6336                                     : *IN CHECKING READ DATA THE WRITE FROM BUFFER
6337                                     : *"WRFROM" IS FILLED WITH EXPECTED DATA AND
6338                                     : *COMPARISONS ARE MADE
6339
6340 043672 005737 015124                TST      @#ERFLG$           ; ANY ERRORS ALREADY THERE
6341 043700 004737 045464                JSR      PC, @#PUTREG        ; SAVE REGISTERS
6342 043704 022737 100000 015034      CMP      @#DCK, @#RER1      ; ONLY DATA CHECK ERROR SHOULD BE SET
6343 043712 001401                        BEQ      6$                 ; BRANCH IF YES
6344 043714 104032                        ERROR   32                  ; 32 BIT ECC REGISTER SHOULD BE NON
6345                                     ; ZERO
6346                                     ; ONLY 11 OF THE 32 BITS CAN BE SEEN
6347                                     ; IN THE PATERN REGISTER
6348                                     ; DCK SHOULD BE SET IN RHER1
6349 043716 013746 050460 6$:          MOV      @#GECC1, -(SP)      ; GET PATTERN REGISTER
6350 043722 042716 174000                BIC      #174000, (SP)      ; KEEP ONLY 11 BITS
6351 043726 022637 015064                CMP      (SP)+, @#EC2       ; COMPARE PATTERN REGISTER
6352 043732 001401                        BEQ      7$                 ; BRANCH IF GOOD
6353 043734 104032                        ERROR   32                  ; 11 BITS OF THE 32 BIT ECC REGISTER INCORRECT
6354
6355 043736 004037 051102 7$:          JSR      RD, @#ECORR        ; GO TO ECC CORRECTION PROCESS
6356 043742 000000 8$:          .WORD  ; EXPECTED POSITION REG. WHEN CORRECTION

```



```

6357                                     ; IS COMPLETE
6358
6359
6360
6361 043744 004737 045464                JSR    PC, @#PUTREG      ; SAVE REGISTERS
6362 043750 022737 100100 015034        CMP    #DCK!ECH, @#ER1  ; WITH ERRORS INSERTED IN BIT POSITION 32
6363                                     ; AND 4096 HARD ERROR BIT SHOULD SET
6364 043756 001401                        BEQ    9$                ; BRANCH IF GOOD
6365 043760 104036                        ERROR  36                ; WITH ERROR INSERTED IN BIT POSITION 21 THRU
6366                                     ; 32 HCE SHOULD SET
6367
6368
6369
6370
6371 043762                                9$:
6372 043774 012700 015220                MOV    #WRFROM, R0      ; GETTING READY TO FILL EXPECTED DATA
6373 044000 012720 010000                MOV    #0!FMT22, (R0)+ ; CYLINDER 0
6374 044004 112746 000000                MOV    #0, -(SP)       ; IN LOWER BYTE GET SECTOR
6375 044010 112766 000000 000001        MOV    #0, 1(SP)       ; GET TRACK IN HIGHER BYTE
6376 044016 012620                        MOV    (SP)+, (R0)+    ; GET TRACK/SECTOR IN BUFFER
6377 044020 012720 000000                MOV    #0, (R0)+      ; KEY1 IN BUFFER
6378 044024 012720 000000                MOV    #0, (R0)+      ; KEY2 IN BUFFER
6379 044030 012701 000400                MOV    #256, R1        ; DATA WORD COUNTER
6380 044034 012702 052525                MOV    #52525, R2     ; DATA
6381 044040 010220 3$:                  MOV    R2, (R0)+      ; DATA INTO BUFFER
6382 044042 005301                        DEC    R1               ; COUNT
6383 044044 001375                        BNE    3$              ; BRANCH IF 256 NOT DONE
6384
6385                                     ; *ONLY GOOD DATA HAS BEEN PUT IN 'WRFROM'
6386                                     ; *NOW THE INSERTED ERROR WILL BE PUT IN
6387
6388 044046 012737 152525 015232        MOV    #152525, @#WRFROM+(5*2) ; INSERTED ERROR IN BIT 32
6389 044054 012737 152525 016226        MOV    #152525, @#WRFROM+(259*2) ; INSERT ERROR IN BIT 4096
6390
6391 044062 005037 015124                CLR    @#ERFLG$        ; CLEAR ERROR FLAG
6392 044066 004737 045464                JSR    PC, @#PUTREG    ; SAVE REGISTERS
6393
6394                                     ; *NOW READ DATA BUFFER WILL BE CHECKED
6395
6396 044072 004037 046660                JSR    RD, @#COMPAR    ; CHECK
6397 044076 015220                        WRFROM                  ; GOOD BUFFER (CHANGED)
6398 044100 016264                        REINTO                  ; TEST BUFFER
6399 044102 000404                        4+256.                  ; NUMBER OF WORDS CHECKED
6400 044104 044112                        4$                       ; RETURN POINT FOR ERROR HEADER
6401 044106 044116                        5$                       ; RETURN POINT FOR ERROR DATA
6402 044112 104004                        4$:                      ERROR  4                ; READ NEXT ERROR
6403 044114 000207                        RTS    PC                ; RETURN TO "COMPAR"
6404 044116 104005                        5$:                      ERROR  5                ; WORD NOS 1 TO 4 ARE
6405                                     ; HEADER WORDS
6406                                     ; 5 TO 256 ARE DATA WORDS
6407 044120 000207                        RTS    PC                ; RETURN TO "COMPAR"

```

.SBTTL CURSORY INTERRUPT LOGIC TESTS

```

6408
6409
6410
6411
6412
6413 044132 012706 0C1000      MOV      #STACK,SP      ;RESET STACK
6414
6415 044136 004737 045764      JSR      PC,@#CLDISK    ;CLEAR DISK
6416 044142 013700 014744      MOV      @#APVEC,RO     ;GET VECTOR ADDRESS
6417 044146 012720 044214      MOV      @RPTRP1,(RO)+  ;SET INTERRUPT VECTOR
6418 044152 012710 000340      MOV      #340,(RO)     ;SET SERVICE ROUTINE PRIORITY
6419 044156 012737 000200      MOV      #200,PS       ;SET PROCESSOR PRIORITY
6420 044164 012711 000300      MOV      @RDY!IE,@R1    ;RDY, IE IN RHSC1 SHOULD CAUSE INTERRUPT
6421 044170 013737 046334      MOV      @TIMCNT,@#STMP1;COUNTER
6422 044176 005337 001200      MOV      @#STMP1       ;WAIT FOR INTERRUPT
6423 044202 001375      15:      DEC      @#STMP1       ;BRANCH IF NOT ZERO
6424
6425
6426
6427
6428 044204 004737 045464      JSR      PC,@#PUTREG    ;SAVE REGISTERS
6429 044210 104021      ERROR    21           ;INTERRUPT DID NOT OCCUR
6430
6431
6432 044214 022626      RPTRP1: CMP      (SP)+,(SP)+ ;RESTORE STACK
6433 044216 004737 045464      JSR      PC,@#PUTREG    ;SAVE REGISTERS
6434 044222 022737 004200      CMP      @DVA!RDY,@#CS1; 'IE' SHOULD BE LOW
6435 044232 104021      015032 ERROR    21           ;INTERRUPT OCCURRED BUT
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500

```

```

6435
6436
6437
6438 044244 012706 001000      MOV      #STACK,SP      ;RESET STACK
6439
6440 044250 004737 045764      JSR      PC,@#CLDISK    ;CLEAR DISK
6441 044254 013700 014744      MOV      @#RPTVEC,RO    ;GET VECTOR ADDRESS
6442 044260 012720 044320      MOV      @#RTRP2,(RO)+  ;SET INTERRUPT VECTOR
6443 044264 012710 000340      MOV      #340,(RO)     ;SET SERVICE ROUTINE PRIORITY
6444 044270 012737 000240      MOV      #240,PS       ;SET PROCESSOR PRIORITY
6445 044276 012711 000300      MOV      @#RDY!IE,@R1  ;RDY, IE IN RMSC1 SHOULD CAUSE INTERRUPT
6446 044302 013737 046334      MOV      @#TIMCNT,@#STMP1 ;COUNTER
6447 044310 005337 001200      DEC     @#STMP1        ;WAIT FOR INTERRUPT
6448 044314 001375      BNE     1$            ;BRANCH IF NOT ZERO
6449
6450
6451
6452 044320 022626      RPTRP2: CMP      (SP)+,(SP)+ ;RESTORE STACK
6453 044322 004737 045464      JSR      PC,@#PUTREG    ;SAVE REGISTERS
6454 044326 104021      ERRCR   21            ;INTERRUPT OCCURRED WITH
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500

```

6461	044340	004737	045764		JSR	PC, @CLDISK	
6462							
6463	044344	012737	000000	177776	MOV	#0, PS	; REINSTATE PS TO 0
6464	044432	013746	015112		MOV	@UNIT, -(SP)	; GET READY TO TYPE UNIT NUMBER
6465	044436	104405			TYPDS		
6466	044452	013746	001112		MOV	@SERTTL, -(SP)	; GET READY TO TYPE NUMBER OF ERRORS
6467	044456	104405			TYPDS		
6468	044460	005037	001112		CLR	@SERTTL	; CLEAR TOTAL NUMBER OF ERRORS
6469	044464	005037	001102		CLR	@STSTNM	; CLEAR TEST NUMBER
6470	044470	005737	015120		TST	@SELECT	; STARTING FROM 200 ?
6471	044474	001413			BEQ	3\$; TEST NEXT DRIVE IF 50
6472							
6473	044476	005237	001100		INC	@SPASS	; INCREASE PASS COUNT
6474	044502	104401	044665		TYPE	@SENDMG	; TYPE END PASS #
6475	044506	013746	001100		MOV	@SPASS, -(SP)	
6476	044512	104405			TYPDS		
6477	044514	104401	044662		TYPE	@SENULL	
6478	044520	000137	022636		JMP	@TSTS	; CONTINUE TESTING THIS DRIVE -----
6479							
6480	044524	005337	015114	3\$:	DEC	@NOUNITS	; NO. OF UNITS PRESENT DECREMENTED
6481	044530	001412			BEQ	@EOP	; BRANCH IF ALL DRIVES COMPLETE
6482	044532	013700	015112		MOV	@UNIT, R0	; UNIT UNDER TEST
6483	044536	012701	015072		MOV	@UNITS, R1	; TABLE
6484	044542	022100		1\$:	CMP	(R1)+, R0	; IS THIS UNIT JUST TESTED
6485	044544	001401			BEQ	2\$; BRANCH IF YES
6486	044546	000775			BR	1\$; BRANCH IF NO
6487	044550	011137	015112	2\$:	MOV	(R1), @UNIT	; THIS IS NEXT UNIT
6488	044554	000137	022636		JMP	@TSTS	; TEST NEXT DRIVE -----

.SBTTL
.SBTTL ***SUBROUTINES***
.SBTTL

6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544

```

; *HERE IS A DETAILED EXPLANATION OF HOW THE LOOP ON ERROR WORKS.
; *ON HITTING AN ERROR IF THE LOOP ON ERROR SWITCH IS SET, THE
; *PROGRAM GOES BACK - USUALLY BACK TO THE BEGINNING OF THE TEST.

; *WHEN THIS OPERATOR SELECTABLE SCOPE LOOP IS USED THEN THE POINT
; *THE PROGRAM GOES BACK TO CAN BE CHANGED.
; *THE RESTRICTIONS TO THE POINT WHERE THE PROGRAM CAN GO ARE: -
; *1. IT MUST BE WITHIN THE TEST UNDER CONSIDERATION
; *2. LOOP ON ERROR SWITCH MUST BE SET
; *3. THE ERROR MUST OCCUR WITHIN THE TEST UNDER CONSIDERATION
; *IF THE ERROR DOES NOT OCCUR WITHIN THE TEST UNDER CONSIDERATION
; *THE PROGRAM WILL REVERT TO NORMAL OPERATION. HOWEVER, IF LOOP ON
; *TEST SWITCH IS SET AND THIS OPERATOR SELECTABLE SCOPE LOOP IS USED
; *THEN THE PROGRAM WILL LOOP BACK TO THE SELECTED POINT WHEN IT
; *COMES TO THE END OF THE TEST UNDER CONSIDERATION.
; *
; *AFTER LOOPING FOR SOME TIME IF THE LOOP SWITCH IS PUT DOWN THEN
; *NORMAL OPERATION WILL CONTINUE.
    
```

```

TESTAD: 0 ;FIRST ADDRESS OF TEST

OPERSEL:
    CLR PS ;MAKE PROCESSOR STATUS ZERO
    MOV @#TSTNM, -(SP) ;GET READY TO TYPE TEST
    TYPOC ;NUMBER
    MOV @#SLPERR, -(SP) ;GET READY TO TYPE LOOP BACK PC
    TYPOC
    TYPE , $CRLF
    RDOCT
    ADD #2, (SP) ;GET LPADR
    MOV (SP)+, @#SLPADR
    RDOCT
    MOV (SP)+, @#SLPERR ;GET LPERR
    MOV @#SLPADR, -(SP)
    ; THIS CLEARS UP GARBAGE
    CLR @#NOSYNC ; CLEAR FLAG FOR HEADER ERROR COMMANDS
    CLR @#TSECC ; CLEAR FLAG FOR ECC TEST
    ; WHEN =177777 IT IS AN ECC TEST
    ; WHEN =0 IT IS NOT AN ECC TEST

    CLR @#TSECCG ;EVEN IN AN ECC TEST EVERY CLOCK
    ; IS NOT TO GENERATE ECC
    
```

```

044702 000000
044704 005037 177776
044760 013746 017330
044764 104402
045024 013746 001110
045030 104402
045032 104401 001223
045242 104412
045244 062716 000002
045250 012637 001106
045430 104412
045432 012637 001110
045436 013746 001106
045442 005037 052764
045446 005037 015142
045452 005037 050464
    
```

N12

CZRJH80.RP04/5/6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 157
END OF PASS ROUTINE

SEQ 0156

6545
6546
6547 045456 005037 015144
6548 045462 000002

CLR 0#TESDTE
RTI

;IF =177777 GENERATE ECC
;IF =0 DO NOT GENERATE ECC
,DRIVE TIMING ERROR TEST

6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567

045464
045472 012700 014750
045476 012701 015024
045502 012702 000023
045506 013021
045510 005302
045512 001375
045522 000207

.SBTTL SAVE REGISTERS ROUTINE

; THIS SAVES THE CONTENTS OF ALL HARDWARE REGISTERS
; IN MEMORY LOCATIONS TAGED FROM "WC" TO "EC2"

; THIS IS DONE SO THAT COMPARES ARE DONE WITH SAVED LOCATIONS
; AND NOT THE REGISTERS THEMSELVES. THIS WILL MAKE
; ERROR PRINTOUTS FOR GOOD AND BAD DATA ALWAYS DIFFRENT

PUTREG:

MOV #RHC, R0 ; STARTING ADDRESS OF REG
MOV #WC, R1 ; STARTING ADDRESS OF SAVE LOCATIONS
MOV #RHC-RHC+2/2, R2 ; NUMBER OF REG. INTO R2
10\$: MOV 2(R0)+, (R1)+ ; SAVE HARDWARE REG.
DEC R2
BNE 10\$
RTS PC

```

6568
6569          .SBTTL  FLOAT 1 AND 0
6570
6571          ;*FLOAT A ONE AND A ZERO THRU A DESIGNATED REGISTER
6572          ;*ABSOLUTE ADDRESS OF REG. UNDER TEST IS IN R4
6573
6574 045524 000000      MASK: 0          ;BITS UNDER TEST
6575 045526 000000      LERR: 0         ;ERROR HLT ADDRESS
6576 045530 000000      REGADR: 0
6577
6578 045532 012537 045524  BITST: MOV      (R5)+,  MASK      ;FETCH DATA MASK
6579 045536 012504          MOV      (R5)+,  R4        ;GET ADDRESS OF REG. UNDER TEST
6580 045540 010437 045530          MOV      R4,    REGADR
6581 045544 010537 045526          MOV      R5,    LERR      ;GET ERROR RETURN ADDR.
6582 045550 062705 000004          ADD      #4,    R5        ;MODIFY RETURN ADDR. TO JUMP OVER RTS
6583 045554 012703 000001          MOV      #1,    R3        ;INITIALIZE DATA PATTERN
6584 045560 004737 045602  BLT1: JSR      PC,    BLT2      ;OUTPUT FLOATING ZERO
6585 045564 004737 045602          JSR      PC,    BLT2      ;OUTPUT FLOATING ONE
6586 045570 000241          CLC
6587 045572 006103          ROL      R3          ;SHIFT PATTERN
6588 045574 005703          TST      R3
6589 045576 001370          BNE      BLT1      ;BRANCH IF NOT COMPLETE
6590 045600 000205          RTS
6591 045602 005103 045612 045744  BLT2: COM      R3          ;COMPLEMENT PATTERN
6592 045604 012737 001124          MOV      #BLT3, @#LAD      ;SET SCOPE LOOP
6593 045612 010337 001124          MOV      R3, @#SGDDAT      ;STORE GOOD DATA
6594 045616 005137 045524          COM      @#MASK          ;AND MASK WITH PATTERN
6595 045620 043737 045524 001124  BIC      @#MASK, @#SGDDAT  ;CLEAR THE REST
6596 045624 005137 045524          COM      @#MASK          ;RESTORE MASK
6597 045634 013714 001124          MOV      @#SGDDAT, (R4)    ;OUTPUT TO REGISTER
6598 045640 011437 001126          MOV      (R4), @#SBDDAT   ;INPUT FROM REGISTER
6599 045644 005137 045524          COM      @#MASK
6600 045650 043737 045524 001126  BIC      @#MASK, @#SBDDAT  ;AND MASK OUT RECEIVED DATA
6601 045656 005137 045524          COM      @#MASK          ;RESTORE MASK
6602 045662 023737 001124 001126  CMP      @#SGDDAT, @#SBDDAT ;IS DATA CORRECT
6603 045670 001403          BEQ      IS
6604 045672 004777 177630          JSR      PC,    @LERR      ;GO TO REPORT ERROR
6605 045676 104413          SCOPI
6606 04570C 000207          RTS      PC

```


6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634

045702
045710 012001
045712 012002
045714 012003
045716 160102
045720 062702 000002
045724 010321
045726 005302
045730 005302
045732 001374
045742 000270

```
.SBTTL CLEAR MEMORY ROUTINE

:* THIS CLEARS ANY BLOCK OF MEMORY
:* FILLING IT WITH ANY DATA
:*
:* CALL
:* JSR      RO,CLAREA
:* X
:* Y
:* Z
:*
:*R1 WILL HAVE STARTING ADDRESS OF BLOCK TO BE FILLED
:*R2 AFTER SUBTRACTION WILL HAVE TWICE NUMBER OF LOCATIONS
:*R3 WILL HAVE DATA TO BE FILLED
:*TO AVOID DIVIDE ROUTINE TWO DECREMENT R2 WILL BE USED

CLAREA:  MOV      (RO)+,R1      ;FROM
        MOV      (RO)+,R2      ;TO
        MOV      (RO)+,R3      ;DATA
        SUB      R1,R2        ;NO. OF LOCATIONS MINUS TWO
        ADD      #2,R2        ;GET TWICE NO OF LOCATIONS
IS:      MOV      R3,(R1)+     ;MOVE IN DATA
        DEC      R2
        DEC      R2
        BNE     IS           ;BRANCH IF NOT COMPLETE
        RTS      RO          ;RETURN
```

```

6635          .SBTTL  LOCAL TRAPS
6636 045744 000000  LAD: 0
6637
6638 045746 032777 001000 133164 T.SCOPI: BIT  #SW09, @SWR
6639 045754 001402          BEQ  1$
6640 045756 013716 045744          MOV  @#LAD, (SP)
6641 045762 000002          1$: RTI
6642
6643          ;*EXAMPLE OF THE USE OF THE ABOVE
6644          ;*THIS WILL LOOP BETWEEN X: AND SCOP1 PROVIDED THERE IS NO "NEWTST"
6645          ;*MOV  #X, @#LAD
6646          ;*X:  --- ---
6647          ;*    --- ---
6648          ;*    --- ---
6649          ;*    SCOP1
6650
6651          .SBTTL  CLEAR DISK ROUTINE
6652
6653          CLDISK: MOV  @#RHCS1,R1      ;R1 WILL BE CONTROL AND STATUS1
6654 045764 013701 014756          MOV  @#RHCS2,R2      ;R2 WILL BE CONTROL AND STATUS2
6655 045770 013702 014754          MOV  @#RHDS1,R3      ;R3 WILL BE DISK STATUS REGISTER1
6656 045774 013703 015000          MOV  @#RHER1,R4      ;R4 WILL BE ERROR REGISTER #1
6657 046000 013704 014760
6658
6659 046004 012712 000040          MOV  #CLR,@R2      ;CLEAR ALL REG.
6660 046010 013712 015112          MOV  @#UNIT,@R2    ;REINSTATE UNIT NO.
6661 046014 005011          CLR  @R1           ;CLEAR FUNCTION BITS
6662 046016 000207          RTS  PC
6663

```

```

6664
6665          .SBTTL  CHECK DISK STATUS ROUTINES
6666
6667          ;*THIS CHECKS THAT DEVICE AVAILABLE (DVA) AND READY (RDY) IN RHCS1 = 1
6668          ;*AND CHECKS THAT DEVICE PRESENT (DPR), DEVICE READY (DRY) IN RHDS1 = 1
6669          ;*IT ALSO CHECKS THAT ALL OTHER BITS IN THESE REGISTERS = 0
6670
6671
6672 046020 011637 015132 CHECKT: MOV      (SP),2#PCJSR    ;SAVE PC OF JSR+4
6673 046024 162737 000004 015132 SUB      #4,2#PCJSR    ;GET PC OF JSR
6674 046032 004737 045464 JSR      PC,2#PUTREG  ;SAVE REGISTERS
6675 046036 022737 004200 015032 CMP      #DVA!RDY,2#CS1 ;RHCS1 SHOULD HAVE DEVICE AVAILABLE
6676                                     ;AND BE READY
6677 046044 001423 BEQ      3$          ;BRANCH IF GOOD TO RHDS1 CHECK
6678
6679 046046 032737 004000 015032 BIT      #DVA,2#CS1    ;BAD SO TEST DEVICE AVAILABLE
6680 046054 001004 BNE      1$          ;TEST READY IF DVA THERE
6681 046056 010137 001122 MOV      R1,2#$BDADR  ;ADDRESS OF BAD REGISTER (RHCS1)
6682 046062 104026 ERROR   26          ;RHCS1 DID NOT HAVE DEVICE
6683                                     ;AVAILABLE AT START OF TEST
6684 046064 000413 BR       3$          ;BRANCH TO RHDS1 CHECK
6685
6686 046066 032737 000200 015032 1$: BIT      #RDY,2#CS1    ;TEST READY
6687 046074 001003 BNE      2$          ;IF RDY THERE BRANCH
6688 046076 010137 001122 MOV      R1,2#$BDADR  ;ADDRESS OF BAD REGISTER (RHCS1)
6689 046102 104026 ERROR   26          ;RHCS1 DID NOT HAVE READY
6690                                     ;AT THE START OF TEST
6691 046104 000403 BR       3$          ;BRANCH TO NEXT COMPARE
6692 046106 010137 001122 MOV      R1,2#$BDADR  ;ADDRESS OF BAD REGISTER (RHCS1)
6693 046112 104026 ERROR   26          ;RHCS1 HAD SOME BITS OTHER
6694                                     ;THAN DVA AND RDY SET
6695                                     ;ALL OTHER BITS SHOULD BE 0
6696                                     ;AT START OF TEST
6697
6698 046114 013746 015054 3$: MOV      2#DS1, -(SP)    ;GET RHDS1
6699 046120 042716 001100 BIC      #VV!PRG,(SP) ;CLEAR VV AND PROGRAMABLE BIT
6700 046124 022726 000600 CMP      #DPR!DRY,(SP)+ ;RHDS1 SHOULD HAVE THESE SET
6701 046130 001424 BEQ      8$          ;RETURN TO TEST IF GOOD
6702
6703 046132 032737 000400 015054 4$: BIT      #DPR,2#DS1    ;BAD SO TEST DRIVE PRESENT
6704 046140 001004 BNE      5$          ;CHECK DRY IF GOOD
6705 046142 010337 001122 MOV      R3,2#$BDADR  ;ADDRESS OF BAD REGISTER (RHDS1)
6706 046146 104026 ERROR   26          ;RHDS1 DOES NOT HAVE DPR
6707 046150 000413 BR       7$          ;BRANCH OUT
6708 046152 032737 000200 015054 5$: BIT      #DRY,2#DS1    ;TEST DRIVE READY
6709 046160 001004 BNE      6$          ;IF DPR WAS THERE SO BRANCH
6710 046162 010337 001122 MOV      R3,2#$BDADR  ;ADDRESS OF BAD REGISTER (RHDS1)
6711 046166 104026 ERROR   26          ;RHDS1 DOES NOT HAVE DRY
6712 046170 000403 BR       7$          ;BRANCH OUT
6713 046172 010337 001122 MOV      R3,2#$BDADR  ;ADDRESS OF BAD REGISTER (RHDS1)
6714 046176 104026 ERROR   26          ;RHDS1 HAS SOME BITS OTHER
6715                                     ;THAN MOL, DRY, DPR, SET
6716                                     ;ALL OTHER BITS SHOULD BE 0
6717 046200 000207 7$: RTS      PC          ;RETURN TO TEST AND HALT - FATAL ERROR
6718
6719 046202 062716 000006 8$: ADD      #6,(SP)    ;ADJUST STACK PTR TO GET OVER HALT IN TEST
    
```

```

6720 046206 000207          RTS      PC          ;RETURN TO TEST AND CONTINUE TESTING
6721
6722
6723
6724
6725
6726
6727 046210 011637 015132  CHECKE: MOV      (SP),2(PCJSR  ;SAVE PC OF JSR+4
6728 046214 162737 000004 015132  SUB      #4,2(PCJSR  ;GET PC OF JSR
6729 046222 004737 045464  JSR      PC,2(PTREG  ;SAVE REGISTERS
6730 046226 032737 000200 015032  BIT      #RDY,2(CS1  ;RHCS1 SHOULD HAVE DEVICE AVAILABLE
6731
6732 046234 001004          BNE      1$        ;AND BE READY
6733 046236 010137 001122          MOV      R1,2($BDADR ;BRANCH IF GOOD
6734 046242 104026          ERROR   26        ;FAILING REGISTER
6735
6736 046244 000427          BR       4$        ;RHCS1 IS IN ERROR
6737
6738 046246 032737 004000 015032 1$: BIT      #DVA,2(CS1  ;DOES NOT HAVE DVA, RDY
6739
6740 046254 001004          BNE      2$        ;BRANCH
6741 046256 010137 001122          MO'     R1,2($BDADR ;RHCS1 SHOULD HAVE DEVICE AVAILABLE
6742 046262 104026          ERROR   25        ;AND BE READY
6743
6744 046264 000417          BR       4$        ;BRANCH IF GOOD
6745 046266 032737 000200 015054 2$: BIT      #DRY,2(DS1  ;FAILING REGISTER
6746 046274 001004          BNE      3$        ;RHCS1 IS IN ERROR
6747 046276 010337 001122          MOV      R3,2($BDADR ;DOES NOT HAVE DVA, RDY
6748 046302 104026          ERROR   26        ;BRANCH OUT
6749 046304 000407          BR       4$        ;RHDS1 SHOULD HAVE DPR, DRY
6750 046306 032737 000400 015054 3$: BIT      #DPR,2(DS1  ;BRANCH IF THERE
6751 046314 001004          BNE      5$        ;FAILING REGISTER RHDS1
6752 046316 010337 001122          MOV      R3,2($BDADR ;RHDS1 DOES NOT HAVE DPR, DRY
6753 046322 104026          ERROR   26        ;BRANCH OUT
6754 046324 000207          RTS      PC          ;RETURN TO TEST AND HALT - FATAL ERROR
6755
6756 046326 062716 000006 5$: ADD      #6,(SP)    ;ADJUST STACK TO GET OVER HALT IN TEST
6757 046332 000207          RTS      PC          ;RETURN TO TEST AND CONTINUE TESTING
6758
6759          .SBTTL WAIT LOOP
6760          ;*
6761          ;* WAIT LOOP
6762          ;* ONE LOOP OR ONE COUNT = 5.15 MICROSEC WITH BIPOLAR MEMORY (MIN)
6763          ;* ONE LOOP OR ONE COUNT = 11.86 MICROSEC WITH CORE (MIN)
6764          ;* WITH CORE ERROR IS INDICATED AFTER ABOUT 650 MILLISEC (MIN)
6765 046334 177777          TIMCNT: 177777          ;WAITING COUNT
6766
6767 046336 010046          WAIT.T: MOV      R0, -(SP)  ;SAVE R0
6768 046340 016600 000002          MOV      2(SP),R0    ;GET ADDRESS OF REG. ADDRESS
6769 046344 010037 001204          MOV      R0,2($TMP3  ;WAT PC+2 IN $TMP3
6770 046350 162737 000002 001204          SUB      #2,2($TMP3  ;WAT PC FOR TYPEOUT
6771 046356 012037 001176          MOV      (R0)+,2($TMP0 ;WAIT REGISTER ADDRESS
6772 046362 012037 001200          MOV      (R0)+,2($TMP1 ;WAIT ON BIT
6773 046366 010066 000002          MOV      R0,2(SP)    ;RESTORE RETURN ON STACK
6774 046372 012600          MOV      (SP)+,R0    ;RESTORE R0
6775 046374 013737 046334 001202          MOV      2(TIMCNT),2($TMP2 ;TEMPORARY COUNT

```

```

6776 046402 033777 001200 132566 1S: BIT @#STMP1,@#STMP0 ;IS REQUIRED BIT THERE?
6777 046410 001021 BNE 2S ;BRANCH IF YES
6778 046412 005337 001202 DEC @#STMP2 ;COUNT
6779 046416 001371 BNE 1S ;BRANCH IF NOT TIME UP
6780 046420 013737 046334 001202 MOV @#TIMCNT,@#STMP2 ;TEMPORARY COUNT
6781 046426 033777 001200 132542 3S: BIT @#STMP1,@#STMP0 ;IS REQUIRED BIT THERE?
6782 046434 001007 BNE 2S ;BRANCH IF YES
6783 046436 005337 001202 DEC @#STMP2 ;COUNT
6784 046442 001371 BNE 3S ;BRANCH IF NOT TIME UP
6785 046444 017737 132526 001126 MOV @#STMP0,@#SBDDAT ;REGISTER CONTENTS
6786 046452 104016 ERROR 16 ;WAITED ON BIT FAILED TO SET
6787 046454 000002 2S: RTI

;* CALL FOR THE ABOVE WAITLOOP IS
;*
;* MOV @A,@XS ;A CONTAINS REGISTER ADDRESS
;* - - - ;HENCE XS WILL HAVE ABSOLUTE REG. ADP.
;* - - -
;* WAT
;* *XS: 0 ;ABSOLUTE REG. ADDRESS UNDER WAIT
;* .WORD 0 ;BIT WAITED FOR
;* ;CONTINUE

```

```

6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812 046456
6813 046464 012001
6814 046466 012002
6815 046470 012003
6816 046472 013122
6817 046474 005303
6818 046476 001375
6819 046506 000200
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831 046510 012737 010000 052650
6832 046516 112737 000001 052653
6833 046524 112737 000001 052652
6834 046532 005037 052654
6835 046536 005037 052656
6836 046542 012737 000044 052730
6837 046550 005037 052660
6838 046554 004537 047172
6839 046560 052650
6840 046562 054550
6841
6842
6843
6844 046564 004737 045764
6845
6846 046570 012777 177730 146152
6847 046576 012777 016264 146146
6848 046604 112746 000001
6849 046610 112766 000001 000001
6850 046616 012677 146140
6851 046622 012777 014000 146136
6852
6853
6854 046630 005077 146134
6855 046646 013711 015166
6856

```

.SBTTL SAVE ROUTINE

```

; THIS IS A SUBROUTINE TO READ & SAVE REGISTERS
; IN THE REGISTER TABLE TO ANY LOCATION
; THE CALL IS
; JSR  RO, 2#SAVFR
; FROM
; TO
; NUMBER OF WORDS SAVED

```

SAVER:

```

MOV  (RO)+, R1      ; FROM
MOV  (RO)+, R2      ; TO
MOV  (RO)+, R3      ; NUMBER
IS:  MOV  2(R1)+, (R2)+ ; SAVE REGISTER CONTENTS
DEC  R3              ; COUNT
BNE  IS              ; BRANCH IF NOT DONE
RTS  RO

```

.SBTTL WRITE CHECK ROUTINE

```

; THIS IS A SUBROUTINE TO DO WRITE CHECK HEADER AND DATA
; CYLINDER 0, TRACK 1, SECTOR 1, KEYS 0

```

; THESE ARE TO SET UP FOR DISKLESS USE ONLY

```

WRCHHD: MOV  #FMT22, 2#CYL      ; CYLINDER 0 FORMAT 16 BIT WORDS
MOV  #1, 2#SECTR+1          ; TRACK=1
MOV  #1, 2#SECTR           ; SECTOR=1
CLR  2#KEY1                 ; KEY1=0
CLR  2#KEY2                 ; KEY2=0
MOV  #36, DAWORD            ; NO OF DATA WORDS
CLR  2#X                     ; THIS IS A READ OPERATION
JSR  R5, 2#CRC              ; GO TO CALCULATE CRC
CYL  WCRG

```

; THESE ARE REGULAR SETUPS

```

JSR  PC, 2#CLDISK          ; SET UP GENERAL REGISTERS
                                ; AND CLEAR DISK REGISTERS
MOV  #-40, 2#RHWC          ; 36 DATA WORDS 4 HEADER WORDS
MOV  #REINT0, 2#RHBA      ; STARTING ADDRESS OF READ BUFFER
MOV  #1, -(SP)             ; SECTOR=1
MOV  #1, 1(SP)            ; TRACK=1 IN UPPER BYTE
MOV  (SP)+, 2#RHDST       ; TRACK=1, SECTOR=1 IN RHDST
MOV  #FMT22!ECI, 2#RHOF   ; 16 BIT WORDS
                                ; ECC CORRECTION INHIBIT BECAUSE
                                ; ECC LOGIC IS NOT CHECKED YET
CLR  2#RHCA               ; CYLINDER=0
MOV  2#WRCHHD, 2#R1       ; WRITE CHECK HEADER AND DATA=52
                                ; INTO RHCS!

```

CZRJMB0.RP04.S.6.DSKLS.CTRLR2
CZRJMB.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 166
WRITE CHECK ROUTINE

SEG 0165

6857 046652 004737 052510
6858
5959
6860 046656 000207

JSR PC,2#COMHD
PTS PC

:WRITE CHECK HEADER AND DATA
:SAME AS READ HEADER AND DATA
:RETURN TO WRITE CHECK TEST

6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872 046660
6873 046672 012001
6874 046674 012002
6875 046676 012003
6876 046700 012037 001176
6877 046704 012037 001200
6878 046710 011000
6879 046712 010304
6880 046714 005204
6881 046716 010437 052770
6882 046722 022122
6883 046724 001426
6884
6885 046726 014137 001124
6886 046732 014237 001126
6887 046736 160337 052770
6888 046742 005737 015124
6889 046746 001003
6890 046750 004777 132222
6891 046754 000402
6892 046756 004777 132216
6893 046762 022122
6894 046764 017746 132150
6895 046770 042716 177177
6896 046774 022726 000200
6897 047000 001402
6898 047002 005303
6899 047004 001344
6900 047006
6901 047020 000200

.SBTTL COMPARE ROUTINE

;*THIS IS A SUBROUTINE TO COMPARE TWO BLOCKS IN MEMORY
;*R1 HAS GOOD DATA BUFFER ADDRESS
;*R2 HAS TEST DATA BUFFER ADDRESS
;*\$TMP0 HAS ADDRESS OF RETURN ON ERROR TO PRINT HEADER
;*\$TMP1 HAS ADDRESS OF RETURN ON ERROR TO PRINT DATA
;*R3 HAS NUMBER OF WORDS TO BE COMPARED
;*R4 HAS ONE MORE THAN NUMBER OF WORDS TO BE COMPARED

COMPAR:

```

MOV (R0)+,R1 ;ADDRESS OF GOOD DATA BUFFER
MOV (R0)+,R2 ;ADDRESS OF TEST DATA BUFFER
MOV (R0)+,R3 ;NO OF WORDS TO BE COMPARED
MOV (R0)+,$TMP0 ;RETURN ON ERROR TO PRINT HEADER
MOV (R0)+,$TMP1 ;RETURN ON ERROR TO PRINT DATA
MOV (R0),R0 ;RETURN ON NO ERROR
MOV R3,R4 ;NO OF WORDS TO BE COMPARED
INC R4
1$: MOV R4,$#ERWORD ;FOR ERROR WORD NO
CMP (R1)+,(R2)+ ;COMPARE GOOD WITH TEST DATA
BEQ 3$ ;BRANCH IF GOOD

MOV -(R1),$#GDDAT ;GOOD DATA
MOV -(R2),$#BDDAT ;BAD DATA
SUB R3,$#ERWORD ;ERROR WORD NO.
TST $#ERFLGS ;ANY ERRORS ALREADY THERE
BNE 2$ ;BRANCH IF YES
JSR PC,$#TMP0 ;RETURN TO PRINT HEADER
BR 5$ ;BRANCH TO AVOID PRINTING NEXT ERROR
2$: JSR PC,$#TMP1 ;RETURN TO PRINT DATA
5$: CMP (R1)+,(R2)+ ;UNDO -(R1) AND -(R2) FOR ERRORS
MOV $#SWR,-(SP) ;GET SWITCH SETTING
BIC $#C600,(SP) ;KEEP ONLY SWITCH 7 AND 8
CMP $#SW07,(SP)+ ;IS 7 SET AND 8 RESET
BEQ 4$ ;BRANCH OUT IF YES
3$: DEC R3 ;COUNT
BNE 1$ ;BRANCH IF ALL NOT DEVICE
4$: RTS R0 ;RETURN TO MAIN PROGRAM
    
```



```

6902          .SBTTL  WRITE CHECK DATA
6903
6904          ;THIS IS A SUBROUTINE TO DO WRITE CHECK DATA
6905          ;CYLINDER 0, TRACK 1, SECTOR 1, KEYS 0
6906
6907
6908          ;THESE ARE TO SET UP FOR DISKLESS USE ONLY
6909
6910 047022 012737 010000 052650 WRCHDA: MOV      #FMT22,@#CYL      ;CYLINDER 0 FORMAT 16 BIT WORDS
6911 047030 112737 000001 052653      MOVVB   #1,@#SECOTR+1    ;TRACK=1
6912 047036 112737 000001 052652      MOVVB   #1,@#SECOTR    ;SECTOR=1
6913 047044 005037 052654      CLR     @#KEY1         ;KEY1=0
6914 047050 005037 052656      CLR     @#KEY2         ;KEY2=0
6915 047054 012737 000040 052730      MOV     #32,@#DAWORD   ;NO OF DATA WORDS
6916 047062 005037 052660      CLR     @#X           ;THIS IS A READ OPERATION
6917
6918 047066 004537 047172      JSR     R5,@#CRC       ;GO TO CALCULATE CRC
6919 047072 052650
6920 047074 054550
6921
6922          ;THESE ARE REGULAR SETUPS
6923
6924 047076 004737 045764      JSR     PC,@#CLDISK   ;SET UP GENERAL REGISTERS
6925                          ;AND CLEAR DISK REGISTERS
6926
6927 047102 012777 177740 145640      MOV     #-32,@#RHWC    ;36 DATA WORDS 4 HEADER WORDS
6928 047110 012777 016264 145634      MOV     #REINTO,@#RHBA ;STARTING ADDRESS OF READ BUFFER
6929 047116 112746 000001      MOVVB   #1,-(SP)      ;SECTOR=1
6930 047122 112766 000001 000001      MOVVB   #1,1(SP)     ;TRACK=1 IN UPPER BYTE
6931 047130 012677 145626      MOV     (SP)+,@#RHDST ;TRACK=1, SECTOR=1 IN RHDST
6932 047134 012777 014000 145624      MOV     #FMT22!ECI,@#RHOF ;16 BIT WORDS
6933                          ;ECC CORRECTION INHIBIT BECAUSE
6934                          ;ECC LOGIC IS NOT CHECKED YET
6935 047142 005077 145622      CLR     @#RHCA        ;CYLINDER=0
6936 047160 013711 015164      MOV     @#WRCHCK,@#R1 ;WRITE CHECK DATA=50 INTO RHCS1
6937 047164 004737 052510      JSR     PC,@#COMHD    ;WRITE CHECK HEADER AND DATA
6938                          ;SAME AS READ HEADER AND DATA
6939
6940 047170 000207      RTS     PC            ;RETURN TO WRITE CHECK TEST
6941

```

.SBTTL CRC GENERATION ROUTINE

```

: THIS IS A SUBROUTINE TO CALCULATE CRC FOR THE FOUR
: HEADER WORDS AND STORE THEM IN "WCRC" AND "GCRC"
: R1 - REGISTER FOR CRC, INCREMENTED CRC VALUE IS HERE
: R2 - THIS HAS BIT POSITION 2 VALUE C
: R3 - THIS HAS BIT POSITION 16 I.E. OUTPUT BIT VALUE B
: R4 - THIS HAS BIT POSITION 15 VALUE E
: STMP0 - NUMBER OF WORDS
: STMP2 - NUMBER OF BITS PER WORD = 16
: STMP3 - TEMPORARY REG.
: STMP4 - TEMPORARY REG TO TRANSFER CARRY
: STMP5 - THIS HAS DATA BIT VALUE D
    
```

```

: FETCH DATA BIT D
: B = D XOR 16
: C = B XOR 2
: E = B XOR 15
: ROTATE RIGHT ONE POSITION
: B GOES TO POSITION 1
: C GOES TO POSITION 3
: E GOES TO POSITION 16
: REPEAT 64 TIMES
    
```

```

: CALL JSR R5 @CRC
: X : FIRST LOCATION AT
: Y : PUT CRC IN WCRC FOR READ GCRC FOR WRITE
    
```

6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997

```

047172
047174 012500
047206 005001
047210 005037 001210
047214 012737 000004 001176
047222 012037 001204
047226 012737 000020 001202
047234 013737 001204 001206
047242 006037 001204
047246 006037 001210
047252 032701 000001
047256 001403
047260 012703 100000
047264 000401
047266 005003
047270 063703 001210
047274 032701 040000
047300 001403
047302 012702 100000
047306 000401
047310 005002
047312 060302
047314 032701 000002
047320 001403
047322 012704 100000
047326 000401
    
```

```

CRC:
MOV (R5)+,R0 ;GET POINTER TO CYL NO.
CLR R1 ;CLEAR WORKING LOCATION
CLR @STMP5
MOV #4,@STMP0 ;WORD COUNT
MOV (R0)+,@STMP3 ;TEMPORARY WORD STORAGE
MOV #16,@STMP2 ;BIT COUNT
MOV @STMP3,@STMP4 ;TEMPORARY WORD STORAGE
ROR @STMP3 ;GET LSB INTO "C"
ROR @STMP5 ;GET ABOVE "C" INTO STMP5
BIT #BIT0,R1 ;IS POSITION 15 HIGH
BEQ 1$ ;BRANCH IF POSITION 16 LOW
MOV #BIT15,R3 ;GET POSITION 16
BR 2$
1$: CLR R3 ;GET POSITION 16
2$: ADD @STMP5,R3 ;XOR POSITION 16 WITH D
;TO GIVE B
BIT #BIT14,R1 ;IS POSITION 2 HIGH
BEQ 3$ ;BRANCH IF POSITION 2 LOW
MOV #BIT15,R2 ;GET POSITION 2
BR 4$
3$: CLR R2 ;GET POSITION 2
4$: ADD R3,R2 ;XOR B WITH POSITION 2
;TO GIVE C
BIT #BIT1,R1 ;IS POSITION 15 HIGH
BEQ 5$ ;BRANCH IF POSITION 15 LOW
MOV #BIT15,R4 ;GET POSITION 15
BR 6$
    
```

6998	047330	005004		5\$: CLR	R4		:GET POSITION 15
6999	047332	060304		6\$: ADD	R3,R4		:XOR POSITION 15 WITH B
7000							:TO GIVE E
7001	047334	006037	001206		ROR	2#STMP4	:GET LSB INTO "C"
7002	047340	006001			ROR	R1	:GET ABOVE C INTO R1
7003	047342	005703			TST	R3	:TEST B
7004	047344	100403			BMI	7\$:BRANCH IF B=1
7005	047346	042701	100000		BIC	#BIT15,R1	:SET B IN POSITION 1
7006	047352	000402			BR	10\$	
7007	047354	052701	100000	7\$: BIS	#BIT15,R1		:SET B IN POSITION 1
7008	047360	005702		10\$: TST	R2		:TEST C
7009	047362	100403			BMI	11\$:BRANCH IF C=1
7010	047364	042701	020000		BIC	#BIT13,R1	:GET C IN POSITION 3
7011	047370	000402			BR	12\$	
7012	047372	052701	020000	11\$: BIS	#BIT13,R1		:GET C IN POSITION 3
7013	047376	005704		12\$: TST	R4		:TEST E
7014	047400	100403			BMI	13\$:BRANCH IF E=1
7015	047402	042701	000001		BIC	#BIT0,R1	:GET E IN POSITION 16
7016	047406	000402			BR	14\$	
7017	047410	052701	000001	13\$: BIS	#BIT0,R1		:GET E IN POSITION 16
7018	047414	005337	001202	14\$: DEC	2#STMP2		:BIT COUNTER
7019	047420	001310			BNE	15\$:BRANCH IF 16 NOT DONE
7020	047422	005337	001176		DEC	2#STMP0	:WORD COUNTER
7021	047426	001275			BNE	16\$:BRANCH IF 4 NOT DONE
7022	047430	010135			MOV	R1,2(R5)+	:PUT CRC WHERE DESIRED
7023	047444	000205			RTS	R5	

```

7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036 047446
7037 047454 012700 177400
7038 047460 012701 000400
7039 047464 012702 054566
7040 047470 010022
7041 047472 005301
7042 047474 001375
7043 047476 012701 000021
7044
7045 047502 005022
7046
7047 047504 005301
7048 047506 001375
7049
7050
7051
7052 047510 012737 010000 052650
7053 047516 112737 000001 052653
7054 047524 112737 000001 052652
7055 047532 012737 000001 052654
7056 047540 012737 000001 052656
7057 047546 013737 000400 052730
7058 047554 004537 047172
7059 047560 052650
7060 047562 054550
7061 047572 000207
7062

```

```

.SBTTL SIMULATED DISK SETUP
;THIS IS A SUBROUTINE TO SET UP THE SIMULATOR DISK FOR
;CYLINDER 0 (16 BITS PER WORD)
;TRACK 1, SECTOR 1
;KEY1 1
;KEY2 1
;CRC THROUGH THE JSR R5, @CRC
;256 WORDS OF 177400
;CALL JSR PC, @SETDSK

SETDSK:
MOV #177400, R0 ;DATA IN THE DISK
MOV #256, R1 ;COUNTER
MOV #DISK, R2 ;START OF SIMULATOR DISK
1$: MOV R0, (R2)+ ;MOVE IN DATA
DEC R1 ;COUNT FOR 256
BNE 1$ ;BRANCH IF 256 NOT COMPLETE
MOV #17, R1 ;2 ECC WORDS, 1 DATA GAP
;14 TOLERANCE GAP
2$: CLR (R2)+ ;CLEAR ECC, DATA GAP AND
;TOLERANCE GAP
DEC R1 ;COUNT
BNE 2$ ;BRANCH IF NOT COMPLETE

;NOW SET UP FOR DISKLESS USE
MOV #FMT22, @CYL ;CYLINDER 0 (16 BIT WORDS)
MOV #1, @SECCTR+1 ;TRACK=1
MOV #1, @SECCTR ;SECTOR=1
MOV #1, @KEY1 ;KEY1=1
MOV #1, @KEY2 ;KEY2=1
MOV 256, @DAWORD ;NO. OF DATA WORDS
JSR R5, @CRC ;GO TO CALCULATE CRC
CYL ;FIRST CRC WORD
@CRC ;PUT CALCULATED CRC
RTS PC

```

```

7063 .SBTTL CHECK HCE ROUTINE
7064
7065 ; THIS IS A SUBROUTINE TO CHECK HEADER COMPARE ERROR
7066 ; (BIT #7) AND CRC ERROR (BIT #8)
7067
7068 ; CALL JSR RO, @#HCCRCE
7069
7070 ; COM ; COMMAND-READ HEADER AND DATA
7071 ; ; -WRITE DATA
7072 ; C ; CYLINDER
7073 ; S ; SECTOR
7074 ; T ; TRACK
7075 ; -N. ; WORD COUNT
7076 ; B ; RIBA BUFFER START
7077 ; X ; 1=WRITE DATA 0=READ
7078 ; H ; H=1 HEADER CHECK, H=0 CRC CHECK
7079
7080 047574 010037 015132 HCCRCE: MOV RO, @#PCJSR ; SAVE PC OF JSR+4
7081 047600 162737 000004 015132 SUB #4, @#PCJSR ; GET PC OF JSR
7082 047606 004737 045764 JSR PC, @#CLDISK ; INIT AND SETUP GENERAL REG.
7083 047624 011037 001210 MOV (RO), @#STMP5 ; SAVE COMMAND
7084 047630 012011 MOV (RO)+, @#RI ; COMMAND
7085 047632 012077 145132 MOV (RO)+, @#RHCA ; CYLINDER
7086 047636 112046 MOV#B (RO)+, -(SP) ; SECTOR
7087 047640 105720 TSTB (RO)+ ; UP DATE RO
7088 047642 112066 000001 MOV#B (RO)+, 1(SP) ; TRACK
7089 047646 105720 TSTB (RO)+ ; UPDATE RO
7090 047650 012677 145106 MOV (SP)+, @#RHDS ; TRACK SECTOR
7091 047654 012077 145070 MOV (RO)+, @#RHWC ; NO. OF DATA WORDS +4 HEADER
7092 ; IF A READ HEADER AND DATA
7093 047660 012077 145066 MOV (RO)+, @#RHBA ; STARTING ADDRESS OF BUFFER
7094 047664 012037 052660 MOV (RO)+, @#X ; X=0 READ HEADER AND DATA
7095 ; X=1 WRITE DATA
7096 047670 012777 014000 145070 MOV #FMT22!ECI, @#RHOF ; 16 BITS PER WORD
7097 ; ECC CORRECTION INHIBIT
7098 047676 005037 015124 CLR @#ERFLGS ; CLEAR ERROR FLAG
7099 047702 004737 052510 JSR PC, @#COMHD ; COMMAND
7100
7101 ; IF THE PROGRAM COMES BACK HERE WITHOUT ERROR PRINTOUTS
7102 ; FROM THE "COMHD" ROUTINE THAT MEANS SECTOR GAP.
7103 ; FIRST SYNC, HEADER, HEADER CRC, HEADER GAP AND
7104 ; SYNC BYTE HAVE GONE BY AND SYNC'S WERE CORRECTLY
7105 ; DETECTED
7106 ; HEADER AND DATA ARE TO BE CHECKED.
7107
7108 047706 004737 045464 JSR PC, @#PUTREG ; SAVE REGISTERS
7109 047712 005737 015124 TST @#ERFLGS ; ANY ERRORS ALREADY THERE
7110 047716 001034 BNE 10$ ; BRANCH IF YES
7111 047720 005737 052660 TST @#X ; IS THIS A READ
7112 047724 001015 BNE 3$ ; IF A WRITE DATA BRANCH
7113
7114 ; NOW THE READ BUFFER WILL BE CHECKED
7115 ; HEADER SHOULD BE COMPLETELY READ AS WRITTEN
7116 ; NO DATA WORDS SHOULD BE READ
7117 ; REINTO BUFFER HAS BEEN FILLED WITH 0
7118 ; WRFROM BUFFER HAS BEEN FILLED WITH EXPECTED DATA

```

```

7119
7120 047726 004037 046660 JSR RD, @#COMPAR ;CHECK
7121 047732 015220 WRFROM ;GOOD DATA
7122 047734 016264 REINTO ;TEST BUFFER
7123 047736 000400 256. ;4 HEADER 252 DATA
7124 047740 047746 1$ ;RETURN POINT FOR ERROR HEADER
7125 047742 047752 2$ ;RETURN POINT FOR ERROR DATA
7126 047744 050010 10$ ;RETURN FOR GOOD COMPARISON
7127 047746 104004 1$: ERROR 4 ;READ NEXT ERROR 5
7128 047750 000207 RTS PC ;RETURN TO COMPARISON SUBROUTINE
7129 047752 104005 2$: ERROR 5 ;WORD NO 1 THRU 4 ARE
7130 ;HEADER WORDS AND HENCE
7131 ;SHOULD BE READ AS WRITTEN ON
7132 ;DISK, WORD NOS. 5 ONWARDS
7133 ;SHOULD NOT BE READ AND HENCE
7134 ;READ INTO BUFFER
7135 ;SHOULD BE UNCHANGED
7136 047754 000207 RTS PC ;RETURN TO COMPARISON
7137
7138 047756 000414 BR 10$ ;JUMP OUT
7139
7140 ;NOW THE DISK WILL BE CHECKED
7141 ;NO DATA SHOULD BE WRITTEN
7142 ;REINTO BUFFER HAS BEEN FILLED WITH EXPECTED DATA
7143 ;DISK HAS BEEN FILLED WITH 177400
7144 ;WRFROM HAS BEEN FILLED WITH 125252
7145
7146 047760 004037 046660 3$: JSR RD, @#COMPAR ;CHECK
7147 047764 016264 REINTO ;GOOD DATA BUFFER
7148 047766 054566 DISK ;TEST BUFFER
7149 047770 000400 256.
7150 047772 050000 4$ ;RETURN POINT FOR ERROR HEADER
7151 047774 050004 5$ ;RETURN POINT FOR ERROR DATA
7152 047776 050010 10$ ;RETURN POINT FOR GOOD COMPARISON
7153 050000 104004 4$: ERROR 4 ;READ NEXT ERROR 5
7154 050002 000207 RTS PC ;RETURN TO COMPARISON SUBROUTINE
7155 050004 104005 5$: ERROR 5 ;WORD NO ARE ALL DATA
7156 ;WORDS THE SHOULD NOT
7157 ;HAVE BEEN CHANGED BY THE
7158 ;WRITE COMMAND
7159 050006 000207 RTS PC ;RETURN TO COMPARISON SUBROUTINE
7160 050010 005720 10$: TST (RD)+ ;IS THIS A HCRC ON HCE CHECK?
7161 050012 001442 BEQ 6$ ;BRANCH IF HCRC
7162 050014 022737 000072 001210 CMP #72, @#STMP5 ;IS THIS A READ COMMAND
7163 050022 001417 BEQ 11$ ;BRANCH IF YES
7164 050024 017737 144730 001126 MOV @RHER1, @#SBODAT ;TEST DATA
7165 050032 022737 000200 001126 CMP #HCE, @#SBODAT ;ONLY HEADER COMPARE BIT?
7166 ;SHOULD BE SET
7167 050040 001470 BEQ 7$ ;BRANCH IF GOOD
7168 050042 013737 014760 045530 MOV @RHER1, @#REGADR ;REGISTER ADDRESS RHER1
7169 050050 012737 000200 001124 MOV #HCE, @#SGDDAT ;GOOD DATA
7170 050056 104027 ERROR 27 ;AFTER AN ERROR ON THE
7171 ;HEADER ONLY HCE SHOULD
7172 050060 000460 BR 7$ ;BE SET
7173 050062
7174 050062 017737 144672 001126 11$: MOV @RHER1, @#SBODAT ;TEST DATA

```

```

7175 050070 022737 100200 001126      CMP      #DCK!HCE, @#SBDDAT      ; ONLY HEADER COMPARE BIT?
7176                                     ; SHOULD BE SET
7177                                     ; DCK IS SET BECAUSE ECC IS NOT REAC
7178 050076 001451                                     ; BRANCH IF GOOD
7179 050100 013737 014760 045530      BEQ      7$                    ; REGISTER ADDRESS RHER1
7180 050106 012737 100200 001124      MOV      @RHER1, @#REGADR      ; GOOD DATA
7181 050114 104027                                     ; AFTER AN ERROR ON THE
7182                                     ; HEADER ONLY HCE SHOULD
7183 050116 000441                                     ; BE SET
7184 050120 022737 000072 001210 6$:    CMP      #72, @#STMP5          ; IS THIS A READ COMMAND?
7185 050126 001417                                     ; BRANCH IF A READ
7186 050130 017737 144624 001126      MOV      @RHER1, @#SBDDAT      ; TEST DATA
7187 050136 022737 000400 001126      CMP      #HCRC, @#SBDDAT      ; ONLY CRC ERROR SHOULD BE THERE
7188 050144 001426                                     ;
7189 050146 013737 014760 045530      BEQ      7$                    ; REG. ADDR = RHER1
7190 050154 012737 000400 001124      MOV      @RHER1, @#REGADR      ; GOOD DATA
7191 050162 104027                                     ; AFTER A CRC ERROR ONLY CRC
7192                                     ; SHOULD BE SET
7193 050164 000416                                     ; BRANCH OUT
7194 050166 017737 144566 001126 12$:  MOV      @RHER1, @#SBDDAT      ; TEST DATA
7195
7196 050174 022737 100400 001126      CMP      #DCK!HCRC, @#SBDDAT ; HCRC AND DCK SHOULD BE SET
7197                                     ; DCK IS SET BECAUSE ECC IS NOT REAC
7198 050202 001407                                     ; BRANCH IF GOOD
7199 050204 012737 100400 001124      MOV      #DCK!HCRC, @#SGDDAT ; GOOD DATA
7200 050212 013737 014760 045530      MOV      @RHER1, @#REGADR      ; FAILING REGISTER RHER1
7201 050220 104027                                     ; AFTER A CRC ERROR ON A READ
7202                                     ; DCK AND HCRC SHOULD BE SET
7203                                     ; DCK IS SET BECAUSE ECC IS NCT REAC
7204 050222 000200 7$:                RTS      R0                    ; RETURN TO MAIN TEST

```

```

7205 .SBTTL EXIT WRT HEADER & DATA ROUTINE
7206
7207 ;THIS IS A SUBROUTINE TO LEAVE AT THE MIDDLE OF
7208 ;A WRITE HEADER AND DATA COMMAND
7209 ;IT TRYS TO GET SECTOR 10, TRACK 0, CYLINDER 0
7210 ;BUT COMES OUT AFTER ONE SECTOR
7211 ;THE COMMAND OS JSR PC,2#MIDDLE
7212 ;BAI IS SET
7213
7214 MIDDLE:
7215 050224 013777 015172 144520 MOV 2#WRIFOR,2RHCS1 ;WRITE HEADER AND DATA=62
7216 ;IN RHCS1
7217 050236 012777 177766 144504 MOV 2#-10,2RHWC ;10 WORDS
7218 050244 012777 015220 144500 MOV 2#WRFROM,2RHBA ;BUS ADDRESS=WRFROM
7219 050252 012777 000010 144502 MOV 2#10,2RHDS1 ;DESIRED TRACK=0 SECTOR=10
7220 050260 052777 000010 144466 BIS 2#BAI,2RHCS2 ;BUS ADDRESS INCREMENT INHIBIT
7221 050266 012777 010000 144472 MOV 2#FMT22,2RHOF ;FORMAT 16 BIT WORDS
7222 050274 005077 144470 CLR 2RHCA ;CYLINDER=0
7223 050300 012737 000001 050326 MOV 2#1,2#MID ;SECTOR IS SET TO 1 SO THAT
7224 ;WE CAN GET OUT AT THE
7225 ;MIDDLE OF AN OPERATION
7226 ;LOOKING FOR SECTOR 10
7227 050306 012777 000001 144462 MOV 2#DMD,2RHMR ;SET DIAGNOSTIC MODE
7228 050314 052777 000001 144434 BIS 2#GO,2RHCS1 ;GO TO RHCS1 WITH 62
7229 050322 004137 056716 JSR R1,2#SEARCH
7230 050326 000000 MID: .WORD 0 ;SECTOR
7231 050334 000207 RTS PC
  
```


.SBTTL JAM CURRENT CYLINDER ROUTINE

;*THIS SUBROUTINE WILL CHANGE THE CURRENT CYLINDER REGISTER
;*THIS IS DONE BY GIVING A SEEK COMMAND THEN AN INIT
;*WHICH WILL LOAD THE CURRENT CYLINDER WITH THE DESIRED CYLINDER VALUE

;*CALL IS:
;* JSR RO, @MAKECYL ; DESIRED VALUE OF CURRENT CYLINDER
;* XC

MAKECYL:

MOV RO, @PCJSR ; PC OF JSR+4
SUB #4, @PCJSR ; SAVE PC OF JSR
MOV (RO)+, R5 ; GETTING READY TO FILL DESIRED CYLINDER
MOV R5, @RHCA ; FILL DESIRED CYLINDER REGISTER
CLR @RHST ; MAKE SURE DESIRED SECTOR TRACK IS NOT ILLEGAL
MOV @SECOM, @RHCS1 ; FILL SEEK COMMAND
MOV @DMD, @RHMR ; SET DIAGNOSTIC MODE
BIS #GO, @RHCS1 ; GO TO SEEK
NOP ; ALLOW TIME FOR SEEK TO HANG UP
NOP ; ALLOW TIME FOR SEEK TO HANG UP
NOP ; ALLOW TIME FOR SEEK TO HANG UP
NOP ; ALLOW TIME FOR SEEK TO HANG UP
JSR PC, @CLDISK ; GIVE INIT
MOV @RHCC, @SBDDAT ; TEST DATA
CMP R5, @SBDDAT ; COMPARE CURRENT CYLINDER
BEQ IS ; BRANCH IF GOOD
MOV R5, @SGDDAT ; GOOD VALUE OF RHCC
MOV @RHCC, @REGADR ; FAILING REGISTER ADDRESS
ERROR 30 ; CURRENT CYLINDER DOES NOT MATCH DESIRED CYLINDER
; REGISTER AFTER A SEEK AND AN INIT

IS:

RTS RO

7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243 050336
7244 050340 010037 015132
7245 050344 162737 000004 015132
7246 050352 012005
7247 050354 010577 144410
7248 050360 005077 144376
7249 050364 013777 015200 144364
7250 050372 012777 000001 144376
7251 050400 052777 000001 144350
7252 050406 000240
7253 050410 000240
7254 050412 000240
7255 050414 000240
7256 050416 004737 045764
7257 050422 017737 144366 001126
7258 050430 020537 001126
7259 050434 001406
7260 050436 010537 001124
7261 050442 013737 015014 045530
7262 050450 104030
7263
7264 050452
7265 050454 000200
7266

7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322

.SBTTL ECC GENERATION AND COMPARISON ROUTINE

;*THIS SUBROUTINE GENERATES AND TESTS ECC
;*CALL JSR PC,ECTEST

100000
040000
020000
010000
004000
002000
001000
000400
000200
000100
000040
000020
000010
000004
000002
000001
100000
040000
020000
010000
004000
002000
001000
000400
000200
000100
000040
000020
000010
000004
000002
000001

PIE1 =100000
PIE2 =40000
PIE3 =20000
PIE4 =10000
PIE5 =4000
PIE6 =2000
PIE7 =1000
PIE8 =400
PIE9 =200
PIE10 =100
PIE11 =40
PIE12 =20
PIE13 =10
PIE14 =4
PIE15 =2
PIE16 =1
PIE17 =100000
PIE18 =40000
PIE19 =20000
PIE20 =10000
PIE21 =4000
PIE22 =2000
PIE23 =1000
PIE24 =400
PIE25 =200
PIE26 =100
PIE27 =40
PIE28 =20
PIE29 =10
PIE30 =4
PIE31 =2
PIE32 =1

050456 000000
050460 000000
050462 000000
050464 000000
050466 113713

ECDATA: 0 ;DATA BIT FOR ECC
;IF ALL ONES THEN CURRENT BIT IS A ONE
;IF ZERO THEN CURRENT BIT IS A ZERO
GECC1: 0 ;LOW ORDER ECC WORD TO BE GENERATED HERE
;=R1
GECC2: 0 ;HIGH ORDER ECC WORD TO BE GENERATED HERE
;=R2
TSECCG: 0 ;IF =177777 GENERATE AND TEST ECC FOR THIS BIT
;IF =0 DO NOT GENERATE AND TEST ECC FOR THIS BIT
NCODE: 38859. ;N-CODE WORD

7323	050470	000000		NCOUNT: 0	: TEMPORARY N CODE
7324	050472	000000		POSITI: 0	: POSITION REGISTER
7325	050474	010041		HARDER: 4129.	: HARD ERROR COUNT
7326					: TRUE COUNT IS 4128 BUT AS COMPARES ARE
7327					: DONE ONE STAGE LATER SO 4129
7328	050476	000000		DATENV: 0	: DATA ENVELOPE FOR TYPE OUT
7329					: MAX FOR WRITE IS 4096
7330					: MAX FOR READ IS 4128
7331	050500	000000		ZCODE: 0	: LEADING ZEROS ENVELOPE FOR TYPE OUT
7332					: THIS IS SHUT OFF WHEN POSITION COUNTER
7333					: IN ENABLED
7334					: MAX COUNT IS 38859
7335					
7336					
7337					
7338	050502	000000		HADTMP: 0	: TEMPORARY HARD ERROR COUNT
7339	050504	000000		P3: 0	
7340	050506	000000		P12: 0	
7341	050510	000000		P22: 0	
7342	050512	000000		P24: 0	
7343					
7344					
7345					
7346					
7347					
7348	050514			ECTEST:	
7349	050530	013701	050460	MOV #GECC1,R1	: ECC1 WORD
7350	050534	013702	050462	MOV #GECC2,R2	: ECC2 WORD
7351	050540	005737	050456	TST #ECDATA	: IS CURRENT BIT A ONE
7352	050544	001406		BEQ 2\$: BRANCH IF CURRENT DATA D=0
7353					
7354					: IF CARRY IS NOT ZERO THEN D=1
7355					: INVERT X32 TO GIVE R0
7356					
7357	050546	010103		1\$: MOV R1,R3	
7358	050550	052703	177776	BIS #CPIE32,R3	
7359	050554	005103		COM R3	
7360	050556	010300		MOV R3,R0	
7361	050560	000404		BR 3\$	
7362					
7363					: IF CARRY IS ZERO THEN D=0
7364					: X32 BECOMES R0
7365	050562	010103		2\$: MOV R1,R3	
7366	050564	042703	177776	BIC #CPIE32,R3	
7367	050570	010300		MOV R3,R0	
7368					
7369	050572	000241		3\$: CLC	
7370	050574	006000		ROR R0	
7371	050576	006000		ROR R0	
7372	050600	005700		TST R0	
7373	050602	001462		BEQ 10\$: BRANCH IF RC=0
7374					: INVERT X2
7375					
7376	050604	010203		MOV R2,R3	
7377	050606	052703	137777	BIS #CPIE2,R3	
7378	050612	005103		COM R3	

```

7379 050614 010337 050504      MOV      R3, @#P3
7380 050620 006237 050504      ASR      @#P3
7381                                     ; INVERT X11
7382
7383
7384
7385 050624 010203      MOV      R2, R3
7386 050626 052703 177737      BIS      #PIE11, R3
7387 050632 005103      COM      R3
7388 050634 010337 050506      MOV      R3, @#P12
7389 050640 006237 050506      ASR      @#P12
7390                                     ; INVERT X21
7391
7392
7393
7394 050644 010103      MOV      R1, R3
7395 050646 052703 173777      BIS      #PIE21, R3
7396 050652 005103      COM      R3
7397 050654 010337 050510      MOV      R3, @#P22
7398 050660 006237 050510      ASR      @#P22
7399                                     ; INVERT X23
7400
7401 050664 010103      MOV      R1, R3
7402 050666 052703 176777      BIS      #PIE23, R3
7403 050672 005103      COM      R3
7404 050674 010337 050512      MOV      R3, @#P24
7405 050700 006237 050512      ASR      @#P24
7406
7407                                     ; NOW THAT R0 FOR POSITION 1
7408                                     ; P3 FOR POSITION 3
7409                                     ; P12 FOR POSITION 12
7410                                     ; P22 FOR POSITION 22
7411                                     ; P24 FOR POSITION 24
7412                                     ; ARE KNOWN THE ROTATE WILL BE DONE AND
7413                                     ; THESE BITS JAMED IN
7414
7415 050704 006002      ROR      R2
7416 050706 006001      ROR      R1
7417 050710 053700 050504      BIS      @#P3, R0
7418 050714 053700 050506      BIS      @#P12, R0
7419 050720 042702 120020      BIC      #PIE1!PIE3!PIE12, R2
7420 050724 050002      BIS      R0, R2
7421
7422 050726 005000      CLR      R0
7423 050730 053700 050510      BIS      @#P22, R0
7424 050734 053700 050512      BIS      @#P24, R0
7425 050740 042701 002400      BIC      #PIE22!PIE24, R1
7426 050744 050001      BIS      R0, R1
7427 050746 000404      BR      12$
7428
7429                                     ; THE PROGRAM COMES HERE IF R0=0
7430                                     ; SO AFTER ROTATE R0 GETS PUT INTO POSITION 1
7431
7432 050750 006002      10$:  ROR      R2
7433 050752 006001      ROR      R1
7434 050754 042702 100000      BIC      #PIE1, R2

```

```

7435 050760 010137 050460      12$:  MOV      R1,@#GECC1      ;SAVE ECC1
7436 050764 010237 050462      MOV      R2,@#GECC2      ;SAVE ECC2
7437 050770 005737 050464      TST      @#TSECCG        ;IS HARDWARE TO BE CHECKED
7438                                     ;IF =1777777 TEST HARDWARE
7439                                     ;IF = 0 DO NOT TEST HARDWARE
7440 050774 001432                BEQ      14$              ;BRANCH IF HARDWARE NOT TO BE CHECKED
7441
7442
7443      ;*CHECK HARDWARE
7444 050776 032777 000400 130134  BIT      #SW8,@SWR        ;IS SWITCH 8 SET
7445 051004 001005                BNE      15$              ;BRANCH IF SW8 IS SET
7446 051006 032777 000100 130124  BIT      #SW6,@SWR        ;IS SWITCH 6 SET
7447 051014 001401                BEQ      15$              ;BRANCH IF SW6 IS NOT SET
7448 051016 000421                BR       14$              ;IF SWITCH 8 IS NOT SET AND
7449                                     ;SWITCH 6 IS SET THEN
7450                                     ;DO NOT DO COMPARES
7451 051020 010146      15$:  MOV      R1, -(SP)         ;GOOD PATTERN REGISTER
7452 051022 042716 174000      BIC      #174000,(SP)     ;GET ONLY PATTERN BITS
7453 051026 022677 143756      CMP      (SP)+,@RHEC2    ;COMPARE PATTERN REGISTER
7454 051032 001404                BEQ      13$              ;BRANCH IF GOOD
7455                                     ;TO SAVE TIME
7456 051034 004737 045464      JSR      PC,@#PUTREG     ;SAVE REGISTERS
7457 051040 104035      ERROR   35              ;PATTERN REGISTER IN 11 BITS IN ERROR
7458 051042 000407                BR       14$              ;BRANCH OUT
7459 051044 023777 050472 143734 13$:  CMP      @#POSITI,@RHEC1 ;COMPARE POSITION REGISTER
7460 051052 001403                BEQ      14$              ;BRANCH IF GOOD
7461                                     ;TO SAVE TIME
7462 051054 004737 045464      JSR      PC,@#PUTREG     ;SAVE REGISTERS
7463 051060 104035      ERROR   35              ;POSITION REGISTER IN ERROR
7464                                     ;"DATA ENVELOP" GIVES NUMBER OF CLOCK
7465                                     ;PULSES FROM BEGINING OF COMMAND
7466                                     ;THAT IS THE CLOCKS IN THE R/W DATA FIELD ENVELOPE
7467
7468                                     ;IN A WRITE THERE ARE 10000 OCTAL CLOCKS
7469                                     ;IN A READ THERE ARE 10040 OCTAL CLOCKS
7470
7471
7472                                     ;"N-CODE ZEROS" GIVE THE NUMBER OF CLOCKS
7473                                     ;GIVEN FOR THE LEADING ZEROS FIELD
7474                                     ;MAX COUNT IS 113713 OCTAL
7475
7476                                     ;"GOOD POSITION" GIVES NUMBER OF CLOCKS
7477                                     ;GIVEN AFTER LEADING ZEROS WHICH IS FOR THE DATA
7478                                     ;FIELD
7479                                     ;MAX COUNT IS 10040 OR 10041 OCTAL
7480
7481
7482 051062                14$:
7483 05107E 000207      RTS      PC
7484                                     .SBTTL  ECC GENERATION CONTROL ROUTINE
7485
7486      ;*THIS SUBROUTINE WILL CONTROL THE ECC GENERATION ROUTINE
7487      ;*FOR ERROR CORRECTION PROCESS
7488      ;*CALL JSR, PC,@#ECORR
7489      ;*      XP      ;EXPECTED POSITION REGISTER WHEN CORRECTION IS COMPLETE
7490

```

```

7491
7492 051100 000000          ERPOS:  0          ;POSITION REG. WHEN CORRECTION IS COMPLETE
7493
7494
7495
7496 051102 010037 015132 015132  ECORR:  MOV    RO,2#PCJSR      ;SAVE PC OF JSR + 4
7497 051106 162737 000004          SUB    #4,2#PCJSR      ;SAVE PC OF JSR
7498 051114 012037 051100          MOV    (RO)+,2#ERPOS   ;GET POSITION REG. WHEN CORRECTION IS COMPLETE
7499 051122 013701 014776          MOV    2#RHMR,R1      ;MAINTENANCE REGISTER
7500 051126 012711 000301          MOV    #7MD,2#R1      ;SET DIAGNOSTIC MODE BIT
7501 051132 005037 050456          CLR    2#ECDATA       ;ECC DATA IS ZERO
7502
7503
7504
7505 051136 005737 050472          1$:   TST    2#POSITI    ;IS SOFTWARE POSITION NON ZERO
7506 051142 001007          BNE    2$              ;BRANCH IF N-CODE S COMPLETE
7507 051144 005337 050470          DEC    2#NCOUNT      ;DECREMENT N-CODE
7508 051150 001001          BNE    6$              ;BRANCH IF N-CODE IS NOT COMPLETE
7509 051152 000403          BR     2$              ;BRANCH AS N-CODE IS COMPLETE
7510 051154 005237 050500          6$:   INC    2#ZCODE     ;INCREMENT CLOCKS GIVEN FOR LEADING ZEROS
7511 051160 000420          BR     3$              ;BRANCH AS N-CODE IS NOT COMPLETE
7512
7513 051162 005237 050472          2$:   INC    2#POSITI    ;INCREMENT SOFTWARE POSITION
7514 051166 023737 051100 050472  CMP    2#ERPOS,2#POSITI ;HAVE ENOUGH CLOCKS BEEN GIVEN TO DETECT ERROR
7515 051174 103012          BHS    3$              ;BRANCH IF MORE CLOCKS TO BE GIVEN
7516 051176 023737 050502 050472  CMP    2#HADTMP,2#POSITI ;HAVE ENOUGH CLOCKS BEEN GIVEN FOR HARD ERROR
7517
7518 051204 001415          BEQ    5$              ;BRANCH IF YES
7519 051206 032711 000400          BIT    #ZER,2#R1      ;CHECK ZERO DETECT BIT IN RHMR
7520 051212 001016          BNE    4$              ;BRANCH IS ZER SET
7521
7522 051214 004737 045464          ;TO SAVE TIME
7523 051220 104034          JSR    PC,2#PUTREG    ;SAVE REGISTERS
7524
7525
7526
7527
7528 051222 052711 000002          3$:   BIS    #MCLK,2#R1    ;SET CLOCK
7529 051226 042711 000002          BIC    #MCLK,2#R1    ;CLEAR CLOCK
7530 051232 004737 050514          JSR    PC,2#ECTEST    ;GO TO GENERATE AND TEST ECC
7531 051236 000737          BR     1$              ;CONTINUE
7532
7533
7534
7535 051240 052711 000002          ;THIS EXTRA CLOCK IS TO BRING ECH HIGH
7536 051244 042711 000002          5$:   BIS    #MCLK,2#R1    ;SET CLOCK
7537
7538 051250          BIC    #MCLK,2#R1    ;CLEAR CLOCK
7539 051252 000200          4$:   RTS    RO

```

.SBTTL SOFTWARE DISK DATA ECC GEN. ROUTINE

;*THIS SUBROUTINE GENERATES THE ECC FOR WHAT IS ON DISK AND INSERTS THEM
;*ON LOCATIONS "DISK+1000" AND "DISK+1002"

7540				
7541				
7542				
7543				
7544				
7545				
7546	051254			
7547	051270	005037	050472	
7548	051274	005037	050460	
7549	051300	005037	050462	
7550	051304	012701	054566	
7551	051310	012702	000400	
7552	051314	012703	000020	
7553	051320	012104		
7554	051322	006004		
7555	051324	103004		
7556	051326	012737	177777	050456
7557	051334	000402		
7558	051336	005037	050456	
7559	051342	004737	050514	
7560	051346	005303		
7561	051350	001364		
7562	051352	005302		
7563	051354	001357		
7564	051356	013737	050460	055566
7565	051364	013737	050462	055570
7566	051406	000207		

FILLEC:

	CLR	2#POSITI	;CLEAR POSITION
	CLR	2#GECC1	;CLEAR GECC1
	CLR	2#GECC2	;CLEAR
	MOV	#DISK,R1	;POINTER TO DATA FOR ECC GENERATION
	MOV	#256,R2	;COUNTER FOR NUMBER OF DATA WORDS
9\$:	MOV	#16,R3	;COUNTER FOR NUMBER OF BITS PER WORD
	MOV	(R1)+,R4	;DATA IN R4
10\$:	ROR	R4	;GET ONE DATA BIT IN CARRY
	BCC	11\$;BRANCH IF DATA BIT IS ZERO
	MOV	#-1,2#ECCDATA	;ECC DATA BIT IS A ONE
	BR	12\$;BRANCH TO GENERATE ECC
11\$:	CLR	2#ECCDATA	;ECC DATA BIT IS A ZERO
12\$:	JSR	PC,2#ECTEST	;GO TO GENERATE ECC
	DEC	R3	;DECREMENT BIT COUNT
	BNE	10\$;BRANCH IF 16 BITS NOT DONE
	DEC	R2	;DECREMENT WORD COUNT
	BNE	9\$;BRANCH IF 256 WORDS NOT DONE
	MOV	2#GECC1,2#DISK+<256.*2>	;INSERT ECC1 ON DISK
	MOV	2#GECC2,2#DISK+<257.*2>	;INSERT ECC2 ON DISK
	PC		

```

7567
7568
7569
7570
7571
7572
7573 051410
7574 051470 013746 014756
7575 051474 104402
7576 051556 004737 060346
7577 051562 104412
7578 051564 012700 014746
7579 051570 012701 000026
7580 051574 012737 052374 000004
7581 051602 021637 014756
7582 051606 001431
7583 051610 005776 000000
7584 051614 163716 014756
7585 051620 061620 2S:
7586 051622 005301
7587 051624 001375
7588 051672 013746 014744 1S:
7589 051676 104402
7590 052004 104412
7591 052006 012637 014744
7592 052054 013746 014756
7593 052060 104402
7594 052124 013746 014744
7595 052130 104402
7596 052350 012746 000200
7597 052354 104402
7598 052370 000137 017356
7599 052374 022626
7600 052454 000137 051410
7601
7602
7603
7604
7605
7606
7607
7608 052460 000000
7609 052462 004737 045764
7610 052466 013712 052460
7611 052472 005714
7612 052474 032712 010000
7613 052500 001401
7614 052502 000773
7615 052504 000772

.SBTTL RH BASE ADDRESS CHANGE ROUTINE
;*
;* THIS ROUTINE WILL ALLOW THE CHANGE OF THE BASE
;* ADDRESS FROM 176700 TO ANY TYPED VALUE
BASECH:
MOV @#RHCS1,-(SP) ;GET READY TO TYPE OLD BASE
TYPOC
JSR PC,@#STKINT ;INITIALIZE THE TTY KEYBOARD
RDOCT
MOV #RHDB,RO ;GET STARTING ADDRESS OF REGISTERS
MOV #22,R1 ;NUMBER OF REGISTERS
MOV #ADTIMO,@#4 ;SET UP TO TEST THIS ADDRESS
CMP @SP,@#RHCS1 ;NEW CSR?
BEQ 1S ;NO, THE OLD ONE WAS RETYPED
TST @D(SP) ;ACCESS THE NEW ADDRESS
SUB @#RHCS1,@SP ;GET THE ADDRESS OFFSET
2S: ADD @SP,(R0)+ ;AND PLUG IT IN
DEC R1 ;ONE LESS ADDRESS TO CHANGE
BNE 2S ;BUT DO SOME MORE
1S: MOV @#RPVEC,-(SP) ;GET READY TO TYPE OLD VECTOR ADDRESS
TYPOC
RDOCT
MOV (SP)+,@#RPVEC ;SETUP VECTOR ADDRESS
MOV @#RHCS1,-(SP)
TYPOC
MOV @#RPVEC,-(SP)
TYPOC
MOV #RA,-(SP)
TYPOC
JMP @#BEGIN ;ALL DONE, NOW START OVER!
ADTIMO: CMP (SP)+,(SP)+
JMP @#BASECH

;*THIS IS A LITTLE ROUTINE THAT TESTS NED BIT 11 IN RHCS2
;*THIS LOOPS HERE FOR EVER
;*TO BE USED ONLY IF DRIVES PRESENT LOOKING AT NED DOES NOT AGREE
;*WITH WHAT IS REALY THERE
ERUNIT: 0 ;UNIT UNDER MANUAL TEST
ERSTART: JSR PC,@#CLDISK ;SET GENERAL REG.
MOV @#ERUNIT,@R2 ;SELECT UNIT
1S: TST @R4 ;TEST RHER1
BIT #NED,@R2 ;TEST NED
BEQ 2S ;BRANCH IF GOOD
BR 1S ;NED NOT SET
2S: BR 1S ;NED SET

```



```

7616          .SBTTL DISK SIMULATION
7617          : *IN A WRITE HEADER AND DATA COMMAND FILL THE FOLLOWING
7618          : *WCLY=WITH CYLINDER TO BE ON DISK
7619          : *WSECTR=WITH SECTOR AND TRACK TO BE ON DISK
7620          : *WKEY1= WITH KEY1 TO BE ON DISK
7621          : *WKEY2= WITH KEY2 TO BE ON DISK
7622          : *FNWORD= NO OF DATA WORDS TO BE WRITTEN ON DISK
7623          : *THE COMMAND THEN IS JSR PC,COMWHD
7624          : *
7625          : *
7626          : *
7627          : *
7628          : *IN A WRITE DATA COMMAND FILL THE FOLLOWING
7629          : *CYL=WITH CYLINDER TO BE FOUND ON DISK
7630          : *SECTR= WITH SECTOR AND TRACK TO BE FOUND ON DISK
7631          : *KEY1= WITH KEY1 TO BE FOUND ON DISK
7632          : *KEY2= WITH KEY2 TO BE FOUND ON DISK
7633          : *X= 1 MUST BE ONE
7634          : *NOWORD= WITH NUMBER OF DATA WORDS TO BE WRITTEN
7635          : *THE COMMAND THEN IS JSR PC,COMHD
7636          : *
7637          : *
7638          : *
7639          : *
7640          : *
7641          : *
7642          : *IN A READ HEADER AND DATA COMMAND FILL THE FOLLOWING
7643          : *CYL= WITH CYLINDER TO BE FOUND ON DISK
7644          : *SECTR= WITH SECTOR AND TRACK TO BE FOUND ON DISK
7645          : *KEY1= WITH KEY1 TO BE FOUND ON DISK
7646          : *KEY2=WITH KEY2 TO BE FOUND ON DISK
7647          : *DAWORD= WITH NUMBER OF WORDS TO BE FOUND ON DISK
7648          : *X=0 MUST BE ZERO
7649          : *THE COMMAND THEN IS JSR PC,COMHD
7650          : *
7651          : *
7652          : *
7653          : *
7654          : *
7655          : *
7656          : *
7657          : *
7658          : *
7659          : *
7660          : *IN A READ DATA COMMAND FILL THE FOLLOWING
7661          : *CYL= WITH CYLINDER TO BE FOUND ON DISK
7662          : *SECTR= WITH SECTOR AND TRACK TO BE FOUND ON DISK
7663          : *KEY1= WITH KEY1 TO BE FOUND ON DISK
7664          : *KEY2=WITH KEY2 TO BE FOUND ON DISK
7665          : *DAWORD= WITH NUMBER OF WORDS TO BE FOUND ON DISK
7666          : *X=0 MUST BE ZERO
7667          : *THE COMMAND THEN IS JSR PC,COMHD
7668          : *

```

7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724

```

;*WRITE DATA COMMAND
;*OR READ COMMAND, I.E DATA ONLY, OR HEADER AND DATA
    
```

```

;*THIS SUBROUTINE IS THE FIRST IN A SERIES OF NESTED SUBROUTINES
    
```

```

;*IT ISSUES DIAGNOSTIC MODE, AND EXTRA DIAGNOSTIC INDEX, AND THE
;*'GO' BIT
    
```

```

;*IT THEN CALLS THREE OTHER SUBROUTINES, WHICH IN TURN CALL
;*OTHER SUBROUTINES. THE SUBROUTINES CALLED HERE ARE:
    
```

```

;*      SEARCH      ;ISSUES SECTOR CLOCKS TO SET SECTOR FOUND FLOP
;*      RDHEAD      ;READS THE SECTOR HEADER
;*      WRDATA      ;WRITES THE SECTOR DATA (WRITE OPERATION)
;*      REDATA      ;READS THE SECTOR DATA (READ OPERATION)
    
```

```

052506 000000          RUNCTR: .WORD 0
052510 011637 015132 COMMD:  MOV (SP),2(PCJSR ;SAVE PC OF JSR + 4
052514 162737 000004 015132 SUB      #4,2(PCJSR ;SAVE PC OF JSR
                                MOV      #DMD,2(RHMR ;SET DIAGNOSTIC MODE
                                BIS      #MINX,2(RHMR ;SET DIAGNOSTIC INDEX
                                BIC      #MINX,2(RHMR ;CLEAR DIAGNOSTIC INDEX
                                BIS      #GO,2(RHCSI ;ISSUE 'GO' BIT & STALL 'TILL 'RUN'
                                ;FUNCTION CODE WAS ISSUED BY THE TEST
052566 012737 000113 052506 RUNWAT: MOV #75,2(RUNCTR ;LOAD STALL COUNT = APPROX. 450US FOR 11/50 CPU
052574 005337 052506 1$:      DEC 2(RUNCTR ;COUNT DOWN ONE
052600 001375          BNE 1$ ;CONTINUE UNTIL = 0
                                MOV      SECTR, -(SP) ;GET DESIRED SECTOR TRACK
                                BIC      #177740,(SP) ;MAKE ONLY SECTOR
                                MOV      (SP)+,2(TRK ;SAVE SECTOR
                                JSR      R1,2(SEARCH ;ISSUE SECTOR CLOCKS (-----)
052622 000000          TRK:   .WORD 0
052624 012701 000240      MOV      #+NOP,R1 ;GOING TO MOVE NOPS
052630 010137 052662      MOV      R1,2(SSYN ;NOP INTO SSYN
052634 010137 052664      MOV      R1,2(HEDGAP ;NOP INTO HEDGAP
052640 010137 052666      MOV      R1,2(HEDSYN ;NOP INTO HEDSYN
052644 004137 052772      JSR      R1,2(RDHEAD ;READ THE HEADER (-----)
052650 000000          ;:   .WORD 0 ;CYLINDER ADDRESS
    
```

```

7725 052652 000000 SECOTR: .WORD 0 ;SECTOR/TRACK ADDRESS
7726 052654 000000 KEY1: .WORD 0 ;KEY1 WORD
7727 052656 000000 KEY2: .WORD 0 ;KEY2 WORD
7728 052660 000000 X: .WORD 0 ;X=1 WRITE COMMAND
7729 ;X=0 READ COMMAND
7730
7731
7732 ;DUMMY ERROR CALL LOCATIONS FOR THE READ HEADER OPERATION
7733
7734 052662 000240 SSYN: NOP ; IF "ERROR 2" INSERTED BY RDHEAD
7735 ; SUBROUTINE THEN THE FIRST SYNC
7736 ; IS NOT DETECTED. NO BAD DATA
7737 ; IS GIVEN BECAUSE SYNC=144000
7738 ; CANNOT BE READ. WORD NUMBER
7739 ; IS "1" BECAUSE THIS IS THE FIRST
7740 ; WORD TESTED.
7741
7742 052664 000240 HEDGAP: NOP ; IF "ERROR 3" INSERTED BY
7743 ; RDHEAD SUBROUTINE THEN THE
7744 ; HEADER GAP 0'S WERE NOT
7745 ; WRITTEN RIGHT.
7746
7747 ; IF "WORD NO" CONTAINS, SAY
7748 ; 3(B), THEN IT IS THE THIRD
7749 ; WORD OF A 5 WORD HEADER
7750 ; GAP THAT IS WRONG.
7751
7752 ; "BAD DATA" CONTAINS WHAT IS
7753 ; GOING ON THE DISK.
7754
7755 052666 000240 HEDSYN: NOP ; IF "ERROR 3" INSERTED BY RDHEAD
7756 ; SUBROUTINE THEN THE HEADER SYNC
7757 ; GENERATED BY DCL IS WRONG,
7758 ; OR THE LAST BYTE
7759 ; OF THE HEADER GAP 0'S IS WRONG.
7760
7761 ; IN EITHER CASE WORD NO=6,
7762 ; RIGHT BYTE IS HEADER 0,
7763 ; LEFT BYTE IS SYNC.
7764
7765 ; "BAD DATA" HAS WHAT IS GOING
7766 ; ON DISK.
7767
7768
7769 052670 005737 015124 TST @#ERFLGS ; WERE ANY ERRORS DETECTED ?
7770 052674 001017 BNE OUT ; IF YES, EXIT -----
7771
7772 052676 005737 052660 TST @#X ; IS IT A DATA WRITE OPERATION ?
7773 052702 001410 BEQ DAREAD ; NO... THEN DO A DATA READ
7774 052704 005737 052764 TST @#NOSYNC ; IS THIS FORCED HEADER ERROR COMMAND ^
7775 ; IF YES NOSYNC=-1 THEN WRITE OR REAC
7776 ; IS SHUT OFF, SO BRANCH OUT
7777 ; IF NOSYNC=0 THEN CONTINUE
7778 052710 001011 BNE OUT ; EXIT IF SET -----
7779
7780 052712 004137 054236 JSR R1,@#WRDATA ; WRITE DATA (-----

```

CZRJH80 RPO4 5 6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 187
DISK SIMULATION

SEQ 0186

7781	052716	000000	
7782	052720	000000	
7783	052722	000404	
7784			
7785	052724	004137	057172
7786	052730	000000	
7787	052732	000000	
7788			
7789	052734		
7790	052750	000207	
9:			

NOWORD:	.WORD	0		;NO OF WORDS TO BE WRITTEN
Y:	.WORD	0		
	BR	OUT		;EXIT -----,
DAREAD:	JSR	R1,2#REDATA		;READ DATA <----->
DAWORD:	.WORD	0		;NO OF WORDS TO BE READ
	.WORD	0		
OUT:				
	RTS	PC		;EXIT

7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821

052752 014400
052754 000000
052756 000000
052760 000000
052762 000000

;*THE DISK SECTOR IS DEVIDED AS FOLLOWS
;*19 WORDS OF 0, ONE WORD 144000
;*THESE MAKE 39 BYTES FOR SECTOR GAP AND ONE SYNC. BYTE

RSYNC: 14400
RCYL: 0
RSETR: 0
RKEY1: 0
RKEY2: 0

;*5 WORDS OF 0'S, ONE WORD 144000
;*THESE MAKE 11 BYTES FOR HEADER GAP AND ONE SYNC. BYTE
;*THESE ARE DCL GENERATED

;*THERE ARE 256 WORDS OF DATA
;*THERE ARE 2 WORDS FOR ECC GENERATED BY DCL
;*15 WORDS OF 0'S FOR DATA GAP AND TOLERANCE GAP

```

7822 ;*READ DISK HEADER
7823
7824
7825
7826
7827
7828 052764 000000 NOSYNC: 0 ;FORCED HEADER ERROR = -1
7829 ;NORMAL = 0
7830 052766 000000 TY: 0 ;ERROR TYPE NO.
7831 052770 000000 EPWORD: 0 ;ERROR WORD NO.
7832
7833
7834
7835
7836 052772 012137 052754 RDHEAD: MOV (R1)+, @#RCYL ;STORE CYLINDER ADDRESS
7837 052776 012137 052756 MOV (R1)+, @#RSETR ;STORE SECTOR AND TRACK ADDRESS
7838 053002 012137 052760 MOV (R1)+, @#RKEY1 ;STORE KEY1
7839 053006 012137 052762 MOV (R1)+, @#RKEY2 ;STORE KEY2
7840 053012 012137 053562 MOV (R1)+, @#COMPA ;STORE COMPARE OR NOT
7841
7842 053020 013700 014776 MOV @#RHMR, R0 ;R0 CONTAINS MAINTANENCE REG.
7843 053024 012705 000002 MOV #2, R5 ;R5 IS A COUNTER FOR WORDS
7844 053030 012710 000001 MOV @#DMD, @#R0 ;SET DIAG. MODE
7845 053034 052710 000010 BIS @#MSTCK, @#R0 ;SET SECTOR CLOCK FOR FIRST WORD
7846 053040 052710 000002 BIS @#MCLK, @#R0 ;SET MAINT. CLOCK FOR FIRST WORD
7847 053044 042710 000012 BIC @#MSTCK!MCLK, @#R0 ;RESET THEM
7848
7849 053050 000404 BR 2$ ;DON'T GIVE SECTOR CLOCK FIRST TIME
7850 053052 012710 000013 1$: MOV @#MSTCK!MCLK!DMD, @#R0 ;SET SECTOR, CLOCK, DIAG. MODE, RESET INDEX
7851 053056 042710 000012 BIC @#MSTCK!MCLK, @#R0 ;RESET SECTOR & MAINT. CLOCK
7852
7853 053062 012702 000007 2$: MOV #7, R2 ;LOAD BYTE COUNTER
7854 053066 052710 000002 3$: BIS @#MCLK, @#R0 ;SET MAINT. CLOCK
7855 053072 042710 000002 BIC @#MCLK, @#R0 ;RESET IT
7856 053076 005302 DEC R2 ;BYTE COUNTER
7857 053100 001372 BNE 3$ ;CONTINUE IF BYTE NOT COMPLETE
7858 053102 005305 DEC R5 ;WORD COUNTER
7859 053104 001362 BNE 1$ ;CONTINUE IF WORD NOT COMPLETE
7860
7861 053106 012702 000022 4$: MOV #18, R2 ;LOAD NO OF WORDS OF ZEROS
7862 053112 005037 053560 CLR @#WORD ;DO 0'S
7863 053116 004737 053564 JSR PC, @#READ ;READ 0'S <----->
7864 053122 005302 DEC R2 ;COUNT DOWN WORDS
7865 053124 001372 BNE 4$ ;CONTINUE
7866
7867 053126 013737 052752 053560 MOV @#RSYNC, @#WORD ;SYNC. WORD
7868 053134 004737 053564 JSR PC, @#READ ;READ IT <----->
7869 053140 032710 001000 BIT @#DSY, @#R0 ;SYNC. BYTE DETECTED?
7870 053144 001012 BNE 5$ ;CONTINUE IF SYNC DETECTED
7871 053146 012737 000001 052770 MOV #1, @#ERWORD ;ERROR WORD NO
7872 053154 013737 052752 001124 MOV @#RSYNC, @#SGDDAT ;SYNC WORD
7873 053162 012737 104002 052662 MOV #104002, @#SSYN ;INSERT "ERROR 2" IN S5YN
7874 053170 000571 BR 13$ ;BRANCH OUT <----->
7875
7876 053172 013737 052754 053560 5$: MOV @#RCYL, @#WORD ;SETUP CYLINDER
7877 053200 004737 053564 JSR PC, @#READ ;READ IT <----->

```

```

7878 053204 013737 052756 053560      MOV      @#RSETR,@#WORD      ; SETUP SECTOR/TRACK
7879 053212 004737 053564      JSR      PC,@#READ          ; READ THEM (-----)
7880 053216 013737 052760 053560      MOV      @#RKEY1,@#WORD    ; SETUP KEY1
7881 053224 004737 053564      JSR      PC,@#READ          ; READ IT (-----)
7882 053230 013737 052762 053560      MOV      @#RKEY2,@#WORD    ; SETUP KEY2
7883 053236 004737 053564      JSR      PC,@#READ          ; READ IT (-----)
7884 053242 013737 054550 053560      MOV      @#WCRC,@#WORD     ; SETUP CRC
7885 053250 004737 053564      JSR      PC,@#READ          ; READ IT (-----)
7887 053254 005737 015144      TST      @#TESDTE          ; IS THIS A DRIVE TIMING ERROR ?
7888 053260 001135 053562      BNE      13$              ; BRANCH OUT IF YES (-----)
7889 053262 005737 053562      TST      @#COMPA          ; IS THIS A READ OR WRITE COMMAND ?
7890 053266 001472 053562      BEQ      11$              ; DO READ IF = 0
7891
7892      ;*CONTINUE WITH DIAGNOSTIC WRITE COMMAND
7893
7894 053270 012705 054552      MOV      @#HEGAP,R5        ; POINTER FOR HEADER GAP
7895 053274 012702 000005      MOV      #5,R2            ; NO OF WORDS OF ZEROS
7896 053300 012737 000006 052770 6$:      MOV      @#RERWORD        ; ERROR WORD NO SET
7897 053306 004737 054016      JSR      PC,@#WRITE        ; FOR HEADER GAP
7898 053312 005737 054014      TST      @#WWORD          ; TEST WRITTEN WORD
7899 053316 001413 052770      BEQ      7$              ; CONTINUE IF GOOD, THAT IS = 0
7900 053320 160237 052770      SUB      R2,@#RERWORD      ; WORD NO IN ERROR
7901 053324 005037 001124      CLR      @#$GDDAT         ; GOOD WORD SHOULD BE 0
7902 053330 013737 054014 001126      MOV      @#WWORD,$BDDAT    ; BAD DATA
7903 053336 012737 104003 052664      MOV      #104003,@#HEDGAP ; "ERROR 2" GOES IN HEDGAP
7904 053344 000503 052664      BR      13$              ; BRANCH OUT (-----)
7905
7906 053346 013725 054014 7$:      MOV      @#WWORD,(R5)+     ; SAVE HEADER GAP
7907 053352 005302      DEC      R2
7908 053354 001351      BNE      6$
7909 053356 004737 054016      JSR      PC,@#WRITE        ; WRITE HEADER (DATA) GAP SYNC
7910 053362 023737 052752 054014      CMP      @#RSYNC,@#WWORD
7911 053370 001426      BEQ      10$
7912 053372 005737 052764      TST      @#NOSYNC         ; IS THIS FORCED HEADER ERROR COMMAND ?
7913
7914
7915
7916 053376 001406      BEQ      14$              ; IF YES NOSYNC=-1 THEN WRITE OR READ
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928 053400 005737 054014      TST      @#WWORD          ; IS IT = 0 ?
7929 053404 001420      BEQ      10$              ; CONTINUE IF GOOD
7930 053406 005037 001124      CLR      @#$GDDAT         ; IT SHOULD BE ZERO
7931 053412 000403      BR      15$              ; BRANCH TO TYPE ERROR
7932 053414 013737 052752 001124 14$:      MOV      @#RSYNC,@#$GDDAT ; GOOD DATA
7933 053422 013737 054014 001126 15$:      MOV      @#WWORD,@#$BDDAT ; BAD DATA
7934 053430 012737 000006 052770      MOV      #6,@#RERWORD
7935 053436 012737 104003 052666      MOV      #104003,@#HEDSYN
7936 053444 000443      BR      13$              ; BRANCH OUT (-----)
7937
7938 053446 013725 054014 10$:      MOV      @#WWORD,(R5)+     ; SAVE DATA SYNC.
7939 053452 000440      BR      13$              ; EXIT (-----)
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000

```

```

1934 053460 005037 053560      12$: CLR      WORD
1935 053464 004737 053564      JSR      PC, @#READ      ; READ HEADER GAP (-----)
1936 053470 005302          DEC      R2              ; ARE 5 HEADER GAP ZEROS COMPLETE ?
1937 053472 001372          BNE     12$             ; IF NOT CONTINUE
1938 053474 013737 052752 053560  MOV     @#RSYNC, @#WORD  ; SYNC WORD
1939 053502 004737 053564      JSR      PC, @#READ      ; READ HEADER (DATA) SYNC)
1940 053506 005737 052764      TST     @#NOSYNC        ; FORCED SYNC ERROR ?
1941 053512 001404          BEQ     16$             ; IF NOT ERROR COMMAND CONTINUE
1942 053514 032710 001000      BIT     @#DTSY, @RO     ; SYNC. DETECTED
1943 053520 001415          BEQ     13$             ; IF ZERO BRANCH OUT -----
1944 053522 000403          BR     17$             ; IF NOT ZERO BRANCH TO ERROR
1945
1946 053524 032710 001000      16$: BIT     @#DTSY, @RO     ; SYNC. DETECTED ?
1947 053530 001011          BNE     13$             ; EXIT IF YES -----
1948 053532 012737 000006 052770  17$: MOV     @#ERWORD        ; ERROR WORD NO.
1949 053540 013737 052752 001124  MOV     @#RSYNC, @#SGDDAT; SYNC WORD
1950 053546 012737 104002 052666  MOV     @#104002, @#HEDSYN; MOVE "ERROR 2"
1951 053554
1952 053556 000201      13$: RTS      R1              ; EXIT -----
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000

```


:*READ ONE WORD IN "WORD"

7961				
7962				
7963				
7964				
7965				
7966	053560	000000		
7967	053562	000000		
7968				
7969				
7970				
7971	053564			
7972	053566	012705	000002	
7973	053572	012710	000001	
7974	053576	006037	053560	
7975	053602	103002		
7976	053604	052710	000020	
7977	053610	012702	000007	
7978	053614	052710	000012	
7979	053614	052710	000012	
7980	053620	005737	050464	
7981	053624	001411		
7982	053626	032710	000020	
7983	053632	001404		
7984	053634	012737	177777	050456
7985	053642	000402		
7986	053644	005037	050456	
7987	053650	012746	000001	
7988	053654	006037	053560	
7989	053660	103002		
7990	053662	012716	000021	
7991	053666	012610		
7992	053670	005737	050464	
7993	053674	001404		
7994	053676	005237	050476	
7995	053702	004737	050514	
7996	053706	052710	000002	
7997	053712	005737	050464	
7998	053716	001411		
7999	053720	032710	000020	
8000	053724	001404		
8001	053726	012737	177777	050456
8002	053734	000402		
8003	053736	005037	050456	
8004	053742	012746	000001	
8005	053746	006037	053560	
8006	053752	103002		
8007	053754	012716	000021	
8008	053760	012610		
8009	053762	005737	050464	
8010	053766	001404		
8011	053770	005237	050476	
8012	053774	004737	050514	
8013				
8014	054000	005302		
8015	054002	001341		
8016	054004	005305		

WORD: 0
COMPA: 0

READ:

```

MOV #2, R5 ; WORD COUNTER
MOV #DMD, @R0 ; SET DIAG. MODE
ROR @WORD ; CHECKING IF THERE IS A ONE
BCC 1$ ; IF NO ONE BRANCH
BIS #MRD, @R0 ; SET BIT 4 IF DATA HAS ONE
MOV #7, R2 ; BYTE COUNTER
BIS #MSTCK!MCLK, @R0 ; SET CLOCK DATA IF ANY SECTOR
TST @TSECCG ; IS THIS BIT TO GENERATE AND TEST ECC ?
BEQ 6$ ; BRANCH IF NO
BIT #MRD, @R0 ; IS DATA BIT A ONE ?
BEQ 5$ ; BRANCH IF DATA BIT IS 0
MOV #-1, @ECCDATA ; ECC DATA BIT IS A ONE
BR 6$ ; BRANCH
CLR @ECCDATA ; ECC DATA BIT IS A 0
MOV #DMD, -(SP) ; KEEP ONLY DIAG. MODE
ROR @WORD ; CHECKING IF THERE IS A ONE
BCC 2$ ; IF NO ONE BRANCH
MOV #MRD!DMD, (SP) ; KEEP DATA AND DIAG. MODE
MOV (SP)+, @R0 ; PUT IN DATA RESET CLOCK SECTOR
TST @TSECCG ; IS ECC TO BE GENERATED FOR THIS BIT
BEQ 3$ ; BRANCH IF NO
INC @DATENV ; NUMBER OF CLOCKS GIVEN FOR DATA ENVELOPE
JSR PC, @ECTEST ; GO TO GENERATE AND TEST ECC
BIS #MCLK, @R0 ; SET CLOCK
TST @TSECCG ; IS THIS BIT TO GENERATE ECC
BEQ 8$ ; BRANCH IF NO
BIT #MRD, @R0 ; IS DATA BIT A ONE
BEQ 7$ ; BRANCH IF DATA BIT IS = 0
MOV #-1, @ECCDATA ; ECC DATA BIT IS A ONE
BR 8$ ; BRANCH
CLR @ECCDATA ; ECC DATA BIT IS = 0
MOV #DMD, -(SP) ; KEEP DIAG. MODE
ROR @WORD ; CHECKING IF THERE IS A ONE
BCC 4$ ; BRANCH IF NO ONE
MOV #MRD!DMD, (SP) ; KEEP DIAG. MODE AND DATA
MOV (SP)+, @R0 ; SET DATA, DIAG. MODE, CLEAR CLOCK
TST @TSECCG ; IS THIS BIT TO GENERATE ECC
BEQ 9$ ; BRANCH IF NO
INC @DATENV ; NUMBER OF CLOCKS FOR DATA ENVELOPE
JSR PC, @ECTEST ; GO TO GENERATE AND TEST ECC

9$: DEC R2 ; BYTE COUNTER
BNE 3$ ; CONTINUE IF ONE BYTE NOT COMPLETE
DEC R5 ; WORD COUNTER

```

K15

C2RJH80.RP04-5 6 DSKLS CTRLR2
C2RJH8.F12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 193
DISK SIMULATION

SEG 0192

8017 054006 001300
8018 054012 000207
8019
8020
8021
8022
8023
8024

BNE 15
RTS PC

:CONTINUE IF ONE WORD NOT COMPLETE,
:EXIT -----,

; *WRITE ONE WORD WHICH COMES BACK IN "WWORD"

```

8025
8026
8027
8028
8029
8030
8031
8032 054014 000000 WWORD: 0
8033
8034
8035
8036
8037 054016 WRITE:
8038 054026 012705 000002 MOV #2,R5 ;WORD COUNTER
8039 054032 012710 000001 MOV #1,R0 ;SET DIAG. MODE
8040 054036 012702 000007 1$: MOV #7,R2 ;BYTE COUNTER
8041 054042 012710 000013 MOV #MSTCK!MCLK!DMD,R0 ;SET SECTOR & MANT. CLOCKS
8042 054046 032710 000040 BIT #MWR,R0 ;CHECK WRITEBIT IN MAINT. REG.
8043 054052 001406 BEQ 2$ ;BRANCH IF ZERO
8044 054054 012737 177777 050456 MOV #-1,R#ECCDATA ;ECC DATA BIT IS A ONE
8045 054062 000261 SEC ;SET CARRY
8046 054064 006003 ROR R3 ;MOVE 1 FORWARD
8047 054066 000404 BR 3$
8048 054070 005037 050456 2$: CLR #ECCDATA ;ECC DATA BIT IS = 0
8049 054074 000241 CLC ;CLEAR CARRY
8050 054076 006003 ROR R3 ;MOVE 0 FOR WWORD
8051 054100 012710 000001 3$: MOV #DMD,R0 ;CLEAR SECTOR AND CLOCK
8052 054104 005737 050464 TST #TSECCG ;IS THIS BIT TO GENERATE ECC ?
8053 054110 001404 BEQ 4$ ;BRANCH IF NO
8054 054112 005237 050476 INC #DATENV ;NUMBER OF CLOCKS FOR DATA ENVELOPE
8055 054116 004737 050514 JSR PC,#ECTEST ;GO TO GENERATE AND TEST ECC (-----)
8056
8057 054122 052710 000002 4$: BIS #MCLK,R0 ;SET CLOCK
8058 054126 032710 000040 BIT #MWR,R0 ;CHECK WRITE BIT IN MAINT. REG.
8059 054132 001406 BEQ 5$ ;BRANCH IF ZERO
8060 054134 012737 177777 050456 MOV #-1,R#ECCDATA ;ECC DATA BIT IS A ONE
8061 054142 000261 SEC ;SET CARRY
8062 054144 006003 ROR R3 ;MOVE 1 FOR WWORD
8063 054146 000404 BR 6$
8064 054150 005037 050456 5$: CLR #ECCDATA ;ECC DATA BIT IS ZERO
8065 054154 000241 CLC ;CLEAR CARRY
8066 054156 006003 ROR R3 ;MOVE 0 FOR WWORD
8067 054160 012710 000001 6$: MOV #DMD,R0 ;CLEAR CLOCK
8068 054164 005737 050464 TST #TSECCG ;IS THIS BIT TO GENERATE ECC ?
8069 054170 001404 BEQ 7$ ;BRANCH IF NO
8070 054172 005237 050476 INC #DATENV ;NUMBER OF CLOCKS FOR DATA ENVELOPE
8071 054176 004737 050514 JSR PC,#ECTEST ;GO TO GENERATE AND TEST ECC (-----)
8072
8073 054202 005302 7$: DEC R2 ;COUNT FOR BYTE END
8074 054204 001346 BNE 4$ ;IF NOT BYTE END CONTINUE
8075 054206 005305 DEC R5 ;COUNT FOR WORD END
8076 054210 001312 BNE 1$ ;IF NOT WORD END CONTINUE
8077 054212 010337 054014 MOV R3,#WWORD ;STORE THE WORD
8078 054226 000207 RTS PC ;EXIT -----
8079
8080

```

M15

CZRJH80.RP04/5 6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 195
DISK SIMULATION

SEC C194

8081
8082
8083
8084

; *WRITE DATA HOUSEKEEPING ROUTINE

```

8085
8086
8087
8088
8089
8090
8091
8092
8093 054230 000000
8094 054232 000400
8095 054234 000000
8096 054236
8097 054236 011137 054230
8098 054242 012102
8099 054244 012137 053562
8100 054262 012701 000016
8101 054266 012703 055574
8102 054272 012723 177777
8103 054276 005301
8104 054300 001374
8105
8106 054302 013700 014776
8107 054306 013746 054232
8108 054312 163716 054230
8109 054316 011637 054234
8110 054322 012604
8111 054324 005737 015142
8112 054330 001403
8113 054332 012737 177777 050464
8114 054340 012703 054566
8115 054344 004737 054016
8116 054350 013723 054014
8117 054354 005302
8118 054356 001372
8119 054360 005704
8120 054362 001406
8121
8122 054364 004737 054016
8123 054370 013723 054014
8124 054374 005304
8125 054376 001372
8126 054400 005037 050464
8127 054404 012701 000002
8128 054410 004737 054016
8129 054414 013723 054014
8130 054420 005301
8131 054422 001372
8132 054424 004737 054016
8133 054430 013723 054014
8134 054434 012701 000016
8135 054440 004737 054016
8136 054444 013723 054014
8137 054450 005301
8138 054452 001372
8139 054466 000201
8140

```

```

COUNTD: 0
FORMAT: 256.
ZWORDS: 0
WRDATA:
MOV (R1), @COUNTD ; STORE NO. OF WORDS TO BE WRITTEN
MOV (R1)+, R2 ; SAME IN R2
MOV (R1)+, @COMPA ; COMPARE OR NOT
#14, R1 ; NO. OF TOLERANCE GAP WORDS
MOV @TOLGAP, R3 ; START OF TOLERANCE GAP TABLE
1$: MOV #-1, (R3)+ ; MAKE IT 177777
DEC R1 ; IS 14 COMPLETED ?
BNE 1$ ; IF NOT, CONTINUE

MOV @RHMR, R0 ; R0 CONTAINS MAINTANENCE REG.
MOV @FORMAT, -(SP)
SUB @COUNTD, (SP)
MOV (SP), @ZWORDS ; NO. OF ZERO WORDS TO BE WRITTEN
MOV (SP)+, R4
TST @TSECC ; IS THIS AN ECC TEST
BEQ 7$ ; BRANCH IF NO
MOV #-1, @TSECCG ; THESE BITS ARE TO GENERATE ECC
7$: MOV @DISK, R3 ; SIMULATED DISK AREA
2$: JSR PC, @WRITE ; WRITE ON SIMULATED DISK
MOV @WORD, (R3)+ ; STORE ON SIMULATED DISK
DEC R2
BNE 2$
TST R4 ; ANY ZEROS TO BE WRITTEN ?
BEQ 4$ ; BRANCH IF NONE TO BE WRITTEN

3$: JSR PC, @WRITE ; WRITE ZEROS ON SIMULATED DISK
MOV @WORD, (R3)+ ; STORE THEM
DEC R4
BNE 3$

4$: CLR @TSECCG ; NO MORE ECC TO BE GENERATED
MOV #2, R1

5$: JSR PC, @WRITE ; WRITE ECC1 AND ECC2 ON SIMULATED DISK
MOV @WORD, (R3)+ ; STORE IN WEEC1 AND WEEC2
DEC R1
BNE 5$

JSR PC, @WRITE ; WRITE DATA GAP
MOV @WORD, (R3)+ ; STORE IT
MOV #14, R1

6$: JSR PC, @WRITE ; WRITE TOLERANCE GAP ZEROS
MOV @WORD, (R3)+ ; STORE THEM
DEC R1
BNE 6$
RTS R1 ; EXIT -----

```

CJRJHB0.RP04/5 6 DSALS CTRLR2
CJRJHB.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 197
DISK SIMULATION

B16

SEQ 0196

10000000
11111111
11111111
11111111
11111111
11111111
11111111
11111111

0148
0149
0150
0151
0152
0153
0154
0155
0156
0157
0158
0159
0160
0161
0162
0163
0164
0165
0166
0167
0168
0169
0170
0171
0172
0173
0174
0175
0176
0177
0178
0179
0180
0181
0182
0183
0184
0185
0186
0187
0188
0189
0190
0191
0192
0193
0194
0195
0196
0197
0198
0199
0200

:*THIS IS THE SIMULATED DISK
:*ONLY ONE SECTOR OF SPACE IS ALLOCATED

054470 000023
054536 000001
054540 000004
054550 000001
054552 000005
054564 000001
054566
054566 000400
055566 000001
055570 000001
055572 000001
055574 000016

SECGAP: .BLKW 19.
WSSYNC: .BLKW 1
HEADER: .BLKW 4
WCRC: .BLKW 1
HEGAP: .BLKW 5
HDWSYN: .BLKW 1
SILOTB:
DISK: .BLKW 256.
WECC1: .BLKW 1
WECC2: .BLKW 1
D*AGAP: .BLKW 1
TOLGAP: .BLKW 14.

:SECTOR GAP 38 BYTES OF 0
:SECTOR GAP 1 BYTE OF 0 ONE SYNC BYTE
:HEADER = CYL, SECTOR/TRACK, KEY1, KEY2
:CRC
:HEADER GAP 10 BYTES OF 0
:HEADER GAP 1 BYTE OF 0 ONE SYNC. BYTE
:(ALSO USED IN SILO TEST AS SILO TABLE)
:DATA SPACE
:ECC1
:ECC2
:DATA GAP 2 BYTES OF 0
:TOLERANCE GAP 28 BYTES OF 0

8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231

;*WRITE HEADER AND DATA

;*THIS SUBROUTINE IS THE FIRST IN A SERIES OF NESTED SUBROUTINES

;*IT ISSUES DIAGNOSTIC MODE, AN EXTRA DIAGNOSTIC INDEX, AND THE
;*'GO' BIT

;*IT THEN CALLS THREE OTHER SUBROUTINES, WHICH IN TURN CALL OTHER
;*SUBROUTINES. THE THREE SUBROUTINES CALLED HERE ARE:

;* SEARCH ;ISSUES SECTOR CLOCKS TO SET SECTOR FOUND FLOP
;* WRHEAD ;WRITES THE SECTOR HEADER
;* WRDATA ;WRITES THE ACTUAL SECTOR DATA

;*ALL OF THE ABOVE MENTIONED "WRITING" IS ACTUALLY DONE INTO A CORE
;*BUFFER AREA CALLED 'DISK' VIA THE MAINTENANCE REGISTER (RHMR)

```

055630 000000          RNCTR1: .WORD 0          ; 'RUN' LINE STALL COUNTER
055632 011637 015132  COMWHD: MOV (SP), @#PCJSR ;SAVE PC OF JSR + 4
055636 162737 000004 015132 SUB #4, @#PCJSR ;SAVE PC OF JSR
055660 012777 000001 137110 MOV #DMD, @RHMR ;SET DIAGNOSTIC MODE
055666 052777 000004 137102 BIS #MINX, @RHMR ;SET DIAGNOSTIC INDEX
055674 042777 000004 137074 BIC #MINX, @RHMR ;CLEAR DIAGNOSTIC INDEX
055702 052777 000001 137046 BIS #GO, @RHCSI ;SET 'GO' BIT & STALL 'TILL 'RUN'
; (FUNCTION CODE WAS SET UP BY THE TEST)
055710 012737 000113 055630 RNWAT1: MOV #75., @#RNCTR1 ;LOAD STALL COUNTER = APPROX 450US
; FOR 11/50 CPU
055716 005337 055630 1$: DEC @#RNCTR1 ;COUNT DOWN 1 TIME
055722 001375 BNE 1$ ;CONTINUE UNTIL = 0
055724 013746 056010 MOV @#WSECT, -(SP) ;GET DESIRED SECTOR/TRACK
055730 042716 177740 BIC #1777, (SP) ;MAKE ONLY SECTOR
055734 012637 055744 MOV (SP)+, @#WTRK ;SAVE SECTOR
055740 004137 056716 2$: JSR R1, @#SEARCH ;ISSUE SECTOR CLOCKS TO GET TO
; DESIRED SECTOR <-----\
055744 000000          WTRK: .WORD 0          ;SECTOR NO.
055746 012701 000240 MOV #+NOP, R1 ;GOING TO MOVE NOPS
055752 010137 056020 R1, @#SEGPER ;NOP INTO SEGAP
055756 010137 056022 R1, @#FSYNER ;NOP INTO FSYNER
055762 010137 056024 R1, @#ERHEAD ;NOP INTO ERHEAD
055766 010137 056026 R1, @#ERCRC ;NOP INTO ERCRC
055772 010137 056030 R1, @#ERHDGAP ;NOP INTO ERHDGAP
055776 010137 056032 R1, @#HDESYN ;NOP INTO HDESYN

```



```

0232 056002 004137 056102          JSR      R1,2#WRHEAD      ;WRITE THE HEADER <-----,
0233                                     ;
0234 056006 000000          WCYL: 0          ;CYLINDER
0235 056010 000000          WSECTR: 0        ;SECTOR AND TRACK
0236 056012 000000          WKEY1: 0         ;KEY1
0237 056014 000000          WKEY2: 0         ;KEY2
0238 056016 000000          GCRC: 0         ;GOOD CRC
0239                                     ;
0240                                     ;
0241                                     ;DUMMY ERROR CALL LOCATIONS FOR THE WRITE HEADER OPERATION
0242                                     ;
0243 056020 000240          SEGP:  NOP          ; IF "ERROR 6" INSERTED BY
0244                                     ; WRHEAD SUBROUTINE, THEN
0245                                     ; SECTOR GAP GOING ON DISK
0246                                     ; IS NOT RIGHT.
0247                                     ;
0248                                     ; WORD NO. CONTAINS WHICH
0249                                     ; WORD IS WRONG, THAT IS
0250                                     ; FIRST OF TENTH, OR WHAT EVER.
0251                                     ;
0252                                     ; BAD WORD IS WHAT IS GOING ON DISK
0253                                     ;
0254 056022 000240          FSYNER: NOP          ; IF "ERROR 6" INSERTED BY
0255                                     ; WRHEAD SUBROUTINE, THEN
0256                                     ; THE LAST 0 BYTE OF SECTOR
0257                                     ; GAP OF FIRST SYNC. BYTE
0258                                     ; AFTER SECTOR GAP IS IN
0259                                     ; ERROR.
0260                                     ;
0261                                     ; WORD NO. CONTAINS 20
0262                                     ; RIGHT BYTE IS SECTOR GAP
0263                                     ; LEFT BYTE IS SYNC. BYTE.
0264                                     ;
0265                                     ; BAD WORD IS WHAT IS GOING ON
0266                                     ; DISK
0267                                     ;
0268 056024 000240          ERHEAD: NOP          ; IF "ERROR 6" INSERTED BY
0269                                     ; WRHEAD SUBROUTINE, THEN
0270                                     ; HEADER GOING ON DISK
0271                                     ; IS WRONG.
0272                                     ;
0273                                     ; WORD NO 1 = CYLINDER NO
0274                                     ; WORD NO 2 = SECTOR/TRACK
0275                                     ; WORD NO 3 = KEY1
0276                                     ; WORD NO 4 = KEY2
0277                                     ;
0278                                     ; BAD WORD IS WHAT IS GOING ON
0279                                     ; DISK
0280                                     ;
0281                                     ;
0282 056026 000240          ERCRC:  NOP          ; IF "ERROR 6" INSERTED BY
0283                                     ; WRHEAD SUBROUTINE, THEN CRC WRITTEN
0284                                     ; ON DISK IS IN ERROR.
0285                                     ;
0286                                     ; GOOD DATA IS WHAT SHOULD BE ON DISK
0287

```

```

8288 ;BAD DATA IS WHAT IS GOING ON DISK.
8289
8290 ;WORD NO IS 5
8291
8292 056030 000240 ERHDGP: NOP
8293
8294 ; IF "ERROR 6" INSERTED BY
8295 ; WRHEAD SUBROUTINE, THEN HEADER
8296 ; GAP GOING ON DISK IS WRONG.
8297
8298 ;WORD NO GIVES WHICH OF
8299 ; THE HEADER GAP WORDS
8300 ; ARE WRONG. FOR EXAMPLE:
8301
8302 ;WORD NO 1 = FIRST HEADER
8303 ; GAP WORD
8304 ;BAD WORD IS WHAT IS GOING ON DISK
8305 056032 000240 HDESYN: NOP
8306
8307 ; IF "ERROR 6" INSERTED BY
8308 ; WRHEAD SUBROUTINE, THEN LAST
8309 ; HEADER GAP BYTE OR HEADER
8310 ; SYNC BYTE GOING ON DISK IS WRONG.
8311
8312 ;WORD NO = 5
8313
8314 ;BAD DATA IS WHAT IS GOING
8315 ; ON DISK, RIGHT BYTE IS HEADER
8316 ; GAP 0'S BYTE, LEFT BYTE IS HEADER
8317 ; GAP SYNC.
8318
8319 056034 005737 015124 TST @#ERFLGS ;ARE ANY ERRORS DETECTED ?
8320 056040 001004 BNE FOUT ;IF YES BRANCH
8321 056042 004137 054236 JSR R1,@#WRDATA ;WRITE THE DATA
8322
8323 FNWORD: .WORD 0 ;FORMAT COMMAND NO. OF DATA
8324 056050 000000 .WORD 0
8325
8326 056052 FOUT: ;EXIT
8327 056066 000207 RTS PC

```

```

8328
8329
8330          ;*WRITE HEADER
8331
8332
8333
8334
8335
8336          ;*R0 = MAINT.REG.
8337          ;*R1 = SIMULATED DISK
8338          ;*R2 = BYTE COUNT
8339          ;*R3 = WRITE WORD
8340          ;*R5 = WORD COUNT
8341
8342
8343
8344          056070 000000          SCYL: 0
8345          056072 000000          SSECTR: 0
8346          056074 000000          SKEY1: 0
8347          056076 000000          SKEY2: 0
8348          056100 000000          SCRC: 0
8349
8350
8351          056102 012137 056070  WRHEAD: MOV (R1)+, @#SCYL
8352          056106 012137 056072          MOV (R1)+, @#SSECTR
8353          056112 012137 056074          MOV (R1)+, @#SKEY1
8354          056116 012137 056076          MOV (R1)+, @#SKEY2
8355          056122 012137 056100          MOV (R1)+, @#SCRC
8356
8357          056130 012701 054470          MOV #SECGAP, R1 ;SIMULATED DISK INDICATOR
8358          056134 013700 014776          MOV @#RHMR, R0 ;R0 NOW HAS MAINT. REG. ADDR.
8359          056140 012710 000001          MOV #DMD, @R0 ;SET DIAG. MODE
8360          056144 012705 000002          MOV #2, R5 ;WORD COUNTER
8361          056150 052710 000010          BIS #MSTCK, @R0 ;SET SECTOR FOR FIRST BYTE
8362          056154 012710 000013          1$: MOV #MSTCK!MCLK!DMD, @R0 ;SET SECTOR, CLCK, DIAG.
8363                                     ;MODE, RESET INDEX
8364          056160 032710 000040          BIT #MWR, @R0 ;CHECK WRITE BIT IN MAINT. REG.
8365          056164 001403          BEQ 2$
8366          056166 000261          SEC ;SET CARRY
8367          056170 006003          ROR R3 ;MOVE ONE FORWARD
8368          056172 000402          BR 3$
8369          056174 000241          2$: CLC ;CLEAR CARRY
8370          056176 006003          ROR R3 ;MOVE ZERO FORWARD
8371          056200 012710 000001          3$: MOV #DMD, @R0 ;CLEAR CLOCK SECTOR
8372          056204 012702 000007          MOV #7, R2 ;BYTE COUNTER
8373          056210 052710 000002          4$: BIS #MCLK, @R0 ;SET BIT CLOCK
8374          056214 032 0 000040          BIT #MWR, @R0 ;CHECK WRITE BIT IN MAINT.REG.
8375          056220 001403          BEQ 5$ ;BRANCH IF ZERO
8376
8377          056222 000261          SEC ;SET CARRY
8378          056224 006003          ROR R3 ;MOVE ONE FORWARD
8379          056226 000402          BR 6$
8380          056230 000241          5$: CLC
8381          056232 006003          ROR R3
8382          056234 012710 000001          6$: MOV #DMD, @R0
8383          056240 005302          DEC R2

```

```

8384 056242 001362 BNE 4$
8385 056244 005305 DEC R5
8386 056246 001342 BNE 1$
8387 056250 010321 MOV R3,(R1)+
8388 056252 005703 TST R3
8389 056254 001414 BEQ 7$
8390
8391 056256 012737 000001 052770 MOV #1, @#ERWORD
8392 056264 005037 001124 CLR @#$GDDAT
8393 056270 010337 001126 MOV R3, @#$BDDAT
8394 056274 012737 104006 056020 MOV #104006, @#SEGPFR
8395 056302 000107 056710 JMP @#17$ ; BRANCH OUT -----
8396
8397 056306 012702 000022 7$: MOV #18., R2 ; COUNT NO. OF SECTOR GAP
8398 056312 012737 000024 052770 10$: MOV #20., @#ERWORD ; COUNT TO GIVE ERROR WORD
8399 056320 004737 054016 JSR PC, @#WRITE ; WRITE SECTOR GAP
8400 056324 013721 054014 MOV @#WORD, (R1)+ ; STORE SECTOR GAP WORD
8401 056330 001413 BEQ 11$
8402 056332 160237 052770 SUB R2, @#ERWORD ; IF NOT GET ERROR WORD NO.
8403 056336 005037 001124 CLR @#$GDDAT ; GOOD WORD
8404 056342 013737 054014 001126 MOV @#WORD, @#$BDDAT ; BAD WORD
8405 056350 012737 104006 056020 MOV #104006, @#SEGPFR ; STORE "ERROR 6" IN SEGPFR
8406 056356 000554 BR 17$ ; BRANCH OUT
8407 056360 005302 11$: DEC R2 ; HAVE 18 WORDS OF ZEROS BEEN WRITTEN ?
8408 056362 001353 BNE 10$ ; IF NOT CONTINUE
8409
8410 ; AT THIS POINT THE SECTOR FOUND FLOP SHOULD
8411 ; BE HIGH, SO THAT THE HEADER SYNC BYTE CAN BE GIVEN.
8412
8413 ; HOWEVER, IN THE DRIVE TIMING ERROR TEST THE REST OF THE ROUTINE
8414 ; IS ABORTED
8415
8416 056364 005737 015144 TST @#TESDTE ; IS THIS A DRIVE TIMING ERROR TEST ?
8417 056370 001147 BNE 17$ ; BRANCH OUT IF YES -----
8418
8419 056372 004737 054016 JSR PC, @#WRITE ; WRITE ONE SECTOR GAP 0 BYTE
8420 ; AND ONE SYNC. BYTE = 230
8421 056376 013711 054014 MOV @#WORD, (R1) ; SAVE 0 BYTE AND SYNC BYTE
8422 056402 023721 052752 CMP @#RSYNC, (R1)+ ; IF SYNC. BYTE RIGHT
8423 056406 001414 BEQ 12$ ; IF YES CONTINUE OPERATION
8424 056410 012737 000024 052770 MOV #20., @#ERWORD ; IF NOT GET READY FOR ERROR PRINT
8425
8426 056416 013737 052752 001124 MOV @#RSYNC, @#$GDDAT ; GOOD WORD
8427 056424 014137 001126 MOV -(R1), @#$BDDAT ; BAD WORD
8428 056430 012737 104006 056022 MOV #104006, @#FSYNER ; INSERT "ERROR 6" IN FSYNER
8429 056436 000524 BR 17$ ; BRANCH OUT -----
8430
8431 056440 012702 000004 12$: MOV #4, R2 ; FOUR HEADER WORDS
8432 056444 012703 056070 MOV #SCYL, R3 ; POINTER FOR HEADER TABLE
8433 056450 012737 000005 052770 13$: MOV #5, @#ERWORD ; ERROR WORD NO SET
8434 056456 004737 054016 JSR PC, @#WRITE ; WRITE 4 HEADER WORDS
8435 056462 013711 054014 MOV @#WORD, (R1) ; STORE WRITTEN WORD
8436 056466 022321 CMP (R3)+, (R1)+ ; IS IT CORRECT ?
8437 056470 001412 BFG 14$ ; IF GOOD CONTINUE OPERATION
8438 ; IF NOT GET READY FOR ERRCR PRINT

```

```

0440 056472 160237 052770          SUB      R2, @#ERWORD      ;WORD NO
0441 056476 014337 001124          MOV      -(R3), @#SGDDAT ;GOOD DATA
0442 056502 014137 001126          MOV      -(R1), @#SBDDAT ;BAD DATA
0443 056506 012737 104006 056024  MOV      @104006, @#ERHEAD; INSERT "ERROR 6"
0444 056514 000475                      BR       17$              ;BRANCH OUT -----
0445
0446 056516 005302          14$:  DEC      R2              ;ARE 4 HEADER WORDS DONE?
0447 056520 001353          BNE     13$              ;IF NOT CONTINE
0448 056522 004737 054016          JSR     PC, @#WRITE     ;WRITE CRC
0449 056526 013711 054014          MOV      @#WORD, (R1)   ;STORE CRC
0450 056532 022137 056016          CMP     (R1)+, @#GCRC  ;COMPARE GOOD CRC
0451 056536 001414          BEQ     20$              ;IF GOOD CONTINUE OPERATION
0452
0453
0454 056540 014137 001126          MOV      -(R1), @#SBDDATA; BAD CRC WRITTEN
0455 056544 013737 056016 001124  MOV      @#GCRC, @#SGDDAT; GOOD CRC
0456 056552 012737 000005 052770  MOV      @5, @#ERWORD   ;ERROR WORD NO
0457 056560 012737 104006 056026  MOV      @104006, @#ERCRC; INSERT ERROR 6
0458 056566 000450          BR       17$              ;EXIT -----
0459
0460 056570 012702 000005          20$:  MOV      @5, R2          ;NO OF HEADER GAP
0461 056574 012737 000006 052770  15$:  MOV      @6, @#ERWORD   ;ERROR WORD NO SET
0462 056602 004737 054016          JSR     PC, @#WRITE     ;WRITE HEADER GAP
0463 056606 013721 054014          MOV      @#WORD, (R1)+ ;STORE
0464 056612 001412          BEQ     16$              ;IF GOOD CONTINUE OPERATION
0465
0466
0467 056614 160237 052770          SUB      R2, @#ERWORD   ;ERROR WORD NO
0468 056620 005037 001124          CLR     @#SGDDAT       ;GOOD DATA
0469 056624 014137 001126          MOV      -(R1), @#SBDDAT; BAD DATA
0470 056630 012737 104006 056030  MOV      @104006, @#ERHDCP; STORE "ERROR 6"
0471 056636 000424          BR       17$              ;BRANCH OUT -----
0472
0473 056640 005302          16$:  DEC      R2              ;ARE 5 HEADER GAP ZERCS DONE ?
0474 056642 001354          BNE     15$              ;IF NOT CONTINUE
0475 056644 004737 054016          JSR     PC, @#WRITE     ;WRITE CRC
0476 056650 013711 054014          MOV      @#WORD, (R1)   ;STORE
0477 056654 023721 052752          CMP     @#RSYNC, (R1)+ ;COMPARE
0478 056660 001413          BEQ     17$              ;A-OK, EXIT -----
0479
0480 056662 012737 000005 052770  MOV      @5, @#ERWORD   ;IF NOT GET READY FOR ERROR PRINT
0481 056670 014137 001126          MOV      -(R1), @#SBDDAT; BAD DATA
0482 056674 013737 052752 001124  MOV      @#RSYNC, @#SGDDAT; STORE
0483 056702 012737 104006 056032  MOV      @104006, @#HDESYN; STORE
0484
0485 056710          17$:  RTS      R1              ;EXIT -----
0486 056712 000201
0487
0488
0489
0490
0491
0492
0493
0494
0495
0496
0497
0498
0499
0500
0501
0502
0503
0504
0505
0506
0507
0508
0509
0510
0511
0512
0513
0514
0515
0516
0517
0518
0519
0520
0521
0522
0523
0524
0525
0526
0527
0528
0529
0530
0531
0532
0533
0534
0535
0536
0537
0538
0539
0540
0541
0542
0543
0544
0545
0546
0547
0548
0549
0550
0551
0552
0553
0554
0555
0556
0557
0558
0559
0560
0561
0562
0563
0564
0565
0566
0567
0568
0569
0570
0571
0572
0573
0574
0575
0576
0577
0578
0579
0580
0581
0582
0583
0584
0585
0586
0587
0588
0589
0590
0591
0592
0593
0594
0595
0596
0597
0598
0599
0600

```



```

0551                                     ;*WILL BE IDENTICAL WITH ONE MAINT. CLOCK
0552
0553
0554                                     ;ONE WORD ONLY
0555
0556 057006 012702 000010 1$: MOV #8., R2 ;BYTE COUNTER
0557 057012 012705 000002      MOV #2., R5 ;BYTES PER WORD
0558 057016 052710 000010      BIS #MSTCK, @R0 ;SET SECTOR CLOCK
0559 057022 052710 000002      BIS #MCLK, @R0 ;SET MAINT. CLOCK
0560 057026 000402      BR 3$ ;BRANCH TO CLEAR SECTOR AND CLOCK
0561 057030 052710 000012 2$: BIS #MSTCK!MCLK, @R0 ;SET BOTH CLOCKS
0562 057034 042710 000012 3$: BIC #MSTCK!MCLK, @R0 ;CLEAR BOTH CLOCKS
0563 057040 052710 000002 8$: BIS #MCLK, @R0 ;SET MAINT. CLOCK
0564 057044 042710 000002      BIC #MCLK, @R0 ;CLEAR MAINT. CLOCK
0565 057050 005302      DEC R2 ;BYTE COUNTER
0566 057052 001372      BNE 8$ ;CONTINUE IF BYTE NOT COMPLETE
0567
0568 057054 012702 000007      MOV #7., R2 ;SETUP FOR SECOND BYTE
0569 057060 005305      DEC R5 ;IS WORD COMPLETE?
0570 057062 001362      BNE 2$ ;CONTINUE IF NOT COMPLETE
0571                                     ;TO GIVE SECTOR CLOCK AND MAINT. CLOCK
0572
0573
0574                                     ;NOW 303 WORDS ARE LEFT AND ALL ARE IDENTICAL
0575
0576 057064 012701 000457      MOV #303., R1 ;WORDS PER SECTOR COUNTER
0577 057070 012705 000002 4$: MOV #2., R5 ;BYTES PER WORD COUNTER
0578 057074 012702 000007 5$: MOV #7., R2 ;BIT COUNTER (MAINT. CLOCK COUNTER)
0579 057100 052710 000012      BIS #MSTCK!MCLK, @R0 ;SET SECTOR CLOCK AND MAINT. CLOCK
0580 057104 042710 000012      BIC #MSTCK!MCLK, @R0 ;CLEAR CLOCKS
0581 057110 052710 000002 6$: BIS #MCLK, @R0 ;SET MAINT. CLOCK
0582 057114 042710 000002      BIC #MCLK, @R0 ;RESET MAINT. CLOCK
0583 057120 005302      DEC R2 ;IS BYTE COMPLETE ?
0584 057122 001372      BNE 6$ ;CONTINUE IF NOT COMPLETE
0585
0586 057124 005305      DEC R5 ;IS WORD COMPLETE ?
0587 057126 001362      BNE 5$ ;CONTINUE IF NOT
0588
0589 057130 005301      DEC R1 ;IS SECTOR COMPLETE ?
0590 057132 001356      BNE 4$ ;CONTINUE IF NOT
0591
0592 057134 052710 000010      BIS #MSTCK, @R0 ;SET SECTOR CLOCK 1 MORE TIME (FOR 609)
0593 057140 042710 000010      BIC #MSTCK, @R0 ;CLEAR SECTOR CLOCK
0594 057144 005303      DEC R3 ;IS REQUIRED NO OF SECTORS COMPLETE ?
0595 057146 001317      BNE 1$ ;CONTINUE IF NOT
0596
0597
0598 057150                                     7$:
0599 057164 000201      RTS R1
0600
0601                                     ;*READ ONE SECTOR OF DATA
0602
0603 057166 000000      RNG: 0 ;NO. OF WORDS READ
0604 057170 000000      RCOM: 0 ;EXTRA STORAGE
0605
0606

```

8607									
8608	057172	012137	057166		REDATA: MOV	(R1)+, @#RNO		: SAVE NO. OF WORDS ONLY FOR INFORMATION	
8609	057176	012137	057170			(R1)+, @#RCOM		: EXTRA WORD ONLY FOR INFORMATION	
8610	057204	005737	015142			TST	@#TSECC	: IS THIS AN ECC TEST	
8611	057210	001403				BEQ	1\$: BRANCH IF NO	
8612	057212	012737	177777	050464		MOV	@-1, @#TSECCG	: THESE BITS ARE TO GENERATE ECC	
8613	057220	012702	000402		1\$:	MOV	@256, R2	: 256 WORDS PER SECTOR	
8614								: PLUS 2 ECC WORDS	
8615	057224	012703	054566			MOV	@DISK, R3	: POINTE TO DISK SIMULATION	
8616	057230	012337	053560		2\$:	MOV	(R3)+, @#WORD	: READY TO READ CONTENTS	
8617	057234	004737	053564			JSR	PC, @#READ	: READ	
8618	057240	005302				DEC	R2	: IS 256 WORDS DONE?	
8619	057242	001372				BNE	2\$: IF NOT BRANCH	
8620	057244	005737	015142			TST	@#TSECC	: IS THIS AN ECC TEST	
8621	057250	001012				BNE	4\$: BRANCH OUT IF YES	
8622	057252	005037	050464			CLR	@#TSECCG	: NO MORE ECC BITS ARE TO BE GENERATED	
8623	057256	012702	000017			MOV	@15, R2	: ONE DATA GAP, 14 TOLERANCE GAP	
8624	057262	012337	053560		3\$:	MOV	(R3)+, @#WORD	: READY TO READ CONTENTS OF WORD	
8625	057266	004737	053564			JSR	PC, @#READ	: READ	
8626	057272	005302				DEC	R2	: COUNT	
8627	057274	001372				BNE	3\$: BRANCH IF 14 NOT DONE	
8628	057276				4\$:				
8629	057300	000201				RTS	R1	: RETURN	

M16

CZRJH80.RP04/5.6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 208
DISK SIMULATION

SEQ 0207

8630	057302			
8631	057356	104402		
8632	057360	012777	057302	135356
8633	057366	000000		
8634				

RPVECT:

TYPOC
MOV @RPVECT,@RPVEC
HALT

;TYPE FROM PC
;RESTORE TRAP RP04 VECTOR
;CHANGE TO CONTINUE

CZRJH80.RP04.5.6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 209

SEQ 0208

8635
8636
8637
8638
8639
8640

.SBTTL
.SBTTL ***SYSMAC LIBRARY ROUTINES***
.SBTTL

CZRJH80 RPO4/5 6 DSALS CTRLR2
CZRJHB.F12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 210
TTY INPUT ROUTINE

CO1

8641

;FROM THE TTY

SEQ 0209

001

CZRJH80, RPO4/5 '6 DSKLS CTRLR2
CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 211
POWER DOWN AND UP ROUTINES

SEQ 0210

8642
8643

000001

.END

R11	025524	3207#															
R15	026350	3369	3373#														
R16	026520	3415	3419#														
R44	030440	3766	3770#														
SAVDT	015126	2536#	2889#														
SAVER	046456	2911	2925#	3912	3991	4066	4158	4218	4287	6812#							
SAVSN	015130	2539#	2888#														
SC =	100000	2270#	3933	3979	4086	4147	4238	4275									
SCOP1 =	104413	6605	8542#														
SCRC	056100	8348#	8355#														
SCYL	056070	8344#	8351#	8432													
SC1 =	000100	2358#															
SC10 =	001000	2361#															
SC2 =	000200	2359#															
SC20 =	002000	2362#															
SC4 =	000400	2360#															
SEARCH	056716	7229	7715	8220	8529#												
SECGAP	054470	4338	4471	5072	5662	8158#	8357										
SECOTR	052652	3824#	3889#	4043#	4638#	4639#	4788#	4789#	4943#	4944#	5240#	5241#	5387#	5388#			
		5538#	5539#	5822#	5823#	5962#	5963#	6121#	6122#	6287#	6288#	6832#	6833#	6911#			
		6912#	7053#	7054#	7712	7725#											
SECTR	056714	8527#	8529#	8531													
SEECOM	015200	2581#	7249														
SEGPER	056020	8225#	8243#	8394#	8405#												
SELECT	015120	2531#	2618#	2620#	2648	2807	2822	6470									
SELTST	022622	2742	2807#														
SEKCH	015162	2574#															
SETCK1	031334	3932#															
SETCK2	032030	4085#															
SETCK3	032554	4237#															
SETDSK	047446	7036#															
SILOTB	054566	8164#															
SKEY1	056074	8346#	8353#														
SKEY2	056076	8347#	8354#														
SKI =	040000	2434#															
SN	015060	2514#															
SNO1	020662	2635	2641#														
SRO =	177572	509#															
SR1 =	177574	509#															
SR2 =	177576	509#															
SR3 =	172516	509#															
SSECTR	056072	8345#	8352#														
SSYN	052662	7719#	7734#	7873#													
SS1	033134	4337#	4461														
SS10	033302	4330#	4391#	4393	4453#												
SS12	033332	4331#	4406#	4454#													
SS13	033340	4332#	4407#	4455#													
SS14	033346	4333#	4408#	4456#													
SS15	033406	4334#	4418#	4457#													
SS2	033572	4459#															
SS3	033162	4326#	4351#	4449#													
SS4	033166	4327#	4352#	4450#													
SS5	033172	4328#	4353#	4451#													
SS7	033220	4329#	4368#	4452#													
STACK =	001000	487#	2625	2657	2693	2902	2956	2976	3007	3024	3047	3067	3091	3112			
		3162	3197	3233	3270	3302	3355	3395	3447	3479	3495	3517	3541	3567			

\$TMP0	001176	511#	1878	2762*	2763*	2973*	2989	3159*	3170	3214*	3248*	3281*	3454*	3464
		3706*	3725*	3738	3750*	3770	3932*	3933	4085*	4086	4237*	4238	6771*	6777
		6782	6786	6876*	6890	6974*	7020*							
\$TMP1	001200	511#	1876	1878	1892	2669*	6421*	6422*	6446*	6447*	6772*	6777	6782	6877*
		6892												
\$TMP2	001202	511#	1892	6775*	6779*	6781*	6784*	6976*	7018*					
\$TMP3	001204	511#	1878	1892	6769*	6770*	6975*	6977	6978*					
\$TMP4	001206	511#	6977*	7001*										
\$TMP5	001210	511#	6973*	6979*	6985	7083*	7162	7184						
\$TN =	000073	467#	2649	2657#	2658	2693#	2694	2707#	2712	2718#	2808	2811#	2892#	2894
		2902#	2903	2956#	2969#	3005#	3019	3022#	3041	3045#	3061	3065#	3085	3089#
		3106	3110#	3130	3146#	3184#	3224	3231#	3258	3268#	3291	3300#	3319	3353#
		3375	3393#	3421	3445#	3473#	3487	3493#	3507	3514#	3531	3539#	3557	3565#
		3583	3591#	3608	3615#	3635	3636	3646#	3662	3668#	3684	3694#	3712	3718#
		3744#	3777#	3801	3806#	3812#	3814	3859	3880	3883#	3884	3938	4038#	4039
		4092	4190#	4191	4243	4317#	4318	4431	4461	4469#	4471	4537	4580	4597#
		4599	4684	4735	4746#	4748	4843	4894	4902#	4904	4995	5057	5070#	5072
		5138	5182	5199#	5201	5286	5334	5345#	5347	5440	5489	5497#	5499	5593
		5653	5660#	5662	5728	5771	5783#	5784	5868	5915	5922#	5923	6023	6073
		608#	6082	6175	6238	6246#	6248	6341	6402	6412#	6413	6429	6433	6437#
		643#	6451	6461#										
\$TPB	001152	511#	8641#											
\$TPFLG	001157	511#	8641											
\$TPS	001150	511#	8641											
\$TRAP	062356	2625	8642#											
\$TRAP2	062400	8642#												
\$TRP =	000016	8642#												
\$TRPAD	062412	8642#												
\$STNM	001102	511#	6469*	6497*	8641*	8642								
\$TTYIN	061374	8641#												
\$TYBN =	***** U	8642												
\$TYPOS	057662	8641#	8642											
\$TYPE	060106	8641#	8642											
\$TYPEC	060256	8641#												
\$TYPEX	060324	8641#												
\$TYPOC	062154	8642#												
\$TYPON	062170	8642#												
\$TYPOS	062130	8642#												
\$XTSTR	057422	8641#												
\$GET4 =	000000	6497#												
\$OFILL	062353	8642#*												
\$4OCAT =	***** U	8641	8642											
.	= C62630	488#	489#	492#	510#	511#	1997#	2205#	2525#	2592#	2593#	2594#	2625	2638#
		2639#	2640#	2687#	2686#	2723#	2746#	2787#	2789#	2791#	2852#	2881#	2883#	2885#
		2895#	2898#	3196#	6464#	6466#	6497	6531#	6534#	7588#	7596#	7600#	8158#	8159#
		8160#	8161#	8162#	8163#	8165#	8166#	8167#	8168#	8159#	8631#	8641#	8642#	

K02

CZRJH80 RPO4/5/6 DSKLS CTRLR2
 CZRJH8.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 233
 CROSS REFERENCE TABLE -- MACRO NAMES

SEQ 0230

CHECKA	484#	4432	4550	4708	4863	5024	5151	5310	5460	5623	5740	5892	6043	6204	6371
CHECKB	484#	3843	3908	4062	4214	4427	4521	4665	4824	4977	5122	5267	5422	5574	5712
COMMEN	5849	6004	6157	6322	6855	6536	7083								
ENDCOM	469	487#													
ERROR	472	487#													
	487#	2670	2699	2714	2949	2987	3019	3041	3061	3085	3106	3130	3168	3227	3260
	3291	3315	3371	3417	3462	3487	3507	3531	3557	3583	3608	3635	3662	3684	3712
	3736	3768	3801	3870	3873	3937	4008	4029	4090	4181	4241	4309	4441	4443	4543
	4547	4580	4582	4687	4695	4735	4737	4846	4855	4894	4896	4998	5007	5019	5057
	5059	5144	5148	5182	5184	5289	5297	5334	5336	5443	5452	5489	5491	5596	5605
	5617	5653	5655	5733	5737	5771	5773	5871	5879	5915	5917	6026	6035	6073	6075
	6178	6187	6199	6238	6240	6344	6353	6365	6402	6404	6427	6433	6454	6682	6689
	6693	6706	6711	6714	6734	6742	6748	6753	6787	7127	7129	7153	7155	7170	7181
	7191	7201	7262	7457	7463	7523									
ESCAPE	487#														
GETPRI	487#														
GETSWR	467#	487#	2643												
HCOMPR	484#														
HCOMPW	484#														
MAKECL	484#														
MSG	2656#	2355	3906												
	4190	2657	2652#	2693	2810#	2811	2892#	2901#	2902	3812#	3882#	3883	4037#	4038	4189#
	5345	4317#	4468#	4469	4596#	4597	4745#	4746	4901#	4902	5069#	5070	5198#	5199	5344#
	6436#	5496#	5497	5659#	5660	5782#	5783	5921#	5922	6080#	6081	6245#	6246	6411#	6412
	487#	6437	6461#												
MULT	487#														
NEWST	487#	2657	2693	2707	2718	2811	2892	2902	2956	2969	3005	3022	3045	3065	3089
	3110	3146	3184	3231	3268	3300	3353	3393	3445	3473	3493	3514	3539	3565	3591
	3615	3646	3668	3694	3718	3744	3777	3806	3812	3883	4038	4190	4317	4469	4597
	4746	4902	5070	5199	5345	5497	5660	5783	5922	6081	6246	6412	6437	6461	
POP	487#	6567	6634	6819	6900	7023	7061	7231	7264	7482	7538	7566	7789	7951	8018
PUSH	8078	8139	8326	8485	8597	8628	8641	8642							
	487#	6560	6624	6812	6872	6970	6972	7036	7214	7243	7348	7499	7546	7702	7841
	7972	8037	8100	8206	8356	8530	8610	8641	8642						
REPORT	487#														
RFORGC	484#	4580	4735	4894	5057	5182	5334	5489	5653	5771	5915	6073	6238	6402	
RH70CK	484#	2694	3493	3514	3591	3814									
SAVE	484#	8642													
SAVTST	484#	2658	2694	2707	2892	2903	2956	2969	3005	3022	3045	3065	3089	3110	3146
	3184	3231	3268	3300	3353	3393	3445	3473	3493	3514	3539	3565	3591	3615	3646
	3668	3694	3718	3744	3777	3806	3814	3884	4039	4191	4318	4471	4599	4748	4904
	5072	5201	5347	5499	5662	5784	5923	6082	6248	6413	6438				
SCOPE	487#	2657	2693	2707	2718	2811	2892	2902	2956	2969	3005	3022	3045	3065	3089
	3110	3146	3184	3231	3268	3300	3353	3393	3445	3473	3493	3514	3539	3565	3591
	3615	3646	3668	3694	3718	3744	3777	3806	3812	3883	4038	4190	4317	4469	4597
	4746	4902	5070	5199	5345	5497	5660	5783	5922	6081	6246	6412	6437	6461	6497
SETPRI	487#	8641													
SETTRA	8642#														
SETUP	487#	2625													
SKIP	484#	487#	2649	2712	2808	2894	3019	3041	3061	3085	3106	3130	3224	3258	3291
	3319	3375	3421	3487	3507	3531	3557	3583	3608	3635	3636	3662	3684	3712	3801
	3859	3880	4431	4461	4537	4684	4843	4995	5138	5286	5440	5593	5728	5868	6023
	6175	6341	6429	6433	6451										
SLASH	487#														
SMORE	484#	8641													
SPACE	487#														
STAR#	478	483	487#	489	511	2221	2222	2255	2256	2657	2693	2707	2718	2773	2782

M02

CZRJHB0, RPO4/5/6 DSKLS CTRLR2
CZRJHB.P12 10-NOV-77 11:09

MACY11 30(1046) 10-NOV-77 11:48 PAGE 235
CROSS REFERENCE TABLE -- MACRO NAMES

SEQ 0232

.STYPO 467# 8641
.STYPE 467# 8641
.STYPO 467# 8642

.ABS. 062630 000

ERRORS DETECTED: 0

RM03: CZRJHB, CZRJHB, SEQ/CRF/SOL/NL:MC:ME:CND=RM03: CZRJHB.P11, CZRJHB.P12
RUN-TIME: 31 25 2 SECONDS
RUN-TIME RATIO: 484/59=8.1
CORE USED: 29K (57 PAGES)

N02