

KDJ11-A

KDJ11 CACHE MEM SYS
CZKDMBO

COPYRIGHT (c) 1983-84
AH-T711B-MC
FICHE 01 OF 01

JUL 1984
digital
Made In USA

Table with multiple columns and rows of data, including headers like 'CACHES', 'MEM', 'SYS', and 'CZKDMBO'. The data is organized in a grid format, with some cells containing numerical values and others containing text labels. The table is partially obscured by a dark blue overlay on the right side of the page.



1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

.REM &

IDENTIFICATION

PRODUCT CODE: AC-T710B-MC
PRODUCT NAME: CZKDMB0 KDJ11 CACHE MEMORY DIAGNOSTIC
PRODUCT DATE: 15-MAR-84
MAINTAINER: DIAGNOSTIC ENGINEERING
AUTHORS: HENRY ENMAN, JIM PITTMAN, BARRY IRRGANG

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

NO RESPONSIBILITY IS ASSUMED FOR THE USE OR RELIABILITY OF SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL OR ITS AFFILIATED COMPANIES.

COPYRIGHT (C) 1984 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL	PDP	UNIBUS	MASSBUS
DEC	DECUS	DECTAPE	

&

41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56

HISTORY

.REM &

OCT-83 REV. A
FEB-84 REV. B

- FIRST RELEASE
CORRECTIONS MADE TO:
1. CORRECT VECTOR AREA MAINTENANCE PROBLEM
2. ALLOW DIAGNOSTIC TO EXECUTE PROPERLY IN APT ENVIRONMENT.
3. ALLOW DIAGNOSTIC TO BE EXECUTED IN SYSTEMS WITH MXV11-A/B MODULES. REQUIRES DELETION OF TESTS WHICH CAUSE KDJ11-A CACHE PARITY ABORTS.
4. ENSURE THAT CPU ERROR REGISTER IS CLEARED AFTER COMPLETION OF TEST THAT MIGHT CAUSE IT TO BE SET.
5. SAVE PC AND CONTENTS OF R6 ON UNEXPECTED INTERRUPTS
&

57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83

.REM E

TABLE OF CONTENTS

1.0	GENERAL INFORMATION
1.1	PROGRAM ABSTRACT
1.2	SYSTEM REQUIREMENTS
1.3	RELATED DOCUMENTS AND STANDARDS
1.4	DIAGNOSTIC HIERARCHY PREREQUISITES
1.5	ASSUMPTIONS
2.0	OPERATING INSTRUCTIONS
2.1	LOADING AND STARTING PROCEDURE
2.2	PROGRAM OPTIONS
2.3	OPERATION UNDER APT
2.4	EXECUTION TIMES
3.0	ERROR INFORMATION
4.0	PROGRESS REPORT

E

84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139

.REM &

1.0 GENERAL INFORMATION

1.1 PROGRAM ABSTRACT

THIS IS AN APT COMPATIBLE VERSION OF THE KDJ11 CACHE MEMORY SYSTEM DIAGNOSTIC. IT FOCUSES ON TESTING THE FUNCTIONALITY OF THE CACHE MEMORY SYSTEM. A SWITCH IS PROVIDED IN THE SOFTWARE SWITCH REGISTER TO DISABLE 22 BIT ADDRESS GENERATION IN 18 BIT QBUS SYSTEMS. THIS IS IMPLEMENTED BY SETTING BIT 08 TO A ONE. DEFAULT IS TO TEST 22 BIT ADDRESSES. IN ADDITION; A SWITCH IS PROVIDED TO ENABLE THE EXECUTION OF THE CACHE DATA, AND CACHE TAG RAM DATA RELIABILITY TESTS. THESE TESTS ARE VERY LONG AND MAY NOT BE DESIRED IN ALL APPLICATIONS. THESE TESTS ARE ENABLED BY SETTING BIT 09 IN THE SOFTWARE SWITCH REGISTER (LOCATION 176) TO ONE. DEFAULT IS TO NOT EXECUTE THESE TESTS.

1.2 SYSTEM REQUIREMENTS

KDJ11-A PROCESSOR MODULE
ENSURE THAT HALT TRAP OPTION IS DISABLED (JUMPER W9 INSTALLED)
32KW MEMORY
Q-22 BACKPLANE (18 BIT QBUS MAY BE USED WITH REDUCED TEST COVERAGE)
SERIAL LINE UNIT AND CONSOLE TERMINAL (CONSOLE TERMINAL NOT REQUIRED FOR APT)

1.3 RELATED DOCUMENTS AND STANDARDS

KDJ11-A MODULE SPECIFICATION REV 2.2
PDP11 MAINDEC SYSMAC PACKAGE
J11 CONTROL CHIP SPECIFICATION 21-17679-00
J11 DATA CHIP SPECIFICATION 21-17677-00

1.4 DIAGNOSTIC HIERARCY PREREQUISITES

THE KDJ11 CPU, MEMORY MANAGEMENT AND FLOATING POINT DIAGNOSTICS SHOULD RUN SUCCESSFULLY PRIOR TO RUNNING THE CACHE MEMORY SYSTEM TESTS.

1.5 ASSUMPTIONS

IT IS ASSUMED THAT THE DIAGNOSTIC OPERATOR IS FAMILIAR WITH THE XXDP+ OPERATING SYSTEM AND THE J11 MICRO-ODT.

2.0 OPERATING INSTRUCTIONS

2.1 LOADING AND STARTING PROCEEDURE

LOAD PROGRAM INTO MEMORY USING STANDARD XXDP+ PROCEEDURES. THE PROGRAM IS STARTED BY LOADING ADDRESS 200 AND USING THE J11 MICRO-ODT G COMMAND TO START. THE PROGRAM IDENTIFICATION MESSAGE WILL BE TYPED AFTER THE FIRST PASS OF THE COMPLETE PROGRAM.

2.2 PROGRAM OPTIONS

140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195

THE FOLLOWING ASSIGNMENTS HAVE BEEN MADE FOR THE KDJ11-A
DIAGNOSTIC SWITCH REGISTER BITS:

BIT#15	14	13	12	11	10	9	8	
						DON'T TEST BEVENT	18 BIT ADDRESS ONLY	EXTENDED CACHE TESTS

DEFAULT SETTINGS ARE TO TEST 22 BIT ADDRESSES AND NOT DO THE
EXTENDED CACHE TESTS.

PRIOR TO EXECUTING THE FIRST PASS OF THE DIAGNOSTIC THE OPERATOR
WILL BE DIRECTED TO SET THE SWITCH REGISTER TO INDICATE WHETHER
THE KDJ11-A UNDER TEST IS IN A SYSTEM CONFIGURED FOR 18 OR 22 BIT
ADDRESSING AND WHETHER CACHE RAM DATA RELIABILITY TESTS ARE TO BE
EXECUTED. AN 18 BIT ADDRESS CONFIGURATION SHOULD BE INDICATED IF
ANY 18 ADDRESS BIT ONLY MEMORY BOARDS RESIDE IN THE SYSTEM OR IF
THE SYSTEM BACKPLANE DOES NOT SUPPORT 22 ADDRESS BITS. THE CACHE
RAM DATA RELIABILITY TESTS REQUIRE APPROXIMATELY 35 MINUTES TO
EXECUTE AND SHOULD ONLY BE SELECTED IF PROBLEMS WITH CACHE DATA
CORRUPTION OR RETENTION ARE SUSPECTED.

TO CHANGE THE SWITCH REGISTER; HALT THE PROGRAM AND RESTART IT
AT 200 ANSWERING THE INITIAL QUESTIONS.

2.3 OPERATION UNDER APT

OPERATION IN THE APT ENVIRONMENT REQUIRES SOME SPECIAL CONSIDERA-
TIONS DUE TO THE ASYNCHRONOUS HALTS OF THE DIAGNOSTIC BY THE APT
MONITOR. IF THE EFFECTS OF THESE HALTS ARE NOT ANTICIPATED, FALSE
ERRORS MAY BE REPORTED. THEREFORE, WHEN OPERATING IN THE APT ENVIRON-
MENT THE FOLLOWING DIFFERENCES IN THE EXECUTION OF THE PROGRAM SHOULD
BE NOTED:

1. CERTAIN CACHE TESTS WHICH RELY ON THE INTEGRITY OF DATA IN THE
HIT/MISS REGISTER OR THE WAY IN WHICH THE CACHE IS ALLOCATED WILL
JUMP TO A SUB-ROUTINE IF AN ERROR IS ENCOUNTERED. THE SUBROUTINE
DETERMINES IF THE DIAGNOSTIC IS OPERATING IN APT ENVIRONMENT. IF
IT IS IN APT ENVIRONMENT IT WILL RETRY THE FAILING TEST ONE TIME.
IF THE TEST PASSES ON THE SECOND ATTEMPT THE FIRST ERROR WILL BE
CONSIDERED TO BE APT INDUCED. IF IT FAILS ON THE SECOND ATTEMPT
THE ERROR ROUTINE WILL BE CALLED.

2.4 EXECUTION TIMES

A. THE LONGEST TEST

THE LONGEST TEST IS THE TAG RAM DATA RELIABILITY TEST WHICH TAKES
APPROXIMATELY 25 MINUTES TO EXECUTE. FOR THIS REASON THE DATA RELIABILITY
TESTS ARE NORMALLY DE-SELECTED.

B. FULL PASS TIME

THE TIME FOR A FULL PASS WITH THE DATA RELIABILITY TESTS DE-SELECTED

196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215

IS APPROXIMATELY 5 SECONDS. WITH ALL TESTS SELECTED A FULL PASS
TAKES ABOUT 35 MINUTES.

3.0 ERROR INFORMATION

ERRORS WILL CAUSE THE FOLLOWING ERROR MESSAGE TO BE PRINTED:

CACHE SYSTEM ERROR
ERROR # = (UNIQUE ERROR NUMBER)
ERROR PC = (PC AT TIME OF ERROR)

THE ERROR WILL THEN BE REPORTED TO APT AND THE PROGRAM
WILL HALT.

4.0 PROGRESS REPORT

AT THE END OF EACH PASS THE DIAGNOSTIC NAME AND PASS COUNT ARE PRINTED.

&

216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254

```

.TITLE PROGRAM HEADER AND TABLES
.SBTTL PROGRAM HEADER

.MCALL ETXT1,ETXT2,ETXT3,ETXT4,ETXT5,ETXT6,ETXT7,ETXT8,ETXT9
.MCALL ETXT10,ETXT11,ETXT12,ETXT13,ETXT14,ETXT15,ETXT16,ETXT17
.MCALL ETXT18,ETXT19,ETXT20,ETXT21,ETXT22,ETXT23,ETXT24,ETXT25
.MCALL ETXT26,ETXT27,ETXT28,ETXT29,ETXT30,ETXT31,ETXT32,ETXT33
.MCALL ETXT34,ETXT35,ETXT36,ETXT37,ETXT38,ETXT39,ETXT40,ETXT41
.MCALL ETXT42,ETXT43,ETXT44,ETXT45,ETXT46,ETXT47,ETXT48,ETXT49
.MCALL ETXT50,ETXT51,ETXT52,ETXT53,ETXT54,ETXT55,ETXT56,ETXT57
.MCALL ETXT58,ETXT59,ETXT60,ETXT61,ETXT62
.MCALL ERRF1,ERRF2,ERRF3,ERRF4,ERRF5,ERRF6,ERRF7
.MCALL ERRF8,ERRF9,ERRF10,ERRF11,ERRF12,ERRF13,ERRF14,ERRF15
.MCALL ERRF16,ERRF17,ERRF18,ERRF19,ERRF20,ERRF21,ERRF22,ERRF23
.MCALL ERRF24,ERRF25,ERRF26,ERRF27,ERRF28,ERRF29,ERRF30,ERRF31
.MCALL ERRF32,ERRF33,ERRF34,ERRF35,ERRF36,ERRF37,ERRF38,ERRF39
.MCALL ERRF40,ERRF41,ERRF42,ERRF43,ERRF44,ERRF45,ERRF46,ERRF47
.MCALL ERRF48,ERRF49,ERRF50,ERRF51,ERRF52,ERRF53,ERRF54,ERRF55
.MCALL ERRF56,ERRF57,ERRF58,ERRF59,ERRF60,ERRF61,ERRF62,ERRF63
.MCALL ERRF64,ERRF65,ERRF66,ERRF67,ERRF01,ERRF02,ERRF03,ERRF04
.MCALL ERRF05,ERRF06,ERRF07,ERRF08,ERRF09,SFTERR,EXITST
.MCALL NEWTST,ERRDEF,.EQUAT,.KT11,.$40CAT,.$EOP,.$APTBL5,SETUP
.MCALL . $TYPE,.$TYPDEC,ERRDF,BGNTST,ENDTST,BGNMOD,ENDMOD,CKLOOP
.MCALL .HEADER,.$SETUP,.$TRAP,BGNSUB,ENDSUB,.$ACT11,.$APTHDR
.MCALL . $APTYPE,.$ERROR,.$TYPOCT,.$READ

```

```

.TITLE KDJ11-A CACHE MEMORY SYSTEM TEST
; *COPYRIGHT (C) MARCH,1984
; *DIGITAL EQUIPMENT CORP.
; *MAYNARD, MASS. 01754
; *
; *
; *THIS PROGRAM WAS ASSEMBLED USING THE PDP-11 MAINDEC SYSMAC
; *PACKAGE (MAINDEC-11-DZQAC-C3), JAN 19, 1977.
; *
$TN=1
$SWR=160000 ;:HALT ON ERROR, LOOP ON TEST, INHIBIT ERROR TYP0UT

```

000001
160000

```

255 .TITLE GLOBAL AREAS
256 .SBTTL GLOBAL EQUATES SECTION
257
258 ;**
259 ; THE GLOBAL EQUATES SECTION CONTAINS PROGRAM EQUATES THAT
260 ; ARE USED IN MORE THAN ONE TEST.
261 ;--
262 .SBTTL BASIC DEFINITIONS
263
264 ;*INITIAL ADDRESS OF THE STACK POINTER *** 1000 ***
265 001000 STACK= 1000
266 .EQUIV EMT,ERROR ;;BASIC DEFINITION OF ERROR CALL
267 .EQUIV IOT,SCOPE ;;BASIC DEFINITION OF SCOPE CALL
268
269 ;*MISCELLANEOUS DEFINITIONS
270 000011 MT= 11 ;;CODE FOR HORIZONTAL TAB
271 000012 LF= 12 ;;CODE FOR LINE FEED
272 000015 CR= 15 ;;CODE FOR CARRIAGE RETURN
273 000200 CRLF= 200 ;;CODE FOR CARRIAGE RETURN-LINE FEED
274 177776 PS= 177776 ;;PROCESSOR STATUS WORD
275 .EQUIV PS,PSW
276 177774 STKLMT= 177774 ;;STACK LIMIT REGISTER
277 177772 PIRQ= 177772 ;;PROGRAM INTERRUPT REQUEST REGISTER
278 177570 DSWR= 177570 ;;HARDWARE SWITCH REGISTER
279 177570 DDISP= 177570 ;;HARDWARE DISPLAY REGISTER
280
281 ;*GENERAL PURPOSE REGISTER DEFINITIONS
282 000000 R0= %0 ;;GENERAL REGISTER
283 000001 R1= %1 ;;GENERAL REGISTER
284 000002 R2= %2 ;;GENERAL REGISTER
285 000003 R3= %3 ;;GENERAL REGISTER
286 000004 R4= %4 ;;GENERAL REGISTER
287 000005 R5= %5 ;;GENERAL REGISTER
288 000006 R6= %6 ;;GENERAL REGISTER
289 000007 R7= %7 ;;GENERAL REGISTER
290 000006 SP= %6 ;;STACK POINTER
291 000007 PC= %7 ;;PROGRAM COUNTER
292
293 ;*PRIORITY LEVEL DEFINITIONS
294 000000 PR0= 0 ;;PRIORITY LEVEL 0
295 000040 PR1= 40 ;;PRIORITY LEVEL 1
296 000100 PR2= 100 ;;PRIORITY LEVEL 2
297 000140 PR3= 140 ;;PRIORITY LEVEL 3
298 000200 PR4= 200 ;;PRIORITY LEVEL 4
299 000240 PR5= 240 ;;PRIORITY LEVEL 5
300 000300 PR6= 300 ;;PRIORITY LEVEL 6
301 000340 PR7= 340 ;;PRIORITY LEVEL 7
302
303 ;*"SWITCH REGISTER" SWITCH DEFINITIONS
304 100000 SW15= 100000
305 040000 SW14= 40000
306 020000 SW13= 20000
307 010000 SW12= 10000
308 004000 SW11= 4000
309 002000 SW10= 2000
310 001000 SW09= 1000

```



```

311      000400      SW08= 400
312      000200      SW07= 200
313      000100      SW06= 100
314      000040      SW05= 40
315      000020      SW04= 20
316      000010      SW03= 10
317      000004      SW02= 4
318      000002      SW01= 2
319      000001      SW00= 1
320      .EQUIV      SW09,SW9
321      .EQUIV      SW08,SW8
322      .EQUIV      SW07,SW7
323      .EQUIV      SW06,SW6
324      .EQUIV      SW05,SW5
325      .EQUIV      SW04,SW4
326      .EQUIV      SW03,SW3
327      .EQUIV      SW02,SW2
328      .EQUIV      SW01,SW1
329      .EQUIV      SW00,SW0
330
331      ;*DATA BIT DEFINITIONS (BIT00 TO BIT15)
332      100000      BIT15= 100000
333      040000      BIT14= 40000
334      020000      BIT13= 20000
335      010000      BIT12= 10000
336      004000      BIT11= 4000
337      002000      BIT10= 2000
338      001000      BIT09= 1000
339      000400      BIT08= 400
340      000200      BIT07= 200
341      000100      BIT06= 100
342      000040      BIT05= 40
343      000020      BIT04= 20
344      000010      BIT03= 10
345      000004      BIT02= 4
346      000002      BIT01= 2
347      000001      BIT00= 1
348      .EQUIV      BIT09,BIT9
349      .EQUIV      BIT08,BIT8
350      .EQUIV      BIT07,BIT7
351      .EQUIV      BIT06,BIT6
352      .EQUIV      BIT05,BIT5
353      .EQUIV      BIT04,BIT4
354      .EQUIV      BIT03,BIT3
355      .EQUIV      BIT02,BIT2
356      .EQUIV      BIT01,BIT1
357      .EQUIV      BIT00,BIT0
358
359      ;*BASIC "CPU" TRAP VECTOR ADDRESSES
360      000004      ERRVEC= 4          ;;TIME OUT AND OTHER ERRORS
361      000010      RESVEC= 10         ;;RESERVED AND ILLEGAL INSTRUCTIONS
362      000014      TBITVEC=14         ;; "T" BIT
363      000014      TRTVEC= 14         ;;TRACE TRAP
364      000014      BPTVEC= 14         ;;BREAKPOINT TRAP (BPT)
365      000020      IOTVEC= 20         ;;INPUT/OUTPUT TRAP (IOT) **SCOPE**
366      000024      PWRVEC= 24         ;;POWER FAIL

```

```

367      000030      EMTVEC= 30      ;;EMULATOR TRAP (EMT) **ERROR**
368      000034      TRAPVEC=34      ;;"TRAP" TRAP
369      000060      TKVEC= 60      ;;TTY KEYBOARD VECTOR
370      000064      TPVEC= 64      ;;TTY PRINTER VECTOR
371      000240      PIRQVEC=240    ;;PROGRAM INTERRUPT REQUEST VECTOR
372      .SBTTL      MEMORY MANAGEMENT DEFINITIONS
373
374      ;*KT11 VECTOR ADDRESS
375
376      000250      MMVEC= 250
377
378      ;*KT11 STATUS REGISTER ADDRESSES
379
380      177572      SR0= 177572
381      177574      SR1= 177574
382      177576      SR2= 177576
383      172516      SR3= 172516
384
385      ;*USER "I" PAGE DESCRIPTOR REGISTERS
386
387      177600      UIPDR0= 177600
388      177602      UIPDR1= 177602
389      177604      UIPDR2= 177604
390      177606      UIPDR3= 177606
391      177610      UIPDR4= 177610
392      177612      UIPDR5= 177612
393      177614      UIPDR6= 177614
394      177616      UIPDR7= 177616
395
396      ;*USER "D" PAGE DESCRIPTOR REGISTORS
397
398      177620      UDPDR0= 177620
399      177622      UDPDR1= 177622
400      177624      UDPDR2= 177624
401      177626      UDPDR3= 177626
402      177630      UDPDR4= 177630
403      177632      UDPDR5= 177632
404      177634      UDPDR6= 177634
405      177636      UDPDR7= 177636
406
407      ;*USER "I" PAGE ADDRESS REGISTERS
408
409      177640      UIPAR0= 177640
410      177642      UIPAR1= 177642
411      177644      UIPAR2= 177644
412      177646      UIPAR3= 177646
413      177650      UIPAR4= 177650
414      177652      UIPAR5= 177652
415      177654      UIPAR6= 177654
416      177656      UIPAR7= 177656
417
418      ;*USER "D" PAGE ADDRESS REGISTERS
419
420      177660      UDPAR0= 177660
421      177662      UDPAR1= 177662
422      177664      UDPAR2= 177664

```


423	177666	UDPAR3= 177666
424	177670	UDPAR4= 177670
425	177672	UDPAR5= 177672
426	177674	UDPAR6= 177674
427	177676	UDPAR7= 177676
428		
429		;*SUPERVISOR "I" PAGE DESCRIPTOR REGISTERS
430		
431	172200	SIPDR0= 172200
432	172202	SIPDR1= 172202
433	172204	SIPDR2= 172204
434	172206	SIPDR3= 172206
435	172210	SIPDR4= 172210
436	172212	SIPDR5= 172212
437	172214	SIPDR6= 172214
438	172216	SIPDR7= 172216
439		
440		;*SUPERVISOR "D" PAGE DESCRIPTOR REGISTERS
441		
442	172220	SDPDR0= 172220
443	172222	SDPDR1= 172222
444	172224	SDPDR2= 172224
445	172226	SDPDR3= 172226
446	172230	SDPDR4= 172230
447	172232	SDPDR5= 172232
448	172234	SDPDR6= 172234
449	172236	SDPDR7= 172236
450		
451		;*SUPERVISOR "I" PAGE ADDRESS REGISTERS
452		
453	172240	SIPAR0= 172240
454	172242	SIPAR1= 172242
455	172244	SIPAR2= 172244
456	172246	SIPAR3= 172246
457	172250	SIPAR4= 172250
458	172252	SIPAR5= 172252
459	172254	SIPAR6= 172254
460	172256	SIPAR7= 172256
461		
462		;*SUPERVISOR "D" PAGE ADDRESS REGISTERS
463		
464	172260	SDPAR0= 172260
465	172262	SDPAR1= 172262
466	172264	SDPAR2= 172264
467	172266	SDPAR3= 172266
468	172270	SDPAR4= 172270
469	172272	SDPAR5= 172272
470	172274	SDPAR6= 172274
471	172276	SDPAR7= 172276
472		
473		;*KERNEL "I" PAGE DESCRIPTOR REGISTERS
474		
475	172300	KIPDR0= 172300
476	172302	KIPDR1= 172302
477	172304	KIPDR2= 172304
478	172306	KIPDR3= 172306

```

479      172310      KIPDR4= 172310
480      172312      KIPDR5= 172312
481      172314      KIPDR6= 172314
482      172316      KIPDR7= 172316
483
484      ;*KERNEL "D" PAGE DESCRIPTOR REGISTERS
485
486      172320      KDPDR0= 172320
487      172322      KDPDR1= 172322
488      172324      KDPDR2= 172324
489      172326      KDPDR3= 172326
490      172330      KDPDR4= 172330
491      172332      KDPDR5= 172332
492      172334      KDPDR6= 172334
493      172336      KDPDR7= 172336
494
495      ;*KERNEL "I" PAGE ADDRESS REGISTERS
496
497      172340      KIPAR0= 172340
498      172342      KIPAR1= 172342
499      172344      KIPAR2= 172344
500      172346      KIPAR3= 172346
501      172350      KIPAR4= 172350
502      172352      KIPAR5= 172352
503      172354      KIPAR6= 172354
504      172356      KIPAR7= 172356
505
506      ;*KERNEL "D" PAGE ADDRESS REGISTERS
507
508      172360      KDPAR0= 172360
509      172362      KDPAR1= 172362
510      172364      KDPAR2= 172364
511      172366      KDPAR3= 172366
512      172370      KDPAR4= 172370
513      172372      KDPAR5= 172372
514      172374      KDPAR6= 172374
515      172376      KDPAR7= 172376
516
517      ;THESE ARE FLOATING POINT ACCUMULATOR EQUATES
518      000000      AC0=    #0
519      000001      AC1=    #1
520      000002      AC2=    #2
521      000003      AC3=    #3
522      000004      AC4=    #4
523      000005      AC5=    #5
524      000006      AC6=    #6
525      000007      AC7=    #7
526
527      000244      FPVEC=  244
528
529      ;THESE ARE CACHE REGISTER EQUATES
530      177746      CCR=    177746      ;CACHE CONTROL REGISTER
531      177744      MSER=   177744      ;MEMORY SYSTEM ERROR REGISTER
532      177752      HITMIS= 177752      ;HIT/MISS REGISTER
533      177766      CPREG=   177766      ;CPU ERROR REGISTER
534

```



```

535 ;MISCELLANEOUS DEFINITIONS
536 177546 BEVENT= 177546 ;BEVENT CONTROL REGISTER
537 177560 RCSR= 177560
538 177562 RBUF= 177562
539 177564 XCSR= 177564
540 177566 XBUF= 177566
541 000000 ERRTN= HALT
542 000001 $TSTNU=1
543 000001 ERRNUM= 1 ;INITIALIZE ERROR NUMBER COUNTER
544 002000 ASWREG= 2000 ;SWR FOR APT--NO BEVENT TESTING
545
546
547 ;THIS EQUATE DEFINES THE BOTTOM OF THE PROGRAM STACK POINTER
548 001000 STBOT= 1000
549 000000 .ASECT
550 .SBTTL TRAP CATCHER
551
552 000000 . =0
553 ;*ALL UNUSED LOCATIONS OF THE VECTOR AREA CONTAIN
554 ;*A ".+2, IOT" SEQUENCE TO CATCH AND PROCESS ILLEGAL
555 ;*TRAPS AND INTERRUPTS THAT MIGHT OCCUR.
556 ;*THE IOT TRAP WHICH IS TAKEN ON THE ILLEGAL TRAP/INT
557 ;*TRAPS TO THE $SCOPE ROUTINE WHICH (IF THE RETURN PC IS
558 ;*LESS THAN 1002) JUMPS TO THE $ERROR ROUTINE.
559 ;*THE $ERROR ROUTINE WILL REPORT THE ERROR AS FOLLOWS:
560 ;* PC=YYYYYY UNEXPECTED TRAP TO XXX
561 ;*AND RETURN TO THE PROGRAM AT PC=YYYYYY+2
562 ;*WHERE XXX=LOCATION OF ILLEGAL TRAP
563 ;* YYYYYY=PC AT TIME OF TRAP
564 ;*NOTE: IF THE PROCESSOR IS NOT AN 11/05 THE PROGRAM
565 ;* CAN BE STARTED AT ADDRESS 0 AS WELL AS ADDRESS 200.
566
567 000000 000000 $40CAT: HALT ;:HALT
568 000002 000737 BR .-100 ;:BRANCH TO 177700 & TIME OUT (NOT ON
569 ;:11/05)
570 000004 001716 .WORD START ;:VECTOR TO STARTING ADDRESS
571 000006 000340 .WORD 340 ;:WITH PRIORITY LEVEL 7
572 . =174
573 000174 000000 DISPREG: .WORD 0 ;:SOFTWARE DISPLAY REGISTER
574 000176 000000 SWREG: .WORD 0 ;:SOFTWARE SWITCH REGISTER
575 .SBTTL STARTING ADDRESS(ES)
576 000200 000137 001716 JMP @START ;:GO TO START OF PROGRAM
577 .SBTTL ACT11 HOOKS
578
579 ;:*****
580 ;HOOKS REQUIRED BY ACT11
581 000204 $SVPC= . ;SAVE PC
582 000046 . =46
583 000046 011034 $ENDAD ;:1)SET LOC.46 TO ADDRESS OF $ENDAD IN . $EOP
584 000052 . =52
585 000052 000000 .WORD 0 ;:2)SET LOC.52 TO ZERO
586 000204 . = $SVPC ;: RESTORE PC
587 .SBTTL APT PARAMETER BLOCK
588
589 ;:*****
590 ;SET LOCATIONS 24 AND 44 AS REQUIRED FOR APT

```


616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671

001000
001000 000000
001002 000000
001004 000000
001006 000000
001010 000000
001012 000000
001014 000000
001016 000000
001020
001020 000
001021 000
001022 002000
001024 000000
001026 000000

001030

001030 000000
001032 000000

001034 000000
001036 000000
001040 000000
001042 000000
001044 000000
001046 177570
001050 177570
001052 000000

001054 000000
001056 000000
001060 000000
001062 000000
001064 000000

```
.SBTTL GLOBAL DATA SECTION

***
; THE GLOBAL DATA SECTION CONTAINS DATA THAT ARE USED
; IN MORE THAN ONE TEST.
;--
.SBTTL APT MAILBOX-ETABLE

;*****
.EVEN
$MAIL:                ;; APT MAILBOX
$MSGTY: .WORD  AMSGTY  ;; MESSAGE TYPE CODE
$FATAL: .WORD  AFATAL  ;; FATAL ERROR NUMBER
$TESTN: .WORD  ATESTN  ;; TEST NUMBER
$PASS:  .WORD  APASS   ;; PASS COUNT
$DEVCT: .WORD  ADEVCT  ;; DEVICE COUNT
$UNIT:  .WORD  AUNIT   ;; I/O UNIT NUMBER
$MSGAD: .WORD  AMSGAD  ;; MESSAGE ADDRESS
$MSGLG: .WORD  AMSGLG  ;; MESSAGE LENGTH
$ETABLE:                ;; APT ENVIRONMENT TABLE
$ENV:   .BYTE  AENV    ;; ENVIRONMENT BYTE
$ENVM:  .BYTE  AENVM   ;; ENVIRONMENT MODE BITS
$SWREG: .WORD  ASWREG  ;; APT SWITCH REGISTER
$USWR:  .WORD  AUSWR   ;; USER SWITCHES
$CPUOP: .WORD  ACPUOP  ;; CPU TYPE, OPTIONS
; *
; *
; *          11/04=01,11/05=02,11/20=03,11/40=04,11/45=05
; *          11/70=06,PDQ=07,Q=10
; *
; *          BIT 10-REAL TIME CLOCK
; *          BIT 9-FLOATING POINT PROCESSOR
; *          BIT 8-MEMORY MANAGEMENT
$ETEND:
.MEXIT

; THESE LOCATIONS ARE USED IN MORE THAN ONE TEST TO STORE VECTOR DATA
; WHEN THE TEST NEEDS TO HAVE AN ERROR CONDITION RESPOND DIFFERENTLY
; FROM THE DEFAULT RESPONCE.
SLOC00: .WORD  0
SLOC01: .WORD  0

; THESE LOCATIONS ARE USED IN MORE THAN ONE TEST TO STORE WORKING DATA.
EXPDAT: .WORD  0                ; STORES EXPECTED (GOOD) DATA FOR COMPARISONS
RECDAT: .WORD  0                ; STORES RECIEVED DATA TO BE VERIFIED
COUNT: .WORD  0                ; ERROR INDICATOR FOR FLOATING POINT TESTS
FLAG:   .WORD  0                ; USED TO STORE "FLAG" CONDITIONS
ERRCNT: .WORD  0                ; STORAGE FOR ERROR COUNT
SWR:    .WORD  DSWR             ; STORAGE FOR SWITCH REGISTER ADDRESS
DISPLAY: .WORD  DDISP          ; STORAGE FOR DISPLAY REGISTER ADDRESS
$ERFLG: .WORD  0                ; ERROR FLAG

; THESE LOCATIONS ARE USED BY MORE THAN ONE TEST AS LOOP COUNTERS
DCOUNT: .WORD  0
ALLCTR: .WORD  0
LOOPIN: .WORD  0
SAVSP1: .WORD  0                ; STORAGE FOR UNEXPECTED TRAP DATA
SAVSP2: .WORD  0                ; " " " "
```

672	001066	000000	FWDSEQ: .WORD	0	;USED TO INDICATE DIRECTION OF ADDRESSING
673	001070	000000	ADDLSB: .WORD	0	;STORES LEAST SIGNIFICANT BIT FOR RAM TESTS
674	001072	000000	RITEDA: .WORD	0	;STORES WRITE DATA FOR RAM TESTS
675	001074	000000	NEWDAT: .WORD	0	;DATA STORE FOR RAM TESTS
676	001076	000000	CURDAT: .WORD	0	;DATA STORE FOR RAM TESTS
677	001100	000000	FSTADD: .WORD	0	;STORES FIRST ADDRESS IN ADDRESSING SEQUENCE
678	001102	000000	LSTADD: .WORD	0	;STORES LAST ADDRESS IN ADDRESSING SEQUENCE
679	001104	000000	CURADD: .WORD	0	;STORES CURRENT ADDRESS FOR RAM TESTS
680	001106	000000	LOWADD: .WORD	0	;STORES LOW ADDRESS FOR RAM TESTS
681	001110	000000	GOODAD: .WORD	0	;STORES GOOD ADDRESS FOR RAM TESTS
682	001112	000000	TSTADD: .WORD	0	;ADDRESS STORE FOR RAM TESTS
683	001114	000000	NEWADD: .WORD	0	;ADDRESS STORE FOR RAM TEST
684	001116	000000	SOFTER: .WORD	0	;USED TO STORE SOFT ERROR COUNT
685	001120	000000	SOFTRE: .WORD	0	;USED TO HOLD RETRY ADDRESS ON SOFT ERRORS

686
687
688
689
690
691
692
693

694
695 001122
696 001122 000020

!!!!!!THIS IS IT. THE PROGRAM TEST LOCATION AND WRITE BUFFER!!!!!!!!!!!!!!!!!!!!!!
TSTLOC: .BLKW 20

697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737

001162 005015 042523 020124
001170 044502 020124 020070
001176 020075 020061 047506
001204 020122 034061 041040
001212 052111 051440 051531
001220 042524 000115
001224 005015 042523 020124
001232 044502 020124 020071
001240 020075 020061 047506
001246 020122 040503 044103
001254 020105 040522 020115
001262 047101 020104 040524
001270 020107 040522 020115
001276 040504 040524 051040
001304 046105 040511 044502
001312 044514 054524 052040
001320 051505 051524 000
001325 015 041412 041501
001332 042510 051440 051531
001340 042524 020115 051105
001346 047522 000122
001352 005015 051105 047522
001360 020122 020043 000075
001366 005015 051105 047522
001374 020122 041520 036440
001402 000
001403 015 020012 020040
001410 000
001412

.SBTTL GLOBAL TEXT SECTION

: THE GLOBAL TEXT SECTION CONTAINS FORMAT STATEMENTS,
: MESSAGES, AND ASCII INFORMATION THAT ARE USED IN
: MORE THAN ONE TEST.
:--

:
: FORMAT STATEMENTS USED IN PRINT CALLS
:

OPMSG2: .ASCIZ <CR><LF>/SET BIT 8 = 1 FOR 18 BIT SYSTEM/

OPMSG3: .ASCIZ <CR><LF>/SET BIT 9 = 1 FOR CACHE RAM AND TAG RAM DATA RELIABILITY TESTS/

ERRMSG: .ASCIZ <CR><LF>/CACHE SYSTEM ERROR/

ERR1: .ASCIZ <CR><LF>/ERROR # =/

ERR2: .ASCIZ <CR><LF>/ERROR PC =/

\$CRLF: .ASCIZ <CR><LF>/ /

.EVEN

GLOBAL AREAS
KDJ11A.MAC

MACY11 30A(1052)
03-APR-84 11:36

04-APR-84 10:38 PAGE 18

GLOBAL ERROR REPORT SECTION

SEQ 0018

738
739
740
741
742
743
744

.SBTTL GLOBAL ERROR REPORT SECTION

; THE GLOBAL ERROR REPORT SECTION CONTAINS MESSAGE PRINTING AREAS
; USED BY MORE THAN TEST TO OUTPUT ADDITIONAL ERROR INFORMATION.

745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791

001412 012701 172240
001416 004767 000132
001422 012701 172260
001426 004767 000122
001432 012701 172340
001436 004767 000112
001442 012701 172360
001446 004767 000102
001452 012701 177640
001456 004767 000072
001462 012701 177660
001466 004767 000062
001472 012701 177600
001476 004767 000102
001502 012701 177620
001506 004767 000072
001512 012701 172300
001516 004767 000062
001522 012701 172320
001526 004767 000052
001532 012701 172200
001536 004767 000042
001542 012701 172220
001546 004767 000032
001552 000207

```
.SBTTL GLOBAL SUBROUTINES SECTION

;***
; THE GLOBAL SUBROUTINES SECTION CONTAINS THE SUBROUTINES
; THAT ARE USED IN MORE THAN ONE TEST.
;--
;***
; FUNCTIONAL DESCRIPTION:
;   SUBROUTINE TO INITIALIZE ALL THE MMU REGISTERS

; INPUTS: NONE

; OUTPUTS: NONE

; SUBORDINATE ROUTINES USED: LOAD PARS
;                               LOAD PDRS

; FUNCTIONAL SIDE EFFECTS: NONE

; CALLING SEQUENCE:      JSR      PC,INITMM

INITMM: MOV      #172240,R1          ;BASE ADDRESS OF SIPARS
        JSR      PC, LDPARS
        MOV      #172260,R1          ;BASE ADDRESS OF SDPARS
        JSR      PC, LDPARS
        MOV      #172340,R1          ;BASE ADDRESS OF KIPARS
        JSR      PC, LDPARS
        MOV      #172360,R1          ;BASE ADDRESS OF KDPARS
        JSR      PC, LDPARS
        MOV      #177640,R1          ;BASE ADDRESS OF UIPARS
        JSR      PC, LDPARS
        MOV      #177660,R1          ;BASE ADDRESS OF UDPARS
        JSR      PC, LDPARS
        MOV      #177600,R1          ;BASE ADDRESS OF UIPDRS
        JSR      PC, LDPDRS
        MOV      #177620,R1          ;BASE ADDRESS OF UDPDRS
        JSR      PC, LDPDRS
        MOV      #172300,R1          ;BASE ADDRESS OF KIPDRS
        JSR      PC, LDPDRS
        MOV      #172320,R1          ;BASE ADDRESS OF KDPDRS
        JSR      PC, LDPDRS
        MOV      #172200,R1          ;BASE ADDRESS OF SIPDRS
        JSR      PC, LDPDRS
        MOV      #172220,R1          ;BASE ADDRESS OF SDPDRS
        JSR      PC, LDPDRS
        RTS      PC                  ;RETURN
```

792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819

001554 012702 000006
001560 005003
001562 010321
001564 062703 000200
001570 077204
001572 012721 002000
001576 012711 177600
001602 000207

```

***
: FUNCTIONAL DESCRIPTION:
: SUBROUTINE TO INITIALIZE ALL THE MMU PAGE ADDRESS REGISTERS (PARS).
: THIS ROUTINE WILL INITIALIZE 8 PARS STARTING AT A BASE ADDRESS
: SUPPLIED BY THE CALLING ROUTINE. PARS 0-5 WILL BE MAPPED FROM
: ADDRESS 0 TO ADDRESS 137777 (0-24K). PAR 6 WILL BE MAPPED FROM
: ADDRESS 200000 TO 217777 AND PAR 7 WILL BE MAPPED TO THE I/O
: PAGE.

: INPUTS:
: R1 CONTAINS THE BASE ADDRESS OF THE NEXT 8 PARS TO BE INITIALIZED

: OUTPUTS: NONE

: SUBORDINATE ROUTINES USED: NONE

: FUNCTIONAL SIDE EFFECTS: NONE

: CALLING SEQUENCE: JSR PC,LDPARS

LDPARS: MOV #6, R2 ;LET LOOP COUNTER COUNT FIRST 6 PARS
        CLR R3 ;INITIALIZE INDEX VALUE
1$: MOV R3, (R1)+ ;LOAD PARS
    ADD #200, R3 ;INDEX IN 4K INCREMENTS
    SOB R2, 1$ ;LOAD FIRST SIX PARS
    MOV #2000, (R1)+ ;LET PAR6 MAP TO 200000
    MOV #177600,(R1) ;LET PAR7 MAP TO I/O PAGE
    RTS PC ;RETURN

```


820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846

001604 012702 000006
001610 012721 177406
001614 077203
001616 012721 077406
001622 012711 077406
001626 000207

```

: **
: FUNCTIONAL DESCRIPTION:
:   SUBROUTINE TO INITIALIZE ALL THE MMU PAGE DESCRIPTOR REGISTERS (PDRS).
:   THIS ROUTINE WILL INITIALIZE 8 PDRS STARTING AT A BASE ADDRESS
:   SUPPLIED BY THE CALLING ROUTINE. PDRS 0-5 WILL BE INITIALIZED TO
:   4K READ/WRITE BYPASS AND PDRS 6 AND 7 WILL BE INITIALIZED TO
:   4K READ/WRITE NO BYPASS.
:   NOTE:   THERE IS NO NEED TO BYPASS ON I/O PAGE REFERENCES BECAUSE
:           THE CACHE DOES NOT ALLOCATE ANY OF THESE REFERENCES.
:
: INPUTS:
:   R1 CONTAINS THE BASE ADDRESS OF THE NEXT 8 PDRS TO BE INITIALIZED
:
: OUTPUTS: NONE
:
: SUBORDINATE ROUTINES USED: NONE
:
: FUNCTIONAL SIDE EFFECTS: NONE
:
: CALLING SEQUENCE:   JSR   PC,LDPARS
:
LDPDRS: MOV   #6,      R2           ;LET LOOP COUNTER COUNT FIRST 6 PARS
1$:    MOV   #177406,(R1)+       ;LOAD PDRS WITH 4K READ/WRITE BYPASS
      SOB   R2,      1$         ;LOAD FIRST SIX PDRS
      MOV   #77406,(R1)+       ;LET PAR6 BE 4K READ/WRITE NO BYPASS
      MOV   #77406,(R1)       ;LET PAR7 BE 4K READ/WRITE NO BYPASS ALSO
      RTS   PC                ;RETURN

```

847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871

001630
001630 104000
001632 000001
001634 001325
001636 000002

```
***  
; FUNCTIONAL DESCRIPTION:  
; SUBROUTINE TO HANDLE PARITY ERROR ABORTS FROM THE RAM STORE RAM TESTS.  
  
; INPUTS:  
; MEMORY SYSTEM ERROR REGISTER CONTAINS BITS INDICATING FAILURE  
  
; OUTPUTS: NONE  
  
; SUBORDINATE ROUTINES USED: NONE  
  
; FUNCTIONAL SIDE EFFECTS: NONE  
  
; CALLING SEQUENCE: CALLED BY PARITY ABORT  
; MOV @#114, SLOC00 ;SAVE CONTENTS OF PARITY ABORT VECTOR  
; MOV @DSPAR, @#114 ;LET VECTOR POINT TO PARITY ABORT ROUTINE  
;  
; (CACHE PARITY ERROR OCCURS)  
  
RAMPAR:  
ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR  
.WORD 1 ;UNIQUE ERROR NUMBER  
.WORD ERRMSG ;ADDRESS OF ERROR MESSAGE  
RTI ;RETURN ;CACHE SYSTEM ERROR
```



```

872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896 001640 122767 000001 177152 APTSFT: CMPB    @APTENV, @ENV
897 001646 001022                BNE      1$
898 001650 005767 177242                TST     SOFTER
899 001654 001017                BNE      1$
900 001656 062706 000002                ADD     @2, R6
901 001662 005267 177230                INC     SOFTER
902 001666 005037 177744                CLR     @MSER
903 001672 005037 177572                CLR     @SRO
904 001676 005037 177766                CLR     @CPEREG
905 001702 012737 000400 177746                MOV     @BIT08, @CCR
906 001710 000177 177204                JMP     @SOFTRE
907 001714 000207                1$:    RTS     PC
908

```

;**
 ; FUNCTIONAL DESCRIPTION
 ; SUBROUTINE TO HANDLE SOFT ERRORS THAT MAY BE CAUSED BY
 ; APT SYSTEM MONITORING DURING THE CACHE TEST. FOR EXAMPLE:
 ; IF A TEST IS USING THE HIT/MISS REGISTER TO MONITOR CACHE
 ; ACTIVITY, AND APT BREAKS IN, THE HIT/MISS REGISTER WILL BE
 ; MODIFIED. WHEN THE TEST RESUMES, A FALSE ERROR MAY BE CAUSED BY
 ; THE CORRUPTED HIT/MISS REGISTER. LIKewise, A TEST MAY INITIALIZE
 ; CACHE TO A KNOWN STATE (ALLOCATED/NOT ALLOCATED); AN APT
 ; BREAK MAY CAUSE CACHE STATE TO ALTER AND THE TEST TO FAIL.
 ;
 ; INPUTS
 ; SOFTRE CONTAINS RETURN ADDRESS TO BEGINNING OF TEST +4 TO
 ; TEST AGAIN ON ERROR
 ;
 ; OUTPUTS: NONE
 ;
 ; SUBORDINATE ROUTINES USED: NONE
 ;
 ; FUNCTIONAL SIDE EFFECTS: NONE
 ;
 ; CALLING SEQUENCE: JSR PC, APTSFT
 ; ARE WE IN APT MODE?
 ; NO SOFT ERRORS IF NOT IN APT MODE
 ; HAS A SOFT ERROR ALREADY OCCURRED?
 ; IF YES GO TO ERROR
 ; CLEAN UP THE STACK TO RETRY TEST
 ; INCREMENT THE SOFT ERROR COUNTER
 ; CLEAR THE MSER
 ; TURN OFF MMU
 ; CLEAR THE CPU ERROR REGISTER
 ; FLUSH THE CACHE, CLEAR THE CCR
 ; RETRY TEST
 ; GO TO ERROR. ERROR OCCURRED MORE
 ; THAN ONCE OR NOT IN APT MODE.

```

909 001716          START:
910 001716 012737 000014 177746      MOV     #14,@CCR           ;SET CACHE TO FORCE MISS
911                                     .SBTTL INITIALIZE THE COMMON TAGS
912 001724 012706 001000              MOV     @STACK,SP        ;;SETUP THE STACK POINTER
913                                     ;;INITIALIZE A FEW VECTORS
914 001730 012737 013314 000030      MOV     @ERROR,@EMTVEC   ;;EMT VECTOR FOR ERROR ROUTINE
915 001736 012737 000340 000032      MOV     #340,@EMTVEC+2  ;;LEVEL 7
916 001744 012737 012766 000034      MOV     @TRAP,@TRAPVEC  ;;TRAP VECTOR FOR TRAP CALLS
917 001752 012737 000340 000036      MOV     #340,@TRAPVEC+2;LEVEL 7
918 001760 005067 177022              CLR     $PASS           ;;CLEAR THE PASS COUNT
919 001764 016767 007012 007002      MOV     $ENDCT,$EOPCT   ;;SETUP END-OF-PROGRAM COUNTER
920 001772 105067 177054              CLR     $ERFLG         ;;CLEAR THE ERROR FLAG
921                                     ;;SIZE FOR A HARDWARE SWITCH REGISTER. IF NOT FOUND OR IT IS
922                                     ;;EQUAL TO A "-1", SETUP FOR A SOFTWARE SWITCH REGISTER.
923 001776 013746 000004              MOV     @ERRVEC,-(SP)   ;;SAVE ERROR VECTOR
924 002002 012737 002036 000004      MOV     @64$,@ERRVEC   ;;SET UP ERROR VECTOR
925 002010 012767 177570 177030      MOV     @DSWR,SWR      ;;SETUP FOR A HARDWARE SWICH REGISTER
926 002016 012767 177570 177024      MOV     @DDISP,DISPLAY ;;AND A HARDWARE DISPLAY REGISTER
927 002024 022777 177777 177014      CMP     #-1,@SWR       ;;TRY TO REFERENCE HARDWARE SWR
928 002032 001012              BNE     66$           ;;BRANCH IF NO TIMEOUT TRAP OCCURRED
929                                     ;;AND THE HARDWARE SWR IS NOT = -1
930 002034 000403              BR      65$           ;;BRANCH IF NO TIMEOUT
931 002036 012716 002044      64$:  MOV     @65$, (SP)    ;;SET UP FOR TRAP RETURN
932 002042 000002              RTI
933 002044 012767 000176 176774      65$:  MOV     @SWREG,SWR    ;;POINT TO SOFTWARE SWR
934 002052 012767 000174 176770      MOV     @DISPREG,DISPLAY
935 002060 012637 000004      66$:  MOV     (SP)+,@ERRVEC ;;RESTORE ERROR VECTOR
936
937                                     .MACRO  $$SETMAIL      ?$ARG1
938                                     CLR     $PASS           ;;CLEAR PASS COUNT
939                                     BITB    @APTSIZE,$ENVM  ;;TEST USER SIZE UNDER APT
940                                     BEQ     $ARG1          ;;YES,USE NON-APT SWITCH
941                                     MOV     @SWREG,SWR    ;;NO,USE APT SWITCH REGISTER
942                                     $ARG1:
943                                     .ENDM
944 002064 005067 176716          $$SETMAIL
945 002070 132767 000200 176723      CLR     $PASS           ;;CLEAR PASS COUNT
946 002076 001403              BITB    @APTSIZE,$ENVM  ;;TEST USER SIZE UNDER APT
947 002100 012767 001022 176740      BEQ     67$           ;;YES,USE NON-APT SWITCH
948 002106              MOV     @SWREG,SWR    ;;NO,USE APT SWITCH REGISTER
949 002106 012737 013314 000020      67$:  MOV     @ERROR,@IOTVEC  ;;SET UP IOT VECTORS
950 002114 012737 000340 000022      MOV     #340,@IOTVEC+2 ;;TO GO TO ERROR ROUTINE
951 002122 005037 177766              CLR     @177766        ;CLEAR CPU ERROR REGISTER
952 002126 104401 001162          TYPE    ,OPMSG2       ;OPERATOR MESSAGE 2
953 002132 104401 001224          TYPE    ,OPMSG3       ;OPERATOR MESSAGE 3
954                                     .SBTTL GET VALUE FOR SOFTWARE SWITCH REGISTER
955 002136 005737 000042          TST     @42           ;;ARE WE RUNNING UNDER XXDP/ACT?
956 002142 001012              BNE     68$           ;;BRANCH IF YES
957 002144 126727 176650 000001      CMPB   $ENV,#1        ;;ARE WE RUNNING UNDER APT?
958 002152 001406              BEQ     68$           ;;BRANCH IF YES
959 002154 026727 176666 000176      CMP     SWR,@SWREG    ;;SOFTWARE SWITCH REG SELECTED?
960 002162 001005              BNE     69$           ;;BRANCH IF NO
961 002164 104406              GTSWR                ;;GET SOFT-SWR SETTINGS
962 002166 000403              BR      69$
963 002170 112767 000001 010566      68$:  MOV     @1,$AUTOB    ;;SET AUTO-MODE INDICATOR
964 002176          69$:

```



```

965 002176 005067 176602
966 002202 012737 000014 177746
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996 002210
997 002210 005267 176570
998 002214 013767 000114 176606
999 002222 012737 001630 000114
1000 002230 013704 000004
1001 002234 012737 002302 000004
1002 002242 005037 177746
1003 002246 005037 177744
1004 002252 005037 177752
1005 002256 010437 000004
1006 002262 005037 177744
1007 002266 005037 177766
1008 002272 005037 001116
1009 002276 000167 000010
1010
1011
1012 002302
1013 002302 104000
1014 002304 000002
1015 002306 001325
1016
1017 002310 000002
1018
1019
1020

```

```

RESTART: CLR $TESTN ;RESET $TESTN TO ZERO
MOV #14,@CCR ;SET CACHE TO FORCE MISS

;*****
;*TEST 1 CACHE REGISTER ACCESS TEST
;*****
;CHECK REGISTER ACCESS - THIS TEST WILL VERIFY EACH OF THE THREE
;CACHE MEMORY SYSTEM REGISTERS CAN BE ACCESSED WITHOUT A TRAP TO
;LOCATION 4(NON-EXISTANT ADDRESS TRAP) OCCURRING. THE REGISTERS TO
;BE TESTED ARE:
; CACHE CONTROL 1777746
; MEMORY SYSTEM ERROR 1777744
; HIT/MISS 1777752
;EACH REGISTER WILL BE ACCESSED WITH A WRITE CYCLE.
;
;BGNTST
;SAVE CONTENT OF LOCATION 4
;LET LOCATION 4 POINT TO ERROR ROUTINE
;TEST THE CACHE REGISTERS
;RESTORE CONTENTS OF LOCATION 4
;EXIT TST
;
;CACHE REGISTER ADDRESSES
; CCR= 1777746
; MSER= 1777744
; HITMIS= 1777752
;ERROR ROUTINE: ERROR IN CACHE SYSTEM
; RETURN
;ENDTST
;*****
TST1:
INC $TESTN ;INCREMENT TEST NUMBER
MOV @#114,SLOC00 ;SAVE PARITY INTERRUPT VECTORS
MOV @RAMPAR,@#114 ;SET UP TRAP CATCHER FOR PARITY ERRORS.
MOV @#4,R4 ;SAVE CONTENTS OF VECTOR 4
MOV @ERROUT,@#4 ;LET VECTOR 4 POINT TO ERROR ROUTINE
CLR @CCR ;TEST ACCESS TO CACHE CONTROL REG
CLR @MSER ;TEST ACCESS TO MEMORY SYSTEM ERR REG
CLR @HITMIS ;TEST ACCESS TO HIT MISS REGISTER
MOV R4,@#4 ;RESTORE VECTOR
CLR @MSER ;CLEAR THE MEM SYS ERROR REG
CLR @CPEREG ;CLEAR THE CPU ERROR REGISTER
CLR @SOFTER ;CLEAR THE SOFT ERROR COUNT
JMP TST2 ;JUMP OVER DATA TABLES OR SUBROUTINES
;TO NEXT TEST

ERROUT:
ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
.WORD 2 ;UNIQUE ERROR NUMBER
.WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
;CACHE SYSTEM ERROR
RTI ;CONTINUE FROM ERROR

```

1021
1022 002312

```

CTST2:
;*****
;TEST 2      TEST CACHE CNTRL REG BITS
;*****
;CCR REGISTER BIT TEST - THIS TEST WILL VERIFY THAT EACH READ/WRITE BIT OF
;THE CACHE CONTROL REGISTER CAN BE SET AND CLEARED INDIVIDUALLY AND THAT
;BITS 15 - 11 AND BIT 8 ARE ALWAYS READ AS ZEROS.
;
;BGNTST
;INITIALIZE GOOD DATA TO #1
;CLEAR CCR
;DO UNTIL ALL BITS TESTED
;.      WRITE GOOD DATA TO CCR
;.      READ CCR
;.      IF CCR NOT EQUAL TO GOOD DATA THEN
;.      .      IF CCR EQUAL TO ZERO THEN
;.      .      .      IF GOOD DATA NOT EQUAL TO BITS<15-11> OR BIT 8 THEN
;.      .      .      ERROR IN CACHE SYSTEM
;.      .      .      ENDIF
;.      .      ELSE
;.      .      ERROR IN CACHE SYSTEM
;.      .      ENDIF
;.      ENDIF
;.      UPDATE TO NEXT BIT
;ENDDO
;ENDTST
;*****

```

1049 002312

```

1050 002312 005267 176466
1051 002316 012701 000001
1052 002322 005067 175420
1053 002326 010167 175414
1054 002332 026701 175410
1055 002336 001415
1056 002340 005767 175402
1057 002344 001007
1058 002346 032701 174400
1059 002352 001007
1060 002354 104000
1061 002356 000003
1062 002360 001325
1063
1064 002362 000403
1065 002364
1066 002364 104000
1067 002366 000004
1068 002370 001325
1069
1070 002372 022737 002000 177746
1071 002400 001003
1072 002402 012737 000400 177746
1073
1074 002410 006101
1075 002412 103345
1076

```

```

TST2:
INC      $TESTN      ;INCREMENT TEST NUMBER
MOV      #1, R1      ;INITIALIZE GOOD DATA TO #1
CLR      CCR         ;CLEAR CCR
1$:      MOV      R1, CCR      ;WRITE GOOD DATA TO CCR
        CMP      CCR, R1      ;IF CCR NOT EQUAL GOOD DATA
        BEQ      4$          ;THEN
        TST      CCR         ;IF CCR EQUAL TO ZERO
        BNE      3$          ;THEN
        BIT      #174400,R1   ;IF GOOD DATA NOT BITS<15-11> OR 8
        BNE      4$          ;THEN
        ERROR    3           ;ALL ERRORS TO TRAP TO EMT VECTOR
        .WORD    ERRMSG      ;UNIQUE ERROR NUMBER
        .WORD    ERRMSG      ;ADDRESS OF ERROR MESSAGE
                                ;CACHE SYSTEM ERROR
        BR       4$          ;ENDIF
3$:      ERROR    4           ;ALL ERRORS TO TRAP TO EMT VECTOR
        .WORD    ERRMSG      ;UNIQUE ERROR NUMBER
        .WORD    ERRMSG      ;ADDRESS OF ERROR MESSAGE
                                ;CACHE SYSTEM ERROR
4$:      CMP      #2000,@CCR   ;WAS LAST FUNCTION WRITE WRONG TAG PAR?
        BNE      5$          ;IF NOT GO SHIFT LEFT AND DO NEXT TEST.
        MOV      #400,@CCR    ;FLUSH CACHE TO GET RID OF WRONG
                                ;TAG PARITY
5$:      ROL      R1          ;UPDATE TO NEXT BIT
        BCC      1$          ;DO UNTIL ALL BITS TESTED

```



```

1077
1078 002414
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117 002414
1118 002414 005267 176364
1119 002420 012737 002550 000114
1120 002426 005037 001122
1121
1122 002432 012767 000004 175306
1123 002440 012737 177777 001122
1124
1125 002446 012767 000200 175272
1126
1127 002454 013701 001122
1128 002460 005701
1129 002462 001403
1130 002464 104000
1131 002466 000005
1132 002470 001325

CTST3:
;*****
;TEST 3 TEST FORCE MISS FUNCTION
;*****
;FORCE MISS TEST - THIS TEST WILL VERIFY THAT ALL REFERENCES MADE
;WITH EITHER BIT<3> OR BIT<2> OF THE CCR SET CAUSE A CACHE MISS AND
;LEAVE THE CACHE ENTRY UNCHANGED. FIRST WRITE A TEST ADDRESS WITH
;BITS<3:2> CLEARED TO ALLOCATE CACHE AND SET A KNOWN DATA PATTERN
;INTO THE CACHE. THEN SET BIT<2> AND REWRITE THE SAME ADDRESS WITH
;NEW DATA. NEXT CLEAR BITS<3:2> AND READ THE TEST ADDRESS, THE DATA
;SHOULD EQUAL TO PATTERN 1. FINALLY READ THE TEST ADDRESS WITH BIT<3>
;SET, THE DATA SHOULD EQUAL PATTERN 2. A LAST WRITE MUST BE DONE WITH
;BOTH FORCE BITS CLEARED BECAUSE THE CACHE AND MAIN MEMORY HAVE
;DIFFERENT DATA.
;
;
;BGNTST
;WRITE TEST ADDRESS WITH PATTERN 1
;SET CCR BITS<3:2> = 0,1
;WRITE TEST ADDRESS WITH PATTERN 2
;CLEAR CCR BIT<3>
;READ TEST ADDRESS
;SAVE HIT/MISS REGISTER DATA
;COMPARE RECEIVED DATA TO PATTERN 1
;IF DATA NOT EQUAL THEN
;. ERROR IN CACHE SYSTEM
;ENDIF
;SET CCR<3:2> = 1,0
;READ TEST ADDRESS
;SAVE HIT/MISS REGISTER DATA
;COMPARE RECEIVED DATA TO PATTERN 2
;IF DATA NOT EQUAL THEN
;. ERROR IN CACHE SYSTEM
;ENDIF
;CLEAR CCR<3:2>
;WRITE TEST ADDRESS
;ENDTST
;
;*****
TST3:
INC $TESTN ;INCREMENT TEST NUMBER
MOV #FMPARR,#0114 ;SETUP PARITY VECTOR TO POINT TO HANDLER
CLR #TSTLOC ;WRITE TEST LOCATION WITH PATTERN 1
;ALLOCATES CACHE AND MEMORY WITH ZEROS
MOV #BIT02,CCR ;SET CCR BITS<3:2> = 0,1(FORCE CACHE MISS)
MOV #177777,#TSTLOC ;WRITE TEST LOCATION WITH PATTERN 2
;WRITES MEMORY WITH ONES, CACHE STILL ZEROS
MOV #200,CCR ;CLEAR CCR BIT 3 (CLEAR FORCE MISS)
;AND SET PARITY ABORTS
MOV #TSTLOC,R1 ;READ TEST ADDRESS (SHOULD READ ZEROS IN CACHE)
TST R1 ;COMPARE RECEIVED DATA TO PATTERN 1
BEQ 1$ ;IF DATAS NOT EQUAL THEN
ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
.WORD 5 ;UNIQUE ERROR NUMBER
.WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
    
```

```

1133
1134 002472 052767 000010 175246 1$: BIS #BIT03,CCR ;CACHE SYSTEM ERROR
1135 002500 013701 001122 MOV @TSTLOC,R1 ;SET CCR BITS <3:2> = 1,0(FORCE CACHE MISS)
1136 002504 020127 177777 CMP R1, #177777 ;READ TEST LOCATION (SHOULD READ ONES IN MEMORY)
1137 002510 001403 BEQ 2$ ;COMPARE RECEIVED DATA TO PATTERN 2
1138 002512 104000 ERROR ;IF DATAS NOT EQUAL THEN
1139 002514 000006 .WORD 6 ;ALL ERRORS TO TRAP TO EMT VECTOR
1140 002516 001325 .WORD ERRMSG ;UNIQUE ERROR NUMBER
1141 ;ADDRESS OF ERROR MESSAGE
1142 002520 005067 175222 2$: CLR CCR ;CACHE SYSTEM ERROR
1143 002524 005037 001122 CLR @TSTLOC ;CLEAR CCR BITS<3:2>
1144 002530 005037 177744 CLR @MSER ;WRITE TEST ADDRESS
1145 002534 005037 177766 CLR @CPEREG ;CLEAR THE MEM SYS ERROR REG
1146 002540 005037 001116 CLR @SOFTER ;CLEAR THE CPU ERROR REGISTER
1147 002544 000167 000006 JMP TST4 ;CLEAR THE SOFT ERROR COUNT
1148 ;JUMP OVER DATA TABLES OR SUBROUTINES
1149 ;TO NEXT TEST
1150 002550 FMPARR: ;PARITY ERROR ON FORCE MISS
1151 002550 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1152 002552 000007 .WORD 7 ;UNIQUE ERROR NUMBER
1153 002554 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1154
1155
1156 002556 CTST4:
1157 ;*****
1158 ;*TEST 4 TEST HIT MISS REGISTER
1159 ;*****
1160 ;HIT/MISS REGISTER TEST PART 1 - THIS TEST WILL VERIFY THAT THE HIT/MISS
1161 ;REGISTER CORRECTLY LOGS HITS AND MISSES.FIRST WRITE A TEST ADDRESS WITH
1162 ;BITS<3:2> CLEARED TO ALLOCATE CACHE AND SET A KNOWN DATA PATTERN INTO
1163 ;THE CACHE. THEN SET BIT<2> AND REWRITE THE SAME ADDRESS WITH NEW DATA.
1164 ;NEXT CLEAR CCR BITS<3:2> AND READ THE TEST ADDRESS. THE HIT/MISS REGISTER
1165 ;SHOULD HAVE LOGGED A HIT. FINALLY READ THE TEST ADDRESS PLUS 20000(8) THE
1166 ;HIT/MISS REGISTER SHOULD HAVE LOGGED A MISS.
1167 ;
1168 ;
1169 ;BGNTST
1170 ;WRITE TEST ADDRESS WITH PATTERN 1
1171 ;SET CCR BTTS<3:2> = 0,1
1172 ;WRITE TEST ADDRESS WITH PATTERN 2
1173 ;CLEAR CCR BIT<3>
1174 ;READ TEST ADDRESS
1175 ;IF HIT/MISS REGISTER BIT 3 NOT SET THEN
1176 ;. ERROR IN CACHE SYSTEM
1177 ;ENDIF
1178 ;READ TEST ADDRESS + 20000(8)
1179 ;IF HIT/MISS REGISTER BIT 3 SET THEN
1180 ;. ERROR IN CACHE SYSTEM
1181 ;ENDIF
1182 ;ENDTST
1183 ;
1184 ;*****
1185 002556 TST4:
1186 002556 005267 176222 INC $TESTN ;INCREMENT TEST NUMBER
1187 002562 012737 002702 000114 MOV @HMPARR,@114 ;SETUP PARITY VECTOR TO POINT TO HANDLER
1188 002570 005037 001122 CLR @TSTLOC ;WRITE TEST LOCATION WITH PATTERN 1

```



```

1245      ;.      ENDIF
1246      ;.      INCREMENT LOOP INDICATOR
1247      ;.      UPDATE EXPECTED DATA
1248      ;ENDDO
1249      ;EXIT  TST
1250      ;
1251      ;BACKGROUND DATA:
1252      ;          NOP
1253      ;          NOP
1254      ;          NOP
1255      ;          NOP
1256      ;          MOV    @#HM,R5
1257      ;          RTS    PC
1258      ;ENDTST
1259      ;*****
1260      002710      TST5:
1261      002710      005267      176070      INC    $TESTN      ;INCREMENT TEST NUMBER
1262      002714      012737      001630      000114      MOV    @#RAMPAR,@#114 ;SET UP VECTOR FOR UNEXPECTED PARITY ERROR
1263      002722      005067      176132      CLR    LOOPIN      ;INITIALIZE LOOP INDICATOR
1264      002726      012703      020000      MOV    @20000,R3   ;LOAD R3 WITH 1ST ADDR IN 2ND BANK OF MEM.
1265      002732      012704      003070      MOV    @EXPTBL,R4  ;GET ADDRESS OF EXPECTED DATA TABLE
1266      002736      026727      176116      000007      1$:    CMP    LOOPIN,@7   ;DO UNTIL LOOP INDICATOR EQUALS 7
1267      002744      001432      BEQ    ENDHRT      ;THEN EXIT
1268      002746      012705      000007      MOV    @7,R5       ;LOAD R2 WITH 7
1269      002752      012701      003052      MOV    @BACDAT,R1  ;PUT BACKGROUND DATA INTO
1270      002756      012702      001122      MOV    @TSTLOC,R2  ;EXECUTION BUFFER
1271      002762      012122      2$:    MOV    (R1)+,(R2)+
1272      002764      077502      SOB   R5,@2$      ;LOOP FOR SEVEN WORDS
1273      002766      005763      001122      TST   TSTLOC(R3)  ;SETUP MISS ON FETCH OF INSTRUCTION
1274      002772      005723      TST   (R3)+       ;INC R3 BY 2
1275      002774      004767      176122      JSR   PC,@TSTLOC ;GO EXECUTE TEST CODE
1276      003000      022405      CMP   (R4)+,R5    ;IF EXPECTED DATA NOT EQUAL TO
1277      003002      001003      BNE   3$          ;RECEIVED DATA THEN
1278      003004      005267      176050      INC   LOOPIN      ;INCREMENT LOOP COUNTER
1279      003010      000752      BR    1$          ;
1280      003012      3$:
1281      003012      012737      002714      001120      MOV   @TST5+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1282      003020      004767      176614      JSR   PC,@PTSFT   ;GO TO SOFT ERROR SUBROUTINE
1283      003024      104000      ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1284      003026      000013      .WORD 13          ;UNIQUE ERROR NUMBER
1285      003030      001325      .WORD ERRMSG      ;ADDRESS OF ERROR MESSAGE
1286      ;                                     ;CACHE SYSTEM ERROR
1287      003032      ENDHRT:
1288      003032      005037      177744      CLR   @#MSER      ;CLEAR THE MEM SYS ERROR REG
1289      003036      005037      177766      CLR   @#CPEREG    ;CLEAR THE CPU ERROR REGISTER
1290      003042      005037      001116      CLR   @#SOFTER    ;CLEAR THE SOFT ERROR COUNT
1291      003046      000167      000034      JMP   TST6        ;JUMP OVER DATA TABLES OR SUBROUTINES
1292      ;
1293      ;
1294      003052      BACDAT: .WORD  NOP
1295      003054      .WORD  NOP
1296      003056      .WORD  NOP
1297      003060      .WORD  NOP
1298      003062      013705      177752      MOV   @#HITMIS,R5 ;SAVE CONTENTS OF HIT/MISS REGISTER
1299      003066      000207      RTS   PC
1300

```


1301	003070	000077	EXPTBL:	.WORD	77
1302	003072	000037		.WORD	37
1303	003074	000057		.WORD	57
1304	003076	000067		.WORD	67
1305	003100	000073		.WORD	73
1306	003102	000075		.WORD	75
1307	003104	000076		.WORD	76

1308
1309
1310
1311
1312 003106

```

CTST6:
;*****
;*TEST 6          TEST BYTE ALLOCATION OF CACHE
;*****
;BYTE ALLOCATION TEST- THIS TEST WILL VERIFY THAT THE CACHE SYSTEM CORRECTLY
;HANDLES BYTE ACCESSES. THE TEST WILL FIRST CHECK THAT A WRITE ACCESS WHICH
;IS A MISS DOES NOT UPDATE THE CACHE. THIS WILL BE DONE BY FIRST ASSURING
;A MISS AT A TEST LOCATION. THEN A WRITE BYTE ACCESS WILL BE DONE. FINALLY
;THE LOCATION WILL BE READ. THE WRITE BYTE SHOULD NOT HAVE ALLOCATED THE
;ADDRESS. NEXT THE TEST WILL VERIFY THAT IF A WRITE BYTE ACCESS IS A HIT
;THAT THE CACHE LOCATION IS UPDATED. THE TEST WILL FIRST WRITE A TEST LOCATION
;WITH A PATTERN TO ALLOCATE THE ADDRESS. THEN A SECOND PATTERN WILL BE WRITTEN
;TO THE HIGH BYTE OF THE TEST LOCATION. THE TEST LOCATION WILL THEN BE READ.
;IF THE HIGH BYTE OF THE TEST LOCATION IS EQUAL TO THE SECOND PATTERN THEN THE
;LOCATION WAS UPDATED. THE SECOND TEST WILL BE REPEATED TO TEST LOW BYTE
;ACCESSES.
;
;BGNTST
;SAVE VECTOR 114
;LET VECTOR 114 POINT TO BYTE PARITY ROUTINE
;SET PARITY ABORT BIT IN CACHE CONTROL REGISTER
;READ TEST LOCATION + 4K
;WRITE LOW BYTE TO TEST ADDRESS
;READ LOW BYTE OF TEST ADDRESS
;IF HIT/MISS REGISTER BIT 3 SET THEN
;.      ERROR IN CACHE SYSTEM
;ENDIF
;WRITE PATTERN 1 TO TEST LOCATION
;WRITE BYTE PATTERN 2 TO TEST LOCATION+1
;IF BIT1 NOTSET IN HIT/MISS REGISTER THEN
;.      ERROR IN CACHE SYSTEM
;ELSE
;.      READ TEST LOCATION
;.      IF RECEIVED DATA NOT EQUAL TO EXPECTED DATA THEN
;.          ERROR IN CACHE SYSTEM
;ENDIF
;WRITE PATTERN 1 TO TEST LOCATION
;WRITE BYTE PATTERN 2 TO TEST LOCATION LOW BYTE
;IF BIT1 NOTSET IN HIT/MISS REGISTER THEN
;.      ERROR IN CACHE SYSTEM
;ELSE
;.      READ TEST LOCATION
;.      IF RECEIVED DATA NOT EQUAL TO EXPECTED DATA THEN
;.          ERROR IN CACHE SYSTEM
;ENDIF

```

1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356

```

1357
1358
1359
1360
1361
1362
1363
1364
1365 003106
1366 003106 005267 175672
1367 003112 012737 003374 000114
1368 003120 012767 000200 174620
1369 003126 005767 015770
1370
1371 003132 105067 175764
1372 003136 105767 175760
1373 003142 032737 000010 177752
1374 003150 001410
1375 003152 012737 003112 001120
1376 003160 004767 176454
1377 003164 104000
1378 003166 000014
1379 003170 001325
1380
1381 003172 005067 175724 1$:
1382 003176 152737 000377 001123
1383 003204 032767 000010 174540
1384 003212 001011
1385 003214 012737 003112 001120
1386 003222 004767 176412
1387 003226 104000
1388 003230 000015
1389 003232 001325
1390
1391 003234 000414
1392 003236 022737 177400 001122 2$:
1393 003244 001410
1394 003246 012737 003112 001120
1395 003254 004767 176360
1396 003260 104000
1397 003262 000016
1398 003264 001325
1399
1400 003266 005067 175630 3$:
1401 003272 152737 000377 001122
1402 003300 032767 000010 174444
1403 003306 001011
1404
1405 003310 012737 003112 001120
1406 003316 004767 176316
1407 003322 104000
1408 003324 000017
1409 003326 001325
1410
1411 003330 000407
1412 003332 022737 000377 001122 4$:

```

```

;CLEAR CACHE CONTROL REGISTER
;RESTORE VECTOR 114
;EXIT TST
;
;BYTE PARITY ROUTINE: SAVE MSER
; RETURN
;ENDTST
;*****

```

```

TST6:
INC $TESTN ;INCREMENT TEST NUMBER
MOV @BYPARR,@#114 ;LET VECTOR 114 POINT TO ABORT ROUTINE
MOV @BIT07,CCR ;SET PARITY ABORT BIT IN CCR
TST TSTLOC+8192. ;READ TEST LOCATION + 4K TO CAUSE MISS
;ON NEXT ACCESS OF TSTLOC
;WRITE LOW BYTE OF TEST LOCATION
TSTB TSTLOC ;READ LOW BYTE OF TEST LOCATION
BIT @BIT03,@#HITMIS ;IF BIT3 OF HIT/MISS REGISTER NOT SET
BEQ 1$ ;THEN BRANCH
MOV @TST6+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
.WORD 14 ;UNIQUE ERROR NUMBER
.WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
;CACHE SYSTEM ERROR
1$: CLR TSTLOC ;WRITE PATTERN 1 TO TEST LOCATION
BISB @377,@#TSTLOC+1 ;WRITE PATTERN 2 TO HIGH BYTE
BIT @BIT03,HITMIS ;IF BIT3 NOTSET IN HIT/MISS REGISTER
BNE 2$ ;THEN
MOV @TST6+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
.WORD 15 ;UNIQUE ERROR NUMBER
.WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
;CACHE SYSTEM ERROR
2$: BR 3$ ;ELSE
CMP @177400,@#TSTLOC ;IF TEST LOCATION NOT EQUAL TO
BEQ 3$ ;PATTERN 2 THEN
MOV @TST6+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
.WORD 16 ;UNIQUE ERROR NUMBER
.WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
;CACHE SYSTEM ERROR
3$: CLR TSTLOC ;WRITE PATTERN 1 TO TEST LOCATION
BISB @377,@#TSTLOC ;WRITE PATTERN 2 TO LOW BYTE
BIT @BIT03,HITMIS ;IF BIT03 SET IN HIT/MISS REGISTER
BNE 4$ ;THEN BRANCH; WE GOT A HIT.
;ELSE
MOV @TST6+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
.WORD 17 ;UNIQUE ERROR NUMBER
.WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
;CACHE SYSTEM ERROR
4$: BR 5$ ;IF TEST LOCATION NOT EQUAL TO
CMP @377,@#TSTLOC

```



```

1413 003340 001403          BEQ      5$
1414 003342 104000          ERROR
1415 003344 000020          .WORD   20
1416 003346 001325          .WORD  ERRMSG
1417
1418 003350 005067 174372    5$:    CLR      CCR
1419 003354 005037 177744    CLR    @#MSER
1420 003360 005037 177766    CLR    @#CPEREG
1421 003364 005037 001116    CLR    @#SOFTER
1422 003370 000167 000006    JMP    TST7
1423
1424
1425 003374          BYPARR:
1426 003374 104000          ERROR
1427 003376 000021          .WORD   21
1428 003400 001325          .WORD  ERRMSG
1429
1430
1431
1432 003402          CTST7:
1433          ;*****
1434          ;*TEST 7      TEST CACHE BYPASS (MMU)
1435          ;*****
1436          ;PDR BIT15 (BYPASS) TEST - THIS TEST WILL VERIFY THAT WHEN BIT<15> IS SET
1437          ;IN A PDR AND AN ACCESS IS MADE TO A LOCATION MAPPED BY THE SELECTED PDR
1438          ;THAT WOULD NORMALLY CAUSE A CACHE ACCESS, THE CACHE IS BYPASSED (I.E. THE
1439          ;CACHE LOCATION IS INVALIDATED AND A MAIN MEMORY IS READ. THIS WILL BE DONE
1440          ;BY FIRST WRITING A TEST LOCATION WITH A KNOWN PATTERN TO ALLOCATE THE ADDRESS.
1441          ;THEN THE LOCATION WILL BE WRITTEN AGAIN WITH THE MMU ENABLED AND BIT <15> SET
1442          ;IN THE CONTROLLING PDR WITH A NEW PATTERN. THE LOCATION WILL THEN BE READ
1443          ;AND A MISS SHOULD BE LOGGED IN THE HIT/MISS REGISTER. THIS READ WILL ALSO
1444          ;BRING VALID DATA INTO CACHE FROM MEMORY. THE MMU WILL AGAIN BE ENABLED
1445          ;WITH BIT <15> SET AND A READ CYCLE DONE. THIS SHOULD INVALIDATE THE CACHE.
1446          ;NEXT THE MMU WILL BE DISABLED AND THE LOCATION READ FOR A THIRD TIME. THIS
1447          ;WILL BE DONE WITH BIT<15> STILL SET. A MISS SHOULD ALSO BE LOGGED. LASTLY
1448          ;BIT<15> WILL BE CLEARED AND THE MMU ENABLED AND THE LOCATION AGAIN READ.
1449          ;THIS TIME A CACHE HIT SHOULD BE LOGGED.
1450          ;
1451          ;
1452          ;BGNTST
1453          ;SETUP MMU REGISTERS
1454          ;WRITE TEST LOCATION WITH PATTERN 1
1455          ;SET BIT<15> IN PDR FOR TEST LOCATION
1456          ;ENABLE MMU
1457          ;WRITE TEST LOCATION WITH PATTERN 2
1458          ;DISABLE MMU AND CLEAR BIT<15> IN PDR
1459          ;READ TEST LOCATION
1460          ;IF HIT/MISS REGISTER BIT<1> SET THEN
1461          ;.      ERROR IN CACHE SYSTEM
1462          ;ENDIF
1463          ;SET BIT<15> IN PDR FOR TEST LOCATION
1464          ;ENABLE MMU
1465          ;READ TEST LOCATION (SHOULD INVALIDATE CACHE)
1466          ;DISABLE MMU
1467          ;READ TEST LOCATION
1468          ;IF HIT/MISS REGISTER BIT<1> SET THEN

```

```

1469      ;.      ERROR IN CACHE SYSTEM
1470      ;ENDIF
1471      ;CLEAR BIT<15> IN PDR
1472      ;TURN ON MMU
1473      ;READ TEST LOCATION
1474      ;IF HIT/MISS REGISTER BIT<1> NOT SET THEN
1475      ;.      ERROR IN CACHE SYSTEM
1476      ;ENDIF
1477      ;TURN OFF MMU
1478      ;ENDTST
1479      ;
1480      ;*****
1481      TST7:
1482      003402      005267      175376      INC      $TESTN      ;INCREMENT TEST NUMBER
1483      003406      012737      001630      000114      MOV      @RAMPAR,@#114 ;SET UP FOR UNEXPECTED PARITY ERROR
1484      003414      004767      175772      JSR      PC,      INITMM ;SETUP MEMORY MANAGEMENT REGISTERS
1485      003420      005037      001122      CLR      @#TSTLOC      ;WRITE TEST LOCATION WITH PATTERN 1
1486      003424      052767      100000      166646      BIS      @BIT15, KIPDRO ;SET BIT15 IN PDR FOR TEST LOCATION
1487      003432      052737      000001      177572      BIS      @BIT00,@#SRO ;TURN ON MEMORY MANAGEMENT
1488      003440      012737      177777      001122      MOV      @177777,@#TSTLOC ;WRITE TEST LOCATION WITH PATTERN 2
1489      003446      005067      174120      CLR      SRO ;TURN OFF MEMORY MANAGEMENT
1490      003452      042767      100000      166620      BIC      @BIT15, KIPDRO ;CLEAR BIT15 IN PDR FOR TEST LOCATION
1491      003460      013701      001122      MOV      @#TSTLOC,R1 ;READ TEST LOCATION
1492      003464      032767      000010      174260      BIT      @BIT03, HITMIS ;IF HIT/MISS REGISTER BIT 3 SET
1493      003472      001410      BEQ      2$ ;THEN
1494      003474      012737      003406      001120      MOV      @TST7+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1495      003502      004767      176132      JSR      PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1496      003506      104000      ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1497      003510      000022      .WORD ;UNIQUE ERROR NUMBER
1498      003512      001325      .WORD 22 ;ADDRESS OF ERROR MESSAGE
1499      .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1500      003514      052767      100000      166556      2$:      BIS      @BIT15, KIPDRO ;SET BIT15 IN PDR FOR TEST LOCATION
1501      003522      052737      000001      177572      BIS      @BIT00,@#SRO ;TURN ON MEMORY MANAGEMENT
1502      003530      005767      175366      TST      TSTLOC ;READ TEST LOCATION, BYPASS CACHE
1503      003534      042767      100000      166536      BIC      @BIT15, KIPDRO ;TURN OFF CACHE BYPASS ON KERNEL PAGE 0.
1504      003542      005067      174024      CLR      SRO ;TURN OFF MMU
1505      003546      005737      001122      TST      @#TSTLOC ;READ TEST LOCATION-SHOULD BE CACHE MISS
1506      003552      032767      000010      174172      BIT      @BIT03, HITMIS ;IF HIT/MISS REGISTER BIT 3 SET
1507      003560      001410      BEQ      3$ ;THEN
1508      003562      012737      003406      001120      MOV      @TST7+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1509      003570      004767      176044      JSR      PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1510      003574      104000      ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1511      003576      000023      .WORD ;UNIQUE ERROR NUMBER
1512      003600      001325      .WORD 23 ;ADDRESS OF ERROR MESSAGE
1513      .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1514      003602      052737      000001      177572      3$:      BIS      @BIT00,@#SRO ;TURN ON MEMORY MANAGEMENT
1515      003610      005737      001122      TST      @#TSTLOC ;READ TEST LOCATION ONE MORE TIME.
1516      ;PREVIOUS READ SHOULD HAVE ALLOCATED
1517      ;CACHE SO WE'RE EXPECTING A CACHE HIT
1518      003614      032767      000010      174130      BIT      @BIT03, HITMIS ;IF HIT/MISS REGISTER BIT 3 NO; SET
1519      003622      001012      BNE      4$ ;THEN
1520      003624      005067      173742      CLR      SRO ;TURN OFF MMU BEFORE ERROR ROUTINE.
1521      003630      012737      003406      001120      MOV      @TST7+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1522      003636      004767      175776      JSR      PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1523      003642      104000      ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1524      003644      000024      .WORD 24 ;UNIQUE ERROR NUMBER

```



```

1525 003646 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1526 ; ;CACHE SYSTEM ERROR
1527 003650 042767 000001 173714 4$: BIC #BIT00, SRO ;TURN OFF MMU
1528 003656 005037 177744 CLR #MSER ;CLEAR THE MEM SYS ERROR REG
1529 003662 005037 177766 CLR #CPEREG ;CLEAR THE CPU ERROR REGISTER
1530 003666 005037 001116 CLR #SOFTER ;CLEAR THE SOFT ERROR COUNT
1531 003672 000167 000000 JMP TST10 ;JUMP OVER DATA TABLES OR SUBROUTINES
1532 ; ;TO NEXT TEST
1533
1534
1535 003676

```

```

CTST10:
;*****
;TEST 10 TEST CACHE FLUSH
;*****
;FLUSH CACHE TEST - THIS TEST WILL VERIFY THAT WHEN CCR BIT<8> IS
;SET, THE ENTIRE CACHE IS INVALIDATED. FIRST 8K BYTES OF ADDRESSES
;WILL BE READ TO ALLOCATE CACHE. THEN THE CACHE WILL BE FLUSHED.
;THE SAME SET OF ADDRESS WILL THEN BE READ AND THE HIT/MISS REGISTER
;CHECKED AFTER EACH READ FOR A MISS TO BE LOGGED.
;
;BGNTST
;GET FIRST ADDRESS OF 8KB BUFFER
;INITIALIZE LOOP COUNTER TO 4KWORD COUNT
;DO UNTIL LOOP COUNTER = 0
;. READ #ADDRESS+
;ENDDO
;GET FIRST ADDRESS OF 8KB BUFFER
;INITIALIZE LOOP COUNTER TO 4KWORD COUNT
;INITIALIZE MISS COUNT
;FLUSH CACHE
;DO UNTIL LOOP COUNTER = 0
;. READ #ADDRESS+
;. IF HIT/MISS REGISTER BIT<1> SET THEN
;. DECREMENT MISS COUNT
;. ENDF
;ENDDO
;IF MISS COUNT NOT EQUAL TO 4096. THEN
;. ERROR IN CACHE SYSTEM
;ENDIF
;ENDTST
;
;*****

```

```

1567 003676
1568 003676 005267 175102
1569 003702 004767 175504
1570 003706 005067 166442
1571 003712 012701 140000
1572 003716 012702 010000
1573 003722 052737 000001 177572
1574 003730 005721
1575 003732 077202 1$:
1576 003734 012701 140000
1577 003740 012702 010000
1578 003744 012703 010000
1579 003750 012767 000400 173770
1580 003756 005721 2$:

```

```

TST10:
INC #TESTN ;INCREMENT TEST NUMBER
JSR PC, INITMM ;INITIALIZE MMU
CLR KIPAR6 ;LET PAR6 POINT TO LOW 4K
MOV #140000,R1 ;GET ADDRESS OF 8K BYTE BUFFER
MOV #4096., R2 ;INIT LOOP COUNTER TO 4K WORD COUNT
BIS #BIT00,#SRO ;ENABLE MMU
TST (R1)+ ;READ ADDRESS TO ALLOCATE CACHE
SOB R2, 1$ ;DO UNTIL ALL LOCATIONS ALLOCATED
MOV #140000,R1 ;GET ADDRESS OF 8K BYTE BUFFER
MOV #4096., R2 ;INIT LOOP COUNTER TO 4K WORD COUNT
MOV #4096., R3 ;PRE-LOAD MISS COUNT WITH 4096.
MOV #400, CCR ;FLUSH CACHE
TST (R1)+ ;READ ADDRESS

```

```

1581 003760 032737 000010 177752 BIT #BIT03,@#HITMIS ;SHOULDN'T GET HITS AT (R1)
1582 ;IF BIT03 IN HIT/MISS REG INDICATES A MISS
1583 ;THEN
1584 003766 001401 BEQ 3$ ;BRANCH TO 3$ --DON'T DECREMENT THE MISS COUNT
1585 ;ELSE
1586 003770 005303 DEC R3 ;DECREMENT MISS COUNT IF WE GET A HIT
1587 003772 077207 3$: SOB R2, 2$ ;LOOP UNTIL ENTIRE CACHE CHECKED
1588 ;FALLING THROUGH SOB INDICATES THAT ALL
1589 ;CACHE LOCATIONS HAVE BEEN CHECKED.
1590 003774 005067 173572 CLR SRO ;TURN OFF MMU
1591 004000 022703 010000 CMP #4096., R3 ;IF MISS COUNT NOT EQUAL TO 4096.
1592 004004 001410 BEQ 5$ ;THEN IT INDICATES THAT NOT ALL CACHE
1593 ;LOCATIONS WERE FLUSHED
1594
1595 004006 012737 003702 001120 MOV #TST10+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1596 004014 004767 175620 JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1597 004020 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1598 004022 000025 .WORD 25 ;UNIQUE ERROR NUMBER
1599 004024 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1600 ;CACHE SYSTEM ERROR
1601 004026 005037 177572 5$: CLR @#SRO ;TURN OFF MMU
1602 004032 005037 177744 CLR @#MSER ;CLEAR THE MEM SYS ERROR REG
1603 004036 005037 177766 CLR @#CPEREG ;CLEAR THE CPU ERROR REGISTER
1604 004042 005037 001116 CLR @#SOFTER ;CLEAR THE SOFT ERROR COUNT
1605 004046 000167 000000 JMP TST11 ;JUMP OVER DATA TABLES OR SUBROUTINES
1606 ;TO NEXT TEST
1607
1608
1609 004052

```

```

CTST11:
;*****
; *TEST 11 TEST UNCONDITIONAL CACHE BYPASS
;*****
;UNCONDITIONAL BYPASS TEST - THIS TEST WILL VERIFY THAT WHEN CCR
;BIT<9> IS SET, A MEMORY REFERENCE IS FORCED TO MAIN MEMORY. THIS
;WILL ALSO VERIFY THAT READ AND WRITE HIT INVALIDATE THE CACHE
;LOCATIONS WHEN BYPASS IS SET.
;
;BGNTST
;READ TEST LOCATIONS TO SETUP POSSIBILITY OF HIT
;SET CCR BIT<9>
;READ FIRST TEST LOCATION
;IF HIT/MISS REGISTER BIT<1> NOT SET THEN
;. ERROR IN CACHE SYSTEM
;ENDIF
;WRITE SECOND TEST LOCATION
;IF HIT/MISS REGISTER BIT<1> NOT SET THEN
;. ERROR IN CACHE SYSTEM
;ENDIF
;CLEAR CCR BIT<9>
;READ FIRST LOCATION
;IF HIT/MISS REGISTER BIT<1> SET THEN
;. ERROR IN CACHE SYSTEM
;ENDIF
;READ SECOND LOCATION
;IF HIT/MISS REGISTER BIT<1> SET THEN
;. ERROR IN CACHE SYSTEM

```

```

1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636

```



```

1637 ;ENDIF
1638 ;ENDTST
1639 ;
1640 ;:*****
1641 TST11:
1642 004052 005267 174726 INC $TESTN ;INCREMENT TEST NUMBER
1643 004056 005737 001122 TST @TSTLOC ;ALLOCATE FIRST TEST LOCATION
1644 004062 005737 001124 TST @TSTLOC+2 ;ALLOCATE SECOND TEST LOCATION
1645 004066 052767 001000 173652 BIS @BIT09,CCR ;SET CCR BIT 9 (CACHE BYPASS)
1646 004074 005737 001122 1$: TST @TSTLOC ;READ FIRST TEST LOCATION
1647 004100 032767 000010 173644 BIT @BIT03,HITMIS ;IF HIT/MISS REG. BIT 3 NOT SET
1648 004106 001010 BNE 2$ ;THEN
1649 004110 012737 004056 001120 MOV @TST11+4,@SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1650 004116 004767 175516 JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1651 004122 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1652 004124 000026 .WORD 26 ;UNIQUE ERROR NUMBER
1653 004126 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1654 ; ;CACHE SYSTEM ERROR
1655 004130 005037 001124 2$: CLR @TSTLOC+2 ;WRITE SECOND LOCATION
1656 004134 013703 177752 100$: MOV @HITMIS,R3 ;SAVE CONTENTS OF HIT MISS
1657 004140 012704 004134 MOV @100$,R4 ;MOV ADDR OF MOV INST TO R4
1658 004144 012702 001124 MOV @TSTLOC+2,R2 ;
1659 004150 042704 177701 BIC @177701,R4 ;STRIP OFF UNNEEDED BITS
1660 004154 042702 177701 BIC @177701,R2 ;
1661 004160 020204 CMP R2,R4 ;ARE THEY EQUAL?
1662 004162 001004 BNE 101$ ;BRANCH IF NOT
1663 004164 032703 000010 BIT @BIT03,R3 ;IF HIT/MISS REG. BIT 3 NOT SET
1664 004170 001014 BNE 3$ ;THEN
1665 004172 000403 BR 102$ ;IT WAS A MISS, GO TO ERROR
1666 004174 032703 000004 101$: BIT @BIT02,R3 ;TEST BIT02
1667 004200 001010 BNE 3$ ;BRANCH IIF IT WAS A HIT
1668 004202 102$:
1669 004202 012737 004056 001120 MOV @TST11+4,@SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1670 004210 004767 175424 JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1671 004214 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1672 004216 000027 .WORD 27 ;UNIQUE ERROR NUMBER
1673 004220 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1674 ; ;CACHE SYSTEM ERROR
1675 004222 005737 001122 3$: TST @TSTLOC ;READ FIRST TEST LOCATION
1676 004226 032767 000010 173516 BIT @BIT03,HITMIS ;IF HIT/MISS REG. BIT 3 SET
1677 004234 001410 BEQ 4$ ;THEN
1678 004236 012737 004056 001120 MOV @TST11+4,@SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1679 004244 004767 175370 JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1680 004250 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1681 004252 000030 .WORD 30 ;UNIQUE ERROR NUMBER
1682 004254 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1683 ; ;CACHE SYSTEM ERROR
1684 004256 005037 001124 4$: CLR @TSTLOC+2 ;WRITE SECOND LOCATION
1685 004262 016703 173464 200$: MOV HITMIS,R3 ;SAVE CONTENTS OF HIT MISS REG
1686 004266 012704 004262 MOV @200$,R4 ;
1687 004272 012702 001124 MOV @TSTLOC+2,R2 ;
1688 004276 042704 177701 BIC @177701,R4 ;
1689 004302 042702 177701 BIC @177701,R2 ;
1690 004306 020204 CMP R2,R4 ;ARE THEY EQUAL
1691 004310 001004 BNE 201$ ;BRANCH IF NOT
1692 004312 032703 000010 BIT @BIT03,R3 ;IF HIT/MISS REG. BIT 3 NOT SET

```

```

1693 004316 001414          BEQ      5$          ; THEN EXIT TEST
1694 004320 000403          BR       202$        ; ELSE; EXPECTED A MISS GO TO ERROR
1695 004322 032703 000004 201$:  BIT     @BIT02,R3 ; IF HIT/MISS REG. BIT 2 NOT SET
1696 004326 001410          BEQ      5$          ; THEN EXIT TEST.ELSE GO TO ERROR
1697 004330
1698 004330 012737 004056 001120 202$:  MOV     @TST11+4,@#SOFTRE ; MOVE RETRY ADDRESS TO SOFT RETURN
1699 004336 004767 175276      JSR     PC,APTSFT    ; GO TO SOFT ERROR SUBROUTINE
1700 004342 104000          ERROR
1701 004344 000031          .WORD   31          ; ALL ERRORS TO TRAP TO EMT VECTOR
1702 004346 001325          .WORD   ERRMSG      ; UNIQUE ERROR NUMBER
1703                                     ; ADDRESS OF ERROR MESSAGE
1704 004350 005067 173372 5$:    CLR     CCR          ; CACHE SYSTEM ERROR
1705 004354 005037 177744      CLR     @#MSER      ; CLEAR BYPASS BIT BEFORE EXIT
1706 004360 005037 177766      CLR     @#CPEREG    ; CLEAR THE MEM SYS ERROR REG
1707 004364 005037 001116      CLR     @#SOFTER    ; CLEAR THE CPU ERROR REGISTER
1708 004370 000167 000000      JMP     TST12       ; CLEAR THE SOFT ERROR COUNT
1709                                     ; JUMP OVER DATA TABLES OR SUBROUTINES
1710                                     ; TO NEXT TEST

```

```

1711 004374
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748

```

```

CTST12:
;*****
; *TEST 12      TEST WRITE WRONG DATA PARITY
;*****
;WRITE WRONG DATA PARITY TEST- THIS TEST WILL VERIFY THAT WHEN CCR
;BIT<6> = 1 AND CCR BITS<7,0> = 0,1, A READ MISS OCCURS AFTER A
;WRITE. THE WRITE WITH CCR BIT<6> = 1 TO A LOCATION WILL CAUSE A
;CACHE UPDATE AND WRONG PARITY TO BE WRITTEN SO WHEN THE LOCATION
;IS READ INSTEAD OF A HIT BEING RECORDED THE CACHE PARITY ERROR
;WILL CAUSE A CACHE MISS. THIS TEST WILL BE DONE A BYTE AT A TIME.
;NOTE: IF BOTH ERRORS OCCUR CCGA MOST LIKELY BAD.
;      IF ONLY ONE ERROR OCCURS CCGA LEAST LIKELY.
;
;
;BGNTST
;SAVE CONTENTS OF VECTOR 114
;LET VECTOR 114 POINT TO ABORT ROUTINE
;CLEAR MSER
;IF MSER NOT CLEAR THEN
;.      ERROR IN CACHE SYSTEM
;ENDIF
;WRITE TEST LOCATION
;SET BITS<6,0> IN CCR
;WRITE TEST LOCATION LOW BYTE
;CLEAR CCR BIT<6> (WRITE WRONG DATA PARITY)
;INITIALIZE ERROR INDICATORS
;READ TEST LOCATION LOW BYTE
;IF BIT<1> SET IN HIT/MISS REGISTER THEN
;.      ERROR IN CACHE SYSTEM
;ELSE
;.      IF MSER BITS <7:5> ZERO THEN
;.      ERROR IN CACHE SYSTEM
;.      ENDIF
;ENDIF
;CLEAR MSER
;IF MSER NOT CLEAR THEN
;.      ERROR IN CACHE SYSTEM
;ENDIF
;SET CCR BIT<6>

```



```

1749 ;WRITE TEST LOCATION HIGH BYTE
1750 ;CLEAR CCR BIT<6>
1751 ;READ TEST LOCATION HIGH BYTE
1752 ;IF BIT<1> SET IN HIT/MISS REGISTER THEN
1753 ;. ERROR IN CACHE SYSTEM
1754 ;ELSE
1755 ;. IF MSER BITS <7:5> ZERO THEN
1756 ;. ERROR IN CACHE SYSTEM
1757 ;. ENDFIF
1758 ;ENDIF
1759 ;RESTORE CONTENTS OF VECTOR 114
1760 ;IF ERROR INDICATORS SET THEN
1761 ;. ERROR IN CACHE SYSTEM
1762 ;ENDIF
1763 ;EXIT TST
1764 ;
1765 ;DATA PARITY ABORT ROUTINE:
1766 ;. ERROR IN CACHE SYSTEM
1767 ;
1768 ;
1769 ;
1770 ;ENDTST
1771 ;*****
1771 004374 TST12:
1772 004374 005267 174404 INC $TESTN ;INCREMENT TEST NUMBER
1773 004400 013767 000114 174422 MOV @#114, SLOC00 ;SAVE CONTENTS OF VECTOR 114
1774 004406 012737 004706 000114 MOV #DAPAB0,@#114 ;LET VECTOR POINT TO ABORT ROUTINE
1775 004414 005067 173324 CLR MSER ;CLEAR MSER
1776 004420 005767 173320 TST MSER ;IF MSER NOT CLEAR
1777 004424 001403 BEQ 1$ ;THEN
1778 004426 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1779 004430 000032 .WORD 32 ;UNIQUE ERROR NUMBER
1780 004432 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1781 ; ;CACHE SYSTEM ERROR
1782 004434 005037 001122 1$: CLR @#TSTLOC ;WRITE TEST LOCATION TO ALLOCATE CACHE
1783 004440 012767 000101 173300 MOV #101, CCR ;SET BITS<6,0> IN CCR
1784 ; ;WRITE WRONG DATA PARITY; IGNORE PARITY INTERRUPT
1785 004446 112767 000377 174446 MOVB #377, TSTLOC ;WRITE LOW BYTE WITH BAD PARITY
1786 004454 042767 000100 173264 BIC #BIT06, CCR ;CLEAR WRITE WRONG DATA PARITY BIT
1787 004462 105737 001122 TSTB @#TSTLOC ;READ LOW BYTE OF TEST LOCATION
1788 004466 032767 000010 173256 BIT #BIT03, HITMIS ;EXPECT A MISS; IF BIT 3 SET IN HIT/MISS REGISTER
1789 004474 001410 BEQ 2$ ;THEN
1790 004476 012737 004400 001120 MOV #TST12+4,@#SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1791 004504 004767 175130 JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1792 004510 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1793 004512 000033 .WORD 33 ;UNIQUE ERROR NUMBER
1794 004514 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1795 ; ;CACHE SYSTEM ERROR
1796 004516 032767 000340 173220 2$: BIT #340, MSER ;IF MSER BITS <7:5> ZERO
1797 004524 001003 BNE 3$ ;THEN
1798 004526 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1799 004530 000034 .WORD 34 ;UNIQUE ERROR NUMBER
1800 004532 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1801 ; ;CACHE SYSTEM ERROR
1802 004534 005067 173204 3$: CLR MSER ;CLEAR MSER
1803 004540 005767 173200 TST MSER ;IF MSER NOT CLEAR
1804 004544 001403 BEQ 4$ ;THEN

```

```

1805 004546 104000          ERROR
1806 004550 000035        .WORD 35
1807 004552 001325        .WORD ERRMSG
1808
1809 004554 052767 000100 173164 4$: BIS @BIT06,CCR
1810 004562 112737 000377 001123      MOVB @377,@TSTLOC+1
1811 004570 042767 000100 173150      BIC @BIT06,CCR
1812 004576 105737 001123      TSTB @TSTLOC+1
1813 004602 032767 000010 173142      BIT @BIT03,HITMIS
1814 004610 001411          BEQ 5$
1815 004612 012737 004400 001120      MOV @TST12+4,@SOFTRE
1816 004620 004767 175014          JSR PC,APTSFT
1817 004624 104000          ERROR
1818 004626 000036        .WORD 36
1819 004630 001325        .WORD ERRMSG
1820
1821 004632 000407          BR 6$
1822 004634 032767 000340 173102 5$: BIT @340,MSER
1823 004642 001003          BNE 6$
1824 004644 104000          ERROR
1825 004646 000037        .WORD 37
1826 004650 001325        .WORD ERRMSG
1827
1828 004652 012767 000400 173066 6$: MOV @BIT08,CCR
1829 004660 016737 174144 000114      MOV SLOC00,@0114
1830 004666          7$:
1831 004666 005037 177744          CLR @MSER
1832 004672 005037 177766          CLR @CPEREG
1833 004676 005037 001116          CLR @SOFTER
1834 004702 000167 000010          JMP TST13
1835
1836
1837 004706          DAPABO:
1838 004706 104000          ERROR
1839 004710 000040        .WORD 40
1840 004712 001325        .WORD ERRMSG
1841
1842 004714 000002          RTI
1843
1844
1845
1846 004716          CTST13:
1847
1848 ;*****
1849 ;*TEST 13 TEST WRITE WRONG TAG PARITY
1850 ;*****
1851 ;WRITE WRONG TAG PARITY - THIS TEST WILL VERIFY THAT A READ MISS
1852 ;OCCURS AFTER A WRITE WILL CCR<10> = 1 AND CCR<7,0> = 0,1. THE WRITE
1853 ;TO THE LOCATION WILL CAUSE A CACHE UPDATE BUT THE TAG WILL BE
1854 ;WRITTEN WITH THE WRONG PARITY. WHEN THE LOCATION IS READ INSTEAD
1855 ;OF A CACHE HIT OCCURRING THE PARITY ERROR SHOULD CAUSE A CACHE
1856 ;MISS.
1857 ;
1858 ;BGNTST
1859 ;SAVE CONTENTS OF VECTOR 114
1860 ;LET VECTOR 114 POINT TO ABORT ROUTINE
;CLEAR MSER

```



```

1861 ;SET WRITE WRONG TAG PARITY BIT<10>
1862 ;WRITE TEST LOCATION
1863 ;CLEAR CCR BIT<10> AND SET ABORT DISABLE BIT<0>
1864 ;READ TEST LOCATION
1865 ;IF BIT<1> SET IN HIT/MISS REGISTER THEN
1866 ;. ERROR IN CACHE SYSTEM
1867 ;ELSE
1868 ;. ERROR IN CACHE SYSTEM
1869 ;ENDIF
1870 ;RESTORE VECTOR 114
1871 ;EXIT TST
1872 ;
1873 ;TAG PARITY ABORT ROUTINE:
1874 ;
1875 ; ERROR IN CACHE SYSTEM
1876 ; RETURN
1877 ;ENDTST
1878 ;*****
1878 004716 TST13:
1879 004716 005267 174062 INC $TESTN ;INCREMENT TEST NUMBER
1880 ;***** NOTE *****
1881 ; DON'T SINGLE STEP THIS CODE USING THE ODT P COMMAND!!!
1882 ; PARITY ERRORS WILL OCCUR.
1883 ;*****
1884 004722 013767 000114 174100 MOV $0114, SLOC00 ;SAVE CONTENTS OF VECTOR 114
1885 004730 012737 005062 000114 MOV $TAPAB0,$0114 ;LET VECTOR POINT TO ABORT ROUTINE
1886 004736 005067 173002 CLR MSER ;CLEAR MSER
1887 004742 012767 002001 172776 MOV $2001, CCR ;SET WRITE WRONG TAG PARITY & NO PARITY INTERRUPT
1888 004750 005037 001122 CLR $TSTLOC ;WRITE LOCATION WITH BAD TAG PARITY
1889 004754 012767 000001 172764 MOV $BIT00, CCR ;CLEAR BIT 10 AND SET NO PARITY INTERRUPTS
1890 004762 005737 001122 TST $TSTLOC ;READ TEST LOCATION
1891 004766 032767 000010 172756 BIT $BIT03, HITMIS ;IF BIT 3 SET IN HIT/MISS REGISTER
1892 004774 001414 BEQ 2$ ;THEN
1893 004776 012737 004722 001120 MOV $TST13.4,$SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
1894 005004 004767 174630 JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
1895 005010 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1896 005012 000041 .WORD 41 ;UNIQUE ERROR NUMBER
1897 005014 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1898 ; CACHE SYSTEM ERROR
1899 005016 000403 BR 2$ ;ELSE
1900 005020 1$:
1901 005020 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1902 005022 000042 .WORD 42 ;UNIQUE ERROR NUMBER
1903 005024 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
1904 ; CACHE SYSTEM ERROR
1905 005026 012767 000400 172712 2$: MOV $BIT08,CCR ;FLUSH CACHE, CLEAR CCR BEFORE EXIT
1906 005034 016737 173770 000114 MOV SLOC00, $0114 ;RESTORE CONTENTS OF VECTOR 114
1907 005042 005037 177744 CLR $MSER ;CLEAR THE MEM SYS ERROR REG
1908 005046 005037 177766 CLR $CPEREG ;CLEAR THE CPU ERROR REGISTER
1909 005052 005037 001116 CLR $SOFTER ;CLEAR THE SOFT ERROR COUNT
1910 005056 000167 000010 JMP TST14 ;JUMP OVER DATA TABLES OR SUBROUTINES
1911 ; TO NEXT TEST
1912
1913 005062 TAPAB0:
1914 005062 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
1915 005064 000043 .WORD 43 ;UNIQUE ERROR NUMBER
1916 005066 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE

```

```

1917
1918 005070 000002 RTI ;CACHE SYSTEM ERROR
1919
1920
1921 005072 CTST15:
1922 ;*****
1923 ;*TEST 14 TEST PARITY INTERRUPT
1924 ;*****
1925 ;PARITY INTERRUPT TEST - THIS TEST WILL VERIFY THAT WHEN CCR<7,0> =
1926 ;0,0, A PARITY INTERRUPT OCCURS AFTER EXECUTION OF AN INSTRUCTION
1927 ;THAT HAS BEEN WRITTEN WITH WRONG PARITY.
1928 ;
1929 ;BGNTST
1930 ;SAVE CONTENTS OF 114
1931 ;SETUP VECTOR 114 TO POINT TO INTERRUPT ROUTINE
1932 ;CLEAR EXPECTING INTERRUPT FLAG
1933 ;WRITE TEST ADDRESS WITH BAD PARITY
1934 ;SET EXPECTING INTERRUPT FLAG
1935 ;READ TEST ADDRESS
1936 ;IF INTERRUPT FLAG NE 0 THEN
1937 ;. ERROR IN CACHE SYSTEM
1938 ;ENDIF
1939 ;RESTORE CONTENTS OF VECTOR 114
1940 ;EXIT TST
1941 ;
1942 ;INTERRUPT ROUTINE: IF EXPECTING INTERRUPT FLAG NE 1 THEN
1943 ;. ERROR IN CACHE SYSTEM
1944 ;.
1945 ;. ELSE CLEAR (EXPECTING) INTERRUPT FLAG
1946 ;.
1947 ;. ENDF
1948 ;. IF SAVED PC NE TO UPDATED PC THEN
1949 ;. ERROR IN CACHE SYSTEM
1950 ;.
1951 ;. ENDF
1952 ;. IF MSER NE #340 THEN
1953 ;. ERROR IN CACHE SYSTEM
1954 ;.
1955 ;. ENDF
1956 ;. RETURN
1957 ;ENDTST
1958 ;*****
1958 005072 005267 173706 TST14: INC $TESTN ;INCREMENT TEST NUMBER
1959 005076 004767 174310 JSR PC,INITMM ;INIT MMU; PAGE ZERO REFERENCES WILL
1960 ;BYPASS CACHE.
1961 005102 012767 001600 165244 MOV #1600,KIPAR6 ;SET PAR6 TO RELOCATE TO BANK 7
1962 005110 012737 140000 001122 MOV #140000,@TSTLOC ;SET UP TEST LOCATION TO OBTAIN
1963 ;PHYSICAL ADDR VIA KIPAR6.
1964 005116 052767 000001 172446 BIS #BIT00,SRO ;TURN ON MMU
1965 005124 005001 CLR R1 ;CLEAR EXPECTING INTERRUPT FLAG
1966 005126 052767 000100 172612 BIS #BIT06,CCR ;SET WRITE WRONG DATA PARITY
1967 005134 005077 173762 CLR @TSTLOC ;WRITE CACHE LOCATION 0 WITH BAD DATA PARITY
1968 005140 005067 172602 CLR CCR ;CLEAR WRITE WRONG DATA PARITY
1969 005144 005037 177744 CLR @MSER ;INIT MSER
1970 005150 013767 000114 173652 MOV @#114,SLOC00 ;SAVE CONTENTS OF VECTOR 114
1971 005156 012737 005244 000114 MOV @INTERR,@#114 ;LET VECTOR POINT TO INTERRUPT ROUTINE.
1972 005164 005101 COM R1 ;SET EXPECTING INTERRUPT FLAG

```



```

1973 005166 005777 173730          INTRPC: TST      @TSTLOC
1974 005172 005701                  TST      R1
1975                                ;READ TEST LOCATION; SHOULD GET PARITY INTERRUPT
1976 005174 001403                  BEQ      1$
1977 005176 104000                  ERROR
1978 005200 000044                  .WORD   44
1979 005202 001325                  .WORD   ERRMSG
1980                                ;UNIQUE ERROR NUMBER
1981 005204 016737 173620 000114 1$: MOV      SLOC00, @#114
1982 005212 005067 172354          CLR      SRO
1983 005216 012737 000400 177746  MOV      @BIT08, @#CCR
1984 005224 005037 177744          CLR      @MSER
1985 005230 005037 177766          CLR      @CPEREG
1986 005234 005037 001116          CLR      @SOFTER
1987 005240 000167 000052          JMP      TST15
1988
1989
1990 005244 005701          INTERR: TST      R1
1991 005246 001004          BNE     1$
1992 005250 104000          ERROR
1993 005252 000045          .WORD   45
1994 005254 001325          .WORD   ERRMSG
1995                                ;UNIQUE ERROR NUMBER
1996 005256 000401          BR      2$
1997 005260 005001          CLR     R1
1998 005262 021627 005172 2$:  CMP     @SP, @INTRPC+4
1999 005266 001403          BEQ     4$
2000 005270 104000          ERROR
2001 005272 000046          .WORD   46
2002 005274 001325          .WORD   ERRMSG
2003                                ;ADDRESS OF ERROR MESSAGE
2004 005276 022767 000340 172440 4$:  CMP     @340, MSER
2005 005304 001403          BEQ     5$
2006 005306 104000          ERROR
2007 005310 000047          .WORD   47
2008 005312 001325          .WORD   ERRMSG
2009                                ;ADDRESS OF ERROR MESSAGE
2010 005314 000002          5$:  RTI
2011                                ;RETURN
2012
2013 005316          CTST17:
2014          ;*****
2015          ;*TEST 15 TEST THAT PARITY ERRORS BLOCKED BY NXM ABORT
2016          ;*****
2017          ;CHECK PARITY ABORTS BLOCKED BY NON-EXISTENT MEMORY ABORT - THIS TEST WILL
2018          ;VERIFY THAT IF A PARITY ERROR OCCURS ON THE SAME ADDRESS REFERENCE AS A
2019          ;NON-EXISTENT MEMORY ERROR THAT THE CACHE DATA PATH GATE ARRAY BLOCKS THE
2020          ;PARITY ERROR TO THE J-11 CHIP SET. THIS WILL BE DONE BY USING THE DIAGNOSTIC
2021          ;BIT TO CAUSE A PARITY ERROR IN A CACHE REFERENCE THAT DOES NOT HAVE A
2022          ;CORRESPONDING ADDRESS IN MAIN MEMORY. THE ADDRESS WILL THEN BE READ CAUSING
2023          ;BOTH A CACHE PARITY ERROR AND A NON-EXISTENT MEMORY ERROR. TO AVOID HAVING
2024          ;TO SIZE THE ENTIRE MEMORY TO FIND A NON-EXISTENT MEMORY ADDRESS THIS TEST
2025          ;WILL USE THE LARGEST NON-I/O ADDRESS (1775776). THE TEST WILL FIRST READ
2026          ;THIS ADDRESS AND IF A NXM TRAP OCCURS THE TEST WILL BE DONE. IF THE ACCESS
2027          ;TO THIS ADDRESS DOES NOT TRAP THEN THE TEST WILL BE SKIPPED.
2028          ;

```

```

2029 ;BGNTST
2030 ;SAVE CONTENTS OF VECTOR 4
2031 ;SAVE CONTENTS OF VECTOR 114
2032 ;LET VECTOR 4 POINT TO CONTINUE TESTING (A:)
2033 ;LET PAR6 #177400
2034 ;ACCESS ADDRESS 157776 (PHYSICAL 17757776)
2035 ;IF NO TRAP THEN
2036 ;. GOTO ENDTST
2037 ;ENDIF
2038 ;A:
2039 ;SET DIAGNOSTIC AND WRITE WRONG PARITY BITS IN CCR
2040 ;WRITE ADDRESS 157776
2041 ;CLEAR CCR
2042 ;SET PARITY ERROR ABORT BIT IN CCR
2043 ;LET VECTOR 4 POINT TO CONTINUE TESTING (B:)
2044 ;LET VECTOR 114 POINT TO NXM-PARITY ERROR ROUTINE
2045 ;READ ADDRESS 157776
2046 ;IF NO TRAP THEN
2047 ;. ERROR IN CACHE SYSTEM
2048 ;ENDIF
2049 ;B:
2050 ;CLEAR CCR
2051 ;RESTORE CONTENTS OF VECTOR 114
2052 ;RESTORE CONTENTS OF VECTOR 4
2053 ;EXIT TST
2054 ;
2055 ;
2056 ;NXM-PARITY ERROR ROUTINE:          RESET STACK AFTER TRAP
2057 ;                                     ERROR IN CACHE SYSTEM
2058 ;                                     GOTO B:
2059 ;ENDTST
2060 ;*****
2061 005316 TST15:
2062 005316 005267 173462          INC      $TESTN          ;INCREMENT TEST NUMBER
2063 005322 013704 000004          MOV      @#4,R4         ;SAVE CONTENTS OF VECTOR 4
2064 005326 013767 000114 173474  MOV      @#114, SLOC00  ;SAVE CONTENTS OF VECTOR 114
2065 005334 012737 005372 000004  MOV      @1$, @#4       ;LET VECTOR 4 POINT TO CONTINUE TESTING
2066 005342 012767 177400 165004  MOV      @177400,KIPAR6 ;LET PAR6 = OFFSET TO HIGHEST MEMORY
2067 005350 012767 000020 165140  MOV      @20,SR3        ;ENABLE 22 BIT ADDRESSING.
2068 005356 052737 000001 177572  BIS      @BIT00,@#SRO   ;ENABLE MMU
2069 005364 005737 157776          TST      @#157776      ;ACCESS ADDRESS 17757776
2070 005370 000435          BR       3$            ;IF IT DOESN'T TRAP THEN SKIP THIS TEST
2071 005372 062706 000004          1$: ADD      @4, SP         ;RESET STACK AFTER TRAP
2072 005376 012767 000102 172342  MOV      @102, CCR      ;SET DIAG. AND WRITE WRONG DATA PARITY BITS
2073 005404 005037 157776          CLR      @#157776      ;WRITE TO ADDRESS 17757776
2074 005410 012767 000200 172330  MOV      @200, CCR     ;CLEAR CCR AND SET PARITY ABORT BIT
2075 005416 012737 005460 000004  MOV      @2$, @#4       ;LET VECTOR 4 POINT TO CONTINUE TESTING
2076 005424 012737 005446 000114  MOV      @100$,@#114    ;LET VECTOR 114 POINT TO ERROR ROUTINE
2077 005432 005737 157776          TST      @#157776      ;READ ADDRESS 17757776 (SHOULD TRAP)
2078 005436 104000          ERROR          ;ALL ERRORS TO TRAP TO EMT VECTOR
2079 005440 000050          .WORD    50           ;UNIQUE ERROR NUMBER
2080 005442 001325          .WORD    ERRMSG       ;ADDRESS OF ERROR MESSAGE
2081 ;                                     ;CACHE SYSTEM ERROR
2082 005444 000407          BR       3$            ;GO EXIT TEST
2083 005446 005067 172120          100$: CLR      SRO      ;TURN OFF MMU BEFORE ERROR
2084 005452 104000          ERROR          ;ALL ERRORS TO TRAP TO EMT VECTOR

```



```

2085 005454 000051          .WORD 51          ;UNIQUE ERROR NUMBER
2086 005456 001325          .WORD ERRMSG      ;ADDRESS OF ERROR MESSAGE
2087                                     ;CACHE SYSTEM ERROR
2088 005460 062706 000004    2$: ADD #4, SP      ;RESET STACK AFTER TRAP
2089 005464 005067 172256    3$: CLR CCR         ;CLEAR CCR FOR EXIT
2090 005470 010437 000004          MOV R4, @#4       ;RESTORE VECTOR 4
2091 005474 016737 173330 000114  MOV SLOC00, @#114 ;RESTORE VECTOR 114
2092 005502 005067 172064          CLR SRO          ;TURN OFF MMU BEFORE EXITING.
2093 005506 005037 177744          CLR @#MSER       ;CLEAR THE MEM SYS ERROR REG
2094 005512 005037 177766          CLR @#CPEREG    ;CLEAR THE CPU ERROR REGISTER
2095 005516 005037 001116          CLR @#SOFTER    ;CLEAR THE SOFT ERROR COUNT
2096 005522 000167 000000          JMP TST16       ;JUMP OVER DATA TABLES OR SUBROUTINES
2097                                     ;TO NEXT TEST
2098
2099
2100
2101 005526

```

CTST20:

```

2102 ;*****
2103 ;*TEST 16 TEST MULTIPROCESSING INSTRUCTIONS
2104 ;*****
2105 ;MULTIPROCESSING INSTRUCTION TESTS - THIS TEST WILL VERIFY THAT THE MULTI-
2106 ;PROCESSING INSTRUCTIONS DO A BYPASS OF THE CACHE. THIS TEST WILL NOT VERIFY
2107 ;THE REST OF THE FUNCTIONALITY OF THESE INSTRUCTIONS BECAUSE THAT WILL ALREADY
2108 ;HAVE BEEN CHECKED IN THE BASE INSTRUCTION TESTS.
2109 ;THE TEST FOR TSTSET AND WRTLCK WILL FIRST ALLOCATE AN ADDRESS IN CACHE WITH
2110 ;KNOWN DATA, THEN FORCE CACHE MISS WILL BE ENABLED AND THE SAME ADDRESS WILL
2111 ;BE WRITTEN WITH WITH DIFFERENT DATA. THIS WILL SET UP CACHE WITH DATA 1 AND
2112 ;IT'S ASSOCIATED MEMORY LOCATION WITH DATA 2. FORCE CACHE MISS WILL THEN BE
2113 ;DISABLED AND THE TSTSET/WRTLCK INSTRUCTION WILL BE EXECUTED. THIS INSTRUCTION
2114 ;WILL CAUSE CACHE TO BE BYPASSED AND AN ACCESS TO MAIN MEMORY WILL BE MADE. IN
2115 ;ADDITION THIS INSTRUCTION WILL CAUSE CACHE TO BE RE-ALLOCATED WITH THE CORRECT;DATA.
2116 ;THE TEST FOR ASRB INSTRUCTION DIFFERS SLIGHTLY. FIRST THE CACHE WILL BE
2117 ;ALLOCATED, THEN AN ASRB INSTRUCTION WILL BE DONE AT THAT ADDRESS.
2118 ;A HIT SHOULD BE RECORDED ON THE ACCESS. NEXT, THE ADDRESS WILL BE READ AND
2119 ;A MISS SHOULD BE RECORDED BECAUSE THE FORCED BYPASS ON THE ASRB INSTRUCTION
2120 ;SHOULD HAVE INVALIDATED THE CACHE ENTRY, AND BECAUSE IT'S A BYTE WRITE; CACHE
2121 ;WILL NOT BE RE-ALLOCATED.
2122 ;
2123 ;*****NOTE*****
2124 ;IF THE TSTSET OR WRTLCK ISTRUCTIONS ARE ASSEMBLED SO THAT BITS
2125 ;5-0 OF THE ADDRESS OF THE INSTRUCTION FOLLOWING THE TSTSET/WRTLCK INSTRUCTION
2126 ;ARE EQUAL TO BITS 5-0 OF THE TSTLOC ADDRESS THE TEST WILL FAIL. THIS IS CAUSED
2127 ;BY THE NEED OF AN ADDITIONAL FETCH WHEN THE PRE-FETCH BUFFER IS INVALIDATED
2128 ;WHEN BITS 5-0 OF AN ADDRESS WRITTEN TO ARE EQUAL TO BITS 5-0 OF THE ADDRESS
2129 ;IN THE PREFETCH BUFFER. THE ADDITIONAL FETCH CAUSES THE REQUIRED DATA TO BE
2130 ;SHIFTED OUT OF THE RANGE OF THE HIT/MISS REGISTER. PADDING THE FRONT OF THE
2131 ;TEST WITH NOPS MAY BE REQUIRED TO REMEDY THIS PROBLEM.
2132 ;BGNTST
2133 ;READ TEST LOCATION TO ALLOCATE CACHE
2134 ;DO TSTSET INSTRUCTION
2135 ;IF HIT/MISS REGISTER BIT 3 NOT SET THEN
2136 ;. ERROR IN CACHE SYSTEM
2137 ;ENDIF
2138 ;READ TEST LOCATION
2139 ;IF HIT/MISS REGISTER BIT 3 SET THEN
2140 ;. ERROR IN CACHE SYSTEM
2141 ;ENDIF

```

```

2141 ;READ TEST LOCATION TO ALLOCATE CACHE
2142 ;DO WRTLCK INSTRUCTION
2143 ;IF HIT/MISS REGISTER BIT 3 NOT SET THEN
2144 ;. ERROR IN CACHE SYSTEM
2145 ;ENDIF
2146 ;READ TEST LOCATION
2147 ;IF HIT/MISS REGISTER BIT 3 SET THEN
2148 ;. ERROR IN CACHE SYSTEM
2149 ;ENDIF
2150 ;READ TEST LOCATION TO ALLOCATE CACHE
2151 ;DO ASRB INSTRUCTION
2152 ;IF HIT/MISS REGISTER BIT 3 NOT SET THEN
2153 ;. ERROR IN CACHE SYSTEM
2154 ;ENDIF
2155 ;READ TEST LOCATION
2156 ;IF HIT/MISS REGISTER BIT 3 SET THEN
2157 ;. ERROR IN CACHE SYSTEM
2158 ;ENDIF
2159 ;ENDTST
2160 ;*****
2161 005526 TST16:
2162 005526 005267 173252 INC $TESTN ;INCREMENT TEST NUMBER
2163 005532 005067 173364 CLR TSTLOC ;WRITE TEST LOCATION TO ALLOCATE CACHE
2164 005536 012767 000004 172202 MOV @BIT02,CCR ;SET CACHE TO FORCE MISS
2165 005544 012737 177777 001122 MOV @177777,@TSTLOC ;WRITE TO MEMORY BUT NOT TO CACHE.
2166 ;CACHE=000000; TSTLOC=177777
2167 005552 005037 177746 CLR @CCR ;CLEAR FORCE MISS
2168 ; TSTSET TSTLOC ;DO TSTSET INSTRUCTION
2169 005556 007237 ;.WORD 7237 ;THESE NEXT TWO LOCATIONS ARE THE TSTSET
2170 005560 001122 ;.WORD TSTLOC ;INSTR. BECAUSE THE ASSEMBLER WAS NOT READY
2171 005562 001415 BEQ 100$ ;IF = 0 THEN CACHE WAS NOT BYPASSED
2172 005564 032767 000040 172160 BIT @BIT05,HITMIS ;IF HIT/MISS REGISTER BIT 5 IS SET
2173 005572 001014 BNE 1$ ;THEN GO TO NEXT TEST.
2174 005574 012737 005532 001120 MOV @TST16+4,@SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
2175 005602 004767 174032 JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
2176 005606 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
2177 005610 000052 .WORD 52 ;UNIQUE ERROR NUMBER
2178 005612 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
2179 ;CACHE SYSTEM ERROR
2180 ;ERROR! BIT 5 IN HIT MISS REG WAS NOT SET.
2181 005614 000403 BR 1$ ;RECOVER FROM ERROR
2182 005616 100$:
2183 005616 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
2184 005620 000053 .WORD 53 ;UNIQUE ERROR NUMBER
2185 005622 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
2186 ;CACHE SYSTEM ERROR
2187 ;ERROR! CACHE WAS NOT BYPASSED BY TSTSET
2188 005624 022767 177777 173270 1$: CMP @177777,TSTLOC ;READ TEST LOCATION (ALSO ALLOCATES CACHE FOR WR
2189 005632 001015 BNE 200$ ;CACHE SHOULD BE RE-ALLOCATED WITH
2190 ;177777 AS A RESULT OF TSTSET INSTRUCTION.
2191 005634 032767 000020 172110 BIT @BIT04, HITMIS ;IF HIT/MISS REGISTER BIT 4 SET (SHOULD BE)
2192 005642 001014 BNE 2$ ;THEN
2193 005644 012737 005532 001120 MOV @TST16+4,@SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
2194 005652 004767 173762 JSR PC,APTSFT ;GO TO SOFT ERROR SUBROUTINE
2195 005656 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
2196 005660 000054 .WORD 54 ;UNIQUE ERROR NUMBER

```


2197	005662	001325				.WORD	ERRMSG		;ADDRESS OF ERROR MESSAGE
2198									;CACHE SYSTEM ERROR
2199	005664	000403				BR	2\$;RECOVER FROM ERROR
2200	005666		200\$:						
2201	005666	104000				ERROR			;ALL ERRORS TO TRAP TO EMT VECTOR
2202	005670	000055				.WORD	55		;UNIQUE ERROR NUMBER
2203	005672	001325				.WORD	ERRMSG		;ADDRESS OF ERROR MESSAGE
2204									;CACHE SYSTEM ERROR
2205									;ERROR! CACHE WAS NOT RE-ALLOCATED
2206	005674	012767	000004	172044	2\$:	MOV	#BIT02.CCR		;SET FORCE CACHE MISS.
2207	005702	005067	173214			CLR	TSTLOC		;CACHE=177777; TSTLOC=000000
2208	005706	005000				CLR	RO		;CLR RO
2209	005710	005067	172032			CLR	CCR		;CLEAR FORCE CACHE MISS.
2210						WRTLCK	TSTLOC		;DO WRTLCK INSTRUCTION
2211	005714	007337				.WORD	7337		;THESE NEXT TWO WORDS ARE THE WRTLCK
2212	005716	001122				.WORD	TSTLOC		;INSTR. BECAUSE THE ASSEMBLER WAS NOT READY
2213	005720	001015				BNE	300\$		
2214	005722	032767	000040	172022		BIT	#BIT05, HITMIS		;IF HIT/MISS REGISTER BIT 5 NOT SET
2215	005730	001014				BNE	3\$;THEN
2216	005732	012737	005532	001120		MOV	#TST16+4, @#SOFTRE		;MOVE RETRY ADDRESS TO SOFT RETURN
2217	005740	004767	173674			JSR	PC, APTSFT		;GO TO SOFT ERROR SUBROUTINE
2218	005744	104000				ERROR			;ALL ERRORS TO TRAP TO EMT VECTOR
2219	005746	000056				.WORD	56		;UNIQUE ERROR NUMBER
2220	005750	001325				.WORD	ERRMSG		;ADDRESS OF ERROR MESSAGE
2221									;CACHE SYSTEM ERROR
2222	005752	000403				BR	3\$;RECOVER FROM ERROR
2223	005754		300\$:						
2224	005754	104000				ERROR			;ALL ERRORS TO TRAP TO EMT VECTOR
2225	005756	000057				.WORD	57		;UNIQUE ERROR NUMBER
2226	005760	001325				.WORD	ERRMSG		;ADDRESS OF ERROR MESSAGE
2227									;CACHE SYSTEM ERROR
2228									;ERROR! CACHE WAS NOT BYPASSED BY WRTLCK.
2229	005762	005767	173134		3\$:	TST	TSTLOC		;READ TEST LOCATION
2230	005766	001015				BNE	400\$		
2231	005770	032767	000020	171754		BIT	#BIT04, HITMIS		;IF HIT/MISS REGISTER BIT 4 SET
2232	005776	001014				BNE	4\$;THEN
2233	006000	012737	005532	001120		MOV	#TST16+4, @#SOFTRE		;MOVE RETRY ADDRESS TO SOFT RETURN
2234	006006	004767	173626			JSR	PC, APTSFT		;GO TO SOFT ERROR SUBROUTINE
2235	006012	104000				ERROR			;ALL ERRORS TO TRAP TO EMT VECTOR
2236	006014	000060				.WORD	60		;UNIQUE ERROR NUMBER
2237	006016	001325				.WORD	ERRMSG		;ADDRESS OF ERROR MESSAGE
2238									;CACHE SYSTEM ERROR
2239	006020	000403				BR	4\$;RECOVER FROM ERROR
2240	006022		400\$:						
2241	006022	104000				ERROR			;ALL ERRORS TO TRAP TO EMT VECTOR
2242	006024	000061				.WORD	61		;UNIQUE ERROR NUMBER
2243	006026	001325				.WORD	ERRMSG		;ADDRESS OF ERROR MESSAGE
2244									;CACHE SYSTEM ERROR
2245									;ERROR! CACHE WAS NOT RE-ALLOCATED
2246	006030	005767	173066		4\$:	TST	TSTLOC		;READ TEST LOCATION TO ALLOCATE CACHE
2247	006034	000240				NOP			;NOP PAD FOR ASRB HIT/MISS CALC
2248	006036	106267	173060			ASPB	TSTLOC		;DO ASRB INSTRUCTION
2249	006042	032767	000020	171702		BIT	#BIT04, HITMIS		;IF HIT/MISS REGISTER BIT 4 NOT SET
2250	006050	001010				BNE	5\$;THEN
2251	006052	012737	005532	001120		MOV	#TST16+4, @#SOFTRE		;MOVE RETRY ADDRESS TO SOFT RETURN
2252	006060	004767	173554			JSR	PC, APTSFT		;GO TO SOFT ERROR SUBROUTINE

```

2253 006064 104000          ERROR          ;ALL ERRORS TO TRAP TO EMT VECTOR
2254 006066 000062          .WORD 62      ;UNIQUE ERROR NUMBER
2255 006070 001325          .WORD ERRMSG  ;ADDRESS OF ERROR MESSAGE
2256                                     ;CACHE SYSTEM ERROR
2257 006072 005767 173024 5$: TST TSTLOC      ;READ TEST LOCATION
2258 006076 032767 000010 171646 BIT #BIT03, HITMIS ;IF HIT/MISS REGISTER BIT 3 SET
2259 006104 001410          BEQ 6$        ;THEN
2260 006106 012737 005532 001120 MOV #TST16+4, #SOFTRE ;MOVE RETRY ADDRESS TO SOFT RETURN
2261 006114 004767 173520          JSR PC, APTSFT ;GO TO SOFT ERROR SUBROUTINE
2262 006120 104000          ERROR          ;ALL ERRORS TO TRAP TO EMT VECTOR
2263 006122 000063          .WORD 63      ;UNIQUE ERROR NUMBER
2264 006124 001325          .WORD ERRMSG  ;ADDRESS OF ERROR MESSAGE
2265                                     ;CACHE SYSTEM ERROR
2266 006126                                     6$:
2267 006126 005037 177744          CLR #MSER     ;CLEAR THE MEM SYS ERROR REG
2268 006132 005037 177766          CLR #CPEREG  ;CLEAR THE CPU ERROR REGISTER
2269 006136 005037 001116          CLR #SOFTER  ;CLEAR THE SOFT ERROR COUNT
2270 006142 000167 000000          JMP TST17    ;JUMP OVER DATA TABLES OR SUBROUTINES
2271                                     ;TO NEXT TEST
2272
2273
2274
2275 006146

```

```

2276 CTST21:
2277 ;*****
2278 ;*TEST 17      TEST CACHE DATA RAMS
2279 ;*****
2280 ;DATA STORE RAM TESTS - THERE ARE TWO TESTS FOR THE DATA STORE RAM.
2281 ;THE FIRST TEST WILL BE A NO DUAL ADDRESSING TEST AND THE SECOND
2282 ;TEST WILL BE A DATA RELIABILITY TEST. THE NO DUAL ADDRESSING TEST
2283 ;WILL FIRST WRITE EACH WORD OF THE CACHE RAM WITH ITS WORD ADDRESS
2284 ;AND VERIFY THE CONTENTS WITH A READ OF EACH ADDRESS. THEN EACH
2285 ;BYTE WILL BE WRITTEN WITH ITS ADDRESS AND CHECKED. THE DATA
2286 ;RELIABILITY TEST THAT WILL BE USED IS A TEST CALLED MOVING INVERSIONS.
2287 ;
2288 ;BGNTST 1
2289 ;SETUP MMU REGISTERS TO HAVE BYPASS ON KERNAL SPACE AND NO
2290 ;      BYPASS ON USER SPACE
2291 ;LET PS EQUAL KERNAL FOR CURRENT MODE AND USER FOR PREVIOUS
2292 ;      MODE
2293 ;ENABLE MMU
2294 ;GET FIRST ADDRESS OF 4K WORD DATA BUFFER
2295 ;CLEAR DATA TO BE WRITTEN
2296 ;SET DIAGNOSTIC BIT (BIT<1>) IN CCR
2297 ;DO UNTIL DATA TO BE WRITTEN EQUALS 20000(8)
2298 ;.      WRITE DATA TO ADDRESS
2299 ;.      ADD 2 TO ADDRESS
2300 ;.      ADD 2 TO DATA TO BE WRITTEN
2301 ;ENDDO
2302 ;SAVE CONTENTS OF VECTOR 114
2303 ;LET VECTOR 114 POINT TO DATA STORE PARITY ABORT ROUTINE
2304 ;GET FIRST ADDRESS OF 4K WORD DATA BUFFER
2305 ;CLEAR EXPECTED DATA
2306 ;DO UNTIL EXPECTED DATA EQUALS 20000(8)
2307 ;.      READ ADDRESS
2308 ;.      IF RECEIVED DATA NE EXPECTED DATA THEN
           ERROR IN CACHE SYSTEM

```


2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364

006146
006146 005267 172632
006152 004767 173234
006156 012767 001600 164170
006164 042767 000004 164324
006172 052737 000001 177572
006200 012702 140000
006204 005001
006206 052767 000002 171532
006214 020127 020000 1\$:
006220 001404
006222 010122
006224 062701 000002
006230 000771
006232 013767 000114 172570 2\$:
006240 012737 001630 000114
006246 042767 000002 171472
006254 012702 140000
006260 005001
006262 020127 020000 3\$:
006266 001430
006270 005712
006272 032737 000010 177752
006300 001010
006302 012737 006152 001120
006310 004767 173324
006314 104000
006316 000064

```
;; ENDF
;; ADD 2 TO EXPECTED DATA
;; ADD 2 TO ADDRESS
;ENDDO
;GET FIRST ADDRESS OF 8K BYTE DATA BUFFER
;CLEAR DATA TO BE WRITTEN
;DO UNTIL ALL BYTES CHECKED
;; WRITE DATA TO ADDRESS
;; ADD 1 TO ADDRESS
;; ADD 1 TO DATA TO BE WRITTEN
;ENDDO
;GET FIRST ADDRESS OF 8K BYTE DATA BUFFER
;CLEAR EXPECTED DATA
;DO UNTIL EXPECTED DATA EQUALS 20000(8)
;; READ ADDRESS
;; IF RECEIVED DATA NE EXPECTED DATA THEN
;; ERROR IN CACHE SYSTEM
;; ENDF
;; ADD 1 TO EXPECTED DATA
;; ADD 1 TO ADDRESS
;ENDDO
;RESTORE VECTOR 114
;ENDTST
;
```

;;*****
TST17:

```
INC $TESTN
JSR PC, INITMM
MOV #1600, KIPAR6
BIC #BIT02,SR3
BIS #BIT00,@SRO
MOV #140000,R2
CLR R1
BIS #BIT01,CCR
1$: CMP R1, #20000
BEQ 2$
MOV R1, (R2)+
ADD #2, R1
BR 1$
2$: MOV #114, SLOC00
MOV #RAMPAR,@#114
BIC #BIT01,CCR
MOV #140000,R2
CLR R1
3$: CMP R1, #20000
BEQ 5$
TST (R2)
BIT #BIT03,@#HITMIS
BNE 4$
MOV #TST17.4,@#SOFTRE
JSR PC,APTSFT
```

ERROR
.WORD 64

```
;INCREMENT TEST NUMBER
;SETUP MMU REGISTERS/FORCE CACHE BYPASS PAGES 0-
;LET PAR6 MAP TO ADDRESS 160000
;DISABLE KERNEL D SPACE.
;TURN ON MEMORY MANAGEMENT
;GET FIRST ADDRESS OF 4K WORD BUFFER
;INIT DATA TO BE WRITTEN
;SET DIAGNOSTIC BIT
;DO UNTIL ALL ADDRESSES WRITTEN
;IF DONE GO CHECK DATA
;WRITE DATA TO ADDRESS
;UPDATE DATA BY 2 (WORD BOUNDARY)
;ENDDO
;SAVE CONTENTS OF VECTOR 114
;LET VECTOR 114 POINT TO ABORT ROUTINE
;CLEAR DIAGNOSTIC BIT. ALL FURTHER
;REFERENCES TO PAGE 6 SHOULD BE CACHED.
;GET FIRST ADDRESS OF 4K WORD BUFFER
;INIT DATA TO BE CHECKED
;DO UNTIL ALL ADDRESSES CHECKED
;IF DONE GO DO BYTES
;CHECK THAT CACHE WAS
;ALLOCATED
;SHOULD HAVE HIT
;MOVE RETRY ADDRESS TO SOFT RETURN
;GO TO SOFT ERROR SUBROUTINE
;CACHE SYSTEM ERROR
;EXPECTED A HIT; GOT A MISS
;ALL ERRORS TO TRAP TO EMT VECTOR
;UNIQUE ERROR NUMBER
```


;TO NEXT TEST

2421
2422
2423 006542
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476

```

CTST22:
;*****
;TEST 20      CACHE DATA RAM DATA RELIABILITY TEST
;*****
;MOVING INVERSIONS TEST FOR DATA RAMS - THE TEST IS STARTED AFTER LOADING THE
;RAM STORE WITH 0'S. EACH ADDRESS IS READ AND VERIFIED TO BE ALL 0'S. THEN A
;1 IS SUBSTITUTED IN A BIT POSITION AND THE NEW WORD IS WRITTEN. NEXT THE
;ADDRESS IS READ TO VERIFY THE NEW CONTENTS. THIS IS REPEATED FOR EACH BIT OF
;THE WORD LEAVING THE ARRAY FILLED WITH 1'S. THE WHOLE PROCESS IS REPEATED
;PLUGGING IN 0'S TO THE 1'S AND REPEATED TWICE MORE ADDRESSING IN THE DOWNWARD
;DIRECTION. FINALLY EVERYTHING IS REPEATED FOR EACH BIT POSITION BEING THE
;LSB. TO SAVE TIME AND KNOWING THE LAYOUT OF THE RAM CHIPS INSTEAD OF DOING
;ONLY A SINGLE BIT AT A TIME EVERY FOURTH BIT WILL BE DONE CONCURRENTLY.
;
;BGNTST
;SETUP AND ENABLE MMU
;SETUP CCR TO ABORT PARITY ERRORS
;CLEAR CACHE
;LET FWDSEQ = #1
;LET ADDLSB = #1
;DO UNTIL ADDLSB EQ #0
;.      LET CURDAT = 0
;.      LET RITEDA = #1
;.      LET NEWDAT = #1
;.      IF FWDSEQ = #1 THEN
;.          .      LET FSTADD EQUAL FIRST ADDRESS OF 8K BYTE BUFFER
;.          .      LET LASTAD EQUAL LAST ADDRESS OF 8K BYTE BUFFER
;.      ELSE
;.          .      LET FSTADD EQUAL LAST ADDRESS OF 8K BYTE BUFFER
;.          .      LET LASTAD EQUAL FIRST ADDRESS OF 8K BYTE BUFFER
;.      ENDIF
;.      LET CURADD = FSTADD
;.      LET DCOUNT = #0
;.      SAVE CONTENTS OF VECTOR 114
;.      LET VECTOR 114 POINT TO DATA STORE PARITY ABORT ROUTINE
;.      DO UNTIL DCOUNT EQ #10
;.          .      LET RECDAT = @CURADD
;.          .      IF RECDAT NE CURDAT THEN
;.              ERROR IN CACHE SYSTEM
;.          .      ENDIF
;.          .      IF DCOUNT GT #3 THEN
;.              .      LET @CURADD = @CURADD CLEARBY RITEDA
;.          ELSE
;.              .      LET @CURADD = @CURADD SETBY RITEDA
;.          ENDIF
;.          .      LET RECDAT = @CURADD
;.          .      IF RECDAT NE NEWDAT THEN
;.              ERROR IN CACHE SYSTEM
;.          .      ENDIF
;.          .      IF CURADD EQ LASTAD THEN
;.              .      IF RITEDA = #210 THEN
;.                  .      IF DCOUNT NE #7 THEN
;.                      .      LET CURDAT = #377
;.                      .      LET RITEDA = #21

```


2533	006614	012701	010000			MOV	#10000, R1		; *
2534	006620	005020			1#:	CLR	(R0),		; *CLEARING CACHE
2535	006622	077102				SOB	R1, 1#		; *
2536	006624	012767	000001	172234		MOV	#1, FWDSEQ		; INIT UPWARD ADDRESSING INDICATOR
2537	006632	012767	000001	172230		MOV	#1, ADDLSB		; INIT LSB AND DO LOOP UNTIL SHIFTED OUT
2538	006640	013767	000114	172162		MOV	#0114, SLOC00		; SAVE CONTENTS OF VECTOR 114
2539	006646	012737	001630	000114		MOV	#RAMPAR, #0114		; LET VECTOR POINT TO ABORT ROUTINE
2540	006654	005002				CLR	R2		; INIT RECDAT.
2541	006656	005005			TSTLUP:	CLR	R5		; INIT CURRENT DATA
2542	006660	012703	000021			MOV	#21, R3		; INIT DATA TO BE WRITTEN
2543	006664	012704	000021			MOV	#21, R4		; INIT EXPECTED DATA
2544	006670	005767	172172			TST	FWDSEQ		; IF ADDRESSING UPWARD
2545	006674	001407				BEQ	1#		; THEN
2546	006676	012767	140000	172174		MOV	#140000, FSTADD		; LET FIRST ADDRESS EQUAL LOWEST VALUE
2547	006704	012767	157777	172170		MOV	#157777, LSTADD		; LET LAST ADDRESS EQUAL HIGHEST VALUE
2548	006712	000406				BR	2#		; ELSE
2549	006714	012767	157777	172156	1#:	MOV	#157777, FSTADD		; LET FIRST ADDRESS EQUAL HIGHEST VALUE
2550	006722	012767	140000	172152		MOV	#140000, LSTADD		; LET LAST ADDRESS EQUAL LOWEST VALUE
2551	006730	016700	172144		2#:	MOV	FSTADD, R0		; LET CURRENT ADDRESS EQUAL FIRST ADDRESS
2552	006734	005067	172114			CLR	DCOUNT		; INIT LOOP COUNTER
2553	006740	022767	000010	172106	BGNTLP:	CMP	#8, DCOUNT		; DO LOOP 8 TIMES (4 TIMES TO WRITE 1'S
2554	006746	001511				BEQ	ENDTLP		; AND 4 TIMES TO WRITE BACK 0'S)
2555	006750	111002				MOVB	(R0), R2		; FIRST READ LOCATION
2556	006752	120205				CMPB	R2, R5		; IF RECIEVED DATA NOT EQUAL TO EXPECTED
2557	006754	001403				BEQ	1#		; DATA THEN
2558	006756	104000				ERROR			; ALL ERRORS TO TRAP TO EMT VECTOR
2559	006760	000070				.WORD	70		; UNIQUE ERROR NUMBER
2560	006762	001325				.WORD	ERRMSG		; ADDRESS OF ERROR MESSAGE
2561									; CACHE SYSTEM ERROR
2562	006764	022767	000003	172062	1#:	CMP	#3, DCOUNT		; IF LOOP COUNT GREATER THAN 3
2563	006772	002002				BGE	2#		; THEN
2564	006774	140310				BICB	R3, (R0)		; CLEAR TEST DATA BY WRITE DATA
2565	006776	000401				BR	3#		; ELSE
2566	007000	150310			2#:	BISB	R3, (R0)		; SET TEST DATA BY WRITE DATA
2567	007002	111002			3#:	MOVB	(R0), R2		; DO READ AFTER WRITE
2568	007004	120204				CMPB	R2, R4		; IF RECIEVED DATA NOT EQUAL TO EXPECTED
2569	007006	001403				BEQ	4#		; DATA THEN
2570	007010	104000				ERROR			; ALL ERRORS TO TRAP TO EMT VECTOR
2571	007012	000071				.WORD	71		; UNIQUE ERROR NUMBER
2572	007014	001325				.WORD	ERRMSG		; ADDRESS OF ERROR MESSAGE
2573									; CACHE SYSTEM ERROR
2574	007016	020067	172060		4#:	CMP	R0, LSTADD		; IF CURRENT ADDRESS EQUALS LAST ADDRESS
2575	007022	001034				BNE	8#		; THEN
2576	007024	022703	000210			CMP	#210, R3		; AND IF WRITE PATTERN EQUALS LAST
2577	007030	001013				BNE	5#		; PATTERN THEN
2578	007032	022767	000007	172014		CMP	#7, DCOUNT		; AND TEST IS NOT ON LAST LOOP
2579	007040	001420				BEQ	7#		; THEN
2580	007042	012705	000377			MOV	#377, R5		; SET UP TO WRITE 0'S
2581	007046	012703	000021			MOV	#21, R3		
2582	007052	012704	000356			MOV	#356, R4		
2583	007056	000411				BR	7#		; ELSE
2584	007060	010405			5#:	MOV	R4, R5		; SET UP FOR NEXT DATA PATTERN
2585	007062	006103				ROL	R3		
2586	007064	022767	000003	171762		CMP	#3, DCOUNT		; AND IF DOWNWARD ADDRESSING
2587	007072	002002				BGE	6#		; THEN
2588	007074	040304				BIC	R3, R4		; LET NEW DATA BE CLEARED BY WRITE DATA

```

2589 007076 000401          BR      7$
2590 007100 050304          BIS     R3,    R4
2591 007102 005267 171746  6$:    INC     DCOUNT
2592 007106 016700 171766  7$:    MOV     FSTADD, RO
2593 007112 000426          BR      10$
2594 007114 005767 171746  8$:    TST     FWDSEQ
2595 007120 001412          BEQ     9$
2596 007122 066700 171742          ADD     ADDLSB, RO
2597 007126 022700 160000          CMP     @160000,RO
2598 007132 003016          BGT     10$
2599 007134 162700 020000          SUB     @20000, RO
2600 007140 062700 000001          ADD     @1,    RO
2601 007144 000411          BR      10$
2602 007146 166700 171716  9$:    SUB     ADDLSB, RO
2603 007152 022700 140000          CMP     @140000,RO
2604 007156 003404          BLE     10$
2605 007160 062700 020000          ADD     @20000, RO
2606 007164 162700 000001          SUB     @1,    RO
2607 007170 000663          10$:   BR      BGNLTP
2608 007172 005767 171670  ENDTLP: TST     FWDSEQ
2609 007176 001404          BEQ     1$
2610 007200 005067 171662          CLR     FWDSEQ
2611 007204 000167 177446          JMP     TSTLUP
2612 007210 012767 000001 171650 1$:    MOV     @1,    FWDSEQ
2613 007216 006167 171646          ROL     ADDLSB
2614 007222 022767 020000 171640  ENDLUP: CMP     @20000,ADDLSB
2615 007230 001402          BEQ     EXTST
2616 007232 000167 177420          JMP     TSTLUP
2617 007236 016737 171566 000114  EXTST: MOV     SLOC00, @#114
2618 007244 005067 170476          CLR     CCR
2619 007250 005067 170316          CLR     SRO
2620 007254 005037 177744          CLR     @#MSER
2621 007260 005037 177766          CLR     @#CPEREG
2622 007264 005037 001116          CLR     @#SOFTER
2623 007270 000167 000000          JMP     TST21
2624
2625
2626 007274
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
    CTST23:
    ;*****
    ;*TEST 21 TAG RAM DUAL ADDRESS TEST
    ;*****
    ;TAG STORE RAM TESTS - THERE ARE TWO TESTS FOR THE TAG STORE RAMS. THE FIRST
    ;TEST IS AN ADDRESSING TEST TO ENSURE NO DUAL ADDRESSING OF THE TAG STORE.
    ;THE SECOND TEST IS A "GALLOPING ONES AND ZEROS" TEST THAT CHECKS THE DATA
    ;RELIABILITY OF THE TAG RAMS.
    ;
    ;DUAL ADDRESSING TEST - THIS WILL BE DONE BY FIRST FLUSHING THE CACHE, THEN
    ;THE FIRST 256(10) LOCATIONS (BLOCK 0) WILL BE WRITTEN WITH ADDRESSES THAT
    ;WILL CAUSE A INCREMENTING PATTERN TO BE STORED IN THOSE LOCATIONS OF THE TAG
    ;STORE RAM. NEXT THE ENTIRE 4K ADDRESS RANGE WILL BE READ. THE HIT/MISS
    ;REGISTER SHOULD ONLY REPORT HITS ON THE ADDRESSES THAT WERE ALLOCATED. THIS
    ;PROCESS WILL BE REPEATED FOR EACH BLOCK FOR A TOTAL OF 16 (10) BLOCKS.
    ;
    ;INITIALIZE LOW ADDRESS
    ;SETUP AND ENABLE MMU
    ;INITIALIZE BLOCK COUNTER
    
```



```

2645 ;DO UNTIL ALL BLOCKS TESTED (16 TIMES)
2646 ;FLUSH CACHE AND SET DIAGNOSTIC BIT
2647 ;LET CURRENT ADDRESS = LOW ADDRESS
2648 ;INITIALIZE ALLOCATION COUNTER
2649 ;DO UNTIL ENTIRE BLOCK ALLOCATED (256 TIMES)
2650 ;. IF CURRENT ADDRESS < 32K THEN
2651 ;. READ CURRENT ADDRESS
2652 ;. ELSE
2653 ;. WRITE CURRENT ADDRESS
2654 ;. ENDIF
2655 ;UPDATE CURRENT ADDRESS (ALSO ADD 200 TO PAR)
2656 ;ENDDO
2657 ;INITIALIZE GOOD ADDRESS
2658 ;INITIALIZE CURRENT ADDRESS
2659 ;INITIALIZE LOCATION COUNTER
2660 ;SAVE CONTENTS OF VECTOR 114
2661 ;LET VECTOR 114 POINT TO TAG STORE PARITY ABORT ROUTINE
2662 ;DO UNTIL ALL LOCATIONS CHECKED (256 TIMES)
2663 ;. INITIALIZE CHECK COUNTER
2664 ;. DO UNTIL ADDRESS IN EACH BLOCK CHECKED
2665 ;. READ CURRENT ADDRESS
2666 ;. IF HIT THEN
2667 ;. IF CURRENT ADDRESS NE GOOD ADDRESS THEN
2668 ;. ERROR IN CACHE SYSTEM
2669 ;. ENDIF
2670 ;. ELSE
2671 ;. IF CURRENT ADDRESS EQUAL GOOD ADDRESS THEN
2672 ;. ERROR IN CACHE SYSTEM
2673 ;. ENDIF
2674 ;. ENDIF
2675 ;UPDATE GOOD ADDRESS (ADD #2)
2676 ;UPDATE CURRENT ADDRESS
2677 ;ENDDO
2678 ;UPDATE LOW ADDRESS (ADD #2000)
2679 ;ENDDO
2680 ;ENDDO
2681 ;DISABLE MMU
2682 ;RESTORE VECTOR 114
2683 ;ENDTST
2684
2685 ;R3=GOODAD
2686 ;R5=CURADD
2687 ;*****
2688 007274 TST21:
2689 007274 005267 171504 INC $TESTN ;INCREMENT TEST NUMBER
2690 007300 032777 000400 171540 BIT #BIT08,@SWR ;IS THIS AN 18 BIT SYSTEM?
2691 007306 001402 BEQ 300$ ;DO THIS TEST IF IT ISN'T
2692 007310 000167 000404 JMP 10$ ;ELSE: JUMP TO END OF TEST
2693 007314 012767 140000 171564 300$: MOV #140000,LOWADD ;INITIALIZE LOW ADDRESS (USE PAR6)
2694 007322 004767 172064 JSR PC, INITMM ;INITIALIZE MMU
2695 007326 012767 000020 163162 MOV #20,SR3 ;ENABLE 22 BIT ADDRESSING
2696 007334 052737 000001 177572 BIS #BIT00,@SRO ;ENABLE MMU
2697 007342 012767 177760 MOV #-16, LOOPIN ;DO UNTIL ALL BLOCKS TESTED
2698 007350 012737 002000 172354 1$: MOV #2000,@KIPAR6 ;SET KIPAR6 RELOCATION CONSTANT TO PAGE 8
2699 007356 012737 000402 177746 MOV #402, @CCR ;FLUSH CACHE AND SET DIAG BIT
2700 007364 016705 171516 MOV LOWADD, R5 ;GET FIRST ADDRESS IN CURRENT BLOCK

```



```

2757
2758 007576 104000
2759 007600 000073
2760 007602 001325
2761 007604 062705 001000      8$:
2762 007610 005267 171240
2763 007614 002724
2764 007616 062703 000002
2765 007622 042705 017000
2766 007626 062705 000002
2767 007632 062737 000200 172354
2768 007640 005267 171212
2769 007644 002705
2770 007646 062767 001000 171232
2771 007654 005267 171200
2772 007660 002002
2773 007662 000167 177462
2774 007666 005067 167700
2775 007672 016737 171132 000114 9$:
2776 007700 005037 177744
2777 007704 005037 177766
2778 007710 005037 001116
2779 007714 000167 000000
2780
2781 007720      10$:
2782

```

```

ERROR
.WORD 73
.WORD ERRMSG
ADD #1000, R5
INC DCOUNT
BLT 6$
ADD #2, R3
BIC #17000, R5
ADD #2, R5
ADD #200, @#KIPAR6
INC ALLCTR
BLT 5$
ADD #1000, LOWADD
INC LOOPIN
BGE 9$
JMP 1$
CLR SRO
MOV SLOC00, @#114
CLR @#MSER
CLR @#CPEREG
CLR @#SOFTER
JMP TST2

```

```

; GOT A CACHE HIT WHEN EXPECTING A MISS.
; ALL ERRORS TO TRAP TO EMT VECTOR
; UNIQUE ERROR NUMBER
; ADDRESS OF ERROR MESSAGE
; UPDATE TO NEXT BLOCK
; IF ADDRESS NOT CHECKED FOR EACH BLOCK
; ENDDO
; UPDATE GOOD ADDRESS
; UPDATE ADDRESS TO BE CHECKED

; IF ALL ADDRESSES CHECKED
; ENDDO
; UPDATE TO NEXT BLOCK TO BE ALLOCATED
; IF ALL BLOCKS WERE TESTED
; ENDDO
;
; DISABLE MMU
; RESTORE ABORT VECTOR
; CLEAR THE MEM SYS ERROR REG
; CLEAR THE CPU ERROR REGISTER
; CLEAR THE SOFT ERROR COUNT
; JUMP OVER DATA TABLES OR SUBROUTINES
; TO NEXT TEST

```

```

2783      .DSABL  AMA
2784
2785      007720
2786
2787      CTST24:
2788      ;*****
2789      ;*TEST 22      TAG RAM DATA RELIABILITY TEST
2790      ;*****
2791      TST22:
2792      007720      005267      171060      INC      $TESTN      ;INCREMENT TEST NUMBER
2793      007724      032777      001000      171114      BIT      @BIT09,@SWR      ;ARE DATA RELIABILITY TESTS SELECTED?
2794      007732      001002      BNE      1000$      ;IF BIT09 IN SWR = 1 ;THEN DO TEST
2795      007734      000167      000772      JMP      XXX      ;ELSE GO TO END.
2796      007740      032777      000400      171100      1000$: BIT      @BIT08,@SWR      ;IS THIS AN 18 BIT SYSTEM?
2797      007746      001404      BEQ      1001$      ;IF BIT08 IN SWR=0 BRANCH TO 1001$
2798      007750      012767      177777      171064      MOV      @177777,FLAG      ;SET UP INDICATOR FOR 18 BIT SYS
2799      007756      000402      BR      1002$      ;
2800      007760      005067      171056      1001$: CLR      FLAG      ;SET UP INDICATOR FOR 22 BIT SYSTEM
2801      007764      013767      000114      171036      1002$: MOV      @114,SLOC00      ;SAVE OLD PARITY ERROR VECTOR
2802      007772      012737      000116      000114      MOV      @116,@114      ;PUT TRAP CATCHER IN FOR CACHE PARITY ERRORS
2803      010000      005037      000116      CLR      @116      ;
2804      010004      004767      171402      JSR      PC,      INITMM      ;INITIALIZE MMU
2805      010010      042767      100000      162274      BIC      @BIT15,KIPDR5      ;CLEAR CACHE BYPASS ON PDR5
2806      010016      012767      000020      162472      MOV      @20,SR3      ;ENABLE 22 BIT ADDRESSING.
2807      010024      012767      001600      162316      MOV      @1600,KIPAR4      ;SET KIPAR4 TO RELOCATE TO BANK 7 OF MEM.
2808      010032      012701      100000      MOV      @100000,R1      ;SET UP R1 AS POINTER TO BANK 7 VIA KIPAR4
2809      010036      012702      000000      MOV      @0,R2      ;SET UP R2 AS POINTER TO BANK 0
2810      010042      012700      010000      MOV      @4096.,R0      ;SET UP R0 AS COUNTER
2811      010046      012767      000001      167516      MOV      @1,SR0      ;TURN ON MMU
2812      010054      012221      100$: MOV      (R2)+,(R1)+      ;MOVE ALL THE CODE IN FIRST 4KW TO BANK 7
2813      010056      077002      SOB      R0,100$      ;
2814      010060      000137      110064      JMP      @101$+100000      ;START EXECUTING OUT OF BANK 7
2815      ;
2816      ;WE ARE NOW OPERATING FROM PHYSICAL MEMORY IN BANK 7 (160000-177776)
2817      ;
2818      101$: MOV      @140000,R1      ;SETUP TO INIT CACHE TAG STORE TO ZEROS
2819      010064      012701      140000      CLR      @KIPAR6      ;SET KIPAR6 TO RELOCATE TO PAGE 0
2820      010070      005037      172354      BIC      @BIT15,@KIPDR0      ;ALLOW CACHE REFERENCE ON PAGE ZERO
2821      010074      042737      100000      172300      MOV      @10000,R2      ;INITIALIZE 4K WORDS
2822      010102      012702      010000      1$: TST      (R1)+      ;CLEAR TAG STORE
2823      010106      005721      SOB      R2, 1$      ;LOOP UNTIL ALL OF TAG STORE INITIALIZED
2824      010110      077202      ;
2825      010112      012737      000002      177746      MOV      @BIT01,@CCR      ;SET DIAGNOSTIC BIT IN CCR
2826      010120      012701      110672      MOV      @TAGAD1+100000,R1      ;MAKE R1 A POINTER TO TABLE OF DATA.
2827      010124      012706      120000      MOV      @120000,R6      ;SET UP TEST ADDRESS IN R6
2828      010130      012702      140002      MOV      @140002,R2      ;USING R6 TO SPEED UP TEST LOOP
2829      ;R2 WILL BE USED TO INDEX THRU THE CACHE.
2830      ;START TESTING
2831      ;THE OBJECT OF THIS TEST IS TO TRY EVERY POSIBLE DATA COMBINATION AT A
2832      ;GIVEN ADDRESS WHILE ALL OTHER ADDRESSES ARE SET TO ALL ZEROS. ONCE A
2833      ;CHANGE IN THE DATA AT A PARTICULAR ADDRESS HAS BEEN MADE; ALL OTHER
2834      ;ADDRESSES ARE CHECKED TO ENSURE THAT DATA HAS NOT BEEN ALTERED. WHEN ALL
2835      ;DATA COMBINATIONS HAVE BEEN CHECKED AT A PARTICULAR ADDRESS; THAT ADDRESS
2836      ;IS RESET TO ZEROS AND THE NEXT CONSECUTIVE ADRESS IS TESTED. THIS IS DONE
2837      ;UNTIL ALL 4096 LOCATIONS HAVE BEEN TESTED.
2838      010134      012137      172352      FLDO: MOV      (R1)+,@KIPAR5      ;MOVE RELOCATION OFFSET (DATA THAT WILL

```



```

2951 010552 162767 000002 170324 SUB #2,CURADD ;SUBTRACT 2 FROM R2
2952 010560 042767 177701 170316 BIC #177701,CURADD ;ONLY INTERESTED IN BITS 1-5
2953 010566 042704 177701 BIC #177701,R4 ;STRIP OFF UN-NEEDED BITS
2954 010572 020467 170306 CMP R4,CURADD ;IF BITS 5-1 IN R4 AND CURADD ARE EQUAL?
2955 010576 001004 BNE 3$ ;THEN
2956 010600 032703 000010 BIT #BIT03,R3 ;TEST BIT03 IN HIT MISS REG
2957 010604 001401 BEQ 3$ ;IF ITS A HIT THEN DO THE NEXT ADDR
2958 010606 000746 BR 103$ ;
2959 010610 010203 3$: MOV R2,R3 ;STORE CONTENTS OF R2 IN R3
2960 010612 162703 020002 SUB #20002,R3 ;SUBTRACT 20002 FROM R3
2961 010616 020306 CMP R3,R6 ;IS R3= TO THE TEST ADDRESS.
2962 010620 001403 BEQ 4$ ;BRANCH IF THEY ARE EQUAL
2963 010622 104000 ERROR ;ALL ERRORS TO TRAP TO EMT VECTOR
2964 010624 000103 .WORD 103 ;UNIQUE ERROR NUMBER
2965 010626 001325 .WORD ERRMSG ;ADDRESS OF ERROR MESSAGE
2966 ;
2967 010630 005711 4$: TST (R1) ;CACHE SYSTEM ERROR
2968 010632 001403 BEQ 6$ ;WAS THIS THE LAST PATTERN FOR THIS LOCATION?
2969 ; ;GO GET NEXT ADDRESS IF YES
2970 ;
2971 ;CHECK TO SEE IF ALL LOCATIONS HAVE BEEN TESTED. IF NOT, GENERATE THE NEW
2972 ;ADDRESS, RESET THE DATA POINTER AND TEST THE NEXT CACHE LOCATION.
2973 010634 022706 137776 6$: CMP #137776,R6 ;HAVE WE TESTED ALL 4KW CACHE LOCATIONS?
2974 010640 001412 BEQ 8$ ;IF YES THEN GO TO END OF TEST
2975 010642 005062 177776 7$: CLR -(R2) ;ELSE WRITE ONES IN THE LOCATION LAST TESTED
2976 010646 062706 000002 ADD #2,R6 ;GET THE NEXT ADDRESS...
2977 010652 062702 000002 ADD #2,R2 ;BUMP R2
2978 010656 012701 110704 MOV #TAGAD2+100000,R1 ;RESET DATA POINTER
2979 010662 000167 177526 JMP FLD1A ;DO IT AGAIN
2980 010666 000137 010716 8$: JMP #TSEND ;JUMP OUT OF BANK 7
2981 ;
2982 ;
2983 010672 104200 TAGAD1: .WORD 104200
2984 010674 010400 .WORD 010400
2985 010676 121000 .WORD 121000
2986 010700 042000 .WORD 042000
2987 010702 000000 .WORD 000000
2988 010704 073400 TAGAD2: .WORD 073400
2989 010706 167200 .WORD 167200
2990 010710 056600 .WORD 056600
2991 010712 135600 .WORD 135600
2992 010714 000000 .WORD 000000
2993 ;
2994 010716 005037 177746 TSEND: CLR #CCR ;CLEAR THE CCR
2995 010722 005037 177572 CLR #SRO ;TURN OFF MMU
2996 010726 012706 001000 MOV #STBOT,R6 ;RESTORE STACK POINTER
2997 010732 016737 170072 000114 xxx: MOV SLOC00, #114 ;RESTORE VECTOR
2998 010740 016737 170066 000116 MOV SLOC01, #116
2999
3000
3001

```

3002
3003
3004
3005
3006
3007
3008
3009
3010
3011 010746
3012 010746 005767 170034
3013 010752 001002
3014 010754 104401 011054
3015 010760
3016 010760 005267 170022
3017 010764 042767 100000 170014
3018 010772 005327
3019 010774 000001
3020 010776 003022
3021 011000 012737
3022 011002 000001
3023 011004 010774
3024 011006 104401 011135
3025 011012 016746 167770
3026 011016 104405
3027 011020 104401 011050
3028 011024 013700 000042
3029 011030 001405
3030 011032 000005
3031 011034 004710
3032 011036 000240
3033 011040 000240
3034 011042 000240
3035 011044
3036 011044 000137
3037 011046 002176
3038 011050 377 377 000
3039 011054 011054
3040 011054 005015 055103 042113
3041 011062 026515 026502 020060
3042 011070 042113 030512 020061
3043 011076 040503 044103 020105
3044 011104 042515 047515 054522
3045 011112 051440 051531 042524
3046 011120 020115 044504 043501
3047 011126 047516 052123 041511
3048 011134 000
3049 011135 015 041412 045532
3050 011142 046504 020102 047105
3051 011150 020104 040520 051523
3052 011156 021440 000
3053 011162
3054
3055
3056
3057

```

.MCALL IDMSG,ENDPAS
.SBTTL END OF PASS ROUTINE

;*****
;*INCREMENT THE PASS NUMBER ($PASS)
;*INDICATE END-OF-PROGRAM AFTER 1 PASSES THRU THE PROGRAM
;*IF THERES A MONITOR GO TO IT
;*IF THERE ISN'T JUMP TO RESTART

$EOP:
      TST      $PASS
      BNE     SKIPID
      TYPE    .MSG1
;ONLY TYPE MESSAGE AT END OF FIRST PASS
;IF >0 THEN SKIP THE ID MESSAGE
;ELSE TYPE THE ID MESSAGE

SKIPID:
      INC     $PASS
      BIC     @100000,$PASS
      DEC     (PC)
;INCREMENT THE PASS NUMBER
;DON'T ALLOW A NEG. NUMBER
;LOOP?

$EOPCT: .WORD 1
      BGT     $DOAGN
;YES

$ENDCT: .WORD 1
      MOV     (PC)+,@(PC)
;RESTORE COUNTER

      TYPE    .MSG2
      MOV     $PASS,-(SP)
;SAVE $PASS FOR TYPEOUT
;GO TYPE--DECIMAL ASCII WITH SIGN

      TYPE    , $ENULL
;GET MONITOR ADDRESS

$GET42: MOV     @42,R0
      BEQ     $DOAGN
;BRANCH IF NO MONITOR
;CLEAR THE WORLD

$ENDAD: JSR     PC,(R0)
      NOP
      NOP
;GO TO MONITOR
;SAVE ROOM
;FOR
;ACT11

$DOAGN: JMP     @ (PC)+
;RETURN

$RTNAD: .WORD  RESTART
$ENULL: .BYTE  -1,-1,0
;NULL CHARACTER STRING

MSG1:  .ASCIZ  <CR><LF>/CZKDM-B-0 KDJ11 CACHE MEMORY SYSTEM DIAGNOSTIC/

MSG2:  .ASCIZ  <CR><LF>/CZKDMB END PASS #/

.EVEN
.SBTTL TYPE ROUTINE

;*****
;*ROUTINE TO TYPE ASCIZ MESSAGE. MESSAGE MUST TERMINATE WITH A 0 BYTE.

```



```

3058 ;*THE ROUTINE WILL INSERT A NUMBER OF NULL CHARACTERS AFTER A LINE FEED.
3059 ;*NOTE1: $NULL CONTAINS THE CHARACTER TO BE USED AS THE FILLER CHARACTER.
3060 ;*NOTE2: $FILLS CONTAINS THE NUMBER OF FILLER CHARACTERS REQUIRED.
3061 ;*NOTE3: $FILLC CONTAINS THE CHARACTER TO FILL AFTER.
3062 ;*
3063 ;*CALL:
3064 ;*1) USING A TRAP INSTRUCTION
3065 ;* TYPE ,MESADR ;;MESADR IS FIRST ADDRESS OF AN ASCIZ STRING
3066 ;*OR
3067 ;* TYPE
3068 ;* MESADR
3069 ;*
3070
3071 011162 105767 000343 $TYPE: TSTB $TPFLG ;;IS THERE A TERMINAL?
3072 011166 100002 BPL 1$ ;;BR IF YES
3073 011170 000000 HALT ;;HALT HERE IF NO TERMINAL
3074 011172 000430 BR 3$ ;;LEAVE
3075 011174 010046 1$: MOV RO,-(SP) ;;SAVE RO
3076 011176 017600 000002 MOV @2(SP),RO ;;GET ADDRESS OF ASCIZ STRING
3077 011202 122767 000001 167610 CMPB @APTENV,$ENV ;;RUNNING IN APT MODE
3078 011210 001011 BNE 62$ ;;NO,GO CHECK FOR APT CONSOLE
3079 011212 132767 000100 167601 BITB @APTSPOOL,$ENVM ;;SPOOL MESSAGE TO APT
3080 011220 001405 BEQ 62$ ;;NO,GO CHECK FOR CONSOLE
3081 011222 010067 000004 MOV RO,61$ ;;SETUP MESSAGE ADDRESS FOR APT
3082 011226 004767 001622 JSR PC,$ATY3 ;;SPOOL MESSAGE TO APT
3083 011232 000000 61$: .WORD 0 ;;MESSAGE ADDRESS
3084 011234 132767 000040 167557 62$: BITB @APTCSUP,$ENVM ;;APT CONSOLE SUPPRESSED
3085 011242 001003 BNE 60$ ;;YES,SKIP TYPE OUT
3086 011244 112046 2$: MOVB (RO),-(SP) ;;PUSH CHARACTER TO BE TYPED ONTO STACK
3087 011246 001005 BNE 4$ ;;BR IF IT ISN'T THE TERMINATOR
3088 011250 005726 TST (SP)+ ;;IF TERMINATOR POP IT OFF THE STACK
3089 011252 012600 60$: MOV (SP)+,RO ;;RESTORE RO
3090 011254 062716 000002 3$: ADD @2,(SP) ;;ADJUST RETURN PC
3091 011260 000002 RTI ;;RETURN
3092 011262 122716 000011 4$: CMPB @HT,(SP) ;;BRANCH IF <HT>
3093 011266 001430 BEQ 8$
3094 011270 122716 000200 CMPB @CRLF,(SP) ;;BRANCH IF NOT <CRLF>
3095 011274 001006 BNE 5$
3096 011276 005726 TST (SP)+ ;;POP <CR><LF> EQUIV
3097 011300 104401 TYPE ;;TYPE A CR AND LF
3098 011302 001403 $CRLF
3099 011304 105067 000202 CLRB $CHARCNT ;;CLEAR CHARACTER COUNT
3100 011310 000755 BR 2$ ;;GET NEXT CHARACTER
3101 011312 004767 000056 5$: JSR PC,$TYPEC ;;GO TYPE THIS CHARACTER
3102 011316 126726 000206 6$: CMPB $FILLC,(SP)+ ;;IS IT TIME FOR FILLER CHARS.?
3103 011322 001350 BNE 2$ ;;IF NO GO GET NEXT CHAR.
3104 011324 016746 000176 MOV $NULL,-(SP) ;;GET # OF FILLER CHARS. NEEDED
3105 ;;AND THE NULL CHAR.
3106 011330 105366 000001 7$: DECB 1(SP) ;;DOES A NULL NEED TO BE TYPED?
3107 011334 002770 BLT 6$ ;;BR IF NO--GO POP THE NULL OFF OF STACK
3108 011336 004767 000032 JSR PC,$TYPEC ;;GO TYPE A NULL
3109 011342 105367 000144 DECB $CHARCNT ;;DO NOT COUNT AS A COUNT
3110 011346 000770 BR 7$ ;;LOOP
3111
3112 ;HORIZONTAL TAB PROCESSOR
3113

```

```

3114 011350 112716 000040      8$:   MOVB   #' ,(SP)      ;;REPLACE TAB WITH SPACE
3115 011354 004767 000014      9$:   JSR    PC,$TYPEC    ;;TYPE A SPACE
3116 011360 132767 000007 000124  BITB   #7,$CHARCNT     ;;BRANCH IF NOT AT
3117 011366 001372          BNE    9$              ;;TAB STOP
3118 011370 005726          TST   (SP)+           ;;POP SPACE OFF STACK
3119 011372 000724          BR    2$              ;;GET NEXT CHARACTER
3120 011374
3121 011374 105777 000116      $TYPEC: TSTB   @TKS          ;;CHAR IN KYBD BUFFER?
3122 011400 100022          BPL   10$            ;;BR IF NOT ;MJD001
3123 011402 017746 000112          MOV   @TKB,-(SP)     ;;GET CHAR ;MJD001
3124 011406 042716 177600          BIC   #177600,(SP)  ;;STRIP EXTRANEIOUS BITS ;MJD001
3125 011412 122716 000023          CMPB  #XOFF,(SP)    ;;WAS CHAR XOFF ;MJD001
3126 011416 001012          BNE   102$          ;;BR IF NOT ;MJD001
3127 011420
3128 011420 105777 000072      101$: TSTB   @TKS          ;;WAIT FOR CHAR ;MJD001
3129 011424 100375          BPL   101$          ;MJD001
3130 011426 117716 000066          MOVB  @TKB,(SP)     ;;GET CHAR ;MJD001
3131 011432 042716 177600          BIC   #177600,(SP)  ;;STRIP IT ;MJD001
3132 011436 122716 000021          CMPB  #XON,(SP)    ;;WAS IT XON? ;MJD001
3133 011442 001366          BNE   101$          ;;BR IF NOT ;MJD001
3134 011444
3135 011444 005726          102$: TST   (SP)+         ;;FIX STACK ;MJD001
3136 011446
3137 011446 105777 000050      10$: TSTB   @TPS          ;;WAIT UNTIL PRINTER IS READY ;MJD001
3138 011452 100375          BPL   10$           ;MJD001
3139 011454 116677 000002 000042  MOVB  2(SP),@TPB     ;;LOAD CHAR TO BE TYPED INTO DATA REG. ;MJD001
3140 011462 122766 000015 000002  CMPB  #CR,2(SP)     ;;IS CHARACTER A CARRIAGE RETURN?
3141 011470 001003          BNE   1$            ;;BRANCH IF NO
3142 011472 105067 000014          CLRB  $CHARCNT     ;;YES--CLEAR CHARACTER COUNT
3143 011476 000406          BR    $TYPEX       ;;EXIT
3144 011500 122766 000012 000002  1$:  CMPB  #LF,2(SP)  ;;IS CHARACTER A LINE FEED?
3145 011506 001402          BEQ   $TYPEX       ;;BRANCH IF YES
3146 011510 105227          INCB  (PC)+        ;;COUNT THE CHARACTER
3147 011512 000000          $CHARCNT: .WORD   0 ;;CHARACTER COUNT STORAGE
3148 011514 000207          $TYPEX: RTS        PC
3149
3150 011516 177560          $TKS: .WORD   177560 ;;TTY KDB STATUS ;MJD001
3151 011520 177562          $TKB: .WORD   177562 ;;TTY KDB BUFFER ;MJD001
3152 011522 177564          $TPS: .WORD   177564 ;;TTY PRINTER STATUS REG. ADDRESS
3153 011524 177566          $TPB: .WORD   177566 ;;TTY PRINTER BUFFER REG. ADDRESS
3154 011526 000          $NULL: .BYTE  0    ;;CONTAINS NULL CHARACTER FOR FILLS
3155 011527 002          $FILLS: .BYTE  2   ;;CONTAINS # OF FILLER CHARACTERS REQUIRED
3156 011530 012          $FILLC: .BYTE  12  ;;INSERT FILL CHARS. AFTER A "LINE FEED"
3157 011531 000          $TPFLG: .BYTE  0   ;;"TERMINAL AVAILABLE" FLAG (BIT<07>=0=YES)
3158 011532 077          $QUES: .ASCII  "?" ;;QUESTION MARK
3159 011533 012 000          $LF: .ASCIZ  <12> ;;LINEFEED
3160 011536
3161
3162 .SBTTL CONVERT BINARY TO DECIMAL AND TYPE ROUTINE
3163
3164 ;;*****
3165 ;*THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 5-DIGIT
3166 ;*SIGNED DECIMAL (ASCII) NUMBER AND TYPE IT. DEPENDING ON WHETHER THE
3167 ;*NUMBER IS POSITIVE OR NEGATIVE A SPACE OR A MINUS SIGN WILL BE TYPED
3168 ;*BEFORE THE FIRST DIGIT OF THE NUMBER. LEADING ZEROS WILL ALWAYS BE
3169 ;*REPLACED WITH SPACES.
;*CALL:

```



```

3170          ;*      MOV      NUM,-(SP)          ;;PUT THE BINARY NUMBER ON THE STACK
3171          ;*      TYPDS                          ;;GO TO THE ROUTINE
3172
3173 011536          $TYPDS:
3174 011536 010046      MOV      R0,-(SP)          ;;PUSH R0 ON STACK
3175 011540 010146      MOV      R1,-(SP)          ;;PUSH R1 ON STACK
3176 011542 010246      MOV      R2,-(SP)          ;;PUSH R2 ON STACK
3177 011544 010346      MOV      R3,-(SP)          ;;PUSH R3 ON STACK
3178 011546 010546      MOV      R5,-(SP)          ;;PUSH R5 ON STACK
3179 011550 012746      MOV      #20200,-(SP)      ;;SET BLANK SWITCH AND SIGN
3180 011554 016605 020200  MOV      20(SP),R5      ;;GET THE INPUT NUMBER
3181 011560 100004      BPL      1$          ;;BR IF INPUT IS POS.
3182 011562 005405      NEG      R5          ;;MAKE THE BINARY NUMBER POS.
3183 011564 112766 000055 000001  MOVB    #'-,1(SP)      ;;MAKE THE ASCII NUMBER NEG.
3184 011572 005000      CLR      R0          ;;ZERO THE CONSTANTS INDEX
3185 011574 012703 011752      MOV      #DBLK,R3      ;;SETUP THE OUTPUT POINTER
3186 011600 112723 000040      MOVB    #' ,(R3)+      ;;SET THE FIRST CHARACTER TO A BLANK
3187 011604 005002      CLR      R2          ;;CLEAR THE BCD NUMBER
3188 011606 016001 011742      MOV      $DTBL(R0),R1  ;;GET THE CONSTANT
3189 011612 160105      3$:    SUB      R1,R5      ;;FORM THIS BCD DIGIT
3190 011614 002402      BLT      4$          ;;BR IF DONE
3191 011616 005202      INC      R2          ;;INCREASE THE BCD DIGIT BY 1
3192 011620 000774      BR       3$
3193 011622 060105      4$:    ADD      R1,R5      ;;ADD BACK THE CONSTANT
3194 011624 005702      TST      R2          ;;CHECK IF BCD DIGIT=0
3195 011626 001002      BNE      5$          ;;FALL THROUGH IF 0
3196 011630 105716      TSTB    (SP)          ;;STILL DOING LEADING 0'S?
3197 011632 100407      BMI      7$          ;;BR IF YES
3198 011634 106316      5$:    ASLB    (SP)          ;;MSD?
3199 011636 103003      BCC      6$          ;;BR IF NO
3200 011640 116663 000001 177777  MOVB    1(SP),-1(R3)  ;;YES--SET THE SIGN
3201 011646 052702 000060      6$:    BIS      #'0,R2      ;;MAKE THE BCD DIGIT ASCII
3202 011652 052702 000040      7$:    BIS      #' ,R2      ;;MAKE IT A SPACE IF NOT ALREADY A DIGIT
3203 011656 110223      MOVB    R2,(R3)+      ;;PUT THIS CHARACTER IN THE OUTPUT BUFFER
3204 011660 005720      TST      (R0)+        ;;JUST INCREMENTING
3205 011662 020027 000010      CMP      R0,#10      ;;CHECK THE TABLE INDEX
3206 011666 002746      BLT      2$          ;;GO DO THE NEXT DIGIT
3207 011670 003002      BGT      8$          ;;GO TO EXIT
3208 011672 010502      MOV      R5,R2        ;;GET THE LSD
3209 011674 000764      BR       6$          ;;GO CHANGE TO ASCII
3210 011676 105726      8$:    TSTB    (SP)+        ;;WAS THE LSD THE FIRST NON-ZERO?
3211 011700 100003      BPL      9$          ;;BR IF NO
3212 011702 116663 177777 177776  MOVB    -1(SP),-2(R3)  ;;YES--SET THE SIGN FOR TYPING
3213 011710 105013      9$:    CLRB    (R3)        ;;SET THE TERMINATOR
3214 011712 012605      MOV      (SP)+,R5      ;;POP STACK INTO R5
3215 011714 012603      MOV      (SP)+,R3      ;;POP STACK INTO R3
3216 011716 012602      MOV      (SP)+,R2      ;;POP STACK INTO R2
3217 011720 012601      MOV      (SP)+,R1      ;;POP STACK INTO R1
3218 011722 012600      MOV      (SP)+,R0      ;;POP STACK INTO R0
3219 011724 104401 011752      TYPE    , $DBLK      ;;NOW TYPE THE NUMBER
3220 011730 016666 000002 000004  MOV      2(SP),4(SP)  ;;ADJUST THE STACK
3221 011736 012616      MOV      (SP)+,(SP)
3222 011740 000002      RTI
3223 011742 023420      $DTBL: 10000.
3224 011744 001750      1000.
3225 011746 000144      100.
    
```

3226 011750 000012
 3227 011752 000004
 3228
 3229
 3230
 3231
 3232
 3233
 3234
 3235
 3236
 3237
 3238
 3239
 3240
 3241
 3242
 3243
 3244
 3245
 3246
 3247
 3248
 3249
 3250
 3251
 3252
 3253 011762 017646 000000
 3254 011766 116667 000001 000211
 3255 011774 112667 000207
 3256 012000 062716 000002
 3257 012004 000406
 3258 012006 112767 000001 000171
 3259 012014 112767 000006 000165
 3260 012022 112767 000005 000154
 3261 012030 010346
 3262 012032 010446
 3263 012034 010546
 3264 012036 116704 000145
 3265 012042 005404
 3266 012044 062704 000006
 3267 012050 110467 000132
 3268 012054 116704 000125
 3269 012060 016605 000012
 3270 012064 005003
 3271 012066 006105
 3272 012070 000404
 3273 012072 006105
 3274 012074 006105
 3275 012076 006105
 3276 012100 010503
 3277 012102 006103
 3278 012104 105367 000076
 3279 012110 100016
 3280 012112 042703 177770
 3281 012116 001002

```

10.
$DBLK: .BLKW 4
.SBTTL BINARY TO OCTAL (ASCII) AND TYPE

;*****
;THIS ROUTINE IS USED TO CHANGE A 16-BIT BINARY NUMBER TO A 6-DIGIT
;OCTAL (ASCII) NUMBER AND TYPE IT.
;$TYPOS---ENTER HERE TO SETUP SUPPRESS ZEROS AND NUMBER OF DIGITS TO TYPE
;CALL:
;  MOV     NUM, -(SP)      ;;NUMBER TO BE TYPED
;  TYPOS   ;;CALL FOR TYPEOUT
;  .BYTE  N                ;;N=1 TO 6 FOR NUMBER OF DIGITS TO TYPE
;  .BYTE  M                ;;M=1 OR 0
;                               ;;1=TYPE LEADING ZEROS
;                               ;;0=SUPPRESS LEADING ZEROS
;$TYPON---ENTER HERE TO TYPE OUT WITH THE SAME PARAMETERS AS THE LAST
;$TYPOS OR $TYPOC
;CALL:
;  MOV     NUM, -(SP)      ;;NUMBER TO BE TYPED
;  TYPON   ;;CALL FOR TYPEOUT
;$TYPOC---ENTER HERE FOR TYPEOUT OF A 16 BIT NUMBER
;CALL:
;  MOV     NUM, -(SP)      ;;NUMBER TO BE TYPED
;  TYPOC   ;;CALL FOR TYPEOUT
;$TYPOS: MOV     8(SP), -(SP)  ;;PICKUP THE MODE
;        MOVB   1(SP), $OFILL ;;LOAD ZERO FILL SWITCH
;        MOVB   (SP), $OMODE+1 ;;NUMBER OF DIGITS TO TYPE
;        ADD    #2, (SP)      ;;ADJUST RETURN ADDRESS
;        BR     $TYPON
;$TYPOC: MOVB   #1, $OFILL    ;;SET THE ZERO FILL SWITCH
;        MOVB   #6, $OMODE+1 ;;SET FOR SIX(6) DIGITS
;$TYPON: MOVB   #5, $OCNT     ;;SET THE ITERATION COUNT
;        MOV    R3, -(SP)     ;;SAVE R3
;        MOV    R4, -(SP)     ;;SAVE R4
;        MOV    R5, -(SP)     ;;SAVE R5
;        MOVB   $OMODE+1, R4  ;;GET THE NUMBER OF DIGITS TO TYPE
;        NEG    R4
;        ADD    #6, R4        ;;SUBTRACT IT FOR MAX. ALLOWED
;        MOVB   R4, $OMODE    ;;SAVE IT FOR USE
;        MOVB   $OFILL, R4    ;;GET THE ZERO FILL SWITCH
;        MOV    12(SP), R5    ;;PICKUP THE INPUT NUMBER
;        CLR    R3            ;;CLEAR THE OUTPUT WORD
;        ROL   R5             ;;ROTATE MSB INTO "C"
;        BR    3$            ;;GO DO MSB
;        ROL   R5             ;;FORM THIS DIGIT
;        ROL   R5
;        ROL   R5
;        MOV    R5, R3
;        ROL   R3             ;;GET LSB OF THIS DIGIT
;        DECB  $OMODE         ;;TYPE THIS DIGIT?
;        BPL   7$            ;;BR IF NO
;        BIC   #177770, R3    ;;GET RID OF JUNK
;        BNE  4$            ;;TEST FOR 0

```



```

3282 012120 005704          TST      R4          ;;SUPPRESS THIS 0?
3283 012122 001403          BEQ      5$          ;;OR IF YES
3284 012124 005204          4$: INC      R4          ;;DON'T SUPPRESS ANYMORE 0'S
3285 012126 052703 000060   BIS      @'0,R3      ;;MAKE THIS DIGIT ASCII
3286 012132 052703 000040   5$: BIS      @' ,R3      ;;MAKE ASCII IF NOT ALREADY
3287 012136 110367 000040   MOVB     R3,8$      ;;SAVE FOR TYPING
3288 012142 104401 012202   TYPE     ,8$        ;;GO TYPE THIS DIGIT
3289 012146 105367 000032   7$: DECB    $OCNT     ;;COUNT BY 1
3290 012152 003347          BGT      2$          ;;BR IF MORE TO DO
3291 012154 002402          BLT      6$          ;;BR IF DONE
3292 012156 005204          INC      R4          ;;INSURE LAST DIGIT ISN'T A BLANK
3293 012160 000744          BR       2$          ;;GO DO THE LAST DIGIT
3294 012162 012605          6$: MOV      (SP)+,R5  ;;RESTORE R5
3295 012164 012604          MOV      (SP)+,R4  ;;RESTORE R4
3296 012166 012603          MOV      (SP)+,R3  ;;RESTORE R3
3297 012170 016666 000002 000004  MOV      2(SP),4(SP) ;;SET THE STACK FOR RETURNING
3298 012176 012616          MOV      (SP)+,(SP)
3299 012200 000002          RTI                     ;;RETURN
3300 012202          8$: .BYTE    0          ;;STORAGE FOR ASCII DIGIT
3301 012203          .BYTE    0          ;;TERMINATOR FOR TYPE ROUTINE
3302 012204          $OCNT: .BYTE    0          ;;OCTAL DIGIT COUNTER
3303 012205          $OFILL: .BYTE    0          ;;ZERO FILL SWITCH
3304 012206 000000          $OMODE: .WORD    0          ;;NUMBER OF DIGITS TO TYPE
3305
3306          .SBTTL  TTY INPUT ROUTINE
3307
3308          ;;*****
3309          .ENABL  LSB
3310
3311          ;;*****
3312          ;*SOFTWARE SWITCH REGISTER CHANGE ROUTINE.
3313          ;*ROUTINE IS ENTERED FROM THE TRAP HANDLER, AND WILL
3314          ;*SERVICE THE TEST FOR CHANGE IN SOFTWARE SWITCH REGISTER TRAP CALL
3315          ;*WHEN OPERATING IN TTY FLAG MODE.
3315 012210 022767 000176 166630 $CKSWR: CMP      @SWREG,SWR  ;;IS THE SOFT-SWR SELECTED?
3316 012216 001074          BNE      15$        ;;BRANCH IF NO
3317 012220 105777 177272   TSTB     @TKS        ;;CHAR THERE?
3318 012224 100071          BPL      15$        ;;IF NO, DON'T WAIT AROUND
3319 012226 117746 177266   MOVB     @TKB,-(SP)  ;;SAVE THE CHAR
3320 012232 042716 177600   BIC      @C177,(SP) ;;STRIP-OFF THE ASCII
3321 012236 022726 000007   CMP      @7,(SP)+   ;;IS IT A CONTROL G?
3322 012242 001062          BNE      15$        ;;NO, RETURN TO USER
3323 012244 126727 000514 000001  CMPB     $AUTOB,@1  ;;ARE WE RUNNING IN AUTO-MODE?
3324 012252 001456          BEQ      15$        ;;BRANCH IF YES
3325
3326 012254 104401 012735          TYPE     , $CNTLG   ;;ECHO THE CONTROL-G (+G)
3327 012260 104401 012742          $GTSWR: TYPE     , $MSWR  ;;TYPE CURRENT CONTENTS
3328 012264 016746 165706   MOV      SWREG,-(SP) ;;SAVE SWREG FOR TYPEOUT
3329 012270 104402          TYPOC   ;;GO TYPE--OCTAL ASCII(ALL DIGITS)
3330 012272 104401 012753          TYPE     , $MNEW   ;;PROMPT FOR NEW SWR
3331 012276 005046          19$: CLR      -(SP)  ;;CLEAR COUNTER
3332 012300 005046          CLR      -(SP)    ;;THE NEW SWR
3333 012302 105777 177210          7$: TSTB     @TKS        ;;CHAR THERE?
3334 012306 100375          BPL      7$        ;;IF NOT TRY AGAIN
3335
3336 012310 117746 177204          MOVB     @TKB,-(SP) ;;PICK UP CHAR
3337 012314 042716 177600          BIC      @C177,(SP) ;;MAKE IT 7-BIT ASCII

```

```

3338
3339
3340
3341 012320 021627 000025      9$:   CMP      (SP),#25      ;; IS IT A CONTROL-U?
3342 012324 001005                BNE      10$          ;; BRANCH IF NOT
3343 012326 104401 012730                TYPE     ,#CNTLU     ;; YES, ECHO CONTROL-U (^U)
3344 012332 062706 000006      20$:  ADD      #6,SP      ;; IGNORE PREVIOUS INPUT
3345 012336 000757                BR       19$          ;; LET'S TRY IT AGAIN
3346
3347
3348 012340 021627 000015      10$:  CMP      (SP),#15     ;; IS IT A <CR>?
3349 012344 001022                BNE      16$          ;; BRANCH IF NO
3350 012346 005766 000004                TST      4(SP)        ;; YES, IS IT THE FIRST CHAR?
3351 012352 001403                BEQ      11$          ;; BRANCH IF YES
3352 012354 016677 000002 166464  MOV      2(SP),@SWR    ;; SAVE NEW SWR
3353 012362 062706 000006      11$:  ADD      #6,SP      ;; CLEAR UP STACK
3354 012366 104401 001403      14$:  TYPE     ,#CRLF     ;; ECHO <CR> AND <LF>
3355 012372 126727 000367 000001  CMPB    $INTAG,#1    ;; RE-ENABLE TTY KBD INTERRUPTS?
3356 012400 001003                BNE      15$          ;; BRANCH IF NOT
3357 012402 012777 000100 177106  MOV      #100,@TKS   ;; RE-ENABLE TTY KBD INTERRUPTS
3358 012410 000002                RTI                      ;; RETURN
3359 012412 004767 176756      15$:  JSR      PC,$TYPEC   ;; ECHO CHAR
3360 012416 021627 000060                CMP      (SP),#60    ;; CHAR < 0?
3361 012422 002420                BLT      18$          ;; BRANCH IF YES
3362 012424 021627 000067                CMP      (SP),#67    ;; CHAR > 7?
3363 012430 003015                BGT      18$          ;; BRANCH IF YES
3364 012432 042726 000060                BIC      #60,(SP)    ;; STRIP-OFF ASCII
3365 012436 005766 000002                TST      2(SP)        ;; IS THIS THE FIRST CHAR
3366 012442 001403                BEQ      17$          ;; BRANCH IF YES
3367 012444 006316                ASL      (SP)         ;; NO, SHIFT PRESENT
3368 012446 006316                ASL      (SP)         ;; CHAR OVER TO MAKE
3369 012450 006316                ASL      (SP)         ;; ROOM FOR NEW ONE.
3370 012452 005266 000002      17$:  INC      2(SP)        ;; KEEP COUNT OF CHAR
3371 012456 056616 177776                BIS      -2(SP),(SP) ;; SET IN NEW CHAR
3372 012462 000707                BR       7$           ;; GET THE NEXT ONE
3373 012464 104401 011532      18$:  TYPE     ,#QUES     ;; TYPE ?<CR><LF>
3374 012470 000720                BR       20$          ;; SIMULATE CONTROL-U
3375      .DSABL  LSB
3376
3377
3378
3379      ;;*****
3380      ;;THIS ROUTINE WILL INPUT A SINGLE CHARACTER FROM THE TTY
3381      ;;CALL:
3382      ;;      RDCHR      ;; INPUT A SINGLE CHARACTER FROM THE TTY
3383      ;;      RETURN HERE  ;; CHARACTER IS ON THE STACK
3384      ;;      ;; WITH PARITY BIT STRIPPED OFF
3385      ;
3386 012472 011646      $RDCHR: MOV      (SP),-(SP)   ;; PUSH DOWN THE PC
3387 012474 016666 000004 000002  MOV      4(SP),2(SP)  ;; SAVE THE PS
3388 012502 105777 177010      1$:   TSTB    @TKS        ;; WAIT FOR
3389 012506 100375                BPL      1$           ;; A CHARACTER
3390 012510 117766 177004 000004  MOVB    @TKB,4(SP)   ;; READ THE TTY
3391 012516 042766 177600 000004  BIC      #C<177>,4(SP) ;; GET RID OF JUNK IF ANY
3392 012524 026627 000004 000023  CMP      4(SP),#23   ;; IS IT A CONTROL-S?
3393 012532 001013                BNE      3$           ;; BRANCH IF NO
    
```



```

3394 012534 105777 176756      2$:  TSTB  0$TKS      ;;WAIT FOR A CHARACTER
3395 012540 100375              BPL  2$          ;;LOOP UNTIL ITS THERE
3396 012542 117746 176752      MOVB  0$TKB,-(SP) ;;GET CHARACTER
3397 012546 042716 177600      BIC  0+C177,(SP) ;;MAKE IT 7-BIT ASCII
3398 012552 022627 000021      CMP  (SP)+,021   ;;IS IT A CONTROL-Q?
3399 012556 001366              BNE  2$          ;;IF NOT DISCARD IT
3400 012560 000750              BR   1$          ;;YES, RESUME
3401 012562 026627 000004 000140 3$:  CMP  4(SP),0140  ;;IS IT UPPER CASE?
3402 012570 002407              BLT  4$          ;;BRANCH IF YES
3403 012572 026627 000004 000175      CMP  4(SP),0175  ;;IS IT A SPECIAL CHAR?
3404 012600 003003              BGT  4$          ;;BRANCH IF YES
3405 012602 042766 000040 000004      BIC  040,4(SP)   ;;MAKE IT UPPER CASE
3406 012610 000002      4$:  RTI          ;;GO BACK TO USER
3407
3408      ;;*****
3409      ;;*THIS ROUTINE WILL INPUT A STRING FROM THE TTY
3410      ;;*CALL:
3411      ;;*   RDLIN          ;;INPUT A STRING FROM THE TTY
3412      ;;*   RETURN HERE   ;;ADDRESS OF FIRST CHARACTER WILL BE ON THE STACK
3413      ;;*                  ;;TERMINATOR WILL BE A BYTE OF ALL 0'S
3414 012612 010346      $RDLIN: MOV  R3,-(SP)   ;;SAVE R3
3415 012614 012703 012720      1$:  MOV  0$TTYIN,R3  ;;GET ADDRESS
3416 012620 022703 012730      2$:  CMP  0$TTYIN+8.,R3 ;;BUFFER FULL?
3417 012624 101405              BLOS 4$          ;;BR IF YES
3418 012626 104410              RDCHR ;;GO READ ONE CHARACTER FROM THE TTY
3419 012630 112613              MOVB (SP)+,(R3)  ;;GET CHARACTER
3420 012632 122713 000177      10$: CMPB 0177,(R3)  ;;IS IT A RUBOUT
3421 012636 001003              BNE  3$          ;;SKIP IF NOT
3422 012640 104401 011532      4$:  TYPE , $QUES   ;;TYPE A '?'
3423 012644 000763              BR   1$          ;;CLEAR THE BUFFER AND LOOP
3424 012646 111367 000044      3$:  MOVB (R3),9$    ;;ECHO THE CHARACTER
3425 012652 104401 012716      TYPE ,9$
3426 012656 122723 000015      CMPB 015,(R3)+  ;;CHECK FOR RETURN
3427 012662 001356              BNE  2$          ;;LOOP IF NOT RETURN
3428 012664 105063 177777      CLRB -1(R3)     ;;CLEAR RETURN (THE 15)
3429 012670 104401 011533      TYPE , $LF      ;;TYPE A LINE FEED
3430 012674 012603              MOV  (SP)+,R3   ;;RESTORE R3
3431 012676 011646              MOV  (SP)-,(SP) ;;ADJUST THE STACK AND PUT ADDRESS OF THE
3432 012700 016666 000004 000002      MOV  4(SP),2(SP) ;;FIRST ASCII CHARACTER ON IT
3433 012706 012766 012720 000004      MOV  0$TTYIN,4(SP)
3434 012714 000002      RTI          ;;RETURN
3435 012716 000          9$:  .BYTE 0          ;;STORAGE FOR ASCII CHAR. TO TYPE
3436 012717 000          .BYTE 0          ;;TERMINATOR
3437 012720 000010      $TTYIN: .BLKB 8.  ;;RESERVE 8 BYTES FOR TTY INPUT
3438 012730 052536 005015 000      $CNTLU: .ASCIZ /?U/<15><12> ;;CONTROL "U"
3439 012735 136 006507 000012      $CNTLG: .ASCIZ /?G/<15><12> ;;CONTROL "G"
3440 012742 005015 053523 020122      $MSWR: .ASCIZ <15><12>/SWR = /
3441 012750 020075 000
3442 012753 040 047040 053505      $MNEW: .ASCIZ / NEW = /
3443 012760 036440 000040
3444 012764 000      $AUTOB: .BYTE 0      ;;AUTO MODE FLAG
3445 012765 000      $INTAG: .BYTE 0      ;;INTERRUPT MODE FLAG
3446      .SBTTL TRAP DECODER
3447
3448      ;;*****
3449      ;;*THIS ROUTINE WILL PICKUP THE LOWER BYTE OF THE "TRAP" INSTRUCTION

```

```

3450 ;*AND USE IT TO INDEX THROUGH THE TRAP TABLE FOR THE STARTING ADDRESS
3451 ;*OF THE DESIRED ROUTINE. THEN USING THE ADDRESS OBTAINED IT WILL
3452 ;*GO TO THAT ROUTINE.
3453
3454 012766 010046          $TRAP:  MOV    RO,-(SP)          ;;SAVE RO
3455 012770 016600 000002  MOV    2(SP),RO        ;;GET TRAP ADDRESS
3456 012774 005740          TST    -(RO)           ;;BACKUP BY 2
3457 012776 111000          MOV    (RO),RO         ;;GET RIGHT BYTE OF TRAP
3458 013000 006300          ASL    RO              ;;POSITION FOR INDEXING
3459 013002 016000 013022  MOV    $TRPAD(RO),RO   ;;INDEX TO TABLE
3460 013006 000200          RTS     RO             ;;GO TO ROUTINE
3461
3462
3463 ;;THIS IS USE TO HANDLE THE "GETPRI" MACRO
3464
3465 013010 011646          $TRAP2: MOV   (SP),-(SP)      ;;MOVE THE PC DOWN
3466 013012 016666 000004 000002  MOV   4(SP),2(SP)        ;;MOVE THE PSW DOWN
3467 013020 000002          RTI                    ;;RESTORE THE PSW
3468
3469 .MACRO  SETTRAP A,B,MSG
3470      $$SET  A,B,\<TRAP+$TRP>,\$TRP,<MSG>
3471
3472 .NLIST
3473 $TRP=$TRP+1
3474 .LIST
3475 .ENDM  SETTRAP
3476 .MACRO $$SET  A,B,C,D,COMNT
3477 .IF EQ $TRP-1
3478 .SBTTL TRAP TABLE
3479
3480 ;*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
3481 ;*BY THE "TRAP" INSTRUCTION.
3482
3483 ;      ROUTINE
3484 ;      -----
3485 $TRPAD: .WORD  $TRAP2
3486 .ENDC
3487 .IIF NDF GNS,.NLIST
3488     A=      C
3489 .IIF NDF GNS,.LIST
3490     B      ;;CALL=A          TRAP+D(C)      COMNT
3491 .ENDM  $$SET
3492 .MACRO TRMTRP
3493 $TERM=,-$TRPAD
3494 .ENDM  TRMTRP
3495 .SBTTL TRAP TABLE
3496
3497 ;*THIS TABLE CONTAINS THE STARTING ADDRESSES OF THE ROUTINES CALLED
3498 ;*BY THE "TRAP" INSTRUCTION.
3499
3500 ;      ROUTINE
3501 ;      -----
3502 $TRPAD: .WORD  $TRAP2
3503         $TYPE  ;;CALL=TYPE      TRAP+1(104401)  TTY TYPEOUT ROUTINE
3504         $TYPOC ;;CALL=TYPOC     TRAP+2(104402)  TYPE OCTAL NUMBER (WITH LEADING ZEROS)
3505         $TYPOS  ;;CALL=TYPOS     TRAP+3(104403)  TYPE OCTAL NUMBER (NO LEADING ZEROS)
3506         $TYPON  ;;CALL=TYPON     TRAP+4(104404)  TYPE OCTAL NUMBER (AS PER LAST CALL)
    
```



```

3506 013034 011536          $TYPDS  ;;CALL=TYPDS   TRAP+5(104405) TYPE DECIMAL NUMBER (WITH SIGN)
3507
3508 013036 012260          $GTSWR  ;;CALL=GTSWR   TRAP+6(104406) GET SOFT-SWR SETTING
3509
3510 013040 012210          $CKSWR  ;;CALL=CKSWR   TRAP+7(104407) TEST FOR CHANGE IN SOFT-SWR
3511 013042 012472          $RDCHR  ;;CALL=RDCHR   TRAP+10(104410) TTY TYPEIN CHARACTER ROUTINE
3512 013044 012612          $RDLIN  ;;CALL=RDLIN   TRAP+11(104411) TTY TYPEIN STRING ROUTINE
3513
3514 .SBTTL  APT COMMUNICATIONS ROUTINE
3515
3516 013046 112767 000001 000236  ;;*****
3517 013054 112767 000001 000226  $ATY1:  MOVB  #1,$FFLG  ;;TO REPORT FATAL ERROR
3518 013062 000403          $ATY3:  MOVB  #1,$MFLG  ;;TO TYPE A MESSAGE
3519 013064 112767 000001 000220  $ATY4:  MOVB  #1,$FFLG  ;;TO ONLY REPORT FATAL ERROR
3520 013072          $ATYC:
3521 013072 010046          MOV     RO,-(SP)      ;;PUSH RO ON STACK
3522 013074 010146          MOV     R1,-(SP)      ;;PUSH R1 ON STACK
3523 013076 105767 000206          TSTB   $MFLG         ;;SHOULD TYPE A MESSAGE?
3524 013102 001450          BEQ     5$           ;;IF NOT: BR
3525 013104 122767 000001 165706  CMPB   #APTENV,$ENV  ;;OPERATING UNDER APT?
3526 013112 001031          BNE     3$           ;;IF NOT: BR
3527 013114 132767 000100 165677  BITB   #APTPOOL,$ENVM ;;SHOULD SPOOL MESSAGES?
3528 013122 001425          BEQ     3$           ;;IF NOT: BR
3529 013124 017600 000004          MOV     #4(SP),RO    ;;GET MESSAGE ADDR.
3530 013130 062766 000002 000004  ADD     #2,4(SP)     ;;BUMP RETURN ADDR.
3531 013136 005767 165636          1$:   TST     $MSGTYPE   ;;SEE IF DONE W/ LAST XMISSION?
3532 013142 001375          BNE     1$           ;;IF NOT: WAIT
3533 013144 010067 165644          MOV     RO,$MSGAD    ;;PUT ADDR IN MAILBOX
3534 013150 105720          2$:   TSTB   (RO)+      ;;FIND END OF MESSAGE
3535 013152 001376          BNE     2$           ;;
3536 013154 166700 165634          SUB     $MSGAD,RO    ;;SUB START OF MESSAGE
3537 013160 006200          ASR     RO           ;;GET MESSAGE LNGTH IN WORDS
3538 013162 010067 165630          MOV     RO,$MSGLGT  ;;PUT LENGTH IN MAILBOX
3539 013166 012767 000004 165604  MOV     #4,$MSGTYPE  ;;TELL APT TO TAKE MSG.
3540 013174 000413          BR      5$
3541 013176 017667 000004 000016 3$:   MOV     #4(SP),4$   ;;PUT MSG ADDR IN JSR LINKAGE
3542 013204 062766 000002 000004  ADD     #2,4(SP)     ;;BUMP RETURN ADDRESS
3543 013212 016746 164560          MOV     177776,-(SP) ;;PUSH 177776 ON STACK
3544 013216 004767 175740          JSR    PC,$TYPE     ;;CALL TYPE MACRO
3545 013222 000000          4$:   .WORD  0
3546 013224          5$:
3547 013224 105767 000062          10$:  TSTB   $FFLG        ;;SHOULD REPORT FATAL ERROR?
3548 013230 001416          BEQ     12$         ;;IF NOT: BR
3549 013232 005767 165562          TST     $ENV        ;;RUNNING UNDER APT?
3550 013236 001413          BEQ     12$         ;;IF NOT: BR
3551 013240 005767 165534          11$:  TST     $MSGTYPE   ;;FINISHED LAST MESSAGE?
3552 013244 001375          BNE     11$         ;;IF NOT: WAIT
3553 013246 017667 000004 165526  MOV     #4(SP),$FATAL ;;GET ERROR #
3554 013254 062766 000002 000004  ADD     #2,4(SP)     ;;BUMP RETURN ADDR.
3555 013262 005267 165512          INC     $MSGTYPE   ;;TELL APT TO TAKE ERROR
3556 013266 105067 000020          12$:  CLRB   $FFLG        ;;CLEAR FATAL FLAG
3557 013272 105067 000013          CLRB   $LFLG       ;;CLEAR LOG FLAG
3558 013276 105067 000006          CLRB   $MFLG       ;;CLEAR MESSAGE FLAG
3559 013302 012601          MOV     (SP)+,R1    ;;POP STACK INTO R1
3560 013304 012600          MOV     (SP)+,RO    ;;POP STACK INTO RO
3561 013306 000207          RTS     PC          ;;RETURN
    
```

```

3562 013310 000          $MFLG: .BYTE 0          ;;MESSG. FLAG
3563 013311 000          $LFLG: .BYTE 0          ;;LOG FLAG
3564 013312 000          $FFLG: .BYTE 0          ;;FATAL FLAG
3565          013314          .EVEN
3566          000200          APTSIZE=200
3567          000001          APTENV=001
3568          000100          APTSPOOL=100
3569          000040          APTCSUP=040
3570
3571          ;;*****
3572          ;THIS ROUTINE WILL INCREMENT THE ERROR COUNT AND THEN PASS THE UNIQUE
3573          ;ERROR NUMBER TO THE APT ERROR ROUTINE TO BE REPORTED TO THE APT SYSTEM.
3574 013314 005267 165532  $ERROR: INC      $ERFLG          ;INCREMENT ERROR FLAG
3575 013320 001775          BEQ      $ERROR          ;DON'T LET IT GO TO ZERO
3576 013322 005267 165516  INC      ERRCNT          ;INCREMENT THE ERROR COUNT
3577 013326 021627 001002  CMP      (SP), #1002     ;IS ERROR FROM VECTOR AREA
3578 013332 101010          BHI      1$              ;IF YES THEN
3579 013334 012767 007777 000106  MOV      #7777, 3$       ;REPORT AN UNEXPECTED TRAP
3580 013342 012637 001062  MOV      (SP)+, @SAVSP1  ;SAVE UNEXPECTED TRAP DATA
3581 013346 012637 001064  MOV      (SP)+, @SAVSP2  ;AND RESTORE SP
3582 013352 000430          BR       2$              ;ELSE
3583 013354 017667 000000 000066 1$: MOV      @SP, 3$         ;REPORT UNIQUE ERROR NUMBER TO APT
3584 013362 011667 000072  MOV      (SP), 101$      ;SAVE ERROR PC
3585 013366 062716 000002  ADD      #2, (SP)        ;GET OVER UNIQUE ERROR NUMBER FOR RETURN
3586 013372 017637 000000 013402 100$: MOV      @SP, @102$
3587 013400 104401          TYPE
3588 013402 000000          102$: .WORD 0          ;TYPE ERROR MESSAGE
3589 013404 062716 000002  ADD      #2, (SP)        ;GET OVER ERROR MESSAGE
3590 013410 104401 001352  TYPE    ,ERR1           ;
3591 013414 016746 000030  MOV      3$, -(SP)       ;PUSH UNIQUE ERROR NUMBER ON THE STACK
3592 013420 104402          TYPOC  ;TYPE OCTAL ERROR NUMBER
3593 013422 104401 001366  TYPE    ,ERR2           ;
3594 013426 016746 000026  MOV      101$, -(SP)    ;PUSH ERROR PC ON THE STACK
3595 013432 104402          TYPOC  ;TYPE THE ERROR PC
3596 013434 122767 000001 165356 2$: CMPB   #APTENV, $ENV     ;CHECK TO MAKE SURE WE'RE IN APT MODE
3597 013442 001004          BNE      5$              ;IF YES THEN
3598 013444 004767 177414  JSR     PC, $ATY4        ;GO REPORT ERROR TO APT
3599 013450 000000          3$: .WORD 0          ;STORAGE FOR ERROR NUMBER
3600 013452 000777          4$: BR      4$          ;LOOP HERE AFTER REPORTING ERROR TO APT
3601 013454 000000          5$: HALT           ;IF NOT APT THEN HALT
3602 013456 000002          RTI
3603 013460 000000          101$: .WORD 0
3604 013462          $PATCH: .BLKW 10
3605 013462 000010
3606          000001          .END

```


UDPDR1 = 177622	3990							
UDPDR2 = 177624	4000							
UDPDR3 = 177626	4010							
UDPDR4 = 177630	4020							
UDPDR5 = 177632	4030							
UDPDR6 = 177634	4040							
UDPDR7 = 177636	4050							
UIPAR0 = 177640	4070							
UIPAR1 = 177642	4100							
UIPAR2 = 177644	4110							
UIPAR3 = 177646	4120							
UIPAR4 = 177650	4130							
UIPAR5 = 177652	4140							
UIPAR6 = 177654	4150							
UIPAR7 = 177656	4160							
UIPDR0 = 177600	3870							
UIPDR1 = 177602	3880							
UIPDR2 = 177604	3890							
UIPDR3 = 177606	3900							
UIPDR4 = 177610	3910							
UIPDR5 = 177612	3920							
UIPDR6 = 177614	3930							
UIPDR7 = 177616	3940							
XBUF = 177566	5400							
XCSR = 177564	5390							
XXX 010732	2793	29970						
\$APTHD 000204	596	6020						
\$ASTAT = ***** U	3547	3562						
\$ATYC 013072	3518	35200						
\$ATY1 013046	35160							
\$ATY3 013054	3082	35170						
\$ATY4 013064	35190	3598						
\$AUTOB 012764	9630	3323	34440					
\$CHARC 011512	30990	31090	3116	31420	31470			
\$CKSWR 012210	33150	3510						
\$CMTAG = ***** U	912	918	920					
\$CNTLG 012735	3326	34390						
\$CNTLU 012730	3343	34380						
\$CPUOP 001026	6400							
\$CRLF 001403	7350	3098	3159	3354	3438			
\$DBLK 011752	3185	3219	32270					
\$DEVCT 001010	6310							
\$DOAGN 011044	3020	3029	30350					
\$DTBL 011742	3188	32230						
\$ENDAD 011034	583	30310						
\$ENDCT 011002	919	30220						
\$ENULL 011050	3027	30380						
\$ENV 001020	6360	896	957	3077	3525	3549	3596	
\$ENVM 001021	6370	945	3079	3084	3527			
\$EOP 010746	30110							
\$EOPCT 010774	9190	30190	3023					
\$ERFLG 001052	6640	9200	35740					
\$ERROR 013314	914	949	35740	3575				
\$ETABL 001020	6350							
\$ETEND 001030	608	6470						
\$FATAL 001002	6280	35530						

ERRF18	229#	1649
ERRF19	229#	1668
ERRF2	227#	1060
ERRF20	229#	1678
ERRF21	229#	1697
ERRF22	229#	1778
ERRF23	229#	1790
ERRF24	230#	1798
ERRF25	230#	1805
ERRF26	230#	1815
ERRF27	230#	1824
ERRF28	230#	
ERRF29	230#	1837
ERRF3	227#	1065
ERRF30	230#	1893
ERRF31	230#	1900
ERRF32	231#	1913
ERRF33	231#	
ERRF34	231#	
ERRF35	231#	
ERRF36	231#	
ERRF37	231#	1977
ERRF38	231#	1992
ERRF39	231#	2000
ERRF4	227#	1130
ERRF40	232#	2006
ERRF41	232#	
ERRF42	232#	
ERRF43	232#	
ERRF44	232#	
ERRF45	232#	
ERRF46	232#	2078
ERRF47	232#	2084
ERRF48	233#	2182
ERRF49	233#	2200
ERRF5	227#	1138
ERRF50	233#	2223
ERRF51	233#	2240
ERRF52	233#	2251
ERRF53	233#	2260
ERRF54	233#	2369
ERRF55	233#	2404
ERRF56	234#	2558
ERRF57	234#	2570
ERRF58	234#	2745
ERRF59	234#	2754
ERRF6	227#	1198
ERRF60	234#	2847
ERRF61	234#	2856
ERRF62	234#	2871
ERRF63	234#	2884
ERRF64	235#	2919
ERRF65	235#	2927
ERRF66	235#	2941
ERRF67	235#	2963
ERRF7	227#	1205

##SET	3475#	3494	3503	3504	3505	3506	3508	3510	3511	3512
##SETM	937#	944								
##SKIP	372#									
.EQUAT	237#	262								
.HEADE	239#	244								
.KT11	237#	372								
.SETUP	239#	549								
.\$ACT1	239#	577								
.\$APT8	237#	622								
.\$APTH	239#	587								
.\$APTY	240#	3513								
.\$EOP	237#	3003								
.\$ERRO	240#									
.\$READ	240#	3305								
.\$TRAP	239#	3446								
.\$TYPD	238#	3161								
.\$TYPE	238#	3054								
.\$TYPO	240#	3228								
.\$4OCA	237#	550								

. ABS. 013502 000

ERRORS DETECTED: 0

CZKDMB/EN:ABS,CZKDMB.SEQ/DOC/SOL/CRF/NL:TOC=SYSMAC.SML/ML,CZKDMB.MAC/ML,KDJ11A.MAC
RUN-TIME: 748 109 5 SECONDS
RUN-TIME RATIO: 1286/864=1.4
CORE USED: 58K (115 PAGES)

DOCUMENT PAGES: 87