



.REM &

IDENTIFICATION

PRODUCT CODE: AC-TOOGA-MC

PRODUCT NAME: CVCDCAO CDS-11 TARGET EMUL DIAG

PRODUCT DATE: SEPTEMBER 1981

MAINTAINER: DIAGNOSTIC ENGINEERING

THE !"FORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS DOCUMENT.

NO RESPONSIBILITY IS ASSUMED FOR THE USE OR RELIABILITY OF SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL OR ITS AFFILIATED COMPANIES.

COPYRIGHT (C) 1981 BY DIGITAL EQUIPMENT CORPORATION

THE FOLLOWING ARE TRADEMARKS OF DIGITAL EQUIPMENT CORPORATION:

DIGITAL

PDP

UNIBUS

MASSBUS

REVISION HISTORY

REVISION DATE REASONS

SEPTEMBER 1981 FIRST RELEASE

.

# TABLE OF CONTENTS

1.0 1.1 1.2 1.3 1.4 1.5	GEN-RAL INFORMATION PROGRAM ABSTRACT SYSTEM REQUIREMENTS RELATED DOCUMENTS AND STANDARDS DIAGNOSTIC HIERARCHY PREREQUISITE ASSUMPTIONS
2.0 2.1 2.3 2.4 2.5 2.7	OPERATING INSTRUCTIONS COMMANDS SWITCHES FLAGS HARDWARE QUESTIONS SOFTWARE QUESTIONS EXTENDED P-TABLE DIALOGUE QUICK STARTUP PROCEDURE
3.0	ERROR INFORMATION
4.0	PERFORMANCE AND PROGRESS REPORTS
5.0	DEVICE INFORMATION TABLES
6.0	TEST SUMMARIES

- 1.0 GENERAL INFORMATION
- 1.1 PROGRAM ABSTRACT

THE CDS-11 TARGET EMULATOR DIAGNOSTIC WILL TEST ALL THE LOGIC ON THE TARGET EMULATOR MODULE AND THE 'POD'' THAT IS TESTABLE WITHOUT THE ADDITION OF OTHER CDS MODULES. ALL DATA PATHS AND REGISTERS WITHIN THE TARGET EMULATOR MODULE ARE TESTED. HOWEVER, THE OUTPUT AND INPUT SIGNALS TO AND FROM THE TARGET SYSTEM ARE NOT TESTED. LIMITED TESTING OF THE SYSTEM BUS IS PERFORMED. THE PROGRAM ALSO CHECKS THAT THE TARGET EMULATOR MODULE CAN GENERATE INTERRUPTS TO THE LSI-11. THE I-11 CHIP WILL BE ENABLED IN THE LAST PART OF THIS DIAGNOSTIC, HOWEVER, ONLY LIMITED TESTING OF THE I-11 WILL BE PERFORMED.

THIS DIAGNOSTIC HAS BEEN WRITTEN FOR USE WITH THE DIAGNOSTIC RUNTIME SERVICES SOFTWARE (SUPERVISOR). THESE SERVICES PROVIDE THE INTERFACE TO THE OPERATOR AND TO THE SOFTWARE ENVIRONMENT. THIS PROGRAM CAN BE USED WITH XXDP+, AC APT, SLIDE AND PAPER TAPE. FOR A COMPLETE DESCRIPTION OF THE RUNTIME SERVICES, REFER TO THE XXDP+ USER'S MANUAL. THERE IS A BRIEF DESCRIPTION OF THE RUNTIME SERVICES IN SECTION 2 OF THIS DOCUMENT.

NOTE: THIS PROGRAM HAS NOT BEEN TESTED IN THE APT ENVIRONMENT, HOWEVER, THE APT INTERFACE HAS BEEN PROVIDED IN THE DIAGNOSTIC.

NOTE: THE T-11 POD MUST BE CONNECTED TO THE TARGET EMULATOR MODULE AND DISCONNECT FROM THE TARGET SYSTEM BEFORE EXECUTION OF THIS PROGRAM.

- 1.2 SYSTEM REQUIREMENTS
- 1. LSI-11 OR EQUIVALENT TYPE CPU WITH Q-BUS
- 2. MINIMUM OF 16K WORDS OF MEMORY 3. CONSOLE TERMINAL AND CONTROLLER
- 4. CDS-11 BACKPLANE AND CABLES
- TARGET EMULATOR MODULE(S) (M8742)
- 6. T-11 POD(S)
- 7. MXV11 MODULE AND CDS-11 ROMS
- STORAGE DEVICE WITH CONTROLLER (OPTIONAL)
   XXDP+ MEDIA FOR STORAGE DEVICE (OPTIONAL)
- 1.3 RELATED DOCUMENTS AND STANDARDS

CHOUS? XXDP+ USER'S MANUAL (THE ''?'' IN CHOUS INDICATES THE REVISION LEVEL OF THE DOCUMENT. AT THE TIME THIS PROGRAM WAS WRITTEN, THE REVISION LEVEL WAS 'E'.

1.4 DIAGNOSTIC HIERARCY PREREQUISITES

ALL HARDWARE THAT IS SPECIFIED IN SECTION 1.2 OF THIS DOCUMENT MUST BE OPERATIONAL AND FREE OF ALL FAULTS.

- 1.5 ASSUMPTIONS
- 2.0 OPERATING INSTRUCTIONS

THIS SECTION CONTAINS A BRIEF DESCRIPTION OF THE RUNTIME SERVICES. FOR DETAILED INFORMATION, REFER TO THE XXDP+ USER'S MANUAL (CHQUS).

# 2.1 COMMANDS

THERE ARE ELEVEN LEGAL COMMANDS FOR THE DIAGNOSTIC RUNTIME SERVICES (SUPERVISOR). THIS SECTION LISTS THE COMMANDS AND GIVES A VERY BRIEF DESCRIPTION OF THEM. THE XXDP+ USER'S MANUAL HAS MORE DETAILS.

COMMAND	EFFECT
START RESTART	START THE DIAGNOSTIC FROM AN INITIAL STATE START THE DIAGNOSTIC WITHOUT INITIALIZING
CONTINUE PROCEED	CONTINUE AT TEST THAT WAS INTERRUPTED (AFTER ^C)
EXIT	RETURN TO XXDP+ MONITOR (XXDP+ OPERATION ONLY!)
ADD	ACTIVATE A UNIT FOR TESTING (ALL UNITS ARE CONSIDERED TO BE ACTIVE AT START TIME
DROP PRINT	DEACTIVATE A UNIT PRINT STATISTICAL INFORMATION (IF IMPLEMENTED
DISPLAY	BY THE DIAGNOSTIC - SECTION 4.0) TYPE A LIST OF ALL DEVICE INFORMATION
FLAGS ZFLAGS	TYPE THE STATE OF ALL FLAGS (SEE SECTION 2.3) CLEAR ALL FLAGS (SEE SECTION 2.3)

A COMMAND CAN BE RECOGNIZED BY THE FIRST THREE CHARACTERS. SO YOU MAY, FOR EXAMPLE, TYPE "STA" INSTEAD OF "START".

# 2.2 SWITCHES

THERE ARE SEVERAL SWITCHES WHICH ARE USED TO MODIFY SUPERVISOR OPERATION. THESE SWITCHES ARE APPENDED TO THE LEGAL COMMANDS. ALL OF THE LEGAL SWITCHES ARE TABULATED BELOW WITH A BRIEF DESCRIPTION OF EACH. IN THE DESCRIPTIONS BELOW, A DECIMAL NUMBER IS DESIGNATED BY "DDDDD".

SWITCH	EFFECT
/TESTS:LIST	EXECUTE ONLY THOSE TESTS SPECIFIED IN THE LIST. LIST IS A STRING OF TEST NUMBERS, FOR EXAMPLE - /TESTS:1:5:7-10.
/PASS:DDDDD	THIS LIST WILL CAUSE TESTS 1,5,7,8,9,10 TO BE RUN. ALL OTHER TESTS WILL NOT BE RUN. EXECUTE DDDDD PASSES (DDDDD = 1 TO 64000)
/FLAGS:FLGS	SET SPECIFIED FLAGS. FLAGS ARE DESCRIBED IN SECTION 2.3.
/EOP:DDDDD	REPORT END OF PASS MESSAGE AFTER EVERY DDDDD PASSES ONLY. (DDDDD = 1 TO 64000)
/UNITS:LIST	TEST/ADD/DROP ONLY THOSE UNITS SPECIFIED IN THE LIST. LIST EXAMPLE - /UNITS:0:5:10-12 USE UNITS 0,5,10,11,12 (UNIT NUMBERS = 0-63)

## EXAMPLE OF SWITCH USAGE:

START/TESTS: 1-5/PASS: 1000/EOP: 100

THE EFFECT OF THIS COMMAND WILL BE: 1) TESTS 1 THROUGH 5 WILL BE EXECUTED, 2) ALL UNITS WILL BE TESTED 1000 TIMES AND 3) THE END OF PASS MESSAGES WILL BE PRINTED AFTER EACH 100 PASSES ONLY. A SWITCH CAN BE RECOGNIZED BY THE FIRST THREE CHARACTERS. YOU MAY, FOR EXAMPLE, TYPE "/TES:1-5" INSTEAD OF "/TESTS:1-5".

BELOW IS A TABLE THAT SPECIFIES WHICH SWITCHES CAN BE USED BY EACH COMMAND.

	TESTS	PASS	FLAGS	EOP	UNITS
START RESTART CONTINUE PROCEED DROP ADD PRINT DISPLAY FLAGS ZFLAGS EXIT	X	X X X	X X X	X X X	X X X X

# 2.3 FLAGS

FLAGS ARE USED TO SET UP CERTAIN OPERATIONAL PARAMETERS SUCH AS LOOPING ON ERROR. ALL FLAGS ARE CLEARED AT STARTUP AND REMAIN CLEARED UNTIL EXPLICITLY SET USING THE FLAGS SWITCH. FLAGS ARE ALSO CLEARED AFTER A START COMMAND UNLESS SET USING THE FLAG SWITCH. THE ZFLAGS COMMAND MAY ALSO BE USED TO CLEAR ALL FLAGS. WITH THE EXCEPTION OF THE START AND ZFLAGS COMMANDS, NO COMMANDS AFFECT THE STATE OF THE FLAGS; THEY REMAIN SET OR CLEARED AS SPECIFIED BY THE LAST FLAG SWITCH.

FLAG	EFFECT
HOE	HALT ON ERROR - CONTROL IS RETURNED TO RUNTIME SERVICES COMMAND MODE
LOE	LOOP ON ERROR
IER*	INHIBIT ALL ERROR REPORTS
IBE*	INHIBIT ALL ERROR REPORTS EXCEPT
	FIRST LEVEL (FIRST LEVEL CONTAINS
	ERROR TYPE, NUMBER, PC, TEST AND UNIT)
IXE*	INHIBIT EXTENDED ERROR REPORTS (THOSE
	CALLED BY PRINTX MACRO'S)
PRI	DIRECT MESSAGES TO LINE PRINTER
PNT	PRINT TEST NUMBER AS TEST EXECUTES
BOE	"BELL" ON ERROR
UAM	UNATTENDED MODE (NO MANUAL INTERVENTION)
ISR	INHIBIT STATISTICAL REPORTS (DOES NOT
	APPLY TO DIAGNOSTICS WHICH DO NOT SUPPORT
	STATISTICAL REPORTING)
IDR	INHIBIT PROGRAM DROPPING OF UNITS
ADR	EXECUTE AUTODROP CODE
LOT	LOOP ON TEST
20.	LOOF ON TEST

EVL

EXECUTE EVALUATION (ON DIAGNOSTICS WHICH HAVE EVALUATION SUPPORT)

\*ERROR MESSAGES ARE DESCRIBED IN SECTION 3.1

SEE THE XXDP+ USER'S MANUAL FOR MORE DETAILS ON FLAGS. YOU MAY SPECIFY MORE THAN ONE FLAG WITH THE FLAG SWITCH. FOR EXAMPLE, TO CAUSE THE PROGRAM TO LOOP ON ERROR, INHIBIT ERROR REPORTS AND TYPE A 'BELL' ON ERROR, YOU MAY USE THE FOLLOWING STRING:

/FLAGS:LOE: IER:BOE

# 2.4 HARDWARE QUESTIONS

WHEN A DIAGNOSTIC IS STARTED, THE RUNTIME SERVICES WILL PROMPT THE USER FOR HARDWARE INFORMATION BY TYPING "CHANGE HW (L)?" YOU MUST ANSWER "Y" AFTER A START COMMAND UNLESS THE HARDWARE INFORMATION HAS BEEN "PRELOADED" USING THE SETUP UTILITY (SEE CHAPTER 6 OF THE XXDP+ USER'S MANUAL). WHEN YOU ANSWER THIS QUESTION WITH A "Y", THE RUNTIME SERVICES WILL ASK FOR THE NUMBER OF UNITS (IN DECIMAL). YOU WILL THEN BE ASKED THE FOLLOWING QUESTIONS FOR EACH UNIT.

CSR ADDRESS: VECTOR ADDRESS: DEVICE NUMBER:

# 2.5 SOFTWARE QUESTIONS

AFTER YOU HAVE ANSWERED THE HARDWARE QUESTIONS OR AFTER A RESTART OR CONTINUE COMMAND, THE RUNTIME SERVICES WILL ASK FOR SOFTWARE PARAMETERS. THESE PARAMETERS WILL GOVERN SOME DIAGNOSTIC SPECIFIC OPERATION MODES. YOU WILL BE PROMPTED BY 'CHANGE SW (L) ?'' IF YOU WISH TO CHANGE ANY PARAMETERS, ANSWER BY TYPING 'Y'. THE SOFTWARE QUESTIONS AND THE DEFAULT VALUES ARE DESCRIBED IN THE NEXT PARAGRAPH(S).

THERE ARE NO SOFTWARE QUESTIONS IN THIS PROGRAM.

## 2.6 EXTENDED P-TABLE DIALOGUE

WHEN YOU ANSWER THE HARDWARE QUESTIONS, YOU ARE BUILDING ENTRIES IN A TABLE THAT DESCRIBES THE DEVICES UNDER TEST. THE SIMPLEST WAY TO BUILD THIS TABLE IS TO ANSWER ALL QUESTIONS FOR EACH UNIT TO BE TESTED. IF YOU HAVE A MULTIPLEXED DEVICE SUCH AS A MASS STORAGE CONTROLLER WITH SEVERAL DRIVES OR A COMMUNICATION DEVICE WITH SEVERAL LINES, THIS BECOMES TEDIOUS SINCE MOST OF THE ANSWERS ARE REPETITIOUS.

TO ILLUSTRATE A MORE EFFICIENT METHOD, SUPPOSE YOU ARE TESTING A FICTIONAL DEVICE, THE XY11. SUPPOSE THIS DEVICE CONSISTS OF A CONTROL MODULE WITH EIGHT UNITS (SUB-DEVICES) ATTACHED TO IT.

THESE UNITS ARE DESCRIBED BY THE OCTAL NUMBERS O THROUGH 7. THERE IS ONE HARDWARE PARAMETER THAT CAN VARY AMONG UNITS CALLED THE Q-FACTOR. THIS Q-FACTOR MAY BE O OR 1. BELOW IS A SIMPLE WAY TO BUILD A TABLE FOR ONE XY11 WITH EIGHT UNITS.

# UNITS (D) ? 8<CR>

UNIT 1 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 0<CR> Q-FACTOR (0) 0 ? 1<CR>

UNIT 2 CSR ADDRESS (0) ? 160000 CCR> SUB-DEVICE # (0) ? 1 CCR> Q-FACTOR (0) 1 ? 0 CCR>

UNIT 3
CSR ADDRESS (0) ? 160000<CR>
SUB-DEVICE # (0) ? 2<CR>
Q-FACTOR (0) 0 ? <CR>

UNIT 4 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 3<CR> Q-FACTOR (0) 0 ? <CR>

UNIT 5
CSR ADDRESS (0) ? 160000<CR>
SUB-DEVICE # (0) ? 4<CR>
Q-FACTOR (0) 0 ? <CR>

UNIT 6
CSR ADDRESS (0) ? 160000<CR>
SUB-DEVICE # (0) ? 5<CR>
Q-FACTOR (0) 0 ? <CR>

UNIT 7 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 6<CR> Q-FACTOR (0) 0 ? 1<CR>

UNIT 8
CSR ADDRESS (0) 160000<CR>
SUB-DEVICE # (0) ? 7<CR>
Q-FACTOR (0) 1 ? <CR>

NOTICE THAT THE DEFAULT VALUE FOR THE Q-FACTOR CHANGES WHEN A NON-DEFAULT RESPONSE IS GIVEN. BE CAREFUL WHEN SPECIFYING MULTIPLE UNITS!

AS YOU CAN SEE FROM THE ABOVE EXAMPLE, THE HARDWARE PARAMETERS DO NOT VARY SIGNIFICANTLY FROM UNIT TO UNIT. THE PROCEDURE SHOWN IS NOT VERY EFFICIENT.

THE RUNTIME SERVICES CAN TAKE MULTIPLE UNIT SPECIFICATIONS HOWEVER.

LET'S BUILD THE SAME TABLE USING THE MULTIPLE SPECIFICATION FEATURE.

# UNITS (D) ? 8<CR>

UNIT 1 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 0,1<CR> Q-FACTOR (0) 0 ? 1,0<CR>

UNIT 3
CSR ADDRESS (0) ? 160000<CR>
SUB-DEVICE # (0) ? 2-5<CR>
Q-FACTOR (0) 0 ? 0<CR>

UNIT 7 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 6,7<CR> Q-FACTOR (0) 0 ? 1<CR>

AS YOU CAN SEE IN THE ABOVE DIALOGUE, THE RUNTIME SERVICES WILL BUILD AS MANY ENTRIES AS IT CAN WITH THE INFORMATION GIVEN IN ANY ONE PASS THROUGH THE QUESTIONS. IN THE FIRST PASS, TWO ENTRIES ARE BUILT SINCE TWO SUB-DEVICES AND Q-FACTORS WERE SPECIFIED. THE SERVICES ASSUME THAT THE CSR ADDRESS IS 160000 FOR BOTH SINCE IT WAS SPECIFIED ONLY ONCE. IN THE SECOND PASS, FOUR ENTRIES WERE BUILT. THIS IS BECAUSE FOUR SUB-DEVICES WERE SPECIFIED. THE '-' CONSTRUCT TELLS THE RUNTIME SERVICES TO INCREMENT THE DATA FROM THE FIRST NUMBER TO THE SECOND. IN THIS CASE, SUB-DEVICES 2, 3, 4 AND 5 WERE SPECIFIED. (IF THE SUB-DEVICE WERE SPECIFIED BY ADDRESSES, THE INCREMENT WOULD BE BY 2 SINCE ADDRESSES MUST BE ON AN EVEN BOUNDARY.) THE CSR ADDRESSES AND Q-FACTORS FOR THE FOUR ENTRIES ARE ASSUMED TO BE 160000 AND 0 RESPECTIVELY SINCE THEY WERE ONLY SPECIFIED ONCE. THE LAST TWO UNITS ARE SPECIFIED IN THE THIRD PASS.

THE WHOLE PROCESS COULD HAVE BEEN ACCOMPLISHED IN ONE PASS AS SHOWN BELOW.

# UNITS (D) ? 8<CR>

UNIT 1 CSR ADDRESS (0) ? 160000<CR> SUB-DEVICE # (0) ? 0-7<CR> Q-FACTOR (0) 0 ? 0,1,0,...1,1<CR>

AS YOU CAN SEE FROM THIS EXAMPLE, NULL REPLIES (COMMAS ENCLOSING A NULL FIELD) TELL THE RUNTIME SERVICES TO REPEAT THE LAST REPLY.

2.7 QUICK START-UP PROCEDURE (XXDP+)

NOTE: THE T-11 POD MUST BE CONNECTED TO THE TARGET EMULATOR MODULE AND DISCONNECTED FROM THE TARGET SYSTEM BEFORE EXECUTION OF THIS DIAGNOSTIC.

TO START-UP THIS PROGRAM:

- 1. BOOT XXDP+
- 2. ANSWER ANY QUESTIONS ASKED AND GIVE THE DATE.
- 3. TYPE 'R NAME', WHERE NAME IS THE NAME OF THE BIN OR BIC FILE FOR THIS PROGRAM
- 4. TYPE "START"
- 5. ANSWER THE "CHANGE HW" QUESTION WITH "Y"
- 6. ANSWER ALL THE HARDWARE QUESTIONS
- 7. ANSWER THE "CHANGE SW" QUESTION WITH "N"

WHEN YOU FOLLOW THIS PROCEDURE YOU WILL BE USING ONLY THE DEFAULTS FOR FLAGS AND SOFTWARE PARAMETERS. THESE DEFAULTS ARE DESCRIBED IN SECTIONS 2.3 AND 2.5.

- 3.0 ERROR INFORMATION
- 3.1 TYPES OF ERROR MESSAGES

THERE ARE THREE LEVELS OF ERROR MESSAGES THAT MAY BE ISSUED BY A DIAGNOSTIC: GENERAL, BASIC AND EXTENDED. GENERAL ERROR MESSAGES ARE ALWAYS PRINTED UNLESS THE 'IER' FLAG IS SET (SECTION 2.3). THE GENERAL ERROR MESSAGE IS OF THE FORM:

NAME TYPE NUMBER ON UNIT NUMBER TST NUMBER P .XXXXXX ERROR MESSAGE

WHERE; NAME = DIAGNOSTIC NAME

TYPE = ERROR TYPE (SYS FATAL, DEV FATAL, HARD OR SOFT)

NUMBER = ERROR NUMBER

UNIT NUMBER = 0 - N (N IS LAST UNIT IN PTABLE)

TST NUMBER = TEST AND SUBTEST WHERE ERROR OCCURRED

PC:XXXXXXX = ADDRESS OF ERROR MESSAGE CALL

BASIC ERROR MESSAGES ARE MESSAGES THAT CONTAIN SOME ADDITIONAL INFORMATION ABOUT THE ERROR. THESE ARE ALWAYS PRINTED UNLESS THE 'IER' OR 'IBE' FLAGS ARE SET (SECTION 2.3). THESE MESSAGES ARE PRINTED AFTER THE ASSOCIATED GENERAL MESSAGE.

EXTENDED ERROR MESSAGES CONTAIN SUPPLEMENTARY ERROR INFORMATION SUCH AS REGISTER CONTENTS OR GOOD/BAD DATA. THESE ARE ALWAYS PRINTED UNLESS THE "IER", "IBE" OR "IXE" FLAGS ARE SET (SECTION 2.3). THESE MESSAGES ARE PRINTED AFTER THE ASSOCIATED GENERAL ERROR MESSAGE AND ANY ASSOCIATED BASIC ERROR MESSAGES.

# 3.2 SPECIFIC ERROR MESSAGES

WHEN AN ERROR IS REPORTED ON THE CONSOLE TERMINAL, THE USER SHOULD REFER TO THE PROGRAM LISTING FOR THE TEST SEQUENCE BEING PERFORMED AT THE TIME THE ERROR WAS DETECTED. THE "PC" REPORTED IN THE ERROR MESSAGE INDICATES THE ADDRESS OF THE ERROR CALL. EACH STEP OF A TEST

IS DESCRIBED IN DETAIL TO HELP THE USER UNDERSTAND THE TEST SEQUENCE. ONCE UNDERSTANDING THE TEST SEQUENCE, THE USER SHOULD BE ABLE TO DETERMINE THE FAULT OR FAULTS WHICH COULD CAUSE THE ERROR.

THE ERROR PRINTOUTS WILL USE THE FOLLOWING WORDS TO INDICATE ERROR INFORMATION. A DESCRIPTION OF THE WORDS PRINTED OUT ARE AS FOLLOWS:

REG:
LOAD:

ONE OF THE TARGET EMULATOR MODULE'S CONTROL REGISTERS
DATA THAT WAS LOADED INTO THE CONTROL REGISTER OR
EXPECTED DATA TO BE IN CONTROL REGISTER ON A READ

READ: DATA THAT WAS READ FROM THE CONTROL REGISTER GOOD: EXPECTED CONTROL REGISTER DATA

BAD: DATA 'READ' FROM THE CONTROL REGISTER

XXXXXX: SIX OCTAL DIGITS INDICATING THE DATA FOR THE ABOVE WORDS

THERE ARE FIVE ERROR NUMBERS ASSOCIATED WITH THIS DIAGNOSTIC. THE ERROR NUMBERS AND THEIR MEANINGS ARE DESCRIBED BELOW:

ERROR NUMBER 1 - ERROR DETECTED CHECKING CONTROL REGISTER 0
ERROR NUMBER 2 - ERROR DETECTED CHECKING CONTROL REGISTER 2
ERROR NUMBER 3 - ERROR DETECTED CHECKING CONTROL REGISTER 4
ERROR NUMBER 4 - ERROR DETECTED CHECKING CONTROL REGISTER 6
ERROR NUMBER 5 - ERROR DETECTED TRYING TO RUN THE T-11 CHIP

EXAMPLES OF EACH TYPE OF CONTROL REGISTER ERROR PRINTOUT ARE SHOWN BELOW:

\*\* CONTROL REGISTER O ERROR MESSAGES \*\*

CVCDC DVC FTL ERR 00001 ON UNIT 00 TST 001 SUB 000 PC: XXXXXX GDAL 15:0 REG ERROR CONTROL REG 0 ERROR REG0 = LOAD: XXXXXX GOOD: XXXXXX BAD: XXXXXX

THE ABOVE ERROR MESSAGE WILL BE PRINTED OUT FOR ALL CONTROL REGISTER O ERRORS EXCEPT THOSE ERRORS DETECTED WHILE TESTING THE TARGET EMULATOR INTERRUPT LOGIC. IF AN ERROR WAS DETECTED WHILE CHECKING THE TARGET EMULATOR INTERRUPT LOGIC, THE ABOVE ERROR MESSAGE WILL BE REPORTED, HOWEVER, THE MESSAGE "GDAL 15:0 REG ERROR" WILL BE REPLACED WITH EITHER "UNEXPECTED INTERRUPT OCCURED" OR "FAILED TO INTERRUPT". THE INFORMATION PRINTED OUT FOR CONTROL REGISTER 0 MAY HELP THE USER IN DETERMINING THE ERROR, HOWEVER, THE GOOD AND BAD DATA MAY BE THE SAME, THEREFORE REFER TO THE PROGRAM LISTING FOR THE TEST SEQUENCE BEING PERFORMED AT THE TIME THE ERROR OCCURED.

TIME OUT ERROR ADDRESSING CONTROL REG O

THE ABOVE ERROR PRINTOUT IS GIVEN WHEN THE PROGRAM IS TRYING TO ADDRESS CONTROL REGISTER O AND CAN'T. THE PROGRAM THEN JUMPS TO TIME OUT VECTOR #4.

\*\* CONTROL REGISTER 2 ERROR MESSAGE \*\*

CVCDC DVC FTL ERR 00002 ON UNIT 00 TST 004 SUB 000 PC: XXXXXX ADAL 15:0 REG ERROR CONTROL REG 2 ERROR REG2 = LOAD: XXXXXX READ: XXXXXX

THE ABOVE ERROR MESSAGE WILL BE PRINTED FOR ALL CONTROL REGISTER 2 ERRORS EXCEPT A TIME OUT ERROR.

TIME OUT ERROR ADDRESSING CONTROL REG 2

THE ABOVE ERROR PRINTOUT IS GIVEN WHEN THE PROGRAM IS TRYING TO ADDRESS CONTROL REGISTER 2 AND CAN'T. THE PROGRAM THEN JUMPS TO TIME OUT VECTOR #4.

\*\* CONTROL REGISTER 4 ERROR MESSAGE \*\*

CVCDC DVC FTL ERR 00003 ON UNIT 00 TST 006 SUB 000 PC: XXXXXX VDAL 7:0 OR PAUSE STATE MACHINE ERROR CONTROL REG 4 ERROR REG4 = LOAD: XXXXXX GOOD: XXXXXX BAD: XXXXXX

THE ABOVE ERROR MESSAGE WILL BE REPORTED FOR ALL CONTROL REGISTER 4 ERRORS EXCEPT A TIME OUT ERROR.

TIME OUT ERROR ADDRESSING CONTROL REG 4

THE ABOVE ERROR PRINTOUT IS GIVEN WHEN THE PROGRAM IS TRYING TO ADDRESS CONTROL REGISTER 4 AND CAN'T. THE PROGRAM THEN JUMPS TO TIME OUT VECTOR #4.

\*\* CONTROL REGISTER 6 ERROR MESSAGE \*\*

THERE ARE THREE TYPES OF ERROR MESSAGES THAT ARE REPORTED FOR CONTROL REGISTER 6 ERRORS WHICH ARE SHOWN BELOW.

CVCDC DVC FTL ERR 00004 ON UNIT 00 TST 008 SUB 000 PC: XXXXXX ERROR TYPE MESSAGE (SEE BELOW)
CONTROL REG 6 ERROR

REGO = LOAD: XXXXXX GOOD: XXXXXX BAD: XXXXXX

REG6 = LOAD: XXXXXX READ: XXXXXX

CVCDC DVC FTL ERR 00004 ON UNIT 00 TST 021 SUB 000 PC: XXXXXX ERROR TYPE MESSAGE (SEE BELOW)

CONTROL REG 6 ERROR

REGO = LOAD: XXXXXX GOOD: XXXXXX BAD: XXXXXX

REG2 = LOAD: XXXXXX READ: XXXXXX REG6 = LOAD: XXXXXX READ: XXXXXX

CVCDC DVC FTL ERR 00005 ON UNIT 00 TST 021 SUB 000 PC: XXXXXX ERROR TYPE MESSAGE (SEE BELOW) CONTROL REG 6 ERROR

REGO = LOAD: XXXXXX GOOD: XXXXXX BAD: XXXXXX

REG2 = LOAD: XXXXXX READ: XXXXXX REG6 = LOAD: XXXXXX READ: XXXXXX

IN THE ABOVE ERRORS, REFER TO THE LINE INDICATING 'REG6 =' FOR CONTROL REGISTER 6 ERROR INFORMATION. THE REMAINING CONTROL REGISTER INFORMATION IS GIVEN TO INDICATE WHAT WAS LOADED INTO THOSE REGISTERS PREVIOUS TO THE ERROR. THIS IS DONE TO AID THE USER IN DETERMINING THE FAULT ON ERRORS WHICH NEED PREVIOUS CONTROL REGISTER SETUP.

IF THE NUMBER REPORTED FOR "DVC FTL ERR" WAS 00005, THEN THE ERROR OCCURED AS A RESULT OF THE PROGRAM TRYING TO TEST THE T-11 CHIP.

THE ERROR TYPE MESSAGE IN THE ABOVE ERROR REPORTS WILL BE ONE OF THOSE LISTED BELOW. THESE MESSAGES ARE REPORTED TO HELP THE USER IDENTIFY THE AREA OF LOGIC BEING TESTED IN WHICH THE ERROR WAS DETECTED. THESE ERROR TYPE MESSAGES ARE AS FOLLOWS:

HDAL 15:0 REG ERROR MR 15:0 REG ERROR FDAL 7:0 REG ERROR EOAI 7:0 OR FDAL 7:0 REG ERROR DIAG ADDR 15:0 REG ERROR FORCE JUMP ADDRESS READBACK REG ERROR INSTR REG TO EODAL BUS READBACK ERROR MODE REG TO EODAL BUS READBACK ERROR FORCE JUMP ADDRESS REG TO EODAL BUS READBACK ERROR CTL 7:0 OR FDAL 7:0 REG ERROR MODE REG TO EIDAL BUS READBACK ERROR MODE REG TO TARGET MODE REG ERROR MODE REG TO ADDRESS BUS READBACK ERROR OLD FJA TO EIDAL BUS ERROR OLD FJA TO ADDRESS BUS ERROR OLD FJA TO TDAL LATCH EIDAL BUS ERROR TDAL LATCH TO EIDAL TO DATA TO EODAL BUS ERROR FDAL REG TO EDDAL BUS ERROR FDAL REG TO EODAL BUS TO EIDAL BUS ERROR PAUSE STATE NOT ENTERED WHEN T-11 IS POWERED UP FORCE JUMP ADDRESS NOT = EXPECTED T-11 START-RESTART ADDRESS

TIME OUT ERROR ADDRESSING CONTROL REG 6

THE ABOVE ERROR PRINTOUT IS GIVEN WHEN THE PROGRAM IS TRYING TO ADDRESS CONTROL REGISTER O AND CAN'T. THE PROGRAM THEN JUMPS TO TIME OUT VECTOR #4.

4.0 PERFORMANCE AND PROGRESS REPORTS

AT THE END OF EACH PASS, THE PASS COUNT IS GIVEN ALONG WITH THE TOTAL NUMBER OF ERRORS REPORTED SINCE THE DIAGNOSTIC WAS STARTED. THE "EOP" SWITCH CAN BE USED TO CONTROL HOW OFTEN THE END OF PASS MESSAGE IS PRINTED. SECTION 2.2 DESCRIBES SWITCHES.

5.0 DEVICE INFORMATION TABLES

CONTROL REGISTER 0 (163010) - GDAL REGISTER

15 GDAL 15 BIT 15 = 1 READ DEVICE TYPE IN BITS 15-8. TARGET EMULATOR DEVICE TYPE EQUALS 0 (0000)

BIT 15 = 0 READ DEVICE NUMBER INTO BITS 11:8.

14 GDAL 14 ALWAYS A O ON READ ALWAYS A O ON READ

```
12 GDAL12
            ALWAYS A O ON READ
            BITS 11:8 ARE USED TO SELECT THE DEVICE NUMBER OF
            THE TARGET EMULATOR. THESE BITS MUST BE EQUAL TO
            THE SETTING OF SWITCHES DEV 3, DEV 2, DEV 1 AND DEV 0.
   GDAL11
            DEVICE NUMBER/TYPE
   GDAL 10
            DEVICE NUMBER/TYPE
10
   GDAL9
            DEVICE NUMBER/TYPE
   GDAL8
            DEVICE NUMBER/TYPE
            SINGLE STEP BREAK INDICATOR (READ ONLY)
   GDAL7
            TIMEOUT BREAK INDICATOR (READ ONLY)
   GDAL6
   GDAL5
            MEMORY SIMULATOR BREAK INDICATOR (READ ONLY)
   GDAL4
            STATE ANALYZER BREAK INDICATOR (READ ONLY)
            TARGET EMULATOR INTERRUPT ENABLE (R/W)
   GDAL3
    GDAL 2
            POINTER FOR EXTENDED REGISTER SELECT (R/W)
            POINTER FOR EXTENDED REGISTER SELECT (R/W)
    GDAL1
    GDALO
            POINTER FOR EXTENDED REGISTER SELECT (R/W)
EXTENDED REGISTER SELECTED VIA GDAL BITS 2:0
    GDAL2 GDAL1 GDAL0
                            REGISTER SELECTED VIA R/W TO CONTROL REGISTER 6
             0
                    0
      0
                            WRITE DIAGNOSTIC ADDRESS REGISTER
                            READBACK OF ADDRESS BUS
                            WRITE NEW FORCE JUMP ADDRESS REGISTER
             0
```

#### READBACK OF FORCE JUMP ADDRESS READBACK REG 0 0 WRITE FDAL AND EOAI REGISTER READBACK OF FDAL/EOAI OR FDAL/CTL REG R/W HDAL REGISTER R/W MODE REGISTER 0 0 READBACK OF TARGET MODE REGISTER READBACK OF EIDAL BUS 0 READBACK OF EODAL BUS

# CONTROL REGISTER 2 (163012) - ADAL REGISTER

```
15 ADAL 15
             SELECT COLUMN AI FOR STATE ANALYZER (1)
    ADAL14
             SELECT ROW/COLUMN AI FOR STATE ANALYZER (1)
             SELECT SERVICE AI FOR STATE ANALYZER (0) ENABLE SERVICE FROM TARGET EMULATOR (1)
13 ADAL 13
             ENABLE SERVICE FROM THE TARGET (0)
12 ADAL12
             ENABLE MODE FROM TARGET EMULATOR (1)
             ENABLE MODE FROM THE TARGET (0)
             DISABLE SERVICE TO THE TARGET (1)
11 ADAL11
             ENABLE SERVICE TO THE TARGET (0)
             MASTER SWITCH
ENABLE STATE ANALYZER CLOCKS (1)
10
    ADAL 10
    ADAL9
 8
             ENABLE TIMEOUT BREAK (1)
    ADAL8
             DISABLE TIMEOUT BREAK (0)
   ADAL7
             ENABLE REFRESH TO STATE ANALYZER (1)
             DISBALE REFRESH TO STATE ANALYZER (0)
    ADAL6
             SPARE
             ENABLE SINGLE STEP BREAK (1)
    ADAL5
             DISABLE SINGLE STEP BREAK (0)
```

```
ADAL4
                  ENABLE PAUSE STATE TO RUN MODE (1)
                  ENABLE PAUSE STATE TO PAUSE MODE (0)
                  POWER UP FROM TARGET (1)
         ADAL3
         ADAL 2
                  POWER UP FROM TARGET EMULATOR
                  SELECT TARGET EMULATOR CRYSTAL CLOCK (1)
         ADAL1
                  SELECT CLOCK FROM THE STATE ANALYZER (0)
                  RESET BREAK LOGIC - ZEROES BREAK LATCH FLIP-FLOP, SINGLE
        ADALO
                  STEP BREAK FLIP-FLOP AND MEMORY SIMULATOR BREAK LATCH
                  FLIP-FLOP
CONTROL REGISTER 4 (163014) - VDAL REGISTER
                  TNFJ H - TAKE NEW FORCE JUMP ADDRESS F/F (READ)
        VDAL15
                  EP8N H - 8 BIT ADDRESS HB F/F (READ)
        VDAL14
                  EP8G H - 8 BIT ADDRESS LB F/F (READ)
        VDAL13
                  EP8F H - 8 BIT INSTRUCTION HB F/F (READ)
        VDAL12
                  EPFN H - 16 BIT ADDRESS F/F (READ)
        VDAL11
                 EPSF H - PAUSE STATE SYNC F/F (READ)
PSMW H - PAUSE STATE WORKING F/F (READ)
    10
        VDAL10
        VDAL9
                  OUTNEW H - GET NEW ADDRESS F/F (READ)
        VDAL8
                  DIAGNOSTIC FETCT H (READ/WRITE)
        VDAL7
                  MSDI H - DATA IN LOGIC LEVEL (READ)
        VDAL6
        VDAL5
                  BTS1 H -
        VDAL4
                  EDEOC H - LOGIC LEVEL OF STATE ANALYZER CLOCK (READ)
        VDAL3
                  READ H - LOGIC LEVEL OF REAT H (READ)
                  DIAGNOSTIC RESET OF THE TARGET EMULATOR MODULE AND
        VDAL 2
                  CLOCKS THE TAI AND TDAL LATCHES (READ/WRITE)
         VDAL 1
                  SPARE (READ/WRITE)
        VDAL 0
                  ENABLE TAI AND TDAL READBACK FROM POD (READ/WRITE)
CONTROL REGISTER 6 (163016) - FDAL REIGSTER (EDAI/CTL ON FDAL 15:8)
                  INTERRUPT VECTOR
        FDAL7
        FDAL6
                  INTERRUPT VECTOR
                  INTERRUPT VECTOR
        FDAL5
                  INTERRUPT VECTOR
        FDAL4
        FDAL3
                  INTERRUPT VECTOR
                  INTERRUPT VECTOR
        FDAL2
        FDAL1
                  SPARE
     0
        FDALO
                  SELECT EOAI REG TO BE READBACK ON FDAL BITS 15:8 (1)
                  SELECT CTL REG TO BE READBACK ON FDAL BITS 15:8 (0)
CONTROL REGISTER 6 (163016) - HDAL REGISTER - DIAGNOSTIC CONTROL BITS
       HDAL15
                  DIAGNOSTIC CONTROL OF PPI L WHEN HDALZ EQUALS A ONE
                  DIAGNOSTIC CONTROL OF EIDAL 17 H WHEN HDAL 2 EQUALS A ONE
        HDAL14
                  DIAGNOSTIC CONTROL OF PCAS H WHEN HDALZ EQUALS A ONE DIAGNOSTIC CONTROL OF PRAS H WHEN HDALZ EQUALS A ONE
        HDAL13
        HDAL12
        HDAL11
                  DIAGNOSTIC CONTROL OF EIDAL16 H WHEN HDAL2 EQUALS A ONE
    10
        HDAL 10
                  SPARE
        HDAL9
                  ENABLE DIAGNOSTIC ADDRESS REGISTER TO ADDRESS BUS
                 DIAGNOSTIC CONTROL OF CREADY L WHEN HDALZ EQUALS A ONE DIAGNOSTIC CONTROL OF PBCLR H WHEN HDALZ EQUALS A ONE DIAGNOSTIC CONTROL OF PSEL1 L WHEN HDALZ EQUALS A ONE DIAGNOSTIC CONTROL OF PSEL0 L WHEN HDALZ EQUALS A ONE
        HDAL8
         HDAL7
        HDAL6
         HDAL5
                  DIAGNOSTIC CONTROL OF PR/WHB L WHEN HDALZ EQUALS A ONE
        HDAL4
```

USER DOCUMENTATION MACY11 30(1046) 16-SEP-81 15:37 PAGE 16

```
DIAGNOSTIC CONTROL OF PR/WLB L WHEN HDALZ EQUALS A ONE
        HDAL3
                 ENABLES PROGRAM TO GENERATE T-11 SIGNALS LISTED IN HOAL (1)
        HDAL2
                 ENABLES T-11 TO GENERATE T-11 SIGNALS LISTED IN HDAL (0)
        HDAL 1
                 SPARE
                 DIAGNOSTIC CONTROL OF MSDI H WHEN HDALZ EQUALS A ONE
        HDAL O
CONTROL REGISTER 6 (163016) - MODE REGISTER
    15
        MR15
                 T-11 START/RESTART ADDRESS SELECT
    14
        MR14
                 T-11 START/RESTART ADDRESS SELECT
    13
                 T-11 START/RESTART ADDRESS SELECT
        MR13
    12
        MR12
                 T-11 USER MODE (1)
                 T-11 TESTER MODE (0)
                 SELECT 8 BIT BUS (1)
SELECT 16 BIT BUS (0)
T-11 DYNAMIC MODE ONLY - SELECTS 4K/16K (1)
    11
        MR11
    10
        MR10
                 T-11 DYNAMIC MODE ONLY - SELECTS 64K (0)
        MR9
                 T-11 STATIC MEMORY SELECT (1)
                 T-11 DYNAMIC MEMORY SELECT (0)
        MR8
                 T-11 DELAYED READ/WRITE SELECT (1)
                 T-11 NROMAL READ/WRITE SELECT (0)
        MR7
                 NOT DEFINED
        MR6
                 NOT DEFINED
                 NOT DEFINED
        MR5
                 NOT DEFINED
        MR4
        MR3
                 NOT DEFINED
                 NOT DEFINED
        MR2
        MR1
                 T-11 STANDARD MICROCYCLE (1)
                 T-11 LONG MICROCYCLE (0)
                 T-11 PROCESSOR CLOCK (1)
        MRO
                 T-11 CONSTANT CLOCK (0)
```

#### 6.0 TEST SUMMARIES

## TEST 1:

THIS TEST WILL CHECK THAT THE TARGET EMULATOR MODULE CAN BE SELECTED AND INITIALIZED TO A KNOWN STATE. THE TEST DESCRIBED BELOW WILL BE EXECUTED AT THE BEGINNING OF EACH TEST TO PUT THE TARGET EMULATOR MODULE IN A KNOWN STATE.

THE TEST WILL LOAD AND CHECK THAT THE DEVICE NUMBER CAN BE LOADED INTO AND READ FROM CONTROL REGISTER O. ALL THE READ/WRITE BITS WILL BE LOADED AND CHECKED FOR ZEROES. THE TEST WILL CHECK THAT THE TARGET EMULATOR DEVICE TYPE CAN BE READ BY SETTING CONTROL REGISTER O BIT 15 TO A ONE AND THEN READING CONTROL REGISTER O. THE TEST WILL SET CONTROL REGISTER BIT 15 TO A ZERO AND BITS 1 AND O TO ONES. BIT15 ON A ZERO WILL ENABLE THE DEVICE NUMBER TO BE READ AGAIN. BITS 1 AND O SET TO ONES WILL CAUSE THE HDAL REGISTER TO BE SELECTED ON A WRITE OR READ COMMAND TO CONTROL REGISTER 6. THE TEST WILL NOW LOAD, READ AND CHECK THE HDAL REGISTER WITH HDALZ SET TO A ONE AND ALL OTHER HDAL BITS CLEARED. HDALZ SET TO A SE WILL ENABLE THE PROGRAM TO GENERATE THE T-11 TIMING AND CONTROL SIGNALS USING HDAL REGISTER BITS. THE TEST WILL NOW SET CONTROL REGISTER O BITS 1 AND O TO ZEROES AND SET BIT 2 TO A ONE. CONTROL REGISTER O BITS 2 ON A ONE WILL CAUSE THE MODE REGISTER TO BE SELECTED ON A WRITE OR READ COMMAND TO CONTROL REGISTER OF ALL ZEROES. MODE REGISTER BIT 11 ON A ZERO WILL CAUSE 16 BIT DRESS MODE TO BE SELECTED. THE TEST WILL SET ADAL REGISTER BIT 0 TO A ONE AND HEN ZERO. ALL

OTHER ADAL REGISTER BITS WILL BE LOADED AND CHECKED FOR ZEROES. ADALO BEING SET TO A ONE WILL CLEAR THE BREAK LATCH FLIP-FLOP, THE SINGLE STEP BREAK FLIP-FLOP, AND THE MEMORY SIMULATOR BREAK FLIP-FLOP. ADAL REGISTER BIT 2 ON A ZERO WILL CAUSE THE T-11 TO BE TURNED OFF. THE TEST WILL THEN READ AND CHECK CONTROL REGISTER O TO CHECK THAT ALL THE BREAK INDICATOR BITS ARE CLEARED. THE TEST WILL NOW SET VDAL REGISTER BIT 2 TO A ONE AND THEN A ZERO. ALL OTHER VDAL READ/WRITE BITS WILL BE LOADED AND CHECKED FOR ZEROES. VDAL REGISTER BIT 2 ON A ONE WILL CAUSE ALL THE FLIP-FLOPS ON THE TARGET EMULATOR MODULE, EXCEPT THOSE INITIALIZED BY ADALO, TO BE SET TO A KNOWN STATE.

## TEST 2:

THIS TEST WILL CHECK THAT CONTROL REGISTER O READ/WRITE BITS, GDAL 3:0, CAN BE SET TO ALL ONES (17), AND THEN SET TO ALL ZEROES. THE READ ONLY BITS, GDAL7:4, ARE CHECKED TO BE CLEARED DURING THIS TEST.

## TEST 3:

THIS TEST WILL CHECK THAT CONTROL REGISTER O READ/WRITE BITS GDAL 3:0, CAN BE LOADED WITH ONES AND ZEORES (12) AND THEN LOADED WITH ZEROES AND ONES (5). THE READ ONLY BITS GDAL 7:4 ARE CHECKED TO BE CLEARED DURING THIS TEST.

## TEST 4:

THIS TEST WILL CHECK CONTROL REGISTER O R/W BITS USING A BINARY COUNT PATTERN. THE PATTERN WILL START INITIALLY AT O AND INCREMENT BY ONE UNTIL THE PATTERN EQUALS 17. THE READ ONLY BITS, GDAL 7:4, ARE CHECKED TO BE CLEARED DURING THIS TEST.

# TEST 5:

THIS TEST WILL CHECK THAT CONTROL REGISTER 2 BITS ADAL 15:0 CAN BE SET TO ALL ONES (177777) AND THEN ALL ZEDRES (000000).

## TEST 6:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS ADAL 15:0 WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN WITH AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

## TEST 7:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS ADAL 7:0 USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH A PATTERN OF 0 AND INCREMENT TO 377 BY AN INCREMENT OF ONE.

## TEST 8:

THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS ADAL 15:8 USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH A PATTERN OF 0 AND INCREMENT BY 400 UNTIL THE PATTERN 177400 HAS BEEN LOADED.

## TEST 9:

THIS TEST WILL CHECK THAT CONTROL REGISTER 4 READ/WRITE BITS VDAL7, VDAL2, VDAL1 AND VDALO CAN BE SET AND CLEARED. THE TEST WILL CHECK THESE BITS

USING A DECREMENTING BINARY COUNT PATTERN. THE READ ONLY BITS WILL BE CHECKED TO BE ZEROES DURING THIS TEST. READ ONLY BITS VDAL 15:8 SHOULD BE ZERO AS A RESULT OF VDAL2 H BEING SET TO A ONE DURING THIS TEST. READ ONLY BITS 6:3 SHOULD BE A ZERO AS A RESULT OF ADAL BIT 10 BEING A ZERO. THE ADAL REGISTER WAS CLEARED IN THE ABOVE ROUTINE "INITIE".

## **TEST 10:**

THIS TEST WILL CHECK THAT HDAL REGISTER BITS 15:0 CAN BE SET TO ALL ONES (177777) AND THEN TO ALL ZEROES (000000). TO SELECT THE HDAL REGISTER, THE TEST WILL SET GDAL1 AND GDALO TO ONES IN CONTROL REGISTER 0. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH GDAL1 AND GDALO SET TO ONES, PULSES WILL OCCUR ON THE SIGNALS WPT3 LB H AND WPT3 HB H. THESE PULSES WILL CAUSE THE DATA ON THE WRITE COMMAND TO BE LOADED INTO THE HDAL REGISTER. ON A READ COMMAND TO CONTROL REGISTER 6 WITH GDAL1 AND GDALO SET TO ONES, A PULSE WILL OCCUR ON THE SIGNAL RPT3 L. THIS SIGNAL WILL CAUSE THE HDAL REGISTER TO BE READBACK.

## **TEST 11:**

THIS TEST WILL CHECK THAT HDAL REGISTER BITS 15:0 CAN BE LOADED WITH AN ALTERNATING ONE AND ZEROES DATA PATTERN (125252) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525). TO SELECT THE HDAL REGISTER, THE TEST WILL SET GDAL1 AND GDAL0 TO ONES IN CONTROL REGISTER 0. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH GDAL1 AND GDAL0 SET TO ONES, PULSES WILL OCCUR ON THE SIGNALS WPT3 LB H AND WPT3 HB H. THESE PULSES WILL CAUSE THE DATA ON A WRITE COMMAND TO BE LOADED INTO THE HDAL REGISTER. ON A READ COMMAND TO CONTROL REGISTER 6 WITH GDAL1 AND GDALO SET TO ONES, A PULSE WILL OCCUR ON THE SIGNAL RPT3 L. THIS SIGNAL WILL CAUSE THE HDAL REGISTER TO BE READBACK.

#### TEST 12:

THIS TEST WILL CHECK THE LOW BYTE OF THE HDAL REGISTER USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH O AND INCREMENT BY ONE UNTIL THE PATTERN 377 HAS BEEN LOADED INTO THE HDAL REGISTER. THE BITS BEING TESTED ARE HDAL BITS 7:0. TO SELECT THE HDAL REIGSTER, THE TEST WILL SET GDAL1 AND GDALO TO ONES IN CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6, DATA WILL BE LOADED INTO THE HDAL REGISTER VIA THE SIGNALS WPT3 LB H AND WPT3 HB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READ FROM THE HDAL REGISTER VIA THE SIGNAL RPT3 L.

#### **TEST 13:**

THIS TEST WILL CHECK THE HIGH BYTE OF THE HDAL REGISTER USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH O AND INCREMENT BY 400 UNTIL THE PATTERN 177400 HAS BEEN LOADED INTO THE HDAL REGISTER. THE BITS BEING TESTED ARE HDAL BITS 15:8. TO SELECT THE HDAL REIGSTER, THE TEST WILL SET GDAL1 AND GDALO TO ONES IN CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6, DATA WILL BE LOADED INTO THE HDAL REGISTER VIA THE SIGNALS WPT3 LB H AND WPT3 HB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READ FROM THE HDAL REGISTER VIA THE SIGNAL RPT3 L.

## TEST 14:

THIS TEST WILL CHECK THAT MODE REGISTER BITS 15:0 CAN BE SET TO ALL ONES (177777) AND THEN TO ALL ZEROES (000000). TO SELECT THE MODE REGISTER, THE

TEST WILL SET GDAL2 TO A ONE IN CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH GDAL2 SET TO A ONE, PULSES WILL BE OCCUR ON THE SIGNALS WPT4 LB H AND WPT4 HB H. THESE PULSE WILL CAUSE THE DATA ON THE WRITE COMMAND TO BE LOADED INTO THE MODE REGISTER. ON A READ COMMAND TO CONTROL REGISTER 6 WITH GDAL2 SET IN CONTROL REGISTER O, A PULSE WILL OCCUR ON THE SIGNAL RPT4 L. THIS SIGNAL WILL CAUSE THE MODE REGISTER TO BE READBACK

# **TEST 15:**

THIS TEST WILL CHECK THAT MODE REGISTER BITS 15:0 CAN BE LOADED WITH AN ALTERNATING ONE AND ZEROES DATA PATTERN (125252) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525). TO SELECT THE MODE REGISTER, THE TEST WILL SET GDAL2 IN THE LOW BYTE OF CONTROL REGISTER 0. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH GDAL2 SET TO A ONE IN REG 0, PULSES WILL OCCUR ON THE SIGNALS WPT4 LB H AND WPT4 HB H. THESE PULSES WILL CAUSE THE DATA ON A WRITE COMMAND TO BE LOADED INTO THE MODE REGISTER. ON A READ COMMAND TO CONTROL REGISTER 6 WITH GDAL2 SET TO A ONE, A PULSE WILL OCCUR ON THE SIGNAL RPT4 L. THIS SIGNAL WILL CAUSE THE MODE REGISTER TO BE READBACK.

# **TEST 16:**

THIS TEST WILL CHECK THE LOW BYTE OF THE MODE REGISTER USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH 0 AND INCREMENT BY ONE UNTIL THE PATTERN 377 HAS BEEN LOADED INTO THE MODE REGISTER. THE BITS BEING TESTED ARE MR BITS 7:0. TO SELECT THE MODE REGISTER, THE TEST WILL SET GDAL2 TO A 1 IN LOW BYTE OF CONTROL REGISTER 0. ON A WRITE COMMAND TO CONTROL REGISTER 6, DATA WILL BE LOADED INTO THE MODE REGISTER VIA THE SIGNALS WP. 4 LB H AND WPT4 HB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READ FROM THE MODE REGISTER VIA THE SIGNAL RPT4 L.

#### **TEST 17:**

THIS TEST WILL CHECK THE HIGH BYTE OF THE MODE REGISTER USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH O AND INCREMENT BY 400 UNTIL THE PATTERN 177400 HAS BEEN LOADED INTO THE MODE REGISTER. THE BITS BEING TESTED ARE MR BITS 15:8. TO SELECT THE MODE REGISTER, THE TEST WILL SET GDAL2 TO A 1 IN LOW BYTE OF CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6, DATA WILL BE LOADED INTO THE MODE REGISTER VIA THE SIGNALS WPT4 LB H AND WPT4 HB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READ FROM THE MODE REGISTER VIA THE SIGNAL RPT4 L.

#### TEST 18:

THIS TEST WILL CHECK THAT FDAL REGISTER BITS 7:0 CAN BE SET TO ALL ONES (377) AND THEN TO ALL ZEROES (000). TO SELECT THE FDAL REGISTER, THE TEST WILL SET GDAL1 TO A ONE IN CONTROL REGISTER 0. ON A WRITE COMMAND TO CONTROL REGISTER 6, DATA WILL BE LOADED INTO FDAL REGISTER BITS 7:0 VIA THE SIGNAL WPT2 LB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READBACK FROM THE FDAL REGISTER VIA THE SIGNAL RPT2 L. THE HIGH BYTE, WHICH IS ANOTHER REGISTER, WILL BE IGNORED DURING THIS TEST.

#### TEST 19:

THIS TEST WILL CHECK THAT FDAL REGISTER BITS 7:0 CAN BE LOADED WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (252) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (125). TO SELECT THE FDAL REGISTER, THE TEST WILL SET THE SIGNAL

GDAL1 TO A ONE IN CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6, DATA WILL BE LOADED INTO FDAL REGISTER BITS 7:0 VIA THE SIGNAL WPT2 LB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READBACK FROM THE FDAL REGISTER VIA THE SIGNAL RPT2 L. THE HIGH BYTE, WHICH IS ANOTHER REGISTER, WILL BE IGNORED DURING THIS TEST.

# TEST20:

THIS TEST WILL CHECK FDAL REGISTER BITS 7:0 USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START AT 0 AND INCREMENT BY ONE UNTIL THE PATTERN 377 HAS BEEN LOADED INTO THE FDAL REGISTER. TO SELECT THE FDAL REGISTER, THE TEST WILL SET GDAL1 TO A ONE IN CONTROL REGISTER 0. ON A WRITE COMMANND TO CONTROL REGISTER 6, DATA WILL BE LOADED INTO THE FDAL REG VIA THE SIGNAL WPT2 LB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READ FROM THE FDAL REG VIA THE SIGNAL RPT2 L.

# TEST 21:

THIS TEST WILL CHECK EOAI REGISTER BITS 7:0 USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH ZERO AND INCREMENT BY ONE UNTIL A PATTERN OF ALL ONES HAS BEEN LOADED INTO THE EOAI REGISTER AND CHECKED. THE EOAI REGISTER IS THE HIGH BYTE OF THE FDAL REGISTER. DATA IS LOADED INTO THE EOAI REGISTER VIA THE SIGNAL WPT2 HB H WHEN A WRITE COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE FDAL REGISTER IS SELECTED VIA GDAL BITS 2:0. TO READ THE EOAI BUS, THE PROGRAM WILL SET FDALO H TO A ONE TO SELECT THE EOAI BUS TO BE READ INSTEAD OF THE CTL BUS. THE EOAI BUS IS READ BACK TO THE LSI-11 VIA THE SIGNAL RAT2 L WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 AND THE FDAL REGISTER IS SELECTED.

# TEST 22:

THIS TEST WILL CHECK THAT THE DIAGNOSTIC ADDRESS REGISTER BITS ADDR 15:0 CAN BE LOADED WITH ALL ONES (177777) AND THEN ALL ZEROES (000000).

TO ENABLE THE OUTPUTS OF THE DIAGNOSTIC ADDRESS REGISTER ONTO THE ADDRESS BUS AND TO DISABLE THE EIDAL BUS TO THE ADDRESS BUS, THE TEST WILL SET HDAL9 H IN THE HDAL REGISTER TO A ONE. TO SELECT THE HDAL REG, THE TEST WILL SET GDAL1 AND GDALO TO ONES IN CONTROL REGISTER O. ON A WRITE OR READ COMMAND TO CONTROL REGISTER 6, THE HDAL REGISTER WILL BE SELECTED BY THE WRITE SIGNALS WRT3 LB H AND WRT3 HB H, AND BY THE READ SIGNAL RPT3 L. TO SELECT THE DIAGNOSTIC ADDRESS REGISTER, THE TEST WILL CLEAR GDAL BITS 2:0 IN CONTROL REGISTER, O. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH GDAL BITS 2:0 CLEARED, DATA WILL BE LOADED INTO THE ADDRESS REGISTER BY PULSES ON THE SIGNALS WPTO LB H AND WPTO HB H. ON A READ COMMAND TO CONTROL REGISTER 6, A PULSE WILL OCCUR ON THE SIGNAL RPTO L WHICH WILL CAUSE THE DATA TO BE READBACK FROM THE DIAGNOSTIC ADDRESS REGISTER.

#### TEST 23:

THIS TEST WILL CHECK THAT THE DAIGNOSTIC ADDRESS REGISTER BITS ADDR 15:0 CAN BE LOADED WITH AN ALTERNATING ONES AND ZEROES DATA PATERRN (125252) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (052525).

TO ENABLE THE OUTPUTS OF THE DIAGNOSTIC ADDRESS REGISTER ONTO THE ADDRESS BUS AND TO DISABLE THE EIDAL BUS TO THE ADDRESS BUS, THE TEST WILL SET HDAL9 H IN THE HDAL REGISTER TO A ONE. TO SELECT THE HDAL REG, THE TEST WILL

SET GDAL1 AND GDALO TO ONES IN CONTROL REGISTER O. ON A WRITE OR READ COMMAND TO CONTROL REGISTER 6, THE HDAL REGISTER WILL BE SELECTED BY THE WRITE SIGNALS WRT3 LB H AND WRT3 HB H, AND BY THE READ SIGNAL RPT3 L. TO SELECT THE DIAGNOSTIC ADDRESS REGISTER, THE TEST WILL CLEAR GDAL BITS 2:0 IN CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH GDAL BITS 2:0 CLEARED, DATA WILL BE LOADED INTO THE ADDRESS REGISTER BY PULSES ON THE SIGNALS WPTO LB H AND WPTO HB H. ON A READ COMMAND TO CONTROL REGISTER 6, A PULSE WILL OCCUR ON THE SIGNAL RPTO L WHICH WILL CAUSE THE DATA TO BE READBACK FROM THE DIAGNOSTIC ADDRESS REGISTER.

# TEST 24:

THIS TEST WILL CHECK THE LOW BYTE OF THE DIAGNOSTIC ADDRESS REGISTER USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH 0 AND INCREMENT BY ONE UNTIL THE PATTERN 377 HAS BEEN LOADED INTO DIAGNOSTIC ADDRESS REGISTER BITS ADDR 7:0. THE HIGH BYTE OF THE DIAGNOSTIC ADDRESS REGISTER WILL BE LOADED WITH ZEROES DURING THIS TEST.

TO ENABLE THE OUTPUTS OF THE DIAGNOSTIC ADDRESS REGISTER ONTO THE ADDRESS BUS AND TO DISABLE THE EIDAL BUS TO THE ADDRESS BUS, THE TEST WILL SET HDAL9 H IN THE HDAL REGISTER TO A ONE. TO SELECT THE HDAL REG, THE TEST WILL SET GDAL1 AND GDALO TO ONES IN CONTROL REGISTER O. ON A WRITE OR READ COMMAND TO CONTROL REGISTER 6, THE HDAL REGISTER WILL BE SELECTED BY THE WRITE SIGNALS WRT3 LB H AND WRT3 HB H, AND BY THE READ SIGNAL RPT3 L. TO SELECT THE DIAGNOSTIC ADDRESS REGISTER, THE TEST WILL CLEAR GDAL BITS 2:0 IN CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH GDAL BITS 2:0 CLEARED, DATA WILL BE LOADED INTO THE ADDRESS REGISTER BY PULSES ON THE SIGNALS WPTO LB H AND WPTO HB H. ON A READ COMMAND TO CONTROL REGISTER 6, A PULSE WILL OCCUR ON THE SIGNAL RPTO L WHICH WILL CAUSE THE DATA TO BE READBACK FROM THE DIAGNOSTIC ADDRESS REGISTER.

## TEST 25:

THIS TEST WILL CHECK THE HIGH BYTE OF THE DIAGNOSTIC ADDRESS REGISTER USING A BINARY COUNT PATTERN. THE TEST PATTERN WILL START WITH 0 AND INCREMENT BY 400 UNTIL THE PATTERN 177400 HAS BEEN LOADED INTO DIAGNOSTIC ADDRESS REGISTER BITS ADDR 15:8. THE LOW BYTE OF THE DIAGNOSTIC ADDRESS REGISTER WILL BE LOADED WITH ZEROES DURING THIS TEST.

TO ENABLE THE OUTPUTS OF THE DIAGNOSTIC ADDRESS REGISTER ONTO THE ADDRESS BUS AND TO DISABLE THE EIDAL BUS TO THE ADDRESS BUS, THE TEST WILL SET HDAL9 H IN THE HDAL REGISTER TO A ONE. TO SELECT THE HDAL REG, THE TEST WILL SET GDAL1 AND GDALO TO ONES IN CONTROL REGISTER O. ON A WRITE OR READ COMMAND TO CONTROL REGISTER 6, THE HDAL REGISTER WILL BE SELECTED BY THE WRITE SIGNALS WRT3 LB H AND WRT3 HB H, AND BY THE READ SIGNAL RPT3 L. TO SELECT THE DIAGNOSTIC ADDRESS REGISTER, THE TEST WILL CLEAR GDAL BITS 2:0 IN CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6 WITH GDAL BITS 2:0 CLEARED, DATA WILL BE LOADED INTO THE ADDRESS REGISTER BY PULSES ON THE SIGNALS WPTO LB H AND WPTO HB H. ON A READ COMMAND TO CONTROL REGISTER 6, A PULSE WILL OCCUR ON THE SIGNAL RPTO L WHICH WILL CAUSE THE DATA TO BE READBACK FROM THE DIAGNOSTIC ADDRESS REGISTER.

## TEST 26:

THIS TEST WILL CHECK THAT THE MODE REGISTER CAN BE READBACK ON THE EDDAL BUS. THE MODE REGISTER WILL BE LOADED WITH THE FOLLOWING PATTERNS: 125252,052525,

177400, 000377, 177777, AND 0000000. FOR EACH PATTERN LOADED THE TEST WILL ENABLE THE MODE REGISTER ONTO THE EDDAL BUS AND READ AND CHECK THE EDDAL BUS FOR THE CORRECT MODE REGISTER PATTERN. THE MODE REGISTER WILL BE ENABLED TO THE EDDAL BUS WHEN ADAL12 H IS SET TO A ONE AND THE SIGNAL XBCLR H IS ASSERTED HIGH.

# **TEST 27:**

THIS TEST WILL CHECK THE FORCE JUMP ADDRESS READBACK REGISTER WITH THE FOLLOWING DATA PATTERNS 125252, 052525, 177400, 000377, 1777777, AND 000000. THE DIAGNOSTIC ADDRESS REGISTER WILL PROVIDE THE DATA ON THE ADDRESS BUS TO THE FORCE JUMP ADDRESS REGISTER AND FORCE JUMP ADDRESS READBACK REGISTER.

# **TEST 28:**

THIS TEST WILL CHECK THE PAUSE STATE MACHINE IN 16 BIT ADDRESS MODE. THE PAUSE STATE MACHINE FLIP-FLOPS, PAUSE STATE WORKING, AND PAUSE STATE SYNC AND 16 BIT ADDRESS WILL BE CLOCKED TO ONES AND ZEROES BY PULSING THE SIGNALS XRAS H AND XCAS H AND CHANGING THE LOGIC LEVEL ON THE SIGNAL FETCT H. THE SIGNALS ADAL4 H AND ADAL8 H WILL BE SET TO A ZERO AND ADALO H WILL BE SET TO A ONE DURING THIS TEST. ADAL4 H ON A ZERO WILL PUT THE PAUSE STATE MACHINE IN PAUSE MODE. ADAL8 H ON A ZERO WILL DISABLE THE TIMEOUT BREAK SIGNAL FROM CAUSING A BREAK AND ADALO H ON A ONE WILL CLEAR THE BREAK LOGIC, THUS SETTING THE SIGNAL BRK H TO A ZERO.

THE TEST WILL ALSO CHECK THAT THE 16 BIT INSTRUCTION REGISTER AND THE OLD FORCE JUMP ADDRESS REGISTER ARE ENABLED TO THE EDDAL BUS. THE OLD FORCE JUMP ADDRESS REGISTER IS TESTED WITH THE FOLLOWING DATA PATTERNS: 125252, 052525 177400, 000377, 177777, AND 000000. THE OLD FORCE JUMP ADDRESS REGISTER GETS ITS DATA FROM THE DIAGNOSTIC ADDRESS REGISTER WHICH IS ENABLED ON THE ADDRESS BUS DURING THIS TEST.

#### TEST 29:

THIS TEST WILL CHECK THE PAUSE STATE MACHINE IN 16 BIT ADDRESS MODE. THE PAUSE STATE MACHINE FLIP - FLOP'S, PAUSE STATE WORKING, PAUSE STATE SYNC AND 16 BIT ADDRESS WILL BE CLOCKED TO ONES AND ZEROES BY PULSING THE SIGNALS XRAS H AND XCAS H AND CHANGING THE LOGIC LEVEL ON THE SIGNAL FETCT H. THE SIGNALS ADAL4 H AND ADAL8 H WILL BE SET TO A ZERO AND ADAL0 H WILL BE SET TO A ONE DURING THIS TEST. ADAL4 H ON A ZERO WILL PUT THE PAUSE STATE MACHINE IN PAUSE MODE. ADAL8 H ON A ZERO WILL DISABLE THE TIMEOUT BREAK SIGNAL FROM CAUSING A BREAK AND ADAL0 H ON A ONE WILL CLEAR THE BREAK LOGIC, THUS SETTING THE SIGNAL BRK H TO A ZERO.

THE TEST WILL ALSO CHECK THAT THE 16 BIT INSTRUCTION REGISTER AND THE NEW FORCE JUMP ADDRESS REGISTER ARE ENABLED TO THE EDDAL BUS. THE NEW FORCE JUMP ADDRESS REGISTER IS TESTED WITH THE FOLLOWING DATA PATTERNS: 125252, 052525 177400, 000377, 177777, AND 0000000. THE NEW FORCE JUMP ADDRESS REGISTER IS LOADED AT THE BEGINNING OF THE TEST.

# TEST 30:

THIS TEST WILL CHECK THE PAUSE STATE MACHINE IN "RUN" AND 16 BIT ADDRESS MODE. WHEN THE PAUSE STATE MACHINE IS SETUP IN "RUN" MODE VIA ADAL4 H ON A ONE AND A PULSE ON THE SIGNAL XRAS H, THE PAUSE STATE MACHINE CAN ONLY BE ENTERED WHEN A BREAK CONDITION IS RECEIVED ON THE SIGNAL "BRK H". THIS TEST WILL USE THE

TIMEOUT BREAK ONE SHOT TO GENERATE THE BREAK CONDITION. THE TEST WILL CHECK THAT THE PAUSE STATE MACHINE IS NOT ENTERED WHEN NO BREAK CONDITION IS RECEIVED AND THAT IT IS ENTERED WHEN A BREAK CONDITION IS RECEIVED. THE TEST WILL CHECK ALL THE PAUSE STATE LOGIC ASSOCIATED WITH THE SIGNAL "BRK H". THE TEST WILL CHECK THAT THE SIGNAL "TOBRK H" IS SET IN CONTROL REGISTER O WHEN THE TIME OUT BREAK ONE SHOT IS NOT BEING FIRED AND THAT IT IS NOT SET WHEN THE TIME OUT BREAK ONE SHOT IS BEING FIRED.

# TEST 31:

THIS TEST WILL CHECK THE PAUSE STATE MACHINE IN 'RUN' AND 16 BIT ADDRESS MODE. WHEN THE PAUSE STATE MACHINE IS SETUP IN 'RUN' MODE VIA ADAL4 H ON A ONE AND A PULSE ON XRAS H, THE PAUSE STATE MACHINE CAN ONLY BE ENTERED WHEN A BREAK CONDITION IS RECEIVED ON THE SIGNAL 'BRK H'. THIS TEST WILL USE THE SINGLE STEP BREAK FLIP-FLOP TO GENERATE THE BREAK CONDITION. THE TEST WILL CHECK THAT THE PAUSE STATE MACHINE IS NOT ENTERED WHEN THE SINGLE STEP BREAK FLIP-FLOP IS CLEARED AND THAT IT CAN BE ENTERED WHEN THE SINGLE STEP BREAK FLIP-FLOP IS SET TO A ONE. THE TEST WILL CHECK THAT THE SINGLE STEP BREAK FLIP-FLOP ONCE SET, WILL REMAIN LATCHED TO THE SET STATE UNTIL CLEARED BY A PULSE BEING ISSUED ON THE SIGNAL 'BRKRES L'. THE TEST WILL SET THE PAUSE STATE MACHINE FLIP-FLOP'S: PAUSE STATE WORKING, PAUSE STATE SYNC AND 16 BIT ADDRESS VIA THE SIGNALS XRAS H AND XCAS H. ONCE ALL THESE FLIP-FLOPS ARE SET TO THE ONE STATE, THE TEST WILL CHECK THAT THEY CAN BE CLEARED BY ISSUING A PULSE ON THE SIGNAL 'INVOL'.

# TEST 32:

THIS TEST WILL CHECK THAT THE EDFET FLIP-FLOP CAN BE CLEARED WHEN A PULSE IS ISSUED OF THE SIGNAL XPI L. THE TEST WILL SET ADAL4 H TO A ZERO TO CAUSE THE PAUSE MODE FLIP-FLOP TO BE SET TO THE PAUSE MODE WHEN A PULSE IS ISSUED ON THE SIGNAL XRAS H. THE TEST WILL SET THE SIGNAL FETCT H TO THE HIGH STATE BY SETTING VDAL7 H TO A ONE. THE TEST WILL THEN PULSE XRAS H TO SET THE EDFET FLIP-FLOP TO A ONE AND TO SET THE PAUSE MODE FLIP-FLOP TO THE PAUSE MODE. WHEN EDFET FLIP-FLOP IS SET TO A ONE AND THE PAUSE MODE FLIP-FLOP IS SET TO THE PAUSE MODE, THE PAUSE STATE WORKING FLIP-FLOP WILL BE DIRECT SET TO A ONE. THE TEST WILL NOW PULSE THE SIGNAL XPI L TO CLEAR THE EDFET FLIP-FLOP. WHEN THE EDFET FLIP-FLOP IS CLEARED, THE SIGNAL PB H WILL BE ASSERTED LOW. THE SIGNAL PB H IS THE DATA INPUT LEAD TO THE PAUSE STATE WORKING FLIP-FLOP. THE TEST WILL NOW PULSE THE SIGNAL XCAS H. WHEN A PULSE IS ISSUED ON THE SIGNAL XCAS H AND THE SIGNAL PB H IS ASSERTED LOW, THE PAUSE STATE SYNC FLIP-FLOP WILL BE CLOCKED TO A ZERO. THE SIGNAL XCAS H WILL ALSO CLOCK THE PAUSE STATE WORKING FLIP-FLOP TO A ONE.

# **TEST 33:**

THIS TEST WILL CHECK THE PAUSE STATE MACHINE IN 8 BIT ADDRESS MODE. THE PAUSE STATE WORKING FLIP - FLOP'S, PAUSE STATE WORKING, PAUSE STATE SYNC, 8 BIT INSTRUCTION HB, 8 BIT ADDRESS LB AND 8 BIT ADDRESS HB WILL BE CLOCKED TO ONES AND ZEROES BY PULSING THE SIGNALS XRAS H AND XCAS H AND CHANGING THE LOGIC LEVEL ON THE SIGNAL FETCT H. THE SIGNALS ADAL4 H AND AND ADAL8 H WILL BE SET TO A ZERO DURING THIS TEST. ADAL4 H ON A ZERO WILL PUT THE PAUSE STATE MACHINE IN PAUSE MODE. ADAL8 H ON A ZERO WILL DISABLE THE TIMEOUT BREAK SIGNAL FROM CAUSING A BREAK. ADALO H WILL BE SET AND CLEARED TO CLEAR THE BREAK LOGIC. WITH THE TIMEOUT BREAK DISABLED AND THE BREAK LOGIC CLEARED, THE SIGNAL BRK H WILL BE A ZERO. MR BIT 11 WILL BE SET TO A ONE IN THE MODE REGISTER TO ENABLE 8 BIT ADDRESS MODE.

THE TEST WILL ALSO CHECK THAT THE 16 BIT INSTRUCTION REGISTER AND THE OLD FORCE JUMP ADDRESS REGISTER ARE ENABLED TO THE EDDAL BUS IN 8 BIT ADDRESS MODE. THE OLD FORCE JUMP ADDRESS REGISTER IS TESTED WITH THE FOLLOWING DATA PATTERNS: 125125, 052652, 000377, 177400, 125252, 052525, 177777, AND 000000. THE OLD FORCE JUMP ADDRESS REGISTER GETS ITS DATA FROM THE DIAGNOSTIC ADDRESS REGISTER WHICH IS ENABLED TO THE ADDRESS BUS DURING THIS TEST.

# TEST 34:

THIS TEST WILL CHECK THE PAUSE STATE MACHINE IN 8 BIT ADDRESS MODE. THE PAUSE STATE MACHINE FLIP - FLOP'S, PAUSE STATE WORKING, PAUSE STATE SYNC, 8 BIT INSTRUCTION HB, 8 BIT ADDRESS LB AND 8 BIT ADDRESS HB WILL BE CLOCKED TO ONES AND ZEROES BY PULSING THE SIGNALS XRAS H AND CHANGING THE LOGIC LEVEL ON THE SIGNAL FETCT H. THE SIGNALS ADAL4 H AND AND ADAL8 H WILL BE SET TO A ZERO DURING THIS TEST. ADAL4 H ON A ZERO WILL PUT THE PAUSE STATE MACHINE IN PAUSE MODE. ADAL8 H ON A ZERO WILL DISABLE THE TIMEOUT BREAK SIGNAL FROM CAUSING A BREAK. ADALO H WILL BE SET AND CLEARED TO CLEAR THE BREAK LOGIC. WITH THE TIMEOUT BREAK DISABLED AND THE BREAK LOGIC CLEARED, THE SIGNAL BRK H WILL BE A ZERO. MR BIT 11 WILL BE SET TO A ONE IN THE MODE REGISTER TO ENABLE 8 BIT ADDRESS MODE.

THE TEST WILL ALSO CHECK THAT THE 16 BIT INSTRUCTION REGISTER AND THE NEW FORCE JUMP ADDRESS REGISTER ARE ENABLED TO THE EDDAL BUS IN 8 BIT ADDRESS MODE. THE NEW FORCE JUMP ADDRESS REGISTER IS TESTED WITH THE FOLLOWING DATA PATTERNS: 125125, 052652, 000377, 177400, 125252, 052525, 177777, AND 000000. THE NEW FORCE JUMP ADDRESS REGISTER IS LOADED WITH THE DATA AT THE BEGINNING OF THE TEST.

# TEST 35:

THIS TEST WILL CHECK THAT THE PAUSE STATE MACHINE FLIP - FLOPS, PAUSE STATE WORKING, PAUSE STATE SYNC, 8 BIT INSTRUCTION HB, 8 BIT ADDRESS LB, AND 8 BIT ADDRESS HB, CAN BE CLEARED WHEN THE SIGNAL VDAL2 H IS ASSERTED HIGH. ALL THE ABOVE FLIP-FLOPS ARE SET TO A ONE BY SETTING THE SIGNAL FETCT H TO A ONE, SETTING THE SIGNAL ADAL4 H TO A ZERO, AND PULSING THE SIGNALS XRAS H AND XCAS H. ONCE ALL THE FLIP-FLOPS ARE SET TO ONES, THE TEST WILL SET THE SIGNAL VDAL2 H AND CHECK THAT ALL THE PAUSE STATE MACHINE FLIP-FLOPS CLEARED.

TEST 36.

THIS TEST WILL CHECK THAT THE EOAI REGISTER BITS 7:0 CAN BE LOADED AND READ BACK CORECTLY. THE TEST WILL ALSO CHECK THE DATA PATH TO BE CONNECTED AND FUNCTIONING PROPERLY FROM THE EOAI REGISTER TO THE EOAI BUS, TO THE CAI BUS, TO THE CTL BUS AND INTO THE CTL REGISTER. THE TEST WILL CHECK THE DATA PATH FROM THE EUAI REGISTER TO THE EOAI BUS, TO THE CAI BUS, TO THE TAI DIAGNOSTIC LATCH, AND BACK FROM THE TAI DIAGNOSTIC LATCH TO THE CAI BUS, TO THE EIAI BUS, TO THE CTL BUS AND INTO THE CTL REGISTER. THE DATA PATTERN USED DURING THIS TEST WILL BE AN INCREMENTING BINARY COUNT PATTERN. THE DATA READBACK FROM THE CTL REGISTER WILL BE THE ONES COMPLEMENT OF THE DATA LOADED INTO THE EOAI REGISTER.

## TEST 37:

THIS TEST WILL CHECK THE DATA PATH FROM THE MODE REGISTER TO THE ADDRESS BUS.

TO DO THIS, THE TEST WILL ENABLE THE DATA PATH FROM THE MODE REGISTER TO THE EDDAL BUS, TO THE CDAL BUS, TO THE EIDAL BUS, AND TO THE ADDRESS BUS. THIS IS DONE BY SETTING XBCLR H AND PBCLR H TO THE HIGH STATE AND BY SETTING ADAL12 H AND ADAL10 H TO ONES. THE TARGET MODE READBACK REGISTER WILL ALSO BE CHECKED TO HAVE BEEN LOADED WITH THE EIDAL BUS DATA WHEN THE SIGNAL XBCLR L IS SET TO THE HIGH STATE FROM THE LOW STATE. THE MODE REGISTER WILL BE LOADED WITH THE FOLLOWING DATA PATTERNS, 146063, 031714, 125252, 052525, 177777 AND 000000. FOR EACH DATA PATTERN LOADED, THE PROGRAM WILL CHECK THE DATA TO BE PRESENT ON THE THE EODAL BUS, THE EIDAL BUS, AND THE ADDRESS BUS. THE TEST WILL ALSO CHECK THAT EACH PATTERN CAN BE LOADED INTO THE TARGET MODE READBACK REGISTER.

# TEST 38:

THIS TEST WILL CHECK THE DATA PATH FROM THE DIAGNOSTIC ADDRESS REGISTER TO THE OLD FORCE JUMP ADDRESS REGISTER, TO THE EODAL BUS, TO THE EIDAL BUS, AND TO THE ADDRESS BUS. THIS PART OF THE TEST USES THE PAUSE STATE MACHINE LOGIC TO LOAD THE OLD FORCE JUMP ADDRESS REGISTER DATA ONTO THE EODAL BUS. WHEN THE OLD FORCE JUMP ADDRESS REGISTER DATA IS ENABLED TO THE EODAL BUS, THE TEST WILL ENABLE THE DATA TO THE TDAL BUS AND LATCH THE DATA INTO THE TDAL DIAGNOSTIC LATCHES. THE NEXT PART OF THE TEST WILL CHECK THAT THE TDAL DIAGNOSTIC LATCHES CAN BE ENABLED TO THE EIDAL BUS AND THAT THE EIDAL BUS CAN BE ENABLED TO THE EODAL BUS THROUGH THE DATA BUS.

# TEST 39:

THIS TEST WILL CHECK THAT THE FDAL REGISTER CAN BE ENABLED TO THE EDDAL BUS VIA THE SIGNAL INTER L AND THAT THE EDDAL BUS CAN BE ENABLED TO THE EIDAL BUS VIA THE SIGNAL COLB L. THE TEST WILL ALSO CHECK THAT THE EDAI REGISTER CAN BE CLEARED WHEN THE SIGNAL INTER L IS ASSERTED LOW. A BINARY COUNT DATA PATTERN WILL BE LOADED INTO THE FDAL REGISTER STARTING WITH A DATA PATTERN OF ONE AND INCREMENTING BY FOUR UNTIL THE DATA PATTERN 375 HAS BEEN LOADED AND CHECKED.

# TEST 40:

THIS TEST WILL CHECK THAT THE SIGNALS READ H AND MSDI H CA N BE ASSERTED HIGH AND LOW. THESE SIGNALS ARE ASSERTED HIGH AND LOW BY CHANGING THE LOGIC LEVELS ON THE INPUT SIGNALS TO THE GATES WHICH GENERATE THE SIGNALS. THE SIGNALS READ H AND MSDI H ARE READ IN THE VDAL REGISTER AS BITS 3 AND 6 RESPECTIVELY.

## TEST 41:

THIS TEST WILL CHECK THAT THE SIGNALS FETCT H AND BTS1 H CAN BE ASSERTED HIGH AND LOW. THESE TWO SIGNALS ARE ASSERTED HIGH AND LOW BY CHANGING THE INPUT SIGNALS TO THE GATES WHICH GENERATE THESE SIGNALS. THE PAUSE STATE MACHINE LOGIC IS USED TO TEST THE SIGNAL FETCT H. THE SIGNAL FETCT H IS ALSO CHECKED ON THE SIGNAL BTS1 H. THE SIGNAL BTS1 H IS READ IN THE VDAL REGISTER ON BIT 5.

## TEST 42:

THIS TEST WILL CHECK THAT THE SIGNAL EDEOC H CAN BE SET TO THE HIGH STATE AND TO THE LOW STATE. THE SIGNAL EDEOC H IS READ IN THE VDAL REGISTER ON BIT 4 WHEN ADAL REAGISTER BIT 10 IS SET TO A ONE. THE PROGRAM WILL CHECK THE SIGNAL EDEOC H TO SET AND CLEAR BY CHANGING THE LOGIC LEVELS ON THE FOLLOWING SIGNALS: ADAL9 H, PSM L, INTER L, REFR L, XRAS H, XRAS L, XCAS H, XCAS L AND SOP L. THE

TEST WILL USE THE SIGNAL EDEOC H TO CHECK THAT THE REFR FLIP-FLOP CAN BE SET AND CLEARED. THE REFR FLIP-FLOP WILL BE CHECKED TO BE CLEARED BY CHANGING THE LOGIC LEVELS ON THE SIGNALS ADAL? H AND XCAS H. THHE REFR FLIP-FLOP CAN NOT BE CHECKED TO BE CLEARED BY THE SIGNAL INVO L BECAUSE OF THE LOGIC DESIGN.

# TEST 43:

THIS TEST WILL CHECK THE TARGET EMULATORS INTERRUPT LOGIC USING THE SIGNALS TOBRK H AND BRK H TO CAUSE INTERRUPT REQUESTS. THE TEST WILL CHECK THAT NO INTERRUPTS OCCUR WHEN THE INTERRUPT ENABLE BIT IS CLEARED AND THE INTERRUPT REQUEST SIGNAL IS ASSERTED HIGH. THE TEST WILL CHECK THAT AN INTERRUPT WILL OCCUR WHEN THE INTERUPT ENABLE BIT IS SET AND THE SIGNAL TOBRK H IS ASSERTED HIGH. THE TEST WILL CHECK THAT THE BREAK LATCH FLIP-FLOP CAN BE SET, CLEARED, AND THAT IT CAN CAUSE AN INTERRUPT.

# TEST 44:

THIS TEST WILL CHECK THAT THE SIGNALS ADAL 15:9, ADAL 7:3, ADAL 1:0, HDAL 15:0, FDAL7 H - FDAL0 H, VDAL7 H, VDAL2 H - VDAL0 H, GDAL15 H, GDAL2 H - GDAL0 H, AND MR15 H - MR0 H CAN ALL BE SET TO ONES. THEN A BRESET INSTRUCTION IS ISSUED AND THESE SIGNALS ARE TESTED TO THEN BE ZEROS. THEN THE PAUSE STATE WORKING FLIP-FLOP AND THE SINGLE STEP BREAK FLIP-FLOP ARE SET TO ONES AND AGAIN A BRESET INSTRUCTION IS ISSUED AND THESE FLIP-FLOPS ARE TESTED TO THEN BE ZEROS.

# TEST 45:

THIS TEST WILL CHECK THAT THE T-11 CAN BE POWERED-UP TO ALL ITS STARTING ADDRESSES AND THAT IT CAN RUN WITH DIFFERENT MODES SELECTED. THE PROGRAM WILL USE THE PAUSE STATE MACHINE TO CHECK THAT THE T-11 POWERED-UP TO THE STARTING ADDRESS SELECTED BY THE MODE REGISTER. THE PROGRAM WILL SELECT THE FOLLOWING T-11 MODES; 16 BIT STATIC, 16 BIT DYNAMIC 4K/16K, 16 BIT DYNAMIC 64K, 8 BIT STATIC, 8 BIT DYNAMIC 4K/16K AND 8 BIT DYNAMIC 64K. FOR EACH MODE SELECTED, THE PROGRAM WILL CHECK THAT THE T-11 CAN BE POWERED-UP AT EACH OF ITS STARTING ADDRESSES. THE PROGRAM WILL SELECT THE CLOCK ON THE TARGET EMULATOR MODULE TO PROVIDE THE TIMING TO THE T-11 CHIP. THE TEST WILL ALSO CHECK THAT THE NEW FORCE JUMP ADDRESS REGISTER CAN BE LOADED AND THAT ITS CONTENTS CAN BE LOADED INTO THE OLD FORCE JUMP ADDRESS REGISTER.

```
1360
1361
1362
                                               .TITLE PROGRAM HEADER AND TABLES
                                               .SBTTL
                                                        PROGRAM HEADER
1363
1364
1365
1366
1367
1368
                                                         .ENABL
                                                                   ABS
                                                         . ENABL
                                                                   AMA
                                                         .DSABL
                                                                   GBL
                                                                             2000
                 002000
                                                                   =
1369
1370
1371
1372
1373
                                                         BGNMOD
       002000
                                               : THE PROGRAM HEADER IS THE INTERFACE BETWEEN
                                               : THE DIAGNOSTIC PROGRAM AND THE SUPERVISOR.
1374
1375
1376
1377
                                                         POINTER BGNSETUP
       002000
1378
1379
1380
1381
1382
1383
       002000
                                                         HEADER CVCDC, A.O. 60., O. PRIO7
                                               L$NAME ::
                                                                             :DIAGNOSTIC NAME
       002000
       002000
                                                         .ASCII /C/
                     103
       002001
002002
                     126
                                                         .ASCII /V/
                                                         .ASCII /C/
1384
       002003
                     104
                                                          .ASCII /D/
1385
                     103
       002004
                                                          .ASCII /C/
1386
1387
1388
       002005
                     000
                                                          .BYTE
                                                                   0
        002006
                     000
                                                          .BYTE
        002007
                     000
                                                          .BYTE
1389
1390
1391
        002010
                                               L$REV::
                                                                             REVISION LEVEL
       002010
                     101
                                                          .ASCII
                                                                   /A/
        002011
                                               L$DEPO::
                                                                             :0
                                                         .ASCII
1392
        002011
                     060
                                                                   101
1393
                                                                             ; NUMBER OF UNITS
        002012
                                               L$UNIT::
1394
                                                                   T$PTHV
                                                          . WORD
        002012
                 000001
                                                                             ; LONGEST TEST TIME
1395
        002014
                                               L$TIML ::
1396
1397
1398
        002014
                  000074
                                                          . WORD
                                                                   60.
       002016
002016
                                               L$HPCP::
                                                                             : POINTER TO H.W. QUES.
                                                          . WORD
                                                                   L$HARD
                 036444
1399
        002020
                                               L$SPCP::
                                                                             ; POINTER TO S.W. QUES.
1400
        002020
                                                          . WORD
                                                                   0
                  000000
1401
        002022
                                               L$HPTP::
                                                                             ;PTR. TO DEF. H.W. PTABLE
                  002260
                                                          . WORD
                                                                   L$HW
1403
                                               L$SPTP::
                                                                             :PTR. TO S.W. PTABLE
        002024
002026
1404
                                                          . WORD
                                                                   0
                  000000
1405
                                               L$LADP::
                                                                             ; DIAG. END ADDRESS
        002026
1406
                  036636
                                                          . WORD
                                                                   L$LAST
1407
                                               L$STA::
                                                                             RESERVED FOR APT STATS
1408
        002030
                                                          . WORD
                                                                   0
                  000000
       002032
002032
1409
                                               L$CO::
1410
                  000000
                                                          . WORD
       002034
002034
002036
1411
                                               L$DTYP::
                                                                             :DIAGNOSTIC TYPE
1412
                                                          . WORD
                  000000
                                               L$APT::
                                                                             : APT EXPANSION
        002036
                 000000
                                                          . WORD
```

PROGRAM HEADER AND TABLES MA	CY11 30(1046) 16-SEP-81 15:37 PAGE 28 PROGRAM HEADER
1415 002040 1416 002040 002124	L\$DTP:: ;PTR. TO DISPATCH TABLE .WORD L\$DISPATCH
1417 002042	L\$PRIO:: ;DIAGNOSTIC RUN PRIORITY
1419 002044 1420 002044 000000	L\$ENVI:: ;FLAGS DESCRIBE HOW IT WAS SETUP
1420 002044 000000 1421 002046	L\$EXP1:: ;EXPANSION WORD
1422 002046 000000 1423 002050	L\$MREV:: ;SVC REV AND EDIT #
1424 002050 003 1425 002051 003 1426 002052 1427 002052 000000	.BYTE C\$REVISION .BYTE C\$EDIT
1426 002052 1427 002052 000000	L\$EF:: ;DIAG. EVENT FLAGS
1428 002054 000000 1429 002056	.WORD 0 .WORD 0
1430 002056 000000	.WORD 0
1431 002060 1432 002060 002350	L\$DEVP:: POINTER TO DEVICE TYPE LIST
1433 002062 1434 002062 000000	L\$REPP:: ;PTR. TO REPORT CODE .WORD 0
1435 002064 1436 002064 000000	L\$EXP4:: .WORD 0
1437 002066 1438 002066 000000	L\$EXP5:: .WORD 0
1439 002070 1440 002070 000000	L\$AUT:: ;PTR. TO ADD UNIT CODE
1418 002042 000340 1419 002044 1420 002044 000000 1421 002046 1422 002046 000000 1423 002050 1424 002050 003 1425 002051 003 1426 002052 1427 002052 000000 1428 002054 000000 1430 002056 1430 002056 1431 002060 1432 002060 002350 1433 002062 1434 002062 000000 1435 002064 1436 002064 000000 1437 002066 1438 002066 000000 1439 002070 1440 002070 000000 1441 002072 1442 002072 1443 002074 1444 002074 1445 002076	L\$DUT:: ;PTR. TO DROP UNIT CODE
1443 002074	L\$LUN:: ;LUN FOR EXERCISERS TO FILL
1444 002074 000000 1445 002076	L\$DESP:: ;POINTER TO DIAG. DESCRIPTION
1446 002076 002360 1447 002100	L\$LOAD:: ;GENERATE SPECIAL AUTOLOAD EMT
1448 002100 104035 1449 002102	LSETP:: ;POINTER TO ERRTBL
1450 002102 000000 1451 002104	L\$ICP:: ;PTR. TO INIT CODE
1452 002104 010066 1453 002106	L\$CCP:: ;PTR. TO CLEAN-UP CODE
1454 002106 010300 1455 002110	L\$ACP:: ;PTR. TO AUTO CODE
1454 002106 010300 1455 002110 1456 002110 010276 1457 002112 1458 002112 010060 1459 002114	L\$PRT:: ;PTR. TO PROTECT TABLE
1458 002112 010060	.WORD L\$PROT
1460 002114 000000	L\$TEST:: ;TEST NUMBER
1461 002116 1462 002116 000000	L\$DLY:: ;DELAY COUNT
1463 002120 1464 002120 000000 1465	L\$HIME:: ;PTR. TO HIGH MEM

```
PROGRAM HEADER AND TABLES MACY11 30(1046) 16-SEP-81 15:37 PAGE 29 CVCDCA.P11 10-SEP-81 11:41 DISPATCH TABLE
    1466
                                                                            .SBITL DISPATCH TABLE
    1468
                                                                            THE DISPATCH TABLE CONTAINS THE STARTING ADDRESS OF EACH TEST.
    1469
1470
    1471
    1472
1473
   1473 002122
1474 002122
1475 002124
1476 002124
1477 002126
1478 002130
1479 002132
1480 002134
1481 002136
                                                                                           DISPATCH 45.
                               000055
                                                                                            .WORD 45
                                                                        L$DISPATCH::
                               010344 - 010352
                                                                                           . WORD
                                                                                           .WORD 12
.WORD 13
.WORD 14
.WORD 15
.WORD 16
.WORD 17
                              010436
010524
010574
                               010660
    1482
1483
1484
1485
1486
1487
               002140
002142
                               010746
                                                                                                         T8
                               011016
                                                                                            . WORD
                                                                                            . WORD
               002144
                               011062
              002146
002150
002152
002154
                               011160
                                                                                            . WORD
                                                                                                          T10
                               011250
011342
                                                                                            . WORD
                                                                                                          T11
                                                                                            . WORD
    1488
                               011416
                                                                                            . WORD
   1489 002156
1490 002160
1491 002162
                              011466
011556
011650
                                                                                            . WORD
                                                                                            . WORD
                                                                                                           T15
                                                                                            . WORD
                                                                                                           T16
              002164
002166
002170
002172
002174
002176
    1492
1493
1494
1495
                               011724
                                                                                            . WORD
                                                                                                           T17
                              011774
012072
012172
                                                                                            . WORD
                                                                                            . WORD
                                                                                            . WORD
    1496
1497
1498
1499
                                                                                            . WORD
                                                                                            . WORD
               002200
                                                                                            . WORD
               002202
                                                                                            . WORD
    1500
1501
1502
1503
              002204
002206
002210
002212
002214
002220
002222
002224
002224
002230
002232
002234
002236
                                                                                            . WORD
                                                                                            . WORD
                                                                                            . WORD
                              013662
014570
015562
                                                                                            . WORD
    1504
1505
1506
1507
1508
1509
1510
                                                                                            . WORD
                                                                                            . WORD
                                                                                            . WORD
                               016752
                               020046
020316
                                                                                            . WORD
                                                                                             . WORD
                               021604
                                                                                            . WORD
                                                                                            . WORD
    1511
1512
1513
                                                                                            . WORD
                                                                                            . WORD
                                                                                            . WORD
               002240
002242
002244
                              026132
026646
030566
    1514
1515
                                                                                            . WORD
                                                                                            . WORD
    1516
1517
                                                                                            . WORD
                               031576
                                                                                            . WORD
               002250
002252
002254
    1518
1519
                              033332
034546
035716
                                                                                            . WORD
                                                                                            . WORD
    1520
1521
                                                                                            . WORD
```

```
MACY11 30(1046) 16-SEP-81 15:37 PAGE 30
PROGRAM HEADER AND TABLES
CVCDCA.P11 10-SEP-81 11:41
                                                                 DEFAULT HARDWARE P-TABLE
                                                                 .SBTTL DEFAULT HARDWARE P-TABLE
   1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
                                                                THE DEFAULT HARDWARE P-TABLE CONTAINS DEFAULT VALUES OF THE TEST-DEVICE PARAMETERS. THE STRUCTURE OF THIS TABLE IS IDENTICAL TO THE STRUCTURE OF THE HARDWARE P-TABLES, AND IS USED AS A "TEMPLATE" FOR BUILDING THE P-TABLES.
            002256
002256
002260
002260
                                                                              BGNHW
                                                                                           DFPTBL
                                                                                          L10000-L$HW/2
                         000003
                                                                              . WORD
                                                                LSHW::
                                                                 DFPTBL::
            002260 163010
002262 000370
002264 000002
                                                                              . WORD
                                                                                           163010
                                                                                                                                  : CSR ADDRESS
                                                                              . WORD
                                                                                           370
                                                                                                                                  : VECTOR ADDRESS
                                                                              . WORD
                                                                                                                                  : DEVICE SELECTION NUMBER
  1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
            002266
                                                                              ENDHW
                                                                L10000:
                                                                 .SBITL SOFTWARE P-TABLE
                                                                 THE SOFTWARE TABLE CONTAINS VARIOUS DATA USED BY THE PROGRAM AS OPERATIONAL PARAMETERS. THESE PARAMETERS ARE
                                                                 ; SET UP AT ASSEMBLY TIME AND MAY BE VARIED BY THE OPERATOR
                                                                 : AT RUN TIME.
   1551
1552
1553
            002266
                                                                              BGNSW
                                                                                           SFPTBL
   1554
1555
1556
1557
            002266
002270
                         000000
                                                                                          L10001-L$SW/2
                                                                              . WORD
                                                                 L$SW::
            002270
                                                                 SFPTBL::
   1558
1559
            002270
                                                                              ENDSW
   1560 002270
                                                                L10001:
   1561
   1562 002270
                                                                              ENDMOD
```

6

```
F 3
                 MACY11 30(1046) 16-SEP-81 15:37 PAGE 31
GLOBAL AREAS
CVCDCA.P11
               10-SEP-81 11:41
                                             SOFTWARE P-TABLE
                                             .TITLE GLOBAL AREAS
  1563
  1564
                                             .SBTTL GLOBAL EQUATES SECTION
  1565
  1566
  1567
        002270
                                                       BGNMOD
  1568
  1569
1570
1571
1572
1573
                                               THE GLOBAL EQUATES SECTION CONTAINS PROGRAM EQUATES THAT
                                             : ARE USED IN MORE THAN ONE TEST.
  1574
  1575
1576
1577
        002270
                                                      EQUALS
                                               BIT DIFINITIONS
  1578
1579
1580
1581
                  100000
                                             BIT15== 100000
                                             BIT14== 40000
                  040000
                  020000
                                             BIT13== 20000
  1582
1583
1584
                  010000
                                             BIT12== 10000
                  004000
                                             BIT11== 4000
                  002000
                                             BIT10== 2000
  1585
1586
1587
1588
                                             BIT09== 1000
                  001000
                                             BIT08== 400
                  000400
                  000200
                                             BIT07== 200
                                             BIT06== 100
                  000100
  1589
1590
                  000040
                                             BIT05== 40
                  000020
                                             BIT04== 20
  1591
                                             BIT03== 10
                  000010
                                             BIT02== 4
BIT01== 2
  1592
                  000004
  1593
1594
1595
                  000002
                  000001
                                             BIT00== 1
  1596
1597
                                             BIT9== BIT09
                  001000
                  000400
                                             BIT8== BIT08
                  000200
  1598
                                             BIT7== BIT07
                  000100
  1599
                                                      BIT06
                                             BIT6==
  1600
                  000040
                                             BIT5==
                                                      BIT05
  1601
                  000020
                                             BIT4== BIT04
  1602
                  000010
                                             BIT3== BIT03
  1603
                  000004
                                             BIT2==
                                                     BIT02
  1604
                  000002
                                             BIT1== BIT01
  1605
                  000001
                                             BITO== BITOO
  1606
  1607
                                               EVENT FLAG DEFINITIONS
  1608
                                                  EF32:EF17 RESERVED FOR SUPERVISOR TO PROGRAM COMMUNICATION
  1609
                                                                32.
31.
30.
29.
28.
                  000040
  1610
                                             EF.START ==
                                                                                                     ; START COMMAND WAS ISSUED
                  000037
                                             EF . RESTART ==
  1611
                                                                                                       RESTART COMMAND WAS ISSUED
                                                                                                    ; CONTINUE COMMAND WAS ISSUED
                  000036
  1612
                                             EF.CONTINUE ==
  1613
                  000035
                                             EF . NEW ==
                                                                                                     ; A NEW PASS HAS BEEN STARTED
```

SEQ 0031

: A POWER-FAIL/POWER-UP OCCURRED

PRIORITY LEVEL DEFINITIONS

EF.PWR ==

000034

1614

1615 1616

1617 1618

GLOBAL AREAS	MACY11 30(1046)	16-SEP-81 15:37 PAGE 32	
CVCDCA.P11	10-SEP-81 11:41	GLOBAL EQUATES SECTION	SEO 0032
1619 1620 1621 1622 1623 1624 1625 1626 1627	000340 000300 000240 000200 000140 000100 000040	PRIO7== 340 PRIO6== 300 PRIO5== 240 PRIO4== 200 PRIO3== 140 PRIO2== 100 PRIO1== 40 PRIO0== 0	
1628		OPERATOR FLAG BITS	
1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644	000004 000010 000020 000040 000100 000200 000400 001000 002000 004000 010000 020000 040000 040000	EVL ==	
1646 1647		CONTROL REGISTER 0 (GDAL BITS 15:0)	
1648 1649 1650 1651	100000	GDAL15==BIT15	:BIT15=1 READ DEVICE TYPE IN 15:8 :TE DEVICE TYPE EQUALS 0000
1652 1653			:BIT15=0 READ DEVICE NUMBER INTO :BITS 11:8
1654 1655 1656 1657 1658	040000 020000 010000	GDAL14==BIT14 GDAL13==BIT13 GDAL12==BIT12	ALWAYS A O ON READ ALWAYS A O ON READ ALWAYS A O ON READ
1659 1660 1661 1662	004000 002000 001000 000400	GDAL11==BIT11 GDAL10==BIT10 GDAL9== BIT9 GDAL8== BIT8	;BITS 11-8 ARE USED TO SELECT THE ;DEVICE NUMBER TO ASSERT THE SIGNAL ;DEVE L. WHEN SELECTING TE THESE BITS ;MUST = THE SETTING OF DEV 3 - DEV 0
1663 1664 1665 1666 1667 1668 1669 1670	000200 000100 000040 000020 000010 000004 000002 000001	GDAL7== BIT7 GDAL6== BIT6 GDAL5== BIT5 GDAL4== BIT4 GDAL3== BIT3 GDAL2== BIT2 GDAL1== BIT1 GDAL0== BIT0	;SINGLE STEP BREAK INDICATOR (READ ONLY) ;TIMEOUT BREAK INDICATOR (READ ONLY) ;MEMORY SIM BREAK INDICATOR (READ ONLY) ;STATE ANALYZER BREAK INDICATOR (READ ONLY) ;ENABLE INTERRUPTS WHEN = TO 1 ;POINTER FOR EXTENDED REG SELECT ;POINTER FOR EXTENDED REG SELECT ;POINTER FOR EXTENDED REG SELECT
1672 1673 1674	000200 000100	SSBRK== GDAL7 TOBRK== GDAL6	:SINGLE STEP BREAK INDICATOR (READ ONLY) :TIMEOUT BREAK INDICATOR (READ ONLY)

		1/ 050 01 15 77 0465 77	H 3	
GLOBAL AREAS CVCDCA.P11	MACY11 30(1046) 10-SEP-81 11:41	16-SEP-81 15:37 PAGE 33 GLOBAL EQUATES SECTION		SEQ 0033
1675 1676 1677	000040 000020	MSBRK== GDAL5 EDBRK== GDAL4		:MEMORY SIM BREAK INDICATOR (READ ONLY) :STATE ANALYZER BREAK INDICATOR (READ ONLY)
1678 1679 1680		CONTROL REGISTER 2 (ADAL	BITS 15:0)	
1681 1682 1683 1684	100000 040000	ADAL 15 == BIT15 ADAL 14 == BIT14		;SELECT COLUMN AI FOR STATE ANALYZER ;1 - SELECT ROW/COLUMN FOR AI TO STATE ANALYZER ;0 - SELECT SERVICE FOR AI TO STATE ANALYZER
1685 1686 1687 1688 1689 1690 1691 1692 1693	020000 010000 004000 002000 001000 000400 000200 000100 000040	ADAL 13 == BIT 13 ADAL 12 == BIT 12 ADAL 11 == BIT 11 ADAL 10 == BIT 10 ADAL 9 == BIT 9 ADAL 8 == BIT 8 ADAL 7 == BIT 7 ADAL 6 == BIT 6 ADAL 5 == BIT 5		; ENABLE SERVICE FOR EMULATOR ; ENABLE MODE FROM EMULATOR ; DISABLE SERVICE TO THE TARGET ; MASTER SWITCH ; ENABLE STATE ANALYZER CLOCKS (1) ; ENABLE TIMEOUT BREAK ; ENABLE REFRESH TO STATE ANALYZER :1 - ENABLE SINGLE STEP BREAK
1694 1695	000020	ADAL4== BIT4		:0 - DISABLE SINGLE STEP BREAK :1 - PAUSE STATE MACHINE (RUN MODE)
1696 1697 1698 1699 1700	000010 000004 000002 000001	ADAL3== BIT3 ADAL2== BIT2 ADAL1== BIT1 ADAL0== BIT0		;0 - PAUSE STATE MACHINE (PAUSE MODE) ;POWER-UP FROM TARGET (1) ;POWER-UP FROM T-11 ;ENABLE INTERNAL CLOCK (1) ;RESETS BREAK LOGIC (1)
1702 1703 1704		CONTROL REGISTER 4 (VDAL	BITS 15:0)	
1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728	100000 040000 020000 010000 004000 002000 001000 000400 000200 000100 000040 000020 000010 000004 000002	VDAL 15 == BIT 15 VDAL 14 == BIT 14 VDAL 13 == BIT 12 VDAL 12 == BIT 11 VDAL 10 == BIT 10 VDAL 9 == BIT 9 VDAL 8 == BIT 8 VDAL 7 == BIT 7 VDAL 6 == BIT 6 VDAL 5 == BIT 5 VDAL 4 == BIT 4 VDAL 3 == BIT 3 VDAL 2 == BIT 2 VDAL 1 == BIT 1 VDAL 0 == BIT 0 CONTROL REGISTER 6 (HDAL	BITS 15:0)	;TDFI H - TAKE NEW FORCE JUMP ADDRESS (READ ONLY) ;EP8N H - 8 BIT ADDRESS HB F/F (READ ONLY) ;EP8G H - 8 BIT ADDRESS LB F/F (READ ONLY) ;EP8F H - 8 BIT INSTR HB F/F (READ ONLY) ;EPFN H - 16 BIT ADDRESS F/F (READ ONLY) ;EPSF H - PAUSE STATE SYNC F/F (READ ONLY) ;PSMW H - PAUSE STATE WORKING F/F (READ ONLY) ;PSMW H - GET NEW ADDRESS F/F (READ ONLY) ;DIAGNOSTIC FETCT H (R/W) ;MSDI H - LOGIC LEVEL MSDI H (READ ONLY) ;BTS1 H - LOGIC LEVEL BTS1 H (READ ONLY) ;EDEOC H - LOGIC LEVEL EDEOC H (READ ONLY) ;READ H - LOGIC LEVEL READ H (READ ONLY) ;CLOCK TAI, TDAL, O PAUSE STATE MACHINE (R/W) ;SPARE ;ENABLE TAI AND TDAL READBACK FROM POD (R/W)
1726 1727	100000	HDAL15==BIT15		;1/0 - PULSE SIGNAL XPI L
1728 1729 1730	040000 020000 010000	HDAL 14 == BIT14 HDAL 13 == BIT13 HDAL 12 == BIT12		:1/0 - PULSE SIGNAL EIDAL17 H :1/0 - PULSE SIGNAL XCAS H :1/0 - PULSE SIGNAL XRAS H

	_
	7
	•

GLOBAL AREAS	MACY11 30(1046)	16-SEP-81 15:37 PAGE 34	
CVCDCA.P11	10-SEP-81 11:41	GLOBAL EQUATES SECTION	SEQ 0034
1731 1732 1733 1734 1735 1736 1737 1738 1739	004000 002000 001000	HDAL11==BIT11 HDAL10==BIT10 HDAL9== BIT9	:1/0 - PULSE SIGNAL EIDAL16 H :SPARE :1 - ENABLE DIAG ADDRESS TO ADDRESS BUS :0 - ENABLE EIDAL BUS TO ADDRESS BUS : WHEN ADAL10 H IS SET TO A ONE AND
1737 1738 1739 1740 1741 1742 1743 1744 1745	000400 000200 000100 000040 000020 000010 000004	HDAL8== BIT8 HDAL7== BIT7 HDAL6== BIT6 HDAL5== BIT5 HDAL4== BIT4 HDAL3== BIT3 HDAL2== BIT2	DISABLE DIAG ADDRESS FROM ADDRESS BUS  1/0 - PULSE CREADY H  1/0 - PULSE PBCLR H  1/0 - PULSE PSEL1 H  1/0 - PULSE PSEL0 H  1/0 - PULSE PR/WHB L  1/0 - PULSE PR/WLB L  1 - ENABLES DIAG CONTROL OF T-11 TIMING  AND CONTROL SIGNALS  10 - ENABLES T-11 TO GENERATE SIGNALS
1746 1747 1748	000002 000001	HDAL1== BIT1 HDAL0== BIT0	SPARE :1/0 - PULSE MSDI H
1749 1750 1751 1752 1753 1754		CONTROL REGISTER 6 (MODE REG B	ITS MR 15:0)
1753 1754 1755 1756 1757 1758	100000 040000 020000 010000 004000	MR15== BIT15 MR14== BIT14 MR13== BIT13 MR12== BIT12 MR11== BIT11	1 - 8 BIT ADDRESS SELECTION
1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771	002000 001000 000400 000200 000100 000040 000020 000010 000004 000002	MR10== BIT10 MR9== BIT9 MR8== BIT8 MR7== BIT7 MR6== BIT6 MR5== BIT5 MR4== BIT4 MR3== BIT3 MR2== BIT2 MR1== BIT1 MR0== BIT0	0 - 16 BIT ADDRESS SELECTION
1//5		CONTROL REGISTER 6 (FDAL BITS	7:0)
1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785	000200 000100 000040 000020 000010 000004 000002 000001	FDAL7== BIT7 FDAL6== BIT6 FDAL5== BIT5 FDAL4== BIT4 FDAL3== BIT3 FDAL2== BIT2 FDAL1== BIT1 FDAL0== BIT0	:INTERRUPT VECTOR :INTERRUPT VECTOR :INTERRUPT VECTOR :INTERRUPT VECTOR :INTERRUPT VECTOR :INTERRUPT VECTOR :SPARE :1 - ENABLES EOAI 7:0 BUS TO BE READ :0 - ENABLES CTL 7:0 REG TO BE READ
1785 1786		CONTROL REGISTER 6 (DIAG. ADDR	BITS 15:0)

GLOBAL AREAS CVCDCA.P11	MACY11 30(1046) 10-SEP-81 11:41	16-SEP-81 15:37 PAGE 35 GLOBAL EQUATES SECTION	J	3	
1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805	100000 040000 020000 010000 004000 001000 001000 000400 000200 000100 000040 000020 000010 000004 000002	ADDR15==BIT15 ADDR14==BIT14 ADDR13==BIT13 ADDR12==BIT12 ADDR11==BIT11 ADDR10==BIT10 ADDR9== BIT9 ADDR8== BIT8 ADDR7== BIT7 ADDR6== BIT6 ADDR5== BIT5 ADDR4== BIT4 ADDR3== BIT3 ADDR2== BIT2 ADDR1== BIT1 ADDR0== BIT1			

SEU 0036

GLOBAL CVCDCA.	AREAS P11 1	MACY11 30(1046) 0-SEP-81 11:41	16-SEP-	-81 15:37 GLOBAL DATA	PAGE A SECT	36 10N	к 3	
1806				.SBTTL GL	OBAL D	ATA SEC	TION	
1807 1808 1809 1810 1811 1812 1813				: THE GLOBA	AL DAT	A SECTIONE TEST	ON CONTAINS D	ATA THAT ARE USED
1813 1814 1815 1816 1817 1818 1819 1820 1821 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836	002270 002270 002270 002272 002274 002276	000000 000000 000000 000000		L\$ERRTBL:: ERRTYP:: ERRNBR:: ERRMSG:: ERRBLK::	RTBL	.WORD .WORD .WORD	0 0 0 0	
1821 1822 1823 1824				GLOBAL DA	TA FOR	TARGET	EMULATOR	
1825 1826 1827 1828	002300 002302 002304 002306	163010 163012 163014 163016		REG2:: .W	ORD ORD ORD ORD	163010 163012 163014 163016		CONTROL REGISTER 0 CONTROL REGISTER 2 CONTROL REGISTER 4 CONTROL REGISTER 6
1839 1830 1831 1832 1833	002310 002312 002314 002316	000000 000000 000000 000000		IDDEV:: .W TEVECT::.W 'UNITNB::.W IDTYPE::.W	ORD	0 0 0 0		:TARGET EMULATOR DEVICE # (11:8) :TARGET EMULATOR VECTOR ADDRESS :TARGET EMULATOR DEVICE TYPE (15-8)
1837 1838	002320 002322 002324 002326	000000 000000 000000 000000		ROLOAD::.W ROGOOD::.W ROMASK::.W ROBAD::.W	ORD	0 0 0 0		; WORD LOADED INTO REGISTER 0 ; EXPECTED REG 0 ; BITS TO BE IGNORED ON COMPARE ; DATA READ MASKED WITH ROMASK
1839 1840 1841 1842	002330 002332	000000		R2LOAD::.W R2READ::.W		0		:WORD LOADED INTO REGISTER 2 :ACTUAL REG 2 READ
1843 1844 1845	002334 002336 002340	000000 000000 000000		R4LOAD::.W R4GOOD::.W R4BAD::.W	ORD	0		; WORD LOADED INTO REGISTER 4 : EXPECTED DATA FROM REGISTER 4 ; DATA READ FROM REGISTER 4
1846 1847 1848 1849	002342 002344 002346	000000 000000 000000		R6LOAD::.W R6READ::.W R6MASK::.W	ORD	0		:WORD LOADED INTO REGISTER 6 :ACTUAL REGISTER 6 READ :BITS TO BE IGNORED

GLOBAL CVCDCA.	AREAS P11 1	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15:37 PAGE 37 GLOBAL TEXT SECTION
1850					.SBTTL GLOBAL TEXT SECTION
1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878					THE GLOBAL TEXT SECTION CONTAINS FORMAT STATEMENTS, MESSAGES, AND ASCII INFORMATION THAT ARE USED IN MORE THAN ONE TEST.
1858 1859					: NAMES OF DEVICES SUPPORTED BY PROGRAM
1860 1861	002350				DEVIYP (CDS-11)
1863	002350	042103	026523	030461	L\$DVTYP:: .ASCIZ /CDS-11/
1865	002356	000			.EVEN
1867					: TEST DESCRIPTION
1869 1870	002360				DESCRIPT <target diag.="" emulator=""></target>
1871 1872	002360 002360	040524	043522	052105	L\$DESC:: .ASCIZ /TARGET EMULATOR DIAG./
1873 1874	002366	042440 047524	043522 052515 020122	040514	
1875 1876	002402	043501	000056		.EVEN
1877 1878					
1879 1880 1881					ASCII MESSAGES USED BY ERROR CALLS
1882 1883					CONTROL REGISTER O ERROR MESSAGES
1884 1885	002406	042107	046101	030440	GDALRG::.ASCIZ /GDAL 15:0 REG ERROR/
1886	002414	035065	020060 051105	042522 047522	
1889 1890 1891 1892	002422 002430 002432 002440 002446 002454	020107 000122 047125 052103 052116 052120 051125 106	054105 042105 051105 047440	042520 044440 052522 041503	UNEXIN::.ASCIZ /UNEXPECTED INTERRUPT OCCURED/
1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900	002462 002467 002474 002502 002510	051125 106 020104 052116 052120	042105 044501 047524 051105 000	000 042514 044440 052522	NOINT:: .ASCIZ /FAILED TO INTERRUPT/
1898 1899				3	CONTROL REGISTER 2 ERROR MESSAGES
1900 1901 1902 1903 1904 1905	002513 002520 002526 002534	101 032461 043505 051117	040504 030072 042440 000	020114 051040 051122	ADALRG::.ASCIZ /ADAL 15:0 REG ERROR/

GLOBAL CVCDCA.	AREAS P11 1	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15:37 PAGE GLOBAL TEXT SEC	
1906					CONTROL REGIST	ER 4 ERROR MESSAGES
1907 1908 1909 1910 1911 1912 1913 1914 1915	002537 002544 002552 002560 002566 002574 002602	126 035067 050040 051440 046440 042516 051117	040504 020060 052501 040524 041501 042440 000	020114 051117 042523 042524 044510 051122	VDALRG::.ASCIZ	/VDAL 7:0 OR PAUSE STATE MACHINE ERROR/
1916 1917					CONTROL REGIST	ER 6 ERROR MESSAGES
1918 1919 1920 1921 1922 1923	002605 002612 002620	110 032461 043505	040504 030072 042440	020114 051040 051122	HDALRG::.ASCIZ	/HDAL 15:0 REG ERROR/
1922 1923 1924 1925	002626 002631 002636 002644	051117 115 030072 042440	000 020122 051040 051122	032461 043505 051117	MODREG::.ASCIZ	/MR 15:0 REG ERROR/
1926 1927 1928	002652 002653 002660 002665	000 106 035067 020107	040504 020060 051105	020114 042522 047522	FDALRG::.ASCIZ	/FDAL 7:0 REG ERROR/
1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936	002674 002676 002704 002712 002720 002726	000122 047505 030072 042106 030072 042440	044501 047440 046101 051040 051122	033440 020122 033440 043505 051117	EOAIFD::.ASCIZ	/EOAI 7:0 OR FDAL 7:0 REG ERROR/
1936 1937 1938 1939 1940	002734 002735 002742 002750 002756	000 104 042101 035065 020107	040511 051104 020060 051105	020107 030440 042522 047522	ADDRRG::.ASCIZ	/DIAG ADDR 15:0 REG ERROR/
1941 1942 1943	002764 002766 002774 003002 003010 003016 003024 003032	000122 047506 052512 042104 051040 041501 020107	041522 050115 042522 040505 020113 051105	020105 040440 051523 041104 042522 047522	FJADRG::.ASCIZ	/FORCE JUMP ADDRESS READBACK REG ERROR/
1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959	003042	047506 052512 042104 051040 041501 020107 000122 047111 042522 042440 041040 040505 020113 000122 047515 043505 047505	052123 020107 042117 051525 041104 051105	020122 047524 046101 051040 041501 047522	IEODAL::.ASCIZ	/INSTR REG TO EODAL BUS READBACK ERROR/
1955 1956 1957 1958 1959 1960 1961	003064 003072 003100 003102 003110 003116 003124 003132 003140 003146	047515 043505 047505 052502 042101 042440 000	042504 052040 040504 020123 040502 051122	051040 020117 020114 042522 045503 051117	MEODAL::.ASCIZ	/MODE REG TO EODAL BUS READBACK ERROR/

		N 3
GLOBAL AREAS MACY11 30(1046)	GLOBAL TEXT SEC	39
1962 003147 106 051117 1963 003154 045040 046525 1964 003162 042101 051104 1965 003170 020123 042522 1966 003176 047524 042440 1967 003204 046101 041040 1968 003212 051040 040505 1969 003220 041501 020113 1970 003226 047522 000122 1971 003232 052103 020114 1972 003240 020060 051117 1973 003246 040504 020114 1974 003254 020060 042522 1975 003262 05.105 047522 1976 003270 047515 042504 1977 003276 043505 052040 1978 003304 044505 040504 1979 003312 052502 020123	042503 FEODAL::.ASCIZ 020120 051505 020107 042117 051525 041104 051105	/FORCE JUMP ADDRESS REG TO EODAL BUS READBACK ERROR/
1971 003232 052103 020114 1972 003240 020060 051117 1973 003246 040504 020114 1974 003254 020060 042522 1975 003262 05.105 047522 1976 003270 047515 042504 1977 003276 043505 052040 1978 003304 044505 040504	035067 CTLFDL::.ASCIZ 043040 035067 020107 000122 051040 MEIDAL::.ASCIZ	CTL 7:0 OR FDAL 7:0 REG ERROR/
1964 003162 042101 051104 1965 003170 020123 042522 1966 003176 047524 042440 1967 003204 046101 041040 1968 003212 051040 040505 1969 003220 041501 020113 1970 003226 047522 000122 1971 003232 052103 020114 1972 003240 020060 051117 1973 003246 040504 020114 1974 003254 020060 042522 1975 003262 05.105 047522 1976 003270 047515 042504 1977 003276 043505 052040 1978 003304 044505 040504 1979 003312 052502 020123 1980 003320 042101 040502 1981 003326 042440 051122 1982 003334 000 1983 003335 115 042117 1984 003342 042522 020107 1985 003350 052040 051101 1986 003356 020124 047515 1987 003364 051040 043505 1988 003372 051122 051117 1989 003377 115 042117 1990 003404 042522 020107 1991 003412 040440 042104	051040 MEIDAL::.ASCIZ 020117 020114 042522 045503 051117	/MODE REG TO EIDAL BUS READBACK ERROR/
1983 003335 115 042117 1984 003342 042522 020107 1985 003350 052040 051101 1986 003356 020124 047515 1987 003364 051040 043505 1988 003372 051122 051117 1989 003377 115 042117 1990 003404 042522 020107 1991 003412 040440 042104 1992 003420 051523 041040	047524 042507 042504 042440 000	/MODE REG TO TARGET MODE REG ERROR/
1990 003404 042522 020107 1991 003412 040440 042104 1992 003420 051523 041040 1993 003426 051040 040505	020105 MADDRS::.ASCIZ 047524 042522 051525 041104 051105	/MODE REG TO ADDRESS BUS READBACK ERROR/
1996 003446 046117 020104 1997 003454 020101 047524 1998 003462 042111 046101 1999 003470 051525 042440 2000 003476 051117 000	045106 FJAEID::.ASCIZ 042440 041040 051122	/OLD FJA TO EIDAL BUS ERROR/
2001 003501 117 042114 2002 003506 040512 052040 2003 003514 042101 051104 2004 003522 020123 052502 2005 003530 051105 047522	043040 FJAADR::.ASCIZ 020117 051505 020123 000122	/OLD FJA TO ADDRESS BUS ERROR/  /OLD FJA TO TDAL LATCH TO EIDAL BUS ERROR/
1994 003434 041501 020113 1995 003442 047522 000122 1996 003446 046117 020104 1997 003454 020101 047524 1998 003462 042111 046101 1999 003470 051525 042440 2000 003476 051117 000 2001 003501 117 042114 2002 003506 040512 052040 2003 003514 042101 051104 2004 003522 020123 052502 2005 003530 051105 047522 2006 003536 046117 020104 2007 003544 020101 047524 2008 003552 040504 020114 2009 003566 042440 042111 2011 003574 041040 051525 2012 003602 051122 051117 2013 003607 124 040504 2016 003630 046101 052040 2016 003630 046101 052040 2017 003636 040504 040524	045106 FJATDL::.ASCIZ 052040 040514 047524 046101 042440 000	
2013 003607 124 040504 2014 003614 040514 041524 2015 003622 047524 042440	000 020114 TDLEOD::.ASCIZ 020110 042111 020117	/TDAL LATCH TO EIDAL TO DATA TO EODAL BUS ERROR/
2016 003630 046101 052040 2017 003636 040504 040524	020117 052040	

	GLOBAL AREAS MACY11 30(1046)	16-SEP-81 15:37 PAGE 40 GLOBAL TEXT SECTION
-		
	2018 003644 020117 047505 2019 003652 020114 052502 2020 003660 051105 047522 2021 003666 042106 046101 2022 003674 043505 052040 2023 003702 047505 040504 2024 003710 052502 020123 2025 003716 047522 000122 2026 003722 042106 046101 2027 003730 043505 052040 2028 003736 047505 040504	040504 020123 000122 051040 FDALEO::.ASCIZ /FDAL REG TO EODAL BUS ERROR/ 020117 020114 051105
	2025 003716 047522 000122 2026 003722 042106 046101 2027 003730 043505 052040 2028 003736 047505 040504 2029 003744 052502 020123 2030 003752 042440 042111 2031 003760 041040 051525 2032 003766 051122 051117 2033 003773 120 052501	051040 FDALEI::.ASCIZ /FDAL REG TO EODAL BUS TO EIDAL BUS ERROR/ 020117 020114 047524 046101 042440
	2018 003644 020117 047505 2019 003652 020114 052502 2020 003660 051105 047522 2021 003666 042106 046101 2022 003674 043505 052040 2023 003702 047505 040504 2024 003710 052502 020123 2025 003716 047522 000122 2026 003722 042106 046101 2027 003730 043505 052040 2028 003736 047505 040504 2029 003744 052502 020123 2030 003752 042440 042111 2031 003760 041040 051525 2032 003766 051122 051117 2033 003773 120 052501 2034 004000 051440 040524 2035 004006 047040 052117 2036 004014 052116 051105 2037 004022 053440 042510 2038 004030 026524 030461 2039 004036 044510 020120 2040 004044 050040 053517 2041 004052 042105 052455 2042 004060 047506 041522 2043 004066 052512 050115 2044 004074 042104 042522	000 042523 NOPSM:: .ASCIZ /PAUSE STATE NOT ENTERED WHEN T-11 CHIP IS POWERED-UP/ 042524 042440 042105 020116 041440 051511 051105
	2045 004102 047040 052117 2046 004110 042440 050130 2047 004116 042524 020104 2048 004124 030461 051440 2049 004132 052122 051055	000120 020105 FJSTAD::.ASCIZ /FORCE JUMP ADDRESS NOT = EXPECTED T-11 START-RESTART ADDRESS/ 040440 051523 036440 041505 026524 040524 051505 040440 051523
	2052 004154 000 2053 004156 2054	.EVEN
	2055 2056 2057	FORMAT STATEMENTS USED IN PRINT CALLS
	2058 2059 004156 040445 047503 2060 004164 047522 020114 2061 004172 020107 020060	052116 EMSGRO::.ASCIZ /%ACONTROL REG 0 ERROR%N/ 042522 051105 000116 052116 EMSGR2::.ASCIZ /%ACONTROL REG 2 ERROR%N/
_	2059 004156 040445 047503 2060 004164 047522 020114 2061 004172 020107 020060 2062 004200 047522 022522 2063 004206 040445 047503 2064 004214 047522 020114 2065 004222 020107 020062 2066 004230 047522 022522 2067 004236 040445 047503 2068 004244 047522 020114 2069 004252 020107 020064 2070 004260 047522 022522 2071 004266 040445 047503 2072 004274 047522 020114	000116 052116 EMSGR2::.ASCIZ /%ACONTROL REG 2 ERROR%N/ 042522 051105
-	2066 004230 047522 022522 2067 004236 040445 047503 2068 004244 047522 020114 2069 004252 020107 020064	000116 052116 EMSGR4::.ASCIZ /%ACONTROL REG 4 ERROR%N/ 042522 051105
-	2050 004140 040524 052122 2051 004146 042104 042522 2052 004154 000 2053 004156 2055 2056 2057 2058 2060 004164 047522 020114 2061 004172 020107 020060 2062 004200 047522 022522 2063 004206 040445 047503 2064 004214 047522 020114 2065 004222 020107 020062 2066 004230 047522 022522 2067 004236 040445 047503 2068 004244 047522 020114 2069 004252 020107 020064 2070 004260 047522 020114 2069 004252 020107 020064 2070 004266 040445 047503 2072 004274 047522 020114 2073 004302 020107 020066	042522 051105 000116 052116 EMSGR4::.ASCIZ /%ACONTROL REG 4 ERROR%N/ 042522 051105 000116 052116 EMSGR6::.ASCIZ /%ACONTROL REG 6 ERROR%N/ 042522 051105
1		

							4			
GLOBAL CVCDCA.	AREAS P11 1	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:37 PAGE GLOBAL TEXT SEC					
2074	004310	047522 040445 036440	022522 042522 000040	000116 030107	REGOEQ::.ASCIZ	/%AREGO = /				
2077	004324	040445	042522	031107	REG2EQ::.ASCI7	/%AREG2 = /		1		
2079	004336 004342 004350 004354	036440 040445 036440 040445	042522 000040 042522 000040 042522 000040 047514	032107	REG4EQ::.ASCIZ	/%AREG4 = /				
2081	004354	040445	042522	033107	REG6EQ::.ASCIZ	/%AREG6 = /		. 70.1		
2083 2084 2085 2086 2087 2088	004362 004366 004374 004402 004410 004416	036440 040445 020072 030523 042117 022466 040502	040445 020072 030523 035104	042101 022466 047507 047445 040445 022440	FRMTRO::.ASCIZ	/%ALOAD: %06	2S1%AGOOD: %06%	S1%ABAD: %	06 <b>%N</b> /	
2089 2090 2091 2092 2093	004432 004437 004444 004452 004460	033117 045 035104 051445 040505 033117	047045 046101 022440 022461 035104	060 040517 033117 051101 022440	FRMTR2::.ASCIZ	/%ALOAD: %06	231%AREAD: 206%	SN/		
2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104	004466 004473 004500 004506 004514 004522 004530 004536 004544	045 020105 051105 042101 044523 047117 051040 047045	047045 052101 052517 047522 051104 043516 051124 043505	000 046511 020124 020122 051505 041440 046117 030040	MSGTMO::.ASCIZ	/%ATIME OUT	ERROR ADDRESS	NG CONTROL	REG 0%N/	,
2105	004547 004554 004562 004570 004576 004604 004612	045 020105 051105 042101 044523 047117 051040 047045	052101 052517 047522 051104 043516 051124 043505	046511 020124 020122 051505 041440 046117 031040	MSGTM2::.ASCIZ	/%ATIME OUT	ERROR ADDRESSI	NG CONTROL	REG 2%N/	,
2111 2112 2113 2114 2115 2116 2117	004620 004623 004630 004636 004644 004652 004660 004666	045 020105 051105 042101 044523 047117 051040	000 052101 052517 047522 051104 043516 051124 043505 000 052101 052517 047522 051104 043516 051124 043505 000 052101 052517 047522 051104	046511 020124 020122 051505 041440 046117 032040	MSGTM4::.ASCIZ	/%ATIME OUT	ERROR ADDRESSI	NG CONTROL	REG 4%N/	,
2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2120 2121 2122 2123 2124 2125 2126 2127 2128	004674 004677 004704 004712 004720 004726 004734 004742 004750	045 020105 051105 042101 044523 047117 051040	052101 052517 047522 051104 043516 051124 043505 000	046511 020124 020122 051505	MSGTM6::.ASCIZ	/%ATIME OUT	ERROR ADDRESSI	NG CONTROL	REG 6%N/	,
2127	0041.50	047045 004754	000		.EVEN					

```
CVCDCA.P11
               10-SEP-81 11:41
                                             GLOBAL ERROR REPORT SECTION
  218§
2186
                                                       PRINTB #MSGTMO
         005050
                  012746
                                                                #MSGTMQ, - (SP)
         005050
                           004473
                                                       MOV
  2187
         005054
                                                                #1,-(SP)
SP,R0
                           000001
                                                       MOV
  2188
2189
2190
2191
2192
2193
2194
         005060
                  010600
                                                       MOV
                  104414 062706
         005062
                                                       TRAP
                                                                C$PNTB
         005064
                           000004
                                                                #4.SP
                                                       ADD
         005070
                                                       ENDMSG
         005070
                                             L10007:
         005070
                 104423
                                                       TRAP
                                                                C$MSG
  2195
         005072
                                                       BGNMSG
                                                                R2TM
  2196
2197
2198
2199
         005072
                                             R2TM::
         005072
                                                                #MSGTM2
#MSGTM2,-(SP)
                                                       PRINTB
         005072
                  012746
                           004547
                                                       MOV
                                                                #1,-(SP)
SP,R0
                           000001
         005076
                                                       MOV
  005102
                  010600
                                                       MOV
                                                                C$PNTB
         005104
                  104414
                                                       TRAP
                  062706
         005106
                           000004
                                                                #4.SP
                                                       ADD
         005112
                                                       ENDMSG
         005112
                                             L10010:
                 104423
         005112
                                                       TRAP
                                                                C$MSG
         005114
                                                       BGNMSG
                                                                R4TM
         005114
                                             R4TM::
         005114
                                                       PRINTB
                                                                #MSGTM4
                  012746
                                                                #MSGTM4,-(SP)
         005114
                           004623
                                                       MOV
         005120
                                                                #1,-(SP)
                                                       MOV
         005124
                  010600
                                                                SP.RO
                                                       MOV
         005126
                                                       TRAP
                                                                C$PNTB
                  104414
         005130
                  062706
                           000004
                                                       ADD
                                                                #4.SP
         005134
                                                       ENDMSG
         005134
                                             L10011:
         005134
                  104423
                                                       TRAP
                                                                C$MSG
         005136
005136
                                                       BGNMSG
                                                                R6TM
                                             R6TM::
         005136
                                                       PRINTB
                                                                #MSGTM6
         005136
                  012746
                           004677
                                                       MOV
                                                                #MSGTM6, - (SP)
                                                                #1,-(SP)
SP,R0
C$PNTB
                  012746
         005142
                           000001
                                                       MOV
         005146
                  010600
                                                       MOV
         005150
005152
                  104414
                                                       TRAP
                  062706
                           000004
                                                       ADD
                                                                #4.SP
         005156
                                                       ENDMSG
         005156
                                             L10012:
         005156 104423
                                                       TRAP
                                                                C$MSG
                                             ROUTINE TO PRINT WHAT CONTROL REGISTER DETECTED THE ERROR.
         005160
                                              PRNTBS::PRINTB
                                                                (R5) +
                  012546
         005160
                                                       MOV
                                                                (R5) + - (SP)
         005162
                           000001
                                                                #1,-(SP)
                                                       MOV
         005166
                  010600
                                                                SP,RO
                                                       MOV
         005170
                  104414
                                                                C$PNTB
                                                       TRAP
                  062706
000205
         005172
                                                                #4.SP
                            000004
                                                       ADD
         005176
                                                       RIS
```

MACY11 30(1046) 16-SEP-81 15:37 PAGE 43

GLOBAL AREAS

```
MACY11 30(1046) 16-SEP-81 15:37 PAGE 44
GLOBAL AREAS
                                                  GLOBAL ERROR REPORT SECTION
CVCDCA.P11
                 10-SEP-81 11:41
                                                  : ROUTINE TO PRINT CONTROL REGISTER O AND 6 ERROR INFORMATION
  005200
005204
005210
                    004737
                             005230
                                                                      PC.PRNTRO
                                                  PROGR:: JSR
                    004737
                              005436
                                                                      PC PRNTR6
                                                            JSR
                    000207
                                                            RTS
                                                  ROUTINE TO PRINT CONTROL REGISTER 0, 2 AND 6 ERROR INFORMATION
                             005230
005306
         005212
                    004737
                                                  PRO26R::JSR
                                                                      PC, PRNTRO
                                                                                                    GO PRINT CONTROL REGISTER O INFO
         005216
005222
005226
                   004737
004737
000207
                                                                      PC, PRNTR2
                                                                                                    GO PRINT CONTROL REGISTER 2 INFO
                                                            JSR
                              005436
                                                            JSR
                                                                      PC.PRNTR6
                                                                                                    :GO PRINT CONTROL REGISTER 6 INFO
                                                            RIS
                                                  :PRINT CONTROL REGISTER O ERROR INFORMATION
         005230
                                                  PRNTRO::PRINTX
                                                                      #REGOEQ
                   012746
012746
         005230
                             004316
                                                            MOV
                                                                      #REGOEQ, -(SP)
         005234
005240
                                                                      #1,-(SP)
                             000001
                                                            MOV
                                                                      SP.RO
                    010600
                                                            MOV
                                                            TRAP
         005242
                    104415
                                                                      C$PNTX
         005244
                    062706
                             000004
                                                                      #4.SP
                                                            ADD
         005250
005250
                                                                      #FRMTRO, ROLOAD, ROGOOD, ROBAD
                                                            PRINTX
                    013746
                             002326
                                                                      ROBAD, - (SP)
                                                            MOV
                    013746
         005254
                                                                      ROGOOD, - (SP)
                                                            MOV
                              002320
         005260
                    013746
                                                                      ROLOAD, -(SP)
#FRMTRO, -(SP)
                                                            MOV
                    012746
012746
         005264
005270
                              004366
                                                            MOV
                                                                      #4,-(SP)
                              000004
                                                            MOV
  2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
          005274
                    010600
                                                                      SP,RO
                                                            MOV
         005276
005300
                    104415
                                                                      C$PNTX
                                                            TRAP
                    062706
                             000012
                                                                      #12.SP
                                                            ADD
         005304
                    000207
                                                            RTS
                                                  PRINT CONTROL REGISTER 2 ERROR INFORMATION
          005306
                                                  PRNTR2::PRINTX
                                                                      #REG2EQ
                   012746
          005306
                             004330
                                                            MOV
                                                                      #REG2EQ, -(SP)
          005312
                              000001
                                                                      #1,-(SP)
                                                            MOV
                                                                      SP.RO
CSPNTX
          005316
                    010600
                                                            MOV
         005320
005322
                    104415 062706
                                                            TRAP
                              000004
                                                                      #4,SP
                                                            ADD
                                                                      #FRMTR2, R2LOAD, R2READ
          005326
                                                            PRINTX
         005326
005332
                   013746
013746
012746
012746
  2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
                              002332
                                                                      R2READ, - (SP)
                                                            MOV
                                                                      R2LOAD, -(SP)
#FRMTR2, -(SP)
                                                            MOV
          005336
                              004437
                                                            MOV
                                                                      #3,-(SP)
          005342
                              000003
                                                            MOV
                                                                      SP.RO
         005346
005350
                    010600
                                                            MOV
                                                            TRAP
                    104415
                                                                      C$PNTX
                                                                      #10.SP
          005352
                    062706
                              000010
                                                            ADD
                    000207
                                                            RTS
                                                                      PC
                                                  ; PRINT CONTROL REGISTER 4 ERROR INFORMATION
          005360
005360
                                                  PRNTR4::PRINTX
                                                                      #REG4EQ
                    012746
                              004342
                                                                      #REG4EQ, -(SP)
                                                            MOV
          005364
                              000001
                                                            MOV
                                                                      #1,-(SP)
                    010600
                                                                      SP.RO
                                                            MOV
```

```
G 4
                    MACY11 30(1046) 16-SEP-81 15:37 PAGE 45
GLOBAL AREAS
CVCDCA.P11 10-SEP-81 11:41
                                                     GLOBAL ERROR REPORT SECTION
  2297
2298
2299
          005372
005374
                    104415 000004
                                                                TRAP
                                                                           C$PNTX
                                                                           #4, SP
                                                                ADD
          005400
                                                                PRINTX
                                                                          #FRMTRO,R4LOAD,R4GOOD,R4BAD
                    013746
013746
013746
                               002340
002336
002334
   2300
          005400
                                                                           R4BAD, -(SP)
                                                                MOV
   2301
2302
2303
                                                                           R4GOOD , - (SP)
          005404
                                                                MOV
                                                                          R4LOAD,-(SP)
#FRMTRO,-(SP)
#4,-(SP)
SP,RO
          005410
                                                                MOV
                     012746
                                004366
          005414
                                                                MOV
                               000004
  2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
          005420
                                                                MOV
          005424
                     010600
                                                                MOV
          005426
005430
005434
                    104415
                                                                TRAP
                                                                           CSPNTX
                               000012
                                                                           #12.SP
                                                                ADD
                                                                          PC
                     000207
                                                     :PRINT CONTROL REGISTER 6 ERROR INFORMATION
          005436
                                                     PRNTR6::PRINTX
                                                                          #REGSEQ
                     012746
012746
                                                                          #REG6EQ,-(SP)
#1,-(SP)
SP,R0
          005436
                               004354
                                                                MOV
          005442
                                000001
                                                                MOV
                     010600
                                                                MOV
                                                                TRAP
                                                                           C$PNTX
          005450
                     104415
                               000004
          005452
                     062706
                                                                ADD
                                                                           #4.SP
                                                                          #FRMTR2, R6LOAD, R6READ
          005456
                                                                PRINTX
                               002344
002342
004437
                     013746
          005456
                                                                MOV
                                                                           R6READ, - (SP)
                                                                           R6LOAD, -(SP)
#FRMTR2, -(SP)
          005462
                     013746
                                                                MOV
          005466
005472
                     012746
                                                                MOV
                                000003
                                                                           #3,-(SP)
                                                                MOV
          005476
                     010600
                                                                           SP.RO
                                                                MOV
  2324
2325
2326
2327
                                                                           CSPNTX
          005500
                                                                TRAP
                     104415
          005502
                     062706
                               000010
                                                                           #10.SP
                                                                ADD
          005506
                     000207
                                                                           PC
                                                                RIS
```

```
GLOBAL AREAS
                 MACY11 30(1046) 16-SEP-81 15:37 PAGE 46
                                            GLOBAL SUBROUTINES SECTION
CVCDCA.P11
               10-SEP-81 11:41
                                             .SBTTL GLOBAL SUBROUTINES SECTION
                                             : THE GLOBAL SUBROUTINES SECTION CONTAINS THE SUBROUTINES
                                             ; THAT ARE USED IN MORE THAN ONE TEST.
                                              FUNCTIONAL DESCRIPTION:
                                                  SUBROUTINE TO.... SELECT AND INITIALIZE TARGET EMULATOR
                                              INPUTS:
                                                  LOCATION IDDEV CONTAINS USER DEFINED DEVICE NUMBER IN BITS 11-8
                                                  LOCATION IDTYPE CONTAINS TARGET EMULATOR DEVICE TYPE AND GDAL BIT 15
                                             : IMPLICIT INPUTS:
                                              OUTPUTS:
                                                  ROLOAD CONTAINS USER DEFINED UNIT NUMBER IN BITS 11-8
                                                  R2LOAD CONTAINS ALL ZEROES TO INDICATE CONTROL REGISTER 2 WAS CLEARED
                                                  R4LOAD CONTAINS ALL ZEROES TO INDICATE CONTROL REGISTER 4 WAS CLEARED
                                                  R6LOAD CONTAINS ALL ZEROES TO INDICATE MODE REGISTER WAS CLEARED
                                                  ROMASK EQUALS O TO CHECK ALL CONTROL REGISTER O BITS
                                                  ROMASK EQUALS O TO CHECK ALL CONTROL REGISTER 6 BITS
                                             : IMPLICIT OUTPUTS:
  2360
  2361
2362
                                               SUBORDINATE ROUTINES USED:
                                                  LDRDRO ROUTINE TO LOAD, READ AND COMPARE REGISTER O
                                                  LDRDOR ROUTINE TO LOAD, READ AND COMPARE REGISTER O (USED FOR DEVICE TYPE)
  2363
2364
                                                  LDRDR2 ROUTINE TO LOAD, READ AND COMPARE CONTROL REGISTER 2
  2365
2366
                                                  LDRDR4 ROUTINE TO LOAD, READ AND COMPARE CONTROL REGISTER 4
                                                  LDRDR6 ROUTINE TO LOAD, READ AND COMPARE CONTROL REGISTER 6
   2367
                                              FUNCTIONAL SIDE EFFECTS:
                                                  TARGET EMULATOR SELECTED
                                                  CONTROL REGISTER 0 LOW BYTE EQUALS 0 (GDAL 7:0)
CONTROL REGISTER 2 EQUALS 0 (ADAL 15:0)
CONTROL REGISTER 4 LOW BYTE EQUALS 0 (VDAL 15:0)
CONTROL REGISTER 6 - HDAL 15:0 REGISTER EQUALS FOUR
                                                  CONTROL REGISTER 6 - MODE REGISTER 15:0 EQUALS ZERO
  2378
                                             ; CALLING SEQUENCE:
                                                  JSR PC, INITTE
```

2381

GLOBAL CVCDCA.		MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: GLOBAL	37 PAGE SUBROUTI	NES SECTION		SE
2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394				1		:NOTE:	BUS RESET INSTRUCTION IS NEEDED TO CLEAR SIG	COMMAND TO THE DIAGNOSTIC SUPERVISOR, A WILL BE ISSUED TO CLEAR ALL MODULES. THIS SNALS COMING INTO THE TARGET EMULATOR THAT DRY SIMULATOR MODULE OR STATE ANALYZER MODULE	
2390	005510	10//0/			INITTE:	:BGNSEG		ROUTINE TO INIT TE MODULE	
2392 2393 2394 2395 2396 2397 2398 2399 2400	005510 005512 005512 005516 005522 005526 005532	104404 012746 012746 012746 012746 104437 062706	000340 005630 000004 000003			TRAP SETVEC MOV MOV MOV TRAP ADD	C\$BSEG #4,#1\$,#PRIO7 #PRIO7,-(SP) #1\$,-(SP) #4,-(SP) #3,-(SP) C\$SVEC #10,SP	;SETUP VECTOR	
2400 2401 2402						;LOAD D	EVICE NUMBER INTO REGIS	STER O AND CHECK IT	
2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414	005540 005546 005554 005562 005570 005576 005604 005612 005614 005616 005620 005622	012737 013737 013737 013777 017737 043737 023737 001414 104455 000001 002406 004754	000300 002310 002320 002320 174504 002324 002322	002324 002320 002322 174510 002326 002326 002326		MOV MOV MOV MOV BIC CMP BEQ ERRDF TRAP .WORD .WORD	#SSBRK!TOBRK,ROMASK IDDEV,ROLOAD ROLOAD,ROGOOD ROLOAD, aREGO aREGO,ROBAD ROMASK,ROBAD ROGOOD,ROBAD 2\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	; SETUP TO IGNORE TE BREAK SIGNALS ; GET USER DEFINED DEVICE NUMBER ; PUT DATA LOADED INTO EXPECTED ; WRITE WORD TO REGISTER O ; READ REGISTER CONTENTS BACK ; CLEAR OUT UNWANTED BITS ; COMPARE EXPECTED WITH THAT READ ; IF COMPARE WAS GOOD THEN CONT ; DEVICE # OR LB NOT = EXPECTED	
2416 2417 2418 2419 2421 2423 2424 2425 2426 2427 2428 2428 2437 2431 2431 2432 2433 2434 2435 2436 2437 2438 2438 2438	005624 005624 005626 005630 005632 005634 005634 005640 005642 005644 005650 005652	104406 000406 005726 005726 104455 000001 000000 005050	000004		1\$: 2\$:	CKLOOP TRAP BR TST TST ERRDF TRAP .WORD .WORD .WORD CLRVEC	C\$CLP1 2\$ (SP)+ (SP)+ 1,ROTM C\$ERDF 1 0 ROTM #4	BRANCH AROUND TIME OUT ERROR CLEAN UP STACK CLEAN UP STACK TIME OUT ERROR REG 0  CLEAR VECTOR	
2428	005650	104436	000004			MOV TRAP	C\$CVEC		
2430	005652	104405			10000\$:	ENDSEG	C\$ESEG		
2432								0 - DEVICE TYPE SHOULD EQUAL 0	
2435 2436 2437 2438 2439	005654 005654 005656 005664 005672	104404 052737 013737 004737	100000 002316 006562	002320 002322		BGNSEG TRAP BIS MOV JSR	C\$BSEG #GDAL15,ROLOAD IDTYPE,ROGOOD PC,LDRDOR	SETUP TO READ DEVICE TYPE SETUP EXPECTED DATA LOAD, READ AND COMPARE REG 0	

```
MACY11 30(1046) 16-SEP-81 15:37 PAGE 48
GLOBAL AREAS
CVCDCA.P11
                  10-SEP-81 11:41
                                                     GLOBAL SUBROUTINES SECTION
                                                                                                           : IF EQUAL THEN DEVICE TYPE COMPARED
  2440
          005676 001404
                                                                BEQ
                                                                           1, GDALRG, ROEROR
                                                                ERRDF
   2441
          005700
                                                                                                           : DEVICE TYPE NOT EQUAL EXPECTED
   2442
2443
2444
          005700
                     104455
                                                                TRAP
                                                                           C$ERDF
          005702
005704
                     000001
                                                                . WORD
                     002406
                                                                . WORD
                                                                           GDALRG
   2445
          005706
                                                                . WORD
                                                                           ROEROR
  2446
          005710
                                                                ENDSEG
                                                     10001$:
          005710
   2448
          005710 104405
                                                                TRAP
                                                                           C$ESEG
  2449
2450
2451
2452
                                                                RESET THE SIGNAL GDAL 15 H TO A O SO THAT THE DEVICE NUMBER WILL BE READ AGAIN. SET GDAL 1 H AND GDAL 0 H TO ONES AND GDAL 2 H TO A ZERO.
                                                                THIS IS DONE SO THAT THE HDAL REGISTER CAN BE SELECTED AND INITIALIZED.
   2454
          005712
                                                                BGNSEG
                    104404
013737
052737
004737
                                                                           C$BSEG
          005712
                                                                TRAP
   2456
2457
2458
2459
                                                                          IDDEV, ROLOAD #GDAL1! GDAL0, ROLOAD
          005714
                                002310
                                                                MOV
                                                                                                           GET USER DEFINED DEVICE NUMBER
          005722
005730
                                000003
                                                                                                           ; SET BITS TO SELECT THE HDAL REGISTER
                                          002320
                                                                BIS
                                                                           PC,LDRDRO
                                006554
                                                                JSR
                                                                                                           ; GO LOAD, READ AND CHECK GDAL REGISTER
                     001405
          005734
                                                                BEQ
                                                                           45
                                                                                                           : IF LOADED OK THEN CONTINUE
  2460
          005736
                                                                ERRDF
                                                                           1, GDALRG, ROEROR
                                                                                                           GDAL REGISTER NOT EQUAL TO EXPECTED
          005736
   2461
                     104455
                                                                TRAP
                                                                           C$ERDF
   2462
          005740
                     000001
                                                                . WORD
                     002406
          005742
   2463
                                                                . WORD
                                                                           GDALRG
  2464
          005744
                                                                . WORD
                                                                           ROEROR
   2465
          005746
                                                                CKLOOP
   2466
          005746 104406
                                                                TRAP
                                                                           C$CLP1
   2467
  2468
2469
2470
2471
2472
2473
                                                               ;LOAD, READ AND CHECK THE HDAL REGISTER WITH A DATA PATTERN OF FOUR. ;HDAL2 H SET TO A ONE WILL ENABLE THE PROGRAM TO GENERATE AND CONTROL ;THE T-11 TIMING AND CONTROL SIGNALS INSTEAD OF THE T-11 GENERATING THEM. ;ON A WRITE COMMAND TO CONTROL REIGSTER 6 WITH GDAL BITS 1 AND 0 SET,
                                                                PULSES WILL OCCUR ON THE SIGNALS WPT3 LB H AND WPT3 HB H. THESE
                                                                PULSES WILL LOAD THE DATA INTO THE HDAL REGISTER. ON A READ COMMAND
                                                                ; TO CONTROL REGISTER 6, DATA WILL BE READBACK FROM THE HDAL REGISTER
   2475
                                                                ; VIA THE SIGNAL RPT3 L.
                                                                SETVEC #4,#5$,#PRI07
MOV #PRI07,-(SP)
MOV #5$,-(SP)
          005750
                                                     45:
                                                                                                           :SETUP VECTOR
   2478
2479
2480
                    012746
012746
012746
012746
104437
          005750
005754
                                000340
                                006056
                                                                           #4,-(SP)
#3,-(SP)
          005760
                                000004
                                                                MOV
   2481
2482
2483
          005764
                                000003
                                                                MOV
          005770
                                                                           C$SVEC
                                                                TRAP
          005772
005776
                     062706
012737
                                000010
                                                                ADD
                                                                           #10,SP
                                                                           #HDAL2, R6LOAD
                                                                                                           SETUP BIT TO BE LOADED SETUP MASK WORK TO COMPARE ALL BITS
   2484
                                000004
                                          002342
                                                                MOV
                     005037
013777
017737
                                002346
002342
174264
   2485
          006004
                                                                CLR
                                                                           R6MASK
   2486
2487
          006010
                                          174270
002344
                                                                                                           ; WRITE WORD INTO REG 6
                                                                MOV
                                                                           R6LOAD, aREG6
                                                                           aREGG, RGREAD
          006016
                                                                MOV
                                                                                                           : READ THE WORD BACK
                     043737
023737
                                002346
002342
                                           002344
          006024
                                                                BIC
                                                                                                           CLEAR OUT ANY UNWANTED BITS
                                                                           R6MASK, R6READ
   2489
2490
2491
          006032
                                          002344
                                                                CMP
                                                                           R6LOAD, R6READ
                                                                                                           COMPARE DATA LOADED WITH DATA READ
          006040
                     001414
                                                                                                           : IF COMPARE WAS GOOD THEN CONT
                                                                BEQ
                                                                           6$
                                                                           4. HDALRG , ROBERR
          006042
                                                                ERRDF
                                                                                                           :HDAL REGISTER NOT EQUAL TO EXPECTED
   2492
2493
          006042
                     104455
                                                                TRAP
                                                                           C$ERDF
          006044
                                                                . WORD
                     000004
   2494
           006046
                     002605
                                                                . WORD
                                                                           HDALRG
   2495
          006050
                     005020
                                                                . WORD
                                                                           R06ERR
```

ENDSEG

BGNSEG

C\$ESEG

C\$BSEG

TRAP

TRAP

10003\$:

006162 006162 006162

006164

006164

2550

2551

104405

104404

GLOBAL AREAS MACY11 30(1046 CVCDCA.P11 10-SEP-81 11:41	16-SEP-81 15:3 GLOBAL S	SUBROUTINES SECTION	
2552 2553 2554 2555 2556 2557 2558 2559 2560		;SET AND CLEAR ADALO IN CONTROL ;FLIP-FLOP. ALL OTHER BITS IN CO ;ADAL8 ON A ZERO WILL INHIBIT TH ;BE READ IN ITS LOGICAL STATE. ;LOW WHEN ADAL8 IS A ZERO. AFTE ;REGISTER 2, THE TEST WILL READ ;STEP BREAK FLIP-FLOP AND THE TI ;ZEORES.	REGISTER 2 TO CLEAR SINGLE STEP BREAK ONTROL REGISTER 2 WILL BE CLEARED. HE TIMEOUT BREAK ONE SHOT OUTPUT TO THE SIGNAL, TOBRK H, WILL BE ASSERTED FR SETTING AND CLEARING ADALO IN CONTROL CONTROL REGISTER O AND CHECK THAT SINGLE MEOUT BREAK SIGNALS ARE READBACK AS
2561 2562 006166 2563 006166 012746 000340 2564 006172 012746 006262 2565 006176 012746 000004 2566 006202 012746 000003 2567 006206 104437 2568 006210 062706 000010 2569 006214 012737 000001 2570 006222 013777 002330 2571 006230 017737 174046 2572 006236 023737 002330 2573 006244 001415 2574 006246 2575 006246 104455 2576 006250 000002 2577 006252 002513	002330 174052 002332 002332	MOV #PRIO7,-(SP) MOV #9\$,-(SP) MOV #4,-(SP) MOV #3,-(SP) TRAP C\$SVEC ADD #10,SP	;SETUP BIT TO BE LOADED TO 0 SSBRK F/F ;WRITE BITS INTO REGISTER 2 ;READ REGISTER 2 BACK ;CHECK IF EXP EQUALS ACTUAL ;IF COMPARE WAS GOOD THEN CONT ;REG 2 NOT EQUAL TO ADAL 0
2578 006254 004770 2579 006256 2580 006256 104406 2581 006260 000407 2582 006262 005726 2583 006264 005726 2584 006266 2585 006266 104455 2586 006270 0000002 2587 006272 000000 2588 006274 005072 2589 006276 2590 006276 104406 2591 006300 2592 006300 012700 000004 2593 006304 104436	9\$:	WORD RZEROR CKLOOP TRAP C\$CLP1 BR 10\$	;BRANCH AROUND TIME OUT ERROR ;CLEAN UP STACK ;CLEAN UP STACK ;TIME OUT ERROR REG 2
2591 006300 2592 006300 012700 000004 2593 006304 104436 2594 006306 005037 002330 2595 006312 004737 006614 2596 006316 001405 2597 006320 2598 006320 104455 2599 006322 000002 2600 006324 002513 2601 006326 004770 2602 006330 2603 006330 104406	10\$:	CLRVEC #4 MOV #4,RO TRAP C\$CVEC CLR R2LOAD JSR PC,LDRDR2 BEQ 11\$ ERRDF 2,ADALRG,R2EROR TRAP C\$ERDF .WORD 2 .WORD ADALRG .WORD R2EROR CKLOOP TRAP C\$CLP1	; CLEAR VECTOR  ; SETUP TO CLEAR ADALO ; GO LOAD, READ AND CHECK REGISTER 2 ; IF LOADED OK THEN CONTINUE ; REGISTER 2 NOT EQUAL EXPECTED
2604 2605 2606 2607		; LOAD, READ AND CHECK CONTROL RE ; THE SINGLE STEP BREAK FLIP-FLOP ; BEING SET AND CLEARED IN THE PR	GISTER O. CHECK THE TIMEOUT BREAK AND S TO BE CLEARED AS A RESULT OF ADALO H

GLOBAL CVCDCA.		MACY11 0-SEP-81	30(1046) 11:41	16-3EP	-81 15: ULOBAL	37 PAGE SUBROUTI	M 4 NES SECTION	
2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621	006332 006336 006342 006346 006350 006350 006352 006354 006356 006360 006360	005037 105037 004737 001404 104455 000001 002406 004754	002324 002320 006554		11\$: 12\$: 10004\$:	CLR CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	ROMASK ROLOAD PC,LDRDRO 12\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	CLEAR MASK TO CHECK ALL BITS IN REG O SETUP TO CLEAR THE LOWER BYTE GO LOAD, READ AND CHECK GDAL REGISTER IF ALL BITS CHECKED THEN CONTINUE REGISTER O NOT EQUAL TO DEVICE NUMBER
2622 2623 2624 2625 2626 2627	006362 006362	104404				ONE T	HE PAUSE STATE MACHINE F	REGISTER 4. WHEN VDAL2 IS SET TO A LIP-FLOPS WILL BE CLEARED. THESE F/F'S BITS 15:8. THE REMAINING VDAL READ/
2615 2616 2617 2618 2619 2620 2621 2623 2624 2625 2626 2627 2628 2627 2638 2637 2638 2637 2638 2637 2638 2644 2643 2644 2645 2646 2647 2647	006364 006370 006374 006400 006404 006406 006412 006420 006426 006434 006452 006452 006452 006454 006462 006462	012746 012746 012746 012746 104437 062706 012737 013737 013777 013777 023737 001415 104455 000003 002537 005004 104406 000407	000340 006466 000004 000003 000010 000004 002334 173644 002336	002334 002336 173650 002340 002340		SETVEC MOV MOV MOV MOV TRAP ADD MOV MOV MOV CMP BEQ ERRDF TRAP . WORD . WORD CKLOOP TRAP BR	#4,#13\$,#PRIO7 #PRIO7,-(SP) #13\$,-(SP) #4,-(SP) #3,-(SP) C\$SVEC #10,SP #VDAL2,R4LOAD R4LOAD,R4GOOD R4LOAD,AREG4 AREG4,R4BAD R4GOOD,R4BAD 14\$ 3,VDALRG,R4EROP. C\$ERDF 3 VDALRG R4EROR C\$CLP1 14\$	;SETUP VECTOR  ;SETUP BIT TO BE LOADED ;SETUP EXPECTED DATA ;WRITE WORD INTO REGISTER 4 ;READ WORD BACK FROM REGISTER 4 ;COMPARE WORD EXPECTED WITH READ ;IF LOADED OK THEN CONT ;VDAL REGISTER NOT EQUAL TO 2  ;BRANCH AROUND TIME OUT ERROR

S	E	Q	0	0	5	2

GLOBAL CVCDCA.	AREAS P11 1	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: GLOBAL	37 PAGE SUBROUTI	52 NES SECTION	
2652 2653 2654	006466 006470 006472	005726 005726			13\$:	TST TST ERRDF	(SP)+ (SP)+ 3,,R4TM	CLEAN UP STACK CLEAN UP STACK TIME OUT ERROR REG 4
2652 2653 2654 2655 2656 2657 2658 2659 2660	006472 006474 006476 006500	104455 000003 000000 005114				TRAP .WORD .WORD .WORD	SERDF 0 R4TM	
2659 2660 2661	006502 006502 006504	104406	000004		14\$:	CKLOOP TRAP CLRVEC	C\$CLP1	CLEAR VECTOR
2661 2662 2663	006504 006510	012700 104436	000004			MOV TRAP	#4.RO C\$CVEC	
2665	006512 006516 006522	005037 004737 001404	002334 006640			CLR JSR BEQ	R4LOAD PC_LDRDR4 15\$	;SETUP TO CLEAR VDAL2 ;GO LOAD, READ AND CHECK VDAL REG ;IF LOADED OK THEN CONTINUE
2666 2667 2668 2669 2670 2671 2672 2673 2674 2675	006524 006526 006530 006532 006534	104455 000003 002537 005004			15\$:	ERRDF TRAP .WORD .WORD .WORD ENDSEG	3, VDALRG, R4EROR C\$ERDF 3 VDALRG R4EROR	; VDAL REG NOT EQUAL TO 0
2673 2674	006534 006534	104405			10005\$:	TRAP	C\$ESEG	
2676 2677 2678 2679	006536 006544 006552	012737 012737 .000207	000000	002324 002346		MOV MOV RTS	#0,ROMASK #0,R6MASK PC	CLEAR CONTROL REGISTER O MASK WORD CLEAR CONTROL REGISTER 6 MASK WORD RETURN BACK TO TEST

GLOBAL CVCDCA.		MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: GLOBAL	37 PAGE SUBROUTI	53 NES SECTION	
2680 2681 2682 2683			,		:ROUTIN :CONDIT	E TO LOA	D, READ, AND COMPARE S ARE SET ON EXIT AS	CONTENTS OF REGISTER O RESULT OF THE "CMP" INSTRUCTION.
2684 2685 2686 2687 2688 2689	006554 006562 006570 006576 006604 006612	013737 013777 017737 043737 023737 000207	002320 002320 173504 002324 002322	002322 173510 002326 002326 002326	LDRDRO: LDRDOR: READRO:	:MOV	ROLOAD, ROGOOD ROLOAD, AREGO AREGO, ROBAD ROMASK, ROBAD ROGOOD, ROBAD PC	;PUT DATA LOADED INTO EXPECTED ;WRITE WORD TO REGISTER O ;READ REGISTER CONTENTS BACK ;CLEAR OUT UNWANTED BITS ;COMPARE EXPECTED WITH THAT READ ;EXIT WITH CONDITION CODES SET
2690 2691 2692 2693					:ROUTIN :CONDIT	E TO LOA	D, READ, AND COMPARE S ARE SET ON EXIT AS	CONTENTS OF REGISTER 2. RESULT OF 'CMP' INSTRUCTION
2694 2695 2696 2697	006614 006622 006630 006636	013777 017737 023737 000207	002330 173454 002330	173460 002332 002332	LDRDR2: READR2:		R2LOAD, @REG2 @REG2, R2READ R2LOAD, R2READ PC	;WRITE BITS INTO REGISTER 2 ;READ REGISTER 2 BACK ;CHECK IF EXP EQUALS ACTUAL ;EXIT WITH CONDITION CODES SET
2698 2699 2700 2701					:ROUTIN :CONDIT	E TO LOA	D, READ AND COMPARE S ARE SET ON EXET AS	CONTENTS OF REGISTER 4. RESULT OF 'CMP' INSTRUCTION.
2702 2703 2704 2705 2706	006640 006646 006654 006662 006670	013737 013777 017737 023737 000207	002334 002334 173424 002336	002336 173430 002340 002340	LDRDR4: LDRD4R: READR4:	:MOV	R4LOAD,R4GOOD R4LOAD, aREG4 aREG4,R4BAD R4GOOD,R4BAD PC	SETUP EXPECTED DATA WRITE WORD INTO REGISTER 4 READ WORD BACK FROM REGISTER 4 COMPARE WORD EXPECTED WITH READ RETURN WITH CONDITION CODES SET
2707 2708 2709 2710					:ROUTIN	E TO LOA	D, READ AND COMPARE S ARE SET ON EXIT AS	CONTENTS OF CONTROL REGISTER 6 RESULT OF 'CMP' INSTRUCTION.
2711 2712 2713 2714	006672 006700 006706 006714 006722	013777 017737 043737 023737 000207	002342 173402 002346 002342	173406 002344 002344 002344	LDRDR6: READR6:		R6LOAD, aREG6 aREG6, R6READ R6MASK, R6READ R6LOAD, R6READ PC	;WRITE WORD INTO REGISTER 6 ;READ THE WORD BACK ;CLEAR OUT ANY UNWANTED BITS ;COMPARE DATA LOADED WITH DATA READ ;EXIT WITH CONDTION CODES SET
2717					; TARGET	EMULATO	R INTERRUPT SERVICE	ROUTINE
2719 2720	006724				INTSRV:	BGNSRV :	INTSRV	
2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726	006724 006724 006732 006736 006736	017737 012702	173350 177777	002326	. 10017	MOV MOV ENDSRV	@REGO,ROBAD #-1,R2 #PRIO7	READ GDAL REGISTER AND SAVE
2725 2726 2727 2728	006736 006744 006752	142766 152766 000002	000340 000340	000002	L10013:	BICB BISB RTI	#340,2(SP) #PRI07,2(SP)	

C	FO	0	10	5	4
3		·	V	,	7

GLOBAL CVCDCA.	AREAS	MACY11	30(1046)		GLOBAL S		IES SECTION	
2729 2730 2731 2732					:THE FOI :SELECT :A WRITE :AND GD	LOWING F THE HDAL OR READ AL BIT 1	ROUTINE WILL SETUP CONTR REGISTER. THE HDAL RE COMMAND TO CONTROL REG AND GDAL BIT O EQUAL A	OL REGISTER O GDAL BITS 2:0 TO GISTER WILL BE SELECTED BY EITHER ISTER 6 WHEN GDAL BIT2 EQUALS A 0 ONE.
2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744	006754 006754 006756 006764 006770 006772 006774 006776 007000 007002	104404 112737 004737 001404 104455 000001 002406 004754	000003 006554	002320	SLHDAL:	TRAP MOVB JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG	C\$BSEG #GDAL1!GDALO,ROLOAD PC,LDRDRO 1\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	;SETUP BITS TO BE SELECTED ;GO LOAD, READ AND CHECK GDAL REG ;IF LOADED OK THEN CONTINUE ;GDAL REGISTER NOT EQUAL EXPECTED
2745	007002 007002 007004	104405			10000\$:	TRAP RTS	C\$ESEG PC	RETURN BACK TO TEST
2747 2748 2749 2750 2751 2752	00,7004	000201			; THE FO ; SELECT ; A WRIT ; AND GD	LLOWING THE MOD E OR REA AL BIT 1	ROUTINE WILL SETUP CONTR E REGISTER. THE MODE RE D COMMAND TO CONTROL REG AND GDAL BIT O EQUALS	ROL REGISTER O GDAL BITS 2:0 TO EGISTER WILL BE SELECTED BY EITHER GISTER 6 WHEN GDAL BIT 2 EQUALS A ONE A ZERO.
2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763	007024 007026 007030 007032	104404 112737 004737 001404 104455 000001 002406 004754	000004 006554	002320	1\$:	:BGNSEG TRAP MOVB JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	C\$BSEG #GDAL2,ROLOAD PC,LDRDRO 1\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	SETUP BITS TO SELECT MODE REGISTER GO LOAD, READ AND CHECK GDAL REGISTER IF LOADED OK THEN CONTINUE GDAL REGISTER NOT EQUAL EXPECTED
2764 2765 2766 2767	007034	104405			10001\$	TRAP RTS	C\$ESEG PC	RETURN BACK TO TEST
2768 2769 2770 2771 2772 2773 2774	007034 007036				; THE A ; ISSUE ; NEW F	DDRESS BU D TO CON' ORCE JUM/ LB H AND	ROUTINE WILL SETUP CONT US TO BE READBACK VIA TH TROL REGISTER 6. ON A W P ADDRESS REG WILL BE LO WPT1 HB H. SELECT POIN DAL2 H TO A ZERO.	ROL REGISTER O GDAL BITS 2:0 TO SELECT BE SIGNAL RPT1 L WHEN A READ COMMAND IS BRITE COMMAND TO CONTROL REGISTER 6, THE BADED WITH LSI-11 Q-BUS DATA BY THE SIGNALS BITER ONE BY SETTING GDALO H TO A ONE AND
2775 2776 2777 2778 2779 2780 2781 2782 2783 2784	007040	104404 112737 004737 001404 104455 000001	000001 006554		SLFJAR	::BGNSEG TRAP MOVB JSR BEQ ERRDF TRAP .WORD	C\$BSEG #GDALO,ROLOAD PC,LDRDRO 1\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG	SETUP TO SET GDALO H TO A ONE GO LOAD, READ AND CHECK GDAL REGISTER IF LOADED OK THEN CONTINUE GDAL REGISTER NOT EQUAL EXPECTED

GLOBAL CVCDCA.		MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: GLOBAL	37 PAGE SUBROUTI	55 NES SECTION	
2785 2786	007064	004754			1\$:	.WORD	ROEROR	
2787 2788 2789 2790	007066 007066 007070	104405 000207			10002\$:	TRAP	C\$ESEG PC	RETURN BACK TO TEST
2791 2792 2793 2794					; SELECT	ED BY EI	ROUTINE WILL SETUP CONTR E ADDRESS REGISTER. THE THER A WRITE OR READ COM QUAL TO A ZERO.	OL REGISTER O GDAL BITS 2:0 TO SELECT DIAGNOSTIC ADDRESS REGISTER WILL BE MAND TO CONTROL REGISTER 6 WHEN GDAL
2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809	007072 007072 007074 007100 007104 007106 007110 007112 007114 007116	104404 105037 004737 001404 104455 000001 002406 004754	002320 006554		SLDADR:	TRAP CLRB JSR BEQ ERRDF TRAP .WORD .WORD .WORD	C\$BSEG ROLOAD PC,LDRDRO 1\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	SETUP TO CLEAR _ OWER BYTE GO LOAD, REAC AND CHECK GDAL REGISTER IF LOADED OK THEN CONTINUE GDAL REGISTER NOT EQUAL EXPECTED
2807 2808 2809	007116 007116 007120	104405 000207			10003\$:	TRAP	CSESEG PC	RETURN BACK TO TEST
2810 2811 2812 2813 2814 2815						: TO SEL	ECT THE EODAL 15:0 BUS T COMMAND IS ISSUED TO CO	OP CONTROL REGISTER 0 GDAL BITS 2:0 O BE READBACK TO THE LSI-11 BUS WHEN ONTROL REGISTER 6. CONTROL REGISTER 0 ONES TO SELECT THE EODAL BUS READBACK.
2816 2817 2818 2819 2820 2821 2822 2823	007122 007122 007124 007132 007136 007140 007140 007142 007144 007146	104404 112737 004737 001404 104455 000001 002406 004754	000007 006554	002320	15:	:BGNSEG TRAP MOVB JSR BEQ ERRDF TRAP .WORD .WORD .WORD	C\$BSEG #GDAL2!GDAL1!GDAL0,ROLO PC,LDRDRO 1\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	AD ; SETUP BITS TO BE LOADED ; GO LOAD, READ AND CHECK GDAL REGISTER ; IF LOADED OK THEN CONTINUE ; GDAL REGISTER NOT EQUAL TO EXPECTED
2828 2829	007150 007150 007152	104405 000207			10004\$:	TRAP	C\$ESEG PC	
2824 2825 2826 2827 2828 2830 2831 2832 2833 2834		4			: FDAL : COMMAN	REGISTER D TO CON	. THE FDAL REGISTER WIL	OL REGISTER O BITS 2:0 TO SELECT THE L BE SELECTED BY EITHER A READ OR WRITE L BIT 1 IS SET TO A ONE AND GDAL BITS
2835 2836 2837 2838 2839 2840	007154 007154 007156 007164 007170	104404 112737 004737 001404	000002 006554	002320	SLFDAL:	:BGNSEG TRAP MOVB JSR BEQ	C\$BSEG #GDAL1,ROLOAD PC,LDRDRO 1\$	;SETUP TO SET GDAL1 H TO A ONE ;GO LOAD, READ AND CHECK GDAL REGISTER ;IF LOADED OK THEN CONTINUE

```
MACY11 30(1046) 16-SEP-81 15:37 PAGE 56
GLOBAL AREAS
                  10-SEP-81 11:41
                                                    GLOBAL SUBROUTINES SECTION .
CVCDCA.P11
                                                                         1. GDALRG, ROEROR
                                                              ERRDF
                                                                                                        :GDAL REGISTER NOT EQUAL EXPECTED
  2842
2843
          007172
                     104455
                                                              TRAP
                                                                         CSERDF
          007174
                    000001
                                                              . WORD
  2844
2845
          007176
007200
                    002406
                                                              . WORD
                                                                         GDALRG
                                                               . WORD
                                                                         ROFROR
   2846
          007202
                                                              ENDSEG
          007202
                                                    10005$:
                                                              TRAP
          007202
                    104405
                                                                         C$ESEG
          007204
                    000207
                                                              RTS
                                                                         PC
  2850
2851
2852
2853
                                                    THE FOLLOWING ROUTINE WILL SETUP CONTROL REGISTER O BITS 2:0 TO SELECT THE TARGET MODE REGISTER. THE TARGET MODE REGISTER WILL BE SELECTED ON A READ
                                                    COMMAND TO CONTROL REGISTER 6 WHEN GDAL BITS 2 AND 0 ARE SET AND GDAL BIT1
   2854
                                                    : IS CLEARED.
  2855
  2856
2857
          007206
                                                    SELTMR: : BGNSEG
                                                                        C$BSEG
#GDAL2!GDAL0,ROLOAD
          007206
                    104404
                                                              TRAP
   2858
2859
          007210
007216
                    112737 004737
                               000005
                                                              MOVB
                                         002320
                                                                                                        :SETUP BITS TO BE LOADED
                                                                                                        GO LOAD, READ AND CHECK GDAL REGISTER
                               006554
                                                              JSR
                                                                         PC, LDRDRO
                                                                                                        ; IF LOADED OK THEN CONTINUE
   2860
          007222
                     001404
                                                              BEQ
                                                                         15
  2861
2862
2863
          007224
                                                              ERRDF
                                                                         1. GDALRG . ROEROR
                                                                                                        GDAL REGISTER NOT EQUAL EXPECTED
          007224
                     104455
                                                              TRAP
                                                                         C$ERDF
          007226
                    000001
                                                               . WORD
   2864
                    002406
                                                               . WORD
                                                                         GDALRG
   2865
2866
2867
          007232
007234
                    004754
                                                               . WORD
                                                                         ROEROR
                                                              ENDSEG
                                                    1$:
          007234
                                                    10006$:
          007234
   2868
                                                              TRAP
                    104405
                                                                         C$ESEG
  2869
          007236
                    000207
                                                              RTS
                                                                         PC
   2870
                                                    ; THE FOLLOWING ROUTINE WILL SETUP CONTROL REGISTER O BITS 2:0 TO SELECT THE ; EIDAL BUS TO BE READBACK. THE EIDAL BUS WILL BE SELECTED ON A READ COMMAND ; TO CONTROL REGISTER 6 WHEN GDAL BITS 2 AND 1 ARE SET TO ONES AND GDAL BIT 0
   2871
   2872
2873
2874
                                                    : IS A ZERO.
   2875
   2876
          007240
                                                    SEIDAL: : BGNSEG
  2877
                                                                         C$BSEG
#GDAL2!GDAL1,ROLOAD
          007240
                    104404
                                                              TRAP
                               000006
   2878
          007242
                    112737
                                         002320
                                                              MOVB
                                                                                                        SETUP BITS TO BE LOADED
   2879
2880
          007250
007254
                    004737
                                                                                                        GO LOAD, READ AND CHECK GDAL REGISTER
                               006554
                                                                         PC, LDRDRO
                                                              JSR
                    001404
                                                              BEQ
                                                                                                        : IF LOADED OK THEN CONTINUE
   2881
          007256
                                                                         1. GDALRG, ROEROR
                                                              ERRDF
                                                                                                        :GDAL REGISTER NOT EQUAL EXPECTED
   2882
2883
          007256
                     104455
                                                              TRAP
                                                                         C$ERDF
          007260
                     000001
                                                              . WORD
   2884
2885
          007262
                     002406
                                                               . WORD
                                                                         GDALRG
                    004754
                                                               . WORD
                                                                         ROEROR
   2886
2887
          007266
007266
                                                              ENDSEG
                                                    10007$:
   2888
          007266
                     104405
                                                              TRAP
                                                                         C$ESEG
          007270
                    000207
                                                                        PC
                                                              RTS
```

GLOBAL CVCDCA.		MACY11 0-SEP-81	30(1046)	16-SEP	-81 15 GLOBAL	37 PAGE SUBROUTI	57 NES SECTION				
2890 2891 2892 2893 2894					:BEING : 'XRAS	SET AND	CLEARED WILL CAUSE A PULS	AR HDAL12 IN THE HDAL REGISTER. HDAL12 SE TO OCCUR ON THE SIGNALS "XRAS L" AND A ONE TO ALLOW THE PROGRAM TO CONTROL			
2895 2896 2897 2898	007272 007276 007302	004737 004737 000207	007304 007336		XRAS::	JSR JSR RTS	PC, XRASH PC, XRASL PC	GO SET XRAS H (HIGH) AND XRAS L (LOW) GO SET XRAS H (LOW) AND XRAS L (HIGH) RETURN BACK TO TEST			
2899 2900 2901 2902 2903					:WILL A	H ON A	PROGRAM TO CONTROL THE	H AND HDAL2 H TO ONES. HDAL2 H ON A ONE T-11 TIMING AND CONTRUL SIGNALS. L XRAS H TO BE ASSERTED HIGH AND THE			
2904 2905 2906 2907 2908 2909 2910 2911	007304 007304 007306 007314 007320 007322 007322	104404 052737 004737 001404 104455	010004 006672	002342	XRASH::	TRAP BIS JSR BEQ ERRDF TRAP	C\$BSEG #HDAL12!HDAL2,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR C\$ERDF	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK HDAL REGISTER IF LOADED OK THEN CONTINUE HDAL REGISTER NOT EQUAL EXPECTED			
2912 2913 2914 2915 2916	007324 007326 007330 007332 007332	000004 002605 005020			1\$: 10010\$:	.WORD .WORD .WORD ENDSEG	HDALRG ROBERR				
2917 2918	007332 007334	104405 000207	,		100103.	TRAP RTS	C\$ESEG PC	RETURN BACK TO TEST			
2919 2920 2921 2922 2923					;HDAL2 ;CONTRO	H ON A O	LOWING ROUTINE WILL SET HDAL12 H TO A ZERO AND HDAL2 H TO A ONE. I ON A ONE WILL ALLOW THE PROGRAM TO CONTROL THE T-11 TIMING AND SIGNALS. HDAL12 H ON A ZERO WILL CAUSE THE SIGNAL XRAS H TO BE D LOW AND THE SIGNAL XRAS L TO BE ASSERTED HIGH.				
2924 2925 2926 2927 2928 2929 2931 2931 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943	007336 007336 007340 007346 007354 007360 007362 007362 007364 007366 007370	104404 052737 042737 004737 001404 104455 000004 002605 005020	000004 010000 006672	002342 002342	XRASL::	BGNSEG TRAP BIS BIC JSR BEQ ERRDF TRAP .WORD .WORD	C\$BSEG #HDAL2,R6LOAD #HDAL12,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	SETUP DIAGNOSTIC CONTROL BIT SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK HDAL REGISTER IF LOADED OK THEN CONTINUE HDAL REGISTER NOT EQUAL EXPECTED			
2936 2937 2938 2939 2940	007372 007372 007372 007374	104405			1\$: 10011\$:	ENDSEG	C\$ESEG PC	RETURN BACK TO TEST			
2941 2942 2943 2944 2945					:THE FO :BEING :'XCAS :THE T-	LLOWING SET AND H'. HDA 11 TIMIN	ROUTINE WILL SET AND CÉE CLEARED WILL CAUSE A PUL L2 H WILL ALSO BE SET TO G AND CONTROL SIGNALS SU	AR HDAL13 IN THE HDAL REGISTER. HDAL13 SE TO OCCUR ON THE SIGNALS "XCAS L" AND A ONE TO ALLOW THE PROGRAM TO CONTROL CH AS ABOVE.			

GLOBAL		MACY11 10-SEP-81	30(1046) 11:41	16-SEP	-81 15: GLOBAL		G 5 NES SECTION						
2946 2947 2948 2949 2950	007376	004737 004737 000207	007410 007442		xcas::	JSR JSR RTS	PC.XCASH PC.XCASL PC	;GO SET XCAS H (HIGH) AND XCAS L (LOW) ;GO SET XCAS H (LOW) AND XCAS L (HIGH)					
2951 2952 2953 2954					: ON A O	LLOWING LLOW THE NE WILL ASSERTED	CAUSE THE SIGNAL XCAS H	H AND HDAL2 H TO ONES. HDAL2 H ON A ONE T-11 TIMING AND CONTROL SIGNALS. HDAL13 H TO BE ASSERTED HIGH AND THE SIGNAL XCAS L					
2955 2956 2957 2958 2959 2961 2962 2963 2964 2965 2968 2968	007410 007410 007412 007420 007426 007426 007430 007436 007436 007436	104404 052737 004737 001404 104455 000004 002605 005020 104405 000207	020004	002342		BGNSEG TRAP BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	C\$BSEG #HDAL13!HDAL2,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED					
2970 2971 2972 2973 2974 2975					;THE FO ;HDAL2 ;CONTRO ;ASSERT	THE FOLLOWING ROUTINE WILL SET HDAL13 H TO A ZERO AND HDAL2 H TO A ONE. HDAL2 H ON A ONE WILL ALLOW THE PROGRAM TO CONTROL THE T-11 TIMING AND CONTROL SIGNALS. HDAL13 H ON A ZERO WILL CAUSE THE SIGNAL XCAS H TO BE ASSERTED LOW AND THE SIGNAL XCAS L TO BE ASSERTED HIGH.							
2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2987 2988	007442 007442 007444 007452 007460 007464 007466	104404 052737 042737 004737 001404 104455 000004 002605 005020	000004 020000 006672	002342 002342	1\$:	BGNSEG TRAP BIS BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	C\$BSEG #BIT2,R6LOAD #HDAL13,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	;SETUP DIAGNOSTIC CONTROL BIT ;SETUP BIT TO BE CLEARED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED					
2987 2988 2989 2990 2991 2992 2993 2994 2995 2996	007476	104405 000207			10013\$:	TRAP	C\$ESEG PC	RETURN BACK TO TEST					
					;THE FO ;BEING ;HDAL2 ;TIMING	SET AND H WILL A	ROUTINE WILL SET AND CL CLEARED WILL CAUSE A PU ALSO BE SET TO A ONE TO NTROL SIGNALS SUCH AS AB	EAR HDAL15 IN THE HDAL REGISTER. HDAL15 LSE TO OCCUR ON THE SIGNAL "XPI H". ALLOW THE PROGRAM TO CONTROL THE T-11 OVE.					
2996 2997 2998 2999 3000 3001	007502	004737 004737 000207	007514 007546		XPI::	JSR JSR RTS	PC,XPIH PC,XPIL PC	GO SET PPI L AND XPI L TO THE LOW STATE GO SET PPI L AND XPI L TO HIGH STATE RETURN BACK TO TEST					
3000 3001					; THE FO	LLOWING	ROUTINE WILL SET HDAL15	H AND HDAL2 H TO ONES. HDAL2 H ON A ONE					

GLOBAL	AREAS P11 1	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: GLOBAL		59 NES SECTION	
3002 3003					:WILL A	NE WILL	PROGRAM TO CONTROL THE ASSERT THE SIGNALS PPI L	T-11 TIMING AND CONTROL SIGNALS. HDAL15 H AND XPI L TO THE LOW STATE.
3004 3005 3006 3007 3008 3010 3011 3012 3013	007514 007514 007516 007524 007530 007532	104404 052737 004737 001404	100004 006672	002342	XPIH::	BGNSEG TRAP BIS JSR BEQ ERRDF	CSBSEG #HDAL15!HDAL2,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED
3014 3015	007532 007534 007536 007540 007542 007542	104455 000004 002605 005020			1\$: 10014\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 4 HDALRG ROGERR	
3016 3017 3018	007542 007544	104405 000207				TRAP RTS	C\$ESEG PC	RETURN BACK TO TEST
3019 3020 3021 3022 3023 3024 3025					; THE FO ; ON A OI ; HDAL 15	LLOWING NE WILL H ON A	ROUTINE WILL SET HDAL15 ALLOW THE PROGRAM TO CON ZERO WILL CAUSE THE SIGN	H TO A ZERO AND HDAL2 H TO A ONE. HDAL2 H ITROL THE T-11 TIMING AND CONTROL SIGNALS. HALS PPI L AND XPI L TO BE ASSERTED HIGH.
3024 3025 3026 3027 3028 3029 3030 3031 3032	007546 007546 007550 007556 007564 007570 007572	104404 052737 042737 004737 001404	000004 100000 006672	002342 002342	XPIL::	BGNSEG TRAP BIS BIC JSR BEQ ERRDF	C\$BSEG #HDAL2,R6LOAD #HDAL15,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR	;SETUP DIAGNOSTIC CONTROL BIT ;SETUP BIT TO BE CLEARED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED
3033 3034 3035	007572 007574 007576	104455 000004 002605 005020			1\$: 10015\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 4 HDALRG ROGERR	
3037 3038	007602 007604	104405				RTS	C\$ESEG PC	RETURN BACK TO TEST
3036 3037 3038 3039 3040 3041 3042 3043					:BEING :HDAL2	SET AND H WILL A	ROUTINE WILL SET AND CLE CLEARED WILL CAUSE A PUL LISO BE SET TO A ONE TO A ITROL SIGNALS SUCH AS ABO	AR HDAL7 IN THE HDAL REGISTER. HDAL7 SE TO OCCUR ON THE SIGNAL XBCLR H + PBCLR H. BLLOW THE PROGRAM TO CONTROL THE T-11 EVE.
3045	007606 007612 007616	004737 004737 000207	007620 007652		XBCLR::	JSR JSR RTS	PC,XBCLRH PC,XBCLRL PC	SET XBCLR H AND PBCLR H TO HIGH STATE SET XBCLR H AND PBCLR H TO LOW STATE RETURN BACK TO TEST
3046 3047 3048 3049 3050 3051 3052					; WILL A	LLOW THE	PROGRAM TO CONTROL THE	T-11 TIMING AND CONTROL SIGNALS. HDAL7 H H AND PBCLR H TO THE HIGH STATE
3053 3054 3055 3056 3057	007620 007620 007622 007630 007634	104404 052737 004737 001404	000204 006672	002342	XBCLRH:	BGNSEG TRAP BIS JSR BEQ	C\$BSEG #HDAL7!HDAL2,R6LOAD PC,LDRDR6 1\$	; SETUP BITS TO BE LOADED ; GO LOAD, READ AND CHECK HDAL REGISTER ; IF LOADED OK THEN CONTINUE

GLOBAL CVCDCA	AREAS P11	MACY11 10-SEP-81	30(1046) 11:41	16-SEP	-81 15: GLOBAL	37 PAGE SUBROUT	I 5 NES SECTION					
3058 3059 3060 3061 3062 3063	007636 007636 007640 007642 007644 007646	104455 000004 002605 005020			1\$:	ERRDF TRAP .WORD .WORD .WORD ENDSEG	4.HDALRG,ROGERR CSERDF 4 HDALRG ROGERR	; HDAL REGISTER NOT EQUAL EXPECTED				
3064 3065 3066	007646 007646 007650	104405			10016\$:	TRAP	CSESEG PC	RETURN BACK TO TEST				
3062 3063 3064 3065 3066 3067 3068 3069 3070					;THE FOLLOWING ROUTINE WILL SET HDAL7 H TO A ZERO AND HDAL2 H TO A ONE. HDAL2 H ;ON A ONE WILL ALLOW THE PROGRAM TO CONTROL THE T-11 TIMING AND CONTROL SIGNALS. ;HDAL7 H ON A ZERO WILL CAUSE THE SIGNALS XBCLR H AND PBCLR H TO BE ASSERTED LOW							
3072 3073 3074 3075 3076 3077 3078	007652 007652 007654 007662 007670 007674 007676 007700 007702	052737 042737 004737	000004 000200 006672	002342 002342	XBCLRL:	:BGNSEG TRAP BIS BIC JSR BEQ ERRDF TRAP	C\$BSEG #HDAL2,R6LOAD #HDAL7,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR C\$ERDF	;SETUP DIAGNOSTIC CONTROL BIT ;SETUP BIT TO BE CLEARED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED				
3080 3081 3082 3083 3084 3085	007704	005020			1\$:	.WORD .WORD .WORD ENDSEG	HDALRG ROGERR					
3084 3085 3086 3087	007706 007706 007706 007710	104405			10017\$:	TRAP	C\$ESEG PC	RETURN BACK TO TEST				

GLOBAL	AREAS .P11	MACY11 10-SEP-81	30(1046) 11:41		-81 15: GLOBAL	37 PAGE SUBROUTII	61 NES SECTION					
3088 3089 3090 3091 3092 3093 3096 3096 3098 3100 3100 3100					PAI PAI 16 8 I 8 I 7 AI GE PAI REI FE	USE STATI USE STATI BIT ADDI BIT ADDRI BIT ADDRI BIT ADDRI KE NEW F T NEW ADI USE MODE FRESH FL	E SYNC RESS RUCTION HB ESS LB ESS HB .J. ADDRESS DRESS FLIP-FLOP FLIP-FLOP H FLIP-FLOP EARING VDAL2 H WI	PSMW H EPSF H EPSF H EP8G H EP8N H TNFI H OUT NEW PAUSE L REFR H EDFET H	0 0 0 0 0 0 0 0 0 0 0 0 0			
3104 3105 3106 3107 3108 3110 3111 3112 3113	007712 007714 007714 007722 007726 007730 007732 007734 007736	104404 052737 004737 001405 104455 000003 002537 005004	000004 006640	002334	CLRPSM:	TRAP BIS JSR BEQ ERRDF TRAP .WORD .WORD	C\$BSEG #VDAL2,R4LOAD PC,LDRDR4 1\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR		;GO LOAD, ;IF ALL OT	READ AND ( HER BITS (	OAL2 H TO A CHECK VDAL CLEARED THE STATE MACHI	REGISTER EN CONT
3116 3117 3118 3119 3120 3121 3123 3124 3125	007740 007742 007750 007754 007756 007760 007762 007764 007766	104406 042737 004737 001404 104455 000003 002537 005004	000004 006640	002334	1\$: 2\$: 10020\$:	CKLOOP TRAP BIC JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG	C\$CLP1 #VDAL2,R4LOAD PC,LDRDR4 2\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR		; IF LOADED	OK THEN (	HECK VDAL	
3126 3127 3128 3129	77766	104405			10020\$:	TRAP	CSESEG PC		;RETURN BA	CK TO TEST		

GLOBAL CVCDCA.	AREAS P11 1	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: GLOBAL		62 NES SECTION	
3130 3131 3132 3133 3134					; THE FO ; SET AN ; 'BRKRE ; LOGIC.	LLOWING D CLEARE S L'' WIL	ROUTINE WILL SET ADALO H D WILL CAUSE A PULSE ON L CLEAR THE SINGLE STEP	TO A ONE AND THEN ZERO. ADALO H BEING THE SIGNAL 'BRKRES L''. THE SIGNAL BREAK FLIP-FLOP AND INTERRUPT RELATED
3131 3132 3133 3134 3135 3136 3137 3138 3140 3141 3142	007772 007772 007774 010002 010006 010010 010010 010012 010014 010016	104404 052737 004737 001405 104455 000002 002513 004770	000001 006614	002330	BRKRES:	TRAP BIS JSR BEQ ERRDF TRAP .WORD .WORD	C\$BSEG #ADALO,R2LOAD PC,LDRDR2 1\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK ADAL REGISTER ;IF LOADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL EXPECTED
3141 3142 3143 3144 3145 3146 3149 3150 3151 3155 3155 3157 3158 3159	010020 010020 010022 010030 010034 010036 010036 010040 010042 010044 010046	104406 042737 004737 001404 104455 000002 002513 004770	000001 006614	002330	1\$: 2\$: 10021\$:	CKLOOP TRAP BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	C\$CLP1 #ADALO,R2LOAD PC,LDRDR2 2\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR	SETUP BIT TO BE CLEARED GO LOAD, READ AND CHECK ADAL REGISTER IF LOADED OK THEN CONTINUE ADAL REGISTER NOT EQUAL EXPECTED
3158 3159 3160 3161 3162 3163	010046 010050 010052	104405 000207			10021\$:	TRAP RTS ENDMOD	C\$ESEG PC	RETRUN BACK TO TEST

```
MISCELLANEOUS SECTIONS MACY11 30(1046) 16-SEP-81 15:37 PAGE 63
                  10-SEP-81 11:41
                                                      GLOBAL SUBROUTINES SECTION
CVCDCA.P11
  3164
3165
3166
                                                      .TITLE MISCE' LANEOUS SECTIONS
                                                      .SBTTL REPORT CODING SECTION
  3167
3168
3169
3170
3171
          010052
                                                                BGNMOD
                                                      : THE REPORT CODING SECTION CONTAINS THE
                                                        "PRINTS" CALLS THAT GENERATE STATISTICAL REPORTS.
   3172
3173
                                                                BGNRPT
          010052
  3175
3176
3177
3178
3179
3180
          010052
                                                      L$RPT::
         010052
010052 000167
010054 000000
                                                                           RPT
                                                                 EXIT
                                                                            J$JMP
                                                                 . WORD
                                                                           L10014-2-.
                                                                 . WORD
  3181
3182
3183
                                                                 .EVEN
   3184
  3185
3186
3187
                                                                 ENDRPT
          010056
                                                      L10014:
          010056
                                                                 TRAP
                                                                           C$RPT
          010056 104425
   3188
   3189
3190
                                                      .SBTTL PROTECTION TABLE
   3191
                                                      : THIS TABLE IS USED BY THE RUNTIME SERVICES : TO PROTECT THE LOAD MEDIA.
   3192
   3193
   3194
3195
   3196
3197
                                                                 BGNPROT
          010060
                                                      L$PROT::
          010060
   3198
                                                                                      OFFSET INTO P-TABLE FOR CSR ADDRESS OFFSET INTO P-TABLE FOR MASSBUS ADDRESS OFFSET INTO P-TABLE FOR DRIVE NUMBER
   3199
          010060
                     177777
   3200
3201
3202
          010062
                     177777
          010064
                     177777
   3203
3204
          010066
                                                                 ENDPROT
```

INC

MISCELL CVCDCA.	ANEOUS S	SECTIONS 10-SEP-81	MACY11 11:41	30(1046)	16-SEP	-81 15:1 IZE SECT	37 PAGE 65 N 5	
3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272	010226 010230 010234 010236 010240 010250 010254 010262 010262	022702 001371 005725 012537 005037	000010 002312 002310 002311 100000 000340	002316	6\$:	INC CMP BNE TST MOV CLR MOVB MOV SETPRI MOV TRAP	R2 #10,R2 5\$ (R5)+ (R5)+,TEVECT IDDEV (R5),IDDEV+1 #GDAL15,IDTYPE #PRIO7 #PRIO7,RO C\$SPRI	
3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279	010270 010270 010272	104432 000002				EXIT TRAP .WORD	INIT C\$EXIT L10016	
3280 3281 3282 3283	010274 010274 010274	104411			L10016:	ENDINIT TRAP	C\$INIT	

CHECK IF DONE LOADING TABLE
GO UPDATE NEXT ADDRESS
UPDATE THE POINTER
GET TARGET EMULATOR VECTOR ADDRESS
CLEAR OUT DEVICE NUMBER
GET THE TE DEVICE NUMBER
SETUP TE DEVICE TYPE
RAISE PROCESSOR PRIORITY

MISCELL CVCDCA.	ANEOUS P11	SECTIONS 10-SEP-81	MACY11 11:41	30(1046)		-81 15:			
3284					.SBTTL	AUTODRO	PSECTION		
3286 3287 3288 3289 3290 3291					: THE "	ADR" FLA	G WAS SET. THE UI	LY AFTER THE INITIALIZE CODE IF IIT(S) UNDER TEST ARE CHECKED TO SE THAT DON'T ARE IMMEDIATELY	
3293 3294 3295	010276		,		L\$AUTO:	BGNAUTO:			
3284 3285 3286 3287 3288 3290 3291 3292 3293 3293 3294 3296 3297 3298 3306 3307 3308 3311 3311 3311 3311 3311 3311 3311	010276 010276 010276				L10017: .SBTTL :++ : THE CI: AFTER	LEANUP C	C\$AUTO CODING SECTION ODING SECTION CONDWARE TESTS HAVE	AINS THE CODING THAT IS PERFORMED SEEN PERFORMED.	
3307 3308 3309 3310 3311 3312	010300 010300 010300 010300 010304	012700	000340		L\$CLEAN	SETPRI MOV TRAP	#PRI07 #PRI07,R0 C\$SPRI	; RAISE THE CPU PRIORITY LEVEL TO 7	
3313 3314	010306		002310	171764		MOV	IDDEV, aREGO	CLEAR CONTROL REGISTER O EXCEPT	
3316	010314	012777	000000	171760		MOV	#0,aREG2	CLEAR REGISTER 2	
3318 3319 3320 3321	010322 010322 010324	104432 000002				EXIT TRAP .WORD	CLN C\$EXIT L10020		
3323 3324 3325 3326	010326 010326 010326				L10020:	.EVEN ENDCLN			
3327	010326	104412				TRAP	C\$CLEAN		

```
MISCELLANEOUS SECTIONS MACY11 30(1046) 16-SEP-81 15:37 PAGE 67
CVCDCA.P11
                                                         .SBTTL DROP UNIT SECTION
   3328
3329
33331
33333
33333
33333
33333
33333
33334
33349
33349
33351
                                                        THE DROP-UNIT SECTION CONTAINS THE CODING THAT CAUSES A DEVICE TO NO LONGER BE TESTED.
                                                                    BGNDU
           010330
                                                        L$DU::
                                                                    EXIT
           010330
010330
010332
                                                                                J$JMP
                                                                     . WORD
                       000167
                                                                                L10021-2-.
                                                                     . WORD
                       000000
                                                                     .EVEN
                                                                     ENDDU
           010334
                                                         L10021:
                                                                     TRAP
                                                                                C$DU
            010334 104453
                                                          .SBTTL ADD UNIT SECTION
                                                          : THE ADD-UNIT SECTION CONTAINS ANY CODE THE PROGRAMMER WISHES
                                                          : TO BE EXECUTED IN CONJUNCTION WITH THE ADDING OF A UNIT BACK
                                                          : TO THE TEST CYCLE.
    3357
3358 010336
3359 010336
3360
                                                                     BGNAU
                                                         L$AU::
    3360

3361

3362 010336

3363 010336

3364 010340

3365

3366

3367

3368

3369 010342

3370 010342

3371 010342

3372

3373 010344

3374
                                                                                AU
J$JMP
                                                                     EXIT
                                                                      . WORD
                        000167
                                                                                L10022-2-.
                                                                      . WORD
                        000000
                                                                      .EVEN
                                                                     ENDAU
                                                          L10022:
                                                                      TRAP
                                                                                 C$AU
                        104452
                                                                      ENDMOD
```

JSR

SEQ 0068

010350 010350 010350 104401

ENDIST L10023:

TRAP C\$ETST

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 2:	37 PAGE GDAL 3:	0 R/W REG TEST (1'S AND	0'S)		
3428					.SBTTL	TEST 2:	GDAL 3:0 R/W REG TEST	(1'S AND 0'S)		
3428 3429 3430 3431 3432 3433 3433 3438 3443 3444 3444 3445					: THIS TEST WILL CHECK THAT CONTROL REGISTER O READ/WRITE BITS, GDAL 3:0, CAN : BE SET TO ALL ONES (17), AND THEN SET TO ALL ZEROES. THE READ ONLY BITS, : GDAL7:4, ARE CHECKED TO BE CLEARED DURING THIS TEST.					
3436	010352 010352				T2::	BGNTST				
3438	010352	004737	005510		12	JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR		
3440 3441 3442	010356 010356	104404				BGNSEG TRAP	C\$BSEG			
3443						CHECK THAT R/W BITS GDAL 3:0 CAN BE SET TO ALL ONES				
3445 3446 3447	010360 010366 010372 010374	112737 004737 001404	000017 006554	002320		MOVB JSR BEQ ERRDF	#17,ROLOAD PC,LDRDRO 1\$ 1,GDALRG,ROEROR	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;REGISTER O NOT EQUAL 17		
3446 3447 3448 3450 3451 3452 3453 3455 3456 3457 3458 3459 3460	010374 010376 010400 010402 010404	104455 000001 002406 004754			1\$: 10000\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 1 GDALRG ROEROR	, REGISTER O NOT EGOAL TY		
3455	010404	104405			100003:	TRAP	C\$ESEG			
3457 3458 3459	010406 010406	104404				BGNSEG TRAP	C\$BSEG			
3460 3461						: CHECK	THAT R/W BITS COAL 3:0	CAN BE SET TO ALL ZEROES		
3462	010410 010414 010420	105037 004737 001404	002320 006554			CLRB JSR BEQ	ROLOAD PC,LDRDRO 2\$	;SETUP TO CLEAR ALL BITS ;GO LOAD, READ AND CHECK REG O ;IF LOADED OK THEN CONTINUE ;REGISTER O R/W BITS NOT EQUAL O		
3464 3465 3466 3467 3468 3469 3470	010422 010424 010426 010430 010432 010432 010432	104455 000001 002406 004754			2\$:	ERRDF TRAP .WORD .WORD .WORD ENDSEG	1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	REGISTER O R/W BITS NOT EQUAL O		
3472 3473		104405		10001\$:	TRAP ENDIST	C\$ESEG				
3474 3475 3476	010434 010434	104401			L10024:	TRAP	C\$ETST			

HARDWARI CVCDCA.	TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 3:	37 PAGE GDAL 3:	70 0 R/W REG TEST (1'S	+ 0'S, 0'S + 1'S)	
3477 3478					.SBTTL	TEST 3:	GDAL 3:0 R/W REG TES	ST (1'S + 0'S, 0'S + 1'S)	
3479 3480 3481 3482 3483 3484 3485 3486 3487 3488					: ++ : THIS : BE LO. : THE R	TEST WILL CHECK THAT CONTROL REGISTER O READ/WRITE BITS GDAL 3:0, CAN ADED WITH ONES AND ZEORES (12) AND THEN LOADED WITH ZEROES AND ONES (5). EAD ONLY BITS GDAL 7:4 ARE CHECKED TO BE CLEARED DURING THIS TEST.			
3485 3486	010436 010436				13::	BGNTST			
3487 3488	010436	004737	005510			JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR	
3489 3490	010442 010442	104404				BGNSEG TRAP	C\$BSEG		
3489 3490 3491 3492 3493						:LOAD READ/WRITE BITS GDAL 3:0 WITH AN ALTERNATING ONES AND ZEROES DATA ;PATTERN (12).			
3494 3495 3496 3497 3498 3500 3501 3502 3503 3504 3505 3506 3507 3508	010444 010452 010456	112737 004737 001404	000012 006554	002320		MOVB JSR BEQ	#12,ROLOAD PC,LDRDRO 1\$	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK REGISTER O ;IF LOADED OK THEN CONTINUE	
3498 3499	010460	104455				ERRDF TRAP	1.GDALRG.ROEROR CSERDF	REGISTER O NOT EQUAL TO 12	
3500 3501	010462 010464 010466	000001 002406 004754				.WORD .WORD	1 GDALRG ROEROR		
3503 3504	010470	004754			1\$: 10000\$:	ENDSEG	ROENON		
3505 3506	010470	104405				TRAP	C\$ESEG		
3507 3508 3509	010472 010472	104404				BGNSEG TRAP	C\$BSEG		
3510 3511						:LOAD R :PATTER		3:0 WITH AN ALTERNATING ZEROES AND ONES DATA	
3512 3513 3514	010474 010502	112737 004737	000005 006554	002320		MOVB JSR	#5.ROLOAD PC.LDRDRO	; SETUP BITS TO BE LOADED ; GO LOAD, READ AND CHECK REGISTER O	
3515 3516	010506	001404				BEQ ERRDF	1, GDALRG, ROEROR	; IF LOADED OK THEN CONTINUE ; REGISTER O NOT EQUAL TO 5	
3518 3519	010510 010512 010514	104455 000001 002406				TRAP .WORD .WORD	CSERDF 1 GDALRG		
3517 3518 3519 3520 3521 3522	010516 010520	004754		•	2\$:	.WORD ENDSEG	ROEROR		
55/5	010520 010520	104405			10001\$:	TRAP	C\$ESEG		
3524 3525 3526	010522 010522 010522	104401			L10025:	ENDIST	CSETST		
.3220						11111			

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 4:	37 PAGE GDAL 3:	G 6 71 0 R/W REG TEST VIA B	INARY COUNT	
3527 3528 3529 3530 3531 3532 3533 3534					: THIS	TEST WIL	GDAL 3:0 R/W REG TEST L CHECK CONTROL REGIS ILL START INITIALLY HE READ ONLY BITS, G	ST VIA BINARY COUNT  STER O R/W BITS USING A BINARY COUNT PATTERN AT O AND INCREMENT BY ONE UNTIL THE PATTERN DAL 7:4, ARE CHECKED TO BE CLEARED DURING	1.
3535 3536 3537	010524 010524	00/777	005510		T4::	BGNTST	DC INITIE	SELECT AND INITIAL LE TARGET EMILIATOR	
3539 3540 3541	010524	105037	005510			JSR CLRB	PC, INITTE ROLOAD	; SELECT AND INITIALIZE TARGET EMULATOR ; SETUP TO START PATTERN AT 0	
3527 3529 3533 3533 3533 3533 3533 3533 3533	010534 010534 010536 010542 010544 010544 010550 010552 010554	010534 104404 010536 004737 010542 001404 010544 104455 010546 000001 010550 002406 010552 004754	006554		2\$:	BGNSEG TRAP JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	C\$BSEG PC,LDRDRO 2\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	GO LOAD, READ AND CHECK CONTROL REG O THE LOADED OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED	
3552 3553 3554 3555 3556 3557 3558 3559 3560	010554 010554 010556 010562 010570 010572 010572 010572	104405 005237 122737 001361	002320 000020	002320	10000\$: L10026:	TRAP INC CMPB BNE ENDTST	C\$ESEG ROLOAD #20,ROLOAD 1\$	;UPDATE REGISTER O BY ONE ;CHECK IF ALL R/W BITS TESTED ;IF NOT THEN LOAD NEXT PATTERN	

```
TEST 5: ADAL 15:0 REG TEST (1'S AND 0'S)
CVCDCA.P11
               10-SEP-81 11:41
                                            .SBITL TEST 5: ADAL 15:0 REG TEST (1'S AND 0'S)
  3561
  3562
3563
3564
3565
                                            ; THIS TEST WILL CHECK THAT CONTROL REGISTER 2 BITS ADAL 15:0 CAN BE SET TO
                                            ; ALL ONES (177777) AND THEN ALL ZEORES (000000).
  3566
3567
  3568
        010574
                                                     BGNTST
  3569
3570
3571
        010574
                                            T5::
        010574
                 004737 005510
                                                     JSR
                                                              PC.INITTE
                                                                                :SELECT AND INITIALIZE TARGET EMULATOR
  3572
3573
                                                     BGNSEG
        010600
                                                              C$BSEG
        010600 104404
                                                     TRAP
  3574
  3575
                                                     :LOAD, READ AND CHECK CONTROL REGISTER 2 WITH A DATA PATTERN OF ALL ONES
  3576
  3577
3578
                 012737
004737
                                                              #177777, R2LOAD
                                   002330
                                                     MOV
                                                                                         SETUP FOR ALL ONES DATA PATTERN
        010602
                          177777
                                                                                         GO LOAD, READ AND CHECK REGISTER 2
        010610
                          006614
                                                     JSR
                                                              PC,LDRDR2
  3579
        013614
                 001404
                                                     BEQ
                                                              1$
                                                                                         ; IF LOADED OK THEN CONTINUE
                                                              2, ADALRG, RZEROR
                                                                                         :REGISTER 2 NOT EQUAL 177777
  3580
                                                     ERRDF
        010616
  3581
                                                     TRAP
        010616
                 104455
                                                              CSERDF
                 000002
                                                     . WORD
  3582
        010620
        010622
010624
010626
  3583
                  002513
                                                     . WORD
                                                              ADALRG
  3584
3585
                 004770
                                                              R2EROR
                                                     . WORD
                                                     ENDSEG
                                            10000$:
  3586
        010626
  3587
        010626
                 104405
                                                     TRAP
                                                              C$ESEG
  3588
  3589
        010630
                                                     BGNSEG
  3590
        010630
                 104404
                                                     TRAP
                                                              C$BSEG
  3591
3592
                                                     :LOAD. READ AND CHECK CONTROL REG 2 WITH A DATA PATTERN OF ALL ZEROES.
  3593
                                                                                         ; SETUP ALL ZEROES DATA PATTERN
  3594
        010632
                 005037
                          002330
                                                     CLR
                                                              R2LOAD
                 004737
  3595
         010636
                          006614
                                                     JSR
                                                              PC,LDRDR2
                                                                                         :GO LOAD, READ AND CHECK REGISTER 2
  3596
                  001404
                                                              25
         010642
                                                     BEQ
                                                                                         ; IF LOADED OK THEN CONTINUE
  3597
         010644
                                                              2,ADALRG,RZEROR
                                                                                         :REGISTER 2 NOT EQUAL TO 000000
                                                     ERRDF
                 104455
000002
002513
  3598
         010644
                                                              C$ERDF
                                                     TRAP
  3599
         010646
                                                     . WORD
                                                              ADALRG
  3600
        010650
                                                     . WORD
        010652
                  004770
  3601
                                                     . WORD
                                                              R2EROR
  3602
3603
                                                     ENDSEG
        010654
                                            100015:
         010654
  3604
         010654
                 104405
                                                     TRAP
                                                              C$ESEG
  3605
         010656
                                                     ENDIST
  3606
                                            L10027:
         010656
  3607
         010656
                 104401
                                                     TRAP
                                                              C$ETST
  3608
```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 72

H 6

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 73 TEST 6: ADAL 15:0 REG TEST (1'S + 0'S, 0'S + 1'S) 10-SEP-81 11:41 CVCDCA.P11 .SBTTL TEST 6: ADAL 15:0 REG TEST (1'S + 0'S, 0'S + 1'S) 3609 3610 3611 3612 3613 3614 3615 : THIS TEST WILL CHECK CONTROL REGISTER 2 READ/WRITE BITS ADAL 15:0 WITH AN ALTERNATING ONES AND ZEROES DATA PATTERN (125252) AND THEN WITH AN ALTERNATING : ZEROES AND ONES DATA PATTERN (052525). 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 **BGNTST** 010660 010660 T6:: 010660 004737 005510 JSR PC. INITTE :SELECT AND INITIALIZE TARGET EMULATOR 010664 BGNSEG C\$BSEG TRAP 010664 104404 ; LOAD, READ AND CHECK CONTROL REGISTER 2 WITH AN ALTERNATING ONES AND :ZEORES DATA PATTERN (125252) 3627 002330 #125252, R2LOAD SETUP DATA PATTERN TO BE LOADED 010666 012737 125252 MOV 3628 3629 3630 3631 GO LOAD, READ AND CHECK REGISTER 2 004737 010674 JSR PC.LDRDR2 006614 010700 001404 BEQ 15 : IF LOADED OK THEN CONTINUE 2, ADALRG, RZEROR :REGISTER 2 NOT ENUAL 125252 010702 ERRDF 010702 104455 TRAP C\$ERDF 3633 3633 3634 3635 3636 3637 3638 3639 3640 010704 000002 . WORD 002513 010706 . WORD ADALRG 010710 004770 . WORD R2EROR 010712 **ENDSEG** 010712 10000\$: 010712 TRAP 104405 C\$ESEG BGNSEG 010714 010714 104404 TRAP C\$BSEG ; LOAD, READ AND CHECK CONTROL REGISTER 2 WITH AN ALTERNATING ZEROES AND 3542 3643 ONES DATA PATTERN (052525) 010716 012737 052525 002330 #052525, R2LOAD SETUP PATTERN TO BE LOADED 3645 MOV GO LOAD, READ AND CHECK REGISTER 2 004737 010724 3646 006614 PC, LDRDR2 JSR 3647 3648 010730 2\$ 2,ADALRG,R2EROR 001404 BEQ 010732 010732 REGISTER 2 NOT EQUAL 052525 ERRDF 3649 TRAP C\$ERDF 104455 3650 010734 000002 . WORD 3651 3652 3653 010736 002513 . WORD ADALRG 010740 004770 . WORD R2EROR 010742 ENDSEG 3654 3655 3656 010742 010742 100015: TRAP 104405 C\$ESEG 010744 ENDIST 3657 010744 L10030: 3658 010744 104401 TRAP CSETST 3659

I 6

							J 6	
HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 7:	37 PAGE ADAL 15	:0 REG TEST (LOW BYT	E) USING BINARY COUNT
3660 3661					.SBTTL	TEST 7:	ADAL 15:0 REG TEST	(LOW BYTE) USING BINARY COUNT
3662 3663 3664 3665					: BINAR	Y COUNT	L CHECK CONTROL REGI PATTERN. THE TEST P 377 BY AN INCREMENT	STER 2 READ/WRITE BITS ADAL 7:0 USING A ATTERN WILL START WITH A PATTERN OF 0 AND OF ONE.
3668 3669	010746				17::	BENTST		
3670	010746	004737	005510			JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR
3672	010752	005037	002330			CLR	R2LOAD ,	SET PATTERN INITIALLY TO 0
3666 3667 3668 3669 3670 3671 3672 3673 3675 3676 3677 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690	010756 010756 010760 010764 010766 010770 010772 010774 010776	104404 004737 001404 104455 000002 002513 004770	006614		1\$: 2\$:	BGNSEG TRAP JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	C\$BSEG PC.LDRDR2 2\$ 2.ADALRG.R2EROR C\$ERDF 2 ADALRG R2EROR	GO LOAD, READ AND CHECK REGISTER 2 IF LOADED OK THEN CONTINUE REGISTER 2 NOT EQUAL EXPECTED
3684 3685 3686 3687 3688 3689	010776 010776 011000 011004 011012 011014	104405 005237 032737 001761	002330 000400	002330	10000\$:	TRAP INC BIT BEQ ENDTST	C\$ESEG R2LOAD #ADAL8,R2LOAD 1\$	;UPDATE TEST PATTERN BY ONE ;CHECK IF PATTERN DONE ;IF NOT THEN DO NEXT PATTERN
3691	011014	104401			L10031:	TRAP	CSETST	

						K 6	
E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 8:	37 PAGE ADAL 15	75 :0 REG TEST (HIGH BYTE)	USING BINARY COUNT
				.SBTTL	TEST 8:	ADAL 15:0 REG TEST (HIG	SH BYTE) USING BINARY COUNT
				: THIS : BINAR : INCRE	TEST WIL Y COUNT MENT BY	L CHECK CONTROL REGISTER PATTERN. THE TEST PATTE 400 UNTIL THE PATTERN 17	R 2 READ/WRITE BITS ADAL 15:8 USING A FRN WILL START WITH A PATTERN OF 0 AND 77400 HAS BEEN LOADED.
011016				тя	BGNTST		
011016	004737	005510		10	JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR
011022	005037	002330			CLR	R2LOAD	SET PATTERN INITIALLY TO 0
011026 011026 011030 011034 011036 011040 011042 011044 011046	104404 004737 001404 104455 000002 002513 004770	006614		1\$: 2\$:	BGNSEG TRAP JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	C\$BSEG PC.LDRDR2 2\$ 2.ADALRG.R2EROR C\$ERDF 2 ADALRG R2EROR	GO LOAD, READ AND CHECK REGISTER 2 ;IF LOADED OK THEN CONTINUE ;REGISTER 2 NOT EQUAL EXPECTED
011046 011050 011056 011060	104405 062737 001363	000400	002330		TRAP ADD BNE ENDIST	C\$ESEG #ADAL8,R2LOAD 1\$	:UPDATE TEST PATTERN BY ONE :IF NOT DONE THEN DO NEXT PATTERN
011060	104401			110032:	TRAP	C\$ETST	
	011016 011016 011016 011022 011026 011026 011030 011034 011036 011040 011042 011044 011046 011046 011050 011050 011060 011060	011016 011016 011016 011016 004737 011022 005037 011026 104404 011036 1044737 011036 004737 011036 104455 011040 00002 011042 002513 011044 004770 011046 011046 011046 011050 062737 011056 001363 011060 011060	011016 011016 011016 011016 004737 005510 011022 005037 002330 011026 104404 011030 004737 006614 011034 001404 011036 011036 104455 011040 000002 011042 002513 011044 004770 011046 011046 010465 011050 062737 000400 011060 011060	011016 011016 011016 011016 004737 005510 011022 005037 002330 011026 104404 011030 004737 006614 011034 001404 011036 011036 104455 011040 000002 011042 002513 011040 004770 011046 011046 011046 011046 004770 011050 062737 000400 002330 011050 01363 011060	P11 10-SEP-81 11:41	P11 10-SEP-81 11:41 TEST 8: ADAL 15  .SBITL TEST 8:  ###	### TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 75 ### TEST 8: ADAL 15:0 REG TEST (HIGH BYTE)  ### SBITL TEST 8: ADAL 15:0 REG TEST (HIGH BYTE)  ### SBINARY COUNT PATTERN. THE TEST PATTE  ### SINARY COUNT PATTERN. THE TEST PATTER  ### SINARY COUNT PATTERN  ### SINARY COUNT PATTERN  ### SINARY COUNT PATTERN  ### SINARY COUNT PATTERN  ### SINARY COUNT PAT

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 76
CVCDCA.P11
                 10-SEP-81 11:41
                                                    TEST 9: VDAL REGISTER R/W BIT TEST
                                                    .SBTTL TEST 9: VDAL REGISTER R/W BIT TEST
  3724
3725
3726
3727
3728
3729
3730
3731
3732
                                                    THIS TEST WILL CHECK THAT CONTROL REGISTER 4 READ/WRITE BITS VDAL7, VDAL2, VDAL1 AND VDALO CAN BE SET AND CLEARED. THE TEST WILL CHECK THESE BITS
                                                       USING A DECREMENTING BINARY COUNT PATTERN. THE READ ONLY BITS WILL BE CHECKED
                                                      TO BE ZEROES DURING THIS TEST. READ ONLY BITS VDAL 15:8 SHOULD BE ZERO AS A RESULT OF VDAL2 H BEING SET TO A ONE DURING THIS TEST. READ ONLY BITS 6:3
                                                      SHOULD BE A ZERO AS A RESULT OF ADAL BIT 10 BEING A ZERO. THE ADAL REGISTER WAS CLEARED IN THE ABOVE ROUTINE "INITTE".
   3733
3734
   3735
  3736
          011062
                                                              BGNTST
  3737
3738
          011062
                                                    T9::
                    004737
012737
          011062
                               005510
                                                                                                         SELECT AND INITIALIZE TARGET EMULATOR
                                                               JSR
                                                                         PC.INITTE
                                                                         #VDAL7!VDAL2!VDAL1!VDALO,R4LOAD ;START ALL R/W BITS ON A ONE #8.,R1 ;SETUP TEST PATTERN COUNTER
   3739
          011066
                               000207
                                         002334
                                                              MOV
   3740
                    012701
          011074
                               000010
                                                              MOV
  3741
3742
3743
          011100
                                                    1$:
                                                              BGNSEG
          011100 104404
                                                               TRAP
                                                                         C$BSEG
  3744
3745
                                                               ;LOAD, READ AND CHECK VDAL REGISTER'S READ/WRITE BITS WITH A DECREASING
                                                               BINARY COUNT PATTERN. THE PATTERN WILL START AT 207 AND DECREASE BY
   3746
                                                              ONE TO A PATTERN OF 200. THE PATTERN WILL THEN BE RESET TO 7 AND DECREASE BY ONE UNTIL THE PATTERN OF ZERO HAS BEEN LOADED AND CHECKED.
   3747
   3748
   3749
   3750
          011102 004737
                               006640
                                                                         PC, LDRDR4
                                                                                                         GO LOAD, READ AND CHECK VDAL REGISTER
  3751
3752
3753
                    001404
                                                                         2$
          011106
                                                              BEQ
                                                                                                        : IF LOADED OK THEN CONTINUE
          011110
                                                               ERRDF
                                                                         3, VDALRG, R4EROR
                                                                                                        : VDAL REGISTER NOT EQUAL EXPECTED
          011110
                    104455
                                                               TRAP
                                                                         C$ERDF
  3754
3755
3756
3757
          011112
                     000003
                                                               . WORD
                    002537
          011114
                                                               . WORD
                                                                         VDALRG
          011116
                    005004
                                                               . WORD
                                                                         R4EROR
          011120
                                                              ENDSEG
  3758
3759
                                                    10000$:
          011120
          011120
                   104405
                                                               TRAP
                                                                         C$ESEG
  3760
          011122
011124
011126
011132
011134
                                                                                                        CHECK IF DONE WITH LOW ORDER 3 BITS ; IF YES CHECK IF BIT 7 HAS BEEN CLEARED
   3761
                    005301
                                                              DEC
   3762
3763
                     001403
                                                                         3$
                                                              BEQ
                     005337
                               002334
                                                              DEC
                                                                         R4LOAD
                                                                                                         DECREMENT TEST PATTERN BY ONE
                    000762
105737
   3764
                                                                                                         GO LOAD THE NEXT PATTERN
                                                               BR
                                                                         1$
   3765
                                                               TSTB
                                                                                                         CHECK IF BIT 7 HAS BEEN CLEARED
                               002334
                                                    3$:
                                                                         R4LOAD
  3766
3767
3768
                    100006
          011140
                                                              BPL
                                                                         4$
                                                                                                         ; IF YES THEN TEST IS DONE
                    012701
012737
          011142
                                                              MOV
                                                                         #8. .R1
                                                                                                         RESET PATTERN COUNTER
                               000010
                                                                         #VDAL2!VDAL1!VDALO,R4LOAD ; SET THE LOW ORDER 3 BITS TO ONES ; REPEAT THE TEST AGAIN WITH BIT 7 A 0
                               000007
                                         002334
          011146
                                                              MOV
                     000751
   3769
          011154
                                                              BR
   3770
          011156
                                                              ENDIST
   3771
                                                    L10033:
          011156
          011156 104401
                                                              TRAP
                                                                         CSETST
```

L 6

HARDWARE TESTS MAI	CY11 30(1046)	16-SEP-81	15:37	PAGE	77				
CVCDCA.P11 10-SE		TES	T 10:	HDAL 15	:0 REG	TEST	(1'5	AND	0'5)

3773 3774 3775 3776 3777 3778 3779 3780 3781 3782					: ++ : THIS : (1777 : TEST : COMMA : OCCUR : DATA : COMMA	ER BITS 15:0 CAN BE SET TO ALL ONES 00). TO SELECT THE HDAL REGISTER, THE IN CONTROL REGISTER 0. ON A WRITE AL1 AND GDALO SET TO ONES, PULSES WILL T3 HB H. THESE PULSES WILL CAUSE THE D INTO THE HDAL REGISTER. ON A READ AL1 AND GDALO SET TO ONES, A PULSE WILL		
3781 3782 3783 3784 3785 3786 3787 3788	011160 011160				; OCCUR ; READB. ;	ON THE	SIGNAL RPT3 L. THIS SIGN	AL WILL CAUSE THE HDAL REGISTER TO BE
3789 3790 3791 3792	011160 011164 011164	104404	005510			JSR BGNSEG TRAP	PC, INITTE C\$BSEG	SELECT AND INITIALIZE TARGET EMULATOR
3793 3794 3795 3796						:SET GD :REGIST	AL1 AND GDALO TO ONES IN ER WHEN A WRITE OR READ	CONTROL REGISTER O TO SELECT THE HDAL COMMAND IS ISSUED TO CONTROL REGISTER 6.
3797 3798 3799 3800 3801	011166	004737	006754			; ALL ON	ES (1777777) BY ISSUING A	;SELECT HDAL REG VID GDAL BITS 2:0  STER BITS 15:0 WITH A DATA PATTERN OF WRITE AND READ COMMAND TO CONTROL O SET IN CONTROL REGISTER 0.
3802 3803 3804 3805 3806 3807 3808 3809 3810	011172 011200 011204 011206 011206 011210 011212 011214 011216	012737 004737 001404 104455 000004 002605 005020	177777 006672	002342		MOV JSR BEQ ERRDF Trop .WORD .WORD	#177777,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	;SETUP DATA TO BE LOADED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL 177777
3811 3812 3813 3814	011216 011216 011216	104405			1\$: 10000\$:	ENDSEG	C\$ESEG	

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 78
CVCDCA.P11 10-SEP-81 11:41 TEST 10: HDAL 15:0 REG TEST (1'S AND 0'S) 011220 011220 104404 3815 3816 3817 3818 3820 3821 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 BGNSEG C\$BSEG TRAP :LOAD, READ AND CHECK HDAL REGISTER BITS 15:0 WITH A DATA PATTERN OF ALL ZEORES (000000) BY ISSUING A WRITE AND READ COMMAND TO CONTROL :REGISTER 6 WITH GDAL1 AND GDALO SET IN CONTROL REGISTER O. 011222 011226 011232 011234 011234 005037 004737 002342 :SETUP DATA TO BE LOADED CLR R6LOAD GO LOAD, READ AND CHECK HDAL REGISTER ; IF LOADED OK THEN CONTINUE JSR PC, LDRDR6 001404 BEQ 4, HDALRG, ROGERR ERRDF :HDAL REGISTER NOT EQUAL 000000 TRAP CSERDF 104455 011236 011240 011242 000004 . WORD 002605 005020 . WORD HDALRG . WORD RO6ERR 011244 2\$: 10001\$: ENDSEG 011244 011244 104405 TRAP C\$ESEG ENDIST 011246 011246 L10034: 3835 3836 104401 TRAP CSETST

3837					.SBTTL	TEST 11	: HDAL 15:0 REG TEST (1'	s + 0's, 0's + 1's)	
3837 3838 3839 3840 3841 3842 3843 3845 3846 3846 3847 3848 3849					; ALTER ; ONES ; GDAL1 ; REGIS ; WPT3 ; TO BE ; WITH	NATING ODATA PAT AND GDA TER 6 WI LB H AND LOADED GDAL1 AN	TERN (052525). TO SELECTERN (052525).	ER BITS 15:0 CAN BE LOADED WITH AN RN (125252) AND AN ALTERNATING ZEROES AT THE HDAL REGISTER, THE TEST WILL SET GISTER 0. ON A WRITE COMMAND TO CONTRO ONES, PULSES WILL OCCUR ON THE SIGNAL S WILL CAUSE THE DATA ON A WRITE COMMAND ON A READ COMMAND TO CONTROL REGISTER ULSE WILL OCCUR ON THE SIGNAL RPT3 L. TER TO BE READBACK.	DL S VD
3851	011250 011250				T11::	BGNTST			
3852 3853 3854	011250	004737	005510			JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR	ı
3854 3855 3856 3857 3858 3859 3860	011254 011254	104404				BGNSEG TRAP	C\$BSEG		
3858 3859						:SET GD :REGIST	AL1 AND GDALO TO ONES IN ER WHEN A WRITE OR READ	CONTROL REGISTER O TO SELECT THE HDAL COMMAND IS ISSUED TO CONTROL REGISTER 6	
3861 3862	011256	004737	006754			JSR	PC, SLHDAL	;SELECT HDAL REG VIA GDAL BITS 2:0	
3863 3864 3865 3866 3867						;LOAD, ;AND ZE ;TO CON ;REGIST	ITROL REGISTER 6 WITH GDA	STER BITS 15:0 WITH AN ALTERNATING ONES 2) BY ISSUING A WRITE AND READ COMMAND L1 AND GDALO SET TO ONES IN CONTROL	
3868 3869 3870	011262 011270 011274	012737 004737 001404	125252 006672	002342		MOV JSR BEQ	#125252,R6LOAD PC,LDRDR6 1\$	;SETUP DATA TO BE LOADED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE	ı
3871 3872 3873 3874 3875	011300 011302 011304	104455 000004 002605 005020				ERRDF TRAP .WORD .WORD .WORD	4, HDALRG, ROGERR CSERDF 4 HDALRG ROGERR	HDAL REGISTER NOT EQUAL 125252	
3873 3874 3875 3876 3876 3877 3878 3879	011306 011306 011306	104405			15:	TRAP	C\$ESEG		

3880 3881 3882 3883 3884 3885 3886 3887 3888	011310 011310	104404				BGNSEG TRAP ;LOAD, I ;ZEROES ;COMMANI ;REGIST	D TO CONTROL REGISTER 6	STER BITS 15:0 WITH AN ALTERNATING 052525) BY ISSUING A WRITE AND READ WITH GDAL1 AND GDALO SET IN CONTROL
3888 3889 3890 3891 3892 3893 3894 3895 3896 3898 3899 3900	011312 011320 011324 011326 011326 011330 011332 011334 011336	012737 004737 001404 104455 000004 002605 005020	052525 006672	002342	2\$: 10001\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG	#052525,R6LOAD PC,LDRDR6 2\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	;SETUP DATA PATTERN TO BE LOADED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CUNTINUE ;HDAL REGISTER NOT EQUAL 052525
3900 3901 3902 3903 3904	011336 011340 011340 011340	104401			L10035:	ENDTST	C\$ETST	

3952

	DWARE DCA.P	TESTS	MACY11 0-SEP-81	30(1046) 11:41		-81 15:3 TEST 13:		82 5:0 REG TEST (HIGH BYTE)	USING BINARY COUNT	
3	953					.SBTTL	TEST 13	: HDAL 15:0 REG TEST (HI	GH BYTE) USING BINARY COUNT	
333	954 955 956 957 958 959 960 961 963 964					PATTER PATTER ARE HI GDALO 6, DA	RN. THE RN 177400 DAL BITS TO ONES TA WILL OF	TEST PATTERN WILL START  O HAS BEEN LOADED INTO T  15:8. TO SELECT THE HD  IN CONTROL REGISTER O.  BE LOADED INTO THE HDAL	THE HDAL REGISTER USING A BINARY COUNT WITH O AND INCREMENT BY 400 UNTIL THE HE HDAL REGISTER. THE BITS BEING TESTED AL REIGSTER, THE TEST WILL SET GDAL1 AND ON A WRITE COMMAND TO CONTROL REGISTER REGISTER VIA THE SIGNALS WPT3 LB H AND ROL REGISTER 6, DATA WILL BE READ FROM L.	
3		011416				T13::	BGNTST			
3	968	011416	004737	005510		115	JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR	
3	970	011422	005037	002342			CLR	R6LOAD	START INITIAL PATTERN AT 0	
3	971 972 973 974	011426 011426	104404			1\$:	BGNSEG TRAP	C\$BSEG		
3	975 976 977						SET GD	AL1 AND GDALO TO ONES IN ER WHEN A WRITE OR READ	CONTROL REGISTER O TO SELECT THE HDAL COMMAND IS ISSUED TO CONTROL REGISTER 6.	
3	978 979	011430	004737	006754			JSR	PC,SLHDAL	GO SELECT HOAL REG VIA GOAL BITS 2:0	
3	980 981 982						: THE LO	READ AND CHECK HDAL REGIS W BYTE OF THE HDAL REGIS THIS TEST.	STER BIRS 15:0 WITH A BINARY COUNT PATTERN TER WILL BE CHECKED TO CONTAIN ZEROES	
3		011434 011440 011442	004737 001404	006672			JSR BEQ ERRDF	PC,LDRDR6 2\$ 4,HDALRG,RO6ERR	GO LOAD, READ AND CHECK THE HDAL REG IF LOADED OK THEN CONTINUE HDAL REG NOT EQUAL EXPECTED	
7	987	011442	104455				TRAP .WORD	CSERDF	, HUNE REG NOT ENGLE EXPECTED	
1010101	989 990 991	011446 011450 011452 011452	002605,			2\$:	.WORD .WORD ENDSEG	HDALRG ROGERR		
A STATE OF THE PARTY.	5987 5988 5989 5990 5991 5993 5994 5995 5996 5997 5998	011452 011454 011462 011464	104405 062737 001361	000400	002342	10000\$:	TRAP ADD BNE ENDIST	C\$ESEG #HDAL8,R6LOAD 1\$	; UPDATE THE HIGH BYTE BY ONE ; IF PATTERN NOT DONE LOAD NEXT WORD	
17.77	998	011464	104401			L10037:	TRAP	CSETST		
-	.,,,									

HARDWARE CVCDCA.F	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 14	37 PAGE : MODE R	83 REG 15:0 REG TEST (1'S	AND 0'S)	
4000 4001					.SBTTL	TEST 14	: MODE REG 15:0 REG TE	ST (1'S AND 0'S)	
4002 4003 4004 4005 4006 4007 4008 4009 4010 4011					: (1777 : TEST : CONTR : SIGNA : WRITE : CONTR	77) AND WILL SET OL REGIS LS WPT4 COMMAND OL REGIS	THEN TO ALL ZEROES (00 GDAL2 TO A ONE IN CONSTER 6 WITH GDAL2 SET TO BE LOADED INTO THE GTER 6 WITH GDAL2 SET INTO THE GTER 6 WITH GDAL2 WITH GDA	STER BITS 15:0 CAN BE SET TO ALL ON 10000). TO SELECT THE MODE REGISTER ITROL REGISTER 0. ON A WRITE COMMAN O A ONE, PULSES WILL BE OCCUR ON THE MODE REGISTER. ON A READ COMMAND N CONTROL REGISTER 0, A PULSE WILL WILL CAUSE THE MODE REGISTER TO BE	D TO E HE TO OCCUR
4012 4013 4014 4015	011466 011466 011466	004737	005510		T14::	BGNTST JSR	PC, INITTE	;SELECT AND INITIALIZE TARGET EM	ULATOR
4016 4017 4018 4019	011472 011472	104404				BGNSEG TRAP	C\$BSEG		1
4020 4021 4022						SET GD	ALZ TO A ONE IN CONTRO WRITE OR READ COMMAND	L REGISTER O TO SELECT THE MODE REG IS ISSUED TO CONTROL REGISTER 6.	ISTER
4023	011474	004737	007006			JSR	PC,SLMODR	GO SELECT MODE REG VIA GDAL BIT	S 2:0
4025 4026 4027						;LOAD, ;ALL ON ;REGIST	READ AND CHECK MODE RE NES (1777777) BY ISSUING TER 6 WITH GDAL2 SET IN	GISTER BITS 15:0 WITH A DATA PATTER A WRITE AND READ COMMAND TO CONTRO I CONTROL REGISTER 0.	N OF
4028 4029 4030 4031 4032	011500 011506 011512	012737 004737 001404	177777 006672	002342		MOV JSR BEQ	#177777,R6LOAD PC,LDRDR6 1\$	;SETUP DATA TO BE LOADED ;GO LOAD, READ AND CHECK MODE RE ;IF LOADED OK THEN CONTINUE	GISTER
4032 4033 4034 4035 4036 4037 4038 4039 4040	011516 011520 011522 011524	104455 000004 002631 005020			1\$: 10000\$:	ERRDF TRAP .WORD .WORD .WORD ENDSEG	4,MODREG,ROGERR CSERDF 4 MODREG ROGERR	; MODE REGISTER NOT EQUAL 177777	
4038 4039 4040	011524	104405			10000\$:	TRAP	C\$ESEG		

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 1 TEST	5:37 PAGE 14: MODE R	G 7 REG 15:0 REG TEST (1	'S AND 0'S)						
4041 4042 4043 4044	011526 011526	104404			BGNSEG TRAP	C\$BSEG							
4045 4046 4047 4048					;LOAD, READ AND CHECK MODE REGISTER BITS 15:0 WITH A DATA PATTERN OF ;ALL ZEORES (000000) BY ISSUING A WRITE AND READ COMMAND TO CONTROL ;REGISTER 6 WITH GDAL2 SET IN CONTROL REGISTER 0.								
4049 4050 4051	011530 011534 011540 011542 011542 011544 011546 011550 011552	005037 004737 001404	002342 006672		CLR JSR BEQ ERRDF	R6LOAD PC,LDRDR6 2\$ 4,MODREG,RO6ERR	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK MODE REGISTER IF LOADED OK THEN CONTINUE MODE REGISTER NOT EQUAL 000000						
4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060		104455 000004 002631 005020		2\$:	TRAP .WORD .WORD .WORD ENDSEG	C\$ERDF 4 MODREG ROGERR	, HODE REGISTER NOT ENOAE GOODGO						
4058	011552 011552	104405		10001	TRAP	C\$ESEG -							
4061 4062 4063 4064	011554 011554 011554	104401	Ľ		0: ENDIST	C\$ETST							

HARDWARI CVCDCA.		MACY11 0-SEP-81			-81 15: TEST 15	37 PAGE : MODE R	85 EG 15:0 REG TEST (1'S +	-0's, 0's + 1's)	
4065 4066					.SBTTL	TEST 15	: MODE REG 15:0 REG TES	T (1'S + 0'S, 0'S + 1'	(5)
4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078					: ALTER : ONES : GDAL2 : REGIS : WPT4 : TO BE : WITH	NATING ODATA PAT IN THE TER 6 WI LB H AND LOADED GDAL2 SE	L CHECK THAT MODE REGISTER AND ZEROES DATA PATT TERN (052525). TO SELE LOW BYTE OF CONTROL REGISTER TO A ONE I WPT4 HB H. THESE PULSINTO THE MODE REGISTER. TO A ONE, A PULSE WILL E MODE REGISTER TO BE REGISTER.	ERN (125252) AND AN ALECT THE MODE REGISTER, SISTER O. ON A WRITE IN REG O, PULSES WILL CAUSE THE DATA ON A READ COMMAND TO L OCCUR ON THE SIGNAL	TERNATING ZEROES AND THE TEST WILL SET COMMAND TO CONTROL OCCUR ON THE SIGNALS ON A WRITE COMMAND CONTROL REGISTER 6
4079 4080 4081	011556 011556 011556	004737	005510		115::	BGNTST JSR	PC, INITTE	SELECT AND INITIAL	ZE TARGET EMULATOR
4082 4083 4084 4085	011562 011562	104404				BGNSEG TRAP	C\$BSEG		
4086 4087 4088						:SET GD :MODE R	AL2 TO A ONE IN THE LOW EGISTER WHEN A WRITE OF	READ COMMAND IS ISSUE	STER 0 TO SELECT THE D TO CONTROL REG 6.
4089	011564	004737	007006			JSR	PC,SLMODR	;GO SELECT MODE REG	VIA GDAL BITS 2:0
4091 4092 4093						:LOAD, :AND ZE :TO CON	READ AND CHECK MODE REG ROES DATA PATTERN (1252 TROL REGISTER 6 WITH GD	SISTER BITS 15:0 WITH A 252) BY ISSUING A WRITE DAL2 SET TO A ONE IN CO	AN ALTERNATING ONES E AND READ COMMAND ONTROL REGISTER 0.
4094 4095 4096 4097	011570 011576 011602	012737 004737 001404	125252 006672	002342		MOV JSR BEQ	#125252,R6LOAD PC,LDRDR6 1\$	;SETUP DATA TO BE LO ;GO LOAD, READ AND ( ;IF LOADED OK THEN (	CHECK MODE REGISTER
4098 4099 4100 4101 4102 4103 4104	011604 011604 011606 011610 011612	104455 000004 002631 005020				ERRDF TRAP .WORD .WORD .WORD ENDSEG	4, MODREG, ROGERR C\$ERDF 4 MODREG ROGERR	MODE REGISTER NOT E	:QUAL 123232
4104 4105 4106	011614 011614 011614	104405			1\$: 10000\$:	TRAP	C\$ESEG		

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 86 TEST 15: MODE REG 15:0 REG TEST (1'S + 0'S, 0'S + 1'S) CVCDCA.P11 10-SEP-81 11:41 4107 4108 011616 BGNSEG TRAP 4109 011616 104404 C\$BSEG 4110 ; LOAD, READ AND CHECK MODE REGISTER BITS 15:0 WITH AN ALTERNATING ; ZEROES AND ONES DATA PATTERN (052525) BY ISSUING A WRITE AND READ 4111 4112 COMMAND TO CONTROL REGISTER 6 WITH GDAL2 SET TO A ONE IN CONTROL REG O. 4114 012737 SETUP DATA PATTERN TO BE LOADED 4115 011620 052525 002342 MOV #052525, R6LOAD 011626 4116 PC.LDRDR6 006672 JSR GO LOAD, READ AND CHECK MODE REGISTER 2\$ 001404 BEQ : IF LOADED OK THEN CONTINUE 4118 011634 011634 4, MODREG, ROSERR ERRDF :MODE REGISTER NOT EWUAL 052525 104455 TRAP C\$ERDF 4119 011634 4120 011636 4121 011640 4122 011642 4123 011644 4124 011644 4125 011644 4126 4127 011646 4128 011646 4129 011646 000004 . WORD . WORD 002631 MODREG 005020 . WORD R06ERR ENDSEG 10001\$: 104405 TRAP C\$ESEG ENDIST L10041: TRAP 011646 104401 CSETST

1 7

HARDWARE CVCDCA.F		MACY11 3		16-SEP-	-81 15:3 TEST 16	37 PAGE MODE RE	87 EG 15:0 REG TEST (LOW BY)	TE) USING BINARY COUNT
4131					.SBTTL	TEST 16	: MODE REG 15:0 REG TEST	(LOW BYTE) USING BINARY COUNT
4132 4133 4134 4135 4136 4137 4138 4139 4140 4141					PATTER PATTER ARE MI IN LOV 6, DA	RN. THE RN 377 HA R BITS 7: W BYTE OF TA WILL E HB H. OF	TEST PATTERN WILL START AS BEEN LOADED INTO THE M OL TO SELECT THE MODE F	THE MODE REGISTER USING A BINARY COUNT WITH O AND INCREMENT BY ONE UNTIL THE MODE REGISTER. THE BITS BEING TESTED REGISTER, THE TEST WILL SET GDAL2 TO A 1 N A WRITE COMMAND TO CONTROL REGISTER REGISTER VIA THE SIGNALS WPT4 LB H AND ROL REGISTER 6, DATA WILL BE READ FROM L.
	011650				T16	BGNTST		
4146	011650 011650	004737	005510		116::	JSR	PC, INITTE	; SELECT AND INITIALIZE TARGET EMULATOR
	011654	005037	002342			CLR	R6LOAD	START INITIAL PATTERN AT 0
4149 4150 4151 4152	011660 011660	104404			1\$:	BGNSEG TRAP	C\$BSEG	
4153 4154 4155						:SET GD/ :MODE RI	AL2 TO A ONE IN THE LOW E EGISTER WHEN A WRITE OR F	BYTE OF CONTROL REGISTER O TO SELECT THE READ COMMAND IS ISSUED TO CONTROL REG 6.
4156	011662	004737	007006			JSR	PC,SLMODR	GO SELECT MODE REG VIA GDAL BITS 2:0
4158 4159 4160 4161						; THE HI	READ AND CHECK MODE REGIS GH BYTE OF THE MODE REGIS THIS TEST.	STER BITS 7:0 WITH A BINARY COUNT PATTERN STER WILL BE CHECKED TO CONTAIN ZEROES
4162	011666 011672	004737	006672			JSR BEQ	PC.LDRDR6	GO LOAD, READ AND CHECK THE MODE REG
4164 4165 4166 4167 4168 4169 4170	011674 011674 011676 011700 011702 011704	104455 000004 002631 005020			2\$:	ERRDF TRAP .WORD .WORD .WORD ENDSEG	4.MODREG,ROGERR C\$ERDF 4 MODREG ROGERR	MODE REG NOT EQUAL EXPECTED
4170 4171 4172 4173 4174 4175 4176	011704 011704 011706 011712 011720 011722	104405 005237 032737 001757	002342 000400	002342	10000\$:	TRAP INC BIT BEQ ENDIST	C\$ESEG R6LOAD #MR8,R6LOAD 1\$	:UPDATE TEST PATTERN BY ONE :CHECK IF TEST PATTERN DONE :IF NOT THEN LOAD NEXT PATTERN
4177	011722 011722	104401			L10042:	TRAP	C\$ETST	

							K 7	
CVCDCA.F	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:1 TEST 17	MODE R	EG 15:0 REG TEST (HIGH B	YTE) USING BINARY COUNT
4179 4180					.SBTTL	TEST 17	: MODE REG 15:0 REG TEST	(HIGH BYTE) USING BINARY COUNT
4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191					PATTER PATTER ARE MI IN LOU 6, DA WPT4	RN. THE RN 177400 R BITS 1: W BYTE OF TA WILL INB H. OF	TEST PATTERN WILL START O HAS BEEN LOADED INTO TO SELECT THE MODE F CONTROL REGISTER O. OUR LOADED INTO THE MODE	THE MODE REGISTER USING A BINARY COUNT WITH O AND INCREMENT BY 400 UNTIL THE HE MODE REGISTER. THE BITS BEING TESTED REGISTER, THE TEST WILL SET GDAL2 TO A 1 N A WRITE COMMAND TO CONTROL REGISTER REGISTER VIA THE SIGNALS WPT4 LB H AND ROL REGISTER 6, DATA WILL BE READ FROM L.
4192	011724				T17::	BGNTST		
4193 4194 4195	011724 011724	004737	005510		117	JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR
4196	011730	005037	002342			CLR	R6LOAD	START INITIAL PATTERN AT 0
4197 4198 4199	011734 011734	104404			1\$:	BGNSEG TRAP	C\$BSEG	
4200 4201 4202 4203						SET GDA	AL2 TO A ONE IN THE LOW EGISTER WHEN A WRITE OR	BYTE OF CONTROL REGISTER O TO SELECT THE READ COMMAND IS ISSUED TO CONTROL REG 6.
4204 4205	011736	004737	007006			JSR	PC,SLMODR	GO SELECT MODE REG VIA GDAL BITS 2:0
4206 4207 4208						; THE LO	READ AND CHECK MODE REGIS W BYTE OF THE MODE REGIS	STER BITS 15:8 WITH BINARY COUNT PATTERN TER WILL BE CHECKED TO CONTAIN ZEROES
4209 4210 4211 4212	011742 011746 011750	004737 001404	006672			JSR BEQ ERRDF	PC.LDRDR6 2\$ 4.MODREG.RO6ERR	GO LOAD, READ AND CHECK THE MODE REG FIF LOADED OK THEN CONTINUE MODE REG NOT EQUAL EXPECTED
4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225	011750 011752 011754 011756 011760 011760	104455 000004 002631 005020			2\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 4 MODREG ROGERR	THOSE NEW NOT ENGLE EN LETER
4219 4220 4221 4222	011760 011762 011770 011772	104405 062737 001361	000400	002342	10000\$:	TRAP ADD BNE ENDIST	C\$ESEG #MR8,R6LOAD 1\$	:UPDATE THE HIGH BYTE BY 1 :IF PATTERN NOT DONE THEN LOAD NEXT
4224	011772 011772	104401			L10043:	TRAP	C\$ETST	

TEST 18: FDAL 7:0 REG TEST (1'S AND 0'S) 10-SEP-81 11:41 CVCDCA.P11 SBITL TEST 18: FDAL 7:0 REG TEST (1'S AND 0'S) THIS TEST WILL CHECK THAT FDAL REGISTER BITS 7:0 CAN BE SET TO ALL ONES (377) AND THEN TO ALL ZEROES (000). TO SELECT THE FDAL REGISTER, THE TEST WILL SET GDAL1 TO A ONE IN CONTROL REGISTER O. ON A WRITE COMMAND TO CONTROL REGISTER 6. DATA WILL BE LOADED INTO FDAL REGISTER BITS 7:0 VIA THE SIGNAL WPT2 LB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READBACK FROM THE FDAL REGISTER VIA THE SIGNAL RPT2 L. THE HIGH BYTE, WHICH IS ANOTHER REGISTER, WILL BE IGNORED DURING THIS TEST. 4237 4238 4239 4240 4241 4242 4243 4244 4245 **BGNTST** 011774 011774 T18:: 011774 004737 005510 JSR PC, INITTE :SELECT AND INITIALIZE TARGET EMULATOR 012000 BGNSEG C\$BSEG 012000 104404 TRAP ;SET GDAL1 IN CONTROL REGISTER O TO SELECT THE FDAL REGISTER WHEN A :WRITE OR READ COMMAND IS ISSUED TO CONTROL REGISTER 6. 012002 004737 007154 PC, SLFDAL GE SELECT FDAL REG VIA GDAL BITS 2:0 JSR ; LOAD, READ AND CHECK FDAL REGISTER BITS 7:0 WITH A DATA PATTERN OF ALL ONES (377) BY ISSUING A WRITE AND READ COMMAND TO CONTROL REGISTER 6 :WITH GDAL1 SET TO A ONE IN CONTROL REGISTER O. 4254 4255 4256 4257 4258 4259 012006 #177400, R6MASK :SETUP TO IGNORE HIGH BYTE 012737 177400 MOV 012737 004737 012014 000377 002342 MOV #377, R6LOAD SETUP DATA TO BE LOAPED GO LOAD, READ AND CHECK FDAL REG 012022 006672 **JSR** PC, LDRDR6 012026 012030 012030 001404 BEQ 1\$ : IF DATA LOADED OK THEN CONTINUE 4.FDALRG, ROGERR ERRDF :FDAL REGISTER NOT EQUAL TO 377 104455 TRAP CSERDF 4260 012032 000004 . WORD 4261 4262 002653 . WORD 012034 FDALRG 012036 005020 . WORD RO6ERR 4263 012040 **ENDSEG** 10000\$: 4264 012040 012040 104405 TRAP C\$ESEG 4265 4266

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 89

L 7

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 90 CVCDCA.P11 10-SEP-81 11:41 TEST 18: FDAL 7:0 REG TEST (1'S AND 0'S) 4267 4268 4269 4270 4271 4273 4275 4276 4277 4278 4279 4281 4281 4283 4284 4285 4286 4287 012042 BGNSEG 104404 TRAP C\$BSEG :LOAD, READ AND CHECK FDAL REGISTER BITS 7:0 WITH A DATA PATTERN OF ALL :ZEROES (000) BY ISSUING A WRITE AND READ COMMAND TO CONTROL REGISTER 6 :WITH GDAL1 SET TO A ONE IN CONTROL REGISTER C. 012044 012050 012054 012056 012056 005037 004737 001404 002342 SETUP DATA TO BE LOADED CLR R6L OAD PC,LDRDR6 2\$ 4,FDALRG,RO6ERR GO LOAD, READ AND CHECK FDAL REG JSR BEQ ERRDF FDAL REGISTER NOT EQUAL TO 000 TRAP C\$ERDF 104455 012060 012062 . YORD 000004 002653 . WORD FDALRG 012064 012066 012066 012066 005020 . WORD RO6ERR 2\$: 10001\$: ENDSEG 104405 TRAP :SESEG 012070 012070 012070 ENDIST L10044: 104401 TRAP CSETST

4290

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 91 CVCDCA.P11 10-SEP-81 11:41 TEST 19: FDAL 7:0 REG TEST (1'S + 0'S, 0'S + 1'S' 4291 4292 4293 4294 4295 4296 4297 4298 4301 4302 4304 4305 4306 4307 4308 4311 4312 4313 .SBTT! TEST 19: FDAL 7:0 REG TEST (1'S + 0'S, 0'S + 1'S) : THIS TEST WILL CHECK THAT FDAL REGISTER BITS 7:0 CAN BE LOADED WITH AN ALTER-NATING ONES AND ZEROES DATA PATTERN (252) AND AN ALTERNATING ZEROES AND ONES DATA PATTERN (125). TO SELECT THE FDAL REGISTER, THE TEST WILL SET THE SIGNAL GDAL1 TO A ONE IN CONTROL REGISTER 0. ON A WRITE COMMAND TO CONTROL REGISTER 6, DATA WILL BE LOADED INTO FDAL REGISTER BITS 7:0 VIA THE SIGNAL WPT2 LB H. ON A READ COMMAND TO CONTROL REGISTER 6, DATA WILL BE READBACK FROM THE FDAL REGISTER VIA THE SIGNAL RPT2 1. THE HIGH BYTE, WHICH IS ANOTHER REGISTER, WILL BE IGNORED DURING THIS TEST. 012072 **BGNTST** 119:: 012072 004737 005510, PC.INITTE JSR :SELECT AND INITIALIZE TARGET EMULATOR 012076 012076 BGNSEG 104404 TRAP C\$BSEG ; SET GDAL1 IN CONTROL REGISTER O TO SELECT THE FDAL REGISTER WHEN A :WRITE OR READ COMMAND IS ISSUED TO CONTROL REGISTER 6. 4314 4315 4316 4317 4318 4319 012100 004737 007154 JSR PC.SLFDAL :GO SELECT FDAL REG VIA GDAL BITS 2:0 ;LOAD, READ AND CHECK FDAL REGISTER BITS 7:0 WITH AN ALTERNATING ONES ;AND ZEROES DATA PATTERN (252) BY ISSUING A WRITE AND READ COMMAND TO CONTROL REGISTER 6 WITH GDAL 1 SET TO A ONE IN CONTROL REGISTER O. 012104 012112 012737 002346 177400 MOV #177400, R6MASK SETUP TO IGNORE HIGH BYTE 000252 MOV #252.R6LOAD SETUP DATA TO BE LOADED 004737 012120 006672 GO LO'. READ AND CHECK FDAL REG JSR PC, LDRDR6 012124 001404 BEQ 15 ; IF DATA LOADED OK THEN CONTINUE ERRDF 4.FDALRG.ROGERR :FDAL REGISTER NOT EQUAL TO 252 012126 012130 012132 012134 104455 TRAP C\$ERDF 000004 . WORD 002653 . WORD FDALRG 005020 . WORD RO6ERR 012136 ENDSEG 100005: 012136 104405 TRAP CSESEG

N 7

HADDHADE TESTS MACVII 30/10/6)	14-CED-81 15.77 DAGE 02
CVCDCA.P11 10-SEP-81 11:41	16-SEP-81 15:37 PAGE 92 TEST 19: FDAL 7:0 REG TEST (1'S + 0'S, 0'S + 1'S)

012140 012140	104404				: AND ON	IES DATA PATTERN (125	REGISTER BITS 7:0 WITH AN ALTERNATING ZEROES ) BY ISSUING A WRITE AND READ COMMAND TO AL1 SET TO A ONE IN CONTROL REGISTER 0.
012142 012150 012154 012156 012156 012160 012162 012164 012166	012737 004737 001404 104455 000004 002653 005020	000125 006672	002342	25:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD	#125,R6LOAD PC,LDRDR6 2\$ 4,FDALRG,R06ERR C\$ERDF 4 FDALRG R06ERR	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK FDAL REG IF DATA LOADED OK THEN CONTINUE FDAL REGISTER NOT EQUAL TO 125
012166	104405			100013:	TRAP	C\$ESEG	
012170 012170 012170	104401			L10045:	ENDTST TRAP	C\$F	
	012140 012142 012150 012156 012156 012160 012162 012164 012166 012166 012166	012140 104404  012142 012737 012150 004737 012154 001404 012156 104455 012160 000004 012162 002653 012164 005020 012166 012166 012166 012170 012170 012170	012140 104404  012142 012737 000125 012150 004737 006672 012154 001404 012156 104455 012160 000004 012162 002653 012164 005020 012166 012166 104405  012170 012170 012170	012140 104404  012142 012737 000125 002342  012150 004737 006672  012154 001404  012156 104455  012160 000004  012162 002653  012166 012166  012170  012170  012170	012140 104404  012142 012737 000125 002342  012150 004737 006672  012154 001404  012156 104455  012160 000004  012162 002653  012164 005020  012166 012166  012170  012170  012170	012140 104404	012140 104404 TRAP C\$BSEG  ;LOAD, READ AND CHECK FDAL ;AND ONES DATA PATTERN (125 ;CONTROL REGISTER 6 WITH GD.  012142 012737 000125 002342 012150 004737 006672 012154 001404 012156 104455 012160 000004 012162 002653 012164 005020 012166 012166 104405  012170 012170 012170 012170  TRAP C\$BSEG  ;LOAD, READ AND CHECK FDAL ;AND ONES DATA PATTERN (125 ;CONTROL REGISTER 6 WITH GD.  MOV #125, R6LOAD JSR PC, LDRDR6 BEQ 2\$ ERRDF 4, FDALRG, R06ERR TRAP C\$ERDF .WORD 4 .WORD FDALRG .WORD R06ERR  TRAP C\$ESEG  ENDTST  L10045:

CSETST

110046:

TRAP

4399

4400 4401

012244

104401

	HARDWAR!	ETESTS	MACY11 0-SEF-81	30(1046)	16-SEP	-81 15:	37 PAGE	94 :0 REG TEST USING BI	NARY COUNT
			0-327-61	11.41				: EDAI 7:0 REG TEST	
The same of the sa	4402 4403 4404 4405 4406 4407 4408 4409 4411 4412 4413 4414 4415					; TEST ; ONES ; THE H ; THE S ; THE F ; PROGR ; THE C	PATTERN HAS BEEN IGH BYTE IGNAL WP DAL REGI AM WILL TL BUS. A READ C	WILL START WITH ZERO LOADED INTO THE EOA OF THE FDAL REGISTE T2 HB H WHEN A WRITE STER IS SELECTED VIA SET FDALO H TO A ONE THE EOAI BUS IS REA	R BITS 7:0 USING A BINARY COUNT PATTERN. THE AND INCREMENT BY ONE UNTIL A PATTERN OF ALL I REGISTER AND CHECKED. THE EOAI REGISTER IS R. DATA IS LOADED INTO THE EOAI REGISTER VIA COMMAND IS ISSUED TO CONTROL REGISTER 6 AND GDAL BITS 2:0. TO READ THE EOAI BUS, THE TO SELECT THE EOAI BUS TO BE READ INSTEAD OF DO BACK TO THE LSI-11 VIA THE SIGNAL RATE L CONTROL REGISTER 6 AND THE FDAL REGISTER IS
	4416 4417 4418	012246				T21::	BGNTST		
	4419	012246 012246 012252	004737 012737	005510 000001	002342	121	JSR MOV	PC, INITTE #FDALO, R6LOAD	SELECT AND INITIALIZE TARGET EMULATOR SETUP EDAI FDAL ENABLES + DATA PATTERN
	4420 4421 4422 4423 4424 4425	012260 012260	104404			1\$:	BGNSEG TRAP	C\$BSEG	
	4420						:SELECT :TO ZEO	FDAL REGISTER BY SE RES IN CONTROL REGIS	TTING GDAL1 H TO A ONE AND GDAL BITS 2 AND 0 TER 0.
1	4427 4428 4429	012262	004737	007154			JSR	PC, SLFDAL	SELECT FDAL AND EOAI REG VIA GDAL 2:0
	4430 4431 4432 4433 4434 4435 4436 4437 4438						; PATTER ; DATA P	N. THE EOAI REGISTE ATTERN WILL BE LOADE D IS ISSUED TO CONTR	REGISTER BITS 7:0 WITH THE BINARY COUNT DATA R IS THE HIGH BYTE OF THE FDAL REGISTER. THE D VIA THE SIGNAL WPT2 HB H WHEN A WRITE COL REGISTER 6. FDAL REGISTER BIT 0 WILL ALSO REGISTER ON THE WRITE COMMAND TO CONTROL TER WILL BE READBACK VIA THE SIGNAL RAT2 L WHEN TO CONTROL REGISTER 6 AND THE SIGNAL FDALO H IS FDALO H ON A ONE WILL CAUSE THE EOAI BUS TO BE WIND INSTEAD OF THE CTL 7:0 BUS.
	4439 4440 4441	012266	004737 001404	006672			JSR BEQ ERRDF	PC.LDRDR6 2\$	;GO LOAD, READ AND CHECK FDAL + EOAI ;IF LOADED OK THEN CONTINUE ;EOAI REG OR FDAL REG ERROR
	4443 4444 4445 4446 4447 4448 4449	012272 012274 012274 012276 012300 012302 012304	104455 000004 002676 005020			2\$:	TRAP .WORD .WORD .WORD ENDSEG	4,EOAIFD,ROGERR CSERDF 4 EOAIFD ROGERR	LOAT REG ON FUAL REG ERROR
	4448	012304 012304	104405			10000\$:	TRAP	C\$ESEG	
	4451 4452 4453 4454	012306 012314 012316 012316	062737 103361	000400	002342	1100/7-	ADD BCC ENDTST	#BIT8,R6LOAD	:UPDATE EOAI PATTERN BY ONE :IF NOT DONE LOAD NEXT PATTERN
	4455	012316	104401			L10047:	TRAP	C\$ETST	
1									

DWARE DCA.F	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15 TEST 2	37 PAGE	E 8 ADDR 15:0 REG TEST	(1'S AND 0'S)	
457								REG TEST (1'S AND O'S)	
458 459					;++				
460 461					; THIS	TEST WIL	H ALL ONES (177777	DIAGNOSTIC ADDRESS REGISTER 2) AND THEN ALL ZEROES (000	000).
463 464 465 466 467 468 469 471 472 473 474					BUS IN THE SET OF TO CO. WRT3: NOST: O. CO. WILL: AND TO NOST: NOST:	AND TO DI HE HDAL R GDAL1 AND ONTROL RE LB H AND IC ADDRES ON A WPIT BE LOADE WPTO HB H HE SIGNAL	SABLE THE EIDAL BUREGISTER TO A ONE. OF GDALO TO ONES IN EGISTER 6, THE HDAL OF WRT3 HB H, AND BY ES REGISTER, THE TE OF COMMAND TO CONTR ED INTO THE ADDRESS H. ON A READ COMMA	AGNOSTIC ADDRESS REGISTER US TO THE ADDRESS BUS, THE TO SELECT THE HDAL REG, THE CONTROL REGISTER O. ON A REGISTER WILL BE SELECTED THE READ SIGNAL RPT3 L. EST WILL CLEAR GDAL BITS 2: ROL REGISTER 6 WITH GDAL BI TO REGISTER BY PULSES ON THE AND TO CONTROL REGISTER 6, CAUSE THE DATA TO BE READ	TEST WILL SET HDA  E TEST WILL  WRITE OR READ COM  BY THE WRITE SIG  TU SELECT THE DIA  O IN CONTROL REGI  TS 2:0 CLEARED, D  SIGNALS WPTO LB  A PULSE WILL OCCU
476	012320					BGNTST			
478 479	012320 012320	004737	005510		122::	JSR	PC, INITTE	SELECT AND INITIAL	IZE TARGET EMULAT
480 481 482 483	012324 012324	104404				BGNSEG TRAP	C\$BSEG		
484						; SET GD ; REGIST	PAL1 AND GDALO TO C	ONES IN CONTROL REGISTER OF READ COMMAND TO CONTROL REC	TO SELECT THE HDA
487 488	012326	004737	006754			JSR		GO SELECT HDAL REG	
489 490 491 492 493						; COMMAN	READ AND CHECK HDA WRITE COMMAND TO CO OAL REGISTER VIA TH ND TO CONTROL REGIS VIA THE SIGNAL RPT	AL REGISTER BITS 15:0 WITH ONTROL REGISTER 6, DATA WIL HE SIGNALS WPT3 LB H AND WE STER 6, DATA WILL BE READBA 13 L.	HDAL9 H SET TO A L BE LOADED INTO T3 HB H. ON A RE CK FROM THE HDAL
494 495 496 497	012332 012340 012344	012737 004737 001405	001000 006672	002342		MOV JSR BEQ	#HDAL9,R6LOAD PC,LDRDR6 1\$	SETUP DATA TO BE L GO LOAD, READ AND IF DATA LOADED OK	CHECK HDAL REG THEN CONTINUE
498	012346 012346 012350 012352	104455				ERRDF	4, HDALRG, ROGERR CSERDF	HDAL REGISTER NOT	EQUAL 1000
499 500 501 502 503	012350	000004				.WORD	HDALRG		
503 504	012354 012356 012356	104406				.WORD CKLOOP TRAP	R06ERR C\$CLP1		
505	012330	104400				;CLEAR	GDAL BITS 2:0 IN C	CONTROL REGISTER O TO SELECT RITE OR READ COMMAND TO COM	T THE DIAGNOSTIC
507 508 509	012360	004737	007072		1\$:	JSR	PC,SLDADR	SELECT DIAG ADDRES	
510 511 512						:LOAD.	READ AND CHECK DIA	AGNOSTIC ADDRESS REGISTER E ON A WRITE COMMAND TO COM	ITS 15:0 WITH A

CVCDCA.	TESTS	MACY11 :	30(1046)	16-SEP	-81 15:1 TEST 22	37 PAGE DIAG AL	96 DDR 15:0 REG TEST (1'S AF	ND 0'S)	
4513 4514 4515 4516 4517 4518						; COMMANI ; NOSTIC ; TEST,	DAL BITS 2:0 CLEARED, DATES REGISTER VIA THE SIGNAL DE TO CONTROL REGISTER 6, ADDRESS REGISTER VIA THE HDAL9 WAS SET TO A ONE TO NTO THE ADDRESS BUS.	E SIGNAL RPTO L. PR	REVIOUSLY IN THIS
4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4531 4531 4532 4533	012364 012372 012376 012400 012400 012402 012404 012406 012410 012410 012410	012737 004737 001404 104455 000004 002735 005020 104405	177777 006672	002342	2\$: 10000\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG TRAP	#177777,R6LOAD PC,LDRDR6 2\$ 4,ADDRRG,R06ERR C\$ERDF 4 ADDRRG R06ERR  C\$ESEG	SETUP DATA TO BE LE LOAD READ AND CHECK IF LOADED OK THEN DIAG ADDR REG NOT	CK DIAG ADDRESS REG
4534 4535 4536 4537 4538 4539 4540 4541 4542 4543						:LOAD, I :PATTERI :BITS 2 :REGISTI :TO CON :ADDRES: :WAS SE :ADDRES:	READ AND CHECK DAIGNOSTIC N OF 000000. ON A WRITE :0 CLEARED, DATA WILL BE ER VIA THE SIGNALS WPTO I TROL REGISTER 6, DATA WII S REGISTER VIA THE SIGNAL T TO A ONE TO ENABLE THE S BUS	COMMAND TO CONTROL LOADED INTO THE DIA LB H AND WPTO HB H. LL BE READBACK FROM L RPTO L. PREVIOUSE DIAGNOSTIC ADDRESS	REGISTER 6 WITH GDAL AGNOSTIC ADDRESS ON A READ COMMAND THE DIAGNOSTIC LY IN THIS TEST, HDAL9 REGISTER ONTO THE
4544 4545 4547 4548 4550 4551 4553 4555 4556 4557 4558	012414 012420 012424 012426 012430 012432 012434 012436 012436 012440 012440 012440	005037 004737 001404 104455 000004 002735 005020 104405	002342		3\$: 10001\$: L10050:	CLR JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG TRAP ENDTST	R6LOAD PC,LDRDR6 3\$ 4,ADDRRG,R06ERR C\$ERDF 4 ADDRRG R06ERR  C\$ESEG	;SETUP DATA TO BE L ;GO LOAD, READ AND ;IF DATA LOADED OK ;DIAG ADDR REG NOT	CHECK ADDRESS REG THEN CONTINUE

HARDWARE CVCDCA.F	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:3 TEST 23	7 PAGE DIAG A	97 DDR 15:0 REG TEST (1'S	+ 0'S, 0'S + 1'S)
4559 4560					.SBTTL	TEST 23	: DIAG ADDR 15:0 REG TES	ST (1'S + 0'S, 0'S + 1*S)
4561 4562 4563 4564 4565					: BE LOA	ADED WIT	L CHECK THAT THE DAIGNOS H AN ALTERNATING ONES A EROES AND ONES DATA PAT	STIC ADDRESS REGISTER BITS ADDR 15:0 CAN ND ZEROES DATA PATERRN (125252) AND AN TERN (052525).
4566 4567 4568 4569 4570 4571 4572 4573 4574 4576 4577 4578					BUS AND WELL BUS A	ND TO DIE HDAL R DAL1 AND NTROL RE LB H AND C ADDRES N A WRIT BE LOADE PTO HB H E SIGNAL	SABLE THE EIDAL BUS TO EGISTER TO A ONE. TO SEL GDALO TO ONES IN CONTRO GISTER 6, THE HDAL REGISTER 6, THE HDAL REGISTER, THE TEST WILL COMMAND TO CONTROL REGISTER, THE TEST WILL COMMAND TO THE ADDRESS REGISTER. ON A READ COMMAND TO	TIC ADDRESS REGISTER ONTO THE ADDRESS THE ADDRESS BUS, THE TEST WILL SET HDAL9 H LECT THE HDAL REG, THE TEST WILL OL REGISTER O. ON A WRITE OR READ COMMAND STER WILL BE SELECTED BY THE WRITE SIGNALS READ SIGNAL RPT3 L. TO SELECT THE DIAG- LL CLEAR GDAL BITS 2:0 IN CONTROL REGISTER GISTER 6 WITH GDAL BITS 2:0 CLEARED, DATA STER BY PULSES ON THE SIGNALS WPTO LB H CONTROL REGISTER 6, A PULSE WILL OCCUR E THE DATA TO BE READBACK FROM THE DIAG-
4579 4580 4581 4582	012442	00/777	005510		T23::	BGNTST	DC INITIE	SELECT AND INITIALIZE TARGET EMILIATOR
4583 4584	012442	004737	005510			JSR BGNSEG	PC, INTITE	; SELECT AND INITIALIZE TARGET EMULATOR
4585 4586	012446	104404				TRAP	C\$BSEG	
4587 4588 4589						:SET GD :REGIST	AL1 AND GDALO TO ONES IN ER ON A WRITE OR READ CO	N CONTROL REGISTER O TO SELECT THE HDAL OMMAND TO CONTROL REGISTER 6.
4590 4591	012450	004737	006754			JSR	PC, SLHDAL	GO SELECT HDAL REG VIA GDAL BITS 2:0
4592 4593 4594 4595 4596						; COMMAN	READ AND CHECK HDAL REG RITE COMMAND TO CONTROL AL REGISTER VIA THE SIGN D TO CONTROL REGISTER 6 VIA THE SIGNAL RPT3 L.	ISTER BITS 15:0 WITH HDAL9 H SET TO A ONE. REGISTER 6, DATA WILL BE LOADED INTO THE NALS WPT3 LB H AND WPT3 HB H. ON A READ , DATA WILL BE READBACK FROM THE HDAL REG-
4598 4599 4600	012454 012462 012466	012737 004737 001405	001000 006672	002342		MOV JSR BEQ	#HDAL9,R6LOAD PC,LDRDR6 1\$	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK HDAL REG IF DATA LOADED OK THEN CONTINUE
4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608	012470 012470 012472 012474 012476 012500	104455 000004 002605 005020				ERRDF TRAP .WORD .WORD .WORD CKLOOP	4, HDALRG, ROGERR CSERDF 4 HDALRG ROGERR	; HDAL REGISTER NOT EQUAL 1000
4607	012500	104406				TRAP	C\$CLP1	
4609 4610						CLEAR; ADDRES	GDAL BITS 2:0 IN CONTROL S REGISTER ON A WRITE OF	R READ COMMAND TO CONTROL REGISTER 6.
4611 4612 4613	012502	004737	007072		1\$:	JSR	PC, SLDADR	SELECT DIAG ADDRESS REG VIA GDAL 2:0
4617.						:LOAD,	READ AND CHECK DIAGNOST	IC ADDRESS REGISTER BITS 15:0 WITH A

-	HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 23	37 PAGE : DIAG A	98 DDR 15:0 REG TEST (1'S +	0's, 0's + 1's)	
	4615 4616 4617 4618 4619 4620 4621						;WITH G ;ADDRES ;COMMAN ;NOSTIC ;TEST,	ATTERN OF 125252. ON A CONTROL BITS 2:0 CLEARED, DASS REGISTER VIA THE SIGNAL OF THE S	TA WILL BE LOADED INTO LS WPTO LB H AND WPTO H DATA WILL BE READBACK E SIGNAL RPTO L. PREVI	THE DIAGNOSTIC  HB H. ON A READ  FROM THE DIAG-  TOUSLY IN THIS
	4623 4623 4624 4625 4627 4628 4627 4633 4633 4633 4633 4633 4633 4637 4638 4641 4642	012506 012514 012520 012522 012522 012524 012530 012532 012532 012532 012532	012737 004737 001404 104455 000004 002735 005020 104405	125252 006672	002342	2 <b>\$</b> : 10000 <b>\$</b> :	BGNSEG TRAP :LOAD, :PATTER :BITS 2 :REGIST	#125252,R6LOAD PC,LDRDR6 2\$ 4,ADDRRG,R06ERR C\$ERDF ADDRRG R06ERR  C\$ESEG  C\$BSEG  READ AND CHECK DAIGNOSTIC N OF 052525. ON A WRITE 1:0 CLEARED, DATA WILL BE ER VIA THE SIGNALS WPTO INTROL REGISTER 6, DATA WILL TROL REGISTER 6, DATA WILL TROL REGISTER 6, DATA WILL TROL REGISTER 6, DATA WILL TO TROL REGIST	COMMAND TO CONTROL REC LOADED INTO THE DIAGNO LB H AND WPTO HB H. ON	S 15:0 WITH A DATA GISTER 6 WITH GDAL DSTIC ADDRESS N A READ COMMAND
NAMES OF TAXABLE PROPERTY OF TAXABLE PARTY OF TAXABLE PARTY OF TAXABLE PARTY OF TAXABLE PARTY OF TAXABLE PARTY.	4643 4644 4645 4646 4647 4648 4649 4651 4652 4653 4654 4657 4658 4659 4660 4661	012536 012544 012550 012552 012552 012554 012560 012562 012562 012562 012564 012564	012737 004737 001404 104455 000004 002735 005020 104405	052525 006672	002342	3\$: 10001\$: L10051:	:WAS SE ;ADDRES MOV JSR BEQ ERRDF TRAP .WORD .WORD ENDSEG TRAP ENDTST	TROL REGISTER 6, DATA WILL S REGISTER VIA THE SIGNAL T TO A ONE TO ENABLE THE S BUS  #052525,R6LOAD PC,LDRDR6 3\$ 4,ADDRRG,R06ERR C\$ERDF 4 ADDRRG R06ERR  C\$ESEG	RPTO L. PREVIOUSLY I DIAGNOSTIC ADDRESS REG ;SETUP DATA PATTERN TO ;GO LOAD, READ AND CHE ;IF DATA LOADED OK THE ;DIAG ADDR REG NOT EQU	D BE LOADED ECK ADDRESS REG EN CONTINUE

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 24	37 PAGE	I 8 ADDR 15:0 REG TES	T (LOW BYTE) USING B.	INARY COUNT	
4662								REG TEST (LCW BYTE)		ıT
4663 4664 4665 4666 4667 4668 4669 4670					: BINAR : UNTIL : ADDR	THE PAT	PATTERN. THE TES	BYTE OF THE DIAGNOST T PATTERN WILL START N LOADED INTO DIAGNOS HE DIAGNOSTIC ADDRESS	WITH O AND INCREM STIC ADDRESS REGIS	TER BITS
4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684					BUS A IN TH SET G TO CO WRT3 NOSTI O. O WILL AND W ON TH	IND TO DI IE HDAL R IDAL1 AND INTROL RE LB H AND C ADDRES IN A WRIT BE LOADE IPTO HB H IE SIGNAL	REGISTER TO A ONE PREGISTER TO A ONE PREGISTER TO A ONE PREGISTER 6, THE HOW TO WRT3 HB H, AND PREGISTER, THE PREGISTER, THE PREGISTER THE PRE	DIAGNOSTIC ADDRESS REBUS TO THE ADDRESS BUS TO THE ADDRESS BUS TO SELECT THE HDAL MICONTROL REGISTER OF THE READ SIGNAL REGISTER WILL BE SELECT WILL CLEAR GDAL TROL REGISTER 6 WITH SS REGISTER BY PULSES MAND TO CONTROL REGISTLA CAUSE THE DATA TO	JS, THE TEST WILL REG, THE TEST WILL ON A WRITE OR R SELECTED BY THE WR PT3 L. TO SELECT BITS 2:0 IN CONTR GDAL BITS 2:0 CLE ON THE SIGNALS WE STER 6, A PULSE WI	SET HDAL9 H LEAD COMMAND SITE SIGNALS THE DIAG- SOL REGISTER ARED, DATA SPTO LB H LL OCCUR
4685 4686 4687 4688	012566 012566 012566 012572	004737 005001	005510		124::	BGNTST JSR CLR	PC, INITTE	SELECT AND	INITIALIZE TARGET	EMULATOR
4689 4690 4691	012574	104404			1\$:	BGNSEG TRAP	C\$BSEG			
4692 4693 4694 4695						SET GE REGIST	PAL1 AND GDALO TO TER ON A WRITE OR	ONES IN CONTROL REGIREAD COMMAND TO CON	ISTER O TO SELECT	THE HDAL
4696 4697	012576	004737	006754			JSR	PC, SLHDAL	GO SELECT	DAL REG VIA GDAL	BITS 2:0
4698 4699 4700 4701 4702						ON A G	WRITE COMMAND TO DAL REGISTER VIA	DAL REGISTER BITS 15: CONTROL REGISTER 6, I THE SIGNALS WPTS LB H ISTER 6, DATA WILL BE PT3 L.	ATA WILL BE LOADE H AND WPT3 HB H.	D INTO THE ON A READ
4703 4704 4705 4706 4707	012602 012610 012614 012616	012737 004737 001405	001000 006672	002342		MOV JSR BEQ ERRDF	#HDAL9,R6LOAD PC,LDRDR6 2\$ 4,HDALRG,R06ERR	;GO LOAD, RE	TO BE LOADED AND CHECK HDAL ADED OK THEN CONTI	NUE
4708 4709 4710 4711	012616 012620 012622 012624	104455 000004 002605 005020				TRAP .WORD .WORD	C\$ERDF 4 HDALRG ROGERR			
4712 4713 4714	012626 012626	104406				CKLOOP TRAP	C\$CLP1			
4/14										

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 16· 11:41	-SEP-81 15:3 TEST 24:	7 PAGE DIAG A	J 8 DDR 15:0 REG TEST (LOW B	YTE) USING BINARY COUNT
4715 4716 4717					CLEAR ADDRES	GDAL BITS 2:0 IN CONTROL S REGISTER ON A WRITE OR	REGISTER O TO SELECT THE DIAGNOSTIC READ COMMAND TO CONTROL REGISTER 6.
4718 4719	012630	004737	007072	2\$:	JSR	PC,SLDADR	;SELECT DIAG ADDRESS REG VIA GDAL 2:0
4721 4722 4723 4724 4725 4726 4727 4728					; WITH G ; ADDRES ; COMMAN ; NOSTIC ; TEST,	READ AND CHECK DIAGNOSTIC COUNT PATTERN (0-377). DAL BITS 2:0 CLEARED, DA S REGISTER VIA THE SIGNAL D TO CONTROL REGISTER 6, ADDRESS REGISTER VIA THE HDAL9 WAS SET TO A ONE TO NTO THE ADDRESS BUS.	C ADDRESS REGISTER BITS 7:0 WITH THE ON A WRITE COMMAND TO CONTROL REGISTER 6 TA WILL BE LOADED INTO THE DIAGNOSTIC LS WPTO LB H AND WPTO HB H. ON A READ DATA WILL BE READBACK FROM THE DIAGES SIGNAL RPTO L. PREVIOUSLY IN THIS DENABLE THE DIAGNOSTIC ADDRESS REGISTER
4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740	012634 012640 012644 012646 012650 012652 012654 012656 012656	010137 004737 001404 104455 000004 002735 005020	002342 006672	3\$: 10000\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	R1,R6LOAD PC,LDRDR6 3\$ 4,ADDRRG,R06ERR C\$ERDF 4 ADDRRG R06ERR	SETUP DATA TO BE LOADED  LOAD READ AND CHECK DIAG ADDRESS REG  IF LOADED OK THEN CONTINUE  DIAG ADDR REG NOT EQUAL 125252
4741 4742 4743	012656 012660 012662 012664	104405 105201 001344			TRAP INCB BNE ENDIST	C\$ESEG R1 1\$	:UPDATE THE TEST PATTERN BY ONE :IF NOT 0 THEN LOAD NEXT PATTERN
4744 4745 4746	012664 012664	104401		L10052:	TRAP	C\$ETST	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 25	37 PAGE : DIAG A	DOR 15:0 REG TEST (HIGH	BYTE) USING BINARY COUNT
4747					.SBTTL	TEST 25	: DIAG ADDR 15:0 REG TES	T (HIGH BYTE) USING BINARY COUNT
4749 4750 4751 4752 4753 4754 4755					: BINAR : UNTIL : ADDR	Y COUNT THE PAT 15:8. T	PATTERN. THE TEST PATTER TERN 177400 HAS BEEN LOA	THE DIAGNOSTIC ADDRESS REGISTER USING A N WILL START WITH 0 AND INCREMENT BY 400 DED INTO DIAGNOSTIC ADDRESS REGISTER BITS DSTIC ADDRESS REGISTER WILL BE LOADED
4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768					BUS A ; IN TH ; SET G ; TO CO ; WRT3 ; NOSTI ; O. O ; WILL ; AND W ; ON TH	ND TO DI E HDAL R DAL1 AND NTROL RE LB H AND C ADDRES N A WRIT BE LOADE PTO HB H E SIGNAL	SABLE THE EIDAL BUS TO TREGISTER TO A ONE. TO SEL OF GDALO TO ONES IN CONTRO GISTER 6, THE HDAL REGIS OF WRT3 HB H, AND BY THE R OF REGISTER, THE TEST WILL OF COMMAND TO CONTROL REGISTED INTO THE ADDRESS REGISTER. ON A READ COMMAND TO	IC ADDRESS REGISTER ONTO THE ADDRESS HE ADDRESS BUS, THE TEST WILL SET HDAL9 H ECT THE HDAL REG, THE TEST WILL IL REGISTER O. ON A WRITE OR READ COMMAND TER WILL BE SELECTED BY THE WRITE SIGNALS EAD SIGNAL RPT3 L. TO SELECT THE DIAG- L CLEAR GDAL BITS 2:0 IN CONTROL REGISTER SISTER 6 WITH GDAL BITS 2:0 CLEARED, DATA TER BY PULSES ON THE SIGNALS WPTO LB H CONTROL REGISTER 6, A PULSE WILL OCCUR THE DATA TO BE READBACK FROM THE DIAG-
4769 4770 4771	012666 012666				T25::	BGNTST		
4772 4773 4774	012666 012672	004737	005510			JSR CLR	PC, INITTE R1	SELECT AND INITIALIZE TARGET EMULATOR SET DATA PATTERN INITIALLY TO 0
4775 4776	012674 012674	104404			1\$:	BGNSEG TRAP	C\$BSEG	
4777 4778 4779						:SET GD :REGIST	ALT AND GDALO TO ONES IN	CONTROL REGISTER O TO SELECT THE HDAL
4780 4781 4782	012676	004737	006754			JSR	PC, SLHDAL	;GO SELECT HDAL REG VIA GDAL BITS 2:0
4783 4784 4785						; LOAD, ; ON A W ; THE HD ; COMMAN ; ISTER	READ AND CHECK HDAL REGINITE COMMAND TO CONTROL PAL REGISTER VIA THE SIGN ID TO CONTROL REGISTER 6, VIA THE SIGNAL RPT3 L.	STER BITS 15:0 WITH HDAL9 H SET TO A ONE. REGISTER 6, DATA WILL BE LOADED INTO THE HALS WPT3 LB H AND WPT3 HB H. ON A READ DATA WILL BE READBACK FROM THE HDAL REG-
4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799	012702 012710 012714 012716 012716 012720 012722 012724 012726 012726	012737 004737 001405 104455 000004 002605 005020 104406	001000 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL9,R6LOAD PC,LDRDR6 2\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK HDAL REG IF DATA LOADED OK THEN CONTINUE HDAL REGISTER NOT EQUAL 1000
4799								

	1/ 000 01 15 77 0405 100	Lo	
HARDWARE TESTS MACY11 30(1046) CVCDCA.P11 10-SEP-81 11:41	TEST 25: DIAG ADDR 15:0	REG TEST (HIGH BYTE)	USING BINARY COUNT

4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813	012730	004737	007072	2\$:	; ADDRESS  ; LOAD, I ; BINARY ; WITH GI ; ADDRESS ; COMMANI ; NOSTIC ; TEST, I	PC,SLDADR  PC,SLDADR  READ AND CHECK DIAGNOSTIC COUNT PATTERN (400-1774)  DAL BITS 2:0 CLEARED, DATE SIGNAL THE SIGNAL TO CONTROL REGISTER 6, ADDRESS REGISTER VIA THE	REGISTER O TO SELECT THE DIAGNOSTIC READ COMMAND TO CONTROL REGISTER 6.  ;SELECT DIAG ADDRESS REG VIA GDAL 2:0  C ADDRESS REGISTER BITS 15:8 WITH THE DO). ON A WRITE COMMAND TO CONTROL REG 6 TA WILL BE LOADED INTO THE DIAGNOSTIC S WPTO LB H AND WPTO HB H. ON A READ DATA WILL BE READBACK FROM THE DIAGNOSTIC SIGNAL RPTO L. PREVIOUSLY IN THIS DENABLE THE DIAGNOSTIC ADDRESS REGISTER
4814 4815 4816 4817 4818 4820 4821 4823 4824 4825 4825	012734 012740 012744 012746 012746 012750 012752 012754 012756	010137 004737 001404 104455 000004 002735 005020	002342 006672	3\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	R1,R6LOAD PC,LDRDR6 3\$ 4,ADDRRG,R06ERR C\$ERDF 4 ADDRRG R06ERR	SETUP DATA TO BE LOADED  LOAD READ AND CHECK DIAG ADDRESS REG  IF LOADED OK THEN CONTINUE  DIAG ADDR REG NOT EQUAL 125252
4824 4825 4826 4827 4828 4829 4830 4831	012756 012756 012760 012764 012766 012766	104405 062701 001343 104401	000400	10000\$: L10053:	TRAP ADD BNE ENDTST	C\$ESEG #ADDR8,R1 1\$ C\$ETST	:UPDATE TEST PATTERN BY 400 :IF NOT 0 THEN LOAD NEXT PATTERN

HARDWARE CVCDCA.	TESTS	MACY11	30(1046)	16-SEP-	-81 15:3 TEST 26	7 PAGE	103 CK MODE REG ON EOD	AL 15:0 BUS		
4832 4833					.SBTTL	TEST 26	READBACK MODE RE	G ON EODAL 1	5:0 BUS	
4836 4836 4837 4838 4839 4840 4841 4842 4843					; THE MO ; 177400 ; WILL I ; BUS FO ; TO THI	DDE REGIS 0, 00037 ENABLE TH DR THE CO	STER WILL BE LOADE 7, 177777, AND O HE MODE REGISTER O DRRECT MODE REGIST BUS WHEN ADAL12 H	D WITH THE FO 000000. FOI NTO THE EODAI ER PATTERN.	OLLOWING PATTER R EACH PATTERN L BUS AND READ THE MODE REGIS	CK ON THE EODAL BUS. RNS: 125252,052525, LOADED THE TEST AND CHECK THE EODAL STER WILL BE ENABLED GNAL XBCLR H IS
4844	012770 012770				T26::	BGNTST				
4846 4847 4848	012770 012774 013000	004737 012701 012702	005510 013220 000006			JSR MOV MOV	PC, INITTE #7\$,R1 #6,R2	; GET		IZE TARGET EMULATOR RTING DATA PATTERN OF PATTERNS
4849 4850 4851	013004	104404			1\$:	BGNSEG TRAP	C\$BSEG			
4852	013004	104404				100	THE HOAL REGISTER	VIA GDAL BI	TS 2:0 IN CONT	ROL REGISTER 0
4854 4855	013006	004737	006754			JSR -				ER VIA GDAL BITS 2:0
4856 4857 4858 4859 4860						:ONES.	HDAL2 H ON A ONE	WILL ALLOW TH	HE PROGRAM TO ( ON A ONE WILL	H AND HDAL2 H SET TO CONTROL THE T-11 CAUSE THE SIGNALS
4861 4862 4863	013012 013016	005037 004737	002342 007620			CLR JSR	R6LOAD PC,XBCLRH	; SETUI ; SET	P TO CLEAR ALL XBCLR H (HIGH)	OTHER HDAL BITS AND HDAL2 H TO A 1
4864 4865 4866 4867						:1 AND	THE MODE REGISTER O TO ZEROES. THE OMMAND TO CONTROL	MODE REGISTER	GDAL2 H TO A ON R WILL BE SELEC	NE AND GDAL BITS CTED ON A WRITE OR
4868 4869	013022	004737	007006			JSR	PC,SLMODR	: SELE	CT MODE REG VIA	A GDAL BITS 2:0
4870 4871 4872 4873						;LOAD, I ;PATTER	READ AND CHECK MOD NS: 125252, 052525	E REGISTER W., 177400, 000	1TH ONE OF THE 0377, 177777, 1	FOLLOWING DATA AND 000000.
4874 4875 4876	013026 013032 013036 013040	011137 004737 001405	002342 006672			MOV JSR BEQ ERRDF	(R1),R6LOAD PC,LDRDR6 2\$ 4,MODREG,R06ERR	; IF L	A DATA PATTERN OAD, READ AND ( OADED OK THEN ( REG NOT EQUAL	CHECK MODE REGISTER CONTINUE
4877 4878 4879 4880	013040 013042 013044	104455 000004 002631				TRAP .WORD .WORD	C\$ERDF 4 MODREG			
4881 4882 4883	013046	005020				.WORD CKLOOP	RO6ERR			
4883 4884 4885	013050	104406				TRAP	C\$CLP1	ADAL DECIST	ED LINEN ANALY	12 H 15 SET TO A ONE
4886 4887						; AND THE	E SIGNAL XBCLR H I D TO THE EODAL BUS	S ASSERTED H.	IGH, THE MODE F	12 H IS SET TO A ONE REGISTER WILL BE

	****	MACUII	70/10/41	14-550-01	15.77	DACE	10/		N	8		
CVCDCA.P1	1 1	0-SEP-81	11:41	16-SEP-81 TEST	26:	READBAC	K MODE	REG	ON	EODAL	15:0	aus

4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898	013052 013060 013064 013066 013070 013072 013074 013076 013076	012737 004737 001405 104455 000002 002513 004770 104406	010000 006614	002330	2\$:	MOV J'? BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#ADAL12,R2LOAD PC,LDRDR2 3\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	;SETUP ADAL BITS TO BE LOADED ;GO LOAD, READ AND CHECK ADAL REGISTER ;IF LGADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL EXPECTED
4899 4900 4901 4902 4903 4904	017100	004737	007122		3\$:	THE MOI	DE REGISTER WILL BE EN	ING GDAL BITS 2:0 TO ONES. AT THIS POINT INBLED TO THE EODAL BUS. ON A READ COMMAND NODE REGISTER WILL BE READBACK TO THE LSI-11  :SELECT EODAL BUS VIA GDAL BITS 2:0
4905 4906 4907 4908 4909 4910 4911	013100	004737	007122		3.	:READ AI :THROUGH :6. THI	ND CHECK THAT THE MODE H THE EODAL BUS, WHEN E MODE REGISTER IS EN	REGISTER WAS READBACK ON THE LSI-11 BUS A READ COMMAND IS ISSUED TO CONTROL REGISTER BLED TO THE EDDAL BUS WHEN THE SIGNAL ADAL12 H IS SET TO A ONE.
4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922	013104 013110 013114 013116 013116 013120 013122 013124 013126 013126	011137 004737 001405 104455 000004 003102 005034 104406	002342 006700			MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	(R1),R6LOAD PC,READR6 4\$ 4,MEODAL,R026ER C\$ERDF 4 MEODAL R026E? C\$CLP1	GET MODE REGISTER DATA PATTERN GO READ MODE REG ON THE EODAL BUS IF DATA = MODE REG THEN CONTINUE MODE REGISTER TO EODAL BUS ERROR
4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933	013130	004737	006754		45:	JSR ;LOAD, ;ZEROES ;TIMING ;TIME, ;THE T- ;HIGH.	PC, SLHDAL  READ AND CHECK THE HDA  . WHEN HDAL2 H IS SET  AND CONTROL SIGNALS THE T-11 IS TURNED OFF  11 IS TURNED OFF, THE  THEREFORE, THE MODE F	;SELECT HDAL REGISTER VIA GDAL BITS 2:0  L REGISTER WITH A DATA PATTERN OF ALL TO A ZERO, THE T-11 WILL PROVIDE THE TO THE TARGET EMULATOR MODULE. AT THIS AS A RESULT OF ADAL2 H BEING A ZERO. WHEN SIGNALS PBCLR H AND XBCLR H WILL BE ASSERTED REGISTER SHOULD STILL BE ENABLED TO THE THE TARGET SHOULD STILL BE ENABLED TO THE TO THE TARGET SHOULD S
4934 4935 4936 4937 4938 4939 4940 4941 4942 4943	013134 013140 013144 013146 013150 013152 013154 013156	005037 004737 001405 104455 000004 002605 005020	002342 006672			CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	R6LOAD PC,LDRDR6 5\$ 4,HDALRG,RO6ERR C\$ERDF 4 HDALRG R06ERR	;SETUP TO CLEAR ALL HDAL REGISTER BITS ;GO LOAD, READ AND CHECK THE HDAL REG ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 15:1 TEST 26	37 PAGE READBA	105 CK MODE REG ON EODAL 15:	0 BUS
4944	013156	104406			TRAP	C\$CLP1	
4945 4946 4947					:SELECT	THE EODAL BUS VIA GDAL	BITS 2:0 IN CONTROL REGISTER 0
4948	013160	004737	007122	5\$:	JSR	PC, SEODAL -	; SELECT EODAL BUS VIA GDAL BITS 2:0
4948 4949 4950 4951 4952 4953 4954 4955 4955					: AND AD	ESULT OF HDAL2 H BEING CO AND CONTROL SIGNALS TO THE T-11 IS TURNED OFF B GNALS PBCLR H AND XBCLR O AL12 H ARE ASSERTED HIGH DAL BUS.	LEARED, THE T-11 WILL PROVIDE THE THE TARGET EMULATOR MODULE. AT THIS Y ADAL2 H BEING A ZERO, THEREFORE, H WILL BE ASSERTED HIGH. WHEN XBCLR H, THE MODE REGISTER WILL BE ENABLED TO
4957 4958 4959	013164 013170 013174	011137 004737 001404	002342 006700		MOV JSR BEQ ERRDF	(R1),R6LOAD PC,READR6 6\$ 4,MEODAL,R026ER	GET MODE REGISTER DATA PATTERN READ THE EODAL BUS FOR MODE REG DATA IF DATA OK THEN CONTINUE MODE REG TO EODAL BUS ERROR
4957 4958 4959 4960 4961 4963 4964 4965 4966 4967 4968 4969 4970 4971 4973 4974 4975	013176 013176 013200 013202 013204 013206 013206	104455 000004 003102 005034		6\$: 10000\$:	TRAP .WORD .WORD .WORD ENDSEG	CSERDF 4 MEODAL ROZGER	, MODE REG TO EODAL BUS ERROR
4967	013206	104405		100003.	TRAP	C\$ESEG	
4969 4970 4971 4972	013210 013212 013214 013216	005721 005302 001273 000406			TST DEC BNE BR	(R1)+ R2 1\$ 8\$	:UPDATE THE POINTER TO DATA TABLE :CHECK IF ALL PATTERNS TESTED :IF NOT THEN LOAD NEXT PATTERN :IF YES THEN END OF TEST
1.076	013220 013222 013224 013226 013230 013232	125252 052525 177400 000377 177777 000000		7\$:	.WORD .WORD .WORD .WORD .WORD	125252 052525 177400 000377 177777 000000	
4977 4978 4979 4980 4981 4982 4983 4984	013234 013234 013234	104401		8\$: L10054:	ENDTST TRAP	C\$ETST	

ARDWARE VCDCA.P	TESTS	MACY11	30(1046)	16-SEP-	81 15: TEST 27	37 PAGE 7: WRITE	106 DIAG ADRESS REG INT	O FJA READBACK REG (READ VIA RPT1 L)	SEQ 0106
4985					.SBTTL	TEST 27	: WRITE DIAG ADRESS	REG INTO FJA READBACK REG (READ VIA R	PT1 L)
4986 4987 4988 4989 4990 4991					; NOST			JUMP ADDRESS READBACK REGISTER WITH THE 77400, 000377, 1777777, AND 000000. TH DVIDE THE DATA ON THE ADDRESS BUS TO TH JUMP ADDRESS READBACK REGISTER.	FOLLOWING HE DIAG- HE FORCE
4992					;	BGNTST			
4994 4995 4996 4997	013236 013236 013236 013242	004737 012701	005510 013644		127::	JSR MOV MOV	PC INITTE #10\$,R1 #6,R2	SELECT AND INITIALIZE TARGET EN GET ADDRESS OF DATA TABLE THE NUMBER OF DATA PATTERNS	MULATOR
4998	013246	012702	000006		1\$:	BGNSEG	WO, NE		
5000 5001	013252 013252	104404				TRAP	C\$BSEG	THE STATE OF THE S	
5002 5003 5004 5005								BY SETTING GDAL1 AND GDALO TO ONES IN BITS 2:0. ON A WRITE COMMAND OR READ TER 6. THE HDAL REGISTER WILL BE SELEC	
5006 5007	013254	004737	006754			JSR	PC.SLHDAL	GO SELECT HDAL REG VIA THE GDA	L REG
5008 5009 5010 5011 5012 5013 5014 5015 5016						; ONE WI ; THE AD ; HDAL2 ; AND CO ; WILL E	DRESS BUS AND DISA H ON A ONE WILL END ONTROL SIGNALS. ON BE LOADED INTO THE	TO ONES IN THE HDAL REGISTER. HDAL9 HOUTS OF THE DIAGNOSTIC ADDRESS REGISTER BLE THE EIDAL BUS FROM THE ADDRESS BUS ABLE THE PROGRAM TO CONTROL THE T-11 TO A WRITE COMMAND TO CONTROL REGISTER 6 HDAL REGISTER VIA THE SIGNALS WPT3 LB ADMAND TO CONTROL REGISTER 6, DATA WILL REGISTER VIA THE SIGNAL RPT3 L.	iming
5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033	013260 013266 013272 013274 013274 013376 013300 013302 013304 013304	004737 001405 104455 000004 002605 005020	006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL9!HDAL2,R6L0 PC,LDRDR6 2\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	IF LOADED OK THEN CONTINUE	
5028 5029 5030 5031	013304	104400				. TEDOE	C ON A WRITE OR E	DDRESS REGISTER BY SETTING GDAL BITS 2: READ COMMAND TO CONTROL REGISTER 6, THE STER WILL BE SELECTED.	
5032	013306	004737	007072		2\$:	JSR	PC, SLDADR	GO SELECT DIAG ADDRESS REG VIA	
5034 5035 5036 5037 5038 5039 5040						:FOLLO :00000 :INTO	O. ON A WRITE COM THE DIAGNOSTIC ADDI	E DIAGNOSTIC ADDRESS REGISTER WITH ONE 125252, 052525, 177400, 000377, 177777 MAND TO CONTROL REGISTER 6, DATA WILL RESS REGISTER VIA THE SIGNAL WPTO LB HOMMAND TO CONTROL REGISTER 6, DATA WILL C ADDRESS REGISTER VIA THE SIGNAL RPTO	BE LOADED AND BE READ-

HAF	DWARE TEST	S MACY11	30(1046)	16-SEP	-81 15	37 PAGI	E 107	
CVC	DCA.P11	10-SEP-8	1 11:41		TEST 27	: WRITE	DIAG ADRESS REG INTO FJA READBACK REG (READ VIA RPT1 L)	EQ 0107
	5041 5042 5043					;PREVIO	OUSLY IN THIS TEST, HDAL9 H WAS SET TO A ONE TO DISABLE THE EIDAL ROM THE ADDRESS BUS AND ENABLE THE DIAGNOSTIC ADDRESS REGISTER TO DDRESS BUS.	
	044 045 01331 046 01331 047 01332 048 01332 049 01332 050 01332 051 01333 052 01333 053 01333	2 001405 4 104455 6 000004 0 002735 2 005020				MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	(R1),R6LOAD  PC,LDRDR6  3\$  GET THE DATA PATTERN FROM THE TABLE  GO LOAD, READ AND CHECK DIAG ADDR REG  IF LOADED OK THEN CONTINUE  C\$ERDF  ADDRRG ROGERR  C\$CLP1	
	054 01333 055 056 057 5058					: AND CI	DAL7 H TO A ONE TO SET THE SIGNAL FETCT H TO THE HIGH STATE. SET LEAR VDAL2 H TO CLEAR THE PAUSE STATE MACHINE FLIP-FLOPS AND OTHER FLOPS.	
1	061 01334	6 012737 4 004737	000200 007712	002334	3\$:	MOV JSR	#VDAL7,R4LOAD :SETUP BIT TO SET FETCT H PC,CLRPSM :SET FETCT H AND CLEAR PAUSE STATE F/F'S	
	5062 5063 5064	j				;RESEL	ECT THE HDAL REGISTER VIA THE GDAL REGISTER, SO THAT THE SIGNALS H AND XRAS L CAN BE PULSED BY SETTING AND CLEARING HDAL12 H.	
1 "	5065 5066 01335	0 004737	006754			JSR	PC, SLHDAL ; GO SELECT HDAL REG VIA THE GDAL REG	
	5067 5068 5069 5070 5071 5072 5073					; HDAL1; ; EDFET ; CAUSE ; ONE AI ; ON THI ; ADDRE	E THE SIGNALS XRAS H AND XRAS L BY SETTING AND CLEARING THE SIGNAL 2 H. THE SIGNAL XRAS H WILL CLOCK THE STATE OF FETCT H INTO THE FLIP-FLOP, THUS SETTING EDFET H TO A ONE. THE SIGNAL XRAS H WILL THE SIGNAL RASP H TO PULSE. WHEN THE EDFET FLIP-FLOP IS SET TO A NOT THE SIGNAL RASP H IS PULSED, A PULSE WILL BE ISSUED IS SIGNAL DET H. THE SIGNAL DET H WILL CLOCK THE DIAGNOSTIC ISS REGISTER WHICH IS ENABLED TO THE ADDRESS BUS INTO THE OLD FORCE ADDRESS REGISTER AND THE FORCE JUMP ADDRESS READBACK REGISTER.	
	5076 5077 01335 5078 01336		001004 007272	002342		MOV JSR	#HDAL9!HDAL2,R6LOAD ;RESET PREVIOUS CONTENTS OF HDAL REG PC,XRAS ;GO PULSE XRAS L AND XRAS H VIA HDAL12 H	
	5079 5080 5081 5082 5083 5084 5085 5086					; INIT ; INTO ; HIGH ; SIGNA ; HIGH, ; THUS	H WAS SET TO A ZERO AT THE BEGINNING OF THIS TEST IN THE ROUTINE TE". PULSING THE SIGNAL XRAS H WILL CLOCK THE STATE OF ADAL4 H (0) THE PAUSE MODE FLIP-FLOP, THUS SETTING THE SIGNAL PAUSE L TO THE STATE (1). THE SIGNAL PAUSE L BEING ASSERTED HIGH WILL CAUSE THE L SOP H TO BE ASSERTED HIGH. WHEN SOP H AND EDFET H ARE ASSERTED THE PAUSE STATE WORKING FLIP-FLOP WILL BE DIRECT SET TO A ONE, SETTING THE SIGNAL PSMW H TO THE HIGH STATE. THE SIGNAL PSMW H AND IN VDAL REGISTER AS VDAL9 H.	
	5088 5089 01336 5090 01337 5091 01340 5092 01340 5094 01340 5095 01340 5096 01341	004737 00 001405 02 104455 04 000003 06 002537	001000 006654	002336		BIS JSR BEQ ERRDF TRAP .WORD .WORD	#VDAL9,R4GOOD :SETUP TO EXPECT PSMW H TO BE A 1 PC,READR4 :GO READ VDAL AND PAUSE STATE MACHINE 3,VDALRG,R4EROR :VDAL OR PAUSE STATE MACHINE ERROR C\$ERDF 3 VDALRG R4EROR	

ARDWAR	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 27	37 PAGE	108 DIAG ADRESS REG INTO F	JA READBACK REG (READ VIA RPT1 L)	SEQ 010
5098	013412 013412	104406				CKLOOP TRAP	C\$CLP1		
5099 5100 5101 5102 5103						: AND GD	AL1 H AND GDALZ H TO Z	S REGISTER BY SETTING GDALO H TO A ONE PEROES. ON A READ COMMAND TO CONTROL DDRESS READBACK REGISTER WILL BE READBACK	
5104 5105 5106	013414	004737	007040		4\$:	JSR	PC,SLFJAR	GO SELECT FJA REG VIA GDAL REG	
5107 5108 5109 5110 5111						: NOSTIC	ADDRESS REGISTER DATA	READBACK REGISTER TO CHECK THAT THE DIAG- WAS LOADED INTO IT WHEN THE SIGNAL RASP H OP EDEET H SET TO A ONE. THE FORCE JUMP ADDI BY THE SIGNAL DEET H.	RESS
5112 5113 5114 5115 5116 5117 5118	013420 013424 013430 013432 013432 013434 013436	011137 004737 001405 104455 000004 002766	002342 006700			MOV JSR BEQ ERRDF TRAP .WORD .WORD	(R1),R6LOAD PC.READR6 5\$ 4.FJADRG,R06ERR C\$ERDF 4 FJADRG	GET PATTERN LOADED INTO DIAG ADDR REG GO READ FORCE JUMP ADDRESS READBACK REG IF DATA OK THEN CONTINUE FJA READBACK REG NOT = DIAG ADDRESS REG	
5119 5120 5121	013440	005020				.WORD CKLOOP	RO6ERR		
5122	013442	104406				TRAP	C\$CLP1		
5123 5124	017///	001777	007073					RESS REGISTER VIA THE GDAL BITS	
5125 5126	013444	004737	007072		5\$:	JSR	PC,SLDADR		
5126 5127 5128 5129							N OF 031463.	GNOSTIC ADDRESS REGISTER WITH A DATA	
5130 5131 5132 5133	013450 013456 013462 013464 013464 013466	012737 004737 001405 104455 000004	031463 006672	002342		MOV JSR BEQ ERRDF TRAP	#031463,R6LOAD PC,LDRDR6 6\$ 4,ADDRRG,R06ERR C\$ERDF	;SETUP DATA PATTERN TO BE LOADED ;GO LOAD, READ AND CHECK DIAG ADDR REG ;IF LOADED OK THEN CONTINUE ;DIAG ADDRESS REG NOT EQUAL EXPECTED	
5134 5135 5136 5137 5138 5139	013470 013472 013474	002735				.WORD .WORD .WORD	ADDRRG ROGERR		
5138 5139	013474	104406				CKLOOP	C\$CLP1		
5141								ZERO TO ALSERT THE SIGNAL FETCT H LOW.	
5142 5143	013476	042737	000200	002334	6\$:	BIC	#VDAL7.R4LOAD	SETUP TO CLEAR THE SIGNAL FETCT H	
5144 5145 5146 5147 5148 5149 5150 5151	013504 013512 013516 013520 013520 013522 013524 013526	042737 012737 004737 001405 104455 000003 002537 005004	001000 006646	002336		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#VDAL9,R4GOOD PC,LDRD4R 7\$ 3.VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	; SETUP TO EXPECT PSMW H TO BE SET TO 1 ; GO LOAD, READ AND CHECK VDAL REG ; IF LOADED OK THEN CONTINUE ; VDAL REG OR PAUSE STATE MACHINE ERROR	

013530				123. 2.	TRAP	C\$CLP1	REG INTO FJ	A NEADOAC	•	717 11	
6					RESELE	CT THE HDAL	REGISTER VI	A THE GDAL	REGISTE	R SO THAT	THE SIGNA
7 013532	004737	006754		7\$:	JSR	PC, SLHDAL		;GO SELI	ECT HDAL	REG VIA	THE GDAL RE
901234567890123					SIGNAL FLIP-F THE LO ASSERT THE SI THE PA RASP L THE H SIGNAL THERFO ADDRES OR THE	FETCT H SE LOP WILL BE W STATE. W ED LOW. WH GNALS RASP USE STATE W WHEN THE S IGH STATE. RASP H IS RE, THE DIA S BUS WILL FORCE JUMP	XRAS H BY SIT LOW AND A INTERPRET TO A ZENTEN EDFET HEN THE SIGNAL HEN THE ENTEN THE ENTENT THE EN	PULSE BEIN RO, THUS N IS ASSERTE L XRAS H FLOP WILL L, EP8N L DFET H FL ULSE SHOUL ESS REGIS D INTO THE DBACK REG	MG ISSUED ASSERTING ED LOW, T IS ASSERT  BE CLOCK AND PSMM IP-FLOP I LD OCCUR TER WHICH E OLD FOR ISTER.	ON XRAS THE SIGNAL THE SIGNAL TED PULSES THE ARE AL TO A CO THE ARE AL TO THE SI THE ARE AL THE ARE AL THE ARE AL THE ARE AL THE ADDRESS THE ADDRESS	H, THE EDF NAL EDFET H PB H WILL S WILL OCCU ONE BY THE L ASSERTED A ZERO AND IGNAL DFET LED TO THE ADDRESS REG SS BUS PRES
6 013544	012737 004737		002342		MOV JSR	#HDAL9!HDA	L2,R6LOAD	RESET F	PREVIOUS SE XRAS L	CONTENTS AND XRAS	OF HDAL RE
7 8 9					CHECK RESULT	THAT THE SI	GNAL PSMW H SE STATE MAC	IS STILL S	SET IN TH	E VDAL RE	GISTER AS
0 1 013550 2 013554 3 013556 4 013556 5 013560 6 013562 7 013564 8 013566 9 013566	004737 001405 104455 000003 002537 005004 104406	006654			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.READR4 8\$ 3.VDALRG.RCSERDF 3 VDALRG R4EROR C\$CLP1		; IF NO	CHANGES T	HEN CONT	STATE MACH INUE HINE ERROR
2					RESELE	CT THE FORCE	E JUMP ADDRES OMMAND TO COI WILL BE REAL	NTROL REG.	ISTER 6.	THE FORCE	JUMP ADDR
013570	004737	007040		8\$:	JSR	PC, SLFJAR		;GO SELE	CT THE F	ORCE JUMP	ADDRESS R
7 8 9 0					:DATA (	031463) WAS ED LOW AND	MP ADDRESS RI NOT LOADED THE SIGNAL RA AL DEET H WHI	INTO IT WAS	HEN THE S PULSED.	IGNAL EDF	ET H IS
013574	011137	002342			MOV	(R1),R6LOA	D	GET THE	DATA PR	EVIOUSLY	LOADED INT
013574 013600 5 013604 6 013606 7 013606	004737 001405	006700			JSR BEQ ERRDF	PC.READR6 9\$ 4.FJADRG.R		GO REAL	FORCE JOHANGE IN	DATA THE	SS REGISTE N CONTINUE BACK REG ER

							G 9		
HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 15: TEST 27	37 PAGE : WRITE	DIAG ADRESS	REG INT	O FJA	READBACK REG (READ VIA RPT1 L)
5209 5210 5211	013612 013614	002766 005020			.WORD	FJADRG ROGERR			: IF DATA EQUALS 031463 THEN DEET H WAS : PULSED WHEN FETCT H WAS ASSERTED LOW
5212 5213 5214	013616 013616	104406			CKLOOP TRAP	C\$CLP1			; PULSED WHEN FETCT H WAS ASSERTED LOW
5216					;CLEAR	THE PAUSE S	TATE MAC	HINE E	BY SETTING AND CLEARING VDAL2 H
5218 5219 5220	013620 013624 013630	005037 004737	002334 007712	9\$:	CLR JSR ENDSEG	R4LOAD PC,CLRPSM			; SETUP TO EXPECT PSMW H TO BE A 0
5221 5222	013630 013630	104405		10000\$:	TRAP	C\$ESEG			
5223 5224 5225 5226 5227	013632 013634 013636 013640	005721 005302 001410 000137	013252		TST DEC BEQ JMP	(R1)+ R2 11\$ 1\$			;UPDATE POINTER TO DATA TABLE ;CHECK IF ALL DATA PATTERNS LOADED ;IF YES THEN END OF THE TEST ;IF NOT LOAD NEXT PATTERN
5209 5210 5211 5213 5214 5215 5216 5217 5218 5221 5222 5223 5223 5223 5223 5223 5223	013644 013646 013650 013652 013654 013656	125252 052525 177400 000377 177777 000000		10\$:	.WORD .WORD .WORD .WORD .WORD	125252 052525 177400 000377 177777 000000			
5235 5236 5237 5238	013660 013660 013660	104401		11\$: L10055:	ENDTST TRAP	C\$ETST			

RE TESTS	MACY11 0-SEP-81		16-SEP-81 15 TEST 20	37 PAGE	STATE MACHINE - 16 E	BIT ADDRESS - PAUSE MODE - OLD FJA
			.SBTTL	TEST 28	: PAUSE STATE MACHIN	NE - 16 BIT ADDRESS - PAUSE MODE - OLD FJA
			; PAUSI ; STATI ; THE ; FETC ; WILL ; STATI ; SIGN	STATE SYNC AN SIGNALS ) TH. THE BE SET E MACHINE AL FROM (	MACHINE FLIP-FLOPS ND 16 BIT ADDRESS WILL (RAS H AND XCAS H AND E SIGNALS ADAL4 H AND TO A ONE DURING THIS E IN PAUSE MODE. ADA	TATE MACHINE IN 16 BIT ADDRESS MODE. THE S, PAUSE STATE WORKING, AND PAUSE L BE CLOCKED TO ONES AND ZEROES BY PULSING CHANGING THE LOGIC LEVEL ON THE SIGNAL DALAB H WILL BE SET TO A ZERO AND ADALO TEST. ADAL4 H ON A ZERO WILL PUT THE PAUAL8 H ON A ZERO WILL DISABLE THE TIMEOUT BADALO H ON A ONE WILL CLEAR THE BREAK LOGI A ZERO.
			FORCE ADDRI 1774	ESS REGISON OUT OF THE	DDRESS REGISTER ARE ESTER IS TESTED WITH 1777, 177777, AND 00000	E 16 BIT INSTRUCTION REGISTER AND THE OLD ENABLED TO THE EODAL BUS. THE OLD FORCE JIHE FOLLOWING DATA PATTERNS: 125252, 0525200. THE OLD FORCE JUMP ADDRESS REGISTER GRESS REGISTER WHICH IS ENABLED ON THE ADDRESS
013662 013662 013662 013666 013672	004737 012701 012702	005510 014552 000006	128::	JSR MOV MOV	PC, INITTE #19\$,R1 #6,R2	SELECT AND INITIALIZE TARGET EMULAT GET ADDRESS OF DATA TABLE COUNTER FOR NUMBER OF DATA PATTERNS
	104404		1\$:	BGNSEG TRAP	C\$BSEG	
				SELECT:		BY SETTING GDAL2 TO A ONE AND GDAL1 AND GD
013700	004737	007006		JSR	PC, SLMODR	GO SELECT MODE REG VIA CONTROL REG
				;LOAD, ;ON A ; ;MACHI	ZERO WILL ENABLE 16 B	REGISTER BITS MR 15:0 WITH ZEROES. MR BI BIT ADDRESS SELECTION TO THE PAUSE STATE
013704 013710 013714 013716 013716 013720 013722 013724 013726 013726	005037 004737 001405 104455 000004 002631 005020 104406	002342 006672		CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD PC,LDRDR6 2\$ 4,MODREG,RO6ERR C\$ERDF 4 MODREG R06ERR	SETUP DATA TO BE ZERO LOAD, READ AND CHECK MODE REGISTER IF LOADED OK THEN CONTINUE MODE REGISTER NOT EQUAL TO 0
013704 013710 013714 013716 013720 013722 013724 013726 013726				SET GI	DAL1 AND GDALO TO ONE	ES IN THE GDAL REGISTER TO SELECT THE HDAL AD COMMAND TO CONTROL REGISTER 6.
013730	004737	006754	2\$:	JSR	PC, SLHDAL	SELECT HDAL REG VIA GDAL BITS 2:0
	,			:LOAD,	READ AND CHECK HDAL	REGISTER WITH HDAL9 H AND HDAL2 H SET TO

HARDWARI CVCDCA.			30(1046) 11:41		-81 15: TEST 28	37 PAGE : PAUSE	112 STATE MACHINE - 16 BIT	ADDRESS - PAUSE MODE - OLD FJA
5295 5296 5297 5298 5299 5300		•				;REGIST	ER ONTO THE ADDRESS BU	ABLE THE OUTPUTS OF THE DIAGNOSTIC ADDRESS S AND DISABLE THE EIDAL BUS FROM THE ADDRESS ALLOW THE PROGRAM TO GENERATE THE T-11
5302	013734 013742 013746 013750 013750	012737 004737 001405	001004 006672	002342		MOV JSR BEQ ERRDF TRAP	#HDAL9!HDAL2,R6LOAD PC,LDRDR6 3\$ 4,HDALRG,R06ERR C\$ERDF	;SETUP BITS TO BE LOADED ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED
5304 5305 5306 5307 5308 5309	013752 013754 013756 013760	000004 002605 005020				.WORD .WORD	HDALRG ROGERR	
5309		104406				CKLOOP TRAP	C\$CLP1	
5310 5311 5312 5313 5314						:ZEROES	THE DIAGNOSTIC ADDRES ON A WRITE OR READ ADDRESS REGISTER WILL	S REGISTER BY SETTING GDAL BITS 2:0 TO COMMAND TO CONTROL REGISTER 6, THE DIAGBE SELECTED.
5315	013762	004737	007072		3\$:	JSR	PC, SLDADR	GO SELECT DIAG. ADDRESS REG VIA GDAL 2:0
5316 5317 5318 5319 5320						;LOAD, ;FOLLOW ;000000	ING DATA PATTERNS: 125	GNOSTIC ADDRESS REGISTER WITH ONE OF THE 252, 052525, 177400, 000377, 177777, AND
5321 5322 5323 5324 5325 5326	013766 013772 013776 014000	011137 004737 001405	002342 006672			MOV JSR BEQ ERRDF	(R1),R6LOAD PC,LDRDR6 4\$ 4,ADDRRG,R06ERR	GET DATA PATTERN RFOM TABLE GO LOAD READ AND CHECK DIAG ADDRESS REG IF LOADED OK THEN CONTINUE DIAG ADDRESS REG NOT EQUAL EXPECTED
5325 5326 5327	014000 014002 014004	104455 000004 002735				TRAP . WORD	C\$ERDF	, DIAG ADDRESS REG NOT ENORE EXPECTED
5328	014006	005020				.WCRD .WORD CKLOOP	ADDRRG ROGERR	<b>4.</b>
5330	014010	104406				TRAP	C\$CLP1	
5328 5329 5331 5333 5333 5333 5333 5333 5334 5334						:LOAD, :ADALO :WILL C :WHEN T	READ AND CHECK ADAL R ON A ONE WILL HOLD THE AUSE THE PAUSE STATE M HE SIGNAL XRAS H IS PU	EGISTER WITH A DATA PATTERN OF 000001.  BREAK LOGIC CLEARED. ADAL4 ON A ZERO ACHINE TO BE ENTERED ON A FETCH CYCLE LSED.
5337 5338 5339	014012 014020 014024 014026	012737 004737 001405	000001 006614	002330	4\$:	MOV JSR BEQ ERRDF	#ADALO,R2LOAD PC,LDRDR2 5\$ 2,ADALRG,R2EROR	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK ADAL REG IF LOADED OK THEN CONTINUE ADAL REGISTER NOT EQUAL 1
5341 5342 5343	014026 014030 014032	104455 000002 002513				TRAP .WORD .WORD	C\$ERDF 2 ADALRG	ADAL REGISTER NOT EQUAL T
5344	014034	004770				.WORD CKLOOP	RZEROR	
5346 5347	014036	104406				TRAP	C\$CLP1	
5348 5349 5350						;SET VD ;CLEAR	AL2 H TO A ONE AND THE THE PAUSE STATE MACHIN	N CLEAR VDAL2 H. VDAL2 H ON A ONE WILL E FLIP-FLOPS

HADDUAD	TECTO	MACV11	30(10/6)	16-SED	-81 15:	37 PAGE	117	J 9					
CVCDCA.	P11 1	0-SEP-81	11:41	10-327	TEST 28	: PAUSE	STATE MACHIN	E - 16 BIT A	ADDRESS -	PAUSE MOD	E - OLD FJ	IA	
5351 5352	014040 014044	005037 004737	002334 007712		5\$:	CLR	R4LDAD PC, CLRPSM		SETUP T	O CLEAR A	LL BITS IN	VDAL REG	
5352 5353 5354 5355 5356 5357 5358 5361 5362 5363 5363						: ONE AN	D GDAL BITS ER 6, DATA I ER AND THE	RCE JUMP ADDR 1 AND 2 TO 2 VILL BE LOADE TAKE NEW FOR	TEORES. O	IN A WRITE IE NEW FOR	CE JUMP AD	O CONTROL	
5360	014050	004737	007040			JSR	PC, SLFJAR		;SELECT	FORCE JUM	P ADDRESS	REG VIA GDA	AL
5362 5363 5364 5365 5366 5367 5368 5369 5370 5371						:146314 :WPT1 H :WILL A :ADDRES :JUMP A :ADDRES :BE ENA :JUMP A	INTO THE NE B H AND WPT1 LSO GET SET S REGISTER I DDRESS REGIS S FLIP-FLOP BLED TO THE	AND TO CONTROL FOR THE STATE OF WILL BE	P ADDRESS TAKE NEW NAL WPT1 L ITH DATA T LED TO THE E OLD FORC URING THIS	REGISTER FORCE JUM B H. THE O CHECK T EODAL BU E JUMP AD TEST. T	VIA THE SI IP ADDRESS NEW FORCE HAT THE CO IS WHEN THE DRESS REGI THE TAKE NE	GNALS FLIP-FLOP JUMP DRRECT FORCE 16 BIT STER SHOULD	
22/2	014054	012777	146314	166224		MOV	#146314, aRE	66	;WRITE N	IEW FORCE	JUMP ADDRE	SS REGISTER	3
5374 5375 5376 5377						;FLOP I		STER TO CHECONE. THE FLI					
5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390	014062 014070 014074 014076 014076 014100 014102 014104 014106	052737 004737 001405 104455 000003 002537 005004 104406	100000 006654	002336		BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#VDAL15,R40 PC,READR4 8\$ 3,VDALRG,R4 C\$ERDF 3 VDALRG R4EROR C\$CLP1		GO READ	H SET TH	TNFJ H TO PAUSE STA IEN CONTINU NOT SET IN	TE MACHINE	
5391						: TO CLE	AL7 H TO A C AR THE PAUSE DDRESS FLIP-	ONE TO SET THE STATE MACHI	HE SIGNAL INE FLIP-F	FETCT H. LOPS AND	SET VDAL2 THE TAKE N	H TO A ONE	
5393 5394 5395	014110 014116	012737 004737	000200 007712	002334	8\$:	MOV JSR	#VDAL7,R4L0 PC,CLRPSM	DAD		TT TO SET	FETCT H	DAL2 H	
5396 5397 5398 5399						: TO ONE	S. BITS IN	GISTER BY SE THE HDAL REC PULSES ON T	SISTER WIL	L BE SET	AND CLEARE	D LATER IN	
5400 5401	014122	004737	006754			JSR	PC, SLHDAL		;GO SELE	CT HDAL R	EG VIA GDA	L 2:0	
5402 5403 5404 5405 5406						:THE SI	GNAL XRAS H INTO THE EDI	XRAS H AND X WILL CLOCK T ET FLIP-FLOF SIGNAL XRAS H	THE STATE	OF THE SI	GNAL FETCT SIGNAL ED	FET H TO TH	IS IE

HARDWAR CVCDCA		MACY11 0-SEP-81				37 PAGE 3: PAUSE S		9 - 16 B1: 4	DDRESS - P	AUSE MODE	- OLD FJA	
5407 5408 5409 5410 5411 5412 5413 5414 5415						:TO THE :SIGNAL :HIGH, T :WHEN TH :PSMW H :REGISTE :SIGNAL	INTO THE PAHIGH STATE. PAUSE L IS A THE PAUSE STATE PAUSE STATE WILL BE ASSEED AS VDAL9 HORB HOW WILL BE THE PAUSE STATE OF THE PAUSE STATE PAUSE PAUS	THE SIGNAL SSERTED HIGH TE WORKING FOR THE HIGH.  WHEN EDFORTED HIGH.	SOP H WIL H. WHEN S FLIP-FLOP I THE SIGNA ET H AND S IGH. THE	L BE ASSER OP H AND F WILL BE DI S SET TO A L PSMW H I OP H ARE A	TED HIGH WHE ETCT H ARE A RECT SET TO ONE, THE SI S READ IN TH SSERTED HIGH	N THE SSERTED A ONE. GNAL E VDAL , THE
5417 5418 5419 5420 5421 5422 5423 5424						;SIGNAL ;PULSE W ;CLOCK T ;PRESENT ;ADDRESS	RASP H IS PU RASP H IS PU VILL BE ISSUE THE ADDRESS B TIME THE DI S BUS, THEREF WITH THE DAT	LSED AND THE D ON THE SI US INTO THE AGNOSTIC AD ORE THE OLD	E SIGNAL E GNAL DFET OLD FORCE DRESS REGI FORCE JUM	DFET H IS H. THE SI JUMP ADDR STER IS EN P ADDRESS	ASSERTED HIG GNAL DFET H ESS REGISTER ABLED ONTO T REGISTER WIL	H. A WILL . AT THE HE
5425 5426	014126 014134	012737 004737		002342			#HDAL9!HDAL2 PC,XRAS	,R6LOAD	:BITS PRE :PULSE XP	VIOUSLY SE	T IN HDAL RE	G AL12 H
5427 5428 5429 5430 5431 5432 5433						; THE LOW ; STATE A ; PAU ; PAU	DAL7 H IN THE STATE. CHE AS A RESULT OF USE STATE WORLDS STATE SYN BIT ADDRESS	CK THE PAUS F SOP H AND KING - PSMW IC - EPSF H	E STATE MA EDFET H B H - 1 - 0	CHINE TO B	E IN THE FOL	CT H TO LOWING
5440 5441 5442 5443 5444 5445	014140 014146 014154 014162 014166 014170 014170 014174 014176 014200 014200	042737 013737 052737 004737 001405 104455 000003 002537 005004	000200 002334 001000 006646	002334 002336 002336		ERRDF TRAP .WORD .WORD .WORD CKLOOP	#VDAL7,R4LOA R4LOAD,R4GOO #VDAL9,R4GOO PC,LDRD4R 11\$ 3,VDALRG,R4E C\$ERDF 3 VDALRG R4EROR C\$CLP1		; IF LUADE	SMW H TO B READ AND D OK THEN	O EXPECTED E SET CHECK VDAL R	
5447 5448 5449 5450 5451 5452 5453 5454 5455						SET THE SIGNAL SIGNAL SETTING WILL AL	SIGNAL XCAS XCAS H GOING ''PB H'', WHIC THE PAUSE S SO CLOCK THE HE 16 BIT ADD OP TO A ZERO	KE22 LTIL-LI	BY SETTIN O TO A ONE INTO THE P LIP-FLOP T TATE OF TH LOP, THUS	G HDAL13 H WILL CLOC AUSE STATE O A ONE. E PAUSE ST CLOCKING T	TO A ONE.  K THE LEVEL  SYNC FLIP-F  THE SIGNAL X  ATE SYNC FLI  HE 16 BIT AD	THE OF THE LOP, THUS CAS H P-FLOP (0) DRESS
5436	014202	004737	007410		11\$:	JSR	PC,XCASH		SET XCAS	H TO THE	HIGH STATE	
5458 5459 5460 5461 5462						; PAU	PAL REGISTER FOLLOWING ST. USE STATE WOR USE STATE SYN BIT ADDRESS	KING - PSMW C - EPSF H	H - 1 - 1	TATE MACHI E SIGNAL X	NE FLIP-FLOP CAS H BEING	S TO BE SET TO 1.

463	014206	052737	002000	002336		BIS	#VDAL10,R4GOOD PC,READR4	; SETUP TO EXPECT PAUSE STATE SYNC - E
465 466 467 468 469	014214 014220 014222 014222 014224	004737 001405 104455 000003	006654	002330		JSR BEQ ERRDF TRAP .WORD	PC,READR4 12\$ 3,VDALRG,R4EROR C\$ERD!	: IF LOADED OK THEN CONTINUE
470 471 472 473	014226 014230 014232 014232	002537 005004 104406				TRAP	VDALRG R4EROR C\$CLP1	
474 475 476 477 478						SELECT INS RU ON A R	THE EODAL BUS BY SET ICTION REGISTER SHOULD READ COMMAND TO CONTRO LSI-11 BUS VIA THE S	TTING GDAL BITS 2:0 TO ONES. THE 16 BIT O BE ASSERTED ON THE EODAL BUS AT THIS TIM OL REGISTER 6. THE EODAL BUS WILL BE ENABL SIGNAL RPT7 L.
479	014234	004737			125:	JSR	PC, SEODAL	; SELECT EODAL BUS VIA GDAL BITS 2:0
481 482 483 484 485 486 487 488 489 490						XCAS H WHEN T FLOP I LOW. ONTO T 6 WITH RPT7 L	HE SIGNAL ACAS H IS A S SET TO A ONE, THE S THESE TWO SIGNALS WILL HE EDDAL BUS. WHEN A GDAL BITS 2:0 SET TO	ASSERTED HIGH AS A RESULT OF THE SIGNAL AND THE SIGNAL PSMW H BEING ASSERTED HIGH ASSERTED HIGH ASSERTED HIGH ASSERTED HIGH SIGNALS EDRL L AND EDRH L WILL BE ASSERTED LL ENABLE THE 16 BIT INSTRUCTION REGISTER A READ COMMAND IS ISSUED TO CONTROL REGISTOR ONES, A PULSE WILL BE ISSUED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED EDUCATION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE 16 BIT INSTRUCTION REGISTED ON THE SIGN WILL READBACK THE SIGN WILL READB
492 493 494 495 496 497 498	014240 014246 014252 014254 014254 014256 014260 014262	004737 001405 104455 000004 003034	000137 006700	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#137,R6LOAD PC,READR6 13\$ 4,IEODAL,RO6ERR C\$ERDF 4 IEODAL RO6ERR	; SETUP EXPECTED 16 BIT INSTRUCTION (; READ 16 BIT INSTRUCTION REG ON EODAL; IF INSTRUCTION EQUALS ''JMP'' THEN CON; EODAL BUS ERR. OR 16 BIT INSTRUCTION;
500 501								REGISTER ERROR, OR 16 BIT INSTRUCTION REGISTER NOT ENABLED TO THE BUS
502 503	014264 014264	104406				CKLOOP TRAP	C\$CLP1	
500 501 502 503 504 505 506 507							CT THE HDAL REGISTER TO ONES.	BY SETTING GDAL2 TO A ZERO AND GDAL1 AND
	014266	004737	006754		13\$:	JSR	PC, SLHDAL	SELECT HDAL REGISTER VIA GDAL BITS 2
510 511						;SET TH	E SIGNAL XCAS H TO A	ZERO BY CLEARING HDAL13 H IN HDAL REGISTE
509 510 511 512 513 514 515	014272 014300	012737 004737	021004 007442	002342		MOV JSR	#HDAL13!HDAL9!HDAL2, PC,XCASL	R6LOAD ; SETUP BITS PREVIOUSLY LOADED ; GO SET XCAS H TO THE LOW STATE
515						: TOGGLE	THE SIGNAL XPI H BY S DONE TO SIMULATE A	SETTING AND CLEARING THE SIGNAL HDAL15 H. MACHINE CYCLE.
517		004737				JSR	PC.XPI	GO PULSE XP1 H VIA HDAL15 H

HARDINAR CVCDCA. 5519 5520 5521 5522 5523 5524 5525 5526 5527	RE TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 28	TOGGLE WITH TEDFET EDFET PB H	THE SIGNALS XRAS H AND THE SIGNAL FETCT H SET LO FLIP-FLOP WILL BE CLOCKE H TO THE LOW STATE. WHE	XRAS L BY SETTING AND CLEARING HDAL12 H. WW AND A PULSE BEING ISSUED ON XRAS H, THE D TO A ZERO, THUS ASSERTING THE SIGNAL IN EDFET H IS ASSERTED LOW, THE SIGNAL IEN XRAS H IS PULSED, THE SIGNALS RASP H
5528	01/710	00/777	007272			SIGNAL	NUSE STATE WORKING FLIP-F RASP L WHEN EPFN L, EP8	LOP WILL BE CLOCKED TO A ONE BY THE IN L. AND PSMW H ARE ALL ASSERTED HIGH.
5529 5530 5531 5532 5533 5534 5536	014310	004737	007272			: TO BE	THE VDAL REGISTER AND CHE	• 1
5538 5539 5540 5541 5542 5543 5544	014314 014320 014322 014324 014324 014330 014332 014332	004737 001405 104455 000003 002537 005004 104406	006654			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.READR4 14\$ 3.VDALRG.R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	CHECK VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE PAUSE STATE WORKING F/F PROBABLY NOT SET
5546 5547 5548 5549 5550 5551 5552 5553						: FLIP-	I WILL ALSO CLOCK THE PRE	BY SETTING HDAL13 H TO A ONE. THE O A 1 WILL CLOCK THE LEVEL OF THE INTO THE PAUSE STATE SYNC FLIP-FLOP, SYNC FLIP-FLOP TO A ZERO. THE SIGNAL VIOUS OUTPUT OF THE PAUSE STATE SYNC ADDRESS FLIP-FLOP, THUS CLOCKING THE ONE.
5552 5553 5554 5555 5556 5557 5558 5559 5560 5561	014334	004737	007410		14\$:	:FLOPS	PC,XCASH THE VDAL REGISTER AND AND TO BE IN THE FOLLOWING S AUSE STATE WORKING - PSMW AUSE STATE SYNC - EPSF H S BIT ADDRESS - EPFN H -	- 0
5562 5563 5564 5565 5566 5567 5569 5570 5571 5572 5573	014340 014346 014354 014360 014362 014364 014366 014370 014372 014372	042737 052737 004737 001405 104455 000003 002537 005004 104406	002000 004000 006654	002336 002336		BIC BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL10,R4GOOD #VDAL11,R4GOOD PC,READR4 15\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	CLEAR BITS FOR EPSF H SET BIT FOR EPFN H GO READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE EPFN H PROBABLY NOT SET IN VDAL REG

							N	9				
CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	TEST 28	: PAUSE	STATE MACHINE .	- 16 BIT	ADDRESS - PAL	JSE MODE - C	DLD FJA	
5575 5576 5577 5578 5579						ON A	T THE EODAL BUS ADDRESS REGISTER READ COMMAND TO TO THE LSI-11 BU	CONTROL F	BE ENABLED ON REGISTER 6, 1	THE EDDAL BU	BUS AT THIS TI	
5580	014374	004737	007122		15\$:	JSR	PC, SEODAL		SELECT EOD	AL BUS VIA	GDAL BITS 2:0	
5581 5582 5583 5584 5585 5586 5589 5590 5591 5592 5593 5594 5595 5596 5598						THE FIN THE STATE	E FIRST PULSE OF ORCE JUMP ADDRESS E DIAGNOSTIC A. ESS BUS TO FORCE ORCE JUMP ADDRESS IGNALS OEARH L AT OF THE FLIF LS EARH H AND EAR AS A RESULT OF IGNAL ACAS H BE ADDRESS MO IA THE SIGNAL RESULT OF THE WAS LOADED LD FORCE JUMP AND EAR WAS LOADED LD FORCE SERVING LOADED LOADE	SS REGISTIC PRESS REGISTIC STAND OF ARL HOREST THE SEARED. THE SEA	ER SHOULD HAY ISTER VIA THE DRESS REGISTE ER WILL BE EN L. THESE SI GET NEW ADDRE NG ASSERTED H BEGINNING OF HE SIGNAL EAR T ADDRESS FLI TED HIGH, AND FOLLOWING SE CHECK THAT I OLD FORCE JUMP GISTER IS ENA	TE BEEN LOAD COLOCKING SER). AT THIS NABLED TO THE GONALS ARE ASS' BEING HIGH. THE TEST WHITE THE TEST WHITE PLOP BEING MODE REGISTED MODE REGISTED THE DIAGNOST	SIGNAL DEET H SIGNAL DEET H SE POINT IN TIME SE EDDAL BUS VI SSERTED LOW AS CLEARED AND THE GET NEW ADDRESS SEN VDAL REGIST SE H ARE ASSERT SIG SET TO A ONE STER BIT 11 SET FREAD THE EDDAL SIGNAL BUS. STER EQUALS	ME, IA S A HE. SS' TER TED
5600 5601 5602 5603 5604 5605 5606 5607 5608						:14631 :DATA :REGIS :FLIP- :FLOP :FORCE :THIS	4 THEN THE WRONG PATTERN 146314 IN TER WHICH SHOULD FLOP TO CHECK TO WAS CLEARED BY JUMP ADDRESS RETEST. THE OLD FOR THE OLD F	G FORCE JUMAS WRITTI D NOT BE S HAT IT IS VDAL2 H AS EGISTER SI FORCE JUMI	UMP ADDRESS F EN INTO THE M SELECTED. CH CLEARED. TH T THE BEGINN! HOULD BE ENAM P ADDRESS REV	REGISTER WAS NEW FORCE JU HECK THE "GE HE "GET NEW ING OF THE T BLED TO THE	READ. THE IMP ADDRESS T NEW ADDRESS' ADDRESS' FLIP TEST. THE OLD EODAL BUS DURI	
5609 5610 5611 5612 5613 5614 5615 5616 5617 5620 5621 5623 5624 5625 5626 5627 5628	014400 014404 014410 014412 014414 014416 014420 014422 014422	011137 004737 001405 104455 000004 003147 005020 104406	002342 006700			MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	(R1),R6LOAD PC,READR6 16\$ 4,FEODAL,R06ER CSERDF 4 FEODAL R06ERR	RR	; READ FORCE ;	JUMP ADDRESS	DIAG ADDRESS RESS ON EODAL BL REG OK THEN O G TO EODAL BUS	CONT
5620 5621							ECT THE HDAL REG	GISTER BY	SETTING GDAL	2 TO A ZERO	AND GDAL BITS	5 1
5623	014424	004737	006754		16\$:	JSR	PC, SLHDAL		SELECT HOA	AL REG VIA	DAL BITS 2:0	
5625 5626						SET T	HE SIGNAL XCAS I	H WHICH IS	S PRESENTLY A	ASSERTED HIG	SH TO THE LOW	
5627 5628 5629 5630	014430 014436	012737 004737	021004 007442	002342		MOV JSR	MHDAL13!HDAL9	HDALZ, R6	GO SET XCA	SITS PREVIOU	ISLY LOADED	

DF *F6*6	MACUAL	70/10//\	1/ 550	01 15.	77 DAC	B 10	
RE TESTS	0-SEP-81	11:41	10-2EP	TEST 28	: PAUSE	STATE MACHINE - 16	BIT ADDRESS - PAUSE MODE - OLD FJA
					: TOGGLE	THE SIGNAL XPI H	BY SETTING AND CLEARING THE SIGNAL HDAL15 H. A MACHINE CYCLE.
014442	004737	007502			JSR	PC,XPI	GO PULSE XPI H VIA HDAL15 H
					· AND R	ASP I WILL BE PULSE	H AND XRAS L BY SETTING AND CLEARING HDAL12 H SET LOW AND A PULSE BEING ISSUED ON XRAS H, T CLOCKED TO A ZERO, THUS SETTING THE SIGNAL WHEN EDFET H IS ASSERTED LOW, THE SIGNAL OW. WHEN XRAS H IS PULSED, THE SIGNALS RASP H D.
					; THE PA	AUSE STATE WORKING THE SIGNALS EP8N L TED LOW. A SHORT T TED LOW AS A RESULT	FLIP-FLOP WILL BE CLOCKED TO A ZERO BY RASP L AND PSMW H ARE ASSERTED HIGH AND EPFN L IS IME AFTER RASP L, THE SIGNAL PSMW H WILL BE OF THE PAUSE STATE WORKING FLIP-FLOP BEING
014446	004737				JSR	PC, XRAS	; PULSE XRAS VIA THE SIGNAL HDAL12
					: TO BE	THE VDAL REGISTER A IN THE FOLLOWING S AUSE STATE WORKING AUSE STATE SYNC - E S BIT ADDRESS - EPF	PSF H - 0
014452 014460 014464 014466 014470 014472 014474 014476	042737 004737 001405 104455 000003 002537 005004 104406	001000 006654	002336		BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL9,R4GOOD PC,READR4 17\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;SETUP TO EXPECT PSMW H TO BE O ;GO READ VDAL AND PAUSE STATE MACHINE ;IF OK THEN CONTINUE ;PSMW H PROBABLY NOT ZEROED
					; TOGGI ! ; XCAS ! ; THE 1	THE SIGNAL XCAS HE WILL CLOCK THE OU	BY SETTING AND CLEARING HDAL13. THE SIGNAL STRUT OF THE PAUSE STATE SYNC FLIP-FLOP INTO FLOP, THUS CLEARING THE 16 BIT ADDRESS F/F.
014500	004737	007376		17\$:	JSR	PC,XCAS	GO PULSE XCAS H VIA HDAL13 H
					; THE FI	VDAL REGISTER AND COLLOWING STATE AS A USE STATE WORKING - USE STATE SYNC - EPEN BIT ADDRESS - EPFN	PSF H - 0
014504 014512 014516 014520 014520 014522 014524 014526	042737 004737 001405 104455 000003 002537 005004	004000 006654	002336		BIC JSR BEQ ERRDF TRAP .WORD .WORD	#VDAL11,R4GOOD PC,READR4 18\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	SETUP TO EXPECT EPFN H TO BE O GO READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE EPFN H PROBABLY NOT CLEARED

							: 10	
HARDWARI CVCDCA.		MACY11 0-SEP-81	30(1046)	16-SEP-81 15:3 TEST 28:	7 PAGE PAUSE	STATE MACHINI	- 16 BIT ADDRESS - PAUSE MODE - OLD FJA	EQ 0119
5687 5688 5689 5690 5691 5692 5693	014530 014530	104406			CKLOOP TRAP ; TOGGLE	CSCLP1	XPI H BY SETTING AND CLEARING THE SIGNAL HDAL15 H.	
5691 5692 5693 5694	014532 014536	004737	007502	18\$: 10000\$:	JSR ENDSEG	PC,XPI	GO PULSE XPI H VIA HDAL15 H	
5694 5695 5696 5697	014536 014536	104405		100003.	TRAP	C\$ESEG	UPDATE POINTER TO DIAG ADDRESS DATA TABLE	
5698 5699 5700	9 014540 005721 9 014542 005302 0 014544 001410		TST DEC BEQ JMP	(R1)+ R2 20\$ 1\$	CHECK IF ALL PATTERNS HAVE BEEN LOADED  IF YES THEN END OF TEST  IF NOT THEN LOAD NEXT PATTERN			
5701 5702 5703 5704 5705 5706 5707 5708 5709 5710	014552 014554 014556 014560 014562 014564	125252 052525 177400 000377 177777 000000		19\$:	.WORD .WORD .WORD .WORD .WORD	125252 052525 177400 000377 177777 000000		
5709 5710 5711 5712 5713	014566 014566 014566	104401		20 <b>\$</b> : L10056:	ENDTST	C\$ETST		

			30(1046)	16-SEP-81 15:	37 PAGE	120 STATE MACHINE -		DESS - DAIISE I	MODE - NEW EI	
CVCDCA.	F11 1	U-3EP-01	11:41							
5714 5715				.SBITL	1EST 29	: PAUSE STATE M	ACHINE - 10	BIT ADDRESS .	- PAUSE MUDE	- NEW FJA
5716 5717 5718 5719 5720 5721 5722 5723 5724 5725 5726 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735				; PAUSE ; STATE ; THE S ; FETCT ; WILL ; STATE ; SIGNA	STATE SYNC AN IGNALS X H. THE BE SET T MACHINE L FROM (	L CHECK THE PAUL MACHINE FLIP ID 16 BIT ADDRESS RAS H AND XCAS SIGNALS ADAL4 O A ONE DURING IN PAUSE MODE. AUSING A BREAK THE SIGNAL BRK	- FLOP'S , I S WILL BE CI H AND CHANG H AND ADAL8 THIS TEST. ADAL8 H OI AND ADALO H	PAUSE STATE LOCKED TO ONES ING THE LOGIC H WILL BE SE ADAL4 H ON A N A ZERO WILL ON A ONE WILL	WORKING , PA S AND ZEROES LEVEL ON THE T TO A ZERO A ZERO WILL PU DISABLE THE	USE BY PULSING SIGNAL ND ADALO H T THE PAUSE TIMEOUT BREAK
5726 5727 5728 5729 5730 5731 5732				FORCE ADDRE 17740	SS REGIS	ALSO CHECK THA DRESS REGISTER TER IS TESTED W 7, 177777, AND BEGINNING OF TO	ARE ENABLED ITH THE FOL 000000. TH	TO THE EODAL LOWING DATA PA	BUS. THE NE ATTERNS: 1252	W FORCE JUMP 52, 052525
5733 5734	014570				BGNTST					
5735 5736 5737 5738 -5739	014570 014570 014574 014600	004737 012701 012702	005510 015544 000006	129::	JSR MOV MOV	PC, INITTE #17\$,R1 #6,R2		SELECT AND IN. GET ADDRESS OF COUNTER FOR NO	DATA TABLE	
5740 5741 5742	014604 014604	104404		1\$:	BGNSEG TRAP	C\$BSEG				
5743 5744 5745					SELECT	THE MODE REGIS	TER BY SETT	ING GDAL2 TO	A ONE AND GDA	L1 AND GDALO
5746	014606	004737	. 007006		JSR	PC, SLMODR	;	GC SELECT MODE	REG VIA CON	TROL REG 0
5747 5748 5749 5750 5751		ı			;LOAD, ;ON A 2 ;MACHIN	READ AND CHECK I ERO WILL ENABLE IE.	MODE REGIST 16 BIT ADD	ER BITS MR 15 RESS SELECTION	O WITH ZEROE N TO THE PAUS	S. MR BIT 11 E STATE ,
5752 5753 5754 5755	014612 014616 014622 014624	005037 004737 001405	002342 006672		CLR JSR BEQ ERRDF	R6LOAD PC,LDRDR6 2\$ 4,MODREG,RO6ER	:	SETUP DATA TO LOAD, READ ANI IF LOADED OK MODE REGISTER	CHECK MODE	
5752 5753 5754 5755 5756 5757 5758 5759 5760 5761 5762 5763 5764 5765	014624 014626 014630 014632 014634 014634	104455 000004 002631 005020 104406			TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF 4 MODREG ROGERR CSCLP1				
5763 5764					:SET GD :REGIST	AL1 AND GDALO TER ON A WRITE OF	O ONES IN THE	HE GDAL REGIST	TER TO SELECT	THE HDAL
5766 5767 5768 5769	014636	004737	006754	2\$:	:LOAD.	PC, SLHDAL READ AND CHECK H SET TO A ONE	HDAL REGIST	SELECT HDAL RE	H AND HDAL2	H SET TO ONES.
					,	ot o o			21710110	

SEQ 0120

HARDWAR CVCDCA.	TESTS 11 1	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 29	37 PAGE : PAUSE	121 STATE MACHINE - 16 BIT	ADDRESS - PAUSE MODE - NEW FJA	
5770 5771 5772 5773						;BUS.	ER ONTO THE ADDRESS BUS HDAL2 H ON A ONE WILL A AND CONTROL SIGNALS.	AND DISABLE THE EIDAL BUS FROM THE ADDRESS LLOW THE PROGRAM TO GENERATE THE T-11	
5774 5775 5776 5777 5778 5779 5780	014642 014650 014654 014656 014656 014660 014662	012737 004737 001405 104455 000004 002605 005020	001004 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD	#HDAL9!HDAL2,R6LOAD PC,LDRDR6 3\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	SETUP BITS TO BE LOADED  GO LOAD, READ AND CHECK HDAL REGISTER  IF LOADED OK THEN CONTINUE  HDAL REGISTER NOT EQUAL EXPECTED	
5781 5782 5783	014664 014666 014666	104406				CKLOOP TRAP	C\$CLP1		
5784 5785 5786 5787						: ZEROES	THE DIAGNOSTIC ADDRESS ON A WRITE OR READ C ADDRESS REGISTER WILL	REGISTER BY SETTING GDAL BITS 2:0 TO OMMAND TO CONTROL REGISTER 6, THE DIAGBE SELECTED.	
5788 5789	014670	004737	007072		3\$:	JSR	PC, SLDADR	GO SELECT DIAG. ADDRESS REG VIA GDAL 2:0	1
5790 5791 5792 5793 5794 5795						: OF 146 : CHECK : WHEN T	314. THE DIAGNOSTIC AD THAT THE CORRECT FORCE HE 16 BIT ADDRESS FLIP-	NOSTIC ADDRESS REGISTER WITH A DATA PATTERN DRESS REGISTER IS WRITTEN WITH DATA TO JUMP ADDRESS IS ENABLED TO THE EODAL BUS FLOP IS SET. THE NEW FORCE JUMP ADDRESS HE EODAL BUS IN THIS TEST.	
5796 5797 5798 5799 5800 5801 5802 5803 5804 5805 5806 5807	014674 014702 014706 014710 014710 014712 014714 014716 014720 014720	012737 004737 001405 104455 000004 002735 005020 104406	146314 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#146314,R6LOAD PC,LDRDR6 4\$ 4,ADDRRG,ROGERR C\$ERDF ADDRRG ROGERR C\$CLP1	;WRITE DIAG ADDRESS REG WITH 146314 ;GO LOAD READ AND CHECK DIAG ADDRESS REG ;IF LOADED OK THEN CONTINUE ;DIAG ADDRESS REG NOT EQUAL EXPECTED	
5808 5809 5810 5811 5812						: ADALO	ON A ONE WILL HOLD THE	GISTER WITH A DATA PATTERN OF 000001. BREAK LOGIC CLEARED. ADAL4 ON A ZERO CHINE TO BE ENTERED ON A FETCH CYCLE SED.	
5813 5814 5815 5816 5817 5818 5819 5820 5821 5822 5823	014722 014730 014734 014736 014736 014740 014742 014744 014746	012737 004737 001405 104455 000002 002513 004770 104406	000001 006614	002330	4\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#ADALO,R2LOAD PC;LDRDR2 5\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK ADAL REG ;IF LOADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL 1	
5824 5825						:SET VD :CLEAR	AL2 H TO A ONE AND THEN THE PAUSE STATE MACHINE	CLEAR VDAL2 H. VDAL2 H ON A ONE WILL FLIP-FLOPS	

HARDWAR CVCDCA.			30(1046) 11:41			37 PAGE	122 STATE MACHINE - 16 BIT	ADDRESS - PAUSE MOD	E - NEW FJA
5826 5827 5828	014750 014754	005037 004737	002334 007712		5\$:	CLR	R4LOAD PC,CLRPSM	CLEAR WORKING BI	TS FOR VDAL REG 1 AND THEN 0
5829 5830 5831 5832 5833 5834						: ONE AND	THE NEW FORCE JUMP ADD D GDAL BITS 1 AND 2 TO ER 6, DATA WILL BE LOAD ER AND THE TAKE NEW FO NE.	ZEORES. ON A WRITE DED INTO THE NEW FOR	COMMAND TO CONTROL CE JUMP ADDRESS
5835 5836 5837	014760	004737	007040			JSR	PC, SLFJAR	; SELECT FORCE JUM	P ADDRESS REG VIA GDAL
5837 5838 5839 5840 5841 5842 5843						:FORCE .: :JUMP AL :NEW FOR :SIGNAL	JUMP ADDRESS REGISTER.	THE DATA WILL BE LESIGNALS WPT1 LB HE FLOP WILL ALSO BE CLEPATTERNS LOADED WILL	BE ONE OF THE FOLLOW-
5844 5845 5846	014764	011177	165316			MOV	(R1), aREG6	WRITE NEW FORCE	JUMP ADDRESS REGISTER
5847 5848 5849			,			: CHECK	ALT H TO A ONE TO SET THAT THE SIGNAL WPT1 LE	THE SIGNAL FETCT H TO B H CLOCKED THE TAKE	O THE HIGH STATE (1). NEW FORCE JUMP ADDRESS
5850 5851 5852 5853 5854 5855 5856 5857 5858	014770 014776 015004 015012 015016 015020 015020 015022		000200 002334 100000 006646	002334 002336 002336		MOV MOV BIS JSR BEQ ERRDF TRAP . WORD	#VDAL7.R4LOAD R4LOAD.R4GOOD #VDAL15.R4GOOD PC.LDRD4R 6\$ 3.VDALRG.R4EROR C\$ERDF	GO LOAD, READ AN	TO EXPECTED  TNFJ H FLIP-FLOP = 1  D CHECK VDAL REGISTER
5859 5860 5861	015024 015026 015030	002537				.WORD .WORD CKLOOP	VDALRG R4EROR		
5862 5863	015030	104406				TRAP	C\$CLP1		
5864 5865 5866 5867						; TO ONES	. BITS IN THE HDAL RE	GISTER WILL BE SET	ERO AND GDAL1 AND GDALO AND CLEARED LATER IN XRAS L, XCAS H, XCAS L
5868 5869	015032	004737	006754		6\$:	JSR	PC, SLHDAL	GO SELECT HOAL R	EG VIA GDAL 2:0
5870 5871 5872 5873						;HIGH AM	AL12 H TO A ONE TO SET ND LOW STATE RESPECTIVE THE PROGRAM HAS PULSED	LY. THEY WILL REMA	IN SET TO THESE STATES
5874 5875 5876 5877 5878 5879 5880 5881						;HIGH, I; ;HIGH SI ;IS LOW, ;TO THE ;SIGNAL ;HIGH, I	SNAL XRAS H WILL CLOCK INTO THE EDFET FLIP-FLO TATE. THE SIGNAL XRAS , INTO THE PAUSE MODE F HIGH STATE. THE SIGNA PAUSE L IS ASSERTED HI THE PAUSE STATE WORKING HE PAUSE STATE WORKING	OP, THUS SETTING THE H WILL CLOCK THE STATE OF THUS SETT OF THUS SETT OF HEAD OF HEAD OF THE	SIGNAL EDFET H TO THE ATE OF ADAL4 H, WHICH ING THE SIGNAL PAUSE LERTED HIGH WHEN THE EDFET H ARE ASSERTED DIRECT SET TO A ONE.

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)		-81 15: TEST 29	37 PAGE 123 : PAUSE STATE MACHINE - 16 BIT ADDRESS - PAUSE MODE - NEW FJA	
5882 5883 5884 5885 5886						PSMW H WILL BE ASSERTED HIGH. THE SIGNAL PSMW H IS READ IN THE VDAL REGISTER AS VDAL9 H. WHEN EDFET H AND SOP H ARE ASSERTED HIGH, THE SIGNAL PB H WILL BE ASSERTED HIGH. THE SIGNAL PB H IS THE DATA INPUT LEAD TO THE PAUSE STATE SYNC FLIP-FLOP.	
5887 5888 5889 5890 5891 5892 5893						THE SIGNAL XRAS H WILL CAUSE THE SIGNAL RASP H TO BE PULSED. WHEN THE SIGNAL RASP H IS PULSED AND THE SIGNAL EDFET H IS ASSERTED HIGH, A PULSE WILL BE ISSUED ON THE SIGNAL DFET H. THE SIGNAL DFET H WILL CLOCK THE ADDRESS BUS INTO THE OLD FORCE JUMP ADDRESS REGISTER. AT THE PRESENT TIME THE DIAGNOSTIC ADDRESS REGISTER IS ENABLED ONTO THE ADDRESS BUS, THEREFORE THE OLD FORCE JUMP ADDRESS REGISTER WILL BE LOADED WITH THE DATA FROM THE DIAGNOSTIC ADDRESS REGISTER.	
5894 5895 5896	015036 015044	012737 004737	001004 007304	002342		MOV #HDAL9!HDAL2,R6LOAD ;BITS PREVIOUSLY SET IN HDAL REG JSR PC,XRASH ;SET XRAS H HIGH AND XRAS L LOW VIA HDAL12	2
5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907						CLEAR VDAL7 H IN THE VDAL REGISTER THUS SETTING THE SIGNAL FETCT H TO THE LOW STATE. CHECK THE PAUSE STATE MACHINE TO BE IN THE FOLLOWING STATE AS A RESULT OF EDFET H AND SOP H BEING ASSERTED HIGH. THE 'TAKE NEW FORCE JUMP ADDRESS' FLIP-FLOP WAS SET TO A ONE EARLIER WHEN THE NEW FORCE JUMP ADDRESS REGISTER WAS LOADED WITH THE DATA PATTERN.  PAUSE STATE WORKING - PSMW H - 1  PAUSE STATE SYNC - EPSF H - 0  16 BIT ADDRESS - EPFN H - 0  TAKE NEW FJ ADDRESS - TNFJ H - 1  GET NEW ADDRESS - OUTNEW H - 0	
5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919	015050 015056 015064 015072 015076 015100 015100 015104 0151106 015110	042737 013737 052737 004737 001405 104455 000003 002537 005004 104406	000200 002334 101000 006646	002334 002336 002336		BIC #VDAL7,R4LOAD ;SETUP TO CLEAR FETCT H MOV R4LOAD,R4GOOD ;COPY DATA LOADED TO EXPECTED  JSR PC,LDRD4R ;EXPECT PSMW H AND TNFJ H TO BE SET  JSR PC,LDRD4R ;GO LOAD, READ AND CHECK VDAL REGISTER  ERRDF 3,VDALRG,R4EROR ;IF LOADED OK THEN CONTINUE  TRAP C\$ERDF ;VDAL OR PAUSE STATE MACHINE ERROR  C\$CSCEPT C\$CLP1	
5921 5922 5923 5924 5925 5926 5927 5928 5929 5930 5931 5932						; THE SIGNALS XRAS H AND XRAS L ARE STILL ASSERTED TO THE HIGH AND LOW ; STATE RESPECTIVELY BY HDAL12 H BEING SET TO A ONE. THEY WILL REMAIN ; SET TO THESE STATES UNTIL THE SIGNALS XPI H AND XPI L HAVE BEEN PULSED ; SET THE SIGNAL XCAS H TO A ONE BY SETTING HDAL13 H TO A ONE. THE ; SIGNAL XCAS H GOING FROM A ZERO TO A ONE WILL CLOCK THE LEVEL OF THE ; SIGNAL "PB H", WHICH IS HIGH, INTO THE PAUSE STATE SYNC FLIP-FLOP, THUS ; SETTING THE PAUSE STATE SYNC FLIP-FLOP TO A ONE. THE SIGNAL XCAS H ; WILL ALSO CLOCK THE PREVIOUS STATE OF THE PAUSE STATE SYNC FLIP-FLOP (0) ; INTO THE 16 BIT ADDRESS FLIP-FLOP, THUS CLOCKING THE 16 BIT ADDRESS	
5934	015112	004737	007410		7\$:	JSR PC, XCASH ;ASSERT XCAS H TO HIGH STATE	
5935 5936 5937						READ VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS TO BE IN THE FOLLOWING STATE AS A RESULT OF THE SIGNAL XCAS H BEING SET TO 1.	

.P11 1	U-3EP-01	11:41	•	1531 2			T ADDRESS - PAUSE MODE - NEW FJA
					; PA	USE STATE WORKING - PLUSE STATE SYNC - EPSF BIT ADDRESS - EPFN HIKE NEW FJ ADDRESS - TI T NEW ADDRESS - OUTNE	H - 1 - 0 NFJ H - 1
015116 015124 015130 015132 015132 015134 015136 015140 015142	052737 004737 001405 104455 000003 002537 005004 104406	002000 006654	002336		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL10,R4GOOD PC,READR4 8\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;SETUP TO EXPECT PAUSE STATE SYNC - EPS;GO READ AND CHECK PAUSE STATE MACHINE ;IF LOADED OK THEN CONTINUE ;EPSF H PRUBABLE NOT SET IN VDAL REG
					: INSTRU	ICTION REGISTER SHOULD	TING GDAL BITS 2:0 TO ONES. THE 16 BIT BE ASSERTED ON THE EODAL BUS AT THIS TIME L REGISTER 6, THE EODAL BUS WILL BE ENABLE IGNAL RPT7 L.
015144	004737	007122		8\$:	JSR	PC, SEODAL	; SELECT EODAL BUS VIA GDAL BITS 2:0
					XCAS F WHEN T FLOP I LOW. ONTO T 6 WITH RPT7 L	BEING ASSERTED HIGH HE SIGNAL ACAS H IS A S SET TO A ONE, THE S THESE TWO SIGNALS WILL HE EODAL BUS. WHEN A I GDAL BITS 2:0 SET TO . THE SIGNAL RPT7 L	SSERTED HIGH AS A RESULT OF THE SIGNAL AND THE SIGNAL PSMW H BEING ASSERTED HIGH. SSERTED HIGH AND THE PAUSE STATE SYNC FLIP IGNALS EDRL L AND EDRH L WILL BE ASSERTED L ENABLE THE 16 BIT INSTRUCTION REGISTER READ COMMAND) IS ISSUED TO CONTROL REGISTE ONES, A POLSE WILL BE ISSUED ON THE SIGNAWILL READBACK THE 16 BIT INSTRUCTION REGISTED EDDAL BUS AT THIS POINT IN TIME.
015150 015156 015162 015164 015164	004737 001405 104455		002342		MOV JSR BEQ ERRDF TRAP	#137,R6LOAD PC.READR6 9\$ 4,IEODAL,R06ERR C\$ERDF	; SETUP EXPECTED 16 BIT INSTRUCTION (JM : READ 16 BIT INSTRUCTION REG ON EODAL : IF INSTRUCTION EQUALS "JMP" THEN CONT ; EODAL BUS ERROR, OR 16 BIT INSTRUCTION
015166 015170 015172	000004 003034 005020				. WORD . WORD . WORD	TEODAL ROGERR	REGISTER ERROR, OR 16 BIT INSTRUCTION
015174 015174	104406				CKLOOP TRAP	C\$CLP1	REGISTER NOT ENABLED TO THE BUS
						CT THE HDAL REGISTER TO ONES.	BY SETTING GDALZ TO A ZERO AND GDAL1 AND
015176	004737	006754		9\$:	JSR	PC.SLHDAL	SELECT HDAL REGISTER VIA GDAL BITS 2:
					SET TH	E SIGNAL XCAS H TO A	ZERO BY CLEARING HDAL13 H IN HDAL REGISTER
					THE SI	GNALS XRAS H AND XRAS RESPECTIVELY BY HDAL1	L WILL REMAIN ASSERTED TO THE HIGH AND LE H BEING SET TO A ONE. THEY WILL NOT BE

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 29	37 PAGE	STATE MACHINE	- 16 BIT A	DDRESS - PAL	JSE MODE -	NEW FJA	
5994 5995						;DEASSI	ERTED UNTIL PUL	SES HAVE B	EEN ISSUED	ON XPI H AN	D XPI L.	
5996 5997 5998	015202 015210	012737 004737	031004 007442	002342		MOV JSR	#HDAL13!HDAL1 PC,XCASL	2!HDAL9!HD	ALZ,R6LOAD ;	BITS PREVI	OUSLY LOADED	IN HDAL
5999 6000						:TOGGLE	THE SIGNAL XP	I H BY SET	TING AND CLE	ARING THE	SIGNAL HDAL1	5 н.
6001	015214	004737	007502			JSR	PC,XPI		; GO PULSE )	PI H VIA H	DAL15 H	
6003 6004 6005 6006 6007 6008 6009 6010 6011 6012 6013						; ADDRES; NEXT ; UNCHAI	THE VDAL REGIST SS '' FLIP-FLOP KCAS H PULSE. NGED AFTER XPI AUSE STATE WORK AUSE STATE SYNC S BIT ADDRESS - AKE NEW FJ ADDRESS	IS STILL S THE PAUSE H AND XPI (ING - PSMW - EPSF H EESS - TNFJ	ET. IT SHOUNTSTATE MACHING L WERE PULSE H - 1 - 1 0 H - 1	JLD NOT CLE NE FLIP-FLO	NEW FORCE J AR UNTIL THE PS SHOULD RE	UMP MAIN
6014 6015 6016	015220 015224 015226	004737 001405	006654			JSR BEQ ERRDF	PC,READR4 10\$ 3,VDALRG,R4ER		; IF OK THEM	CONTINUE	SE STATE MAC	
6017	015226 015230	104455				TRAP .WORD	CSERDF	ton	, PAUSE STA	E MACHINE	CHANGED AFTE	K AFI
6019	015232	002537				.WORD	VDALRG R4EROR					
6021 6022	015236 015236	104406				CKLOOP TRAP	C\$CLP1					
6023 6024 6025 6026 6027 6028 6029						;HDAL17;STATE;RESUL;'PAUSI	HE SIGNALS XRAS  H IN THE HDAL  THE 'GET NEW  OF THE 'TAKE  STATE SYNC'' F  IS SET, THE SIG	REGISTER. ADDRESS' F NEW FORCE LIP-FLOP B GNAL 'OUTNE	WHEN XRAS LIP-FLOP WIL JUMP ADDRESS EING SET. V W H'' WILL BE	L IS RETUR L BE CLOCK S' FLIP-FLO WHEN THE 'G E ASSERTED	NED TO THE H ED TO A ONE P BEING SET	IGH AS A AND THE
6031 6032 6033	015240	004737	007336		10\$:	JSR '	PC, XRASL		;SET XRAS	LOW AND X	RAS L HIGH V	IA HDAL12
6034 6035 6036 6037 6038 6039 6040 6041 6042 6043 6044						BE IN BEEN GET I TAKE FLIP-I	THE VDAL REGIST THE FOLLOWING SET TO A ONE WH NEW ADDRESS' FL NEW FORCE JUMP FLOP WERE SET T AUSE STATE WORK AUSE STATE SYNC S BIT ADDRESS - AKE NEW FJ ADDR ET NEW ADDRESS	STATE. THEN XRAS LETER THE STATE STA	E 'GET NEW A WAS RETURNED S CLOCKED TO FLIP-FLOP AN H - 1 - 1 0 H - 1	ADDRESS" FL	IP-FLOP SHOU	D HAVE
6046 6047 6048 6049	015244 015252 015256 015260	052737 004737 001405	000400 006654	002336		BIS JSR BEQ ERRDF	#VDAL8,R4GOOD PC,READR4 11\$ 3,VDALRG,R4ER		: IF OK THEN	AL AND PAU CONTINUE	E A ONE SE STATE MACE T SET TO A OF	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 15: TEST 29	7 PAGE PAUSE S	126 TATE MACHINE - 16	BIT ADDRESS - PAU	SE MODE - NEW FJA	
6050 6051 6052 6053 6054 6055 6056	015260 015262 015264 015266 015270 015270	104455 000003 002537 005004 104406			.WORD .WORD .WORD CKLOOP	C\$ERDF 3 VDALRG R4EROR C\$CLP1			
6057 6058 6059 6060 6061 6062 6063 6064 6065					:WITH THE EDFET FOR SEPTING SE	E SIGNAL FETCT H S LIP-FLOP WILL BE C TO THE LOW STATE. LL BE ASSERTED LOW P L WILL BE PULSED SE STATE WORKING F	SET LOW AND A PULS CLOCKED TO A ZERO, WHEN EDFET H IS W. WHEN XRAS H IS CLIP-FLOP WILL BE	TTING AND CLEARING HE BEING ISSUED ON XR. THUS ASSERTING THE ASSERTED LOW, THE S PULSED, THE SIGNALS CLOCKED TO A ONE BY W H ARE ALL ASSERTED	AS H, THE SIGNAL IGNAL RASP H
6066	015272	004737	007272	11\$:	JSR	PC, XRAS	GO PULSE X	RAS H BY HDAL12	
6067 6068 6069 6070 6071 6072 6073					; TO BE II ; PAU ; PAU ; 16 I	E VDAL REGISTER AN N THE FOLLOWING ST SE STATE WORKING - SE STATE SYNC - EP BIT ADDRESS - EPFN E NEW FJ ADDRESS - NEW ADDRESS - OUT	TATE AS A RESULT OF - PSMW H - 1 PSF H - 1 N H - 0 - TNFJ H - 1	STATE MACHINE FLIP- F XRAS H BEING PULSE	FLOPS D.
6075 6076 6077 6078 6079 6080 6081 6032 6083 6084 6085	015276 015302 015304 015304 015306 015310 015312 015314	004737 001405 104455 000003 002537 005004 104406	006654		BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	PC.READR4 12\$ 3,VDALRG.R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	: IF OK THEN	AND PAUSE STATE MAC CONTINUE USE STATE MACHINE ER	
6086 6087 6088 6089 6090 6091 6092 6093					;SIGNAL ;SIGNAL ;THUS CL ;XCAS H ;FLIP-FL	XCAS H GOING FROM 'PB H'', WHICH IS OCKING THE PAUSE S WILL ALSO CLOCK TH	A 0 TO A 1 WILL CO S LOW, INTO THE PAI STATE SYNC FLIP-FLO ME PREVIOUS OUTPUT S BIT ADDRESS FLIP-	HDAL13 H TO A ONE. LOCK THE LEVEL OF THE USE STATE SYNC FLIP- OP TO A ZERO. THE S OF THE PAUSE STATE -FLOP, THUS CLOCKING	E FLOP, IGNAL SYNC
6094 6095 6096					:THE SIGN :FLIP-FLI :TO A ON	OP TO BE CLEARED W	SO CAUSE THE "TAKE	E NEW FORCE JUMP ADDI ADDRESS" FLIP-FLOP I	RESS'' S SET
6097	015316	004737	007410	12\$:	JSR I	PC,XCASH	ASSERT XCA	S H TO THE HIGH STATE	E
6099 6100 6101 6102 6103 6104 6105					: PAU: : PAU: : PAU:		VING STATE AS A RES PSMW H - 1 PSF H - 0 I H - 1	AUSE STATE MACHINE FI SULT OF XCAS H BEING	

HARDWARI CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 29	37 PAGE : PAUSE	127 STATE MACHINE - 16 B	IT ADDRESS - PAUSE M	ODE - NEW FJA	SEQ
6106 6107						; GF	T NEW ADDRESS - OUTN	EW H - 1		
6108 6109 6110 6111 6112 6113 6114 6115 6116 6117 6118 6119 6120 6121	015322 015330 015336 015342 015344 015344 015350 015352 015354 015354	042737 052737 004737 001405 104455 000003 002537 005004 104406	102000 004000 006654	002336 002336		BIC BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL15!VDAL10,R4GO #VDAL11,R4GOOD PC,READR4 13\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	GO READ VOAL AN	ND PAUSE STATE MACH	
6120 6121 6122 6123 6124 6125						JUMP A	THE EODAL BUS BY SE DDRESS REGISTER SHOU EAD COMMAND TO CONTR O THE LSI-11 BUS VIA	LD BE ENABLED ON THE OL REGISTER 6, THE E	EODAL BUS AT THIS	TIME.
6125	015356	004737	007122		13\$:	JSR	PC, SEODAL	SELECT EODAL B	US VIA GDAL BITS 2:0	)
6126 6127 6128 6129 6130 6131 6132 6133 6134 6135 6136 6137 6138 6139 6140 6141						ENABLE SIGNAL FLIP-F ASSERT THE PA XRAS L THE SI ADDRES AND MO FOLLOW CHECK BUS	S POINT IN TIME, THE D TO THE EODAL BUS V S ARE ASSERTED LOW A LOP BEING SET AND THE ED HIGH. THE 'GE USE STATE SYNC FLIP-, AND THE TAKE NEW F GNAL EARH H AND EARL S FLIP-FLOP BEING SE DE REGISTER BIT 11 SING SECTION WILL REATHAT THE NEW FORCE JUMP A S TEST VIA THE SIGNA	IA THE SIGNALS NEARH S A RESULT OF THE 'G' E SIGNALS EARH H AND T NEW ADDRESS' FI FLOP WAS A ONE, A PUI ORCE JUMP ADDRESS FL H ARE ASSERTED HIGH T TO A ONE, THE SIGN ET TO A ZERO FOR 16 I D THE EODAL BUS VIA UMP ADDRESS REGISTER DDRESS REGISTER WAS	L AND NEARL L. THE ET NEW ADDRESS' EARL H BEING LIP-FLOP WAS SET LSE WAS ISSUED ON IP-FLOP WAS SET TO A AS A RESULT OF 16 E AL ACAS H ASSERTED H BIT ADDRESS MODE. THE SIGNAL RPT7 L AM IS ENABLED TO THE E WRITTEN AT THE BEGIN	WHEN A ONE. BIT HIGH, THE ND EODAL
6142 6143 6144 6145 6146 6147 6148						:THEN T :146314 :SIGNAL :NEW AD	ADDRESS READ FROM THE WRONG FORCE JUMP WAS WRITTEN INTO THE DIAG DRESS' FLIP-FLOP TO DDRESS SELECTION LOG	ADDRESS REGISTER WAS E OLD FORCE JUMP ADDI NOSTIC ADDRESS REGIS BE SET TO A ONE AND	READ. THE DATA PATERS REGISTER VIA THE TER. CHECK THE "GET	TTERN HE
6149 6150 6151 6152 6153 6154 6155 6156 6157 6158 6159 6160 6161	015362 015366 015372 015374 015376 015400 015402 015404 015404	011137 004737 001405 104455 000004 003147 005020 104406	002342 006700				(R1),R6LOAD PC,READR6 14\$ 4,FEODAL,RO6ERR C\$ERDF 4 FEODAL R06ERR C\$CLP1 CT THE HDAL REGISTER TO ZEROES.	:READ NEW FORCE :IF FORCE JUMP :NEW FORCE JUMP	D INTO NEW FJA REG JUMP ADDRESS ON EOD ADDRESS REG OK THEN ADDRESS REG TO EODA	CONT AL BUS ERR

	- 4		
	- 1	•	•

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 29	37 PAGE	128 STATE MACHINE - 16 BIT	T ADDRESS - PAUSE MODE - NEW FJA	
6162	015406	004737	006754		14\$:	JSR	PC,SLHDAL	; SELECT HDAL REG VIA GDAL BITS 2:0	
6164 6165 6166						SET THE	E SIGNAL XCAS H, WHICH G HDAL13 H TO A ZERO.	H IS PRESENTLY SET HIGH, TO THE LOW STATE BY	
6167 6168 6169 6170	015412 015420		021004 007442	002342		MOV JSR	#HDAL13!HDAL9!HDAL2,F	ROLDAD ; SETUP BITS PREVIOUSLY LOADED ; SET XCAS H TO THE LOW STATE	
6171						:TOGGLE	THE SIGNAL XPI H BY S S DONE TO SIMULATE A M	SETTING AND CLEARING THE SIGNAL HDAL15 H. MACHINE CYCLE.	
6173	015424	004737	007502			JSR	PC,XPI	GO PULSE XPI H VIA HDAL15 H	
6175 6176 6177 6178 6179 6180 6181 6182						:WITH THE	HE SIGNAL FETCT H SET FLIP-FLOP WILL BE CLOC H TO THE LOW STATE. V ILL BE ASSERTED LOW. SP L WILL BE PULSED. USE STATE WORKING FLIF	ND XRAS L BY SETTING AND CLEARING HDAL12 H. LOW AND A PULSE BEING ISSUED ON XRAS H, THE CKED TO A ZERO, THUS SETTING THE SIGNAL WHEN EDFET H IS ASSERTED LOW, THE SIGNAL WHEN XRAS H IS PULSED, THE SIGNALS RASP H P-FLOP WILL BE CLOCKED TO A ZERO BY RASP L	
6183 6184 6185 6186						:ASSERT	ED LOW. A SHORT TIME ED LOW AS A RESULT OF	PSMW H ARE ASSERTED HIGH AND EPFN L IS AFTER RASP L, THE SIGNAL PSMW H WILL BE THE PAUSE STATE WORKING FLIP-FLOP BEING	
6187 6188 6189	015430	004737	007272			JSR	PC, XRAS	; PULSE XRAS VIA THE SIGNAL HDAL12	
6190 6191 6192 6193 6194 6195 6196 6197						; TO BE ; PAI ; PAI ; 16 ; TAI	HE VDAL REGISTER AND OF THE FOLLOWING STATE USE STATE WORKING - PSEUSE STATE SYNC - EPSEUSE STATE SYNC - EPSEUSE STATE SYNC - EPFN HOLD FOR THE NEW ADDRESS - OUTNER	H - 0 - 1 NFJ H - 0	
6198 6199 6200	015434 015442 015446	042737 004737 001405	001000 006654	002336		BIC JSR BEQ	#VDAL9,R4GOOD PC,READR4	:SETUP TO EXPECT PSMW H TO BE 0 :GO READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE	
6201 6202 6203 6204 6205 6206 6207 6208 6209 6210 6211 6212 6213	015450 015450 015452 015454	104455 000003 002537				ERRDF TRAP .WORD .WORD	3. VDALRG,R4EROR CSERDF 3 VDALRG	PSMW H PROBABLY NOT O'ED BY CLPS H	
6205	015456	005004				.WORD CKLOOP	R4EROR		
6207 6208	015460	104406				TRAP	C\$CLP1		
6209 6210 6211						;TOGGLE ;XCAS H ;THE 16	WILL CLOCK THE OUTPUT BIT ADDRESS FLIP-FLOR	SETTING AND CLEARING HDAL13. THE SIGNAL TOF THE PAUSE STATE SYNC FLIP-FLOP INTO P, THUS CLEARING THE 16 BIT ADDRESS F/F.	
6213	015462	004737	007376		15\$:	JSR	PC,XCAS	GO PULSE XCAS H VIA HDAL13 H	
6214 6215 6216 6217						: THE FO	DAL REGISTER AND CHECK LLOWING STATE AS A RES SE STATE WORKING - PSA	K PAUSE STATE MACHINE FLIP-FLOPS TO BE IN SULT OF XCAS H BEING PULSED. MW H - 0	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 29	37 PAGE : PAUSE	M 10 129 STATE MACHINE - 16 BIT	ADDRESS - PAUSE MODE - NEW FJA	SEQ 0129
6218 6219 6220 6221						: 16 : TAK	SE STATE SYNC - EPSF H BIT ADDRESS - EPFN H - E NEW FJ ADDRESS - TNFJ NEW ADDRESS - OUTNEW H	0 H - 0	
6218 6219 6220 6221 6222 6223 6224 6225 6226 6227 6228 6230 6231 6232 6233 6233 6234	015466 015474 015500 015502 015502	042737 004737 001405	004000 006654	002336		BIC JSR BEQ ERRDF TRAP	#VDAL11,R4GOOD PC.READR4 16\$ 3,VDALRG,R4EROR C\$ERDF	SETUP TO EXPECT EPFN H TO BE O GO READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE EPFN H PROBABLY NOT CLEARED	
6229 6230 6231 6232	015504 015506 015510 015512 015512	000003 002537 005004 104406				.WORD .WORD .WORD CKLOOP TRAP	VDALRG R4EROR C\$CLP1		
6233 6235 6235						:TOGGLE	THE SIGNAL XPI H BY SE S DONE TO FINISH THE MA	TTING AND CLEARING THE SIGNAL HDAL15 H. CHINE CYCLE.	
1 6277	015514	004737	607502		16\$:	JSR	PC,XPI	GO PULSE XPI H VIA HDAL15 H	
6238 6239 6240 6241 6242 6243 6244 6245						;TO CHE ;PROGRA ;ADDRES	CK THAT THE 'GET NEW AD M WILL SET VDAL2 H TO A S'' FLIP-FLOP WILL BE CL	DRESS" FLIP-FLOP CAN BE CLEARED. THE ONE AND THEN A ZERO. THE "GET NEW EARED WHEN VDALZ H IS SET TO A ONE.	
6243	015520 015524	005037 004737	002334 007712			CLR JSR	R4LOAD PC,CLRPSM	CLEAR WORKING BITS FOR VDAL REG	
6246	015530 015530				10000\$:	ENDSEG			
6246 6247 6248 6249	015530	104405			100000	TRAP	C\$ESEG		
6250	015532 015534 015536 015540	005721 005302 001410 000137	014604			TST DEC BEQ JMP	(R1)+ R2 18\$ 1\$	:UPDATE POINTER TO DIAG ADDRESS DATA TABL :CHECK IF ALL PATTERNS HAVE BEEN LOADED :IF YES THEN END OF TEST :IF NOT THEN LOAD NEXT PATTERN	E
6251 6252 6253 6254 6255 6256 6257 6258 6259 6260 6261 6262 6263 6264 6265	015544 015546 015550 015552 015554 015556	125252 052525 177400 000377 177777 000000			17\$:	.WORD .WORD .WORD .WORD .WORD	125252 052525 177400 000377 177777 000000		
6262	015560 015560				18\$: L10057:	ENDTST			
6264	015560	104401			110037:	TRAP	C\$ETST		

6	266					.SBTTL	TEST 30	: CHECK TIMEOUT BREAK OF	NE SHOT IN RUN MODE		
66666666666666	267 268 269 271 273 274 275 278 278 278 278 278 278 278 278 278 278					; WHEN ; A PUL; ; A BRE; ; TIMEOU ; THAT ; AND TI ; ALL TI ; CHECK ; BREAK	THE PAUSI SE ON THI AK CONDT. UT BREAK THE PAUSI HAT IT I: HE PAUSE THAT THI ONE SHO	E STATE MACHINE IS SETURE E SIGNAL XRAS H, THE PAU ION IS RECEIVED ON THE S ONE SHOT TO GENERATE THE E STATE MACHINE IS NOT E S ENTERED WHEN A BREAK O STATE LOGIC ASSOCIATED E SIGNAL "TOBRK H" IS SE	MACHINE IN 'RUN' AND 16 BIT ADDRESS MODE. IN 'RUN' MODE VIA ADAL4 H ON A ONE AND SE STATE MACHINE CAN ONLY BE ENTERED WHEN IGNAL 'BRK H'. THIS TEST WILL USE THE E BREAK CONDITION. THE TEST WILL CHECK NTERED WHEN NO BREAK CONDITION IS RECEIVED ONDITION IS RECEIVED. THE TEST WILL CHECK WITH THE SIGNAL 'BRK H'. THE TEST WILL T IN CONTROL REGISTER O WHEN THE TIME OUT THAT IT IS NOT SET WHEN THE TIME OUT		
6	281 282	015562 015562				T30::	BGNTST				
6	284 285	015562	004737	005510		130	JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR		
66	286 287	015566 015566	104404				BGNSEG TRAP	C\$BSEG			
6	288						:SELECT	MODE REGISTER VIA GDAL	BITS 2:0 IN CONTROL REGISTER 0		
6	291	015570	004737	007006			JSR	PC, SLMODR	:SELECT MODE REGISTER VIA GDAL BITS 2:0		
66	291 292 293 294 295						CLEAR WILL S	ALL BITS IN THE MODE REC ELECT 16 BIT ADDRESS MOD	SISTER. MODE REGISTER BIT 11 ON A ZERO DE FOR THE PAUSE STATE MACHINE.		
6666	296 297 298 299	015574 015600 015604 015606	005037 004737 001405	002342 006672			CLR JSR BEQ ERRDF	R6LOAD PC,LDRDR6 1\$ 4,MODREG,RO6ERR	SETUP TO CLEAR ALL BITS GO LOAD, READ AND CHECK MODE REGISTER IF LOADED OK THEN CONTINUE MODE REGISTER NOT EQUAL EXPECTED		
6666	300 301 302 303	015606 015610 015612 015614	104455 000004 002631 005020				TRAP .WORD .WORD .WORD	CSERDF 4 MODREG ROGERR			
6	304	015616 015616	104406				CKLOOP TRAP	C\$CLP1			
6	306 307 308 309						:SELECT	HDAL REGISTER VIA GDAL	BITS 2:0 IN CONTROL REGISTER 0		
6	309	045620	004737	006754		15:	JSR	PC, SLHDAL	SELECT HDAL REGISTER VIA GDAL BITS 2:0		
6666	310 311 312 313						:ZERO.	AL REGISTER BIT 2 TO A COMPEN HDAL2 H IS SET TO AND CONTROL SIGNALS.	ONE AND ALL OTHER HDAL REGISTER BITS TO A A ONE, THE PROGRAM CAN GENERATE THE T-11		
6	314 315 316 317	015624 015632 015636	012737 004737 001405	000004 0066?2	002342		MOV JSR BEQ	#HDAL2,R6LOAD PC,LDRDR6 2\$	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK HDAL REGISTER IF LOADED OK THEN CONTINUE		
6	318 319 320 321	015640 015640 015642 015644	104455 000004 002605				ERRDF TRAP . WORD . WORD	4, HDALRG, ROBERR CSERDF 4 HDALRG	HDAL REGISTER NOT EQUAL EXPECTED		

HA	ARDWAR	E TESTS	MACY11	30(1046)	16-SEP	-81 15:	37 PAGE	B 1					
CV	CDCA.	P11 1 015646	0-SEP-81 005020	11:41		TEST 30	: CHECK	ROGERR	INE SHOT IN	RUN MODE			
	6323	015650 015650	104406				TRAP	C\$CLP1					
	6322 6323 6324 6325 6326 6327 6328 6329 6331 6332 6332						; ZERO. ; THE PA ; PAUSE ; BE ASS ; BE ASS	WHEN A PULSE IN AUSE MODE FLIP-FLOP SERTED LOW. ADARESTED LOW. WHE WILL ALSO BE AS	IS ISSUED ON FLOP WILL BE IS SET TO T ALB H ON A Z EN THE SIGNA	N XRAS H AN E CLOCKED T THE RUN MOD ZERO WILL C AL TOBRK H	ID ADAL4 H TO THE RUN DE, THE SIGNAUSE THE S	IS SET TO A O MODE. WHEN T NAL PAUSE L W IGNAL TOBRK H	NE, HE ILL TO
	6334 6335 6336 6337 6338 6339 6340 6341 6342 6343	015652 015660 015664	012737 004737 001405	000020 006614	002330	2\$:	MOV JSR BEQ	#ADAL4,R2LOAD PC,LDRDR2 3\$		; IF LOADED	OK THEN CO	IECK ADAL REGI INTINUE	STER
	6338	015666 015666 015670	104455				ERRDF TRAP .WORD	2,ADALRG,R2ERC	ik :	; ADAL REGIS	TER NUT EU	UAL EXPECTED	
	6340	015672	002513				.WORD	ADALRG R2EROR					
	6342	015676 015676	104406				CKLOOP TRAP	C\$CLP1					
	6344 6345 6346 6347 6348 6349 6350 6351						; MODULE ; BREAK ; FLOP T	THE SIGNAL INVIER. A PULSE ON FLIP-FLOP. A FIOR THE RUN MODE, SE ON INVO L WILL	NGLE STEP BA PULSE ON INV THUS ASSES	REAK FLIP-F VD L WILL A RTING THE S	LOP AND TH LSO SET TH SIGNAL PAUS	IE MEMORY SIMU IE PAUSE MODE SE L TO THE LO	DAL LATOR FLIP- W STATE.
	6352 6353 6354	015700 015704	005037 004737	002334 007712		3\$:	CLR JSR	R4LOAD PC,CLRPSM		SETUP TO C	LEAR VDAL	R/W BITS VDAL2 H	
	6355 6356 6357 6358 6359 6360 6361						;POINT ;SIGNAL ;WHEN A	OAL REGISTER BIT TOBRK H TO CON IN TIME, THE TI DEET H, THEREF ADAL8 H IS ASSER THE SIGNAL BRK	MEOUT BREAM FORE, THE SI RTED HIGH (1	K ONE SHOT IGNAL TOBRK 1). WHEN T	HAS NOT BE H WILL BE HE SIGNAL	EN FIRED BY T	HE
	6362	015710 015716 015722	052737 004737 001405	000400 006614	002330		BIS JSR BEQ	#ADAL8,R2LOAD PC,LDRDR2 4\$		SETUP BIT GO LOAD, R	EAD AND CH	IECK ADAL REGI	STER
	6364 6365 6366 6367 6368 6369	015724	104455				ERRDF	2.ADALRG.RZERO CSERDF	)R	ADAL REGIS	TER NOT EQ	UAL EXPECTED	
	6368	015726	000002				. WORD	ADALRG					
	6370	015732 015734 015734	104406				.WORD CKLOOP TRAP	R2EROR C\$CLP1					
	6370 6371 6372 6373 6374 6375						;READ C	CONTROL REGISTER WHEN THE ONE SHIED HIGH.	O AND CHEC	CK THAT THE BEEN FIRED	SIGNAL TO	BRK H IS SET	TO IS
	6376	015736	052737	000100	002322	4\$:	BIS	#TOBRK,ROGOOD		EXPECT TOB	RK H TO BE	A ONE	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 15: TEST 30	37 PAGE : CHECK	132 TIMEOUT BREAK ONE SHOT	IN RUN MODE	
6378 6379 6380 6381 6382 6383 6384 6385 6386 6387 6388 6389	015744 015750 015752 015752 015754 015756 015760 015762	004737 001405 104455 000001 002406 004754 104406	006570		JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READRO 5\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	READ AND CHECK GDAL IF OK THEN CONTINUE TOBRK H PROBABLY NOT	
6388 6389 6390					;FLOPS	HE VDAL REGISTER AND CH DID NOT CHANGE STATE WH ED HIGH.	HECK THAT THE PAUSE STAT HEN THE SIGNALS TOBRK H	E MACHINE FLIP- AND BRK H WERE
6391 6392 6393 6394 6395 6396 6397 6398 6400	015764 015770 015772 015772 015774 015776 016000 016002 016002	004737 001405 104455 000003 002537 005004 104406	006654	5\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READR4 6\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;READ VDAL AND PAUSE ;IF OK THEN CONTINUE ;VDAL OR PAUSE STATE	
6401 6402 6403 6404 6405 6406 6407 6408 6410 6411 6412 6413					;AND TH ;WHEN E ;NO PUL ;CAUSES ;SIGNAL ;SIGNAL ;BE CLO ;ASSERT	E PAUSE STATE WORKING F DFET FLIP-FLOP IS CLEAR SE SHOULD OCCUR ON THE THE SIGNAL RASP H TO B DFET H, THE TIMEOUT ON TOBRK H WILL REMAIN HI CKED TO THE RUN MODE BY	SETTING AND CLEARING HDA IS ASSERTED LOW, THE ED ELIP-FLOP WILL BE CLOCKE RED AND A PULSE IS ISSUE SIGNAL DFET H. A PULSE BE PULSED. IF NO PULSE WE SHOT WILL REMAIN UNFI IGH. THE PAUSE MODE FLI Y XRAS H AS A RESULT OF PAUSE MODE ONE SHOT IS BE ASSERTED LOW.	D TO A ZERO. D ON RASP H, ON XRAS H OCCURS ON THE RED AND THE P-FLOP WILL ADAL4 H BEING
6414 6415 6416 6417 6418 6419	016004	004737	007272	6\$:	:SET TO	ONTROL REGISTER O TO CH A ONE AFTER A PULSE WA AS CLOCKED TO A ZERO.	;GO PULSE XRAS H VIA HECK THAT THE SIGNAL TOB AS ISSUED ON XRAS H AND THE TIMEOUT BREAK ONE S H WHEN THE EDFET FLIP-FL	RK H IS STILL THE EDFET FLIP-
6420 6421 6422 6423 6424 6425 6426 6427 6428 6430 6431 6432 6433	016010 016014 016016 016016 016020 016022 016024 016026 016026	004737 001405 104455 000001 002406 004754 104406	006570		:DID NO	T GET SET TO A ONE WHEN	; READ AND CHECK GDAL ; IF OK THEN CONTINUE ; TOBRK ONE SHOT PROBA CK THAT THE PAUSE STATE IN THE EDFET FLIP-FLOP IS H. JUST AS A NOTE, THE	WORKING FLIP-FLOP

HARDWAR	E TESTS	MACY11	30(1046)	1	; 15:	37 PAGE	D 11	
CVCDCA.	P11 1	0-SEP-81	11:41		rest 30	: CHECK	TIMEOUT BREAK ONE SHOT	IN RUN MODE
6434							BE ASSERTED LOW.	
6436 6437 6438 6439 6440 6441 6442 6443 6444	016030 016034 016036 016036 016040 016042 016044 016046	004737 001405 104455 000003 002537 005004 104406	006654		75:	JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	PC,READR4 8\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	; READ VDAL AND PAUSE STATE MACHINE ; IF OK THEN CONTINUE ; VDAL OR PAUSE STATE MACHINE ERROR
6446 6447 6448 6449 6450 6451				,		ON XCA	AS H WILL CLOCK THE LEV S A RESULT OF EDFET H B	SETTING AND CLEARING HDAL13 H. A PULSE EL OF THE SIGNAL PB H, WHICH SHOULD BE SEING ASSERTED LOW, INTO THE PAUSE STATE THE PAUSE STATE SYNC FLIP-FLOP TO A
6452	016050	004737	007376		8\$:	JSR	PC,XCAS	GO PULSE XCAS H VIA HDAL13 H
6454 6455 6456 6457						; CAUSE	CONTROL REGISTER 0 TO C THE TIME OUT BREAK ONE EXISTS.	HECK THAT A PULSE ON XCAS H DID NOT SHOT TO BE FIRED. THIS CONDITION SHOULD
6458 6459 6460 6461 6462 6463 6464 6465 6466	016054 016060 016062 016062 016064 016066 016070 016072 016072	004737 001405 104455 000001 002406 004754 104406	006570			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READRO 9\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	;READ AND CHECK GDAL REGISTER ;IF NO CHANGES THEN CONTINUE ;TIMEOUT BREAK ONE SHOT FIRED
6468 6469 6470 6471						;READ T ;WAS CL ;LOW.	THE VDAL REGISTER TO CH LOCKED TO A ZERO AS A R	ECK THAT THE PAUSE STATE SYNC FLIP-FLOP ESULT OF THE SIGNAL EDFET H BEING ASSERTED
6472 6473 6474 6475 6476 6477 6478	016074 016100 016102 016102 016104 016110 016112	004737 001405 104455 000003 002537 005004	006654		9\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	PC,READR4 10\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE VDAL OR PAUSE STATE MACHINE ERROR
6480 6481 6482 6483 6484 6485	016112	104406				: TOBRK	C\$CLP1  HE SIGNAL ADAL8 H TO A H WILL BE ASSERTED LOW  TED LOW.	ZERO. WHEN ADALS H IS A ZERO, THE SIGNAL WHICH WILL CAUSE THE SIGNAL BRK H TO BE
6486 6487 6488 6489	016114 016122 016126 016130	042737 004737 001405	000400 006614	002330	10\$:	BIC JSR BEQ ERRDF	#ADAL8,R2LOAD PC,LDRDR2 11\$ 2,ADALRG,R2EROR	;SETUP TO CLEAR ADAL BIT 8 ;GO LOAD, READ AND CHECK ADAL REGISTER ; IF LOADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL EXPECTED

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 30	37 PAGE : CHECK	134 TIMEOUT BREAK ONE SHOT I	N RUN MODE
6490 6491 6492 6493 6494 6495 6496	016130 016132 016134 016136 016140 016140	104455 000002 002513 004770 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF 2 ADALRG R2EROR CSCLP1 ONTROL REGISTER O TO CHE	CK THAT THE SIGNAL TOBRK H IS READ AS
6498 6499 6500 6501 6502 6503 6504 6505 6506 6507 6508 6509 6511 6512	016142 016150 016154 016156 016156 016160 016162 016164 016166	042737 004737 001405 104455 000001 002406 004754 104406	000100 006570	002322	115:	E : JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	WHEN ADAL REGISTER BIT  #TOBRK, ROGOOD PC, READRO 12\$ 1, GDALRG, ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	## SET TO A ZERO.  ## SET TO A ZERO.  ## SEXPECT TOBRK H TO BE A ZERO  ## READ AND CHECK GDAL REGISTER  ## IF OK THEN CONTINUE  ## TOBRK K PROBABLY STILL HIGH
6510 6511 6512 6513						SET TH	E SIGNAL FETCT H TO'THE THE PAUSE STATE MACHINE	HIGH STATE BY SETTING VDAL7 H TO A ONE. FLIP-FLOP'S TO BE CLEARED.
6514 6515 6516 6517 6518 6519 6520 6521 6522	016170 016176 016202 016204 016204 016206 016210 016212 016214 016214	012737 004737 001405 104455 000003 002537 005004 104406	000200 006640	002334	12\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL7,R4LOAD PC,LDRDR4 13\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;SETUP BIT TO SET FETCT H TO HIGH STATE ;GO LOAD, READ AND CHECK VDAL REGISTER ;IF OK THEN CONTINUE ;VDAL OR PAUSE STATE MACHINE ERROR
6524 6525 6526 6527 6528 6529 6530 6531						;ON XRA ;FLIP-F ;THE HI ;RESULT ;A RESU	S H WITH THE SIGNAL FETC LOP TO BE CLOCKE TO A O GH STATE. THE LIMEOUT B OF A PULSE ON THE SIGNA LT OF THE EDFET FLIP-FLO	TTING AND CLEARING HDAL12 H. A PULSE T H SET HIGH, WILL CAUSE THE EDFET NE, THUS SETTING THE SIGNAL EDFET H TO REAK ONE SHOT WILL ALSO BE FIRED AS A L DFET H. A PULSE OCCURS ON DFET H AS P BEING SET AND THE SIGNAL RASP H BEING PULSED VIA A PULSE ON THE SIGNAL XRAS H.
6532 6533 6534	016216	004737	007272		13\$:	JSR	PC,XRAS	GO PULSE XRAS H VIA HDAL12 H
6534 6535 6536 6537 6538			1			THE PA	USE STATE MACHINE FLIP-F	LOW STATE BY CLEARING VDAL7 H. CHECK LOPS TO BE CLEARED AS A RESULT OF D LOW BY ADAL8 H BEING A ZERO AND THE LOW.
6539 6540 6541 6542 6543 6544	016222 016230 016234 016236 016236 016240	042737 004737 001405 104455 000003	000200 006640	002334		BIC JSR BEQ ERRDF TRAP . WORD	#VDAL7,R4LOAD PC.LDRDR4 14\$ 3,VDALRG,R4EROR C\$ERDF	;SETUP TO SET FETCT H TO LOW STATE :GO LOAD, READ AND CHECK VDAL REGISTER :IF OK THEN CONTINUE :VDAL OR PAUSE STATE MAHCINE ERROR

HARDWARE CVCDCA.	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-	-81 15:3 TEST 30:	7 PAGE	135 TIMEOUT BREAK ONE SHOT IN	N RUN MODE
6546 6547	016242 016244	002537 005004				.WORD	VDALRG R4EROR	
6548 6549	016246 016246	104406				TRAP	C\$CLP1	
6550 6551 6552 6553 6554 6555						: TO THE : SHOULD	BRK H LOGIC. AT THIS PO	TO ENABLE THE TIMEOUT BREAK ONE SHOT DINT IN TIME, THE TIMEOUT BREAK ONE SHOT USE ON THE SIGNAL DEET H. THEREFORE, SHOULD BE ASSERTED LOW.
6556 6557 6558	016250 016256 016262	052737 004737 001405	000400 006614	002330	14\$:	BIS JSR BEQ	#ADAL8,R2LOAD PC,LDRDR2 15\$	; ENABLE TOBRK H TO BRK H LOGIC ; GO LOAD, READ AND CHECK ADAL REGISTER ; IF LOADED OK THEN CONTINUE
6559 6560	016264	104455				ERRDF TRAP	2,ADALRG,RZEROR C\$ERDF	; ADAL REGISTER NOT EQUAL EXPECTED
6561 6562 6563	016266 016270 016272	000002 002513 004770				.WORD .WORD	ADALRG R2EROR	
6564 6565	016274	104406				CKLOOP TRAP	C\$CLP1	
6566 6568 6569 6570						:FIRED 8	BY DFET H. IF THE TOBRK OT PROBABLY FAILED TO FIF	CK THAT THE TIMEOUT BREAK ONE SHOT WAS H SIGNAL IS READ AS A ONE, THEN THE RE OR THE ONE SHOT FIRED AND THE DELAY
6571 6572 6573	016276 016302	004737	006570		15\$:	JSR BEQ	PC_READRO	:READ AND CHECK THE GDAL REGISTER :IF OK THEN CONTINUE
6574 6575	016304	104455				ERRDF	1,GDALRG,ROEROR C\$ERDF	TIMEOUT BREAK ONE SHOT FAILED TO FIRE
6576 6577	016306 016310	000001 002406				. WORD	1 GDALRG	
6578 6579	016312 016314 016314	104406				.WORD CKLOOP TRAP	ROEROR C\$CLP1	
6580 6581 6582	010314	104406				· TOGGL F	THE SIGNAL YEAS H BY SET	TING AND CLEARING HDAL13 H. A PULSE
6583 6584 6585 6586 6587						ON XCAS	S H WILL CLOCK THE LEVEL THIS POINT IN TIME, INTO G THE PAUSE STATE SYNC FL	OF THE SIGNAL PB H, WHICH SHOULD BE THE PAUSE STATE SYNC FLIP-FLOP, THUS IP-FLOP TO A ZERO. THE SIGNAL PB H SULT OF PAUSE L AND BRK H BEING ASSERTED
6588 6589 6590	016316	004737	007376		16\$:	JSR	PC,XCAS	GO PULSE XCAS H VIA HDAL13 H
6591 6592 6593						; PAUSE	HE VDAL AND PAUSE STATE N STATE HAS NOT BEEN ENTERE S STILL FIRING.	MACHINE FLIP-FLOPS TO CHECK THAT THE ED YET WHILE THE TIMEOUT BREAK ONE
6594 6595 6596 6597 6598	016322 016326	004737	006654			JSR BEQ	PC_READR4	READ VDAL AND PAUSE STATE MACHINE
6597 6598	016330 016330	104455				ERRDF	3. VDALRG, R4EROR C\$ERDF	TIMEOUT BREAK ONE SHOT TIMED OUT
6599 6600 6601	016332 016334 016336	000003 002537 005004				. WORD . WORD . WORD	VDALRG R4EROR	

HARDWA CVCDCA	RE TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 30	37 PAGE	G 11 E 136 TIMEOUT BREAK ONE SHOT I	N RUN MODE
6602 6603 6604	016340 016340	104406				CKLOOP TRAP	C\$CLP1	
6605 6606 6607 6608						;SETUP ;FIRING ;UNTIL	A DELAY TO WAIT FOR THE G. THE TIMEOUT BREAK ONE APPROXIMATELY ONE SECOND	TIMEOUT BREAK ONE SHOT TO FINISH SHOT, ONCE FIRED, WILL NOT TIMEOUT HAS OCCURED.
6609	016342 016346	012702	000002		17\$:	MOV	#2,R2	SETUP DOUBLE PRECISION COUNTER
6611 6612 6613 6614	016350 016354 016360 016362	017703 032703 001004 005301 001371 005302	163724 000100		18\$:	MOV BIT BNE DEC BNE DEC	#2,R2 R1 @REGO,R3 #TOBRK,R3 19\$ R1 18\$ R2	READ GDAL REGISTER CHECK IF TIMEOUT BREAK BIT SET IF YES THEN GO READ REGISTER AGAIN DECREMENT THE FIRST COUNTER IF NOT 0 THEN DO AGAIN DECREMENT THE SECOND COUNTER
6616 6617 6618 6619 6620	016370 016372 016400 016404	001367 052737 004737 001405	000100 006570	002322	19\$:	JSR BEQ	PC, READRO 20\$	READ AND CHECK GDAL REGISTER
6621 6623 6624 6625 6626	016406 016406 016410 016412 016414 016416	104455 000001 002406 004754				ERRDF TRAP .WORD .WORD .WORD CKLOOP	1,GDALRG,ROEROR CSERDF 1 GDALRG ROEROR	;TOBRK H PROBABLY NOT SET
6627 6628	016416	104406				TRAP	C\$CLP1	
6629 6630 6631						:FLOP V	THE VDAL REGISTER TO CHEC WAS SET TO A ONE AS A RES H AND THE EDFET FLIP-FLO	K THAT THE PAUSE STATE WORL NG FLIP- ULT OF BRK H BEING ASSERTED HIGH BY P BEING SET TO A ONE.
6632 6633 6634 6635 6636 6637	016420 016426 016432 016434 016434	052737 004737 001405	001000 006654	002336	20\$:	BIS JSR BEQ ERRDF TRAP	#VDAL9,R4GOOD PC,READR4 21\$ 3,VDALRG,R4EROR C\$ERDF	:EXPECT PSMW H TO BE A ONE :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE :PSMW H NOT SET VIA BRK H + EDFET H
6639 6640 6641	016440 016442 016444	000003 002537 005004				.WORD .WORD .WORD CKLOOP	VDALRG R4EROR	
6642	016444	104406				TRAP	C\$CLP1	
6644 6645 6646 6647 6648						:XCAS A	H WILL CLOCK THE LEVEL OF JLT OF BRK H AND EDFET H SYNC FLIP-FLOP, THUS SET	TTING AND CLEARING HDAL13 H. THE SIGNAL PB H, WHICH SHOULD BE ASSERTED HIGH AS BEING ASSERTED HIGH, INTO THE PAUSE TING THE PAUSE STATE SYNC FLIP-FLOP TO
6650	016446	004737	007376		21\$:	JSR	PC,XCAS	GO PULSE XCAS H VIA HDAL13 H
6652 6653 6654	1					:READ :	THE VDAL REGISTER TO CHEC ET TO A ONE BY XCAS H WHE	N BRK H AND EDFET H WERE ASSERTED HIGH.
6655 6656 6657	016452 016460	052737 004737 001405	002000 006654	002336		BIS JSR BEQ	#VDAL10,R4GOOD PC,READR4 22\$	:EXPECT EPSF H TO BE A ONE :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE

HARDWARE	TESTS	MACY11	30(1046)	16-SEP	-81 15:	37 PAGE	137 H 11		
CVCDCA.P	11 1	0-SEP-81	11:41		TEST 30	: CHECK	TIMEOUT BREAK ONE SHOT		
6659 6660 6661 6662 6663 6664	016466 016470 016472 016474 016476 016476	104455 000003 002537 005004 104406				ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	3, VDALRG, R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;EPSF H NOT 1 VIA E	BRK H AND EDFET H
6665 6666 6667							E SIGNALS TOBRK H AND B	RK H TO THE LOW STATE	BY CLEARING ADAL
6670 6671 6672 6673 6674 6675 6676	016500 016506 016512 016514 016514 016516 016520 016522 016524 016524	042737 004737 001405 104455 000002 002513 004770 104406	000400	002330	22\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#ADAL8,R2LOAD PC,LDRDR2 23\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	;SETUP BIT TO BE CL ;GO LOAD, READ AND ;IF LOADED OK THEN ;ADAL REGISTER NOT	CHECK ADAL REGISTER CONTINUE
6680 6681 6682 6683 6684 6685 6686 6687						:SIGNAL :LOW AS :PAUSE :FLOP. :WAS HI	THE SIGNAL XCAS H AGAI XCAS H WILL CLOCK THE A RESULT OF BRK H AND STATE SYNC FLIP-FLOP, T THE PREVIOUS OUTPUT OF GH, WILL BE CLOCKED INTETTING THE 16 BIT ADDRESSED	LEVEL OF PB H, WHICH PAUSE L BEING ASSERTE HUS CLEARING THE PAUSE STATE SYNCOTHE 16 BIT ADDRESS	SHOULD BE ASSERTED  D LOW, INTO THE  SE STATE SYNC FLIP-  FLIP-FLOP, WHICH  FLIP-FLOP BY XCAS H,
	016526	004737	007376		23\$:	JSR	PC,XCAS	GO PULSE XCAS H V	A HDAL13 H
6690 6691 6692 6693						:WAS CL	HE VDAL REGISTER TO CHE OCKED TO A ZERO BY XCAS ALSO CHECK THAT THE 16	S H WHEN THE SIGNAL BR	RK H WAS ASSERTED
6696 6697 6698 6699 6700 6701 6702 6703 6704 6705	016532 016540 016546 016552 016554 016556 016560 016562 016564 016564	042737 052737 004737 001405 104455 000003 002537 005004 104406	002000 004000 006654	002336 002336		BIC BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL10,R4GOOD #VDAL11,R4GOOD PC,READR4 24\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;EXPECT EPSF H TO E ;EXPECT EPFN H TO E ;READ VDAL AND PAUS ;IF OK THEN CONTINU ;BRK H PROBABLY NOT	SE STATE MACHINE
6706 6707 6708 6709						SET AD	AL REGISTER BIT 8 TO A H AND BRK H TO BE ASSER	ONE. THIS WILL ENABLE	E THE SIGNALS
6710 6711 6712	016566 016574 016600 016602	052737 004737 001405	000400 006614	002330	24\$:	BIS JSR BEQ ERRDF	#ADAL8,R2LOAD PC,LDRDR2 25\$ 2,ADALRG,R2EROR	:SETUP BIT TO BE LO :GO LOAD, READ AND :IF LOADED OK THEN :ADAL REGISTER NOT	CHECK ADAL REGISTER CONTINUE

HARDWARE TESTS MACY11 30(1046	14_CED_81 15.37	I 11
CVCDCA.P11 10-SEP-81 11:41	TEST 30: CH	ECK TIMEOUT BREAK ONE SHOT IN RUN MODE
67:4 016602 104455 6715 016604 000002 6716 016606 002513 6717 016610 004770 6718 016612 6719 016612 104406	TRA .WO .WO CKL TRA	RD 2 RD ADALRG RD R2EROR DOP
6719 016612 104406 6720 6721 6722 6723 6724 6725 6726 016614 052737 000200	;WI	T THE SIGNAL FETCT H TO THE HIGH STATE BY SETTING VDAL7 H TO A ONE. EN BRK H AND FETCT H ARE ASSERTED HIGH, THE PAUSE MODE FLIP-FLOP LL BE FORCED INTO PAUSE MODE, THUS SETTING THE SIGNAL PAUSE L TO E HIGH STATE.
6726 016614 052737 000200 6727 016622 052737 000200 6728 016630 004737 006646 6729 016634 001405 6730 016636 6731 016636 104455 6732 016640 000003 6733 016642 002537 6734 016644 005004 6735 016646 6736 016646 104406 6737 6738 6739	002336 BIS	#VDAL7,R4GOOD ;SETUP BIT TO BE EXPECTED ON READ PC,LDRD4R ;GO LOAD AND READ VDAL REGISTER ;IF OK THEN CONTINUE CHANGED C\$ERDF ;PAUSE STATE MACHINE CHANGED RD R4EROR ;PAUSE STATE MACHINE CHANGED RD R4EROR ;PAUSE STATE MACHINE CHANGED ;PAUSE STATE MACHINE CHANGED R4EROR ;PAUSE STATE MACHINE CHANGED ;PAUSE STATE MACHINE CHANGE STATE
6738 6739		T ADAL REGISTER BIT 8 TO A ZERO TO ASSERT THE SIGNALS BRK H AND BRK H TO THE LOW STATE.
6740 6741 016650 042737 000400 6742 016656 004737 006614 6743 016662 001405 6744 016664 6745 016664 104455 6746 016666 000002 6747 016670 002513 6748 016672 004770 6749 016674 6750 016674 104406		PC,LDRDR2 27\$ ;GO LOAD, READ AND CHECK ADAL REGISTER :IF OK THEN CONTINUE :ADAL REGISTER NOT EQUAL EXPECTED  P C\$ERDF RD 2 RD ADALRG RD R2EROR OOP
6751 6752 6753 6754 6755 6756 6757 6758	; SI ; AS ; BE ; AS ; PR ; ZE	GGLE THE SIGNAL XCAS H BY SETTING AND CLEARING HDAL13 H. THE GNAL XCAS H SHOULD CLOCK THE PAUSE STATE SYNC FLIP-FLOP TO A ONE A RESULT OF PAUSE L BEING ASSERTED HIGH AND THE EDFET FLIP-FLOP ING SET TO A ONE. THE SIGNAL PAUSE L SHOULD HAVE BEEN SET HIGH A RESULT OF THE SIGNAL BRK H AND FETCT H BEING ASSERTED HIGH EVIOUSLY. THE 16 BIT ADDRESS FLIP-FLOP SHOULD BE CLOCKED TO A RO AS A RESULT OF XCAS H AND THE PREVIOUS OUTPUT OF THE PAUSE STATE NC FLIP-FLOP, WHICH WAS LOW.
6760 6761 016676 004737 007376 6762	27\$: JSR	PC.XCAS ; GO PULSE XCAS H VIA HDAL13 H
6763 6764 6765 6766	:HI :PA	AD THE VDAL REGISTER TO CHECK THAT BRK H AND FETCT H BEING ASSERTED GH PREVIOUSLY CAUSED THE PAUSE MODE FLIP-FLOP TO BE SET TO THE USE MODE FROM THE RUN MODE. WHEN THE PAUSE MODE FLIP-FLOP IS SET THE PAUSE MODE, THE SIGNAL PAUSE L WILL BE ASSERTED HIGH.
6767 6768 016702 042737 004000 6769 016710 052737 002000		#VDAL11,R4GOOD ;EXPECT EPFN H TO BE A 0 ;EXPECT EPSF H TO BE A 1

						J 11	
HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 15:3	7 PAGE		IN RUN MODE
6770 6771 6772 6773 6774 6775 6776 6777 6778 6779 6781 6782 6783 6784 6785 6787 6788 6789 6791 6792 6793	016716 016722 016724 016724 016726 016730 016732 016734	004737 001405 104455 000003 002537 005004 104406	006654		JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC.READR4 28\$ 3.VDALRG.R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	; READ VDAL AND PAUSE STATE MACHINE ; IF OK THEN CONTINUE ; PAUSE L PROBABLY NOT SET HIGH
6780 6781 6782					:THE SI	THE SIGNAL FETCT H AND GNAL INVO L WILL CAUSE CLEARED.	PULSE THE SIGNAL INVD L VIA VDAL2 H. THE PAUSE STATE MACHINE FLIP-FLOPS
6784 6785	016736 016742	005037 004737	002334 007712	28\$:	CLR JSR	R4LOAD PC,CLRPSM	SETUP TO CLEAR FETCT H GO PULSE INVD L VIA VDAL2 H
6787 6788	016746 016746			10000\$:	ENDSEG		
6789 6790	016746 016750	104405			TRAP	C\$ESEG	
6792 6793 6794	016750 016750	104401		L10060:	TRAP	C\$ETST	

HARDWAF CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	K 11 16-SEP-81 15:37 PAGE 140 TEST 31: PAUSE STATE MACHINE - 16 BIT ADDRESS - RUN MODE	SEQ
6795 6796 6797 6798 6799 6800 6801 6802 6803 6804 6805 6806 6807 6808				SBITL TEST 31: PAUSE STATE MACHINE - 16 BIT ADDRESS - RUN MODE  THIS TEST WILL CHECK THE PAUSE STATE MACHINE IN 'RUN' AND 16 BIT ADDRESS MODE.  WHEN THE PAUSE STATE MACHINE IS SE IN 'RUN' MODE VIA ADAL4 H ON A ONE AND A PULSE ON XRAS H, THE PAUSE STATE ACHINE CAN ONLY BE ENTERED WHEN A BREAK CONDITION IS RECEIVED ON THE SIGNAL 'BRK H'. THIS TEST WILL USE THE SINGLE STEP BREAK FLIP-FLOP TO GENERATE THE BREAK CONDITION. THE TEST WILL CHECK THAT THE PAUSE STATE MACHINE IS NOT ENTERED WHEN THE SINGLE STEP BREAK FLIP-FLOP IS CLEARED AND THAT IT CAN BE ENTERED WHEN THE SINGLE STEP BREAK FLIP-FLOP IS SET TO A ONE. THE TEST WILL CHECK THAT THE SINGLE STEP BREAK FLIP-FLOP ONCE SET, WILL REMAIN LATCHED TO THE SET STATE UNTIL CLEARED BY A PULSE BEING ISSUED ON THE SIGNAL 'BRKRES L'. THE TEST WILL SET THE PAUSE STATE MACHINE FLIP-FLOP'S: PAUSE STATE WORKING, PAUSE STATE SYNC AND 16 BIT ADDRESS	
6810 6811 6812 6813 6814 6815 6816 6817 6818 6819	016752 016752 016752 016756 016756	004737 104404	005510	: VIA THE SIGNALS XRAS H AND XCAS H. ONCE ALL THESE FLIP-FLOPS ARE SET TO THE ; ONE STATE, THE TEST WILL CHECK THAT THEY CAN BE CLEARED BY ISSUING A PULSE ON ; THE SIGNAL "INVO L". ;  BGNTST  JSR PC, In ITTE ; SELECT AND INITIALIZE TARGET EMULATOR BGNSEG TRAP C\$BSEG	
6820 6821 6822 6823 6824 6825 6826 6827	016760 016764	005037 004737	002330 007772	SET AND CLEAR ADALO H IN THE ADAL REGISTER TO CAUSE A PULSE ON THE SIGNAL BRKRES L. THE SIGNAL BRKRES L WILL CLEAR THE SINGLE STEP BREAK FLIP-FLOP.  CLR R2LOAD SETUP TO CLEAR ALL R/W BITS IN ADAL REGISTER PC,BRKRES SETUP TO CLEAR ALL R/W BITS IN ADAL REGISTER SETUP TO CLEAR ALL R/W BITS IN ADAL REGISTER.	
6828 6829 6830 6831 6832	016770	004737	007006	JSR PC, SLMODR ;SELECT THE MODE REG VIA GDAL BITS 2:0 ;LOAD, READ AND CHECK THE MODE REGISTER WITH A DATA PATTERN OF ALL ZEROES. ;MODE REGISTER BIT 11 ON A ZERO WILL ENABLE 16 BIT ADDRESS MODE.	
6833 6834 6835	016774 017000	005037 004737	002342 006672	CLR R6LOAD ;SETUP TO LOAD ALL ZEROES.  JSR PC.LDRDR6 ;LOAD, READ AND CHECK MODE REGISTER	

6836 6837

6838 6839

6846

6847

6848 6849 6850 017004

017006

017006

017010

017012

017014

017016

017016

001405

104455 000004 002631

005020

104406

017020 004737 006754

15:

**JSR** 

PC, SLHDAL

PC.LDRDR6 ; LOAD, READ AND CHECK MODE REGISTER JSR BEQ ; IF LOADED OK THEN CONTINUE 4.MODREG, ROGERR ERRDF MODE REGISTER NOT EQUAL EXPECTED TRAP CSERDF . WORD . WORD MODREG . WORD RO6ERR CKLOOP TRAP C\$CLP1

0140

; SELECT THE HDAL REGISTER VIA GGDAL BITS 2:0 IN CONTROL REGISTER 0.

CLEAR ALL BITS IN THE HDAL REGISTER EXCEPT HDALZ H. HDALZ H WILL BE SET TO A 1 TO ALLOW THE PROGRAM TO GENERATE THE T-11 TIMING + CONTROL SIGNALS

; SELECT HDAL REGISTER VIA GDAL BITS 2:0

HARDWARI CVCDCA.	TESTS	MACY11	30(1046)	16-SEP	-81 15:3 TEST 31:	PAUSE S	141 STATE MACHINE - 16 BIT AL	DDRESS - RUN MODE
6851 6852 6853 6854 6855 6856 6857 6858 6859 6860 6861	017024 017032 017036 017040 017040 017042 017044 017046 017050 017050	012737 004737 001405 104455 000004 002605 005020 104406	000004 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL2,R6LOAD PC,LDRDR6 2\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	SETUP BIT TO BE LOADED  LOAD, READ AND CHECK HDAL REGISTER  IF LOADED OK THEN CONTINUE  HDAL REGISTER NOT EQUAL EXPECTED
6862 6863 6864 6865 6866 6867						; REGISTE	ER 4. INVD L WILL INITIA BY THE SIGNAL BRKRES L.	TTING AND CLEARING VDAL2 H IN CONTROL ALIZE ALL FLIP-FLOPS ON THE MODULE NOT THE SINGLE STEP SYNC FLIP-FLOP WILL G THE SIGNAL PSM L TO THE HIGH STATE.
6868 6869	017052 017056	005037 004737	002334 007712		2\$:	CLR JSR	R4LOAD PC,CLRPSM	; SETUP TO CLEAR ALL VDAL R/W BITS ; PULSE INVD L VIA VDAL2 H
6870 6871 6872 6873 6874 6875 6876 6877 6878						;WILL CA ;SIGNAL ;MODE'', ;STATE A ;ADAL RE ;FLOP TO	AUSE THE PAUSE MODE FLIP- XRAS H IS PULSED. WHEN THE SIGNAL PAUSE L WILL MACHINE CAN ONLY BE ENTER EGISTER BIT 5 ON A ONE WI	TO ONES. ADAL REGISTER BIT 4 ON A ONE -FLOP TO BE SET TO THE "RUN MODE" WHEN THE THE PAUSE MODE FLIP-FLOP IS SET TO "RUN BE ASSERTED LOW, THEREFORE, THE PAUSE RED WHEN A BREAK CONDITION IS RECEIVED. ILL ENABLE THE SINGLE STEP BREAK FLIP- ISSUED ON THE SIGNAL XRAS H AND THE ASSERTED HIGH.
6880 6881 6882 6883 6884 6885 6886 6887 6888 6889	017062 017070 017074 017076 017076 017100 017102 017104 017106 017106	012737 004737 001405 104455 000002 002513 004770 104406	000060 006614	002330		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#ADAL5!ADAL4,R2LOAD PC.LDRDR2 3\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	SETUP BITS TO BE LOADED LOAD, READ AND CHECK ADAL REGISTER IF LOADED OK THEN CONTINUE ADAL REGISTER NOT EQUAL EXPECTED
6890 6891 6892						SET THE	SIGNAL FETCT H TO THE H	HIGH STATE BY SETTING VDAL7 H TO A ONE
6893 6894 6895 6896 6397 6898 6899 6900 6901 6902 6903 6904	017110 017116 017122 017124 017124 017126 017130 017132 017134 017134	052737 004737 001405 104455 000003 002537 005004 104406	000200 006640	002334	3 <b>\$</b> :	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL7,R4LOAD PC,LDRDR4 4\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;SETUP BIT TO BE LOADED ;LOAD, READ AND CHECK VDAL REGISTER ;IF LOADED OK THEN CONTINUE ;VDAL REGISTER NOT EQUAL EXPECTED
6905 6906						: TOGGLE	THE SIGNAL XRAS H BY SET	TTING AND CLEARING HDAL12 H. PULSING HE STATE OF ADAL4 H, WHICH IS HIGH, INTO

CA.P1	1 10		11:41			;THE PA	STATE MACHINE - 16 BIT USE MODE_FLIP-FLOP, TH	HUS SETTING THE SIGNAL PAUSE L TO THE LOW
08 09 10 11 12 13 14 15 16 17 18 19 20 21						STATE. HIGH, HIGH S IN THI ON XRA AS A R SINGLE BE ASS WHEN T WORKIN PSMW H MODE F BRK H	A PULSE ON XRAS H WI INTO THE EDFET FLIP-FL TATE. THE SINGLE STEP S TEST THUS SETTING TH S H WILL CAUSE THE SIN ESULT OF FETCT H, ADAL STEP BREAK FLIP-FLOP ERTED HIGH WHICH WILL HE SIGNALS SOP H AND E G FLIP-FLOP WILL BE PR AND PSMW L TO THE HIGH LIP-FLOP WILL BE SET TO BEING ASSERTED HIGH.	ILL CLOCK THE STATE OF FETCT H, WHICH IS LOP, THUS SETTING THE SIGNAL EDFET H TO THE SYNC FLIP-FLOP WAS PRESET TO A ONE EARLIEF OF SYNC FLIP-FLOP WAS PRESET TO A ONE EARLIEF OF STEP BREAK FLIP-FLOP TO BE SET TO A ONE OF THE SIGNAL BREAK HIS WHEN THE SIGNAL BREAK HIS WHEN THE SIGNAL BREAK HIS WHEN THE SIGNAL SETTED HIS SETTED HIS SETTED HIS SETTING THE SIGNALS OF AND LOW STATES RESPECTIVELY. THE PAUSE TO PAUSE MODE AS A RESULT OF FETCT H AND THE SIGNAL PAUSE L WILL BE ASSERTED HIGH OF FLIP-FLOP BEING SET TO PAUSE MODE.
3 0	17136	004737	007272		4\$:	JSR	PC,XRAS	GO PULSE XRAS H VIA HDAL12 H
						: IS SET	TO A ONE AS A RESULT	HECK THAT THE SINGLE STEP BREAK FLIP-FLOP OF A PULSE ON THE SIGNAL XRAS H AND THE ADALS H BEING ASSERTED HIGH.
000	17142 17150 17154 17156 17156	052737 004737 001405	000200 006570	002322		BIS JSR BEQ ERRDF TRAP	#SSBRK,ROGOOD PC,READRO 5\$ 1,GDALRG,ROEROR C\$ERDF	; READ AND CHECK GDAL REGISTER ; IF OK THEN CONTINUE
0000	17160 17162 17164 17166	000001 002406 004754				.WORD .WORD .WORD CKLOCP	1 GDALRG ROEROR	
U	17100	104406				; THE PA	C\$CLP1  HE VDAL REGISTER TO CHUSE STATE WORKING FLIF SOP H AND EDFET H.	HECK THAT SSBRK H BEING ASSERTED HIGH CAUSED P-FLOP TO GET SET TO A ONE VIA THE SIGNALS
0	17170 17176	052737 004737	001000 006654	002336	5\$:	BIS	#VDAL9,R4GOOD PC,READR4	: EXPECT PSMW H TO BE ASSERTED HIGH : READ AND CHECK VDAL REGISTER
0	17202 17204 17204	001405 104455				BEQ ERRDF TRAP	6\$ 3,VDALRG,R4EROR C\$ERDF	: IF OK TTHEN CONTINUE : VDAL REGISTER NOT EQUAL EXPECTED
0	17206 17210	000003 002537				. WORD	3 VDALRG	
0	17212 17214 17214	104406				.WORD CKLOOP TRAP	R4EROR C\$CLP1	
						;10 A 0	THE SIGNAL XCAS H BY WILL CLOCK THE SINGLE SIGNAL PSMW L BEING A TO BE ASSERTED LOW. THE AS A RESULT OF EDFE IS ISSUED ON XCAS H.	SETTING AND CLEARING HDAL13 H. THE SIGNAL STEP SYNC FLIP-FLOP TO A ZERO AS A RESULT ASSERTED LOW. THIS WILL CAUSE THE SIGNAL THE PAUSE STATE SYNC FLIP-FLOP WILL BE SET IT HAND SOP H BEING ASSERTED HIGH WHEN A
0	17216	004737	007376		6\$:	JSR	PC,XCAS	GO PULSE XCAS H VIA HDAL13 H

							N 11		
CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 31	37 PAGE : PAUSE	STATE MACHINE - 16 BIT	T ADDRESS - RUN MODE	
6963 6964 6965						:READ T	THE VDAL REGISTER TO CHE A ONE BBY XCAS H WHEN	HECK THE THE PAUSE STATE SYNC FLIP-FLOP WAS N EDFETT H AND SOP H ARE ASSERTED HIGH.	
6966 6967 6968 6969	017222 017230 017234	052737 004737 001405	002000 006654	002336		BIS JSR BEQ	#VDAL10,R4GOOD PC,READR4 7\$	:EXPECT EPSF H TO BE SET TO A ONE :READ AND CHECK VDAL REGISTER :IF OK THEN CONTINUE	
6970 6971 6972 6973 6974 6975	017236 017236 017240 017242	104455				ERRDF TRAP .WORD	3, VDALRG, R4EROR C\$ERDF 3	EPSF H PROBABLY NOT SET TO A ONE	
6973 6974 6975	017244	002537				.WORD .WORD CKLOOP TRAP	VDALRG R4EROR C\$CLP1		
6976 6977 6978 6979	017240	104406				;READ G	DAL REGISTER TO CHECK	THAT SINGLE STEP SYNC FLIP-FLOP IS STILL S PULSED. NO CHANGE SHOULD HAVE OCCURED.	
6980 6981 6982 6983	017250 017254 017256	004737 001405	006570		7\$:	JSR BEQ ERRDF	PC.READRO 8\$ 1,GDALRG.ROEROR	:READ AND CHECK GDAL REGISTER :IF OK THEN CONTINUE :GDAL REGISTER NOT EQUAL EXPECTED	
6984 6985 6986 6987	017256 017256 017260 017262 017264	104455 000001 002406 004754				TRAP .WORD .WORD .WORD	C\$ERDF 1 GDALRG ROEROR		
6988 6989 6990	017266 017266	104406				CKL OOP TRAP	C\$CLP1		
6991 6992 6993 6994 6995 6996						;SIGNAL	BRKRES L. AT THIS PO	AIN BY SETTING AND CLEARING HDAL12 H. THIS THE SINGLE STEP BREAK FLIP-FLOP IS SET TO D THAT STATE UNTIL CLEARED VIA A PULSE ON TO DINT IN TIME, FETCT H AND ADAL5 H ARE ASSER HOULD BE ASSERTED LOW. THE PAUSE MODE AUSE MODE VIA THE SIGNALS BRK H AND FETCT H	TED
6997 6998 6999	017270	004737	007272		8\$:	JSR	PC,XRAS	GO PULSE XRAS H VIA HDAL12 H	
7000 7001 7002								THAT SSBRK H IS STILL ASSERTED HIGH AS A AND A PULSE ON XRAS H.	
7003 7004 7005	017274 017300 017302 017302	004737 001405	006570			JSR BEQ ERRDF	PC,READRO 9\$ 1,GDALRG,ROEROR	READ AND CHECK GDAL REGISTER IF OK THEN CONTINUE GDAL REGISTER NOT EQUAL EXPECTED	
7006 7007 7008 7009	017304 017306 017310	104455 000001 002406 004754				TRAP .WORD .WORD .WORD	C\$ERDF 1 GDALRG ROEROR		
7009 7010 7011 7012 7013	017312 017312	104406				TRAP	C\$CLP1		
7013						;READ V	DAL REGISTER TO CHECK	THAT NO CHANGE OCCURED AFTER PULSING XRAS	н.
7015	017314	004737	006654		95:	JSR BEQ	PC READR4	READ AND CHECK VDAL REGISTER	
7017	017320 017322 017322	104455				ERRDF	3. VDALRG, R4EROR C\$ERDF	VDAL REGISTER NOT EQUAL EXPECTED	

HARDWARE CVCDCA.P	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 31	37 PAGE : PAUSE	B 12 144 STATE MACHINE - 16 BIT	ADDRESS - RUN MODE
7020 7021 7022	017324 017326 017330 017332 017332	000003 002537 005004 104406				.WORD .WORD .WORD CKLOOP TRAP	3 VDALRG R4EROR C\$CLP1	
7024 7025 7026						:TOGGLE	THE SIGNAL BRKRES L BY	SETTING AND CLEARING ADAI REGISTER BIT O. R THE SINGLE STEP BREAK FL. OP.
7027	017334	004737	007772		10\$:	JSR	PC,BRKRES	;PULSE BRKRES L VIA ADALO H
7029 7030 7031 7032 7033						;READ G	DAL REGISTER TO CHECK T	HAT BRKRES L CLEARING THE SINGLE STEP SSBRK H SHOULD BE ASSERTED LOW.
7034 7035 7036 7037	017340 017346 017352 017354 017354 017356	042737 004737 001405 104455 000001	000200 006570	002322		BIC JSR BEQ ERRDF TRAP	#SSBRK,ROGOOD PC,READRO 11\$ 1,GDALRG,ROEROR C\$ERDF	SETUP TO EXPECT SSBRK H TO BE O READ AND CHECK GDAL REGISTER IF OK THEN CONTINUE VDAL REGISTER NOT EQUAL EXPECTED
7042	017360 017362 017364 017364	002406 004754				.WORD .WORD .WORD CKLOOP TRAP	GDALRG ROEROR C\$CLP1	
7044 7045 7046						;READ V ;PULSIN	DAL REGISTER TO CHECK T NG BRKRES L.	HAT NO CHANGE OCCURED AS A RESULT OF
7047 7048 7049 7050 7051 7052 7053 7054	017366 017372 017374 017374 017376 017400 017402 017404 017404	004737 001405 104455 000003 002537 005004 104406	006654		11\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READR4 12\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	READ AND CHECK VDAL REGISTER IF NO CHANGE THEN CONTINUE VDAL REGISTER NOT EQUAL EXPECTED
7057 7058 7059 7060 7061 7062 7063						:STEP E :SIGNAL :WORKIN :XCAS H	BREAK FLIP-FLOP SHOULD N PSM L WAS ASSERTED LOW NG FLIP-FLOP WAS SET TO H. THE PAUSE MODE FLIP-	ETTING AND CLEARING HDAL12 H. THE SINGLE OT BE SET TO A ONE THIS TIME BECAUSE THE EARLIER IN THIS TEST WHEN THE PAUSE STATE A ONE AND A PULSE WAS ISSUED ON THE SIGNAL FLOP WILL BE SET TO "RUN MODE" AND THE O A ONE WHEN THE SIGNAL XRAS H IS PULSED.
7064	017406	004737	007272		12\$:	JSR	PC, XRAS	GO PULSE XRAS H VIA HDAL12 H
7065 7066 7067 7068						; NOT SE	ET TO A ONE WHEN PSM L W	HAT THE SINGLE STEP BREAK FLIP-FLOP WAS ASSERTED LOW, FETCT H AND ADAL5 H E WAS ISSUED ON THE SIGNAL XRAS H.
7071 7072 7073	017412 017416 017420 017420 017422	004737 001405 104455 000001	006570			JSR BEQ ERRDF TRAP . WORD	PC, READRO 13\$ 1, GDALRG, ROEROR C\$ERDF	READ AND CHECK GDAL REGISTER IF OK THEN CONTINUE CHECK SIGNAL PSM L TO BE LOW

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 31	37 PAGE : PAUSE	145 STATE MACHINE - 16 BIT A	DDRESS - RUN MODE	
7075 7076	017424	002406 004754				. WORD	GDALRG ROEROR		
7077	017430 017430	104406				TRAP	C\$CLP1		
70 70a 708						;REA. V	DAL REGISTER TO CHECK TH	AT NO CHANGES HAVE OCCURED .	
708 708 7084	017432 017436 017440	004737 001405	006654		13\$:	JSR BEQ ERRDF	PC,READR4 14\$ 3,VDALRG,R4EROR	READ AND CHECK VDAL REGISTER IF NO CHANGE THEN CONTINUE VVDAL REGISTER NOT EQUAL EXPECTED	
7085 7086 7087 7088 7089 7090	017440 017442 017444 017446	104455 000003 002537 005004				.WORD .WORD .WORD	CSERDF 3 VDALRG R4EROR		
7689 7090	017450	104406				CKLOOP TRAP	C\$CLP1		
7091 7092 7093 7094 7095 7096						CLEARI INITIA A PULS	NG VDAL 2 H IN THE VDAL R	PULSE THE SIGNAL INVO L BY SETTING AND EGISTER. A PULSE ON INVO L WILL THE MODULE NOT CLEARED BY BRKRES L. ESET THE SINGLE STEP SYNC FLIP-FLOP BE ASSERTED HIGH.	
7097 7098	017452	004737	007712		14\$:	JSR	PC,CLRPSM	; PULSE INVD L AND LEAVE FETCT H SET	
7099 7100 7101 7102 7103						; SET TO	CK THAT INVO L PRESET THULSE XRAS H AND EXPECT TO A ONE AS A RESULT OF FEMEN XRAS H IS PULSED.	E PAUSE STATE SYNC FLIP-FLOP, THE TEST HE SINGLE STEP BREAK FLIP-FLOP TO BE TCT H, ADAL5 H AND PSM L BEING ASSERTED	
7104 7105 7106	017456	004737	007272			JSR	PC,XRAS	GO PULSE XRAS H VIA HDAL12 H	
7107 7108						READ G	DAL REG TO CHECK THAT TH	E SINGLE STEP BREAK F/F WAS SET TO A ONE.	
7109 7110 7111 7112 7113 7114 7115 7116 7117 7118	017462 017470 017474 017476 017476 017500 017502 017504 017506 017506	052737 004737 001405 104455 000001 002406 004754 104406	000200 006570	002322		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#SSBRK,ROGOOD PC,READRO 15\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	:EXPECT SSBRK H TO BE SET HIGH :READ AND CHECK GDAL REGISTER :IF SET THEN CONTINUE :INVD L PROBALY DIDN'T PRESET PSM F/F	
7119 7120 7121 7122 7123						; RESULT	THAT THE PAUSE STATE WOR OF EDFET H BEING ASSERT K H AND SSBRK H.	KING FLIP-FLOP WAS SET TO A ONE AS A ED HIGH AND SOP H BEING ASSERTED HIGH	
7124 7125 7126 7127 7128 7129 7130	017510 017516 017522 017524 017524 017526 017530	052737 004737 001405 104455 000003 002537	001000 006654	002336	15\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD	#VDAL9,R4GOOD PC,READR4 16\$ 3,VDALRG,R4EROR C\$ERDF 3	; EXPECT PSMW H TO BE A ONE ; READ AND CHECK VDAL REGISTER ; IF OK THEN CONTINUE ; VDAL REGISTER NOT EQUAL EXPECTED	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 31	37 PAGE : PAUSE	146 STATE MACHINE - 16 BIT A	DDRESS - RUN MODE	
7131 7132 7133 7134	017532 017534 017534	005004 104406				.WORD CKLOOP TRAP	R4EROR C\$CLP1		
7135 7136 7137 7138 7139						:SIGNAL	THE SIGNALS BRKRES L AND S ADALO H AND VDAL2 H. FLIP-FLOP. INVD L WILL ESET THE PSM FLIP-FLOP T	BRKRES L WILL CLEAR CLEAR THE PAUSE ST	R THE SINGLE STEP
7141	017536 017542	004737 004737	007772 007712		16\$:	JSR JSR	PC.BRKRES PC.CLRPSM	; PULSE BRKRES L V. ; PULSE INVD L VIA	IA ADALO H VDAL2 H
7142 7143 7144						;READ G	DAL REG TO CHECK THAT BR	KRES L CLEARED SIN	GLE STEP BREAK F/F.
7145 7146 7147	017546 017554 017560	042737 004737 001405	000200 006570	002322		BIC JSR BEQ	#SSBRK,ROGOOD PC,READRO 17\$	;EXPECT SSBRK H TO ;READ AND CHECK GO ;IF CLEARED THEN	DAL REGISTER CONTINUE
7148 7149	017562 017562	104455				ERRDF	1,GDALRG,ROEROR C\$ERDF	GDAL REGISTER NO	T EQUAL EXPECTED
7150 7151	017564	000001				. WORD	GDALRG		
7152 7153 7154	017570 017572 017572	104404				.WORD CKLOOP TRAP	ROEROR		
7155	017372	104400					C\$CLP1 THE SIGNAL XCAS H TO CL	OCK THE OUTDUT OF	THE DAILSE STATE
7155 7156 7157 7158 7159 7160						:WORKIN :THIS S :CLOCKE	IG FLIP-FLOP, WHICH IS HI HOULD CAUSE THE SIGNAL P D HIGH. THIS IS DONE TO IP-FLOP IS NOT FLOATING.	GH, INTO THE SINGLE SM L, WHICH IS ALRE CHECK THAT THE DA	E STEP SYNC FLIP-FLOP. EADY HIGH, TO BE
7161 7162 7163	017574	004737	007376		17\$:	JSR	PC,XCAS	; GO PULSE XCAS H	VIA HDAL13 H
7164 7165 7166						;TO CHE ;XRAS H ;PSM L,	CK THAT THE PSM FLIP-FLO I TO SET THE SINGLE STEP ADAL5 H AND FETCT H SHO	P WAS SET TO A ONE BREAK FLIP-FLOP TO	A ONE. THE SIGNAL SED HIGH.
7167 7168	017600	004737	007272			JSR	PC, XRAS	GO PULSE XRAS H	VIA HDAL12 H
7169 7170 7171 7172							DAL REGISTER TO CHECK TH	AT THE SINGLE STEP	BREAK FLIP-FLOP WAS
7173 7174 7175 7176	017604 017612 017616	052737 004737 001405	000200 006570	002322		BIS JSR BEQ	#SSBRK ROGOOD PC READRO	:EXPECT SSBRK H TO :READ AND CHECK GO :IF OK THEN CONTIN	D BE ASSERTED HIGH DAL REGISTER
7176 7177	017620 017620	104455				ERRDF TRAP	1,GDALRG,ROEROR CSERDF		CLOCK PSM L F/F TO 1
7177 7178 7179	017622 017624	000001 002406				. WORD	1 GDALRG		
7180	017626 017630	004754				.WORD CKLOOP	ROEROR		
7182 7183	017630	104406				TRAP	C\$CLP1	TANKS I BY SETTING	
7184 7185 7186						: AND VD	THE SIGNALS BRKRES L AND PAL2 H. BRKRES L WILL CL WILL INITIALIZE ALL FLI	EAR THE SINGLE STEP P-FLOPS NOT CLEARED	P BREAK FLIP-FLOP.  D BY BRKRES L. THE

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 31	37 PAGE : PAUSE	E 12 STATE MACHINE - 16 BIT A	ADDRESS - RUN MODE
7187 7188 7189						:PSM FL :FETCT	IP-FLOP WILL BE PRESET THE WILL BE SET LOW BY CLE	O A ONE VIA THE SIGNAL INVO L. THE SIGNAL ARING VDAL7 H IN THE VDAL REGISTER
7190 7191	017632	004737	007772		18\$:	JSR	PC,BRKRES	; PULSE BRKRES L VIA ADALO H
7192 7193		005037 004737				CLR JSR	R4LOAD PC,CLRPSM	SET FETCT H TO THE LOW STATE GO PULSE INVO L VIA VDAL2 H
7194 7195 7196					•	;READ G	DAL REGISTER TO CHECK THE LEARED BY BRKRES L.	AT THE SINGLE STEP BREAK FLIP-FLOP
7197 7198 7199 7200	017646 017654 017660 017662	042737 004737 001405	000200 006570	002322		BIC JSR BEQ ERRDF	#SSBRK,ROGOOD PC,READRO 19\$ 1,GDALRG,ROEROR	:EXPECT SSBRK H TO BE A O :READ AND CHECK GDAL REGISTER :IF OK THEN CONTINUE :GDAL REGISTER NOT EQUAL EXPECTED
7202 7203 7204 7205	017662 017664 017666 017670	104455 000001 002406 004754				TRAP .WORD .WORD .WORD	CSERDF 1 GDALRG ROEROR	, ODAL REGISTER NOT ENORE EXPECTED
7206	017672	104406				CKLOOP	C\$CLP1	
7201 7202 7203 7204 7205 7206 7207 7208 7209 7210 7211						;PULSE ;WILL N	THE SIGNAL XRAS H TO CHE	THE SIGNAL FETCT H IS ASSERTED LOW AND ARE ASSERTED HIGH.
7212 7213 7214	017674	004737	007272		19\$:	JSR	PC, XRAS	GO PULSE XRAS H VIA HDAL12 H
7215 7216 7217 7218		'				; DID NO	OT GET SET TO A ONE WHEN	FETCT H WAS SET LOW, PSM L AND ADALS HE WAS ISSUED ON THE SIGNAL XRAS H.
7219	017700 017704 017706	004737 001405	006570			JSR BEQ ERRDF	PC.READRO 20\$ 1,GDALRG,ROEROR	READ AND CHECK GDAL REGISTER IF OK THEN CONTINUE GDAL REGISTER NOT EQUAL EXPECTED
7222 7223 7224	017706 017710 017712	104455 000001 002406				TRAP .WORD .WORD	CSERDF 1 GDALRG *	)
7226	017714	10//04				.WORD CKLOOP	ROEROR	
7228 7229 7230	017716	104406					C\$CLP1 HE SIGNAL FETCT H TO THE VDAL REGGISTER TO BE CL	HIGH STATE AND CHECK ALL THE OTHER BITS
7220 7221 7222 7223 7224 7225 7226 7227 7228 7229 7230 7231 7232 7233 7234 7235 7236 7237 7238 7239 7240	017720 017726 017732	012737 004737 001405	000200 006640	002334	20\$:	MOV JSR BEQ	#VDAL7,R4LOAD PC,LDRDR4 21\$	SETUP BIT TO SET FETCT H TO HIGH STATE LOAD, READ AND CEHCK VDAL REGISTER IF OK THEN CONTINUE
7236	017734 017734 017736	104455				ERRDF TRAP .WORD	3.VDALRG,R4EROR CSERDF	: VDAL REGISTER NOT EQUAL EXPECTED
7238 7239	017740	002537				.WOF	VDALRG R4EROR	
7240 7241 7242	017744	104406				CKL	C\$CLP1	
1242								

43 44 45					SET AD	AL REGISTER BIT 5 TO A NGLE STEP BREAK FLIP-FLE IS ISSUED ON THE SIGN	ZERO. WHEN THIS BIT IS SET TO A ZERO, LOP SHOULD NOT GET SET TO A ONE WHEN NAL XRAS H.
47 017746 48 017754 49 017760 50 017762 51 017762 52 017764 53 017766 54 017770	042737 0047.57 001405 104455 000002 002513 004770 104406	000040 006614	002330	21\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#ADAL5,R2LOAD PC,LDRDR2 22\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	; SETUP TO CLEAR ADAL REGISTER BIT 5 ; IF LOADED OK THEN CONTINUE ; IF LOADED OK THEN CONTINUE ; ADAL REGISTER NOT EQUAL EXPECTED
56 017772 57 58 59 60					:WILL N	THE SIGNAL XRAS H TO CH NOT GET SET WHEN ADALS H SERTED HIGH.	HECK THAT THE SINGLE STEP BREAK FLIP-FLOW H IS ASSERTED LOW AND FETCT H AND PSM L
017774	004737	007272		22\$:	JSR	PC, XRAS	GO PULSE XRAS H VIA HDAL12 H
63 64 65 66					:READ G	DAL REGISTER TO CHECK	THAT SINGLE STEP BREAK FLIP-FLOP DID NOT
67 020000 68 020004 69 020006 70 020006 71 020010 72 020012 73 020014 74 020016 75 020016	004737 001405 104455 000001 002406 004754 104406	006570			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READRO 23\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	READ AND CHECK GDAL REGISTER  IF OK THEN CONTINUE  GDAL REGISTER NOT EQUAL EXPECTED
76 77 78 79					: PULSIN	DAL REGISTER TO CHECK IN THE CONTROL OF THE CONTROL	THAT NO CHANGES OCCURED AS A RESULT OF WAS SET TO A ZERO. SET THE SIGNAL FETCT
76 77 78 79 80 81 82 92 92 92 92 92 93 94 95 96 97 98 98 98 98 98 98 98 98 98 98	005037 004737 001404 104455 000003 002537 005004	002334 006640		23\$:	CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	R4LOAD PC,LDRDR4 24\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	;SETUP TO CLEAR FETCT H ;LOAD, READ AND CHECK VDAL REGISTER ;IF NO CHANGE THEN CONTINUE ;VDAL REGISTER NOT EQUAL EXPECTED
90 020042 91 020042 92 020044	104405			10000\$:	TRAP	C\$ESEG	
93 020044	104401			L10061:	TRAP	C\$ETST	

7295 7296 7297 7298 7299 7301 7302 7303 7304 7306 7307 7308 7309 7311 7312 7313				THIS ISSUE THE P ON THI BY SE EDFET WHEN THE P THE T THE E SIGNA TEST XCAS BE CL	TEST WILL D OF THE AUSE MODI E SIGNAL TTING VD/ FLIP-FLO EDFET FLI AUSE MODI EST WILL DFET FLII L PB H IS WILL NOW H AND THO OCKED TO	CHECK EDFET F/F TO BE  CHECK THAT THE EDFET SIGNAL XPI L. THE TES E FLIP-FLOP TO BE SET T XRAS H. THE TEST WILL AL7 H TO A ONE. THE TE OP TO A ONE AND TO SET IP-FLOP IS SET TO A ONE E, THE PAUSE STATE WORK NOW PULSE THE SIGNAL X P-FLOP IS CLEARED, THE S THE DATA INPUT LEAD T PULSE THE SIGNAL XCAS E SIGNAL PB H IS ASSERT A ZERO. THE SIGNAL XC TO A ONE.	FLIP-FLOP CAN T WILL SET ADA O THE PAUSE MO SET THE SIGNA ST WILL THEN P THE PAUSE MODE AND THE PAUSE ING FLIP-FLOP PI L TO CLEAR SIGNAL PB H WI O THE PAUSE ST. H. WHEN A PUL ED LOW, THE PA	BE CLEARED L4 H TO A Z DE WHEN A P L FETCT H T ULSE XRAS H FLIP-FLOP MODE FLIP- WILL BE DIR THE EDFET F LL BE ASSER ATE WORKING SE IS ISSUE USE STATE S	ERO TO CAUSE ULSE IS ISSUE O THE HIGH ST TO SET THE TO THE PAUSE FLOP IS SET T ECT SET TO A LIP-FLOP. WH TED LOW. THE FLIP-FLOP. D ON THE SIGN YNC FLIP-FLOP	MODE. OONE. HEN THE
7314 7315 7316 7317	020046 020046	004737	005510	132::	BGNTST JSR	PC, INITTE	:SELECT AND	INITIALIZE	TARGET EMULAT	OR
7318 7319	020052	104404			BGNSEG TRAP	C\$BSEG				
7320 7321 7322 7323					:SELECT	THE MODE REGISTER VIA	GDAL BITS 2:0	IN CONTROL	REGISTER 0	
7324 7325	020054	004737	007006		JSR	PC, SLMODR	; SELECT MODE	REG VIA GD	AL BITS 2:0	
7326 7327					;LOAD,	READ AND CHECK MODE REG	ISTER WITH A D	ATA PATTERN	OF ALL ZEROE	S
7328 7329 7330 7331	020060 020064 020070	005037 004737 001405	002342 006672	***	CLR JSR BEQ ERRDF	R6LOAD PC,LDRDR6 1\$ 4,MODREG,RO6ERR	SETUP TO CL GO LOAD, RE IF LOADED O MODE REGIST	AD AND CHEC K THEN CONT	S IN MODE REG K MODE REGIST INUE	ER
7332 7333	020072 020074	104455			TRAP .WORD	C\$ERDF	, MODE REGIST	EN NO! ENOA	L TO ZENO	
7334 7335 7336	020100	002631 005020			.WORD .WORD CKLOOP	MODREG ROGERR				
7337	020102	104406			TRAP	C\$CLP1				
7338 7339 7340					: GO PUL:	SE BRKRES L BY SETTING HER ADAL REGISTER BITS	AND CELARING A WILL BE SET TO	DALO IN THE A ZERO.	ADAL REGISTE	R.
7341 7342 7343	020104	005037 004737	002330 007772	1\$:	CLR JSR	R2LOAD PC,BRKRES	SETUP TO CL			
7344 7345 7346 7347					:PULSE :SIGNAL :CLEARE	INVO L BY SETTING AND C INVO L WILL CAUSE THE D.	LEARING VDAL2 PAUSE STATE MA	H IN THE VD CHINE FLIP-	AL REGISTER. FLOPS TO BE	THE
7348 7349 7350	020114	005037 004737	002334 007712		CLR JSR	R4LOAD PC,CLRPSM	SETUP TO CL			

					; SELECT	THE HDAL REGISTER VIA	DAL BITS 2:0 IN C	CONTROL REGISTER 0	
020124	004737	006754			JSR	PC, SLHDAL	SELECT HDAL REG	SISTER VIA GDAL BITS	2:0
					;LOAD, ;HDAL2 ;AND CO	READ AND CHECK THE HDAL H ON A ONE WILL ALLOW TH INTROL SIGNALS.	REGISTER WITH HDA HE PROGRAM TO CONT	ROL THE T-11 TIMING	
020130 020136 020142 020144 020144 020146 020150 020152 020154 020154	012737 004737 001405 104455 000004 002605 005020 104406	000004 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL2,R6LOAD PC,LDRDR6 2\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	GO LOAD, READ A	ND CHECK THE HDAL RE HEN CUNTINUE	:G
					SET VD	AL7 H TO A ONE TO CAUSE	THE SIGNAL FETCT	H TO BE ASSERTED HIG	SH.
020156 020164 020170 020172 020172 020174 020176 020200 020202 020202	012737 004737 001405 104455 000003 002537 005004 104406	000200 006640	002334	2\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL7,R4LOAD PC,LDRDR4 3\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	GO LOAD, READ A	ND CHECK THE VDAL RE HEN CONTINUE	:G
					;FLIP-F ;SIGNAL ;PAUSE ;THE SI ;ASSERT ;STATE ;ARE AS	LOP, THUS SETTING THE SI XRAS H WILL CLOCK THE S MODE FLIP-FLOP, THUS SET GNAL SOP H WILL BE ASSER ED HIGH. WHEN SOP H AND WORKING FLIP-FLOP WILL E SERTED HIGH, THE SIGNAL	GNAL EDFET H TO TO THE STATE OF ADAL4 H, TING THE SIGNAL FROM THE SIGNAL FOR THE BETT H ARE ASSEDITED HORE.  BE SET TO A ONE.  PB H WILL BE ASSE	THE HIGH STATE. THE WHICH IS LOW, INTO TO THE HIGH SOULT OF PAUSE L BEING FRED HIGH, THE PAUSE WHEN SOP H AND EDFET FRED HIGH. THE SIGN	HE TATE.
020204	004737	007272		3\$:	JSR	PC,XRAS	GO PULSE XRAS H	VIA HDAL12 H	
					; CHECK	THAT THE PAUSE STATE WOR	RKING FLIP-FLOP WA	IS SET TO A ONE AS A	)W.
020210 020216 020224 020232 020236 020240	042737 013737 052737 004737 001405	000200 002334 001000 006646	002334 002336 002336		BIC MOV BIS JSR BEQ ERRDF	#VDAL7,R4LOAD R4LOAD,R4GOOD #VDAL9,R4GOOD PC,LDRD4R 4\$ 3,VDALRG,R4EROR	COPY DATA LOADE SETUP TO EXPECT GO LOAD, READ A IF LOADED AND	D TO DATA EXPECTED PSMW H TO BE A ONE ND CHECK VDAL REG CHECK OK THEN CONTINU	JE
	020130 020136 020142 020144 020144 020150 020152 020154 020154 020170 020172 020172 020174 020176 020202 020202 020202 020202 020202 0202036	020130 012737 020136 004737 020142 001405 020144 104455 020146 000004 020150 002605 020152 005020 020154 104406 020154 104406 020172 001405 020172 001405 020172 104455 020174 000003 020176 002537 020200 005004 020202 104406	020136 004737 006672 020142 001405 020144 104455 020146 000004 020150 002605 020152 005020 020154 104406  020156 012737 000200 020164 004737 006640 020172 104455 020172 104455 020174 000003 020176 002537 020200 005004 020202 104406  020202 104406	020130 012737 000004 002342 020136 004737 006672 020142 001405 020144 104455 020146 00004 020150 002605 020152 005020 020154 104406  020164 004737 000200 002334 020172 001405 020172 004455 020174 000003 020176 002537 020200 005004 020202 004737 007272  020204 004737 007272  020210 042737 000200 002334 020216 013737 002334 002336 020224 052737 001000 002336 020232 004737 001000 002336 020232 004737 001000 002336 020233 001405	020130 012737 000004 002342 020136 004737 006672 020142 001405 020144 104455 020146 000004 020150 002605 020152 005020 020154 104406  020156 012737 000200 002334 2\$: 020170 001405 020172 104455 020174 000003 020175 002537 020176 002537 020200 005004 020202 104406  020204 004737 007272 3\$:  020210 042737 000200 002334 020216 013737 002334 020216 013737 002334 020216 05237 020224 052737 001000 02336 001405	O20124	D20124	O20124	CODE   CODE

1	HADDUAD		MACV11	70/10/61	14-000-01 15.7	7 DACE	151 I 12		
-	CVCDCA.	P11 1	0-SEP-81	11:41	16-SEP-81 15:3 TEST 32:	CHECK	EDFET F/F TO BE CLEAR	D VIA XPI L	
Commence of the Commence of th	7407 7408 7409 7410 7411 7412	020240 020242 020244 020246 020250 020250	104455 000003 002537 005004 104406			TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF 3 VDALRG R4EROR CSCLP1		
Charles and the Control of the Contr	7413 7414 7415 7416 7417 7418 7419					:XPI L :TO THE :IS THE	THE SIGNAL XPI L BY SWILL CLEAR THE EDFET IN LOW STATE. WHEN EDFE DATA INPUT LEAD TO THE ED LOW.	ETTING AND CLEARING HDAL15 H. A PULSE ON LIP-FLOP, THUS SETTING THE SIGNAL EDFET HE THE STATE STATE SYNC FLIP-FLOP, WILL BE	
1	7420	020252	004737	007502	4\$:	JSR	PC,XPI	GO PULSE XPI L VIA HDAL15 H	
-	7421 7422 7423 7424 7425 7426					:XCAS H :OF PB :PAUSE	WILL CLOCK THE PAUSE H BEING ASSERTED LOW.	SETTING AND CLEARING HDAL13 H. THE SIGNAL STATE SYNC FLIP-FLOP TO A ZERO AS A RESULT THE SIGNAL XCAS H WILL ALSO CLOCK THE OP TO A ONE AS A RESULT OF THE SIGNALS BEING ASSERTED HIGH.	
1	7427 7428	020256	004737	007376		JSR	PC,XCAS	GO PULSE XCAS H VIA HDAL13 H	
	7429 7430 7431 7432 7433 7434					:FLOP.	HE VDAL REGISTER TO CH IF XPI L HAD FAILED SYNC FLIP-FLOP WILL BI USE STATE WORKING FLIP	HECK THAT XPI L HAD CLEARED THE EDFET FLIP- TO CLEAR THE EDFET FLIP-FLOP, THEN THE PAUSE E SET TO A ONE. CHECK THAT XCAS H CLOCKED P-FLOP TO A ONE.	
	7435 7436 7437 7438	020262 020266 020270 020270 020272 020274 020276 020300 020300	004737 001405 104455 000003 002537 005004 104406	006654		JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC READN4 5. 7. VDALRG, R4EROR CSERDF 3 VDALRG R4EROR CSCLP1	GO READ AND CHECK THE VDAL REGISTER IF NO CHANGE THE CONTINUE XPI L PROBABLY FAILED TO ZERO EDFET F/F	
	7445					; GO PUL	SE INVD L VIA VDAL2 H	TO CLEAR THE PAUSE STATE WORKING FLIP-FLOP.	
-	7446 7447 7448 7449	020302 020306	005037 004737	002334 007712	5\$:	CLR JSR	R4LOAD PC,CLRPSM	SETUP TO EXPECT ALL READ ONLY BITS A 0 GO PULSE INVO L VIA VDAL2 H	
	7450 7451 7452 7453	020312 020312 020312 020314	104405		10000\$:	ENDSEG TRAP ENDIST	C\$ESEG		
-	7454 7455	020314 020314	104401		L10062:	TRAP	C\$ETST		
1									

-	HARDWAR	E TESTS	MACY11	30(1046)	16-SEP	-81 15:	37 PAGE	152 J 12	
	CVCDCA.	P11 1	0-SEP-81	11:41		TEST 33	: PAUSE	STATE MACHINE - 8 BIT A	DDRESS - PAUSE MODE - OLD FJA
-	7456 7457					.SBTTL	TEST 33	: PAUSE STATE MACHINE -	8 BIT ADDRESS - PAUSE MODE - OLD FJA
The second secon	7458 7459 7460 7461 7462 7463 7464 7465 7466 7467 7468 7469 7470					; PAUSE ; STATE ; BE CL ; CHANG ; AND A ; PUT T ; TIMEO ; CLEAR ; CLEAR	STATE SYNC, 8 OCKED TO ING THE DAL8 H W HE PAUSE UT BREAK THE BRE ED, THE	WORKING FLIP - FLOP'S BIT INSTRUCTION HB, 8 I ONES AND ZEROES BY PUL: LOGIC LEVEL ON THE SIGN VILL BE SET TO A ZERO DUI STATE MACHINE IN PAUSE SIGNAL FROM CAUSING A I AK LOGIC WITH THE TIME	MACHINE IN 8 BIT ADDRESS MODE. THE , PAUSE STATE WORKING, PAUSE BIT ADDRESS LB AND 8 BIT ADDRESS HB WILL SING THE SIGNALS XRAS H AND XCAS H AND AL FETCT H. THE SIGNALS ADAL4 H AND RING THIS TEST. ADAL4 H ON A ZERO WILL MODE. ADAL8 H ON A ZERO WILL DISABLE THE BREAK. ADALO H WILL BE SET AND CLEARED TO EOUT BREAK DISABLED AND THE BREAK LOGIC ZERO. MR BIT 11 WILL BE SET TO A ONE ADDRESS MODE.
-	7471 7472 7473 7474 7475 7476 7477					FORCE MODE. PATTE THE O	JUMP AD THE OL RNS: 125 LD FORCE	DRESS REGISTER ARE ENABLED FORCE JUMP ADDRESS REGISTER 125, 052652, 000377, 17 JUMP ADDRESS REGISTER	BIT INSTRUCTION REGISTER AND THE OLD LED TO THE EODAL BUS IN 8 BIT ADDRESS GISTER IS TESTED WITH THE FOLLOWING DATA 7400, 125252, 052525, 177777, AND 000000. GETS ITS DATA FROM THE DIAGNOSTIC ADDRESS RESS BUS DURING THIS TEST.
	7478 7479	020316					BGNTST		
-	7480 7481 7482 7483	020316 020316 020322 020326	004737 012701 012702	005510 021562 000010		133::	JSR MOV MOV	PC.INITTE #20\$,R1 #8.,R2	SELECT AND INITIALIZE TARGET EMULATOR GET ADDRESS OF OLD FUA DATA TABLE NUMBER OF DATA PATTERNS TO BE TESTED
	7484 7485 7486	020332	104404			1\$:	BGNSEG TRAP	C\$BSEG	
-	7487 7488 7489							THE MODE REGISTER BY SI	ETTING GDAL2 TO A ONE AND GDAL1 AND GDAL0
-	7490 7491 7492	020334	004737	007006			JSR	PC,SLMODR	GO SELECT MODE REG VIA CONTROL REG O
-	7493 7494 7495						;LOAD, ;ON A O	READ AND CHECK MODE REGINE WILL ENABLE 8 BIT AD	ISTER BITS MR 15:0 WITH 4000. MR BIT 11 DRESS SELECTION TO THE PAUSE STATE MACHINE
SALES AND ADDRESS OF THE PERSON NAMED AND ADDRESS OF THE PERSO	7496 7497 7498 7499 7500 7501 7502 7503 7504 7505 7506 7507	020340 020346 020352 020356 020360 020360 020362 020364 020366 020370 020370	012737 005037 004737 001405 104455 000004 002631 005020 104406	004000 002346 096672	002342		MOV CLR JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#MR11,R6LOAD R6MASK PC,LDRDR6 2\$ 4,MODREG,R06ERR C\$ERDF 4 MODREG R06ERR C\$CLP1	;SETUP TO SET MR BIT 11 ;SETUP TO CHECK ALL 16 BITS ;LOAD, READ AND CHECK MODE REGISTER ;IF LOADED OK THEN CONTINUE ;MODE REGISTER NOT EQUAL TO 0
	7508 7509						:SET GD :REGIST	AL1 AND GDALO TO ONES IN	N THE GDAL REGISTER TO SELECT THE HDAL OMMAND TO CONTROL REGISTER 6.
-	7510 7511	020372	004737	006754		2\$:	JSR	PC, SLHDAL	; SELECT HDAL REGISTER VIA GDAL BITS 2:0
10									

7512 7513 7514 7515 7516 7517						;BUS.	READ AND CHECK HDA H SET TO A ONE WIL ER ONTO THE ADDRES HDAL2 H ON A ONE W AND CONTROL SIGNA	JILL ALLO	ER WITH HE THE OUTPO DISABLE THE PROC	OAL9 H AND ITS OF THE THE EIDAL GRAM TO GE	HDAL2 H S DIAGNOSTI BUS FROM NERATE THE	ET TO ONES. C ADDRESS THE ADDRESS T-11
7518 7519 7520 7521 7522 7523 7524 7525 7526 7527 7528	020376 020404 020410 020412 020412 020414 020416 020420 020422 020422	012737 004737 001405 104455 000004 002605 005020 104406	001004 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL9!HDAL2,R6L0 PC,LDRDR6 3\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	:	GO LOAD, F	OK THEN C	HECK HDAL	
7529 7530 7531 7532						:ZEROES	THE DIAGNOSTIC AD ON A WRITE OR R ADDRESS REGISTER	READ COMM	AND TO COM	SETTING G NTROL REGI	DAL BITS 2 STER 6, TH	O TO E DIAG-
7533 7534	020424	004737	007072		3\$:	JSR	PC, SLDADR	;	O SELECT	DIAG ADDR	ESS REG VI	A GDAL 2:0
7535 7536 7537 7538 7539						; FOLLOW	READ AND CHECK THE ING DATA PATTERNS: , 177777 AND 00000	125125,	052652, 0	SS REGISTE 000377, 17	R WITH ONE 7400, 1252	OF THE
7540 7541 7542 7543 7544	020430 020434 020440 020442 020442	011137 004737 001405 104455	002342 006672			MOV JSR BEQ ERRDF TRAP	(R1),R6LOAD PC,LDRDR6 4\$ 4,ADDRRG,R06ERR C\$ERDF	:	GO LOAD, F IF LOADED	OK THEN C	HECK DIV.G	
7545 7546 7547 7548	020444 020446 020450 020452	000004 002735 005020				.WORD .WORD .WORD CKLOOP	ADDRRG ROGERR					
7549 7550	020452	104406				TRAP	C\$CLP1					
7551 7552 7553 7554 7555 7556						:TO CLE :BREAK :CAUSE	READ AND CHECK ADA AR THE BREAK LOGIC SIGNAL FROM CAUSIN THE PAUSE STATE MA XRAS H IS PULSED.	C. ADAL8 NG A BREAM ACHINE TO	H ON A ZE	RO WILL D	I SABLE THE	TIMEOUT RO WILL
7557 755 <b>8</b>	020454 020460	005037 004737	002330 007772		4\$:	CLR JSR	R2LOAD PC,BRKRES				E CLEARED	AK LOGIC
7559 7560 7561 7562						:SET VD	AL2 H TO A ONE AND STATE MACHINE FLIP S AND THIS CYCLE G	THEN ZER	RO. VDALZ	HONAO	NE WILL CL	EAR THE
7563 7564 7565	020464 020470	005037 004737	002334 007712			CLR JSR	R4LOAD PC,CLRPSM	:	SETUP TO (	LEAR ALL	VDAL BITS	TATE F/F'S
7566 7567						; SELECT	THE NEW FORCE JUM	MP ADDRES	REGISTER	BY SETTI	NG GDAL1 H	TO A ONE

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 33	37 PAGE : PAUSE		E - 8 BIT ADD	DRESS - P	PAUSE MOD	E - OLD FJA	
7568 7569 7570 7571						; AND GD ; DATA W ; TAKE N	OAL BITS 2 AND WILL BE LOADED WEW FORCE JUMP	O TO ZEROES INTO THE NE ADRESS FLIF	S. ON A EW FORCE P-FLOP WI	WRITE CO JUMP ADD LL BE SE	MMAND TO COR RESS REGIST T	NTROL REG 6, ER AND THE
7572 7573	020474	004737	007040			JSR	PC, SLFJAR		;SELECT	NEW FJA	VIA GDAL BI	TS 2:0
7574 7575 7576 7577 7578 7579 7580 7581 7582						:146063 :H AND :GET SE :IS WRI :ISTER :ARE SE	WPT1 HB H. IT VIA THE SIGNATION WITH DATE OF THE PROPERTY OF T	W FORCE JUMP THE TAKE NEW GNAL WPT1 LB TA TO CHECK T O THE EODAL E THE OLD FORCE	ADDRESS FORCE JU H. THE THAT THE BUS WHEN E JUMP AD	REGISTER IMP ADDRE NEW FORC CORRECT THE 8 BI	VIA THE SIG SS FLIP-FLOI E JUMP ADDRI FORCE JUMP I T ADDRESS FI	GNALS WPT1 IR
7583 7584	020500	012777	146063	161600		MOV	#146063, aRE	G6	;WRITE N	IEW FJA W	ITH DATA VI	A WPT1
7585 7586 7587						;FLIP-F	THE VDAL REGISTOP WAS SET AS THE SIGNAL	TO A ONE VIA	WPT1 LB	H. THE	EW FORCE JUI FLIP-FLOP W	MP ADDRESS ILL BE READ
7588 7589 7590 7591	020506 020514 020520	052737 004737 001405	100000 006654	002336		BIS JSR BEQ	55		; IF THEJ	H SE! I	HEN CONT	BE A 1 TE MACHINE
7591 7592 7593 7594 7595 7596 7597 7598	020522 020522 020524 020526 020530 020532 020532	104455 000003 002537 005004 104406				ERRDF TRAP .WORD .WORD CKLOOP TRAP	3, VDALRG, R41 C\$ERDF 3 VDALRG R4EROR C\$CLP1	: RUR	, INFO H	PROBABLY	NOT SET	
7599 7600 7601 7602 7603						:SET VD	OAL7 H TO A OF	NE AND THEN 2	ZERO TO C	LEAR THE	TO THE HIGH PAUSE STATE	STATE (1). E MACHINE
7604 7605	020534 020542		00u200 007712	002334	5\$:	MOV JSR	#VDAL7,R4LO				T FETCT H TO	VUAL2 H
7606 7607 7608 7609 7610						; TO ONE	S. BITS IN	THE HDAL REGI	ISTER WIL	L BE SET	AND CLEARE	AL1 AND GDALO D LATER IN CAS H, XCAS L,
7611 7612	020546	004737	006754			JSR	PC, SLHDAL		; GO SELE	CT HDAL	REG VIA GDA	L 2:0
7612 7613 7614 7615 7616 7617 7618 7619 7620 7621 7622 7623						; THE SI ; HIGH, S ; IS LOW ; TO THE ; SIGNAL ; HIGH, ; WHEN T ; PSMW H	THE SIGNAL INTO THE EDFI STATE. THE SIGNAL INTO THE PAUSE LIST THE PAUSE STATE. THE PAUSE STATE PAUSE PAUSE STATE PAUSE PAUSE STATE PAUSE PAUSE PAUSE PAUSE PAUSE PAUSE PAUSE PAUSE PAUSE STATE PAUSE	WILL CLOCK THEN FLIP-FLOP, IGNAL XRAS HAUSE MODE FLITHE SIGNAL ASSERTED HIGHATE WORKING FLEWORKING	HE STATE , THUS SE WILL CLO IP-FLOP, SOP H WI H. WHEN FLIP-FLOP THE SIGN	OF THE SETTING THE SET THUS SET SOP HEAN PUBLIS SET THE SET TH	IGNAL FETCT E SIGNAL EDITATE OF ADAITING THE SIGNAL SERTED HIGH D EDFET H AID DIRECT SET O A ONE, THI H IS READ II	H, WHICH IS FET H TO THE L4 H, WHICH GNAL PAUSE L WHEN THE RE ASSERTED TO A ONE. E SIGNAL N THE VDAL

			70/10//	1/ 050	01 15	77 046	M 12	
CVCDCA.	P11 1	MACY11 0-SEP-81	11:41	16-SEP	TEST 33	: PAUSE	STATE MACHINE - 8 BIT AD	DRESS - PAUSE MODE - OLD FJA
7624 7625 7626						:SIGNA	L PB H WILL BE ASSERTED H	TIGH. THE TIGNAL PB H IS THE DATA INPUT
7627 7628 7629 7630 7631 7632 7633						;SIGNA ;PULSE ;CLOCK ;PRESE ;ADDRE	L RASP H IS PULSED AND THE WILL BE ISSUED ON THE SI THE ADDRESS BUS INTO THE NT TIME THE DIAGNOSTIC ADSS BUS, THEREFORE THE OLD	THE SIGNAL RASP H TO BE PULSED. WHEN THE SIGNAL EDFET H IS ASSERTED HIGH, A IGNAL DEET H. THE SIGNAL DEET H WILL ED OLD FORCE JUMP ADDRESS REGISTER. AT THE DORESS REGISTER IS ENABLED ONTO THE DEFORCE JUMP ADDRESS REGISTER WILL BE DIAGNOSTIC ADDRESS REGISTER.
7634 7635 7636 7637	020552 020560	012737 004737	001004 007272	002342		MOV JSR	#HDAL9!HDAL2,R6LOAD PC,XRAS	SETUP BITS PREVIOUSLY LOADED GO PULSE XRAS H VIA SIGNAL HDAL12
7638 7639 7640 7641 7642 7643 7644 7645						STATE STATE P	OW STATE. CHECK THE PAUS	- 0 BF H - 0 H - 0
7646 7647 7648 7649 7650 7651 7652 7653 7654 7655 7656 7657 7658 7659	020564 020572 020600 020606 020612 020614 020614 020616 020620 020622 020624 020624	042737 013737 052737 004737 001405 104455 000003 002537 005004	000200 002334 001000 006646	002334 002336 002336		BIC MOV BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL7.R4LOAD R4LOAD.R4GOOD #VDAL9.R4GOOD PC.LDRD4R 6\$ 3.VDALRG.R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	SETUP TO CLEAR FETCT H COPY DATA LOADED TO EXPECTED EXPECT PSMW H TO BE SET TO A 1 GO LOAD, READ AND CHECK VDAL REG IF LOADED OK THEN CONTINUE VDAL OR PAUSE STATE MACHINE ERROR
7660 7661 7662 7663 7664 7665 7666						: FLUP	HE SIGNAL XCAS H TO A ONE L XCAS H GOING FROM A ZER L 'PB H', WHICH IS HIGH, SETTING THE PAUSE STATE S H WILL ALSO CLOCK THE PRE (0) INTO THE 8 BIT INSTRUFLOP TO A ZERO.	BY SETTING HDAL13 H TO A ONE. THE RO TO A ONE WILL CLOCK THE LEVEL OF THE INTO THE PAUSE STATE SYNC FLIP-FLOP, SYNC FLIP-FLOP TO A ONE. THE SIGNAL EVIOUS STATE OF THE PAUSE STATE SYNC FLIP- JCTION HB FLIP-FLOP, THUS CLOCKING THAT
7668 7669	020626	004737	007410		6\$:	JSR	PC,XCASH	SET XCAS H TO HIGH STATE VIA HDAL13 H
7670 7671 7672 7673 7674 7675 7676						IN TH	VDAL REGISTER AND CHECK TO FOLLOWING STATE AS A REPORT OF AUSE STATE WORKING - PSMU AUSE STATE SYNC - EPSF HEALT OF AUSTRUCTION HB - EPSE HEALT ADDRESS LB - EPSE HEALT ADDRESS HB - EPSE HB - EPS	
7677 7678 7679	020632 020640	052737 004737	002000 006654	002336		BIS	#VDAL10,R4GOOD PC,READR4	:SETUP TO EXPECT PAUSE STATE SYNC - EPSF :GO READ AND CHECK PAUSE STATE MACHINE

ARDWARE TE	STS MACY1	1 30(1046)	16-SEP	-81 15:	37 PAGE	156 N 12					
7680 0200 7681 0200 7682 0200 7683 0200 7684 0200 7685 0200 7686 0200 7687 0200	644 00140 646 646 10445 650 00000 652 00253 654 00500	5 5 7 4		TEST 33	BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	7\$ 3, VDALRG, R4EROR CSERDF VDALRG R4EROR CSCLP1					G
7688 7689 7690 7691 7692 7693					: EODAL B	THE EODAL BUS BY THE 16 BIT INST BUS AT THE SAME TO OAL BUS WILL BE	TRUCTION R TIME. ON	EGISTER SHOW	JLD BE ASSER AND TO CUNTR	TED ON THE	7 <sup>6</sup> Ĺ.
	660 00473	7 007122		7\$:	JSR	PC, SEODAL	:	SELECT EODAI	BUS VIA GD	AL BITS 2:0	
7696 7697 7698 7699 7700 7701 7702 7703 7704 7705					ASSERTE WHEN THE FLOP IS THE SIG THE 16 THE 16 WHEN A SET TO	TE SIGNAL XCAS HED TO THE HIGH STEED TO THE HIGH STEED TO A ONE, A SNAL EDRL H WILL BIT INSTRUCTION BIT INSTRUCTION READ COMMAND IS ONES, A PULSE WILL READBACK THE	TATE, THE IS ASSERT AND MODE R BE ASSERT REGISTER REGISTER ISSUED TO ILL BE ISS	SIGNAL ACAS ED HIGH, THE EGISTER BIT ED LOW, THUS ONTO THE EOF WILL BE DISA CONTROL REGUED ON THE	H WILL BE A E PAUSE STAT 11 IS A ONE SENABLING TO AL BUS. THE ABLED ON THE GISTER 6 WITS SIGNAL RPT7	SSERTED HIG E SYNC FLIP (8 BIT MOD HE LOW BYTE IE HIGH BYTE EODAL BUS. H GDAL BITS L. THE SIG	E), OF OF
7709 020 7710 020 7711 020 7712 020 7713 020 7714 020 7715 020 7716 020 7717 020	672	7 177400 7 006700 5 14 14	002342 002346		JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#137,R6LOAD #177400,R6MASK PC,READR6 8\$ 4,IEODAL,RO6ERR C\$ERDF 4 IEODAL R06ERR		SETUP TO IGH GO READ LOW IF INSTR = "	TED LOW BYTE NORE HIGH BY BYTE OF INS 'JMP'' THEN C RROR OR 8 BI	TE TR REG ON E ONTINUE	
7718 7719 7720						T THE HDAL REGIS	STER BY SE	TTING GDAL2	H TO A ZERO	AND GDAL B	115
7721 7722 020	720 00473	7 006754		8\$:		PC, SLHDAL		SELECT HOLL	REG VIA GDA	L BITS 2:0	
7724 7725					SET THE	SIGNAL XCAS H T	TO THE LOW	STATE BY CI	EARING HDAL	13 H IN HDA	L
7718 7719 7720 7721 7722 020 7723 7724 7725 7726 7727 020 7728 020 7729 020 7730 7731 7732 7733 7734 020 7735	724 01273 732 00503 736 00473	7 002346	002342		CLR	#HDAL13!HDAL9!HD R6MASK PC,XCASL	:	SETUP TO CHI	WERE PREVI		н
7731 7732					:TOGGLE :TO SIMU	THE SIGNAL XPI H	H BY SETTI	NG AND CLEAR	RING HDAL15	H. THIS IS	DO
7734 020 7735	742 00473	7 007502	,		JSR	PC,XPI	- ,-:	GO PULSE XP	I H VIA HDAL	15 н	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 33	B 13 :37 PAGE 157 3: PAUSE STATE MACHINE - 8 BIT ADDRESS - PAUSE MODE - OLD FJA	
7736 7737 7738 7739 7740 7741 7742 7743						;TOGGLE THE SIGNALS XRAS H AND XRAS L BY SETTING AND CLEARING HDAL12 H. ;WITH THE SIGNAL FETCT H SET LOW AND A PULSE BEING ISSUED ON XRAS H, THE ;EDFET FLIP-FLOP WILL BE CLOCKED TO A ZERO, THUS ASSERTING THE SIGNAL ;EDFET H TO THE LOW STATE. WHEN EDFET H IS ASSERTED LOW, THE SIGNAL ;PB H WILL BE ASSERTED LOW. WHEN XRAS H IS PULSED, THE SIGNALS RASP H ;AND RASP L WILL BE PULSED. ;THE PAUSE STATE WORKING FLIP-FLOP WILL BE CLOCKED TO A ONE BY THE ;SIGNAL RASP L WHEN EPFN L, EP8N L, AND PSMW H ARE ALL ASSERTED HIGH.	
7744	020746	004737	007272			JSR PC, XRAS ;GO PULSE XRAS H BY HDAL12	
7746 7747 7748 7749 7750 7751 7752 7753						:READ THE VDAL REGISTER AND CHECK THE PAUSE STATE MALHINE FLIP-FLOPS :TO BE IN THE FOLLOWING STATE AS A RESULT OF XRAS H BEING PULSED.  : PAUSE STATE WORKING - PSMW H - 1  : PAUSE STATE SYNC - EPSF H - 1  : 8 BIT INSTRUCTION HB - EP8F H - 0  : 8 BIT ADDRESS LB - EP8G H - 0  : 8 BIT ADDRESS HB - EP8N H - 0	
7754 7755 7756 7757 7758 7759 7760 7761 7762 7763 7764	020762 020764 020766	004737 001405 104455 000003 002537 005004 104406	006654			JSR PC.READR4 ;CHECK VDAL AND PAUSE STATE MACHINE BEQ 9\$ ;IF OK THEN CONTINUE TRAP C\$ERDF .WORD 3 .WORD VDALRG .WORD R4EROR CKLOOP TRAP C\$CLP1	
7765 7766 7767 7768 7769 7770 7771 7772 7773 7774						;SET THE SIGNAL XCAS H TO A ONE BY SETTING HDAL13 H TO A ONE. THE ;SIGNAL XCAS H GOING FROM A O TO A ONE WILL CLOCK THE LEVEL OF THE ;SIGNAL "PB H", WHICH IS LOW, INTO THE PAUSE STATE SYNC FLIP-FLOP, THUS ;CLOCKING THE PAUSE STATE SYNC FLIP-FLOP TO A ZERO. THE SIGNAL XCAS H ;WILL CLOCK THE PREVIOUS OUTPUT OF THE PAUSE STATE SYNC FLIP-FLOP (1) ;INTO THE 8 BIT INSTRUCTION HB FLIP-FLOP, THUS SETTING THAT FLIP-FLOP ;TO A ONE. THE SIGNAL XCAS H WILL ALSO CLOCK THE PREVIOUS STATE OF THE ;8 BIT INSTRUCTION HB FLIP-FLOP (0) INTO THE 8 BIT ADDRESS LB FLIP-FLOP, ;THUS CLOCKING THAT FLIP-FLOP TO A ZERO.	
7775	020772	004737	007410		9\$:	JSR PC,XCASH ;SET XCAS H TO HIGH STATE VIA HDAL13 H	
7776 7777 7778 7779 7780 7781 7782 7783 7784						READ THE VDAL REGISTER AND AND CHECK THE PAUSE STATE MACHINE FLIP- FLOPS TO BE IN THE FOLLOWING STATE AS A RESULT OF XCAS H BEING SET HIGH PAUSE STATE WORKING - PSMW H - 1 PAUSE STATE SYNC - EPSF H - 0 BIT INSTRUCTION HB - EP8F H - 1 BIT ADDRESS LB - EP8G H - 0 BIT ADDRESS HB - EPFN H - 0	
7785 7786 7787 7788 7789 7790 7791	020776 021004 021012 021016 021020 021020 021022	042737 052737 004737 001405 104455 000003	002000 010000 006654	002336 002336		BIC #VDAL10,R4GOOD ;CLEAR BIT FOR EPSF H BIS #VDAL12,R4GOOD ;SET BIT FOR EPSF H ;GO READ VDAL AND PAUSE STATE MACHINE ERROF 3,VDALRG,R4EROR ;EP8F H PROBABLY NOT SET IN VDAL REG TRAP C\$ERDF .WORD 3	

HADDHADE TECTO	MACV11	70/10/61	14-000	_01 15.	77 DACE	c 13	
HARDWARE TESTS	10-SEP-81			TEST 33	: PAUSE	STATE MACHINE - 8 BI	IT ADDRESS - PAUSE MODE - OLD FJA
7792 021024 7793 021026 7794 021030 7795 021030	005004				.WORD .WORD CKLOOP TRAP	VDALRG R4EROR C\$CLP1	
7796 7797 7798 7799 7800					SELECT BYTE C EODAL THE EC	OF THE 16 BIT INSTRUC	ETTING GDAL BITS 2:0 TO ONES. THE HIGH CTION REGISTER SHOULD BE ASSERTED ON THE ON A READ COMMAND TO CONTROL REGISTER 6, BLED TO THE LSI-11 BUS VIA THE SIGNAL RPT7 L
7801 7802 7803 021032	004737	007122		10\$:	JSR	PC,SEODAL	SELECT EDDAL BUS VIA GDAL BITS 2:0
7804 7805 7806 7807 7808 7809 7810 7811					FLIP-F WHEN 1 FLIP-F THUS E ONTO 1 CONTRO ISSUED	LOP IS SET TO A ONE, THE SIGNAL ACAS H IS LOP IS SET TO A ONE, THE HIGH BYTHE LOW BYTE OF THE EDUCATION OF T	ASSERTED HIGH AND THE PAUSE STATE WORKING, THE SIGNAL ACAS H WILL BE ASSERTED HIGH. ASSERTED HIGH AND THE 8 BIT INSTRUCTION HB, THE SIGNAL ED8H H WILL BE ASSERTED HIGH, TE OF THE 16 BIT INSTRUCTION REGISTER (000) EODAL BUS. WHEN A READ COMMAND IS ISSUED TO DAL BITS 2:0 SET TO ONES, A PULSE WILL BE L. THE SIGNAL RPT7 L WILL READBACK THE BUS.
7813 7814 021036 7815 021042 7816 021050	012737	002342 177400 006700	0023+6		CLR MOV JSR	R6LOAD #177400,R6MASK PC,READR6	:EXPECT HIGH BYTE TO BE ZERO :SETUP TO IGNORE HIGH BYTE ON READ :GO READ 8 BIT HIGH BYTE INSTRUCTION
	104455 000004 003034 005020				BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	11\$ 4, IEODAL, ROGERR C\$ERDF 4 IEODAL ROGERR C\$CLP1	ON THE EODAL BUS AS LOW BYTE IF INSTRUCTION EQUALS O THEN CONT EODAL BUS OR 8 BIT HB INSTR ERROR
7826 7827 7828						CT THE HDAL REGISTER 0 TO ONES.	R BY SETTING GDAL2 H TO A ZERO AND GDAL BITS
7829 7830 021070 7831	004737	006754		115:	JSR	PC, SLHDAL	GO SELECT HDAL REG VIA GDAL BITS 2:0
7832 7833					:SET THE		A ZERO BY CLEARING HDAL13 H IN THE HDAL
7834 7835 021074 7836 021102 7837 021106 7838		021004 002346 007442	0.2342		MOV CLR JSR	#HDAL13!HDAL9!HDAL2 R6MASK PC,XCASL	ROLDAD ; SETUP BITS PREVIOUSLY LOADED ; SETUP TO CHECK ALL BITS ; SET XCAS H TO LOW STATE VIA HDAL13 H
7839 7840					:TOGGLE	THE SIGNAL XPI H BY	PULSING THE SIGNAL HDAL15 H. THIS IS DONE
	004737	007502			JSR	PC,XPI	GO PULSE XPI H VIA HDAL15 H
7843 7844 7845 7846 7847					:TOGGLE :WITH :EDFET :EDFET	THE SIGNALS XRAS HE SIGNAL FETCT H SE FLIP-FLOP WILL BE CL H TO THE LOW STATE.	AND XRAS L BY SETTING AND CLEARING HDAL12 HET LOW AND A PULSE BEING ISSUED ON XRAS H, T LOCKED TO A ZERO, THUS ASSERTING THE SIGNAL WHEN EDFET H IS ASSERTED LOW, THE SIGNAL

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 159
             10-SEP-81 11:41 TEST 33: PAUSE STATE MACHINE - 8 BIT ADDRESS - PAUSE MODE - OLD FJA
CVCDCA.P11
                                                     :PB H WILL BE ASSERTED LOW. WHEN XRAS H IS PULSED. THE SIGNALS RASP H
  7849
                                                     : AND RASP L WILL BE PULSED.
  7850
                                                     THE PAUSE STATE WORKING FLIP-FLOP WILL BE CLOCKED TO A ONE BY THE
  7851
                                                     SIGNAL RASP L WHEN EPFN L. EP8N L. AND PSMW H AGE ALL ASSERTED HIGH.
  7852
7853
        021116 004737 007272
                                                     JSR
                                                              PC.XRAS
                                                                                         :PULSE XRAS VIA THE SIGNAL HDAL12
  7854
  7855
7856
                                                     : READ THE VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS
                                                     TO BE IN THE FOLLOWING STATE AS A RESULT OF XRAS H BEING PULSED.
  7857
                                                     :NO CHANGES SHOULD OCCUR IN THE PAUSE STATE MACHINE WHEN XRAS H PULSED.
                                                          PAUSE STATE WORKING - PSMW H - 1
PAUSE STATE SYNC - EPSF H - 0
8 BIT INSTRUCTION HB - EP8F H - 1
  7858
  7859
  7860
                                                          8 BIT ADDRESS LB - EP8G H - 0
  7861
  7862
                                                          8 BIT ADDRESS HB - EP8N H - 0
  7863
                                                                                        GO READ VDAL AND PAUSE STATE MACHINE
  7864
                 004737 006654
        021122
                                                     JSR
                                                              PC.READR4
  7865
        021126
                                                              12$
                                                                                        : IF OK THEN CONTINUE
                 001405
                                                     BEQ
        021130
021130
021132
  7866
                                                     ERRDF
                                                              3. VDALRG, R4EROR
                                                                                        : PAUSE STATE REGISTERS CHANGED
  7867
                 104455
                                                     TRAP
                                                              C$ERDF
                                                     . WORD
  7868
                 000003
        021134
                                                     . WORD
  7869
                 002537
                                                              VDALRG
  7870
7871
        021136
                 005004
                                                     . WORD
                                                              R4EROR
        021140
                                                     CKLOOP
  7872
7273
7874
        021140 104406
                                                     TRAP
                                                              C$CLP1
                                                     ; SET THE SIGNAL XCAS H TO A ONE BY SETTING HDAL13 H TO A ONE. THE
                                                     SIGNAL XCAS H GOING FROM A O TO A ONE WILL CLOCK THE OUTPUT OF THE
  7875
  7876
                                                     :PAUSE STATE SYNC FLIP-FLOP (0) INTO THE 8 BIT INSTRUCTION HB FLIP-
                                                     :FLOP, THUS CLEARING THE 8 BIT INSTRUCTION HB FLIP-FLOP. THE PREVIOUS
  7877
  7878
                                                     OUTPUT OF THE 8 BIT INSTRUCTION HB FLIP-FLOP (1) WILL BE CLOCKED INTO
  7879
                                                     THE 8 BIT ADDRESS LB FLIP-FLOP THUS SETTING THE 8 BIT ADDRESS LB F/F.
  7880
                                          12$:
  7881
        021142 004737 007410
                                                     JSR ·
                                                              PC, XCASH
                                                                                        ; SET XCAS H TO HIGH STATE VIA HDAL 13 H
  7882
  7883
                                                     READ VOAL REGISTER AND CHECK PAUSE STATE MALHINE FLIP-FLOPS TO BE IN
  7884
7885
                                                     THE FOLLOWING STATE AS A RESULT OF XCAS H BEING SET HIGH.
                                                         PAUSE STATE WORKING - PSMW H - 1
PAUSE STATE SYNC - EPSF H - 0
8 BIT INSTRUCTION HB - EP8F H - 0
  7886
  7887
  7888
                                                         8 BIT ADDRESS LB - EP8G H - 1
                                                         8 BIT ADDRESS HB - EP8N H - 0
  7889
  7890
  7891
7892
                 042737
        021146
021154
                         010000 002336
020000 002336
                                                              #VDAL12,R4GOOD
#VDAL13,R4GOOD
                                                                                        SETUP TO EXPECT EP8F H TO BE O
                                                     BIC
                                                                                        SETUP TO EXPECT EP8G H TO BE 1
                                                     BIS
  7893
         021162
                 004737
                          006654
                                                     JSR
                                                              PC.READR4
                                                                                        GO READ VOAL AND PAUSE STATE MACHINE
        021166
021170
021170
  7894
                                                                                        : IF OK THEN CONTINUE
                                                              13$
                 001405
                                                     BEQ
  7895
                                                     ERRDF
                                                              3, VDALRG, R4EROR
                                                                                        EP8F H PROBABLY NOT O OR EP8G H NOT SET
  7896
                  104455
                                                     TRAP
                                                              C$ERDF
  7897
         021172
                                                     . WORD
                 000003
         021174
                 002537
  7898
                                                     . WORD
                                                              VDALRG
        021176
021200
021200
  7899
                 005004
                                                     . WORD
                                                              R4EROR
  7900
                                                     CKLOOP
  7901
7902
                 104406
                                                     TRAP
                                                              CSCLP1
  7903
                                                     SELECT THE EDDAL BUS BY SETTING GDAL BITS 2:0 TO ONES. THE LOW BYTE
```

RE TESTS	MACY11	30(1046)	16-SEP	-81 15:	37 PAGE	E 13	ADDRESS - DALIGE MODE - OLD FIA
, P11 1	0-25P-81	11:41		1521 23	OF THE	OLD FORCE JUMP ADDRE	ADDRESS - PAUSE MODE - OLD FJA  SS REGISTER SHOULD BE ENABLED TO TH D COMMAND TO CONTROL REGISTER 6, TH LSI-11 BUS VIA THE SIGNAL RPT7 L.
021202	004737	007122		13\$:	JSR	PC, SEODAL	
					ON THE SET HI CLOCK! THE OL VIA THE SEARL HE WAS CLETHE SIFUL OF THE SEARL HE SEARL	GH, THE OLD FORCE JUMP HE DATA PATTERN IN THE ING SIGNAL DEET H. AT DEET HOUSE JUMP ADDRESS HE SIGNAL OEARL L. THE GET NEW ADDRESS' FOR ADDRESS' FOR ADDRESS HE BEING ASSERTED HIS ASSERTED HIS ASSERTED BEING SET AND THE SING SECTION WILL READ JUMP ADDRESS REGISTER	H IN THIS TEST WHEN THE SIGNAL EDFE P ADDRESS REGISTER SHOULD HAVE BEEN E DIAGNOSTIC ADDRESS REGISTER VIA T THIS POINT IN TIME, THE LOW BYTE O REGISTER WILL BE ENABLED TO THE EOD IS SIGNAL IS ASSERTED LOW AS A RESU LIP - FLOP BEING CLEARED AND TH GH. THE "GET NEW ADDRESS" FLIP G OF THIS TEST WHEN VDAL2 H WAS SET ED HIGH AS A RESULT OF THE 8 BIT AD SIGNAL ACAS H BEING ASSERTED HIGH. AND CHECK THAT THE LOW BYTE OF THE IS ENABLED TO THE EODAL BUS. THE E IGNAL RPT7 L WHEN A READ COMMAND IS
021206					:146063	W FORCE JUMP ADDRESS ISTEAD OF THE OLD FORCE	ACK FROM THE EODAL BUS EQUALS 063, REGISTER WAS PROBABLY ENABLED TO THE JUMP ADDRESS REGISTER. THE DATA NEW FORCE JUMP ADDRESS REGISTER AT
021206	011137	002342			MOV	(R1),R6LOAD	GET THE DATA LOADED INTO THE D
0-1515	012737 004737 001405	177400 177400 006700	002342 002346		BIC MOV JSR BEQ ERRDF TRAP .WORD	#177400,R6LOAD #177400,R6MASK PC,READR6 14\$ 4,FEODAL,R06ERR C\$ERDF	CLEAR UPPER BYTE SETUP TO IGNORE HIGH BYTE READ LB OF OLD FJA ON EODAL BU IF OLD FLA OK THEN CONTINUE OLD FJA TO EODAL BUS ERROR
021240	000004 003147 005020				. WORD	FEODAL ROGERR	
021244	104406				CKLOOP TRAP	C\$CLP1	
						CT THE HDAL REGISTER	BY SETTING THE SIGNAL GDAL2 TO A ZE
021246	004737	006754		145:	JSR	PC, SLHDAL	GO SELECT HDAL REG VIA GDAL BI
					;SET XC	AS H TO THE LOW STATE	BY CLEARING HDAL13 H IN HDAL REGIS
021252	012737	021004	002342		MOV CLR	#HDAL13!HDAL9!HDAL2, R6MASK	R6LOAD ; SETUP BITS PREVIOULSY LOADE ; SETUP TO COMPARE ALL BITS
021252 021260 021264	005037 004737	002346			JSR	PC, XCASL	SET XCAS H TO LOW STATE VIA HD

HADDHAD	E TECTO	MACV11	70/10/61	14_000	_01 15.	F 13	
CVCDCA.	P11 1	0-SEP-81	11:41	10-327	TEST 33	3: PAUSE STATE MACHINE - 8 BIT ADDRESS - PAUSE MODE - OLD FJA	
7960	021270	004737	007502			JSR PC, XPI ;GO PULSE XPI H VIA HDAL15 H	
7961 7962 7963 7964 7965 7966 7967 7968 7969						:TOGGLE THE SIGNALS XRAS H AND XRAS L BY SE 'NG AND CLEARING HDAL12 H. :WITH THE SIGNAL FETCT H SET LOW AND A PULL BEING ISSUED ON XRAS H, TH :EDFET FLIP-FLOP WILL BE CLOCKED TO A ZERO, THUS ASSERTING THE SIGNAL :EDFET H TO THE LOW STATE. WHEN EDFET H IS ASSERTED LOW, THE SIGNAL :PB H WILL BE ASSERTED LOW. WHEN XRAS H IS PULSED, THE SIGNALS RASP H :AND RASP L WILL BE PULSED. :THE PAUSE STATE WORKING FLIP-FLOP WILL BE CLOCKED TO A ONE BY THE :SIGNAL RASP L WHEN EPFN L, EP8N L, AND PSMW H ARE ALL ASSERTED HIGH.	iE
7970 7971	021274	004737	007272			JSR PC, XRAS ;GO PULSE XRAS VIA HUAL12 H	
7972 7973 7974 7975 7976 7977 7978 7979						READ THE VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS TO BE IN THE FOLLOWING STATE AS A RESULT OF XRAS H BEING PULSED.  PAUSE STATE WORKING - PSMW H - 1  PAUSE STATE SYNC - EPSF H - 0  BIT INSTRUCTION HB - EP8F H - 0  BIT ADDRESS LB - EP8G H - 1  BIT ADDRESS HB - EP8N H - 0	)
7980 7981	021300	004737	006654			JSR PC.READR4 ; GO READ VDAL AND PAUSE STATE MACHINE	
7982 7983	021304 021306	001405				ERROF 3. VDALRG, R4EROR : PAUSE STATE MACHINE CHANGED BY XRAS H	
7984 7985 7986 7987 7988 7989	021310 021310 021312 021314 021316 021316	104455 000003 002537 005004 104406				TRAP C\$ERDF .WORD 3 .WORD VDALRG .WORD R4EROR CKLOOP TRAP C\$CLP1	
7990 7991 7992 7993 7994 7995 7996 7997						SET THE SIGNAL XCAS H TO A ONE BY SETTING HDAL13 H TO A ONE. THE SIGNAL XCAS H GOING FROM A O TO A ONE WILL CLOCK THE OUTPUT OF THE BIT INSTRUCTION HB FLIP-FLOP (0) INTO THE 8 BIT ADDRESS LB FLIP-FLOP THUS CLEARING THE 8 BIT ADDRESS LOW BYTE FLIP-FLOP. THE PREVIOUS OUTPUT OF THE 8 BIT ADDRESS LB FLIP-FLOP (1) WILL BE CLOCKED INTO THE 8 BIT ADDRESS HB FLIP-FLOP THUS SETTING THE 8 BIT ADDRESS HB FLIP-FLOP TO A ONE.	
7998 7999	021320	004737	007410		15\$:	JSR PC, XCASH ; SET XCAS H TO HIGH STATE VIA HDAL 13 H	
8000 8001 8002 8003 8004 8005 8006 8007 8008						READ THE VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS TO BE IN THE FOLLOWING STATE AS A RESULT OF XCAS H BEING SET HIGH.  PAUSE STATE WORKING - PSMW H - 1  PAUSE STATE SYNC - EPSF H - 0  B BIT INSTRUCTION HB - EP8F H - 0  B BIT ADDRESS LB - EP8F H - 0  B BIT ADDRESS HB - EP8N H - 1	,
8008 8009 8010 8011 8012 8013 8014 8015	021324 021332 021340 021344 021346 021350	042737 052737 004737 001405 104455 000003	020000 040000 006654	002336 002336		BIC #VDAL13,R4GOOD :SETUP TO EXPECT EP8G H TO BE A O SETUP TO EXPECT EP8N H TO BE A 1 SETUP TO EXPECT EP8N H TO BE A 1 GO READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE SERROR SERROR SEP8G H NOT O OR EP8N H NOT A 1 TRAP CSERDF 3.WORD 3	

	*****	MACV11	70/10/41	14-050	01 15.	77 DACE	G 13
HARDWARE CVCDCA.P	11 1	SEP-81	11:41	10-25	TEST 33	: PAUSE	STATE MACHINE - 8 BIT ADDRESS - PAUSE MODE - OLD FJA
8016 8017	021352	002537				. WORD	VDALRG R4EROR
8018 8019	021356 021356	104406				CKLOOP TRAP	C\$CLP1
8020 8021 8022 8023 8024						; SELECT ; OF THE ; BUS AT ; BUS WI	THE EDDAL BUS BY SETTING GDAL BITS 2:0 TO ONES. THE HIGH BYTE OLD FORCE JUMP ADDRESS REGISTER SHOULD BE ENABLED TO THE EDDAL THIS TIME. ON A READ COMMAND TO CONTROL REGISTER 6, THE EDDAL ILL BE READBACK TO THE LSI-11 VIA THE SIGNAL RPT7 L.
8025 8026 8027							PC.SEODAL ;SELECT EODAL BUS VIA GDAL BITS 2:0
8028 8029 8030 8031 8032 8033 8034 8035 8036 8037 8038 8039 8040 8041 8042 8043						ON THE WAS SE LOADED THE CLOADED THE CLOADED THE STATE	FIRST PULSE OF XRAS H IN THIS TEST WHEN THE SIGNAL EDFET HET HIGH, THE OLD FORCE JUMP ADDRESS REGISTER SHOULD HAVE BEEN WITH THE DATA PATTERN IN THE DIAGNOSTIC ADDRESS REGISTER VIA LOCKING SIGNAL DEET H. AT THIS POINT IN TIME, THE HIGH BYTE OLD FORCE JUMP ADDRESS REGISTER WILL BE ENABLED TO THE EODAL IN THE SIGNAL OEA8H L. THIS SIGNAL IS ASSERTED LOW AS A RESULT HE "GET NEW ADDRESS" FLIP - FLOP BEING CLEARED AND THE SIGNAL EA8H H BEING ASSERTED HIGH. THE "GET NEW ADDRESS" FLOP WAS CLEARED AT THE BEGINNING OF THIS TEST BY THE SIGNAL H BEING SET AND CLEARED. THE SIGNAL EA8H H IS ASSERTED HIGH RESULT OF THE 8 BIT ADDRESS HB FLIP-FLOP BEING SET TO A ONE AND IGNAL ACAS H BEING ASSERTED HIGH. THE FOLLOWING SECTION WILL AND CHECK THAT THE HIGH BYTE OF THE OLD FORCE JUMP ADDRESS REGISTED HIGH. THE FOLLOWING SECTION WILL AND CHECK THAT THE HIGH BYTE OF THE OLD FORCE JUMP ADDRESS REGISTED HIGH. THE FOLLOWING SECTION WILL AND CHECK THAT THE HIGH BYTE OF THE OLD FORCE JUMP ADDRESS REGISTED HIGH. THE FOLLOWING SECTION WILL AND CHECK THAT THE HIGH BYTE OF THE OLD FORCE JUMP ADDRESS REGISTED HIGH. THE FOLLOWING SECTION WILL AND CHECK THAT THE HIGH BYTE OF THE OLD FORCE JUMP ADDRESS REGISTED HIGH. THE FOLLOWING SECTION WILL AND CHECK THAT THE HIGH BYTE OF THE OLD FORCE JUMP ADDRESS REGISTED HIGH. THE FOLLOWING SECTION WILL AND CHECK THAT THE HIGH BYTE OF THE OLD FORCE JUMP ADDRESS REGISTED HIGH. THE FOLLOWING SECTION WILL BE READ BY IGNAL RPT7 L WHEN A READ COMMAND IS ISSUED TO CONTROL REG 6.
8044 8045 8046 8047						; ADDRES	E DATA READ ON THE EODAL BUS EQUALS \$14 THEN THE NEW FORCE JUMP SS REGISTER WAS PROBABLY READ INSTEAD OF THE OLD FORCE JUMP SS REGISTER. THE DATA PATTERN 146063 WAS WRITTEN INTO THE DRCE JUMP ADDRESS REGISTER AT THE BEGINNING OF THIS TEST.
8050 8051 8052 8053 8054 8055 8056 8057 8058 8059 8060 8061	021364 021370 021374 021402 021410 021416 021416 021420 021420 021422 021424 021426	011137 000337 042737 012737 004737 001405 104455 000004 003147 005020 104406	002342 002342 177400 177400 006700	002342 002346		MOV SWAB BIC MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	(R1),R6LOAD R6LOAD R6LOAD #177400,R6LOAD #177400,R6MASK PC,READR6 17\$ 4,FEODAL,R06ERR C\$ERDF 4  C\$CLP1  ;GET DIAG ADDRESS REG DATA ;SWAP HIGH BYTE WITH LOW BYTE UITH LOW BYTE SWAP HIGH BYTE ON READ ;CLEAR LOW BYTE IN HIGH BYTE POSITION ;SETUP TO IGNORE HIGH BYTE ON READ ;READ OLD FJA HB ON EODAL BUS ;OF OLD FLA OK THEN CONTINUE ;OLD FLA HB TO EODAL BUS ERROR  C\$CLP1
8062 8063 8064 8065							ECT THE HDAL REGISTER BY SETTING THE SIGNAL GDAL2 TO A ZERO AND BITS 1 AND 0 TO ONES
8066 8067	021430	004737	006754		17\$:	JSR	PC, SLHDAL ;GO SELECT HDAL REG VIA GDAL BITS 2:0
8068 8069							CAS H TO THE LOW STATE BY CLEARING HDAL13 H IN HDAL REGISTER.
	021434	012737	021004 002346	002342		MOV	#HDAL13!HDAL9!HDAL2,R6LOAD ; SETUP BITS PREVIOUSLY LOADED R6MASK ; SETUP TO CHECK ALL BITS

HARDWARE CVCDCA.	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 33	37 PAGE : PAUSE	STATE MACHINE -	8 BIT ADDRES	SS - PAUSE	MODE - OLD	FJA	
8072	021446	004737	007442			JSR	PC,XCASL	; \$1	ET XCAS L T	O LOW STATE	VIA HDAL13	Н
8073 8074 8075 8076						:TOGGLE	THE SIGNAL XPI MULATE A MACHINE	H BY SETTING	G AND CLEAR	ING HDAL15	H. THIS IS	DONE
8077 8078	021452	004737	007502			JSR	PC,XPI	; G(	O PULSE XPI	H VIA HDAL	15 H	
8079 8080 8081 8082 8083 8084 8085 8086 8087 8088 8089						:WITH T	THE SIGNALS XRA THE SIGNAL FETCT FLIP-FLOP WILL E H TO THE LOW STA VILL BE ASSERTED ASP L WILL BE PUL AUSE STATE WORKIN THE SIGNALS EPFN TED LOW AS A RESU ED.	H SET LOW AND BE CLOCKED TO ATE. WHEN END ATE. SED. NG FLIP-FLOP L AND PSMW IN TIME AFTER	ND A PULSE D A ZERO, T DFET H IS A XRAS H IS P WILL BE CL H ARE ASSER RASP L, TH	BEING ISSUED HUS SETTING ISSERTED LOW PULSED, THE OCKED TO A ITED HIGH AND IE SIGNAL PSI	D ON XRAS H THE SIGNAL THE SIGNA SIGNALS RAS ZERO BY RAS D EP8N L IS MW H WILL B	, THE L P H P L E
8090 8091	021456	004737	00~272			JSR	PC,XRAS	; G(	D PULSE XRA	S H VIA HDA	L12 H	
8092 8093 8094 8095 8096 8097 8098 8099						; BE IN ; PA ; 8 ; 8	THE VDAL REGISTER THE FOLLOWING STA AUSE STATE WORKING AUSE STATE SYNC - BIT INSTRUCTION BIT ADDRESS LB - BIT ADDRESS HB -	TATE AS A RES NG - PSMW H - EPSF H - O HB - EP8F H - EP8G H - O	SULT OF XRA	TATE MACHIN	E FLIP-FLOP ULSED.	S TO
8100 8101 8102 8103 8104 8105 8106 8107 8108 8110	021462 021470 021474 021476 021476 021500 021502 021504 021506 021506	042737 004737 001405 104455 000003 002537 005004 104406	001000 006654	002336		BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL9,R4GOOD PC,READR4 18\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	; G(	O READ VDAL F OK THEN C	ECT PSMW H AND PAUSE ONTINUE ROBABLY NOT	STATE MACHI	NE
8111 8112 8113 8114 8115						:XCAS H	THE SIGNAL XCAS WILL CLOCK THE RESS HB FLIP-FLOF D.	OUTPUT OF 8	BIT ADDRES	S LB FLIP-FI	LOP (0) INT	O THE
8116 8117	021510	004737	007376		18\$:	JSR	PC,XCAS	; G(	O PULSE XCA	S H VIA HDA	L13 H	
8118 8119 8120 8121 8122 8123 5124 8125 8126 8127						; THE F(	THE VDAL REGISTER DLLOWING STATES A AUSE STATE WORKING AUSE STATE SYNC - BIT INSTRUCTION BIT ADDRESS LB - BIT ADDRESS HB -	AS A RESULT ( NG - PSMW H - EPSF H - O HB - EP8F H - EP8G H - O	OF XCAS H B	ACHINE FLIP EING PULSED	-FLOPS TO B	E IN
8127	021514	042737	040000	002336		BIC	#VDAL14,R4G00D	; \$1	ETUP TO EXP	ECT EP8N H	TO BE A O	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP-81 15:3 TEST 33	7 PAGE	164 STATE MACHINE - 8 BIT	ADDRESS - PAUSE MODE - OLD FJA
8128 8129 8130 8131 8132 8133 8134 8135 8136 8137 8138 8139 8140 8141	021522 021526 021530 021530 021532 021534 021536 021540 021540	004737 001405 104455 000003 002537 005004 104406	006654		JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READR4 19\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	GO READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE EP8N H PROBABLY NOT CLEARED
8138 8139					:TOGGLE	THE SIGNAL XPI H BY S DONE TO FINISH THE	SETTING AND CLEARING THE SIGNAL HDAL15 H. MACHINE CYCLE.
8141	021542	004737	007502	19\$:	JSR	PC,XPI	GO PULSE XPI VIA HDAL15 H
8142 8143 8144 8145 8146 8147 8148 8149	021546 021546 021546 021550 021552 021554 021556	104405 005721 005302 001412 000137	020332	10000\$:	TRAP TST DEC BEQ JMP	C\$ESEG (R1)+ R2 21\$	:UPDATE TABLE POINTER :CHECK IF ALL PATTERNS DONE :IF YES THEN EXIT :DO NEXT PATTERN
8143 8144 8145 8146 8147 8148 8150 8151 8153 8154 8155 8157 8158 8157	021562 021564 021566 021570 021572 021574 021576 021600	125125 052652 000377 177400 125252 052525 177777 000000		20\$:	.WORD .WORD .WORD .WORD .WORD .WORD .WORD	125125 052652 000377 177400 125252 052525 177777 000000	
8160 8161 8162 8163	021602 021602 021602	104401		21 <b>\$</b> : L10063:	ENDTST TRAP	C\$ETST	

			70/10//	1/ 050	01 15	77 0465	J 13	
CVCDCA.		0-SEP-81	30(1046)	10-2EP	TEST 34	: PAUSE	STATE MACHINE - 8 BI	T ADDRESS - PAUSE MODE - NEW FJA
8164					.SBTTL	TEST 34	: PAUSE STATE MACHIN	E - 8 BIT ADDRESS - PAUSE MODE - NEW FJA
8165 8166 8167 8168 8169 8170 8171 8172 8173 8174 8175 8176 8177 8178					PAUSE STATE BE CL CHANG AND A PUT T TIMEC CLEAR	STATE SYNC, 8 OCKED TO ING THE DAL8 H W HE PAUSE OUT BREAK THE BRE	MACHINE FLIP - FLO B BIT INSTRUCTION HB, O ONES AND ZEROES BY LOGIC LEVEL ON THE S VILL BE SET TO A ZERO STATE MACHINE IN PA C SIGNAL FROM CAUSING EAK LOGIC. WITH THE	ATE MACHINE IN 8 BIT ADDRESS MODE. THE P'S, PAUSE STATE WORKING, PAUSE 8 BIT ADDRESS LB AND 8 BIT ADDRESS HB WILL PULSING THE SIGNALS XRAS H AND XCAS H AND IGNAL FETCT H. THE SIGNALS ADAL4 H AND DURING THIS TEST. ADAL4 H ON A ZERO WILL DISABLE THE A BREAK. ADAL8 H ON A ZERO WILL DISABLE THE A BREAK. ADAL0 H WILL BE SET AND CLEARED TO TIMEOUT BREAK DISABLED AND THE BREAK LOGIC A ZERO. MR BIT 11 WILL BE SET TO A ONE BIT ADDRESS MODE.
8179 8180 8181 8182 8183 8184 8185 8186					FORCE MODE. PATTE THE N	THE NE	DDRESS REGISTER ARE E W FORCE JUMP ADDRESS 5125, 052652, 000377,	16 BIT INSTRUCTION REGISTER AND THE NEW NABLED TO THE EODAL BUS IN 8 BIT ADDRESS REGISTER IS TESTED WITH THE FOLLOWING DATA 177400, 125252, 052525, 177777, AND 000000. ER IS LOADED WITH THE DATA AT THE BEGINNING
8187 8188	021604				134::	BGNTST		
8189 8190 8191	021604 021610 021614	004737 012701 012702	005510 023134 000010		,,,,,,	JSR MOV MOV	PC, INITTE #22\$,R1 #8.,R2	; SELECT AND INITIALIZE TARGET EMULATOR ; GET ADDRESS OF OLD FJA DATA TABLE ; NUMBER OF DATA PATTERNS TO BE TESTED
8192 8193 8194	021620	104404			1\$:	BGNSEG TRAP	C\$BSEG	
8195 8196 8197							THE MODE REGISTER E	Y SETTING GDAL2 TO A ONE AND GDAL1 AND GDAL0
8198 8199	021622	004737	007006			JSR	PC, SLMODR	GO SELECT MODE REG VIA CONTROL REG O
8201 8202 8203						:LOAD.	READ AND CHECK MODE ONE WILL ENABLE 8 BIT	REGISTER BITS MR 15:0 WITH 4000. MR BIT 11 ADDRESS SELECTION TO THE PAUSE STATE MACHINE
8200 8201 8202 8203 8204 8205 8206 8207 8208 8209 8210 8211 8212 8213 8214 8215 8216 8217 8218	021626 021634 021640 021644 021646 021650 021652 021654 021656	012737 005037 004737 001405 104455 000004 002631 005020 104406	004000 002346 006672	002342		MOV CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#MR11,R6LOAD R6MASK PC,LDRDR6 2\$ 4,MODREG,R06ERR C\$ERDF 4 MODREG R06ERR C\$CLP1	; SETUP TO SET MR BIT 11 ; SETUP TO CHECK ALL 16 BITS ; LOAD, READ AND CHECK MODE REGISTER ; IF LOADED OK THEN CONTINUE ; MODE REGISTER NOT EQUAL TO 0
8216 8217						:SET GD :REGIST	PALT AND GDALO TO ONE	S IN THE GDAL REGISTER TO SELECT THE HDAL D COMMAND TO CONTROL REGISTER 6.
8218 8219	021660	004737	006754		2\$:	JSR	PC, SLHDAL	SELECT HDAL REGISTER VIA GDAL BITS 2:0

8220 8221 8222 8223 8224 8225						;HDAL9; REGISTI	H SET TO A ONE WILL ENA ER ONTO THE ADDRESS BUS	ISTER WITH HDAL9 H AND BLE THE OUTPUTS OF THE AND DISABLE THE EIDAL LLOW THE PROGRAM TO GEN	DIAGNOSTIC ADDRESS BUS FROM THE ADDRESS
8221 8222 8223 8224 8225 8226 8227 8228 8229 8231 8232 8233 8234 8235 8236	021664 021672 021676 021700 021700 021702 021704 021706 021710 021710	012737 004737 001405 104455 000004 002605 005020 104406	001004 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL9!HDAL2,R6LOAD PC,LDRDR6 3\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	;SETUP BITS TO BE LOA ;GO LOAD, READ AND CH ;IF LOADED OK THEN CO ;HDAL REG NOT EQUAL T	ECK HDAL REGISTER
8237 8238 8239 8240						:ZEROES	THE DIAGNOSTIC ADDRESS ON A WRITE OR READ C ADDRESS REGISTER WILL	REGISTER BY SETTING GD OMMAND TO CONTROL REGIS BE SELECTED.	AL BITS 2:0 TO TER 6, THE DIAG-
8241 8242	021712	004737	007072		3\$:	JSR	PC, SLDADR	GO SELECT DIAG ADDRE	SS REG VIA GDAL 2:0
8243 8244 8245 8246 8247 8248 8249 8250						; PATTERI ; DATA TO ; TO THE	N OF 146063. THE DIAGN O CHECK THAT THE CORREC EODAL BUS WHEN THE 8 B	NOSTIC ADDRESS REGISTER OSTIC ADDRESS REGISTER T FORCE JUMP ADDRESS RE IT ADDRESS FLIP-FLOPS A HOULD BE ENABLED TO THE	IS WRITTEN WITH GISTER IS ENABLED RE SET. THE NEW
8251 8252 8253 8254	021716 021724 021730 021732	012737 004737 001405	146063 006672	002342		MOV JSR BEQ ERRDF	#146063,R6LOAD PC,LDRDR6 4\$ 4,ADDRRG,R06ERR	;SETUP DATA FATTERN ;GO LOAD, READ AND CH ;IF LOADED OK THEN CO ;DIAG ADDRESS REG NOT	NTINUE
8255 8256 8257 8258	021732 021734 021736 021740	104455 000004 002735 005020				TRAP .WORD .WORD	C\$ERDF 4 ADDRRG ROGERR		
8259 8260	021742 021742	104406				CKLOOP TRAP	C\$CLP1		
8261 8262 8263 8264 8265 8266 8267 8268						:TO CLEA :MACHIN :BREAK :CAUSE	AR THE BREAK LOGIC. AD. E IN THE PAUSE MODE. A SIGNAL FROM CAUSING A B	ISTER. ADALO WILL BE S AL4 ON A ZERO WILL PUT DAL8 H ON A ZERO WILL D REAK CONDITION. ADAL4 TO BE ENTERED ON A FET	THE PAUSE STATE ISABLE THE TIMEOUT H ON A ZERO WILL
8269 8270	021744 021750	005037	002330 007772		4\$:	CLR JSR	R2LOAD PC,BRKRES	SETUP TO CLEAR ALL A	
8269 8270 8271 8272 8273 8274 8275						; PAUSE	AL2 H TO A ONE AND THEN STATE MACHINE FLIP-FLOP S AND GET NEW ADDRESS.	ZERO. VDAL2 H ON A ON S AND THE FLIP-FLOPS, T	E WILL CLEAR THE AKE NEW FORCE JUMP

HARDWARE CVCDCA.F		MACY11 0-SEP-81		16-SEP		7 PAGE PAUSE S	167 TATE MACHINE	- 8 BIT ADDA	RESS - P	AUSE MOD	E - NEW F	JA	
8276 8277 8278	021754 021760	005037 004737	002334 007712			CLR JSR	R4LOAD PC,CLRPSM		SETUP T	O CLEAR V	ALL VDAL	REGISTER E	TATE
8279 8280 8281 8282 8283						: AND GDA	THE NEW FORCE L BITS 2 AND LL BE LOADED W FORCE JUMP	O TO ZEROES.	ON A	WRITE COL	MMAND TO RESS REGI:	CONTROL RE	G 6.
8284 8285	021764	004737	007040			JSR	PC,SLFJAR		SELECT	NEW FJA	VIA GDAL	BITS 2:0	
8286 8287 8288 8289 8290 8291 8292						:NEW FOR :FORCE J :THE TAK :BY THE	WRITE COMMAN CE JUMP ADDRE UMP ADDRESS N E NEW FORCE SIGNAL WPT1 L NG: 125125, (	ESS REGISTER REGISTER VIA JUMP ADDRESS LB H. THE DA	THE D THE SIG FLIP-FL ATA PATT	ATA WILL NALS WPT OP WILL ERNS LOA	BE LOADE 1 LB H ANI ALSO BE SI DED WILL I	D INTO THE D WPT1 HB ET TO A ON BE ONE OF	H. IE THE
8293 8294 8295	021770	011177	160312			MOV	(R1), aREG6		WRITE D	ATA FROM	THE TABLE	E INTO NEW	FJA
8296 8297 8298 8299						: CHECK T	L7 H TO A ONE HAT THE SIGNA OP TO A ONE.	TO SET THE AL WPT1 LB H	SIGNAL	FETCT H	TO THE HI	GH STATE ( CE JUMP AD	1). DRESS
8300 8301 8302 8303 8304 8305 8306 8307 8308 8309 8310 8311	022032 022034	012737 013737 052737 004737 001405 104455 000003 002537 005004	000200 002334 100000 006646	002334 002336 002336		MOV BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#VDAL7,R4LOAI R4LOAD,R4GOOI #VDAL15,R4GOO PC,LDRD4R 5\$ 3,VDALRG,R4EF C\$ERDF 3 VDALRG R4EROR C\$CLP1	GD :	COPY DA SETUP T GO LOAD IF LOAD	O EXPECT READ AND ED OK TH	TO EXPE	D BE A 1	EG
8312 8313 8314 8315 8316						: TO ONES	THE HDAL REG. BITS IN TH ST TO CAUSE H	HE HDAL REGIS	STER WIL	L BE SET	AND CLEAR	RED LATER	IN
8317 8318	022036	004737	006754		5\$:	JSR	PC, SLHDAL		GO SELE	CT HDAL	REG VIA G	DAL 2:0	
8319 8320 8321 8322 8323						; HIGH AN	L12 H TO A OF D LOW STATE F HE PROGRAM PO	RESPECTIVELY	. THEY	WILL REM	AIN SET TO	L TO THE D THESE ST	ATES
8323 8324 8325 8326 8327 8328 8329 8330 8331						:HIGH, I :HIGH ST :IS LOW, :TO THE :SIGNAL :HIGH, I :WHEN TH	NAL XRAS H WINTO THE EDFE ATE. THE SIGNATE. THE PAUSE HIGH STATE. PAUSE L IS AS HE PAUSE STATE WILL BE ASSEM	T FLIP-FLOP, SNAL XRAS H V USE MODE FLIP THE SIGNAL S SSERTED HIGH, TE WORKING FL	THUS SE WILL CLO P-FLOP, SOP H WI . WHEN LIP-FLOP	TTING THE STHUS SET LL BE ASSOP H AND WILL BE	E SIGNAL ITATE OF AITING THE SERTED HID EDFET HOTELT SIDE AT A ONE,	EDFET H TO DAL4 H, WH SIGNAL PAU GH WHEN TH ARE ASSER ET TO A ON THE SIGNAL	THE ICH ISE L IE ITED

			70/10//			77 DAGE 140 M 13
CVCDCA.	P11 1	MACY11 0-SEP-81	11:41	16-SEP	TEST 34	:37 PAGE 168 4: PAUSE STATE MACHINE - 8 BIT ADDRESS - PAUSE MODE - NEW FJA
8332 8333 8334						REGISTER AS VDAL9 H. WHEN EDFET H AND SOP H ARE ASSERTED HIGH, THE SIGNAL PB H WILL BE ASSERTED HIGH. THE SIGNAL PB H IS THE DATA INPUT LEAD TO THE PAUSE STATE SYNC FLIP-FLOP.
8335 8336 8337 8338 8339 8340 8341 8342 8343						THE SIGNAL XRAS H WILL CAUSE THE SIGNAL RASP H TO BE PULSED. WHEN THE SIGNAL RASP H IS PULSED AND THE SIGNAL EDFET H IS ASSERTED HIGH, A PULSE WILL BE ISSUED ON THE SIGNAL DEFT H. THE SIGNAL DEFT H WILL CLOCK THE ADDRESS BUS INTO THE OLD FORCE JUMP ADDRESS REGISTER. AT THE PRESENT TIME THE DIAGNOSTIC ADDRESS REGISTER IS ENABLED ONTO THE ADDRESS BUS, THEREFORE THE OLD FORCE JUMP ADDRESS REGISTER WILL BE LOADED WITH THE DATA FROM THE DIAGNOSTIC ADDRESS REGISTER.
8344	022042 022050	012737 004737	001004 007304	002342		MOV #HDAL9!HDAL2,R6LOAD ;SETUP BITS PREVIOUSLY LOADED ;SET XRAS H HIGH + XRAS L VIA HDAL12 H
8346 8347 8348 8349 8350 8351 8352 8353 8354 8355						CLEAR VDAL7 H IN THE VDAL REGISTER THUS SETTING THE SIGNAL FETCT H TO THE LOW STATE. CHECK THE PAUS: STATE MACHINE TO BE IN THE FOLLOWING STATE AS A RESULT OF EDFET H AND SOP H BEING ASSERTED HIGH.  PAUSE STATE WORKING - PSMW H - 1  PAUSE STATE SYNC - EPSF H - 0  8 BIT INSTRUCTION HB - EP8F H - 0  8 BIT ADDRESS LB H - EP8G H - 0  8 BIT ADDRESS HB H - EP8N H - 0  TAKE NEW FJ ADDRESS - TNFJ H - 1  GET NEW ADDRESS - OUTNEW H - 0
8357 8358 8359 8360 8361 8362 8363 8364 8365 8366 8367 8368 8369 8370	022054 022062 022070 022076 022102 022104 022104 022110 022110 022112 022114	042737 013737 052737 004737 001405 104455 000003 002537 005004 104406	000200 002334 101000 006646	002334 002336 002336		BIC #VDAL7,R4LOAD ;SETUP TO CLEAR FETCT H MOV R4LOAD,R4GOOD ;COPY DATA LOADED TO EXPECTED  BIS #VDAL15!VDAL9,R4GOOD ;EXPECT PSMW H AND TNFJ H F/F'S  ISR PC,LDRD4R ;GO LOAD, READ AND CHECK VDAL REG  BEQ 6\$ ;IF LOADED OK THEN CONTINUE  IRAP C\$ERDF  WORD C\$ERDF  WORD VDALRG  CKLOOP  TRAP C\$CLP1
8371 8372 8373 8374						THE SIGNALS XFAS H AND XRAS L ARE STILL ASSERTED TO THE HIGH AND LOW STATE RESPECTIVELY BY HDAL12 H BEING SET TO A ONE. THEY WILL REMAIN SET TO THESE STATES UNTIL THE SIGNALS XPI H AND XPI L ARE PULSED.
8375 8376 8377 8378 8379 8380 8381 8382						SET THE SIGNA XCAS H TO A ONE BY SETTING HDAL13 H TO A ONE. THE SIGNAL XCAS H GOING FROM A ZERO TO A ONE WILL CLOCK THE LEVEL OF THE SIGNAL 'PB H', WHICH IS HIGH, INTO THE PAUSE STATE SYNC FLIP-FLOP, THUS SETTING THE PAUSE STATE SYNC FLIP-FLOP TO A ONE. THE SIGNAL XCAS H WILL ALSO CLOCK THE PREVIOUS STATE OF THE PAUSE STATE SYNC FLIP-FLOP (0) INTO THE 8 BIT INSTRUCTION HB FLIP-FLOP, THUS CLOCKING THAT FLIP-FLOP TO A ZERO.
8383 8384	022116	004737	007410		6\$:	JSR PC, XCASH ;SET XCAS H TO HIGH STATE VIA HDAL13 H
8385 8386 8387						; READ VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS TO BE ; IN THE FOLLOWING STATE AS A RESULT OF THE SIGNAL XCAS H BEING PULSED. ; PAUSE STATE WORKING - PSMW H - 1

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 169
                                           TEST 34: PAUSE STATE MACHINE - 8 BIT ADDRESS - PAUSE MODE - NEW FJA
               10-SEP-81 11:41
CVCDCA.P11
                                                          PAUSE STATE SYNC - EPSF H - 1
  8388
                                                          8 BIT INSTRUCTION HB - EP8F H - 0
  8389
8390
                                                            BIT ADDRESS LB - EP8G H - 0
                                                          8 BIT ADDRESS HB - EP8N H - 0
  8391
                                                          TAKE NEW FJ ADDRESS - TNFJ H - 1
  8392
                                                          GET NEW ADDRESS - OUTNEW H - 0
  8393
                                                                                        : SETUP TO EXPECT PAUSE STATE SYNC - EPSF
  8394
                                                             #VDAL 10 . R4GOOD
        022122
022130
022134
022136
022136
022140
                                                    BIS
                 052737
                                   00233r
                                                                                        GO READ AND CHECK PAUSE STATE MACHINE
                          002000
  8395
                                                             PC.READR4
                                                     JSR
                          006654
                                                                                        : IF LOADED OK THEN CONTINUE
                                                     BEQ
  8397
                  001405
                                                                                       EPSF H PROBABLE NOT SET IN VDAL REG
                                                              3. VDALRG, R4EROR
                                                    ERRDF
  8398
                                                     TRAP
                                                              CSERDF
                  104455
  8399
                                                     . WORD
                  000003
  8400
                                                     . WORD
                                                             VDALRG
                  002537
         022142
  8401
                                                             R4ERUR
                                                     WORD
        022144
022146
022146
                  005004
  8402
                                                     CKLOOP
  9403
                                                             C$CLP1
                                                     TRAP
                  104406
  8404
                                                     SELECT THE EODAL BUS BY SETTING GDAL BITS 2:0 TO ONES. THE LOW
  8405
                                                     BYTE OF THE 16 BIT INSTRUCTION REGISTER SHOULD BE ASSERTED ON THE
   8406
                                                     ; EODAL BUS AT THE SAME TIME. ON A READ COMMAND TO CONTROL REGISTER 6.
  8407
                                                     THE EODAL BUS WILL BE ENABLED TO THE LSI-11 BUS VIA THE SIGNAL RPT7 L.
   8408
   8409
                                                                                        ; SELECT EODAL BUS VIA GDAL BITS 2:0
   8410
                                                              PC, SEODAL
                                                     JSR
                                            75:
         022150 004737
                          007122
   8411
                                                     ; WHEN THE SIGNAL XCAS H IS ASSERTED HIGH AND THE PAUSE STATE WORKING
   8412
                                                     FLIP-FLOP IS SET TO A ONE. THE SIGNAL ACAS H WILL BE ASSERTED HIGH.
                                                     WHEN THE SIGNAL ACAS H IS ASSERTED HIGH, THE PAUSE STATE SYNC FLIP-
                                                     FLOP IS SET TO A ONE, AND MODE REGISTER BIT 11 IS A ONE (8 BIT MODE)
   8416
8417
8418
8419
8420
8421
8422
                                                     THE SIGNAL EDRL H WILL BE ASSERTED LOW, THUS ENABLING THE LOW BYTE OF
                                                     THE 16 BIT INSTRUCTION REGISTER ONTO THE EDDAL BUS. THE HIGH BYTE OF
                                                     THE 16 BIT INSTRUCTION REGISTER WILL BE DISABLED ON THE EODAL BUS.
                                                     WHEN A READ COMMAND IS ISSUED TO CONTROL REGISTER 6 WITH GDAL BITS 2:0
                                                     SET TO ONES. A PULSE WILL BE ISSUED ON THE SIGNAL RPT7 L. THE SIGNAL
                                                     RPT7 L WILL READBACK THE EDDAL BUS ONTO THE LSI-11 BUS.
                                                                                        SETUP EXPECTED LOW BYTE DATA
                                                              #137,R6LOAD
#177400,R6MASK
         022154
022162
022170
022174
022176
                                    002342
                                                     MOV
                           000137
                  012737
                                                                                         SETUP TO IGNORE HIGH BYTE
                  012737
004737
                                                     MOV
                                                                                        GO READ LOW BYTE OF INSTR REG ON EDDAL
                                                              PC.READR6
                                                      JSR
                           006700
                                                     BEQ
                                                                                        EDDAL BUS ERROR OR 8 SIT LB INSTR ERROR
                  001405
                                                              4. IEODAL, ROGERR
                                                     ERRDF
                                                      TRAP
                                                              CSERDF
   8429
8430
8431
8432
8433
          022176
                   104455
                                                      . WORD
                   000004
          022200
                                                               EODAL
                                                      . WORD
                   003034
                                                      WORD
                                                              RU6ERR
          022204
                   005020
                                                      CKLOOP
                                                      TRAP
                                                               C$CLP1
   8434
8435
8436
8437
                  104406
          022206
                                                      RESELECT THE HDAL REGISTER BY SETTING GDAL2 H TO A ZERO AND GDAL BITS
                                                      :1 AND O TO A ONE.
                                                                                         : SELECT HDAL REG VIA GDAL BITS 2:0
                                                               PC.SLHDAL
          022210 004737 006754
                                                      JSR
                                             85:
    8440
8441
                                                      SET THE SIGNAL XCAS H TO A ZERO BY CLEARING HDAL13 H IN HDAL REGISTER.
                                                      THE SIGNALS KRAS H AND KRAS L WILL REMAIN ASSERTED TO THE HIGH AND LOW
```

14

```
STATE RESPECTIVELY BY HDAL12 H BEING SET TO A ONE. THEY WILL NOT BE
8445
8446
                                                                      :DE-ASSERTED UNTIL PULSES HAVE BEEN ISSUED ON THE SIGNALS XPI H AND XPI L.
        022214
022222
022226
                    012737 031004
005037 002346
                                                                                  #HDAL13!HDAL12!HDAL9!HDAL2,R6LOAD ; SETUP BITS PREVIOUSLY LOADED R6MASK ; SETUP TO CHECK ALL BITS
8447
                                             002342
8448
8449
8450
8451
8452
8453
                                                                      CLR
                                                                                  PC, XCASL
                     004737
                                                                                                                       :SET XCAS H TO LOW STATE VIA HDAL13 H
                                                                      :TOGGLE THE SIGNAL XPI H BY SETTING AND CLEARING HDAL15 H. THIS IS DONE
                                                                      : TO SIMULATE A MACHINE CYCLE.
                                                                                  PC, XPI
8454
        022232 004737 007502
                                                                      JSR
                                                                                                                      :GO PULSE XPI H VIA HDAL15 H
8455
8456
8457
                                                                      READ THE VDAL REGISTER AGAIN TO CHECK THAT THE "TAKE NEW FORCE JUMP ; ADDRESS" FLIP-FLOP IS STILL SET. IT SHOULD NOT CLEAR UNTIL THE NEXT
8458
                                                                      :XCAS H PULSE. THE PAUSE STATE MACHINE FLIP-FLOPS SHOULD REMAIN
                                                                      :UNCHANGED AFTER XPI H AND XPI L ARE PULSED.
8459
                                                                              PAUSE STATE WORKING - PSMW H - 1
PAUSE STATE SYNC - EPSF H - 1
8 BIT INSTRUCTION HB - EP8F H - 0
8460
8461
8462
                                                                              8 BIT ADDRESS LB - EP8G H - 0
8 BIT ADDRESS HB - EP8N H - 0
8463
8464
8465
                                                                              TAKE NEW FJ ADDRESS - TNFJ H - 1
                                                                              GET NEW ADDRESS - OUTNEW H - 0
8466
8467
        022236
022242
022244
022244
022246
022250
022252
022254
022254
8468
                     004737
                                                                      JSR
                                 006654
                                                                                  PC, READR4
                                                                                                                       ; READ VDAL REG AND PAUSE STATE MACHINE
                                                                                  9$
8469
                     001405
                                                                      BEQ
                                                                                                                      : IF OK THEN CONTINUE
                                                                                  3. VDALRG, R4EROR
8470
                                                                      FRRDF
                                                                                                                       : PAUSE STATE MACHINE CHANGED AFTER XPI
8471
                                                                                  CSERDF
                     104455
                                                                      TRAP
8472
                     000003
                                                                      . WORD
8473
                     002537
                                                                      . WORD
                                                                                  VDALRG
8474
                     005004
                                                                      . WORD
                                                                                  R4EROR
8475
                                                                      CKLOOP
8476
                    104406
                                                                      TRAP
                                                                                  C$CLP1
8477
8478
                                                                     ;SET THE SIGNALS XRAS H AND XRAS L TO THEIR DE-ASSERTED STATE BY CLEARING ;HDAL12 H IN THE HDAL REGISTER. WHEN XRAS L IS RETURNED TO THE HIGH ;STATE, THE 'GET NEW ADDRESS' FLIP-FLOP WILL BE CLOCKED TO A ONE AS A ;RESULT OF THE 'TAKE NEW FORCE JUMP ADDRESS' FLIP-FLOP BEING SET AND ;THE 'PAUSE STATE SYNC' FLIP-FLOP BEING SET. WHEN THE 'GET NEW ADDRESS'
8479
8480
8481
8482
                                                                      :FLIP-FLOP IS SET, THE SIGNAL OUTNEW H WILL BE ASSERTED HIGH. THE
8483
8484
                                                                      OUTNEW H SIGNAL IS READ IN THE VDAL REGISTER AS VDAL BIT 8.
8485
8486
         022256 004737 007336
                                                         9$:
                                                                      JSR
                                                                                  PC, XRASL
                                                                                                                       :SET XRAS H LOW + XRAS L HIGH VIA HDAL12
8487
8488
8489
8490
                                                                      ; READ THE VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS TO ; BE IN THE FOLLOWING STATES. THE "GET NEW ADDRESS" FLIP-FLOP SHOULD ; HAVE BEEN SET TO A ONE BY XRAS L AS A RESULT OF THE "TAKE NEW FORCE
8491
                                                                       JUMP ADDRESS" FLIP-FLOP BEING SET AND THE "PAUSE STATE SYNC FLIP-FLOP
8492
                                                                       BEING SET TO A ONE.
                                                                             PAUSE STATE WORKING - PSMW H - 1
PAUSE STATE SYNC - EPSF H - 1
8 BIT INSTRUCTION HB - EP8F H - 0
8 BIT ADDRESS LB - EP8G H - 0
8 BIT ADDRESS HB - EP8N H - 0
8493
8494
8495
8496
8497
8498
                                                                              TAKE NEW FJ ADDRESS - TNFJ H - 1
8499
                                                                              GET NEW ADDRESS - OUTNEW H - 1
```

```
022262 052737 000400
022270 004737 006654
022274 001405
022276 104455
022300 000003
022302 002537
022304 005004
022306 104406
                                                                                                     #VDAL8,R4GOOD ;EXPECT OUTNEW H TO BE SET TO A ONE PC.READR4 ;READ VDAL AND PAUSE STATE MACHINE ;IF OK THEN CONTINUE ;VDAL REG NOT EQUAL EXPECTED
8501
                                                        002336
8502
8503
                                                                                      JSR
                                                                                      BEQ
8504
                                                                                      ERRDF
8505
                                                                                                      C$ERDF
                                                                                      TRAP
                                                                                      . WORD
8506
                                                                                      . WORD
8507
                                                                                                      VDALRG
8508
                                                                                                     R4EROR
                                                                                      . WORD
                                                                                      CKLOOP
8509
8510
          022306
                        104406
                                                                                      TRAP
                                                                                                     C$CLP1
8511
                                                                                      ; TOGGLE THE SIGNALS XRAS H AND XRAS L BY SETTING AND CLEARING HDAL 12 H.
8512
8513
                                                                                      :WITH THE SIGNAL FETCT H SET LOW AND A PULSE BEING ISSUED ON XRAS H, THE
                                                                                      ; EDFET FLIP-FLOP WILL BE CLOCKED TO A ZERO, THUS ASSERTING THE SIGNAL ; EDFET H TO THE LOW STATE. WHEN EDFET H IS ASSERTED LOW, THE SIGNAL ; PB H WILL BE ASSERTED LOW. WHEN XRAS H IS PULSED, THE SIGNALS RASP H
8514
8515
8516
                                                                                      ; AND RASP L WILL BE PULSED.

; THE PAUSE STATE WORKING FLIP-FLOP WILL BE CLOCKED TO A ONE BY THE

; SIGNAL RASP L WHEN EPFN L, EP8N L, AND PSMW H ARE ALL ASSERTED HIGH.
8517
8518
8519
8520
8521
8522
8523
           022310 004737 007272
                                                                   10$:
                                                                                                     PC, XRAS
                                                                                                                                              :GO PULSE XRAS H BY HDAL12
                                                                                       READ THE VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS
                                                                                      ; TO BE IN THE FOLLOWING STATE AS A RESULT OF XRAS H BEING PULSED.

; PAUSE STATE WORKING - PSMW H - 1

; PAUSE STATE SYNC - EPSF H - 1
8524
8525
8527
                                                                                                8 BIT INSTRUCTION HB - EP8F H - 0
                                                                                                8 BIT ADDRESS LB - EP8G H - 0
8 BIT ADDRESS HB - EP8N H - 0
8528
                                                                                                TAKE NEW FJ ADDRESS - TNFJ H - 1
                                                                                                GET NEW ADDRESS - OUTNEW H - 1
                                                                                                    PC.READR4

11$

3.VDALRG.R4EROR

1.CHECK VDAL AND PAUSE STATE MACHINE
SIF OK THEN CONTINUE
SVDAL OR PAUSE STATE MACHINE ERROR
                                                                          JSR
BEQ
FR
           022314 022320
                                                                         JSR
                        004737 006654
                          001405 .
          022322
022322
022324
022326
022330
022332
8535
                                                                                      ERRDF
8536
                                                                                     TRAP
                          104455
                                                                                                      CSERDF
                          000003
                                                                                      . WORD
8537
8538
                                                                                      . WORD
                                                                                                      VDALRG
8539
                          005004
                                                                                       . WORD
                                                                                                     R4EROR
8540
8541
                                                                                      CKLOOP
           022332
                        104406
                                                                                      TRAP
                                                                                                      C$CLP1
8542
8543
8544
                                                                                      ;SET THE SIGNAL XCAS H TO A ONE BY SETTING HDAL13 H TO A ONE. THE ;SIGNAL XCAS H GOING FROM A O TO A ONE WILL CLOCK THE LEVEL OF THE ;SIGNAL 'PB H', WHICH IS LOW, INTO THE PAUSE STATE SYNC FLIP-FLOP, THUS ;CLOCKING THE PAUSE STATE SYNC FLIP-FLOP TO A ZERO. THE SIGNAL XCAS H ;WILL CLOCK THE PREVIOUS OUTPUT OF THE PAUSE STATE SYNC FLIP-FLOP (1) ;INTO THE 8 BIT INSTRUCTION HB FLIP-FLOP, THUS SETTING THAT FLIP-FLOP ;TO A ONE. THE SIGNAL XCAS H WILL ALSO CLOCK THE PREVIOUS STATE OF THE SETTING THAT FLIP-FLOP (2) INTO THE 8 BIT ADDRESS LB FLIP-FLOP
8547
8549
                                                                                      :8 BIT INSTRUCTION HB FLIP-FLOP (0) INTO THE 8 BIT ADDRESS LB FLIP-FLOP,
8550
                                                                                      THUS CLOCKING THAT FLIP-FLOP TO A ZERO.

THE SIGNAL XCAS H WILL ALSO CAUSE THE "TAKE NEW FORCE JUMP ADDRESS"

FLIP-FLOP TO BE CLEARED WHEN THE "GET NEW ADDRESS" FLIP-FLOP IS SET
8551
8552
8553
8554
                                                                                      : TO A ONE.
8555
```

ARDWARE TEST VCDCA.P11 8556 02233	10-SEP-81 4 004737	11:41		TEST 34 11\$:	: PAUSE S	TATE MACHINE - 8 BIT AD PC,XCASH	SET XCAS H TO HIGH STATE VIA HDAL13 H
8556 02233 8557 8558 8559 8560 8561 8562 8563 8564 8565 8565					FLOPS TO PAUL PAUL 8 B. 8 B. 8 B. TAK	E VDAL REGISTER AND AND D BE IN THE FOLLOWING S SE STATE WORKING - PSM SE STATE SYNC - EPSF H IT INSTRUCTION HB - EPS IT ADDRESS LB - EPSG H IT ADDRESS HB - EPFN H E NEW FJ ADDRESS - TNF. NEW ADDRESS - OUTNEW H	- 0 3F H - 1 - 0 - 0 J H - 0
8567 8568 02234 8569 02234 8570 02235 8571 02236 8572 02236 8573 02236 8574 02236 8575 02236 8576 02237 8577 02237 8578 02237	6 052737 4 004737 0 001405 2 104455 4 000003 6 002537 0 005004	102000 010000 006654	002336		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD	WVDAL15!VDAL10,R4GOOD WVDAL12,R4GOOD PC,READR4 12\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	CLEAR BIT FOR EPSF H AND TNFJ H SET BIT FOR EP8F H GO READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE EP8F H PROBABLY NOT SET IN VDAL REG
8580 8581 8582 8583 8584	1				:BYTE OF	THE 16 BIT INSTRUCTION US AT THIS TIME. ON A	NG GDAL BITS 2:0 TO ONES. THE HIGH N REGISTER SHOULD BE ASSERTED ON THE READ COMMAND TO CONTROL REGISTER 6, TO LE LSI-11 BUS VIA THE SIGNAL RPT7 L
8585 02237 8586 8587 8588 8589 8590 8591 8592 8593 8594 8595	4 004737	007122		12\$:	; WHEN THE ; FLIP-FLE ; WHEN THE ; FLIP-FLE ; THUS EN ; ONTO THE ; CONTROL ; ISSUED	OP IS SET TO A ONE, THE E SIGNAL ACAS H IS ASSED TO A ONE, THE ABLING THE HIGH BYTE OF THE EDDAL STER 6 WITH GDAL	RTED HIGH AND THE PAUSE STATE WORKING SIGNAL ACAS H WILL BE ASSERTED HIGH. RTED HIGH AND THE 8 BIT INSTRUCTION HB SIGNAL ED8H H WILL BE ASSERTED HIGH, THE 16 BIT INSTRUCTION REGISTER (000) BUS. WHEN A READ COMMAND IS ISSUED TO BITS 2:0 SET TO ONES, A PULSE WILL BE THE SIGNAL RPT7 L WILL READBACK THE
8596 8597 02240 3598 02240 3599 02240 8600 02240 8602 02240 8603 02240 8604 02240 8605 02240 8607 02240 8607 02240 8608 02240	012737 004737 004737 001405 001405 001405 001405 001405 001405 001405 001405 001405 001405 001405 001405 001405	002342 177400 006700	002346		CLR MOV JSR BEQ ERRDF TRAP .WORD	R6LOAD #177400,R6MASK PC,READR6 13\$ 4,IEODAL,RO6ERR C\$ERDF 4	EXPECT HIGH BYTE TO BE ZERO SETUP TO IGNORE HIGH BYTE ON READ GO READ 8 BIT HIGH BYTE INSTRUCTION ON THE EODAL BUS AS LOW BYTE IF INSTRUCTION EQUALS 0 THEN CONT EODAL BUS OR 8 BIT HB INSTR ERROR

IADE TESTS	MACV11	30(10/6)	16-CED-	-81 15	:37 PAGE 173
CA.P11 1	IC-SEP-81	11:41	10-357	TEST 3	4: PAUSE STATE MACHINE - 8 BIT ADDRESS - PAUSE MODE - NEW FJA
022432	004737	006754		13\$:	JSR PC, SLHDAL ; GO SELECT HDAL REG VIA GDAL BIPS 2:0
14 15 16					SET THE SIGNAL XCAS H TO LOW STATE BY CLEARING HDAL 13 H IN HDAL REGISTE
7 022436 8 022444 9 022450	012737 005037 004737	021004 002346 007442	002342	ŧ	MOV #HDAL13!HDAL9!HDAL2,R6LOAD ; SETUP BITS PREVIOUSLY LOADED CLR R6MASK ; SETUP TO CHECK ALL BITS JSR PC,XCASL ; SET XCAS H TO LOW STATE VIA HGAL13 H
0 1 2 3					:TOGGLE THE SIGNAL XPJ H BY PULSING THE SIGNAL HDAL15 H. THIS IS DONE :TO SIMULATE A MACHINE CYCLE.
022454	004737				JSR PC, XPI ;GO PULSE XPI H VIA HDAL15 H
022454					TOGGLE THE SIGNALS XRAS H AND XRAS L BY SETTING AND CLEARING HDAL 12 H. WITH THE SIGNAL FETCT H SET LOW AND A PULSE BEING ISSUED ON XRAS H, THE EDFET FLIP-FLOP WILL BE CLOCKED TO A ZERO, THUS ASSERTING THE SIGNAL EDFET H TO THE LOW STATE. WHEN EDFET H IS ASSERTED LOW, THE SIGNAL PB H WILL BE ASSERTED LOW. WHEN XRAS H IS PULSED, THE SIGNALS RASP H AND RASP L WILL BE PULSED.  THE PAUSE STATE WORKING FLIP-FLOP WILL BE CLOCKED TO A ONE BY THE SIGNAL RASP L WHEN EPFN L, EP8N L, AND PSMW H ARE ALL ASSERTED HIGH.
022460	004737				JSR PC, XRAS ;PULSE XRAS VIA THE SIGNAL HDAL12
					READ THE VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS TO BE IN THE FOLLOWING STATE AS A RESULT OF XRAS H BEING PULSED. NO CHANGES SHOULD OCCUR IN THE PAUSE STATE MACHINE WHEN XRAS H PULSED. PAUSE STATE WORKING - PSMW H - 1 PAUSE STATE SYNC - EPSF H - 0 8 BIT INSTRUCTION HB - EP8F H - 1 8 BIT ADDRESS LB - EP8G H - 0 8 BIT ADDRESS HB - EP8N H - 0 TAKE NEW FJ ADDRESS - TNFJ H - 0 GET NEW ADDRESS - OUTNEW H - 1
022464 022470 022472 022474 022476 022500 022502 022502	004737 001405 104455 000003 002537 005004 104406	006654			JSR PC,READR4 ;GO READ VDAL AND PAUSE STATE MACHINE BEQ 14\$ :IF OK THEN CONTINUE ERRDF 3,VDALRG,R4EROR ;PAUSE STATE REGISTERS CHANGED TRAP C\$ERDF .WORD 7 .WORD VDALRG .WORD R4EROR CKLOOP TRAP C\$CLP1
					;SET THE SIGNAL XCAS H TO A ONE BY SETTING HDAL13 H TO A ONE. THE ;SIGNAL XCAS H GOING FROM A O TO A ONE WILL CLOCK THE OUTPUT OF THE ;PAUSE STATE SYNC FLIP-FLOP (0) INTO THE 8 BIT INSTRUCTION HB FLIP-FLOP. THE PREVIOUS ;OUTPUT OF THE 8 BIT INSTRUCTION HB FLIP-FLOP. THE PREVIOUS ;OUTPUT OF THE 8 BIT INSTRUCTION HB FLIP-FLOP (1) WILL BE CLOCKED INTO ;THE 8 BIT ADDRESS LB FLIP-FLOP THUS SETTING THE 8 BIT ADDRESS LB F/F.
022504	004737	007410		145:	JSR PC, XCASH ;SET XCAS H TO HIGH STATE VIA HDAL'3 H
6					READ VOAL REGISTER AND CHECK PAUSE STATE MACHINE FLIP-FLOPS TO BE .N

HADDUA		MACV11	70/10/61	14-000	_01 15.	77 DACE	17/ F 14	
CVCDCA	RE TESTS	0-SEP-81	11:41	10-3EP	TEST 34	: PAUSE	STATE MACHINE - 8 BIT	ADDRESS - PAUSE MODE - NEW FJA
8668 8669 8670 8671 8672 8673 8674						PAU PAU 8 B 8 B TAK	LLOWING STATE AS A RES SE STATE WORKING - PSM SE STATE SYNC - EPSF H IT INSTRUCTION HB - EP IT ADDRESS LB - EP8G H IT ADDRESS HB - EP8N H E NEW FJ ADDRESS - TNF NEW ADDRESS - OUTNEW	1 - 0 8F H - 0 1 - 1 1 - 0 J H - 0
86.76 86.77 86.78 86.79 86.80 86.81 86.82 86.83 86.84 86.85 86.86 86.87 86.88	022510 022516 022524 022530 022532 022532 022534 022536 022536 022542 022542	042737 052737 004737 001405 104455 000003 002537 005004 104406	010000 020000 006654	002336 002336	•	BIC BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL12,R4GOOD #VDAL13,R4GOOD PC,READR4 15\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	; SETUP TO EXPECT EP8F H TO BE 0 ; SETUP TO EXPECT EP8G H TO BE 1 ; GO READ VDAL AND PAUSE STATE MACHINE ; IF OK THEN CONTINUE ; EP8F H PROBABLY NOT O OR EP8G H NOT SET
8689 8690 8691 8692 8693						: OF THE	NEW FORCE JUMP ADDRES THIS TIME. ON A READ	ING GDAL BITS 2:0 TO ONES. THE LOW BYTE IS REGISTER SHOULD BE ENABLED TO THE EODAL COMMAND TO CONTROL REGISTER 6, THE EODAL LSI-11 BUS VIA THE SIGNAL RPT7 L.
8694 8695	022544	004737	007122		15\$:	JSR	PC, SEODAL	; SELECT EODAL BUS VIA GDAL BITS 2:0
8696 8697 8698 8699 8700 8701 8702 8703 8704 8705 8706 8707 8708						;ISTER ;SIGNAL ;FLIP-F ;''GET ;FLOP W ;JUMP A ;HIGH A ;ONE AN ;WILL R ;REGIST	WILL BE ENABLED TO THE IS ASSERTED LOW A LOP BEING SET AND THE NEW ADDRESS' FLIP - F AS A ONE, A PULSE ISSU DDRESS FLIP-FLOP WAS S S A RESULT OF THE 8 BI ID THE SIGNAL ACAS H BE EAD AND CHECK THAT THE ER IS ENABLED TO THE E	OW BYTE OF THE NEW FORCE JUMP ADDRESS REGEDAL BUS VIA THE SIGNAL NEARL L. THIS IS A RESULT OF "GET NEW ADDRESS" SIGNAL EARL H BEING ASSERTED HIGH. THE LOP WAS SET WHEN THE PAUSE STATE SYNC FLIP-YED ON XRAS L, AND THE TAKE NEW FORCE SET TO A ONE. THE SIGNAL EARL H IS ASSERTED TO ADDRESS LOW BYTE FLIP-FLOP BEING SET TO A SING ASSERTED HIGH. THE FOLLOWING SECTION LOW BYTE OF THE NEW FORCE JUMP ADDRESS CODAL BUS. THE EODAL BUS WILL BE READBACK READ COMMAND IS ISSUED TO CONTROL REG 6.
8709 8710 8711 8712 8713 8714						:FORCE :NEW FO :WAS LO :DFET H	JUMP ADDRESS WAS PROBA PCE JUMP ADDRESS REGIS ADED WITH DATA FROM TH	COM THE EODAL BUS EQUALS 063, THEN THE OLD UBLY ENABLED TO THE EODAL BUS INSTEAD OF THE STER. THE OLD FORCE JUMP ADDRESS REGISTER WE DIAGNOSTIC ADDRESS REGISTER VIA THE SIGNAL SESS REGISTER WAS LOADED WITH A DATA PATTERN OF THE TEST.
8715 8716 8717	022550	011137	002342			MOV	(R1),R6LOAD	GET THE DATA LOADED INTO THE DIAG
8718 8719 8720 8721 8722	022554 022562 022570 022574 022576	042737 012737 004737 001405	177400 177400 006700	002342 002346		BIC MOV JSR BEQ ERRDF	#177400,R6LOAD #177400,R6MASK PC,READR6 16\$ 4,FEODAL,ROGERR	; ADDRESS REGISTER ; CLEAR UPPER BYTE ; SETUP TO IGNORE HIGH BYTE ; READ LB OF OLD FJA ON EODAL BUS ; IF OLD FLA OK THEN CONTINUE ; OLD FJA TO EODAL BUS ERROR
8723	022576	104455				TRAP	C\$ERDF	

8724 8725 8726 8727 8728 8729 8730 8731	022602 022604 022606	000004 003147 005020 104406				.WORD .WORD .WORD CKLOOP TRAP	FEODAL ROGERR C\$CLP1			
8729 8730 8731							ECT THE HDAL REGIST BITS 1 AND 0 TO ONE		E SIGNAL GDAL2 TO	A ZERO AND
8733 8734	022610	004737	006754		16\$:		PC, SLHDAL			
8735 8736 8737 8738 8739 8740 8741 8742	022614 022622 022626	012737 005037 004737	002346	002342		MOV CLR JSR : TOGGLI	#HDAL13!HDAL9!HDA R6MASK PC,XCASL E THE SIGNAL XPI H TO SIMULATE A MACHI	L2,R6LOAD ;SETUP ;SETUP TO ;SET XCAS BY SETTING AND CO	BITS PREVIOUSLY E CHECK ALL BITS H TO LOW STATE VI	LOADED IA HDAL13 H
8743 8744 8745	022632	004737	007502				PC, XPI		XPI H VIA HDAL15	н
8746 8747 8748 8749 8750 8751 8752 8753 8754						AND R	THE SIGNALS XRAS THE SIGNAL FETCT H FLIP-FLOP WILL BE H TO THE LOW STATE WILL BE ASSERTED LO ASP L WILL BE PULSE AUSE STATE WORKING L RASP L WHEN EPFN	W. WHEN XKAS H D. FLIP-FLOP WILL B	E CLOCKED TO A ONE	BY THE
8755 8756	022636	004737	007272			JSR	PC, XRAS	;GO PULSE	XRAS VIA HDAL12	1
8757 8758 8759 8760 8761 8762 8763 8764 8765 8766						:BE IN P/	THE VDAL REGISTER ALTHE FOLLOWING STATE AUSE STATE WORKING AUSE STATE SYNC - ELECTION HB BIT ADDRESS LB - ELECTION BIT ADDRESS HB - ELECTION BUT ADD	E AS A RESULT OF - PSMW H - 1 PSF H - 0 - EP8F H - 0 P8G H - 1 P8N H - 0 - TNFJ H - 0	SE STATE MACHINE P XRAS H BEING PULS	ELIP-FLOPS TO SED.
8768 8769 8770 8771 8772 8773 8774 8775	022642 022646 022650 022650 022652 022654 022656 022660 022660	004737 001405 104455 000003 002537 005004 104406	006654			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READR4 17\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	; IF OK THE	VDAL AND PAUSE STA EN CONTINUE ATE MACHINE CHANGE	
8776 8777 8778 8779						SET TI SIGNAL	HE SIGNAL XCAS H TO L XCAS H GOING FROM INSTRUCTION HB FLI	A ONE BY SETTING A O TO A ONE WIL P-FLOP (O) INTO	G HDAL13 H TO A ON LL CLOCK THE OUTPL THE 8 BIT ADDRESS	NE. THE UT OF THE LB FLIP-

HARDWAR CVCDCA.				16-SEP		37 PAGE : PAUSE	176 STATE MACH	INE - 8 BIT A	ADDRESS -	PAUSE MODE	- NEW FJA	
8780 8781 8782 8783						:PREVIO	D INTO THE	NG THE 8 BIT OF THE 8 BIT 8 BIT ADDRES FLOP TO A ONE	ADDRESS L SS HB FLIP	B FLIP-FLO	P (1) WILL I	BE
8784 8785	022662	004737	007410		17\$:	JSR	PC, XCASH		SET XC	AS H TO HI	GH STATE VI	A HDAL13 H
8786 8787 8788 8789 8790 8791 8792 8793 8794 8795						BE IN PA	THE FOLLOW USE STATE USE STATE BIT INSTRU BIT ADDRES BIT ADDRES KE NEW FJ	GISTER AND CHING STATE AS WORKING - PSM SYNC - EPSF H CTION HB - EFS HS HB - EPSN HADDRESS - TNFESS - OUTNEW	A RESULT MW H - 1 H - 0 P8F H - 0 H - 0 H - 1 FJ H - 0	PAUSE STATE OF XCAS H	MACHINE FL BEING PULSE	IP-FLOPS TO
8796 8797 8798 8799 8800 8801 8802 8803 8804 8805 8806 8807 8808	022666 022674 022702 022706 022710 022710 022712 022714 022716 022720 022720	042737 052737 004737 001405 104455 000003 002537 005004 104406	020000 040000 006654	002336 002336		BIC BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL14,R PC,READR4 18\$	4GOOD 4GOOD R4EROR	:SETUP :GO REA :IF OK	TO EXPECT ND VDAL AND THEN CONTI	EP8G H TO BEEP8N H TO BEEP8N H TO BEEP8N H NOT	E A 1 E MACHINE
8809 8810 8811 8812						: OF THE	NEW FORCE	BUS BY SETTI JUMP ADDRESS . ON A READ BACK TO THE L	S REGISTER COMMAND T	S SHOULD BE	ENABLED TO REGISTER 6.	THE EODAL
8813 8814	022722	004737	007122		18\$:	JSR	PC, SEODAL		;SELECT	EODAL BUS	VIA GDAL B	ITS 2:0
8815 8816 8817 8818 8819 8820 8821 8822 8823 8824 8825 8826 8827 8828 8829 8830 8831 8832						; ISTER ; SIGNAL ; FLIP-F ; 'GET ; FLOP W ; HIGH A ; ONE AN ; WILL R ; REGIST ; VIA TH ; FORCE ; NEW FO	IS ASSE LOP BEING NEW ADDRE IAS A ONE, IDDRESS FLI IS A RESULT ID THE SIGN EAD AND CH ER IS ENAB IE SIGNAL R INTERIOR BYTE JUMP ADDRE DRCE JUMP A	AL ACAS H BEI ECK THAT THE LED TO THE EC PT7 L WHEN A DATA READ FR SS WAS PROBAE DDRESS REGIST	EODAL BUSS A RESULT ON XRAET TO A ON TADDRESS ING ASSERT HIGH BYTE DAL BUS. READ COMMENTAL BUSS. READ COMMENTAL BU	S VIA THE S JUT OF 'G SH H BEING TO WHEN THE SI THE SI HIGH BYTE THE HIGH THE EDDAL MAND IS ISSE DOAL BUS EQU TO THE ED OLD FORCE	IGNAL NEASH ET NEW ADI ASSERTED HIS E PAUSE STA THE TAKE NES GNAL EASH H FLIP-FLOP BI THE FOLLOWIN W FORCE JUM BUS WILL BI UED TO CONTI	L. THIS DRESS'' GH. THE TE SYNC FLIP W FORCE IS ASSERTED
8833 8834 8835						OF 146	063 AT THE	BEGINNING OF	THE TEST	. WAS LUA	DED MILH W	JAIA PAITEKN

HARDWAR CVCDCA.	E TESTS	MACY11	30(1046)	16-SEP	-81 15:	37 PAG	I 14 E 177 STATE MACHINE -		DESS - PALISE MODE	- NEW FJA	SEQ 0177
8836 8837 8838 8839 8840 8841 8842 8843 8844 8845 8846 8847 8846 8849 8850 8851	022726 022732 022736 022744 022752 022756 022760 022760 022762 022764 022764 022770 022770	011137 000337 042737 012737 0014737 001405 104455 000004 003147 005020	002342 002342 177400 177400 006700	002342 002346	1231 34	MOV SWAB BIC MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	(R1),R6LOAD R6LOAD #177400,R6LOAD #177400,R6MASK PC,READR6 19\$ 4,FEODAL,R06ERR C\$ERDF 4 FEODAL R06ERR		GET DIAG ADDRESS	REG DATA ITH LOW BYTE N HIGH BYTE POSITION HIGH BYTE ON READ ON EODAL BUS EN CONTINUE	SEC UTT
8850 8851						:RESEL :GDAL	ECT THE HDAL REGI BITS 1 AND 0 TO 0	STER BY SE	ETTING THE SIGNAL	GDAL2 TO A ZERO AND	
8852 8853 8854	022772	004737	006754		19\$:	JSR	PC, SLHDAL		GO SELECT HDAL RE	EG VIA GDAL BITS 2:0	
8853 8854 8855 8856						;SET X	CAS H TO THE LOW	STATE BY	CLEARING HDAL13 H	IN HDAL REGISTER.	
8857 8858 8859	022776 023004 023010	012737 005037 004737	021004 002346 007442	002342		MOV CLR JSR	#HDAL13!HDAL9!H R6MASK PC,XCASL		AD :SETUP BITS PRE SETUP TO CHECK AL SET XCAS H TO LOW	EVIOUSLY LOADED LL BITS W STATE VIA HDAL13 H	
8860 8861 8862						:TOGGL	E THE SIGNAL XPI MULATE A MACHINE	H BY SETT	ING AND CLEARING	HDAL15 H. THIS IS DONE	
8863 8864	023014	004737	007502			JSR	PC,XPI		GO PULSE XPI H V	IA HDAL15 H	
8865 8866 8867 8868 8869 8870 8871 8874 8873 8874						WITH EDFET EDFET WILL RASP THE P THE S EP8N WILL	THE SIGNAL FETCT FLIP-FLOP WILL B H TO THE LOW STA BE ASSERTED LOW. L WILL BE PULSED. PAUSE STATE WORKIN IGNALS EPFN L AND L IS ASSERTED LOW	H SET LOW BE CLOCKED ATE. WHEN WHEN XRAS AG FLIP-FLO PSMW H AF W. A SHORT	AND A PULSE BEING TO A ZERO, THUS S EDFET H IS ASSERT S H IS PULSED, THE OP WILL BE CLOCKED RE ASSERTED HIGH A T TIME AFTER RASP	AND CLEARING HDAL12 H. IS ISSUED ON XRAS H, THE SETTING THE SIGNAL TED LOW, THE SIGNAL PB E SIGNALS RASP H AND TO A ZERO BY RASP L W AND THE THE SIGNAL L, THE SIGNAL PSMW H ATE WORKING FLIP-FLOP	н
8877 8878 8879	023020	004737	007272			JSR	PC, XRAS		GGO PULSE XRAS H	AND XRAS L VIA HDAL12	
8880 8881 8882 8883 8884 8885 8886 8887 8888 8889						FOLLO P 8 8 8	THE VDAL REGISTER WING STATE AS A R PAUSE STATE WORKIN PAUSE STATE SYNC - BIT INSTRUCTION BIT ADDRESS HB - BIT ADDRESS LB - BIT ADDRESS LB - BIT NEW ADDRESS -	RESULT OF ) NG - PSMW H - EPSF H - HB - EP8F - EP8G H - EP8N H - SS - TNFJ H	KRAS H BEING PULSE H - 0 O H - 0 O O	MACHINE TO BE IN THE	
8890 8891	023024 023032	042737 004737	001000 006654	002336		BIC JSR	#VDAL9,R4GOOD PC,READR4		EXPECT PSMW H TO	BE A ZERO USE STATE MACHINE	

HARDWARE CVCDCA.	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:1 TEST 34	7 PAGE PAUSE	178 STATE MACHINE - 8	BIT ADDRE	ESS - PAUSE MODE - NEW FJA
8892 8893 8894 8895 3896 8897 8898	023036 023040 023040 023042 023044 023046 023050 023050	001405 104455 000003 002537 005004 104406				BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	20\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;;	IF OK THEN CONTINUE PSMW H F/F PROBABLY NOT CLEARED
8900 8901 8902 8903 8904 8905						:SIGNAL :FLOP (	XCAS H WILL CLOC	ADDRESS H	ING AND CLEARING HDAL13 H. THE PUT OF THE 8 BIT ADDRESS LB FLIP- HB FLIP-FLOP, THUS SETTING THE 8 BIT
8906	023052	004737	007376		20\$:	JSR	PC,XCAS	;(	GO PULSE XCAS H VIA HDAL13 H
8907 8908 8909 8910 8911 8912 8913 8914 8915						THE FO PA	HE VDAL REGISTER LLOWING STATES AS USE STATE WORKING USE STATE SYNC - BIT INSTRUCTION H BIT ADDRESS LB - BIT ADDRESS HB - KE NEW FJ ADDRESS T NEW ADDRESS - 0	A RESULT - PSMW H EPSF H - ( B - EP8F H EP8G H - ( EP8N H - ( - TNFJ H	- 0 - 0
8917 8918 8919 8920 8921 8922 8923 8924 8925 8926 8927 8928 8929 8931 8932	023056 023064 023070 023072 023072 023074 023076 023100 023102	042737 004737 001405 104455 000003 002537 005004 104406	040000 006654	002336		BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL14,R4GOOD PC.READR4 21\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	:(	EXPECT EP8N H TO BE A ZERO GO READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE EP8N H PROBABLY NOT CLEARED
8928 8929 8930						:TOGGLE :THIS I	THE SIGNAL XPI H S DONE TO FINISH	BY SETTIN	NG AND CLEARING THE SIGNAL HDAL15 H.
8931 8932	023104	004737	007502		21\$:	JSR	PC,XPI	;(	GO PULSE XPI VIA HDAL15 H
8933 8934 8935						SET VD	AL2 H TO A ONE AN	D THEN ZER	RO TO CLEAR THE "GET NEW ADDRESS" FLIP-
8937 8938 8938	023110 023114	005037 004737	002334 007712			CLR JSR	R4LOAD PC,CLRPSM	:	SETUP TO EXPECT ALL BITS CLEARED SO CLEAR PAUSE STATE MACHINE F/F'S
8940	023120 023120				10000\$:	ENDSEG			
8942	023120	104405			100003.	TRAP	C\$ESEG		
8934 8935 8936 8937 8938 8939 8940 8941 8942 8943 8944 8945	023122 023124 023126 023130	005721 005302 001412 000137	021620			TST DEC BEQ JMP	(R1)+ R2 23\$ 1\$	:(	UPDATE TABLE POINTER CHECK IF ALL PATTERNS DONE IF YES THEN EXIT OO NEXT PATTERN

HARDWARE TESTS MACY11 30(1046) CVCDCA.P11 10-SEP-81 11:41	16-SEP-81 15:37 PAGE 179 TEST 34: PAUSE STATE MACHINE - 8 BIT ADDRESS - PAUSE MODE - NEW FJA
8948 8949 023134 125125 8950 023136 052652 8951 023140 000377 8952 023142 177400 8953 023144 125252 8954 023146 052525 8955 023150 177777 8956 023152 000000	22\$: .WORD 125125 .WORD 052652 .WORD 000377 .WORD 177400 .WORD 125252 .WORD 052525 .WORD 077777 .WORD 000000
8958 023154 8959 023154 8960 023154 104401 8961	23\$: ENDTST L10064: TRAP CSETST

-				70/10//	4/ 050	01 15	77 0405	L 14		
-	CVCDCA.			11:41	16-SEP	TEST 35	: CLEAR	PAUSE STATE MACHINE	VIA VDAL2 H - 8 BIT ADDRESS	
	8962 8963					.SBTTL	TEST 35	: CLEAR PAUSE STATE	MACHINE VIA VDAL2 H - 8 BIT ADDRESS	
	8964 8965 8966 8967 8968 8969 8970 8971 8972					; PAUSE ; ADDRE ; ASSER ; SIGNA ; THE S ; TEST	STATE SS LB, A	WORKING, PAUSE ST ND 8 BIT ADDRESS HB, . ALL THE ABOVE FLI H TO A ONE, SETTING RAS H AND XCAS H. O THE SIGNAL VDAL2 H	PAUSE STATE MACHINE FLIP - FLOPS, ATE SYNC, 8 BIT INSTRUCTION HB, 8 BIT CAN BE CLEARED WHEN THE SIGNAL VDAL2 H IS P-FLOPS ARE SET TO A ONE BY SETTING THE THE SIGNAL ADAL4 H TO A ZERO, AND PULSING NCE ALL THE FLIP-FLOPS ARE SET TO ONES, THE AND CHECK THAT ALL THE PAUSE STATE MACHINE	
	8974 8975 8976	023156 023156				135::	BGNTST			
	8977 8978	023156	004737	005510		133	JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR	
	8979 8980 8981	023162 023162	104404				BGNSEG TRAP	C\$BSEG		
	8982 8983 8984						:SELECT		Y SETTING GDAL2 TO A ONE AND GDAL1 AND GDAL0	
	8985 8986	023164	004737	007006			JSR	PC,SLMODR	GO SELECT MODE REG VIA CONTROL REG O	
	8987 8988 8989						;LOAD, ;ON A O	READ AND CHECK MODE NE WILL ENABLE 8 BIT	REGISTER BITS MR 15:0 WITH 4000. MR BIT 11 ADDRESS SELECTION TO THE PAUSE STATE MACHINE	
	8990 8991 8992 8993 8994 8995 8996 8997 8998 8999	023170 023176 023202 023204 023204 023206 023210 023212 023214 023214	012737 004737 001405 104455 000004 002631 005020 104406	004000 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#MR11,R6LOAD PC,LDRDR6 1\$ 4,MODREG,R06ERR C\$ERDF 4 MODREG R06ERR C\$CLP1	;SETUP TO SET MR BIT 11 ;LOAD, READ AND CHECK MODE REGISTER ;IF LOADED OK THEN CONTINUE ;MODE REGISTER NOT EQUAL TO 0	
	9000 9001 9002 9003 9004 9005 9006 9007						:TO CLE :MACHIN :BREAK :CAUSE	AR THE BREAK LOGIC. IE IN THE PAUSE MODE. SIGNAL FROM CAUSING	REGISTER. ADALO WILL BE SET AND CLEARED ADAL4 ON A ZERO WILL PUT THE PAUSE STATE ADAL8 H ON A ZERO WILL DISABLE THE TIMEOUT A BREAK CONDITION. ADAL4 H ON A ZERO WILL INE TO BE ENTERED ON A FETCH CYCLE WHEN THE	
	9008 9009	023216 023222	005037 004737			1\$:	CLR JSR	R2LOAD PC,BRKRES	:SETUP TO CLEAR ALL ADAL REG BITS :PULSE BRKRES L VIA ADALO H	
	9010 9011 9012 9013 9014						:THE PA	AL7 AND VDAL2 TO ONE E SIGNAL FETCT H TO USE STATE MACHINE FL SET TO A ONE.	S IN THE VDAL REGISTER. VDAL7 ON A ONE WILL THE HIGH STATE. VDAL2 ON A ONE WILL CLEAR IP-FLOPS. VDAL2 WILL BE RESET TO 0 AFTER	
-	9015 9016 9017	023226 023234	012737 004737	000200 007712	002334		MOV JSR	#VDAL7,R4LOAD PC,CLRPSM	SETUP BIT TO SET FETCT H SET FETCT H AND PULSE INVD L VIA VDAL2 H	
100										

наронар	E TECTC	MACV11	70/10/61	14-555	_01 15.	37 DAG		1 14				
CVCDCA.	P11 1	0-SEP-81	11:41	10-357	7-81 15: TEST 35	: CLEAR	PAUSE STATE M	ACHINE VIA V	/DAL2 H - 8 E	BIT ADDRESS		
9018 9019 9020 9021						: TO ONE	THE HDAL REG	HE HDAL REGI	ISTER WILL BE	SET AND CLI	EARED LATE	RIN
9022	023240	004737	006754			JSR	PC.SLHDAL		GO SELECT	DAL REG VIA	GDAL 2:0	
9024 9025 9026 9027 9028						; THE HI	ALL BITS IN TO ALLOW THE PROG OAL BITS ARE C STATE WHEN SC	RAM TO CONTR LEARED HERE	ROL THE T-11 TO INSURE TH	TIMING AND (	AL2 H ON A CONTROL SI ALS ARE IN	ONE GNALS. A
9029 9030 9031 9032 9033 9034 9035 9036 9037 9038 9039 9040	023244 023252 023256 023260 023260 023262 023264 023266 023270 023270	012737 004737 001405 104455 000004 002605 005020 104406	000004 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#HDAL2,R6LOA PC,LDRDR6 2\$ 4,HDALRG,R06 C\$ERDF 4 HDALRG R06ERR C\$CLP1		;SETUP BIT 1 ;GO LOAD, RE ;IF LOADED ( ;HDAL REGIST	AD AND CHECK	C HDAL REGINUE	
9040 9041 9042 9043 9044 9045 9046 9047 9048 9049 9050 9051 9052 9053 9054						;THE S.;HIGH; HIGH; IS LOU; TO THI ;SIGNAI; HIGH; WHEN; PSMW I; REGIS; SIGNAI	THE SIGNAL XI IGNAL XRAS H W INTO THE EDFE STATE. THE SI W, INTO THE PA E HIGH STATE. L PAUSE L IS A THE PAUSE STAT HE PAUSE STAT H WILL BE ASSE TER AS VDAL9 H L PB H WILL BE TO THE PAUSE S	ILL CLOCK THE FLIP-FLOP, GNAL XRAS HOUSE MODE FLITHE SIGNAL ASSERTED HIGH FLEWORKING FLE	HE STATE OF THE STATE OF THUS SETTING WILL CLOCK THUS SOP HOUSE OF THUS SOP THE SIGNAL FET HOND SOPETHE SIGNAL FET HOND SOPETH	THE SIGNAL FOR THE SIGNAL FOR THE STATE OF SETTING THE SERTED FOR THE SERTED FOR THE SET TO A ONE SET TO A ONE	ETCT H, WH EDFET H ADAL4 H, E SIGNAL P HIGH WHEN H ARE ASS SET TO A THE SIGN	ICH IS TO THE WHICH AUSE L THE ERTED ONE.
9055	023272	004737	007272		2\$:	JSR	PC , XRAS		; PULSE XRAS	H VIA HDAL1	2 н	
9057 9058 9059 9060 9061 9062 9063 9064						: IN THI	ADAL REGISTER FOLLOWING STASSERTED HIGH AUSE STATE WORK AUSE STATE SYN BIT INSTRUCTION BIT ADDRESS LIBIT ADDRESS HIBIT	ATE AS A RES I. RKING - PSMW IC - EPSF H - ION HB - EP8F IB H - EP8G H	SULT OF THE S H - 1 - 0 F H - 0 H - 0			
9065 9066 9067 9068 9069 9070 9071 9072 9073	023276 023304 023310 023312 023312 023314 023316 023320	052737 004737 001405 104455 000003 002537 005004	001000 006654	002336		BIS JSR BEQ ERRDF TRAP .WORD .WORD	#VDAL9,R4GOO PC,READR4 3\$ 3,VDALRG,R4E C\$ERDF 3 VDA! RG R4EROR		: CHECK VDAL	AND PAUSE SE AND PAUSE S OK THEN CONT USE STATE MA	TATE MACHI	

```
HARDWARE TESTS MACY11 30(1046) 15-SEP-81 15:37 PAGE 182
               10-SEP-81 11:41
                                               TEST 35: CLEAR PAUSE STATE MACHINE VIA VDAL2 H - 8 BIT ADDRESS
CVCDCA.P11
        023322
023322 104406
                                                         CKLOOP
                                                                   C$CLP1
  9075
                                                         TRAP
  9076
                                                         ;TOGGLE THE SIGNAL XCAS H BY SETTING AND CLEARING HDAL13. THE SIGNAL ;XCAS H WILL CLOCK THE PAUSE STATE SYNC FLIP-FLOP WITH THE LEVEL OF THE ;SIGNAL 'PB H', WHICH IS HIGH, THUS SETTING THE PAUSE STATE SYNC ;FLIP-FLOP TO A ONE. THE SIGNAL XCAS H WILL ALSO CLOCK THE 8 BIT
  9077
9078
9079
  9080
  9081
9082
                                                          :INSTRUCTION HB FLIP-FLOP WITH THE OUTPUT OF THE PAUSE STATE SYNC F/F
                                                          WHICH WAS O BEFORE IT WAS SET TO A ONE BY XCAS H. THEREFORE 8 BIT
  9083
                                                          :INSTRUCTION HB FLIP-FLOP WILL BE CLOCKED TO A ZERO STATE.
  9084
         023324 004737 007376
                                                         JSR
  9085
                                                3$:
                                                                   PC.XCAS
                                                                                                :GO PULSE XCAS H VIA HDAL13
  9086
  9087
9088
                                                          READ VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS TO BE
                                                          :IN THE FOLLOWING STATE AS A RESULT OF THE SIGNAL XCAS H BEING PULSED.
  9089
                                                               PAUSE STATE WORKING - PSMW H - 1
                                                               PAUSE STATE SYNC - EPSF H - 1
  9090
  9091
9092
                                                               8 BIT INSTRUCTION HB - EP8F H - 0
                                                               8 BIT ADDRESS LB - EP8G H - 0
8 BIT ADDRESS HB - EP8N H - 0
  9093
  9094
         023330
023336
  9095
9096
                   052737
004737
                                      002336
                                                                                                :SETUP TO EXPECT PAUSE STATE SYNC - EPSF
                            002000
                                                         BIS
                                                                   #VDAL10_R4GOOD
                            006654
                                                          JSR
                                                                   PC.READR4
                                                                                                GO READ AND CHECK PAUSE STATE MACHINE
  9097
         023342
                   001405
                                                         BEQ
                                                                                                : IF LOADED OK THEN CONTINUE
         023344
  9098
                                                          ERRDF
                                                                                             :EPSF H PROBABLE NOT SET IN VDAL REG
                                                                   3. VDALRG, R4EROR
  9099
                                                          TRAP
                   104455
                                                                   C$ERDF
         023346
  9100
                   000003
                                                          . WORD
  9101
         023350
                   002537
                                                          . WORD
                                                                   VDALRG
         023352
  9102
                   005004
                                                          . WORD
                                                                   R4EROR
  9103
         023354
                                                          CKLOOP
  9104
         023354
                   104406
                                                         TRAP
                                                                   C$CLP1
  9105
  9106
                                                          :TOGGLE THE SIGNAL XCAS H AGAIN BY SETTING AND CLEARING HDAL13 H. THE
  9107
                                                          SIGNAL XCASH WILL CLOCK THE OUTPUT OF THE PAUSE STATE SYNC FLIP-FLOP (1)
  9108
                                                          ; INTO THE 8 BIT INSTRUCTION HB FLIP-FLOP, THUS SETTING THE 8 BIT INSTRUC-
  9109
                                                          :TION HB FLIP-FLOP TO A ONE.
  9110
  9111 023356 004737 007376
                                                          JSR
                                                                   PC.XCAS
                                                                                                GO PULSE XCAS H VIA HDAL13 H
                                               45:
  9112
9113
9114
                                                         READ VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS TO BE IN THE FOLLOWING STATE AS A RESULT OF PULSING THE SIGNAL XCAS H
  9115
                                                               PAUSE STATE WORKING - PSMW H - 1
  9116
                                                               PAUSE STATE SYNC - EPSF H - 1
                                                               8 BIT INSTRUCTION HB - EP8F H - 1
                                                               8 BIT ADDRESS LB - EP8G H - 0
  9118
  9119
                                                                8 BIT ADDRESS HB - EP8N H - 0
  9120
9121
         023362
023370
023374
023376
                   052737
004737
                            010000
                                      002336
                                                         BIS
                                                                   #VDAL12,R4GOOD
                                                                                                SETUP TO EXPECT EP8F H TO BE A 1
  9122
9123
                            006654
                                                          JSR
                                                                   PC, READR4
                                                                                                GO REA. VDAL AND PAUSE STATE MACHINE
                   001405
                                                                                                : IF OK THEN CONTINUE
                                                       BEQ
                                                                   5$
  9124 9125
                                                     : ERRDF
                                                                   3. VDALRG, R4EROR
                                                                                                EP8F H PROBABLY NOT SET TO A 1
         023376
                   104455
                                                         TRAP
                                                                   CSERDF
  9126
         023400
                   000003
                                                          . WORD
         023402
                   002537
                                                          . WORD
                                                                   VDALRG
         023404
                   005004
                                                          . WORD
                                                                   R4EROR
         023406
                                                         CKLOOP
```

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 183

E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-	81 15:3 TEST 35:	7 PAGE	184 PAUSE STATE MACH	INE VIA VDALZ	H - 8 BIT	ADDRESS	
					:THE DI	RECT SET INPUT T	O THE PAUSE S	TATE WORKI	NG FLIP-FLOP.	
023474	004737	007502		7\$:	JSR	PC,XPI	;G0	PULSE XPI	L VIA HDAL15	Н
					READ T					THAT XPI L
023500 023504	004737 001405	006654			JSR BEQ	PC READR4		; IF NO	CHANGES THEN	CONTINUE
023506 023510 023512 023514	104455 000003 002537 005004				TRAP .WORD .WORD	3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	;VDA	L OR PAUSE	STATE MACHIN	E ERROR
	104406				TRAP	C\$CLP1				
					SET TH	TO BE A ZERO. V	TO A ONE AND	CHECK THE	PAUSE STATE	MACHINE FLIP-
023520 023524	005037 004737	002334 007712		8\$:	CLR JSR	R4LOAD PC,CLRPSM				E CLEARED
023530				100008.	ENDSEG					
023530 023532	104405				TRAP ENDIST	C\$ESEG				
023532	104401			L10063:	TRAP	C\$ETST				
	023474 023474 023500 023504 023506 023510 023512 023514 023516 023516 023516 023530 023530 023530 023532 023532	P11 10-SEP-81  023474 004737  023500 004737 023506 001405 023506 104455 023510 000003 023512 002537 023514 005004 023516 104406  023520 005037 023530 023530 023530 023530 023532 023532	023474 004737 007502  023500 004737 006654 023506 001405 023506 104455 023510 000003 023512 002537 023514 005004 023516 104406  023520 005037 002334 023520 004737 007712  023530 023530 023530 104405 023532 023532	023474 004737 007502  023500 004737 006654 023504 001405 023506 004455 023510 000003 023512 002537 023514 005004 023516 104406  023520 005037 002334 023530 004737 007712  023530 023530 023530 0023532 023532 003532	P11 10-SEP-81 11:41 TEST 35:  023474 004737 007502 7\$:  023500 004737 006654 023506 001405 023506 104455 023510 000003 023512 002537 023514 005004 023516 0023516 104406  023520 005037 002334 023530 023530 023530 023530 023530 104405 023532 10000\$:	P11 10-SEP-81 11:41	P11 10-SEP-81 11:41	### TEST 35: CLEAR PAUSE STATE MACHINE VIA VDAL2    THE DIRECT SET INPUT TO THE PAUSE STATE MACHINE VIA VDAL2   THE DIRECT SET INPUT TO THE PAUSE STATE MACHINE VIA VDAL2	### 10-SEP-81 11:41  ### 110-SEP-81 11:41  ### DIRECT SET INPUT TO THE PAUSE STATE WORKI  ### O23474 004737 007502  ### O23474 004737 007502  ### O23500 004737 006654  ### O23504 001405  ### O23506 104455  ### O23506 104455  ### O23510 00003  ### O23520 005037 002334  ### O23520 005037 002334  ### O23520 005037 002334  ### O23520 005037 007712  ### O23530 0023530  ### O23530 0023532  ### O23530 003533  ### O23530 00353  ### O23530 00353  ### O23530 00353  ### O23530 0	10-SEP-81 11:41   TEST 35: CLEAR PAUSE STATE MACHINE VIA VDAL2 H - 8 BIT ADDRESS

RDWAR CDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 36	37 PAGE : EOAI R	D 15 185 EG TO CAI, EIAI, CTL A	AND TO CTL REG TEST	
9216					.SBTTL	TEST 36	: EOAI REG TO CAI, EIA	AI, CTL AND TO CTL REG TEST	
9217 9218 9219 9220 9221 9222 9223 9223 9225 9226 9227 9228 9227 9238 9233 9234 9233 9234 9238 9238 9238 9238 9238					BACK FUNCT TO THE D TAI E TO TH DATA THE D	CORRECTL IONING P IE EIAI B DATA PATH BUS, TO T IE CAI BU PATTERN DATA READ	Y. THE TEST WILL ALSO ROPERLY FROM THE EDAI US, TO THE CTL BUS AND FROM THE EDAI REGISTE HE TAI DIAGNOSTIC LATO S, TO THE EIAI BUS, TO USED DURING THIS TEST	REGISTER BITS 7:0 CAN BE LOAD CHECK THE DATA PATH TO BE CONTREGISTER TO THE EDAI BUS, TO INTO THE CTL REGISTER. THE REGISTER THE CAN AND BACK FROM THE TAI DIAD THE CTL BUS AND INTO THE CTL WILL BE AN INCREMENTING BINANTSTER WILL BE THE ONES CUMPLED	ONNECTED AND THE CAI BUS, TEST WILL CHECK I BUS, TO THE GNOSTIC LATCH L REGISTER. THE RY COUNT PATTERN
9231 9232 9233 9234	023534 023534 023534 023540	004737 005001	005510		T36::	BGNTST JSR CLR	PĊ,INITTE	SELECT AND INITIALZE TARESTART DATA PATTERN AT ZE	GET EMULATOR
9235 9236 9237	023542 023542	104404			1\$:	BGNSEG TRAP	C\$BSEG		,
239						;SELECT	THE MODE REGISTER VIA	GDAL BITS 2:0	
9241	023544	004737	007006			JSR	PC,SLMODR	SELECT MODE REG VIA GDAL	BITS 2:0
9241						;CLEAR	ALL BITS IN THE MODE R	REGISTER AND CHECK THAT ALL B	ITS ARE CLEARED
9244 9245 9246 9247 9248 9249 9250 9251 9253 9254	023550 023554 023560 023562 023562 023564 023566 023570 023572	005037 004737 001405 104455 000004 002631 005020 104406	002342 006672			CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R6LOAD PC,LDRDR6 2\$ 4,MODREG,RO6ERR C\$ERDF 4 MODREG R06ERR	SETUP TO CLEAR ALL BITS GO LOAD, READ AND CHECK I IF LOADED OK THEN CONTING MODE REGISTER NOT EQUAL	JE
9255						:SELECT	HDAL REGISTER VIA GDA	L BITS 2:0 IN CONTROL REGIST	R O
9258	023574	004737	006754		2\$:	JSR	PC, SLHDAL	SELECT HDAL REG VIA GDAL	BITS 2:0
9260 9261						SET HD	AL2 H TO A ONE IN THE L THE T-11 TIMING AND	HDAL REGISTER TO ALLOW THE PI	ROGRAM TO ,
9250 9251 9252 9253 9254 9255 9256 9257 9261 9262 9263 9264 9265 9266 9267 9268 9267 9268 9267	023600 023612 023614 023614 023616 023620 023622 023624	012737 004737 001405 104455 000004 002605 005020	000004 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#HDAL2,R6LOAD PC,LDRDR6 3\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK I ;IF LOADED OK THEN CONTINU ;HDAL REGISTER NOT EQUAL	HDAL REGISTER JE TO EXPECTED

73	023624	104406				TRAP	C\$CLP1	
						;SET AN ;WILL C ;SIGNAL	D CLEAR VDAL2 H IN CONTR AUSE THE PAUSE STATE MAC S INVD L AND INVD H.	ROL REGISTER 4. VDAL2 H BEING PULSED CHINE FLIP-FLOPS TO BE CLEARED VIA THE
	023626 023632	005037 004737	002334 007712		3\$:	CLR JSR	R4LOAD PC,CLRPSM	SETUP TO CLEAR ALL OTHER VDAL R/W BITS'
						SET AD ATC L THE PA ADAL 10	AL13 H AND ADAL10 H TO C WILL BE ASSERTED HIGH WH USE STATE WORKING FLIP-F H ON A ONE WILL ENABLE	ONES IN THE ADAL REGISTER. THE SIGNAL HEN ADAL 13 H IS A ONE, ADAL 11 H IS A ZERO, FLOP IS A ZERO, AND PPI L IS ASSERTED HIGH. THE EIAI 7:0 BUS TO THE CTL 7:0 BUS.
	023636 023644 023650 023652 023652	012737 004737 001405 104455	022000 006614	002330		MOV JSR BEQ ERRDF TRAP	#ADAL13!ADAL10,R2LOAD PC,LDRDR2 4\$ 2,ADALRG,R2L.OR C\$ERDF	SETUP BITS TO BE LOADED  GO LOAD, READ AND CHECK ADAL REGISTER  IF LOADED OK THEN CONTINUE  ADAL REGISTER NOT EQUAL EXPECTED
	023654 023656 023660 023662 023662	000002 002513 004770 104406				.WORD .WORD .WORD CKLOOP TRAP	2 ADALRG R2EROR C\$CLP1	
								BITS 2:0 IN CONTROL REGISTER 0
	023664	004737	007154		45:	JSR	PC, SLFDAL	GO SELECT FDAL REG VIA GDAL BITS 2:0
					•	; WHEN A	TIEN TO A ONE IN THE FOR	ISTER WITH A BINARY COUNT PATTERN. THE E OF THE FDAL REGISTER. THE DATA HE EOAI REGISTER VIA THE SIGNAL WPT2 HB HO TO CONTROL REGISTER 6. FDALO H WILL AL REGISTER AT THE SAME TIME THE EOAI ON A ONE WILL ENABLE THE EOAI REGISTER TO CONTROL REGISTER 6 INSTEAD OF THE TER IS READBACK VIA THE SIGNAL RAT2 L.
	023670 023674 023700 023704 023706 023706 023710	010137 005237 004737 001405	002342 002342 006672			MOV INC JSR BEQ ERRDF	R1,R6LOAD R6LOAD PC,LDRDR6 5\$ 4,EOAIFD,R06ERR	GET THE BINARY DATA PATTERN SET FDALO H TO A ONE LOAD, READ AND CHECK EOAI AND FDAL REG IF LOADED OK THEN CONTINUE EOAI OR FDAL REGISTER ERROR
10000	023706 023710 023712 023714 023716 023716	104455 000004 002676 005,020 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF 4 EOAIFD ROGERR CSCLP1	
						;SELECT	HDAL REGISTER VIA GDAL	BITS 2:0 IN CONTROL REGISTER 0
	023720	004737	006754		5\$:	JSR	PC, SLHDAL	SELECT HDAL REGISTER VIA GDAL BITS 2:0
						SET PP	I L AND XPI L TO THE LOW BEING SET LOW WILL CAUSE	STATE BY SETTING HDAL15 H TO A ONE. THE SIGNAL ATC L TO BE ASSERTED LOW.

DCA.P11	ESTS	MACY11	30(1046)	16-SEP	-81 15: TEST 36	37 PAG	E 187 REG TO		15 I, CTL AND	то ст	L REG	TEST				
9328 9329 9330 9331 9332 9333						: THE C	BUS WI AI 7:0 BEING	LL BE ENA BUS WILL ASSERTED	ILL ENABLE LED TO THE BLED TO TH ALSO BE E LOW. THE , MR9 L, A	NABLED SIGNAL	7:0 BU TO THI L ATT	S VIA E TAI L IS A	ADAL10 7:0 BU SSERTE	S BY TI	A ONE. HE SIG	NAL
1333 02.	3724 3732	012737 004737	000004 007514	002342		MOV JSR	#HDA	AL2,R6LOAD		; SETU	PBIT I	PREVIO	USLY L	OADED LOW S	TATE	
9338 9339 9340						:INTO	THE TA	AI 7:0 DIA	H IN THE V GNOSTIC LA ULD BE THA	TCH.	THE DA	TA CLO	CKEL I	NTO TH	E TAI	
342 02	3736	004737	007712			JSR	PC,C	LRPSM		; GO PI	JLSE VI	DAL2 H	TO CL	OCK TA	I INTO	LATC
9342 02: 9343 9344 9345 9346 9347 9348						:ATC L :EIAI :THAT :CLOCK	BUS IS THE EC	CAI BUS I S ENABLED DAI BUS IS CTL BUS DA	AI BUS IS S ENABLED TO THE CTL ENABLED T TA INTO TH XCAS L IS	TO THE BUS V. TO THE BE CTL	EIAI IA ADAI CTL BU REGIST	BUS UN L10 H S, THE ER BY	CODITI ON A C TEST PULSIN	ONALLY ONE. TO MUST F	. THE O CHEC IRST SIGNAL	K
9350 9351 02:	3742	004737	007376			JSR	PC.)	CAS		;PULSI	EXCAS	L VIA	HDAL	REGIST	ER BIT	13
9352 9353 9354 9355						: THE E	OAI BU	JS WILL BE	TO THE HIG DISABLED PPI L IS	FROM TI	HE CAI	BUS B	Y ATC	L BEIN	HDAL1	5 н.
9356 9357 ·02	3746	004737	007546			JSR	PC.)	PIL		;60 SI	ET PPI	L AND	XPI L	TO HI	GH STA	TE
358 359 360						; SELEC	T FDAL	REGISTER	VIA GDAL	BITS 2	:0 IN	CONTRO	L REGI	STER 0		
61 02	3752	004737	007154			JSR	PC.S	SLFDAL		; GO SI	ELECT	FDAL R	EG VIA	GDAL I	BITS 2	:0
662 663 664 665 666 667 668						:10 BF	READ	ATA PATTE S IS DONE ND TO CONT O H WILL VIA THE S GISTER 6.	RN 314 INT TO CHECK T ROL REGIST BE WRITTEN IGNAL ROT2	TO THE I	EOAI RI E CTL I NSTEAD ZERO TO N A RE	EGISTE REGIST OF TH D SELE AD COM	R VIA ER IS E EOAI CT THE MAND I	THE SIC READBA REGIS CTL RI S ISSU	GNAL WICK ON TER. EGISTER ED TO	PT2 A THE
70 02	3756	012777	146000	156322		MOV	#146	000, aREG6		;WRITE	E EOAI	AND F	DAL RE	GISTER		
71 72 73 74 75 76						:READ :7:0 E :THE S :THE C	THE CI BUS INT SIGNAL DATA RE TEN INT	TL AND FDA TO THE CTL ROT2 L WH FADBACK WI TO THE EOA	L REGISTER. REGISTER. EN A READ LL BE THE I REGISTER	TO CHI THE C COMMANI ONES CO R AT THI	ECK THATE REGION TO THE PERSON TH	AT XCA ISTER SSUED ENT OF NNING	S L CL WILL B TO CON THE D OF THI	OCKED E READI ITROL RI ATA WH S TEST	THE CTI BACK V EGISTEI ICH WA	IA R 6.
79 02 80 02 81 02 82 02	3764 3770 3774 4002 4006 4010	010137 005137 042737 004737 001405	002342 002342 000377 006700	002342		MOV COM BIC JSR BEQ ERRDF	R6L0 #377 PC .F	R6LOAD OAD 7.R6LOAD READR6 TLFDL.R026		: MAKE : CLEAI : GO RI : IF D	R THE	'S COM FDAL R L AND THEN	PLEMEN EGISTE FDAL R CONTIN	T FOR I R BITS EGISTEI IUE		CK

CVCDCA.	P11 1	0-SEP-81	30(1046) 11:41	16-SEF	7-81 15: TEST 36	: EOAI R	EG TO CAI, EIAI, CTL AND TO CTL REG TEST	
9384 9385 9386 9387 9388 9389 9390 9391 9392 9393	024010 024012 024014 024016 024020 024020	104455 000004 003232 005034 104406				TRAP .WORD .WORD .WORD CKLOOP TRAP	C\$ERDF 4 CTLFDL R026ER C\$CLP1	
9391 9392 9393 9394 9395 9396						;LOAD, ;DATA P ;DATA I ;SO THA ;CHECKE	READ AND CHECK EOAI REGISTER WITH THE 1'S COREVIOUSLY WRITTEN INTO IT. THIS IS DONE TO IT THE CTL REGISTER DATA NOT THE DATA PATH TO AND FROM THE TAI 7:0 DAIGORAL ALATER TIME IN THIS TEST.	MPLEMENT OF THE SETUP TO CHANGE THE EEDS TO BE CHANGED NOSTIC LATCH CAN BE
9397 9398 9399 9400 9401 9402 9403	024022 024026 024032 024040 024044 024046 024046	010137 005137 042737 004737 001405	002342 002342 000376 006672	002342	6\$:	MOV COM BIC JSR BEQ ERRDF TRAP	R1,R6LOAD ;GET THE DATA PATTE R6LOAD ;MAKE THE 1'S COMPL #376,R6LOAD ;CLEAR FDAL BITS 7: PC,LDRDR6 ;LOAD, READ AND CHE 7\$ ;IF LOADED OK THEN ;EOAI OR FDAL REGIS C\$ERDF	EMENT OF IT  1 - FDALO H = 1  CK EOAI AND FDAL REG  CONTINUE
9404 9405 9406 9407 9408 9409	024050 024052 024054 024056 024056	000004 002676 005020 104406				.WORD .WORD .WORD CKLOOP TRAP	EOAIFD ROGERR C\$CLP1	
9410 9411	02/0/0	00/777	00/75/		74		HDAL REGISTER VIA GDAL BITS 2:0 IN CONTROL	
9412 9413 9414 9415 9416 9417 9418 9419	024060	004737	006754		7\$:	. DDI I	PC, SLHDAL ; SELECT HDAL REGIST  I L AND XPI L TO THE LOW STATE BY SETTING HD  BEING SET LOW WILL CAUSE THE SIGNAL ATC L TO  WILL ENABLE THE EOAI BUS TO THE CAI BUS. THE  D TO THE EIAI BUS UNCODIONALLY. THE EIAI BU  BUS VIA ADAL10 H ON A ONE.	DE ACCEPTED I OU
9420	024064 024072	012737 004737	000004 007514	002342		MOV JSR	#HDAL2,R6LOAD ;SETUP BIT PREVIOUL ;SET PPI L AND XPI	Y LOADED L TO LOW STATE
9421 9422 9423 9424 9425 9426						:TOGGLE :THE SI :BUS DA	THE SIGNAL XCAS L BY SETTING AND CLEARING TO SNAL XCAS L WILL CLOCK THE CTL BUS DATA, WHITA, INTO THE CTL REGISTER.	HE SIGNAL HDAL13 H. CH CONTAINS THE EOAI
9427 9428 9429 9430 9431	024076	004737	007376			SET TH	PC,XCAS ;GO PULSE XCAS L VI SIGNALS PPI L AND XPI L TO THE HIGH STATE PI L AND XPI L ARE ASSERTED HIGH, THE EOAI B HE CAI BUS.	BY CLEARING HDAL15 H.
9432	024102	004737	007546			JSR	PC, XPIL ;SET PPI L AND XPI	L TO HIGH STATE
9434 9435 9436						;SELECT	FDAL REGISTER VIA GDAL BITS 2:0 IN CONTROL	REGISTER O
9437	024106	004737	007154			JSR	PC, SLFDAL :GO SELECT FDAL REG	VIA GDAL BITS 2:0
9439						; WRITE	THE DATA PATTERN 063 INTO THE EDAI REGISTER	VIA THE SIGNAL WPT2

		MACY11	30/10//)	1/ 000	01 15	. 77 DACE	H 15		
CVCDCA.	P11 1	0-SEP-81	11:41	10-2EP	TEST 3	:37 PAGE 6: EOAI R	EG TO CAI, EIAI, CTL	AND TO CTL REG TEST	
9440 9441 9442						: THE SI	THIS IS DONE TO CHE GNAL ROT2 L INSTEAD ERO TO SELECT THE CI	OF THE EDAI REGISTER	STER IS READBACK VIA FDALO H WILL BE WRITTEN
9443	024112	012777	031400	156166		MOV	#031400, aREG6	;WRITE EDAI AND	FDAL REGISTER
9445 9446 9447 9448 9449						;READ T ;BUS IN ;ONES C	HE CTL AND FDAL REGITO THE CTL REGISTER. OMPLEMENT OF THAT WE	ISTERS TO CHECK THAT : THE DATA PATTERN RI HICH WAS WRITTEN INTO	KCAS L CLOCKED THE CTL EADBACK WILL BE THE THE EOAI REGISTER.
9450 9451 9452 9453 9454 9455 9456 9457 9458 9459 9460	024120 024124 024130 02-132 024132 024134 024136 024140 024142 024142	010137 004737 001405 104455 000004 003232 005034 104406	002342 006700			MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	R1,R6LOAD PC.READR6 8\$ 4,CTLFDL,R026ER C\$ERDF 4 CTLFDL R026ER C\$CLP1	;GO READ CTL ANI ;IF DATA OK THEI ;CTL OR FDAL RE	N CONTINUE GISTER ERROR
9461 9462 9463 9464						;ALLOW ;TIVELY	THE SIGNALS ABT H AN	THE ADAL REGISTER.  ND ABT L TO BE ASSERTE  I L IS ASSERTED LOW.  BUS TO THE CAI BUS W	ADAL13 H ON A ZERO WILL ED HIGH AND LOW RESPEC- THE SIGNALS ABT H AND HEN ASSERTED.
9465 9466 9467 9468 9469 9470 9471 9472 9473 9474	024144 024152 024156 024160 024160 024162 024164 024166 024170 024170	042737 004737 001405 104455 000002 002513 004770	020000 006614	002330	8\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#ADAL13,R2LOAD PC.LDRDR2 9\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	: IF LOADED OK TH	AND CHECK ADAL REGISTER
9476						; SELECT	MODE REGISTER VIA	GDAL BITS 2:0 IN CONT	ROL REGISTER 0
9478 9479	024172	004737	007006		9\$:	JSR	PC, SLMODR	GO SELECT MODE	REG VIA GDAL BITS 2:0
9480 9481 9482 9483 9484						SET MO : TO THE :BUS WI :BE ALL	DE REGISTER BIT 9 TO HIGH STATE. WHEN T LL BE DISABLED TO TH OWED TO DRIVE THE TA	THE SIGNAL ATT L IS AS THE TAI BUS AND THE SAI AI BUS.	E TO SET THE SIGNAL ATT L SSERTED HIGH, THE CAI I DIAGNOSTIC LATCH WILL
9485 9486 9487 9488 9489 9490 9491 9492 9493 9494 9495	024176 024204 024210 024212 024212 024214 024216 024220 024222 024222	012737 004737 001405 104455 000004 002631 005020 104406	001000 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#MR9.R6LOAD PC.LDRDR6 10\$ 4.MODREG.R06ERR C\$ERDF 4 MODREG R06ERR C\$CLP1	: IF LOADED OK T	AND CHECK MODE REGISTER

9496 9497 9498 9499 9500						;7:0 BU	ALO H TO A ONE TO ENA IS. THE TAI DIAGNOSTI PATTERN AT THE BEGINNI	BLE THE TAI DAIGNOSTIC LATCH ON C LATCH WAS LOADED WITH THE FIR NG OF THIS TEST.	TO THE TAI ST EOAI
9501 9502 9503 9504 9505	024224 024232 024236 024240 024240	052737 004737 001405 104455	000001 006640	002334	10\$:	BIS JSR BEQ ERRDF TRAP	#VDALO,R4LOAD PC,LDADR4 11\$ 3,VDALRG,R4EROR C\$ERDF	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK VD. ;IF LOADED OK THEN CONTINUE ;VDAL OR PAUSE STATE MACHIN	
9506 9507 9508 9509	024242 024244 024246 024250	000003 002537 005004				.WORD .WORD .WORD CKLOOP	VDALRG R4EROR		
9510 9511 9512	024250	104406				TRAP :SELECT	C\$CLP1 THE HDAL REGISTER VI	A GDAL BITS 2:0 IN CONTROL REGI	STER 0
9513 9514 9515	024252	004737	006754		11\$:	JSR	PC,SLHDAL	GO SELECT HDAL REG VIA GDA	L BITS 2:0
9516 9517 9518 9519 9520 9521 9522 9523						;REGIST ;LOW TH ;THESE ;DIAGNO ;TO THE	ER BIT 15 TO A ONE IN IE SIGNALS ABT H AND A TWO SIGNALS WILL ENAB OSTIC LATCH DATA, ONTO	PI L TO THE LOW STATE BY SETTING THE HDAL REGISTER. WHEN PPI L BT L WILL BE ASSERTED HIGH AND LE THE TAI BUS, WHICH CONTAINS THE CAI BUS. THE CAI BUS WILL BUS WILL BUS WILL BUS WILL BOOK ONE.	IS ASSERTED LOW RESPECTIVELY. THE TAI BE ENABLED
9524 9525	024256 024264	012737 004737	000004 007514	002342		MOV JSR	#HDAL2,R6LOAD PC,XPIH	SETUP BIT PREVIOUSLY LOADE SET PPI L AND XPI L TO LO	D W STATE
9526 9527 9528 9529						:DATA.	OCK THE CTL BUS DATA, INTO THE CTL REGISTER TING AND CLEARING THE	WHICH CONTAINS THE TAI DIAGNOST, THE TEST WILL PULSE THE SIGNAL SIGNAL HDAL13 H.	IC LATCH L XCAS L
9530 9531 9532	024270	004737	007376			JSR	PC,XCAS	GO PULSE XCAS L VIA HDAL13	Н
9532 9533 9534 9535 9536 9537						; WHEN P	RE SIGNALS PPI L AND X PPI L AND XPI L ARE AS THE CAI BUS.	PI L TO THE HIGH STATE BY CLEAR SERTED HIGH, THE TAI BUS WILL B	ING HDAL15 H. E DISABLED
9537 9538	024274	004737	007546			JSR	PC,XPIL	SET PPI L AND XPI L TO HIGH	H STATE

HARDWAR CVCDCA.	E TESTS	MACY11	30(1046)	16-SEP	-81 15:3 TEST 36	7 PAGE EOAI RE	191 EG TO CAI, EIAI, CTL AND	TO CTL REG TEST
9539 9540						;SELECT	THE FDAL REGISTER VIA GO	OAL BITS 2:0 IN CONTROL REGISTER 0
9541 9542	024300	004737	007154			JSR	PC, SLFDAL	; SELECT FDAL REGISTER VIA GDAL BITS 2:0
9543 9544 9545 9546 9547						:READ THE:BUS WHI	ICH CONTAINED THE TAI DIA	TO CHECK THAT XCAS L CLOCKED THE CTL
9548 9549 9550 9551 9552 9553 9554 9555 9556 9557	024304 024310 024314 024322 024326 024330 024330 024332 024334 024336 024340	010137 005137 042737 004737 001404 104455 000004 003232 005034	002342 002342 000377 006700	002342	12\$: 10000\$:	MOV COM BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	R1,R6LOAD R6LOAD #377,R6LOAD PC,READR6 12\$ 4,CTLFDL,R026ER C\$ERDF 4 CTLFDL R026ER	GET THE FIRST EOAI DATA PATTERN SETUP 1'S COMPLEMENT FOR READBACK SETUP FDAL BITS TO BE ZERO GO READ CTL AND FDAL REGISTERS IF DATA OK THEN CONTINUE TAI LATCH TO CTL REGISTER ERROR
9559 9560 9561	024340	104405			100003.	TRAP	C\$ESEG	
9562 9563 9564 9565	024342 024346 024350 024354	062701 001402 000137	000400 023542		13\$:	ADD BEQ JMP ENDTST	#BIT8,R1 13\$ 1\$	;UPDATE THE TEST PATTERN BY ONE ;IF DONE THEN EXIT ;GO DO NEXT TEST PATTERN
9566 9567	024354	104401			L10066:	TRAP	C\$ETST	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 37	37 PAGE	192 EG TO ADDRESS BUS V	IA EODAL, CDAL AND EIDAL BUS
9568								SS BUS VIA ECDAL, CDAL AND EIDAL BUS
9569 9570 9571 9572 9573 9574 9576 9576 9577 9578 9579 9580 9581 9582					; TO DO ; EODAL ; DONE ; AND A ; TO HA ; THE H ; FOLLO ; FOR E ; THE T	D THIS, TO BUS, TO BY SETTI NAL10 HOUSE BEEN HIGH STATE OWING DATA THE EODAL	HE TEST WILL ENABLE THE CDAL BUS, TO T NG XBCLR H AND PBCL TO ONES. THE TARGE LOADED WITH THE EID E FROM THE LOW STAT A PATTERNS, 146063, PATTERN LOADED, TH BUS, THE EIDAL BUS	TH FROM THE MODE REGISTER TO THE ADDRESS BUS. THE DATA PATH FROM THE MODE REGISTER TO THE HE EIDAL BUS, AND TO THE ADDRESS BUS. THIS IS R H TO THE HIGH STATE AND BY SETTING ADAL12 H T MODE READBACK REGISTER WILL ALSO BE CHECKED AL BUS DATA WHEN THE SIGNAL XBCLR L IS SET TO E. THE MODE REGISTER WILL BE LOADED WITH THE 031714, 125252, 052525, 177777 AND 000000. E PROGRAM WILL CHECK THE DATA TO BE PRESENT ON AND THE ADDRESS BUS. THE TEST WILL ALSO DADED INTO THE TARGET MODE READBACK REGISTER.
9583 9584 9585	024356 024356				137::	BGNTST		
9586 9587 9588 9589	024356 024362 024366	004737 012701 012702	005510 024670 000006		137	JSR MOV MOV	PC, INITTE #8\$,R1 #6,R2	SELECT AND INITIALIZE TARGET EMULATOR SETUP DATA TABLE POINTER SETUP DATA PATTERN COUNTER
9590 9591 9592	024372 024372	104404			1\$:	BGNSEG TRAP	C\$BSEG	
9593						SET VD	AL2 H TO A ONE AND THESE SIGNALS WI	THEN ZERO TO PULSE THE SIGNALS INVO L AND LL CLEAR THE PAUSE STATE MACHINE FLIP-FLOPS.
9595 9596 9597	024374 024400					CLR JSR	R4LOAD PC,CLRPSM	SETUP TO CLEAR ALL VDAL REG BITS GO PULSE INVD L VIA VDAL2 H
9598 9599						; SELECT	THE HDAL REGISTER	VIA GDAL BITS 2:0 IN CONTROL REGISTER 0
9600 9601	024404	004737	006754			JSR	PC, SLHDAL	SELECT HDAL REG VIA GDAL BITS 2:0
9602 9603 9604 9605 9606 9607 9608						;BITS W ;TO MAN ;WILL C ;ON A Z	ILL BE SET TO ZEROE IPULATE THE T-11 TI	O ONES IN THE HDAL REGISTER. ALL OTHER HDAL S. HDAL2 H ON A ONE WILL ALLOW THE PROGRAM MING AND CONTROL SIGNALS. HDAL7 H ON A ONE CLR H AND PBCLR H TO BE ASSERTED HIGH. HDAL9 H EIDAL BUS TO THE ADDRESS BUS WHEN ADAL10 H IS
9609 9610 9611	024410 024416	012737 004737	000004 007620	002342		MOV JSR	#HDAL2,R6LOAD PC,XBCLRH	:SETUP DIAGNOSTIC CONTROL BIT :SET XBCLR H AND PBCLR H TO HIGH STATE
9612 9613 9614 9615 9616 9617 9618 9619 9620						SET HI TO THE WILL C TWO SI WILL B	GH WITH XBCLR H ASS EODAL BUS. ADAL12 AUSE THE SIGNALS CO GNALS WILL ENABLE T E ENABLED TO THE EI	TO ONES IN THE ADAL REGISTER. ADAL 12 H BEING ERTED HIGH WILL ENABLE THE MODE REGISTER DATA H BEING SET HIGH WITH PBCLR H ASSERTED HIGH HB L AND COLB L TO BE ASSERTED LOW. THESE HE EDDAL BUS TO THE CDAL BUS. THE CDAL BUS DAL BUS UNCONDITIONALLY. ADAL 10 H BEING SET NG SET TO A ZERO WILL ENABLE THE EIDAL BUS TO
9621 9622 9623	024422 024430	012737 004737	012000 006614	002330		MOV JSR	#ADAL12!ADAL10,R2L PC,LDRDR2	GO LOAD, READ AND CHECK ADAL REGISTER

•	
,	

HARDWARE CVCDCA.P	TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP-81 15: TEST 37	37 PAGE	193 EG TO ADDRESS BUS VIA E	ODAL, CDAL AND EIDAL BUS
9625 9626 9627 9628 9629 9630	024436 024436 024440 024442 024444 024446	001405 104455 000002 002513 004770 104406			BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	2\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	:IF LOADED OK THEN CONTINUE :ADAL REGISTER NOT EQUAL EXPECTED
9633 9634					; SELECT	THE MODE REGISTER VIA	GDAL BITS 2:0 IN CONTROL REGISTER 0
9631 9632 9633 9634 9635 9636 9637 9638 9639	024450	004737	007006	2\$:	JSR	PC,SLMODR	;SELECT MODE REG VIA GDAL BITS 2:0
9637					;LOAD,	READ AND CHECK MODE REG	ISTER WITH DATA PATTERN FROM DATA TABLE.
9640	024454 024460 024464 024466	011137 004737 001405	002342 006672		MOV JSR BEQ ERRDF	(R1),R6LOAD PC,LDRDR6 3\$ 4,MODREG,R06ERR	GET THE DATA FROM THE DATA TABLE GO LOAD, READ AND CHECK MODE REGISTER IF LOADED OK THEN CONTINUE MODE REGISTER NOT EQUAL EXPECTED
9644 9645 9646	024466 024470 024472 024474 024476	104455 000004 002631 005020			TRAP .WORD .WORD .WORD CKLOOP	CSERDF 4 MODREG ROGERR	
9648 9649	024476	104406			TRAP	C\$CLP1	
9650					;SELECT	EODAL BUS VIA GDAL BIT	S 2:0 IN CONTROL REGISTER 0
	024500	004737	007122	3\$:	JSR	PC, SEODAL	SELECT EODAL BUS VIA GDAL BITS 2:0
9653 9654 9655 9656 9657					: ASSERT	ED HIGH AND ADAL12 H IS	TO THE EODAL BUS WHEN XBCLR H IS SET TO A ONE. READ AND CHECK THE EODAL D INTO THE MODE REGISTER.
9658 9659 9660 9661 9662	024504 024510 024514 024516 024516 024520	011137 004737 001405 104455 000004	002342 006700		MOV JSR BEQ ERRDF TRAP .WORD	(R1),R6LOAD PC,READR6 4\$ 4,MEODAL,R026ER C\$ERDF	GET THE MODE REGISTER DATA READ AND CHECK EODAL BUS TO = MODE REG IF DATA = MODE REG THEN CONTINUE MODE REG TO EODAL BUS ERROR
9664	024522 024524	003102 005034			. WORD	MEODAL RO26ER	
9666	024526 024526	104406			CKLOOP TRAP	C\$CLP1	
9668 9669							BITS 2:0 IN CONTROL REGISTER 0
9670	024530	004737	007240	4\$:	JSR	PC,SEIDAL	SELECT EIDAL BUS VIA GDAL BITS 2:0
9672 9673 9674 9675 9676 9677 9678 9679					:AT THI :VIA XB :VIA TH :ASSERT :BEING	S POINT IN TIME, THE MO BCLR H AND ADAL12 H. TH HE SIGNALS COHB L AND CO TED LOW AS A RESULT OF P SET TO A ONE. THE CDAL	DE REGISTER IS ENABLED TO THE EDDAL BUS E EDDAL BUS IS ENABLED TO THE CDAL BUS LB L. THE SIGNALS COHB L AND COLB L ARE BCLR H BEING ASSERTED HIGH AND ADAL12 H BUS IS ENABELED TO THE EIDAL BUS UNCON- HE EIDAL BUS TO CONTAIN THE MODE REGISTER

BUMPB			70/10//	1/ 050	01 15.	77 DACE	M 15		
CDCA.	P11 1	0-SEP-81	11:41	10-2EP	TEST 37	37 PAGE : MODE R	EG TO ADDRESS BUS VIA	EODAL, CDAL AND EIDAL BUS	SEQ 01
9680 9681 9682 9683 9684 9685 9686 9687 9688 9689 9690 9691	024534 024540 024546 024546 024546 024550 024552 024554 024556	011137 004737 001405 104455 000004 003270 005034 104406	002342 006700			MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	(R1),R6LOAD PC,READR6 5\$ 4,MEIDAL,R026ER C\$ERDF 4 MEIDAL R026ER	GET THE MODE REGISTER DATA LOADED CHECK EIDAL BUS TO = MODE REG DATA IF DATA = MODE REG DATA THEN CONT MODE REG TO EIDAL BUS ERROR	
9691 9692						;SELECT	THE ADDRESS BUS VIA	THE GDAL BITS 2:0 IN CONTROL REGISTER 0	
9694	024560	004737	007072		5\$:	JSR	PC, SLDADR	SELECT ADDRESS BUS VIA GDAL BITS 2:0	)
9695 9696 9697 9698						;THE EII ;RESULT ;BUS PR	DAL BUS WILL BE ENABL OF HDAL9 H BEING A Z ESENTLY CONTAINS THE	ED TO THE ADDRESS BUS AT 1.15 TIME AS A PERO AND ADAL 10 H BEING A ONE. THE EIDAL MODE REGISTER DATA.	
9699 9700 9701 9702	024564 024570 024574	011137 004737 001405	002342 006700			MOV JSR BEQ	(R1),R6LOAD PC,READR6 6\$	GET THE MODE REGISTER DATA CHECK ADDRESS BUS TO = MODE REG DATA IF ADDRESS BUS = MODE REG DATA THEN MODE REG TO ADDRESS BUS EEROR	CONT
9703 9704 9705 9706 9707 9708	024576 024576 024600 024602 024604 024606	104455 000004 003377 005034				ERRDF TRAP .WORD .WORD .WORD CKLOOP	4,MADDRS,RO26ER C\$ERDF 4 MADDRS RO26ER	, MODE REG TO ADDRESS BUS EEROR	
9709 9710	024606	104406				TRAP	C\$CLP1		
711						; SELECT	THE HDAL REGISTER VI	A GDAL BITS 2:0 IN CONTROL REGISTER 0	
713	024610	004737	006754		6\$:		PC, SLHDAL		
715 716 717 718 718 719 720						SET TH STATE HIGH S INTO T	E SIGNAL XBCLR L, WHI BY CLEARING HDAL? H I TATE WILL CLOCK THE E HE TARGET MODE READBA WILL DISABLE THE MODE	ICH IS PRESENTLY ASSERTED LOW, TO THE HIGH IN THE HDAL REGISTER. SETTING XBCLR L TO EIDAL BUS, WHICH CONTAINS MODE REGISTER DA ACK REGISTER. SETTING XBCLR H TO THE LOW E REGISTER DATA FROM THE EODAL BUS.	THE TA,
721 722 723 724	024614 024622	012737 004737	000204 007652	002342		MOV JSR	#HDAL7!HDAL2,R6LOAD PC,XBCLRL	SET VBCLR H TO THE LOW STATE	
724						;SELECT	THE TARGET MODE READ	BACK REGISTER VIA GDAL BITS 2:0	
2726	024626	004737	007206			JSR	PC, SELTMR	SELECT TARGET MODE READBACK REG VIA	GDAL BITS 2
9727 9728 9729 9730 9731 9732						: EIDAL : THE HI : TIME T : TER WI	BUS DATA WAS CLOCKED GH STATE. THE EIDAL	MODE READBACK REGISTER TO CHECK THAT THE INTO IT WHEN THE SIGNAL XBCLR L WAS SET TO BUS CONTAINED THE MODE REGISTER DATA AT TO SET HIGH. THE TARGET MODE READBACK REGISTER AT THE SIGNAL RPTS L WHEN A READ REGISTER 6	HE S-
9732 9733 9734						, cora para	, 10 1000ED 10 CONTING	AL MEDISTER O.	

							N 15		
HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:1 TEST 37	7 PAGE MODE R	195	VIA EO	DAL, CDAL AND EIDAL BUS
9736 9737 9738 9739 9740 9741 9742 9743	024636 024642 024644 024644 024646 024650 024652 024654	004737 001404 104455 000004 003335 005034	006700		7\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSEG	PC,READR6 7\$ 4,MTOTMR,R026ER C\$ERDF 4 MTOTMR R026ER		:CHECK TMR TO = MODE REG DATA :IF DATA = MODE REG THEN CONTINUE :MODE REGISTER TO TARGET MODE REG ERROR
9744 9745 9746	024654	104405			10000\$:	TRAP	C\$ESEG		
9747 9748 9749 9750	024656 024660 024662 024664	005721 005302 001410 000137	024372			TST DEC BEQ JMP	(R1)+ R2 9\$ 1\$		:UPDATE DATA TABLE PUINTER :DECREMENT DATA TABLE COUNTER :IF O THEN ALL PATTERNS DONE :GO DO NEXT PATTERN
9751 9752 9753 9754 9755 9756 9757 9758	024670 024672 024674 024676 024700 024702	146063 031714 125252 052525 177777 000000			8\$:	.WORD .WORD .WORD .WORD .WORD	146063 031714 125252 052525 177777 000000		
9759 9760 9761 9762	024704 024704 024704	104401			9\$: L10067:	ENDIST	C\$ETST		

```
9763
                                                     .SBTTL TEST 38: OLD FJA TO ADDRESS BUS VIA EODAL, CDAL, + EIDAL BUSSES
9764
9765
                                                      THIS TEST WILL CHECK THE DATA PATH FROM THE DIAGNOSTIC ADDRESS REGISTER TO THE
9766
                                                       OLD FORCE JUMP ADDRESS REGISTER, TO THE EDDAL BUS, TO THE EIDAL BUS, AND TO THE ADDRESS BUS. THIS PART OF THE TEST USES THE PAUSE STATE MACHINE LOGIC TO LOAD THE OLD FORCE JUMP ADDRESS REGISTER AND TO PLACE THE OLD FORCE JUMP
9767
9768
9769
                                                       ADDRESS REGISTER DATA ONTO THE EODAL BUS. WHEN THE OLD FORCE JUMP ADDRESS REGISTER DATA IS ENABLED TO THE EODAL BUS, THE TEST WILL ENABLE THE DATA TO THE TDAL BUS AND LATCH THE DATA INTO THE TDAL DIAGNOSTIC LATCHES. THE NEXT PART OF THE TEST WILL CHECK THAT THE TDAL DIAGNOSTIC LATCHES CAN BE ENABLED
9770
9771
9772
9773
                                                     ; TO THE EIDAL BUS AND THAT THE EIDAL BUS CAN BE ENABLED TO THE EODAL BUS THROUGH
9774
9775
                                                     : THE DATA BUS.
9776
9777
       024706
024706
024706
024712
9778
                                                                BGNTST
9779
                                                    T38::
                   004737 012701
                                                                           PC, INITTE #23$,R1
                                                                                                            ; SELECT AND INITIALIZE TARGET EMULATOR
9780
                              005510
                                                                JSR
9781
                              026114
                                                                MOV
                                                                                                             GET ADDRESS OF DATA TABLE
9782
9783
        024716
                   012702
                                                                                                             COUNTER FOR NUMBER OF DATA PATTERNS
                                                                MOV
                                                                           #6.R2
                              000006
9784
9785
9786
9787
       024722
024722
024724
                                                   13:
                                                                BGNSEG
                   104404
                                                                TRAP
                                                                           C$BSEG
                   005037 002346
                                                                CLR
                                                                           R6MASK
                                                                                                             CLEAR MASK FOR REG 6
9788
                                                                :SELECT THE MODE REG BY SETTING GDAL2 TO A ONE AND GDAL1 AND GDALO TO A ZERO.
9789
9790
                                                                           PC, SLMODR
       024730 004737 007006
                                                                JSR
                                                                                                             GO SELECT MODE REG VIA CONTROL REG O
9791
9792
                                                                ; LOAD, READ AND CHECK MODE REGESTER BITS MR 15:0 WITH ZEROES. MR BIT 11
9793
                                                                ON A ZERO WILL ENABLE 16 BIT ADDRESS SELECTION TO THE PAUSE STATE MACHINE
9794
       024734 005037
024740 004737
024744 001405
024746 104455
024750 000004
024752 002631
024754 005020
024756 104406
9795
                   005037
                              002342
                                                                           R6LOAD
                                                                                                             ; SETUP DATA TO BE ZERO
9796
9797
                                                                JSR
                                                                                                             :LOAD, READ AND CHECK MODE REGISTER
                              006672
                                                                           PC, LDRDR6
                                                                BEQ
                                                                                                             ; IF LOADED OK THEN CONTINUE
9798
                                                                           4, MODREG, ROSERR
                                                                ERRDF
                                                                                                             MODE REGISTER NOT EQUAL TO 0
9799
                                                                TRAP
                                                                           C$ERDF
9800
9801
9802
                                                                . WORD
                                                                . WORD
                                                                           MODREG
                                                                 . WORD
                                                                           R06ERR
9803
                                                                CKLOOP
9804
9805
9806
                                                                           C$CLP1
                                                                TRAP
                                                                ; SET GDAL1 AND GDALO TO ONES IN THE GDAL REGISTER TO SELECT THE HDAL
9807
9808
                                                                REGISTER ON A WRITE OR READ COMMAND TO CONTROL REGISTER 6.
9809
        024760 004737 006754
                                                 2$:
                                                                JSR
                                                                           PC, SLHDAL
                                                                                                             :SELECT HDAL REG VIA GDAL BITS 2:0
9810
9811
9812
9813
                                                                :LOAD, READ AND CHECK HDAL REGISTER WITH HDAL9 H AND HDAL2 H SET TO ONES.
                                                                ; HDAL9 H SET TO A ONE WILL ENABLE THE OUTPUTS OF THE DIAGNOSTIC ADDRESS ; REGISTER ONTO THE ADDRESS BUS AND DISABLE THE EIDAL BUS FROM THE ADDRESS ; BUS. HDAL2 H ON A ONE WILL ALLOW THE PROGRAM TO GENERATE THE T-11
9814
9815
                                                                :TIMING AND CONTROL SIGNALS.
9816
        024764 024772
                   012737
                                         002342
                                                                MOV
                                                                           #HDAL9!HDAL2,R6LOAD
                                                                                                            SETUP BITS TO BE LOADED
                              001004
                   004737
                              006672
                                                                JSR
                                                                          PC, LDRDR6
                                                                                                             GO LOAD, READ AND CHECK HOAL REGISTER
```

CACD	CA.PII	10-357-01	11.41		ILSI .	30. OLD 137	TO ADDRESS BOS VIA	LODAL, CDAL, FEIDAL	003323	324 0
98	19 024776 20 025000 21 025000 22 025002 23 025004 24 025006 25 025010 26 025010 27	001405 104455 000004 002605 005020 104406				.WORD CKLOOP	3\$ 4,HDALRG,ROGERR C\$ERDF 4 HDALRG ROGERR C\$CLP1	; IF LOADED OK TH ; HDAL REGISTER N	EN CONTINUE OT EQUAL EXPECTED	1
98 98 98 98	27 28 329 330 331				,	:SELECT :ZEROES.		SS REGISTER BY SETTI COMMAND TO CONTROL L BE SELECTED.	NG GDAL BITS 2:0 TO REGISTER 6, THE DIAG-	,
98	025012	004737	007072		3\$:	JSR	PC, SLDADR	GO SELECT DIAG.	ADDRESS REG VIA GDAL 2:0	0
98	34					; LOAD, R ; FOLLOWI	READ AND CHECK THE DI ING DATA PATTERNS: 12	AGNOSTIC ADDRESS REG 5252, 052525, 177400	ISTER WITH ONE OF THE , 000377, 177777, + 00000	00.
98 98 98 98 98 98 98	336 337 025016 338 025022 339 025026 340 025030 341 025030 342 025032 343 025034 344 025034 345 025040 347	004737 001405 104455 000004 002735 005020	002342 006672	. •		BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	(R1),R6LOAD PC,LDRDR6 4\$ 4,ADDRRG,R06ERR C\$ERDF 4 ADDRRG R06ERR C\$CLP1	GET DATA PATTER; GO LOAD READ AN ; IF LOADED OK TH ; DIAG ADDRESS RE	N RFOM TABLE D CHECK DIAG ADDRESS REG EN CONTINUE G NOT EQUAL EXPECTED	
98 98 98 98	348 349 350 351 352					SET ADA ADALO C WILL CA WHEN TH EIDAL E	AL13 H, ADAL10 H AND ON A ONE WILL HOLD TH AUSE THE PAUSE STATE HE SIGNAL XRAS H IS P BUS TO THE ADDRESS BU	ADALO H TO 1'S AND A E BREAK LOGIC CLEARE MACHINE TO BE ENTERE ULSED. ADAL10 H ON S WHEN HDAL9 H IS SE	LL OTHER ADAL BITS TO 0.  D. ADAL4 ON A ZERO  D ON A FETCH CYCLE  A ONE WILL ENABLE THE  T TO, A O LATER ON IN THE	TEST.
98 98 98	353 354 025042 355 025050 356 025054 357 025056 359 025060 360 025062 361 025064 362 025066 363 025066 364 365 366 367 368 025070 370	001405 104455 000002 002513 004770	022001 006614	002330	4\$:	CKLOOP	#ADAL13!ADAL10!ADAL0 PC,LDRDR2 5\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1		ITS TO BE LOADED ND CHECK ADAL REG EN CONTINUE OT EQUAL 1	
98	865 866	•				SET VDA	AL2 H TO A ONE AND TH	EN CLEAR VDAL2 H. VD.	AL2 H ON A ONE WILL	
98 98 98	367 368 025070 369 025074	005037 004737	002334 007712		5\$:		R4LOAD PC,CLRPSM	SETUP TO CLEAR	ALL BITS IN VDAL REG	
98	371 372						ALT H TO A ONE IN THE			
. 98	373 374 025100	052737	000200	002334			#VDAL7,R4LOAD	SETUP BIT TO BE	LOADED	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 38	37 PAGE : OLD FJ	D 16 E 198 DA TO ADDRESS BUS VIA EODAL, CDAL, + EIDAL BUSSES
9875 9876 9877 9878 9879 9880 9881 9882 9883	025106 025112 025114 025114 025116 025120 025122 025124 025124	001405 104455 000003 002537 005004	006640			JSR BEQ ERRDF IRAP .WORD .WORD CKLOOP TRAP	PC.LDRDR4  6\$ :IF LOADED OK THEN CONTINUE  3.VDALRG.R4EROR :VDAL REGISTER  C\$ERDF  VDALRG R4EROR  C\$CLP1
9884 9885 9886 9887		ſ				: TO ONE	THE HDAL REGISTER BY SETTING GDAL2 TO A ZERO AND GDAL1 AND GDALO S. BITS IN THE HDAL REGISTER WILL BE SET AND CLEARED LATER IN . TEST TO CAUSE PULSES ON THE SIGNALS XRAS H, XRAS L, XCAS H, XCAS L
9888 9889	025126	004737	006754		6\$:	JSR	PC.SLHDAL ;GO SELECT HDAL REG VIA GDAL 2:0
9890 9891 9892 9893 9894 9895 9896 9897 9898 9899 9900 9901 9902 9903 9904						;HIGH, ;HIGH S ;IS LOW ;TO THE ;SIGNAL ;HIGH, ;WHEN T ;PSMW H ;REGIST ;SIGNAL	THE SIGNAL XRAS H AND XRAS L BY SETTING AND CLEARING HDAL12 H.  IGNAL XRAS H WILL CLOCK THE STATE OF THE SIGNAL FETCT H, WHICH IS  INTO THE EDFET FLIP-FLOP, THUS SETTING THE SIGNAL EDFET H TO THE  STATE. THE SIGNAL XRAS H WILL CLOCK THE STATE OF ADAL4 H, WHICH  IN, INTO THE PAUSE MODE FLIP-FLOP, THUS SETTING THE SIGNAL PAUSE L  HIGH STATE. THE SIGNAL SOP H WILL BE ASSERTED HIGH WHEN THE  PAUSE L IS ASSERTED HIGH. WHEN SOP H AND EDFET H ARE ASSERTED  THE PAUSE STATE WORKING FLIP-FLOP WILL BE DIRECT SET TO A ONE.  THE PAUSE STATE WORKING FLIP-FLOP IS SET TO A ONE, THE SIGNAL  H WILL BE ASSERTED HIGH. THE SIGNAL PSMW H IS READ IN THE VDAL  TER AS VDAL9 H. WHEN EDFET H AND SOP H ARE ASSERTED HIGH, THE  TO THE PAUSE STATE SYNC FLIP-FLOP.
9905 9906 9907 9908 9909 9910 9911 9912 9913 9914 9915						;SIGNAL ;PULSE ;CLOCK ;PRESEN ;ADDRES ;LOADED ;A PULS ;TO BE ;WHEN B	GNAL XRAS H WILL CAUSE THE SIGNAL RASP H TO BE PULSED. WHEN THE RASP H IS PULSED AND THE SIGNAL EDFET H IS ASSERTED HIGH, A WILL BE ISSUED ON THE SIGNAL DFET H. THE SIGNAL DFET H WILL THE ADDRESS BUS INTO THE OLD FORCE JUMP ADDRESS REGISTER. AT THE STATE THE DIAGNOSTIC ADDRESS REGISTER IS ENABLED ONTO THE SS BUS, THEREFORE THE OLD FORCE JUMP ADDRESS REGISTER. WILL BE WITH THE DATA FROM THE DIAGNOSTIC ADDRESS REGISTER.  SE ON XRAS H WITH FETCT H SET HIGH WILL CAUSE THE BIFET FLIP-FLOP SET TO A ONE, THUS SETTING THE SIGNAL BIFET L TO THE LOW STATE. BIFET L IS ASSERTED HIGH,
9916 9917 9918 9919 9920						; A RESU	IGNAL BTS1 H WILL BE ASSERTED HIGH. INTER L IS ASSERTED HIGH AS JUST OF XSELO L AND XSEL1 L BEING ASSERTED HIGH. BTS1 L WILL BE IN THE VDAL REGISTER AS VDAL BIT 5 WHEN ADAL10 H IS SET TO A ONE IT IS NOW.
9921 9922	025132 025140	012737 004737		002342		MOV JSR	#HDAL9!HDAL2,R6LOAD ;BITS PREVIOUSLY SET IN HDAL REG PC,XRAS ;PULSE XRAS H AND XRAS L VIA HDAL12 H
9923 9924 9925 9926 9927 9928 9929 9930						;THE LO ;STATE ;ALSO C ;BEING ; PA	VDAL7 H IN THE VDAL REGISTER THUS SETTING THE SIGNAL FETCT H TO DW STATE. CHECK THE PAUSE STATE MACHINE TO BE IN THE FOLLOWING AS A RESULT OF SOP H AND EDFET H BEING ASSERTED HIGH. CHECK VDAL REGISTER BIT 5 TO BE SET TO A ONE AS A RESULT OF BTS1 H ASSERTED HIGH AND ADAL10 H BEING A ONE.  AUSE STATE WORKING - PSMW H - 1  AUSE STATE SYNC - EPSF H - 0

-	HARDWAR CVCDCA.	E TESTS	MACY11	30(1046)	16-SEP	-81 15:	37 PAGE	E 16	DAL, CDAL, + EIDAL BUSSES
	9931		0-357-01	11.41		1531 30		BIT ADDRESS - EPFN H -	
	9932 9933 9934 9935 9936 9937 9938 9939 9941 9942 9943 9944	025144 025152 025160 025166 025172 025174 025174 025176 025200 025202 025204 025204	042737 013737 052737 004737 001405 104455 000003 002537 005004 104406	000200 002334 001040 006646	002334 002336 002336		BIC MOV BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL7,R4LOAD R4LOAD,R4GOOD #VDAL9!VDAL5,R4GOOD PC,LDRD4R 7\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	EXPECT PSMW H AND BTS1 H TO BE SET
	9946 9947 9948 9949 9950 9951 9952 9953						SIGNAL SIGNAL SETTIN WILL A	YCAS H GOING FROM A ZEI 'PB H', WHICH IS HIGH, IG THE PAUSE STATE SYNC LSO CLOCK THE PREVIOUS	ETTING AND CLEARING HDAL13 H. THE RO TO A ONE WILL CLOCK THE LEVEL OF THE INTO THE PAUSE STATE SYNC FLIP-FLOP, THUS FLIP-FLOP TO A ONE. THE SIGNAL XCAS H STATE OF THE PAUSE STATE SYNC FLIP-FLOP (0) FLOP, THUS CLOCKING THE 16 BIT ADDRESS
	9954 9955 9956 9957 9958 9959						; WHEN A ; WILL O ; THE BT ; TO THE ; SIGNAL	PULSE IS ISSUED ON XCA CCUR ON THE SIGNAL ASPI FET FLIP-FLOP WILL BE CO HIGH STATE. WHEN BIFE BIS1 H WILL BE ASSERTED	S H AND XRAS L IS ASSERTED HIGH, A PULSE L. WHEN A PULSE IS ISSUED ON ASPI L, LEARED, THUS SETTING THE SIGNAL BIFET L T L AND INTER L ARE ASSERTED HIGH, THE D LOW.
	9960 9961	025206	004737	007376		7\$:	JSR	PC,XCAS	SET XCAS H TO THE HIGH STATE
-	9962 9963 9964 9965 9966 9967 9968						; IN THE ; ALSO C ; LOW AN ; PA ; PA	DAL REGISTER AND CHECK FOLLOWING STATE AS A RI HECK VDAL5 H TO BE A ZEI ID ADAL10 H BEING SET TO LUSE STATE WORKING - PSMI LUSE STATE SYNC - EPSF H BIT ADDRESS - EPFN H -	THE PAUSE STATE MACHINE FLIP-FLOPS TO BE ESULT OF THE SIGNAL XCAS H BEING SET TO 1. RO AS A RESULT OF BTS1 H BEING ASSERTED A ONE.  W H - 1  - 1 0
The same and other party and the same and th	9969 9970 9971 9972 9973 9974 9975 9976 9977 9978 9979 9980 9981	025212 025220 025226 025232 025234 025234 025236 025240 025242 025244	052737 042737 004737 001405 104455 000003 002537 005004 104406	002000 000040 006654	002336		BIS BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL10,R4GOOD #VDAL5,R4GOOD PC.READR4 8\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	SETUP TO EXPECT PAUSE STATE SYNC - EPSF EXPECT BTS1 H TO BE A ZERO FROM ASPI L GO READ AND CHECK PAUSE STATE MACHINE IF LOADED OK THEN CONTINUE EPSF H NOT SET/BTS1 H NOT LOW VIA ASPI L
-	9982 9983 9984 9985						:TOGGLE :THIS I :PULSED	THE SIGNAL XPI H BY SE'S DONE TO SIMULATE A MAI THE EDFET H FLIP-FLOP	TTING AND CLEARING THE SIGNAL HDAL15 H. CHINE CYCLE. WHEN THE SIGNAL XPI H IS WILL BE SET TO A ZERO.
1	9986	025246	004737	007502		8\$:	JSR	PC,XPI	GO PULSE XPI H VIA HDAL15 H

```
9987
9988
                                                                 :TOGGLE THE SIGNALS XRAS H AND XRAS L BY SETTING AND CLEARING HDAL12 H.
 9989
                                                                 WITH THE SIGNAL FETCT H SET LOW AND A PULSE BEING ISSUED ON KRAS H, THE
 9990
9991
9992
9993
9994
9995
                                                                EDFET FLIP-FLOP WILL BE CLOCKED TO A ZERO, THUS ASSERTING THE SIGNAL EDFETH TO THE LOW STATE. WHEN EDFETH IS ASSERTED LOW, THE SIGNAL PB H WILL BE ASSERTED LOW. WHEN XRAS H IS PULSED, THE SIGNALS RASP H
                                                                :AND RASP L WILL BE PULSED.
:THE PAUSE STATE WORKING FLIP-FLOP WILL BE CLOCKED TO A ONE BY THE
;SIGNAL RASP L WHEN EPFN L, EP8N L, AND PSMW H ARE ALL ASSERTED HIGH.
 9996
 9997
9998
                                                                           PC.XRAS
         025252 004737 007272
                                                                JSR
                                                                                                            :GO PULSE XRAS H BY HDAL12
 9999
                                                                READ THE VDAL REGISTER AND CHECK THE PAUSE STATE MACHINE FLIP-FLOPS
                                                                : TO BE IN THE FOLLOWING STATE AS A RESULT OF XRAS H BEING PULSED.
10000
10001
                                                                       PAUSE STATE WORKING - PSMW H - 1
PAUSE STATE SYNC - EPSF H - 1
10002
10003
                                                                       16 BIT ADDRESS - EPFN H - 0
                                                                                                       CHECK VDAL AND PAUSE STATE MACHINE
IF OK THEN CONTINUE
PAUSE STATE WORKEN
10004
         025256
025262
025264
025264
025266
025270
                                                                           PC . READR4
10005
                    004737
                               006654
                                                                JSR
10006
                    001405
                                                                BEQ
                                                                           3, VDALRG, R4EROR
10007
                                                                                                            : PAUSE STATE WORKING F/F PROBABLY NOT SET
                                                                ERRDF
                                                                TRAP
                     104455
                                                                            CSERDF
10009
                                                                 . WORD
                    000003
10010
                    002537
                                                                 . WORD
                                                                           VDALRG
10011 025272 005004
10012 025274
10013 025274 104406
                                                                 . WORD
                                                                           R4EROR
                                                                CKLOOP
                                                                TRAP
                                                                           C$CLP1
10014
                                                                ;SET THE SIGNAL XCAS H TO A ONE BY SETTING HDAL13 H TO A ONE. THE ;SIGNAL XCAS H GOING FROM A O TO A 1 WILL CLOCK THE LEVEL OF THE ;SIGNAL 'PB H', WHICH IS LOW, INTO THE PAUSE STATE SYNC FLIP-FLOP, ;THUS CLOCKING THE PAUSE STATE SYNC FLIP-FLOP TO A ZERO. THE SIGNAL
10015
10016
10017
10018
10019
                                                                 :XCAS H WILL ALSO CLOCK THE PREVIOUS OUTPUT OF THE PAUSE STATE SYNC
10020
                                                                 :FLIP-FLOP (1) INTO THE 16 BIT ADDRESS FLIP FLOP, THUS CLOCKING THE
10021
                                                                :16 BIT ADDRESS FLIP-FLOP TO A ONE.
10022
10023 025276 004737 007410
                                              9$:
                                                                JSR
                                                                           PC_XCASH
                                                                                                          SET THE SIGNAL XCAS H TO HIGH STATE
10024
10025
                                                                 READ THE VDAL REGISTER AND AND CHECK THE PAUSE STATE MACHINE FLIP-
                                                                 FLOPS TO BE IN THE FOLLOWING STATE AS A RESULT OF XCAS H BEING A 1.
                                                                       PAUSE STATE WORKING - PSMW H - 1
PAUSE STATE SYNC - EPSF H - 0
16 BIT ADDRESS - EPFN H - 1
10027
10028
10029
10030
                    042737
052737
004737
                                                                                                        CLEAR BITS FOR EPSF H
10031
         025302
                               002000 002336
                                                                           #VDAL10,R4GOOD
         025310
025316
025322
025324
10032
                               004000
                                          002336
                                                                           #VDAL 11 . 34GOOD
                                                                BIS
                                                                                                           SET BIT FOR EPFN H
                               006654
                                                                           PC, READIX4
                                                                JSR
                                                                                                           GO READ VDAL AND PAUSE STATE MACHINE
10034
10035
                                                                           10$
                     001405
                                                                BEQ
                                                                                                           : IF OK THEN CONTINUE
                                                                           3. VDALRG, R4EROR
                                                                ERRDF
                                                                                                           :EPFN H PROBABLY NOT SET IN VDAL REG
         025324
025326
025330
10036
10037
                                                                TRAP
                                                                            CSERDF
                     104455
                     000003
                                                                 . WORD
                                                                . WORD
10038
                     002537
                                                                           VDALRG
10039 025332
10040 025334
                     005004
                                                                 . WORD
                                                                           R4EROR
                                                                CKLOOP
         025334
10041
                    104406
                                                                TRAP
                                                                           C$CLP1
10042
```

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 38	37 PAGE : OLD FJ		16 PUS VIA EOD	AL, CDAL,	+ EIDAL E	BUSSES	
10043 10044 10045 10046						JUMP A	THE EODAL BU DDRESS REGIST READ COMMAND T O THE LSI-11	ER SHOULD B O CONTROL R	E ENABLED EGISTER 6	ON THE ECO	DAL BUS AT	THIS TIME.
10047						JSR	PC, SEODAL		;SELECT	EODAL BUS	VIA GDAL E	BITS 2:0
10049 10050 10051 10052 10053 10054 10055 10056 10057 10058 10059 10060 10061 10062 10063 10064 10065						THE FO IN THE (ADDRE THE FO THE SI RESULT SIGNAL FLIP-F	FIRST PULSE RCE JUMP ADDR DIAGNOSTIC A SS BUS TO FOR RCE JUMP ADDR GNALS DEARH L OF THE FL S EARH H AND LOP WAS CLEAR WAS SET AND C AS A RESULT OF GNAL ACAS H B BIT ADDRESS A THE SIGNAL ER WAS LOADED D FORCE JUMP	ESS REGISTE DDRESS REGI CE JUMP ADD ESS REGISTE AND OEARL IP-FLOP ''G EARL H BEIN ED AT THE B LEARED. TH THE 16 BIT EING ASSERT MODE. THE RPT7 L AND INTO THE O	R SHOULD STER VIA RESS REGI R WILL BE L. THESE ET NEW AD IG ASSERTE EGINNING E SIGNAL ADDRESS ED HIGH, FOLLOWING CHECK THA LD FORCE	HAVE BEEN THE CLOCK! STER). AT ENABLED TO SIGNALS AT DRESS' BE D HIGH. TO OF THE TES EARH H AND FLIP-FLOP AND MODE F SECTION TO T THE DIAG JUMP ADDRE	LOADED WITHIS POINT THIS POINT THIS POINT THIS POINT THE EOD ARE ASSERTE THE "GET NEST WHEN VOADE BEING SET REGISTER BEING SET	THE THE DATA DET H  NT IN TIME, AL BUS VIA ED LOW AS A ED AND THE EW ADDRESS' AL REGISTER RE ASSERTED TO A ONE, IT 11 SETUP THE EODAL DRESS ER AND THAT
10066 10067 10068 10069 10070 10071 10072 10073 10074 10075 10076	025342 025346 025352 025354 025354 025356 025360 025362 025364	011137 004737 001405 104455 000004 003147 005020	002342 006700			MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	(R1),R6LOAD PC,READR6 11\$ 4,FEODAL,R06 C\$ERDF 4 FEODAL R06ERR	ERR	;READ FO ;IF FORC ;FORCE J	RCE JUMP ADE E JUMP ADE UMP ADDRES	ADDRESS ON PRESS REG ( SS REG TO E	OK THEN CONT EODAL BUS ERR
10078							CT THE HDAL R					
10080	025366	004737	006754		11\$:	JSR						DAL BITS 2:0
10082 10083 10084 10085 10086 10087						:HIGH S :THE HI :LOW.	NG THE SIGNAL STATE BY SETTI IGH STATE WILL SET HDAL9 H T WHICH IT IS, T LAGNOSTIC ADDR	NG HDAL15 H CAUSE THE O A ZERO. HE EIDAL BU	I TO A ON SIGNALS C WHEN HDAL IS WILL BE	E. SETTIMONB L AND 9 H IS A 2 ENABLED	NG THE SIGN COLB L TO ZERO AND AL TO THE ADDR	BE ASSERTED DAL10 H IS A RESS BUS AND
10088 10089 10090	025372 025400	012737 004737	020004 007514	002342		MOV JSR	#HDAL13!HDAL PC,XPIH	2,R6LOAD	SETUP B	H AND PP	DUSLY LOADE	D (XCAS H)
10091 10092 10093						;SELECT	THE EIDAL BU	S VIA GDAL	BITS 2:0	IN CONTROL	REGISTER	0
10094	025404	004737	007240			JSR	PC, SEIDAL		;SELECT	EIDAL BUS	VIA GDAL E	BITS 2:0
10096 10097 10098						:AT THI :JUMP A :SIGNAL	IS POINT IN TI ADDRESS REGIST COMB L AND C	ME, THE EOD ER DATA, WI OLB L. THE	AL BUS, W LL BE ENA SIGNALS	HICH CONTA BLED TO TH COHB L AND	AINS THE OL HE EIDAL BU COLB L AF	D FORCE US VIA THE RE ASSERTED

HARDWARE TESTS MACY11 30(1046) CVCDCA.P11 10-SEP-81 11:41	16-SEP-81 15:37 PAGE 202 TEST 38: OLD FJA TO ADDRESS BUS VIA EDDAL, CDAL, + EIDAL BUSSES
10099 10100 10101 10102	:LOW AS A RESULT OF THE PAUSE STATE WORKING FLIP-FLOP BEING SET; MODE :REGISTER BIT 11 BEING A ZERO AND PPI H BEING ASSERTED HIGH. THE :PROGRAM WILL READ AND CHECK THE EIDAL BUS TO CONTAIN THE OLD FORCE :JUMP ADDRESS REGISTER DATA.
10102 10103 10104 025410 011137 002342 10105 025414 004737 006700 10106 025420 001405 10107 025422 10108 025422 104455 10109 025424 000004 10110 025426 003446 10111 025430 005034 10112 025432 10113 025432 104406 10114	MOV (R1),R6LOAD ;GET OLD FJA REGISTER DATA JSR PC,RÉADR6 ;READ EIDAL BUS FOR OLD FJA DATA BEQ 12\$ ;IF DATA OK THEN CONTINUE ERRDF 4,FJAEID,R026ER ;OLD FJA TO EIDAL BUS ERROR VIA EODAL TRAP C\$ERDF .WORD 4 .WORD FJAEID .WORD R026ER CKLOOP TRAP C\$CLP1
10115	; SELECT THE ADDRESS BUS VIA GDAL BITS 2:0 IN CONTROL REGISTER 0
10117 025434 004737 007072 10118 10119 10120 10121	; SELECT ADDRESS BUS VIA GDAL BITS 2:0  ;AT THIS POINT IN TIME THE EIDAL BUS SHOULD BE ENABLED TO THE ADDRESS; BUS BY ADAL10 H BEING A ONE AND HDAL9 H BEING A ZERO. THE EIDAL BUS; PRESENTLY CONTAINS THE OLD FORCE JUMP ADDRESS REGISTER DATA.
10121 10122 10123 025440 011137 002342 10124 025444 004737 006700 10125 025450 001405 10126 025452 10127 025452 104455 10128 025454 000004 10129 025456 003501 10130 025460 005034 10131 025462 10132 025462 104406	MOV (R1),R6LOAD ;GET DATA LOADED INTO OLD FJA REGISTER JSR PC,READR6 ;READ AND CHECK ADDRESS BUS FOR OLD FJA BEQ 13\$ ;IF DATA CK THEN CONTINUE FRRDF 4,FJAADR,R026ER ;FORCE JUMP ADDRESS TO ADDRESS BUS ERROR TRAP C\$ERDF .WORD 4 .WORD FJAADR .WORD R026ER CKLOOP TRAP C\$CLP1
10133 10134 10135 10136 10137 10138 10139 10140 10141 10142	THE OLD FORCE JUMP ADDRESS REGISTER IS PRESENTLY ENABLED TO THE EDDAL BUS, THE CDAL BUS, THE EIDAL BUS AND THE ADDRESS BUS. THE CDAL BUS IS ALSO ENABLED TO THE TDAL BUS VIA THE SIGNALS DTHB L AND DTLB L. THE SIGNALS DTHB L AND DTLB L ARE ASSERTED LOW AS A RESULT OF PSELO L, PSEL1 L, PBCLR L AND CPI L BEING ASSERTED HIGH AND THE SIGNAL CCAS H BEING ASSERTED LOW. TO CHECK THE DATA PATH TO THE TDAL BUS, THE TEST WILL CLOCK THE TDAL BUS INTO THE TDAL DIAGNOSTIC LATCH BY SETTING AND FAND CLEARING VDAL2 H. BY SETTING AND CLEARING VDAL2 H, THE PAUSE STATE MACHINE FLIP-FLOPS WILL BE CLEARED AND THE TDAL BUS WILL BE CLATCHED INTO THE TDAL DIAGNOSTIC LATCH.
10144 10145 025464 005037 002334 10146 025470 004737 007712 10147	13\$: CLR R4LOAD ;SETUP TO EXPECT ALL BITS CLEARED ;PULSE INVD L AND INVD H VIA VDAL2 H ;CLOCK TDAL BUS INTO TDAL DIAG LATCH
10148 10149 10150	RESELECT THE HDAL REGISTER VIA GDAL BITS 2:0 IN CONTROL REGISTER 0
10151 025474 004737 006754 10152	JSR PC, SLHDAL ; SELECT HDAL REGISTER VIA GDAL BITS 2:0
10153 10154	SET THE SIGNALS XCAS H AND PCAS H TO THE LOW STATE BY CLEARING HDAL13 H

HARDWAR CVCDCA.		MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 38	37 PAGE : OLD FJA	203 A TO ADDRESS BUS VIA EOD	AL, CDAL, + EIDAL BUSSES
10155 10156	025500 025506	012737 004737	120004 007442	002342		MOV JSR	#HDAL15!HDAL13!HDAL2,R6	OAD ; SETUP PREVIOUSLY LOADED BITS ; SET XCAS H AND PCAS H TO LOW STATE
10157 10158						SET THE	SIGNALS XPI H AND PPI	TO THE LOW STATE BY CLEARING HDAL15 H.
10159	025512	004737	007546			JSR	PC,XPIL	
10161 10162 10163 10164 10165						SET THE	JS WILL BE ENABLED TO TH	FIGH STATE BY SETTING HDAL7 H TO A ONE.  ERTED HIGH AND ADAL12 H IS A ZERO, THE  CDAL BUS VIA THE SIGNALS DBHB L AND
10166	025516	004737	007620			JSR	PC,XBCLRH	; SET PBCLR H TO HIGH STATE VIA HDAL7 H
10168 10169 10170 10171 10172						:SET VDA	BLE THE TDAL DIAGNOSTIC ALO H TO A ONE. THE TDAI RCE JUMP ADDRESS REGISTED VDAL2 H WAS SET AND CLEA	ATCH ONTO THE TDAL BUS THE TEST WILL DIAGNOSTIC LATCH WAS LOADED WITH THE REPORT OF THE TEST WHEN THE TRED.
10173 10174 10175 10176 10177	025522 025530 025534 025536	052737 004737 001405	000001 006640	002334		BIS JSR BEQ ERRDF	14\$	;SETUP BIT TO ENABLE TDAL LATCH ;GO LOAD, READ AND CHECK VDAL REGISTER ;IF LOADED OK THEN CONTINUE ;VDAL OR PAUSE STATE MACHINE ERROR
10177 10178 10179 10180 10181	025536 025540 025542 025544	104455 000003 002537 005004				TRAP .WORD .WORD .WORD	C\$ERDF 3 VDALRG R4EROR	
10182	025546 025546	104406				CKLOOP TRAP	C\$CLP1	
10184 10185 10186						;SELECT	THE EIDAL BUS VIA GDAL	BITS 2:0 IN CONTROL REGISTER 0
10187 10188	025550	004737	007240		145:	JSR	PC,SEIDAL	; SELECT EIDAL BUS VIA GDAL BITS 2:0
10189 10190 10191 10192 10193 10194 10195 10196						; EARLIEF; VDALO F ; THE STO ; RESULT ; HIGH.	R IN THIS TEST VIA VDALZ H BEING A ONE. THE TDAL GNALS DBHB L AND DBLB L. OF ADAL12 H BEING A ZER READ AND CHECK THE EJDA	DIAGNOSTIC LATCH, WHICH WAS LOADED H, IS ENABLED TO THE TDAL BUS BY BUS IS ENABLED TO THE CDAL BUS VIA THESE SIGNALS ARE ASSERTED LOW AS A D AND THE SIGNAL PBCLR H BEING ASSERTED BUS TO CONTAIN THE DATA WHICH WAS ADDRESS REGISTER EARLIER IN THIS TEST.
10197	025554 025560 025564 025566	011137 004737 001405	002342 006700			MOV JSR BEQ ERRDF	(R1),R6LOAD PC,READR6 15\$ 4,FJATDL,R026ER	GET THE OLD FJA REGISTER DATA READ EIDAL BUS FOR OLD FJA DATA IF DATA OK THEN CONTINUE OLD FJA TO TDAL LATCH TO EIDAL BUS ERROR
10198 10199 10200 10201 10202 10203 10204 10205 10206 10207 10208	025566 025570 025572 025574	104455 000004 003536 005034				TRAP .WORD .WORD .WORD	C\$ERDF 4 FJATDL R026ER	
10205	025576 025576	104406				CKLOOP TRAP	C\$CLP1	
10207						; SELECT	THE HDAL REGISTER VIA G	DAL BITS 2:0 IN CONTROL REGISTER 0
10209 10210	025600	004737	006754		15\$:	JSR	PC, SLHDAL	; SELECT HDAL REGISTER VIA GDAL BITS 2:0

	J 10	
HARDWARE TESTS MACY11 30(1046) CVCDCA.P11 10-SEP-81 11:41	16-SEP-81 15:37 PAGE 204 TEST 38: OLD FJA TO ADDRESS BUS VIA EODAL, CDAL, + EIDAL BUSSES	

10211									
10212						SET TH	E SIGNAL PBCLR H TO TH	E LOW STATE BY CLEARING HDAL7 H.	
10214 10215	025604 025612	012737 004737	000204 007652	002342		MOV JSR	#HDAL7!HDAL2,R6LOAD PC,XBCLRL	SETUP BITS PREVIOUSLY LOADED SET PBCLR H TO THE LOW STATE VIA	HDAL7
10216 10217 10218 10219 10220 10221 10222 10223 10224 10225						;SETTIN ;PSELO ;THE CD ;WILL B ;AND MS ;LOW AN	IG HDAL6, HDAL5, AND HD H AND PSEL1 H ARE ASSE PAL BUS AGAIN VIA THE S RE ENARLED TO THE FIDAL	L1 H, AND MSDI H TO THE HIGH STATE BY ALO TO ONES IN THE HDAL REGISTER. WHERTED HIGH, THE TDAL BUS WILL BE ENABLIGNALS DBHB L AND DBLB L. THE CDAL BOUNCONDITIONALLY. THE SIGNALS MSHIGH AS A RESULT OF XSELO L BEING ASSED HIGH. THESE TWO SIGNALS WILL ENABLED TO THE EODAL BUS.	ED TO BUS BDI H
10226 10227 10228	025616 025624 025630	052737 004737 001405	000141 006672	002342		BIS JSR BEQ	#HDAL6!HDAL5!HDAL0,R6 PC,LDRDR6 16\$	:GO LOAD READ AND CHECK HOAL REGIS	DI H TO HIGH S
10229 10230 10231	025632 025632 025634	104455				ERRDF TRAP .WORD	4, HDALRG, ROSERR CSERDF	HDAL REGISTER NOT EQUAL EXPECTED	
10232 10233 10234	025636 025640 025642	002605 005020				.WORD .WORD CKLOOP	HDALRG ROGERR		
10235	025642	104406				TRAP	C\$CLP1		
10236 10237 10238 10239						;HIGH W	HEN HDALO H IS SET TO	ECK THAT THE SIGNAL MSDI H IS ASSERTE A ONE. THE LOGIC LEVEL OF THE SIGNAL VDAL REGISTER AS VDAL REGISTER BIT 6.	
10240 10241 10242 10243	025644 025652 025656	052737 004737 001405	000100 006654	002336	16\$:	BIS JSR BEQ	#VDAL6,R4GOOD PC,READR4 17\$	SETUP TO EXPECT MSDI H AS A ONE READ AND CHECK VDAL AND PAUSE STA	ATE .
10244	025660 025660	104455				ERRDF TRAP	3, VDALRG, R4EROR C\$ERDF	: VDAL REG ERROR - MSDI H PROBABLY	A 0
10246	025662	000003				.WORD	VDALRG		
10248 10249 10250	025666 025670 025670	104406				.WORD CKLOOP TRAP	R4EROR C\$CLP1		
10251						;SELECT	EIDAL BUS VIA GDAL BI	TS 2:0 IN CONTROL REGISTER 0	
10253	025672	004737	007240		17\$:	JSR	PC, SEIDAL	; SELECT EIDAL BUS VIA GDAL BITS 2:	0
10251 10252 10253 10254 10255 10256 10257 10258 10259 10261 10262 10263						:BY VDA :THE SI :RESULT :CDAL B :DIAGNO	ALO H BEING A ONE. THE GNALS DBHB L AND DBLB OF THE SIGNALS PSELO BUS IS ENABLED TO THE E	OSTIC LATCH IS ENABLED TO THE TDAL BUTTDAL BUS IS ENABLED TO THE CDAL BUS L. THESE SIGNALS ARE ASSERTED LOW AS HAND PSELT HEING ASSERTED HIGH. TO IDAL BUS UNCONDITIONALLY. THE TDAL EARLIER IN THIS TEST WITH THE OLD FOR	VIA A HE
10264 10265 10266	025676 025702 025706	011137 004737 001405	002342 006700			MOV JSR BEQ	(R1),R6LOAD PC,READR6 18\$	GET OLD FJA REGISTER DATA LOADED READ EIDAL BUS FOR OLD FJA REG DA	ATA

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 38	37 PAGE : OLD FJ	205 A TO ADDRESS BUS VIA EOD	AL, CDAL, + EIDAL BUS	SSES
10267 10268 10269 10270 10271 10272 10273 10274 10275 10276 10277	025710 025710 025712 025714 025716 025720 025720	104455 000004 003536 005034 104406				ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	4.FJATDL,R026ER C\$ERDF 4 FJATDL R026ER C\$CLP1	OLD FJA TO TDAL LAT	CH TO EIDAL BUS ERROR
10275						; SELECT	THE EODAL BUS VIA GDAL	BITS 2:0 IN CONTROL R	REGISTER O
10276	025722	004737	007122		18\$:,	JSR	PC, SEODAL	; SELECT EODAL BUS VI	A GDAL BITS 2:0
10278 10279 10280 10281 10282 10283 10284 10285 10286 10287 10288 10289 10290 10291 10292 10293 10294 10295 10296						:BY VDA :BUS VI :EIDAL :BY THE :OF XSE :BUS BY :HIGH A :LATCH	S TIME, THE TDAL DIAGNOS LO H BEING SET TO A ONE. A THE SIGNALS DBHB L AND BUS UNCONDITIONALLY. TH SIGNAL MSDO H. THE SIG LO L BEING ASSERTED LOW. THE SIGNAL MSDI H BEING S A RESULT OF HDALO H BE WAS LOADED EARLIER IN THE DATA.	THE TDAL BUS IS ENA DBLB L. THE CDAL BU E EIDAL BUS IS ENABLE NAL MSDO H IS ASSERTE THE DATA BUS IS ENA ASSERTED HIGH. THIS ING SET TO A ONE. TH	BLED TO THE CDAL, IS IS ENABLED TO THE ID TO THE DATA BUS ID HIGH AS A RESULT IBLED TO THE EODAL IS SIGNAL IS ASSERTED IE TDAL DIAGNOSTIC
10290 10291 10292 10293 10294 10295 10296 10297 10298 10299 10300	025726 025732 025736 025740 025740 025742 025744 025746 025750 025750	004737 001405 104455 000004 003607 005034	002342 006700			MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	(R1),R6LOAD PC,READR6 19\$ 4,TDLEOD,R026ER C\$ERDF 4 TDLEOD R026ER C\$CLP1	IT DATA ON THEN CON	DATA + EIDAL BUSSES
10301						:SET AD :DBLB L	AL13 H TO A ZERO. ADAL1 TO BE ASSERTED WHEN PSE	3 H ON A ZERO WILL EN L1 H IS A ONE.	IABLE THE SIGNAL
10301 10302 10303 10304 10305 10306 10307 10308 10309 10310 10311 10312 10313 10314 10315 10316 10317	025752 025760 025764 025766 025766 025770 025772 025774 025776	042737 004737 001405 104455 000002 002513 004770 104406	020000 006614	002330	19\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#ADAL13,R2LOAD PC,LDRDR2 20\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	;SETUP BIT TO BE CLE ;GO LOAD, READ AND C ;IF LOADED OK THEN C ;ADAL REGISTER NOT E	HECK ADAL REG
10315						:SELECT	THE HDAL REGISTER VIA G	DAL BITS 2:0 IN CONTR	OL REGISTER O.
10317	026000	004737	006754		20\$:	JSR	PC, SLHDAL	SELECT HDAL REGISTE	R VIA GDAL BITS 2:0
10318 10319 10320 10321 10322						; TO THE	E SIGNAL PSELO H TO THE HIGH STATE BY SETTING HEGISTER.	LOW STATE AND SET THE DALS TO ZERO AND HDAL	SIGNAL PSEL1 H 6 TO ONE IN THE

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 38	37 PAGE : OLD FJ	206 A TO ADDRESS BUS VIA EODA	AL, CDAL, + EIDAL BUSSES	SEQ 0206
10323 10324 10325 10326 10327 10328 10329 10330 10331 10332	026004 026012 026020 026024 026026 026036 026030 026032 026034 026036	012737 042737 004737 001405 104455 000004 002605 005020 104406	000145 000040 006672	002342 002342		MOV BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL6!HDAL5!HDAL2!HDAL0 #HDAL5,R6LOAD PC,LDRDR6 21\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	O,R6LOAD ;SETUP BITS PREVIOUSLY LOADED ;SET THE SIGNAL PSELO H TO LOW STATE ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED	
10334 10335 10336 10337						;SELECT	EIDAL BUS VIA GDAL BITS	2:0 IN CONTROL REGISTER 0.	
10337	026040	004737	007240		21\$:	JSR	PC, SEIDAL	; SELECT EIDAL BUS VIA GDAL BITS 2:0	
10338 10339 10340 10341 10342 10343 10344 10345						:BY VDAI :LOW BY :ASSERTI :ASSERTI :THE TII	LO H BEING A ONE. THE LO	TIC LATCH IS ENABLED TO THE TDAL BUS DW BYTE OF TDAL BUS IS ENABLED TO THE HE SIGNAL DBLB L. THIS SIGNAL IS E SIGNALS PSEL1 H AND ADAL13 L BEING S ENABLED TO THE EIDAL BUS UNCONDITIONALLY. LOADED EARLIER IN THIS TEST WITH THE OLD TA.	
10346 10347 10348 10349 10350 10351 10352 10353 10354 10355	026044 026050 026054 026062 026066 026070 026070 026072 026074	005037 111137 012737 004737 001404 104455 000004 003536 005034	002342 002342 177400 006700	002346	226.	CLR MOVB MOV JSR BEQ ERRDF TRAP .WORD .WORD	R6LOAD (R1),R6LOAD #177400,R6MASK PC,READR6 22\$ 4,FJATDL,R026ER C\$ERDF 4 FJATDL R026ER	CLEAR PREVIOUS BITS GET LOW BYTE OF OLD FJA REG DATA LOADED MASK OUT HIGH BYTE READ EIDAL BUS FOR OLD FJA REG DATA IF DATA OK THEN CONTINUE OLD FJA TO TDAL LATCH TO EIDAL BUS ERROR	
10356 10357 10358 10359	026100 026100 026100	104405			22 <b>\$</b> : 10000 <b>\$</b> :	ENDSEG	C\$ESEG		
10360	026102 026104 026106 026110	005721 005302 001410 000137	024722			TST DEC BEQ JMP	(R1)+ R2 24\$ 1\$	;UPDATE POINTER TO DIAG ADDRESS DATA TABLE ;CHECK IF ALL PATTERNS HAVE BEEN LOADED ;IF YES THEN END OF TEST ;IF NOT THEN LOAD NEXT PATTERN	
10361 10362 10363 10364 10365 10366 10367 10368 10370 10371 10372 10373 10374	026114 026116 026120 026122 026124 026126	125252 052525 177400 000377 177777 000000			23\$:	.WORD .WORD .WORD .WORD .WORD	125252 052525 177400 000377 177777 000000		
10372 10373 10374 10375	026130 026130 026130	104401			24 <b>\$</b> : L10070:	ENDTST TRAP	C\$ETST		,

BCDEFGHIJKLMNBCDEFGHIJKMNBCDEFGHIJKMNBCDEFGHIJKMNBCDEFGHIJKMNBCMNBCMNBCMNBCMNBCMNBCMNBCMNBCMNBCM	USER DOCUMENTATION USER DOCUMENT	KLMNBCDEFGHIJKLMNBCDAGAGAGAGAGAGAGAGAGAGAGAGAGAGAGAGAGAGAG	HARDWARE TESTS	ECTIONS MACY11 ECTIONS MACY11 ECTIONS MACY11 ECTIONS MACY11 MACY11 30(1046	10000000000111111111111111111111111111	HARDWARE TESTS MACY11	30(1046 30(1046
0 5	GLOBAL AREAS MACY11 30(10 GLOBAL AREAS MACY11 30(10 GLOBAL AREAS MACY11 30(10	046 K 9 046 L 9 046 M 9 046 N 9 046 B 10 046 C 10	HARDWARE TESTS HARDWARE TESTS	MACY11 30(1046 MACY11 30(1046 MACY11 30(1046	F 14 G 14 H 14	HARDWARE TESTS MACY11	30(1046 30(1046 30(1046

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:	37 PAGE	B 1 207 EGISTER TO EODAL BUS	TO FINAL BUS TEST
10376		0-327-01	11.41					ODAL BUS TO EIDAL BUS TEST
10377 10378 10379 10380 10381 10382 10383 10384 10385 10386 10387 10388 10390 10391 10393 10394 10395					BUS N EIDAL REGIS COUNT DATA	IA THE S BUS VIA STER CAN DATA PA PATTERN	IGNAL INTER L AND THE SIGNAL COLB L. BE CLEARED WHEN THE STERN WILL BE LOADED	AL REGISTER CAN BE ENABLED TO THE EDDAL HAT THE EDDAL BUS CAN BE ENABLED TO THE THE TEST WILL ALSO CHECK THAT THE EDAI SIGNAL INTER L IS ASSERTED LOW. A BINARY O INTO THE FDAL REGISTER STARTING WITH A TING BY FOUR UNTIL THE DATA PATTERN 375 HAS
10387 10388 10389	026132 026132				139::	BGNTST		
10390 10391 10392	026132 026136	004737	005510			JSR	PC, INITTE R1	SELECT AND INITIALIZE TARGET EMULATOR START BINARY COUNT PATTERN AT ZERO.
10393	026140 026140	104404			1\$:	BGNSEG TRAP	C\$BSEG	
10395	026142	005037	002346			CLR	R6MASK	SETUP TO CHECK ALL 16 BITS ON REG 6 READ
10396 10397 10398 10399								THEN A ZERO TO CLEAR THE PAUSE STATE MACHINE .S INVD L AND INVD H.
10400 10401 10402	026146 026152					CLR JSR	R4LOAD PC,CLRPSM	SETUP TO O ALL OTHER BITS ; PULSE INVO L AND INVO H VIA VDAL2 H
10403 10404 10405 10406						: ENABLE	AL13 H TO A ONE IN THE LOW BYTE OF THE	THE ADAL REGISTER. ADAL 13 H ON A ONE WILL EDDAL BUS TO THE CDAL BUS WHEN PSEL1 H IS THIS TEST.
10407 10408 10409 10410 10411 10412 10413 10414 10415 10416 10417 10418	026156 026164 026170 026172 026172 026174 026176 026200 026202	012737 004737 001405 104455 000002 002513 004770 104406	020000 006614	002330		MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#ADAL13,R2LOAD PC,LDRDR2 2\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	;SETUP BIT TO BE SET TO A ONE ;GO LOAD, READ AND CHECK ADAL REGISTER ;IF LOADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL EXPECTED
10419						;SELECT	THE HDAL REGISTER V	IA GDAL BITS 2:0 IN CONTROL REGISTER 0
10421	026204	004737	006754		2\$:	JSR	PC, SLHDAL	; SELECT HDAL REG VIA GDAL BITS 2:0
10423 10424 10425						SET HD: A ONE SIGNAL	WILL ALLOW THE PROGR	ALL OTHER HDAL BITS TO A ZERO. HDAL2 H ON RAM TO GENERATE THE T-11 TIMING AND CONTROL
10426 10427 10428 10429 10430 10431	026210 026216 026222 026224 026224	012737 004737 001405 104455	000004 006672	002342		MOV JSR BEQ ERRDF TRAP	#HDAL2,R6LOAD PC.LDRDR6 3\$ 4,HDALRG,R06ERR C\$ERDF	; SETUP BIT TO BE LOADED ; GO LOAD, READ AND CHECK HDAL REGISTER ; IF LOADED OK THEN CONTINUE ; HDAL REGISTER NOT EQUAL EXPECTED

10432	026226	000004	11:41		1531 39	.WORD	208 EGISTER TO EOD	AL BUS TO E	EIDAL BUS	TEST		
10433	026230 026232	002605				.WORD	HDALRG ROGERR					
10434 10435 10436	026234 026234	104406				CKLOOP TRAP	C\$CLP1					
10437 10438 10439						; SELECT	FDAL AND EOAI	REGISTER V	IA GDAL	BITS 2:0	IN CONTROL R	EGISTER O
10440	026236	004737	007154		3\$:	JSR	PC, SLFDAL		; SELECT	FDAL AND	EOAI REGISTE	R VIA GDAL
10442 10443 10444 10445						;LOAD R ;FROM 1 ;LOADED	EAD AND CHECK F TO 377 BY AN I AND CHECKED WI	DAL REGIST INCREMENT O ITH A DATA	F FOUR.	7:0 WITH THE EOA. OF ALL OF	A BINARY COUL I REGISTER WIN	NT PATTERN LL BE
10446 10447 10448	026242 026246 026254	010137 052737 004737	002342 177401 006672	002342		MOV BIS JSR	R1,R6LOAD #177401,R6LOAD PC,LDRDR6	)	GET THE	FDAL BIN	NARY COUNT PA G BITS TO ONE: CHECK FDAL + I EN CONTINUE	TTERN S + FDALO H
10449 10450	026262	001405	000012			BEQ ERRDF	4, EOAIFD, ROSER		IT LUAD	ED OK THE	EN CONTINUE GISTER ERROR	EUAI NEG-S
10451 10452	026262 026264	104455				TRAP .WORD	CSERDF		, con con	TOAL NE	OISTEN ENNON	
10453 10454 10455	026266 026270 026272	002676				.WORD	EOAIFD ROGERR					
10456 10457 10458	026272	104406				CKLOOP TRAP	C\$CLP1					
10459						:SELECT	THE HDAL REGIS	STER VIA GD	AL BITS	2:0 IN CO	ONTROL REGIST	ER O
10460 10461	026274	004737	006754		4\$:	JSR	PC, SLHDAL		:SELECT	THE HDAL	REG VIA GDAL	BITS 2:0
10462 10463 10464 10465 10466 10467 10468						:WHEN X: :INTER	AL6 H TO A ONE H ON A ZERO WIL SELO L IS ASSER H AND INTER L W L IS ASSERTED L ER WILL BE ENAB	IL CAUSE TH RTED HIGH A VILL BE ASS OW, THE EO	IE SIGNAL ND XSEL1 SERTED HI NAI REGIS	XSELO L L IS ASS GH AND LO TER WILL	TO BE ASSERTE SERTED LOW, TH DW RESPECTIVEL BE CLEARED AN	ED HIGH.
10469 10470 10471	026300 026306 026312	012737 004737 001405	000104 006672	002342		MCV JSR BEQ	#HDAL6!HDAL2,R PC,LDRDR6 5\$		: GO LOAD	ED OK THE	ND CHECK HDAL	
10472 10473 10474	026314 026314 026316	104455				ERRDF TRAP .WORD	4.HDALRG,ROGER CSERDF	R	;HDAL RE	GISTER NO	OT EQUAL EXPE	TED
10475 10476	026320 026322	002605				.WORD	HDALRG ROBERR					
10477 10478	026324 026324	104406				CKLOOP	C\$CLP1					
10479						:SELECT	THE EOAI AND F	DAL REGIST	ER VIA G	DAL BITS	2:0 IN CONTRO	DL REG O
10481 10482 10483	026326	004737	007154		5\$:		PC, SLFDAL				FDAL REG VIA	
10484 10485 10486 10487						BEING A	SELO L IS ASSER H AND INTER L W ASSERTED LOW WI ES PREVIOUSLY.	ILL BE ASS	ERTED HI	GH AND LO	W RESPECTIVEL	Y. INTER I

HARDWAR CVCDCA.		MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 39	37 PAGE : FDAL R	EGISTER TO EODAL BUS TO	EIDAL BUS TEST
10489 10490 10491 10492 10493 10494 10495 10497 10498 10499 10500 10501 10502 10503	026332 026336 026342 026346 026350 026350 026352 026354 026356 026360	010137 005237 004737 001405 104455 000004 002676 005020	002342 002342 006700			MOV INC JSR BEG ERRDF TRAP .WORD .WORD .WORD CKLOOP	R1,R6LOAD R6LOAD PC,READR6 6\$ 4,EOAIFD,RO6ERR C\$ERDF 4 EOAIFD R06ERR	GET THE FDAL REGISTER DATA SETUP TO EXPECT FDALO H TO BE SET ALSO CHECK IF EDAI REG WAS O'ED VIA INTER L SIF DATA OK THEN CONTINUE SINTER L FAILED TO ZERO EDAI REGISTER
10499	026360	104406				TRAP	C\$CLP1	
10501 10502								2:0 IN CONTROL REGISTER 0
10503	026362	004737	007122		6\$:	JSR	PC,SEODAL	SELECT EDDAL BUS VIA GDAL BITS 2:0
10505 10506 10507						:WHEN T :ENABLE :CHECK	HE SIGNAL INTER L IS ASS D TO THE LOW BYTE OF THE THE EODAL BUS TO CONTAIN	ERTED LOW, THE FDAL REGISTER WILL BE EODAL BUS. THIS NEXT SECTION WILL FDAL REGISTER DATA.
10503 10504 10505 10506 10507 10508 10509 10510 10511 10513 10514 10515 10516 10516 10519 10520	026366 026372 026400 026404 026406 026410 026412 026414 026416 026416	010137 012737 004737 001405 104455 000004 003666 005020 104406	002342 177400 006700	002346		MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R1,R6LOAD #177400,R6MASK PC,READR6 7\$ 4,FDALEO,RO6ERR C\$ERDF 4 FDALEO R06ERR	GET FDAL REGISTER DATA LOADED SETUP TO IGNORE HIGH BYTE ON READ READ AND CHECK EDDAL BUS FOR FDAL DATA IF DATA OK THEN CONTINUE FDAL REG TO EDDAL BUS ERROR
10521						; SELECT	THE EIDAL BUS VIA GDAL	BITS 2:0 IN CONTROL REGISTER 0
10522 10523 10524	026420	004737	007240		7\$:	JSR	PC, SEIDAL	SELECT EIDAL BUS VIA GDAL BITS 2:0
10525 10526 10527 10528 10529 10530						;AT THI ;EODAL ;ENABLE ;THE SI ;ONE, P	S TIME, THE FDAL REGISTE BUS VIA THE SIGNAL INTER D TO THE CDAL BUS AND TO GNAL COLB L IS ASSERTED SEL1 H BEING ASSERTED HI	R IS ENABLED TO THE LOW BYTE OF THE L. THE LOW BYTE OF THE EODAL BUS IS THE EIDAL BUS VIA THE SIGNAL COLB L. LOW AS A RESULT OF ADAL13 H BEING A GH AND PSELO L BEING ASSERTED HIGH.
10530 10531 10532 10533 10534 10535 10536 10537 10538 10540 10541 10542 10543	026424 026430 026436 026442 026444 026446 026450 026452 026454	010137 012737 004737 001405 104455 000004 003722 005034 104406	002342 177400 006700	002346		MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP : SET TH	R1,R6LOAD #177400,R6MASK PC,READR6 8\$ 4,FDALEI,R026ER C\$ERDF 4 FDALEI R026ER C\$CLP1 E SIGNAL ADAL13 H TO A Z	GET THE FDAL REGISTER DATA LOADED SETUP TO IGNORE THE HIGH BYTE GO READ EIDAL BUS FOR FDAL REG DATA IF DATA OK THEN CONTINUE FDAL REG TO EODAL TO EIDAL BUS ERROR  ERO. DOING THIS WILL CAUSE THE SIGNAL

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 39	37 PAGE : FDAL RI	210 EGISTER TO EODAL BUS TO	EIDAL BUS TEST
10544						:COLB L	TO BE ASSERTED HIGH, THE D TO THE EIDAL BUS.	IUS DISABLING THE EODAL BUS TO THE CDAL
10546 10547 10548 10549 10550 10551 10553 10553 10555 10556 10557 10558 10559	026456 026462 026466 026470 026470 026472 026474 026476 026500	005037 004737 001405 104455 000002 002513 004770 104406	002330 006614		8\$:		R2LOAD PC,LDRDR2 9\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	SETUP TO CLEAR ADAL13 H GO LOAD, READ AND CHECK ADAL REGISTER IF LOADED OK THEN CONTINUE ADAL REGISTER NOT EQUAL EXPECTED
10558								DAL BITS 2:0 IN CONTROL REGISTER 0
10561	026502	004737	006754		95:		PC,SLHDAL	
10562 10563 10564 10565 10566 10567						; PROGRAL ; THE PRO	S POINT IN TIME, THE SIG BLE THE LOW BYTE OF THE M MUST ASSERT THE SIGNAL OGRAM MUST SET THE SIGNA OGRAM WILL SET PPI H AND H AND HDAL3 H TO ONES R	ENALS ETR L AND DMG L ARE ASSERTED HIGH.  EODAL BUS TO THE CDAL AND EIDAL BUS, THE  COLB L TO THE LOW STATE. TO DO THIS,  LS PPI H AND PR/WLB H TO THE HIGH STATE.  PR/WLB H TO THE HIGH STATE BY SETTING  RESPECTIVELY.
10568 10569 10570 10571 10572 10573 10574 10575 10576 10577 10578	026506 026514 026520 026524 026526 026526 026530 026532 026534 026536	012737 005037 004737 001405 104455 000004 002605 005020 104406	100114 002346 006672	002342		MOV CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL15!HDAL6!HDAL3!HDA R6MASK PC,LDRDR6 10\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	;SETUP TO CHECK ALL HDAL REG BITS ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED
10580 10581						;SELECT	EIDAL BUS VIA GDAL BITS	2:0 IN CONTROL REGISTER 0
10582 10583	026540	004737	007240		10\$:	JSR	PC,SEIDAL	SELECT EIDAL BUS VIA GDAL BITS 2:0
10584 10585 10586 10587 10588 10589						BUS IS	EDDAL BUS VIA THE SIGNA	L REGISTER IS ENABLED TO THE LOW BYTE INTER L. THE LOW BYTE OF THE EODAL AND EIDAL BUS VIA THE SIGNAL COLB L. LOW AS A RESULT OF THE SIGNALS ETR L. NG ASSERTED HIGH.
10590 10591 10592 10593 10594 10595 10596 10597 10598 10599	026544 026550 026556 026562 026564 026564 026566 026570	010137 012737 004737 001405 104455 000004 003722 005034	002342 177400 006700	002346		MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD	R1,R6LOAD #177400,R6MASK PC,READR6 11\$ 4,FDALEI,R026ER C\$ERDF 4 FDALEI R026ER	GET FDAL REGISTER DATA LOADED SETUP TO IGNORE THE HIGH BYTE GO READ EIDAL BUS FOR FDAL REG DATA IF DATA OK TEHN CONTINUE FDAL TO EODAL TO EIDAL BUS ERROR

							F 1	
HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 39	37 PAGE : FDAL R		EIDAL BUS TEST
10600 10601 10602	026574 026574	104406				CKLOOP TRAP	C\$CLP1	
10603						;RESELE		GDAL BITS 2:0 IN CONTROL REGISTER 0
10605	026576	004737	006754		11\$:	JSR	PC, SLHDAL	:SELECT HDAL REGISTER VIA GDAL BITS 2:0
10604 10605 10606 10607 10608						;RESET	ALL HDAL REGISTER BITS TO	O ZERO EXCEPT HDAL REGISTER BIT 2.
10609 10610 10611 10612 10513	026602 026610 026614 026616	012737 004737 001404	000004 006672	002342		MOV JSR BEQ ERRDF	#HDAL2,R6LOAD PC,LDRDR6 12\$ 4,HDALRG,R06ERR	SETUP TO CLEAR ALL BITS EXCEPT BIT 2 GO LOAD, READ AND CHECK HDAL REGISTER IF LOADED OK THEN CUNTINUE HDAL REGISTER NOT EQUAL EXPECTED
10614 10615 10616 10617 10618 10619 10620	026616 026620 026622 026624 026626	104455 000004 002605 005020			12\$:	TRAP CO.WORD 4 .WORD H .WORD R ENDSEG	CSERDF 4 HDALRG ROGERR	THE REGISTER NOT EGONE EXPECTED
10618	026626 026626	104405			10000\$:	TRAP	C\$ESEG	
10620 10621 10622 10623 10624 10625	026630 026634 026636	062701 105701 001402	000004			ADD TSTB BEQ	#FDAL2,R1 R1 13\$	:UPDATE BINARY COUNT PATTERN BY 4 :CHECK IF PATTERN DONE :IF YES THEN EXIT THE TEST
10624	026640	000137	026140			JMP	1\$	IF NOT THEN LOAD NEXT PATTERN
10625 10626 10627 10628 10629	026644 026644 026644	104401			13\$: L10071:	ENDTST TRAP	C\$ETST	
10029								

HARDWAR CVCDCA.		MACY11 0-SEP-81		16-SEP		37 PAGE : CHECK	THE SIGNALS "READ H" AN	ID 'MSDI H''	
10630 10631 10632					:++		: CHECK THE SIGNALS 'RE		
10633 10634 10635 10636 10637 10638 10639 10640					; AND L ; ON TH	OW. THE	L CHECK THAT THE SIGNAL SE SIGNALS ARE ASSERTED SIGNALS TO THE GATES WHO DI H ARE READ IN THE VD	) HIGH AND LOW BY CHANG HICH GENERATE THE SIGNA	SING THE LOGIC LEVELS
10639	026646				T40::	BGNTST			
10041	026646	004737	005510		140	JSR	PC, INITTE	SELECT AND INITIALI	ZE TARGET EMULATOR
10642 10643 10644	026652 026652	104404				BGNSEG TRAP	C\$BSEG		
10645						;SELECT	MODE REGISTER VIA GDAL	BITS 2:0 IN CONTROL R	EGISTER O
10647	026654	004737	007006			JSR	PC,SLMODR	SELECT MODE REG VIA	GDAL BITS 2:0
10649 10650 10651 10652						: ZERO W	ALL BITS IN THE MODE RE ILL CAUSE THE SIGNAL MR ESPECTIVELY.	GISTER. MODE REGISTER	ASSERTED LOW AND
10653 10654 10655 10656 10657	026660 026664 026670 026672 026672	005037 004737 001405	002342 006672			CLR JSR BEQ ERRDF TRAP	R6LOAD PC,LDRDR6 1\$ 4,MODREG,RO6ERR C\$ERDF	;SETUP TO CLEAR ALL ;GO LOAD, READ AND C ;IF LOADED OK THEN C ;MODE REGISTER NOT E	HECK MODE REG
10658 10659 10660 10661 10662	026674 026676 026700 026702	000004 002631 005020				.WORD .WORD .WORD CKLOOP TRAP	MODREG ROGERR CSCLP1		
10663	020,02	104400					THE FDAL AND EDAI REGI	STER VIA GDAL BITS 2:0	IN CONTROL REG O
10665 10666	026704	004737	007154		1\$:	JSR	PC, SLFDAL	SELECT FDAL VIA GDA	
10667 10668 10669 10670 10671 10672						:A ZERO :ON A R :FDAL1	ALO H TO A ONE AND ALL . FDALO H ON A ONE WIL EAD COMMAND TO CONTROL H ON A ZERO WILL ALLOW WHEN THE SIGNAL DMG L	L ALLOW THE EOAI REGIS REGISTER 6 INSTEAD OF THE DMG FLIP-FLOP TO D	GISTER BITS TO TER TO BE READ THE CTL REGISTER. EASSERT THE SIGNAL
10673 10674 10675 10676 10677 10678 10679 10680 10681 10682 10683	026710 026716 026722 026724 026724 026726 026730 026732 026734 026734	012737 004737 001405 104455 000004 002676 005020 104406	000001 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#FDALO,R6LOAD PC,LDRDR6 2\$ 4,EOAIFD,R06ERR C\$ERDF 4 EOAIFD R06ERR C\$CLP1	SETUP BIT TO BE LOA LOAD, READ AND CHEC IF OK THEN CONTINUE EOAI OR FDAL REGIST	K EOAI AND FDAL REG
10684 10685						;SELECT	HDAL REGISTER VIA GDAL	BITS 2:0 IN CONTROL R	EGISTER O

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 40	37 PAGE 213 : CHECK THE SIGNALS 'READ H' AND 'MSDI H'				
10686 10687 10688	026736	004737	006754		2\$:	JSR	PC, SLHDAL	SELECT HOAL REG VIA GOAL BIT	rs 2:0	
10689 10690 10691						SET HD	AL REG BIT 2 ON A 1 AND ALLOW THE PROGRAM TO GENE	ALL OTHER BITS TO A O. HDAL2 RATE THE T-11 TIMING AND CONTR	H ON A ONE ROL SIGNALS.	
10692 10693 10694	026742 026750 026754	012737 004737 001405	000004 006672	002342		MOV JSR BF.Q	#HDAL2,R6LOAD PC,LDRDR6 3\$	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK HDAL IF LOADED OK THEN CONTINUE	REGISTER	
10695 10696 10697	026756 026756 026760	104455				ERRDF TRAP .WORD	4, HDALRG, ROSERR CSERDF	HDAL REGISTER NOT EQUAL EXPE	CTED	
10698 10699 10700 10701	026762 026764 026766 026766	002605 005020 104406				.WORD .WORD CKLOOP TRAP	HDALRG ROGERR C\$CLP1			
10702 10703 10704	020.00	101100						O TO ONES AND ALL OTHER ADAL E L BE ASSERTED HIGH WHEN ADAL 10 IG AND DMG FLIP-FLOPS ARE CLEAR	BITS TO	
10705 10706 10707						; SIGNAL	PSLO H WILL ENABLE THE	IG AND DMG FLIP-FLOPS ARE CLEAR SIGNALS EDEOC H AND REAT H TO . ADALO H ON A 1 WILL HOLD THE	THE	
10708 10709 10710	026770 026776 027002	012737 004737 001405	002001 006614	002330	3\$:	MOV JSR BEQ	#ADAL10!ADAL0,R2LOAD PC,LDRDR2 4\$	SETUP BITS TO BE LOADED LOAD, READ AND CHECK ADAL RESTIF LOADED OK THEN CONTINUE	GISTER	
10710 10711 10712 10713 10714	027004 027004 027006	104455				ERRDF TRAP .WORD	2.ADALRG,R2EROR CSERDF	ADAL REGISTER NOT EQUAL EXPE	CTED	
10714 10715 10716 10717	027010 027012 027014	002513				.WORD .WORD CKLOOP	ADALRG RZEROR			
10718 10719 10720	027014	104406						ZERO. THIS IS DONE TO INITIAL		
10721 10722 10723 10724						:STATE.	STATE MACHINE FLIP-FLOPS SETTING AND CLEARING V IVD H TO BE PULSED.	DAL2 H WILL CAUSE THE SIGNALS	INVD L	
10725 10726 10727	027016 027022	005037 004737	002334 007712		4\$:	CLR JSR	R4LOAD PC,CLRPSM	SETUP TO CLEAR ALL OTHER R/W GO PULSE INVD L VIA VDAL2 H	BITS	
10728 10729 10730						; HD	AL3 H - 1 ASSERTS XR/	HDAL REGISTER BITS TO THE STAT WLB H TO THE HIGH STATE WHB H TO THE HIGH STATE	E INDICATED	
10731 10732 10733						: HD	AL12 H - 1 ASSERTS XRA	S H TO THE HIGH STATE	T 11 IS	
10734 10735 10736						:HIGH.	THE SIGNAL PSLU H IS AS	TO A ONE AND MODE REGISTER BI L BE ASSERTED HIGH. THE SIGNA GISTER WHEN THE SIGNAL PSLO H SERTED HIGH AS A RESULT OF THE	DMG FLIP-	
10737 10738 10739 10740						:FLOP B	AS THE SIGNAL READ H. V	N A ONE, AND THE PAUSE STATE WILL REAT H WILL BE READ IN VOAL DAL REGISTER BIT 6, WHICH INDIMSDI H, WILL ALSO BE SET TO A	REGISTER	
10741						:IS ASS	ERTED HIGH AS A RESULT O	F SIGNALS XSELO L, ADAL 10 H, P	SMW L.	

HARDWAR!	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 40	:37 PAGE	I 1 SE 214 C THE SIGNALS 'READ H' AND 'MSDI H'	SEQ 0214
10742							H, AND ETR L ALL BEING ASSERTED HIGH.	
10743 10744 10745 10746 10747 10748 10749 10750 10751 10752 10753 10754 10755 10756 10757	027026 027034 027040 027042 027042 027044 027046 027050 027052 027052	012737 004737 001405 104455 000004 002605 005020 104406	030034 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#HDAL13!HDAL12!HDAL4!HDAL3!HDAL2,R6LOAD ;BITS TO BE LOADED PC,LDRDR6 ;GO LOAD, READ AND CHECK HDAL REGISTER 5\$ ;IF LOADED OK THEN CONTINUE 4.HDALRG,RO6ERR ;HDAL REGISTER NOT EQUAL EXPECTED C\$ERDF 4 HDALRG RO6ERR C\$CLP1	
10755 10756	02705/	052777	000110	000774			VDAL BITS 6 + 3 TO BE A 1 AS A RESULT OF MSDI H + READ H BEING SET H	IGH.
10759 10760 10761 10762 10763 10764 10765 10766	027054 027062 027066 027070 027070 027072 027074 027076 027100 027100	052737 004737 001405 104455 000003 002537 005004 104406	000110 006654	002336	5\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	C\$CLP1	
10768 10769 10770 10771 10772						SET AD SIGNAL THE SI ASSERT	ADAL REGISTER BIT 10 TO A ZERO. WHEN ADAL 10 H IS A ZERO, THE AL REAT H WILL BE DISABLED FROM THE VDAL REGISTER AS A RESULT OF SIGNAL PSLO H BEING ASSERTED LOW. THE SIGNAL MSDI H WILL BE REED LOW WHEN ADAL 10 H IS SET TO A ZERO.	
10773 10774 10775 10776 10777 10778 10779 10780 10781 10782	027102 027110 027114 027116 027116 027120 027122 027124 027126 027126	042737 004737 001405 104455 000002 002513 004770 104406	002000 006614	002330	6\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#ADAL10,R2LOAD PC,LDRDR2 7\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1  ;SETUP TO CLEAR ADAL10 H ;GO LOAD, READ AND CHECK ADLA REGISTER ;IF LOADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL EXPECTED  C\$CLP1	
10783 10784 10785 10786 10787						; ARE AS	THE VDAL REGISTER TO CHECK THAT THE SIGNAL PSLO H AND MSDI H ASSERTED LOW. WHEN PSLO H IS ASSERTED LOW, THE SIGNAL REAT H, I IS PRESENTLY HIGH, WILL BE DISABLED FROM THE VDAL REGISTER.	
10787 10788 10789 10790 10791 10792 10793 10794 10795 10796 10797	027130 027134 027140 027142 027142 027144 027146 027150 027152	005037 004737 001405 104455 000003 002537 005004	002336 006654		7\$:	CLR JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	R4GOOD PC.READR4 S\$ 3.VDALRG.R4EROR C\$ERDF  VDALRG R4EROR C\$CLP1  ; SETUP TO EXPECT READ H AND MSDI H A O ; READ VDAL AND PAUSE STATE MACHINE ; IF OK THEN CONTINUE ; MSDI H AND/OR READ H PROBABLY NOT O  C\$CLP1	

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 215 CVCDCA.P11 10-SEP-81 11:41 TEST 40: CHECK THE SIGNALS 'READ H' AND 'MSDI H'

10798 10799						;SET AD	AL10 H TO A 1 TO CAUSE T	THE SIGNALS PSLO H, READ H, + MSDI H TO BE SET H	IGH
10800 10801 10802 10803 10804 10805 10806 10807 10808 10809 10810 10811	027154 027162 027166 027170 027170 027172 027174 027176 027200 027200	052737 004737 001405 104455 000002 002513 004770 104406	002000 006614	002330	8\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#ADAL10,R2LOAD PC,LDRDR2 9\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	SET BIT TO SET ADAL10 H TO A ONE GO LOAD, READ AND CHECK ADAL REGISTER IF LOADED OK THEN CONTINUE ADAL REGISTER NOT EQUAL EXPECTED	
10812 10813 10814							CK THE VDAL REGISTER TO C SSERTED HIGH AGAIN	CHECK THAT THE SIGNALS MSDI H AND READ H	
10815 10816 10817 10818 10819 10820 10821 10822 10823 10824 10825	027202 027210 027214 027216 027216 027220 027222 027222 027224 027226	052737 004737 001405 104455 000003 002537 005004 104406	000110 006654	002336	9\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#VDAL6!VDAL3,R4GOOD PC,READR4 10\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	EXPECT READ H AND MSDI H TO BE ONES READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE MSDI H AND/OR READ H PROBABLY NOT SET	
10826 10827 10828 10829 10830						; HDAL R ; MR11 L ; BE ASS	REGISTER. WHEN XR/WLB H ., XRAS H, AND XCAS H ARE SERTED LOW. WHEN REAT H	LOW STATE BY CLEARING HDAL3 H IN THE IS ASSERTED LOW AND THE SIGNALS XR/WHB H, E ASSERTED HIGH, THE SIGNAL REAT H WILL IS ASSERTED LOW, THE SIGNALS READ H OW AND READ AS ZEROES IN THE VDAL REGISTER	
10831 10832 10833 10834 10835 10836 10837 10838 10839 10840 10841 10842	027230 027236 027242 027244 027244 027246 027250 027252 027254	042737 004737 001405 104455 000004 002605 005020 104406	000010 006672	002342	10\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL3,R6LOAD PC,LDRDR6 11\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	SETUP TO SET XR/WLB H TO LOW STATE GO LOAD, READ AND CHECK HDAL REGISTER IF LOADED OK THEN CONTINUE HDAL REGISTER NOT EQUAL EXPECTED	
10843						READ T	THE VDAL REGISTER TO CHEC	K THAT READ H AND MSDI H ARE ASSERTED	
10845 10846 10847 10848 10849 10850 10851 10852 10853	027256 027262 027266 027270 027270 027272 027274 027276	005037 004737 001405 104455 300003 002537 005004	002336 006654		11\$:	CLR JSR BEQ ERRDF TRAP .WORD .WORD	R4GOOD PC,READR4 12\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	:EXPECT MSDI H AND READ H TO BE 0'S :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE :WR/WLB H PROBABLY NOT ASSERTED LOW	

HARDWARE 1 CVCDCA.P11	TESTS	MACY11	30(1046)	16-SEP	-81 15: TEST 40	37 PAGE : CHECK	216 THE SIGNALS 'R		"MSDI H"			
10854 02 10855 02 10856	27300 27300	104406				CKLOOP TRAP	C\$CLP1					
10857 10858 10859 10860 10861 10862 10863						; WHEN X ; AND XC ; WHEN R	IE SIGNAL XR/WL AND SET THE SI (R/WHB H IS ASS (AS H ARE ASSER (EAT H IS ASSER (ED LOW AND REA	SERTED LOW A RTED HIGH, T RTED LOW, TH	ND THE SIG THE SIGNAL TE SIGNALS	NALS XR/WL REAT H WILI READ H AND	BÉ ASSERTÉD MSDI H WILL	H TO DAL4 H. XRAS H LOW. BE
10864 02 10865 02 10866 02	27310 27316	042737 052737 004737 001405	000020 000010 006672	002342 002342	12\$:	BIC BIS JSR BEQ	#HDAL4,R6LOAD #HDAL3,R6LOAD PC,LDRDR6 13\$		; SETUP BIT ; LOAD, REA	TO SET XR.	H TO LOW STA	H STATE
10868 02 10869 02 10870 02 10871 02	27324 27324 27326 27330	104455 000004 002605 005020				ERRDF TRAP .WORD .WORD .WORD	4,HDALRG,ROGE C\$ERDF 4 HDALRG ROGERR	RR	HDAL REGI	STER NOT E	DUAL EXPECTED	
10873 02	27334	104406				CKLOOP TRAP	C\$CLP1					
10876 10877 10878						:READ 1 :LOW AS	HE VDAL REGIST A RESULT OF X	ER TO CHECK	NG ASSERTE	H AND MSD.	I H ARE ASSER	TED
10879 02 10880 02 10881 02 10882 02 10883 02 10884 02 10885 02 10886 02	27342 27344 27344 27346 27350 27352 27354	004737 001405 104455 000003 002537 005004 104406	006654		13\$:	JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READR4 14\$ 3,VDALRG,R4ER C\$ERDF 3 VDALRG R4EROR C\$CLP1		: IF OK THE	N CONTINUE	USE STATE MAC	
10889 10890 10891 10892 10893 10894 10895						; A ONE, ; WHEN X ; AND XC ; WHEN R	E SIGNAL XR/WH AND SET THE S RAS H IS ASSER AS H ARE ASSER EAT H IS ASSER ED LOW AND REA	IIGNAL XRAS TED LOW, AN TED HIGH, T TED LOW, TH	H TO THE L ID THE SIGN THE SIGNAL IE SIGNALS	OW STATE BY ALS XR/WLB REAT H WILL READ H AND	/ CLEARING HD/ H, XR/WHB H, BE ASSERTED MSDI H WILL (	MR11 L, LOW.
10896 02		052737 004737	000020 007336	002342	14\$:	BIS JSR	#HDAL4, R6LOAD PC, XRASL			B H TO HIGH	A STATE	12 H
10899							DAL REGISTER T				ARE ASSERTED I	LOW
10903 02 10904 02 10905 02 10906 02 10907 02 10908 02	27374 27376 27376 27400 27402	004737 001405 104455 000003 002537 005004	006654			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	PC.READR4 15\$ 3.VDALRG.R4ER C\$ERDF 3 VDALRG R4EROR		: IF OK THE	N CONTINUE	STATE MACHINE	

#MR11, R6LOAD

PC.LDRDR6

SETUP BIT TO BE LOADED

:LOAD, READ AND CHECK MODE REGISTER

10964

10965

027500

027506

012737

004737

002342

MOV

JSR

004000

006672

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 218 CVCDCA.P11 10-SEP-81 11:41 TEST 40: CHECK THE SIGNALS 'READ H' AND 'MSDI H' 10966 027512 001405 BEQ 18\$ : IF LOADED OK THEN CONTINUE 027514 4.MODREG.ROGERR 10967 ERRDF :MODE REGISTER NOT EQUAL EXPECTED 10968 027514 TRAP C\$ERDF 104455 . WORD 10969 027516 000004 10970 027520 . WORD 002631 MODREG 027522 027524 10971 005020 . WORD RO6ERR 10972 10973 CKLOOP 027524 TRAP C\$CLP1 104406 10974 10975 RESELECT THE HDAL REGISTER VIA GDAL BITS 2:0 IN CONTROL REGISTER O 10976 10977 027526 004737 027532 012737 006754 18\$: JSR PC, SLHDAL SELECT HDAL REGISTER VIA GDAL BITS 2:0 #HDAL 13! HDAL 12! HDAL 4! HDAL 3! HDAL 2, R6LOAD ; BITS PREVIOUSLY LOADED 030034 002342 10978 MOV 10979 10980 READ THE VDAL REGISTER TO CHECK THAT READ H AND MSDI H ARE ASSERTED LOW, 10981 ; WHEN MR11 L IS ASSERTED LOW AND THE SIGNALS XR/WLB H, XR/WHB H, XRAS H 10982 : AND XCAS H ARE ASSERTED HIGH. 10983 005037 004737 10984 027540 002336 R4GOOD EXPECT READ H AND MSDI H TO BE O CLR 006654 READ VDAL AND PAUSE STATE MACHINE 10985 027544 PC.READR4 JSR 19\$ 10986 027550 001405 BEQ : IF OK THEN CONTINUE 027552 10987 10988 3. VDALRG, R4EROR ; READ H AND/OR MSDI H ARE SET HIGH ERRDF 027552 TRAP C\$ERDF 104455 10989 027554 000003 . WORD 10990 027556 002537 . WORD VDALRG 10991 027560 . WORD 005004 R4EROR 10992 027562 CKLOOP TRAP 10993 027562 104405 C\$CLP1 10994 10995 10996 ; SET THE SIGNAL XR/WHB L TO THE HIGH STATE BY CLEARING HDAL4 H. WHEN ;XR/WHB L, MR11 H, XRAS H AND XCAS H ARE ASSERTED HIGH, THE SIGNAL REAT H ;WILL BE ASSERTED HIGH. WHEN REAT H IS ASSERTED HIGH, THE SIGNALS 10997 10998 READ H + MSDI H WILL BE ASSERTED HIGH AND READ AS ONES IN THE VDAL REG. 10999 042737 000020 004737 006672 027564 027572 11000 002342 19\$: ; SET XR/WHB L TO THE HIGH STATE BIC #HDAL4, R6LOAD ; LOAD, READ AND CHECK HDAL REGISTER PC,LDRDR6 11001 JSR 11002 027576 001405 BEQ : IF OK THEN CONTINUE 11003 027600 4, HDALRG, ROGERR ERRDF HDAL REGISTER NOT EQUAL EXPECTED 027600 11004 104455 TRAP C\$ERDF 11005 027602 000004 . WORD 11006 027604 002605 HDALRG . WORD 005020 . WORD 11007 027606 R06ERR 11008 027610 CKLOOP 11009 027610 104406 TRAP C\$CLP1 11010 11011 ; READ THE VDAL REGISTER AND CHECK THAT READ H AND MSDI H ARE SET TO ONES 11012 AS A RESULT OF MR11 H, XR/WHB L, XRAS H AND XCAS H BEING ASSERTED HIGH. 11013 027612 027620 027624 052737 004737 11014 000110 002336 20\$: BIS #VDAL6!VDAL3,R4GOOD EXPECT READ H AND MSDI H TO BE ONES 11015 READ VOAL AND PAUSE STATE MACHINE F/F'S 006654 JSR PC,READR4 21\$ 3, VDALRG, R4EROR 11016 001405 BEQ : IF OK THEN CONTINUE 11017 027626 ERRDF : REAT H PROBABLY NOT ASSERTED HIGH 027626 027630 C\$ERDF TRAP 104455 11019 000003 . WORD 027632 002537 11020 . WORD VDALRG 11021 027634 005004 . WORD R4EROR

M 1

HARDWARE CVCDCA.P	TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP-81 15:37 PAGE 219 TEST 40: CHECK THE SIGNALS 'READ H' AND 'MSDI H'						
11023	027636 027636	104406				CKLOOP TRAP	C1CLP1			
11024 11025 11026 11027 11028 11029 11030						SET TH CONDIT	E SIGNAL XRAS H TO THE LION OF XRAS H AND XCAS HED LOW.	LOW STATE TO CHECK THAT THE "AND" H WILL CAUSE THE SIGNAL REAT H TO BE		
11029	027640	004737	007336		21\$:	JSR	PC,XRASL	SET KRAS H TO LOW STATE		
11032						:SIGNAL	HE VDAL REGISTER TO CHEC S READ H AND MSDI H TO E THE LOW STATE.	CK THAT XRAS H BEING SET LOW CAUSED THE BE ASSERTED LOW AS A RESULT OF REAT H BEING		
11035 11036 11037 11038 11039 11040 11041	027644 027650 027654 027656 027656 027660 027662	005037 004737 001405 104455 000003 002537	002336 006654			CLR JSR BEQ ERRDF TRAP .WORD	C\$ERDF 3 VDALRG	EXPECT READ HA ND MSDI H TO BE ZEROES READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE REAT H, READ H, MSDI H OR PSLO H ERROR		
11042 11043	027664	005004				.WORD	R4EROR			
11043 11044 11045 11046	027666	104406				TRAP	C\$CLP1	THE WISH STATE BY SETTING HEALTS II TO A 1		
11047	007/70	00/777	00770/		220			THE HIGH STATE BY SETTING HDAL12 H TO A 1		
11049	02/6/0	004737	007304		22\$:	JSR	PC,XRASH	;ASSERT XRAS H TO HIGH STATE VIA HDAL12 H		
11050 11051						TO ONE	S AS A RESULT OF REAT H	TO CHECK THAT READ H AND MSDI H ARE SET BEING ASSERTED HIGH.		
11054	027702	052737 004737 001405	000110 006654	002336		BIS JSR BEQ ERRDF	#VDAL6!VDAL3,R4GOOD PC,READR4 23\$ 3,VDALRG,R4EROR	:EXPECT READ H AND MSDI H TO BE ONES :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE :READ H AND/OR MSDI H NOT SET TO 1'S		
11058 11059 11060	027710 027710 027712 027714 027716	104455 000003 002537 005004				TRAP .WORD .WORD .WORD	CSERDF 3 VDALRG R4EROR			
11062	027720 027720	104406				CKLOOP TRAP	C\$CLP1			
11063 11064 11065 11066						SET TH	E SIGNAL XSELO L TO THE SELO L IS ASSERTED LOW,	LOW STATE BY SETTING HDALS H TO A ONE. THE SIGNAL MSDI H WILL BE ASSERTED LOW.		
11067 11068 11069 11070 11071	027722 027730 027734 027736 027736 027740 027742	052737 004737 001405 104455 000004 002605	000040 006672	002342	23\$:	BIS JSR BEQ ERRDF TRAP .WORD	#HDAL5,R6LOAD PC,LDRDR6 24\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG	SET BIT TO SET XSELO L TO LOW STATE GO LOAD, READ AND CHECK HDAL REGISTER IF LOADED OK THEN CONTINUE HDAL REGISTER NOT EQUAL EXPECTED		
11075	027744 027746 027746	104406				.WORD CKLOOP TRAP	C\$CLP1			
11077	021140	104400				INAF	Cacca			

78 79 80	0/ 2777	000100	003774	2/6-			CK THAT THE SIGNAL MSDI H IS ASSERTED S ASSERTED LOW.
30 31 027750 32 027756 33 027764 35 027764 36 027776 37 027770 037772 027774 027774 01 02 03 03 03 03 03 03 03 03 03 03	042737 004737 001405 104455 000003 002537 005004 104406		002336		BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL6,R4GOOD PC,READR4 25\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;EXPECT MSDI H TO BE A ZERO ;READ VDAL AND PAUSE STATE MACHINE ;IF OK THEN CONTINUE ;MSDI H NOT A O BY XSELO L BEING SET
93 94 95 96 97					SET THE SI LOW, TECAUSING BE REA	HE SIGNAL DMG L BY SETTING MG L IS SET LOW, THE DMG GNAL PSLO H TO BE ASSERTED THE SIGNAL REAT H WILL BUT THE SIGNAL READ H TO BE ASSERTED THE SIGNAL READ H TO BE ASSERTED AS A ZERO IN THE VDAL	NG XSELO L AND XSEL1 L TO THE LOW STATE OF FLIP-FLOP WILL BE SET, THUS CAUSING TED LOW. WHEN THE SIGNAL PSLO H IS ASSESTED TO THE SIGNAL READ H, THUS BE ASSERTED LOW. THE SIGNAL READ H WILL REGISTER.
09 027776 00 030004 01 030010 02 030012 03 030012 04 030014 05 030016 06 030020 07 030022 08 030022	052737 004737 001405 104455 000004 002605 005020 104406	000100 006672	002342	25\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#HDAL6,R6LOAD PC,LDRDR6 26\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	SET BIT TO SET XSEL1 L TO LOW STATE LOAD, READ AND CHECK HDAL REGISTER IF OK THEN CONTINUE HDAL REGISTER NOT EQUAL EXPECTED
0 1 2 3					; LOW WH	EN THE DMG FLIP-FLOP WAS	K THAT THE SIGNAL PSLO H WAS ASSERTED SET TO A ONE BY DMG L BEING ASSERTED ZERO WHEN PSLO H IS ASSERTED LOW.
030024 030032 030036 7 030040 8 030040 9 030042 0 030044 1 030046 2 030050 3 030050 3 030050	042737 004737 001405 104455 000003 002537 005004 104406	000010 006654	002336	26\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#VDAL3,R4GOOD PC,READR4 27\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	:EXPECT READ H TO BE A ZERO :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE :PSLO H NOT LOW WHEN THE F/F SET TO C
5					:SELECT	FDAL AND EOAI REGISTER	VIA GDAL BITS 2:0 IN CONTROL REG 0
7 030052	004737	007154		27\$:	JSR	PC, SLFDAL	SELECT FOAL AND EDAT REG VIA GOAL 2:

HARDWA CVCDCA		MACY11	30(1046) 1 11:41	16-SEP		37 PAGE	: 221 THE SIGNALS 'READ H' AND	'MSDI H''	
11134 11135 11136 11137 11138 11139 11140 11141 11142 11143	030064 030070 030072 030072 030074 030100 030102	012737 004737 001405 104455 000604 002676 005020 104406	000003 006672	002342		MOV JSR BEO ERRDF TRAP .WORD .WORD CKLOOP TRAP	#FDAL1!FDALO,R6LOAD PC.LDRDR6 28\$ 4,EOAIFD,R06ERR C\$ERDF 4 EOAIFD R06ERR C\$CLP1	;SETUP BITS TO BE LOADED ;LOAD, READ AND CHECK FDAL AN ;IF LOADED OK THEN CONTINUE ;EOAI OR FDAL REGISTER ERROR	D EOAI REG'S
11145 11146 11147 11148						;SIGNAL	HE VDAL REGISTER TO CHEC DAL1 H IS A ONE AND THE REAT H, WHICH IS HIGH, AD AS A ONE WHEN PSLO H	K THAT THE SIGNAL PSLU H IS AS DMG FLIP-FLOP IS SET TO A ONE. SHOULD BE ENABLED TO VDAL REGI IS ASSERTED HIGH.	SERTED HIGH THE STER BIT 3
11150 11151 11152 11153 11154 11155 11156 11157 11158 11159 11160	030104 030112 030116 030120 030120 030122 030124 030126 030130 030130	052737 004737 001405 104455 000003 002537 005004 104406	000010 006654	002336	28\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#VDAL3,R4GOOD PC.READR4 29\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	;EXPECT READ H TO BE A ONE ;READ VDAL AND PAUSE STATE MA ;IF OK THEN CONTINUE ;PSLO H PROBABLY NOT SET HIGH	
11161						:SET FD	ALT H BACK TO THE LOW ST	ATE BY CLEARING FDALT H IN FOL	A REGISTER
11163 11164 11165 11166 11167 11168 11169 11170 11171 11172	030132 030140 030144 030146	042737 004737 001405 104455 000004 002676 005020 104406	000002 006672	002342	29\$:	BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#FDAL1,R6LOAD PC,LDRDR6 30\$ 4,EOAIFD,R06ERR C\$ERDF 4 EOAIFD R06ERR C\$CLP1	;SETUP TO CLEAR FDAL1 H ;GO LOAD, READ AND CHECK FDAL ;IF OK THEN CONTINUE ;EOAI OR FDAL REGISTER ERROR	AND EOAI
11174 11175 11176 11177 11178						; WHEN F ; SIGNAL ; SIGNAL ; SIGNAL	PSLO H WILL BE ASSERTED READ H WILL BE READ AS A READ H IS READ IN THE VI	DMG FLIP-FLOP IS SET TO A ONE LOW. WHEN PSLO H IS ASSERTED A ZERO IN THE VDAL REGISTER. TO DAL REGISTER.	LOW, THE
11179 11180 11181 11182 11183 11184 11185 11186 11187 11188 11189	030160 030164 030170 030172 030172 030174 030176 030200 030202 030202	005037 004737 001405 104455 000003 002537 005004 104406	002336 006654		30\$:	CLR JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	R4GOOD PC,READR4 31\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	:EXPECT READ H TO BE A ZERO :READ VDAL AND PAUSE STATE MAC :IF OK THEN CONTINUE :PSLO H PROBABLY NOT SET LOW	HINE

HARDWARE TESTS MACY11 30(1046	16-SED-81 15.	.37 PAGE 222
CVCDCA.P11 10-SEP-81 11:41	TEST 40	O: CHECK THE SIGNALS 'READ H' AND 'MSDI H'
11190 11191		RESELECT THE HDAL REGISTER VIA GDAL BITS 2:0 IN CONTROL REGISTER 0
11192 030204 004737 006754	31\$:	JSR PC, SLHDAL ;SELECT HDAL REG VIA GDAL BITS 2:0
11194 11195 11196 11197		;SET XSEL1 L AND XSELO L BACK TO THE HIGH STATE BY CLEARING HDAL6 AND ;HDAL5 H. THIS WILL SET THE SIGNAL DMG L TO THE HIGH STATE AND ASSERT ;THE SIGNAL MSDI H TO THE HIGH STATE. THE SIGNAL XRAS H WILL BE SET LOW ;AND THEN BACK TO THE HIGH STATE TO CLOCK THE DMG F/F TO THE CLEARED STATE.
11199 030210 012737 030004 11200 030216 004737 007336 11201 030222 004737 007304	002342	MOV #HDAL13!HDAL12!HDAL2,R6LOAD ;SETUP BITS TO BE CLEARED  JSR PC.XRASL ;SET XRAS H TO LOW STATE  JSR PC.XRASH ;SET XRAS H TO HIGH STATE
11203 11204 11205 11206		;READ THE VDAL REGISTER TO CHECK THAT READ H AND MSDI H ARE ASSERTED ;HIGH WHEN MR11 H, XR/WHB L, XRAS H, XCAS H, PSLO H, XSELO L, ADAL10 H, ;REAT H, AND ETR L ARE ASSERTED HIGH AND THE PAUSE STATE WORKING FLIP-;FLOP IS CLEARED.
11208 030226 052737 000110 11209 030234 004737 006654 11210 030240 001405 11211 030242 11212 030242 104455	002336	BIS #VDAL6!VDAL3,R4GOOD ;EXPECT READ H AND MSDI H TO BE SET ;READ VDAL AND PAUSE STATE MACHINE ;IF OK THEN CONTINUE ;IF OK THEN CONTINUE ;DMG FLIP-FLOP PROBABLY NOT CLEARED
11212 030242 104455 11213 030244 000003		TRAP CSERDF .WORD 3
11214 030246 002537 11215 030250 005004		.WORD VDALRG .WORD R4EROR
11216 030252 11217 030252 104406		TRAP C\$CLP1
11194 11195 11196 11197 11198 11199 030210 012737 030004 11200 030216 004737 007336 11201 030222 004737 007304 11202 11203 11204 11205 11206 030234 004737 006654 11210 030240 001405 11211 030242 11212 030242 104455 11213 030244 000003 11214 030246 002537 11215 030250 005004 11216 030252 11217 030252 104406 11218 11219 11220 11221 11222 11223 11224 11229 030270 104455 11230 030270 104455 11231 030272 000004 11232 030274 002605 11233 030270 104455 11234 030300 104406 11235 030300 104406		;SET THE SIGNAL DMG L TO THE LOW STATE AGAIN BY SETTING XSELO L AND ;XSEL1 L TO THE LOW STATE. WHEN DMG L IS ASSERTED LOW, THE DMG FLIP-;FLOP WILL BE SET TO A ONE, THUS CAUSING THE SIGNAL PSLO H TO BE ;ASSERTED LOW. WHEN PSLO H IS SET LOW, THE SIGNAL REAT H, WHICH IS HIGH, ;WILL BE DISBALED FROM THE SIGNAL READ H, THUS CAUSING READ H TO BE ;READ IN THE VDAL REGISTER AS A ZERO.
11226 030254 052737 000140 11227 030262 004737 006672	002342 32\$:	BIS #HDAL6!HDAL5,R6LOAD ;SETUP BITS TO BE LOADED ;LOAD, READ AND CHECK HDAL REGISTER ;IF OK THEN CONTINUE
11228 030266 001405 11229 030270 11230 030270 104455 11231 030272 000004 11232 030274 002605 11233 030276 005020		BEQ 33\$ ERRDF 4, HDALRG, ROGERR ; HDAL REGISTER NOT EQUAL EXPECTED TRAP CSERDF
11231 030272 000004 11232 030274 002605		.WORD 4 .WORD HDALRG
11233 030276 005020 11234 030300 11235 030300 104406		.WORD ROBERR CKLOOP
11235 030300 104406 11236		TRAP CSCLP1
11238 11239 11240		READ THE VDAL REGISTER TO CHECK THAT PSLO H IS ASSERTED LOW AS A RESULT OF THE DMG FLIP-FLOP BEING SET TO A ONE AND THAT MSDI H IS ASSERTED LOW AS A RESULT OF XSELO L BEING ASSERTED LOW.
11241 030302 005037 002336 11242 030306 004737 006654 11243 030312 001405	33\$:	CLR R4GOOD : EXPECT READ H AND MSDI H TO BE A O READ VDAL AND PAUSE STATE MACHINE
11243 030312 001405 11244 030314		BEQ 34\$ ; IF OK THEN CONTINUE ERROR ; VDAL OR PAUSE STATE MACHINE ERROR
11245 030314 104455		TRAP CSERDF

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 223 CVCDCA.P11 10-SEP-81 11:41 TEST 40: CHECK THE SIGNALS 'READ H' AND 'MSDI H'

CVCDCA	1.P11 10	-SEP-81	11:41		TEST 40	: CHECK	THE SIGNALS "READ H" AND	MSDI H"
11248 11248 11248 11249 11250	030316 030320 030322 030324 030324	000003 002537 005004 104406				.WORD .WORD .WORD CKLOOP TRAP	3 VDALRG R4EROR C\$CLP1	
11252 11253 11254						:THE HI	G L TO THE HIGH STATE AC GH STATE. WHEN XSELO L E ASSERTED HIGH.	SAIN BY SETTING XSELO L AND XSEL1 L TO IS RETURNED TO THE HIGH STATE, MSDI H
11248 11248 11248 11248 11250 11251 11253 11253 11253 11253 11253 11264 11264 11265 11266 11267 11268 11270 11270 11270 11270	030326 030334 030340 030342 030342 030344 030346 030350 030352	042737 004737 001405 104455 000004 002605 005020 104406	000140 006672	002342		BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL6!HDAL5,R6LOAD PC,LDRDR6 35\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	SETUP TO SET XSELO L AND XSEL1 L HIGH GO LOAD, READ AND CHECK HDAL REGISTER IF OK THEN CONTINUE HDAL REGISTER NOT EQUAL TO EXPECTED
11267 11268 11269 11270 11271 11272						; VDAL2 ; CAUSIN ; REGIST ; REAT H	M IS ASSERTED LOW, THE D G THE SIGNAL PSLO H TO E ER TO CHECK THAT READ H	HE SIGNAL INVO L TO THE LOW STATE. WHEN DING FLIP-FLOP WILL BE CLEARED, THUS BE ASSERTED HIGH AGAIN. READ THE VDAL AND MSDI H ARE ONES AS A RESULT OF SLO H BEING ASSERTED HIGH AND XSELO L BEING
11274 11275 11276 11277 11278 11279	030354 030362 030370 030376 030402 030404	012737 013737 052737 004737 001405 104455 000003 002537 005004	000004 002334 000110 006646	002334 002336 002336	35\$:	MOV MOV BIS JSR BEQ ERRDF TRAP .WORD .WORD	#VDAL2,R4LOAD R4LOAD,R4GOOD #VDAL6!VDAL3,R4GOOD PC,LDRD4R 36\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	SETUP BIT TO SET INVD L LOW COPY DATA LOADED TO EXPECTED SETUP TO EXPECT READ H AND MSDI H AS 1'S LOAD, READ AND CHECK VDAL REGISTER IF LOADED OK THEN CONTINUE INVD L FAILED TO CLEAR DMG FLIP-FLOP
11285	030414	104406				CKLOOP TRAP	CSCLP1	THE HIGH STATE BY CLEADING WAN 2 H
11288 11289 11290	3					SET THE	E SIGNAL FETCT H TO THE GNALS READ H AND MSDI H	THE HIGH STATE BY CLEARING VDAL2 H. HIGH STATE BY SETTING VDAL7 H TO A ONE. SHOULD STILL BE READ AS ONES IN VDAL REG.
11281 11282 11283 11284 11285 11286 11286 11291 11292 11293 11294 11295 11296 11296 11296 11296 11296 11296 11296 11306	030416 030424 030432 030440 030446 030446 030450 030450 030454 030456	012737 013737 052737 004737 001405 104455 000003 002537 005004	000200 002334 000110 006646	002334 002336 002336	36\$:	MOV MOV BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD	#VDAL7,R4LOAD R4LOAD,R4GOOD #VDAL6!VDAL3,R4GOOD PC,LDRD4R 37\$ 3.VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	SETUP BIT TO LOAD - CLEAR VDAL2 H COPY DATA LOADED TO EXPECTED EXPECT READ H AND MSDI H TO BE ONES LUAD READ AND CHECK VDAL REGISTER IF LOADED THEN CONTINUE VDAL OR PAUSE STATE MACHINE ERROR

CA.F	030456	0-SEP-81	30(1046)		-81 15: TEST 40	: CHECK	THE SIGNALS 'READ H' AND	'MSDI H''
503 504 505 506 507 508 507 508 507 508 507 508 508 509 509 509 509 509 509 509 509 509 509						STATE	AND THEN BACK TO THE HIG HIGH STATE, THE PAUSE S	S H FROM THE HIGH STATE TO THE LOW H STATE. WHEN XRAS H IS RETURNED TATE WORKING FLIP-FLOP WILL BE DIRECT P H AND EDFET H BEING ASSERTED HIGH.
10	030460 030464	004737 004737	007336 007304		37\$:	JSR JSR	PC,XRASL PC,XRASH	SET XRAS H TO LOW STATE
2345						; WHEN I ; PSLO H ; THE SI ; CAUSIN	THE PAUSE STATE WORKING F H AND MSDI H WILL BE ASSE IGNAL REAT H WILL BE DISA NG THE SIGNAL READ H TO B	LIP-FLOP IS SET TO A ONE, THE SIGNALS RTED LOW. WHEN PSLO H IS ASSERTED LOW BLED FROM THE VDAL REGISTER THUS E READ AS A ZERO.
78901	030470 030476 030504 030510	052737 042737 004737 001405	001000 000110 006654	002336 002336		BIS BIC JSR BEQ	#VDAL9,R4GOOD #VDAL6!VDAL3,R4GOOD PC,READR4 38\$	:EXPECT PSMW H TO BE SET TO A ONE :EXPECT READ H AND MSDI H TO BE A O :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE
28	030512 030512 030514 030516 030520	104455 000003 002537 005004				ERRDF TRAP .WORD .WORD .WORD	3, VDALRG, R4EROR C\$ERDF 3 VDALRG R4EROR	;PSMW L PROBABLY NOT ASSERTED LOW
8	030522 030522	104406				TRAP	C\$CLP1	
3						:CLEAR	ALL BITS IN HDAL REGISTE	R EXCEPT HDAL2 H
3	030524 030532 030536 030540	012737 004737 001405	000004 006672	002342	38\$:	MOV JSR BEQ ERRDF	#HDAL2,R6LOAD PC,LDRDR6 39\$ 4,HDALRG,R06ERR	:SETUP TO CLEAR ALL BITS EXCEPT HDAL2 H :LOAD, READ ADN CHECK HDAL REGISTER :IF LOADED OK THEN CONTINUE :HDAL REGISTER NOT EQUAL EXPECTED
5	030540 030540 030542 030544 030546 030550 030550	104455 000004 002605 005020				TRAP .WORD .WORD	CSERDF 4 HDALRG ROGERR	
0	030550	104406				CKLOOP TRAP	C\$CLP1	
45678901234567890123								E STATE MACHINE FLIP-FLOPS AND ANY OTHER THIS TIME.
5	030552 030556	005037 004737	002334 007712		39\$:	CLR	R4LOAD PC,CLRPSM	:EXPECT VDAL REGISTER BITS TO BE ZERO :PULSE INVD L VIA VDAL2 H
8	030562				100006	ENDSEG		
0	030562	104405			10000\$:	TRAP	CSESEG	
	030564					EMPISI		

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP		37 PAGE : CHECK	THE SIGNALS "FETCT H"	AND "BTS1 H"
11354					.SBTTL	TEST 41	: CHECK THE SIGNALS "FE	TCT H' AND 'BTS1 H'
11354 11355 11356 11357 11358 11359 11361 11362 11363 11364 11365 11366 11367 11371 11371 11372 11373 11374 11375 11376 11377 11378 11378 11381 11383 11383 11384 11385 11386					: AND L	OW. THE	SE TWO SIGNALS ARE ASSE E GATES WHICH GENERATE	S FETCT H AND BTS1 H CAN BE ASSERTED HIGH ERTED HIGH AND LOW BY CHANGING THE INPUT THESE SIGNALS. THE PAUSE STATE MACHINE TCT H. THE SIGNAL FETCT H IS ALSO CHECKED TS1 H IS READ IN THE VDAL REGISTER ON BIT 5
11363	030566					BGNTST		
11365	030566 030566	004737	005510		141::	JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR
11368 11369 11370	030572 030572	104404				BGNSEG TRAP	C\$BSEG	
11371						;SELECT	THE MODE REGISTER VIA	GDAL BITS 2:0 IN CONTROL REGISTER 0
11373	030574	004737	007006			JSR	PC, SLMODR	SELECT MODE REGISTER VIA GDAL BITS 2:0
11375						:CLEAR	ALL BITS IN THE MODE RE	GISTER WHICH WILL SET ALL OUTPUTS LOW.
11377 11378 11379 11380 11381 11382 11383	030600 030604 030610 030612 030614 030616 030620	005037 004737 001405 104455 000004 002631 005020	002342 006672			CLR JSR BEQ ERRDF TRAP .WORD .WORD	R6LOAD PC,LDRDR6 1\$ 4,MODREG,RO6ERR C\$ERDF 4 MODREG R06ERR	;SETUP TO CLEAR ALL BITS ;GO LOAD, READ AND CHECK MODE REGISTER ;IF LOADED OK THEN CONTINUE ;MODE REGISTER NOT EQUAL TO ZERO
11385	030622	104406				CKLOOP TRAP	C\$CLP1	
11387	OSCOEE	104400						BITS 2:0 IN CONTROL REGISTER 0
11389	030624	004737	006754		15:		PC,SLHDAL	SELECT HDAL REGISTER VIA GDAL BITS 2:0
11391 11392 11393 11394						SET HD	ALZ H TO A ONE AND ALL	OTHER HDAL BITS TO ZEROES. WHEN HDAL2 H HAS CONTROL OVER THE T-11 TIMING AND
11395 11396 11397 11398 11399	030639 030636 030642 030644	012737 004737 001405	000004 006672	002342		MOV JSR BEQ ERRDF	#HDAL2.R6LOAD PC.LDRDR6 2\$ 4.HDALRG.R06ERR	SETUP BIT TO BE LOADED  LOAD, READ AND CHECK HDAL REGISTER  IF OK THEN CONTINUE  HDAL REGISTER NOT EQUAL TO EXPECTED
11388 11389 11390 11391 11392 11393 11394 11395 11396 11397 11398 11399 11400 11401 11402 11403 11404 11405 11406	030639 030636 030642 030644 030646 030650 030652 030654	104455 000004 002605 005020				TRAP .WORD .WORD	CSERDF 4 HDALRG ROGERR	
11405	030654	104406				CKLOOP TRAP	C\$CLP1	
11407 11407 11408 11409						SET AD	AL10 H TO A ONE AND ALL NE WILL ENABLE THE SIGN	OTHER ADAL BITS TO A ZERO. ADAL 10 H

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 226 CVCDCA.P11 10-SEP-81 11:41 TEST 41: CHECK THE SIGNALS "FETCT H" AND "BTS1 H"

CACDCH.		0 321 01	111.41		1231 41	· CHECK	THE STORALS TETET IT AN	0.01.11	
11410 11411 11412 11413 11414 11415 11416 11417 11418 11419 11420	030656 030664 030670 030672 030672 030674 030676 030700 030702	012737 004737 001405 104455 000002 002513 004770 104406	002000 006614	002330	2\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#ADAL10,R2LOAD PC,LDRDR2 3\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	;SETUP BIT TO BE LOADED ;LOAD, READ AND CHECK ADAL RE ;IF LOADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL EXPE	
11421 11422 11423 11424 11425						; THE SI	IGNAL INVD L, WHEN PULSED FLOPS, AND OTHER FLIP-FLO	TING AND CLEARING THE SIGNAL V , WILL CLEAR THE PAUSE STATE M PS ON THE MODULE INCLUDING THE	ACHINE
11426 11427	030704 030710	005037 004737	002334 007712		3\$:	CLR JSR	R4LOAD PC,CLRPSM	SETUP TO CLEAR ALL R/W BITS PULSE INVD L VIA VDAL2 H	
11428 11429 11430 11431 11432						:LOW ST	HE SIGNAL INTER L TO THE TATE AND XSELO L TO THE H THE SIGNAL XSELO L WILL DNE, THE SIGNAL XSEL1 L W	LOW STATE BY SETTING XSEL1 L T IGH STATE. WHEN HDAL5 H IS SE BE ASSERTED HIGH. WHEN HDAL6 ILL BE ASSERTED LOW.	O THE T TO A H IS SET
11433 11434 11435 11436 11437 11438 11439 11440 11441 11442 11443	030714 030722 030726 030730 030730 030732 030734 030740 030740	012737 004737 001405 104455 000004 002605 005020 104406	000104 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL6!HDAL2,R6LOAD PC,LDRDR6 4\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	;SET XSEL1 L TO LOW STATE VIA ;GO LOAD, READ AND CHECK HDAL ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EPXE	REGISTER
11445 11446 11447 11448						:HIGH W	WHEN THE SIGNAL INTER L I	K THAT THE SIGNAL BIST H IS AS S ASSERTED LOW AND THE BIFET F OP WAS CLEARED WHEN INVO L WAS	LIP-FLOP
11449 11450 11451 11452 11453 11454 11455 11456 11457 11458 11459 11460 11461	030742 030750 030754 030756 030760 030762 030764 030766	052737 004737 001405 104455 000003 002537 005004 104406	000040 006654	002336	4\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP ;SET TH	#VDAL5,R4GOOD PC,READR4 5\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1 HE SIGNAL XSEL1 L TO THE	;SETUP TO EXPECT BTS1 H TO EQ ;READ VDAL AND PAUSE STATE MA ;IF OK THEN CONTINUE ;BTS1 H NOT A 1 WHEN INTER L	CHINE SET LOW AND SET
11462 11463 11464 11465						:XSELO :WILL E :LOW AS	L IS ASSERTED LOW AND XS BE ASSERTED HIGH. THEREF	STATE BY SETTING HDALS H TO A EL1 L IS ASSERTED HIGH, THE SI ORE, THE SIGNAL BTS1 H WILL BE LIP-FLOP BEING CLEARED AND THE	GNAL INTER L ASSERTED

HARDWARE TESTS MACY11 30(1046)	16-SEP-81 15:37	PAGE 227	
CVCDCA.P11 10-SEP-81 11:41	TEST 41: C	HECK THE SIGNALS	"FETCT H" AND "BTS1 H"

11466 11467 11468 11469 11470 11471 11472 11473 11474 11475 11476 11477	030770 030776 031002 031004 031004 031010 031010 031012 031014 031014	012737 004737 001405 104455 000004 002605 005020 104406	000044 006672	002342	5\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#HDAL5!HDAL2,R6LOAD PC,LDRDR6 6\$ 4,HDALRG,R06ERR C\$ERDF 4 HDALRG R06ERR	;SET XSELO L LOW + XSEL1 L HIGH ;GO LOAD, READ AND CHECK HDAL REGISTER ;IF LOADED OK THEN CONTINUE ;HDAL REGISTER NOT EQUAL EXPECTED
11478						:READ :	THE VDAL REGISTER TO CHE	CK THAT THE SIGNAL BTS1 H IS READ AS A HIGH AND THE BTFET FLIP-FLOP IS CLEARED.
11480 11481 11482 11483 11484 11485 11486 11487 11488 11489 11490	031016 031022 031026 031030 031030 031032 031034 031040 031040	005037 004737 001405 104455 000003 002537 005004 104406	002336 006654		6\$:	CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R4GOOD PC,READR4 7\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	SETUP TO EXPECT BTS1 H AS A ZERO READ VDAL AND PAUSE STATE MACHINE IF OK THEN CONTINUE BTS1 H NOT A 0 - INTER L NOT SET HIGH
11491 11492 11493						AT THE	IS POINT IN TIME, THE SI ULT OF MODE REGISTER BIT	GNAL FETCT H SHOULD BE ASSERTED HIGH AS S 10 AND 9 BEING A ZERO, XSELO L ASSERTED
11494 11495 11496 11497 11498 11499 11500 11501 11502 11503 11504 11505 11506						: LOW A/ : THE P/ : THE S: : SIGNAL : SETTI/ : CLOCK : THUS : : WILL E : EDFET : DIRECT	ROGRAM WILL NOW PULSE THE IGNAL HDAL12 H. THE SIGNAL FETCT H, WHICH SHOULD IN THE SIGNAL EDFET H TO THE STATE OF ADAL4 H, WE SETTING THE SIGNAL PAUSE H ARE ASSERTED HIGH WHEN PAUSE H ARE ASSERTED HIGH, THE SET TO A ONE, THUS SET	E SIGNAL XRAS H BY SETTING AND CLEARING NAL XRAS H WILL CLOCK THE STATE OF THE BE HIGH, INTO THE EDFET FLIP-FLOP, THUS THE HIGH STATE. THE SIGNAL XRAS H WILL HICH IS LOW, INTO THE PAUSE MODE FLIP-FLOP, L TO THE HIGH STATE. THE SIGNAL SOP H USE L IS ASSERTED HIGH. WHEN SOP H AND E PAUSE STATE WORKING FLIP-FLOP WILL BE TING THE SIGNAL PSMW H TO THE HIGH STATE. D IN THE VDAL REGISTER AS VDAL BIT 9.
11507 11508 11509 11510 11511 11512						:BIFET :BIFET :IS ASS :BIS1	FLIP-FLOP WILL BE CLOCK L TO BE ASSERTED LOW. SERTED HIGH, THE SIGNAL	AND A PULSE IS ISSUED ON XRAS H, THE ED TO A ONE, THUS CAUSING THE SIGNAL WHEN BIFET L IS ASSERTED LOW AND INTER L BIST H WILL BE ASSERTED HIGH. THE SIGNAL AL REGISTER AS BIT 5 WHEN ADAL 10 H IS NE AT THE PRESENT TIME.
11513 11514 11515	031042	004737	007272		7\$:	JSR	PC, XRAS	GO PULSE XRAS H VIA HDAL12 H
11516								CK THAT THE SIGNALS PSMW H AND BTS1 H EY ARE READ AS ONES IN THE VDAL REGISTER.
11518 11519 11520 11521	031046 031054 031060	052737 004737 001405	001040 006654	002336		BIS JSR BEQ	#VDAL9! VDAL5,R4GOOD PC,READR4 8\$	: EXPECT PSMW H AND BTS1 H TO BE ONES : READ VDAL AND PAUSE STATE MACHINE : IF OK THEN CONTINUE

J 2 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 228 CVCDCA.P11 10-SEP-81 11:41 TEST 41: CHECK THE SIGNALS "FETCT H" AND "BTS1 H" 11522 031062 11523 031062 11524 031064 11525 031066 11526 031070 11527 031072 11528 031072 ERRDF 3, VDALRG, R4EROR ; FETCT H PROBABLY NOT SET HIGH 000003 002537 005004 104455 TRAP C\$ERDF . WORD . WORD VDALRG . WORD R4EROR CKLOOP 031072 104406 TRAP C\$CLP1 11529 11530 ; PULSE THE SIGNAL INVO L BY SETTING AND CLEARING VDAL2 H. THE SIGNAL 11531 ; INVD L WILL CLEAR THE PAUSE STATE WORKING FLIP-FLOP AND THE BTFET 11532 :FLIP-FLOP. WHEN BTFET FLIP-FLOP IS CLEARED, THE SIGNAL BTS1 H SHOULD BE ASSERTED LOW AS A RESULT OF BTFET L BEING ASSERTED HIGH AND THE 11533 11534 :SIGNAL INTER L BEING ASSERTED HIGH. 11535 11536 11537 11538 11539 #VDAL2,R4LOAD ;SET INVD L TO LOW STATE VIA VDAL2 H
PC.LDRDR4 ;GO LOAD, READ AND CHECK VDAL REGISTER
9\$
3,VDALRG,R4EROR ;BTFET F/F PROBABLY NOT CLEARED BY INVO 031074 012737 000004 002334 8\$: 031102 004737 006640 031106 001405 JSR BEQ 031110 ERRDF 002334 006640 9\$: CI BIFET F/F PROBABLY NOT CLEARED BY INVD L 11540 11541 11542 11543 031110 104455 TRAP CSERDF 000003 002537 . WORD 031112 031114 . WORD VDALRG 005004 031116 . WORD R4EROR 11544 11545 11546 11547 11548 031120 CKLOOP 031120 031122 031126 031132 104406 005037 004737 TRAP CSCLP1 R4LOAD ;SET INVD L BACK TO HIGH STATE
PC,LDRDR4 ;GO LOAD, READ AND CHECK VDAL REGISTER
10\$ :IF OK THEN CONTINUE
3,VDALRG,R4EROR ;VDAL REGISTER NOT EQUAL EXPECTED CLR JSR 001405 BEQ 11549 031134 ERRDF 11550 031134 TRAP 104455 CSERDF 11551 000003 002537 031136 . WORD 11552 031140 . WORD VDALRG 031142 005004 . WORD R4EROR 11554 031144 CKLOOP 11555 031144 104406 TRAP CSCLP1 11556 11557 ;AT THIS POINT IN TIME, THE SIGNAL FETCT H IS ASSERTED HIGH AS A RESULT OF MODE REGISTER BITS 10 AND 9 BEING CLEARED, XSELO L ASSERTED LOW, AND XSEL1 L ASSERTED HIGH. TO SET THE SIGNAL FETCT H TO THE LOW STATE, THE PROGRAM WILL SET THE SIGNAL XSEL1 L TO THE LOW STATE; BY SETTING HDAL6 H TO A ONE. 11558 11559 11560 11561 11562 11563 #HDAL6!HDAL5!HDAL2,R6LOAD ; SETUP BITS TO BE LOADED PC,LDRDR6 ; LOAD, READ AND CHECK HDAL REGISTER 11\$ ; IF LOADED OK THEN CONTINUE 4,HDALRG,ROGERR ; HDAL REGISTER NOT EQUAL TO EXPECTED 031146 012737 000144 031154 004737 006672 002342 10\$: MOV 11564 11565 11566 11567 11568 JSR 031160 001405 BEQ 031162 031162 ERRDF 104455 TRAP CSERDF 000004 002605 005020 031164 . WORD 11569 11570 11571 031166 002605 031170 005020 031172 031172 104406 . WORD

HDALRG

RO6ERR

C\$CLP1

. WORD

CKLOOP

TRAP

11572 11573

11574

11575 11576 11577

; TOGGLE THE SIGNAL XRAS H BY SETTING AND CLEARING THE SIGNAL HDAL 12 H. ; WHEN THE SIGNAL FETCT H IS ASSERTED LOW AND A PULSE IS ISSUED ON THE ; SIGNAL XRAS H, THE EDFET, BIFET AND PAUSE MODE FLIP-FLOPS WILL BE ; CLOCKED TO ZERCES. THE PAUSE STATE WORKING FLIP-FLOP WILL BE

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 41	37 PAGE : CHECK	THE SIGNALS "FE		'BTS1 H''		
11578 11579 11580 11581 11582 11583						;CLOCKE ;ALREAD ;A PULS ;SIGNAL	D TO A ZERO AS Y BEING CLEARED E BEING ISSUED RASP L WILL BE	A RESULT O , EPFN L A ON THE SIG PULSED.	OF THE PAUSE ST ASSERTED HIGH, GNAL RASP L. I	TATE WORKING EP8N L ASSE WHEN XRAS H	FLIP-FLOP RTED HIGH AND IS PULSED THE
11583	031174	004737	007272		11\$:	JSR	PC, XRAS		GO PULSE XRAS	H VIA HDAL	12 H
11584 11585 11586 11587 11588 11589						READ T :IS NOT :BEING : A RES :BEING	HE VDAL REGISTE SET WHEN THE S ASSERTED LOW. ULT OF THE BTFE ASSERTED HIGH.	IGNAL FETO	CT H IS ASSERTE BTS1 H SHOULD	D LOW BY THE	E SIGNAL XSEL1 SERTED LOW AS
11590 11591 11592 11593	031200	004737	006654			JSR BEQ	PC_READR4		READ VOAL AND	PAUSE STATE	MACHINE
11593	031200 031204 031206 031206	104455				ERRDF	3, VDALRG, R4ERO C\$ERDF	R	FETCT H PROB	ABLY NOT LOW	BY XSEL1 L
11595	031210 031212	000003				.WORD	VDALRG				
11594 11595 11596 11597 11598 11599	031214	005004				.WORD CKLOOP	R4EROR				
11599	031216	104406				TRAP	C\$CLP1				
11600 11601 11602 11603						; WHEN X	E SIGNAL XSEL1 SEL1 L IS RETUR ERTED HIGH.	L BACK TO NED TO THE	THE HIGH STATE	THE SIGNAL FI	HDAL6 H.
11604 11605 11606 11607 11608	031220 031226 031232 031234 031234	012737 004737 001405	000044 006672	002342	12\$:	MOV JSR BEQ ERRDF	#HDAL5!HDAL2,R PC,LDRDR6 13\$ 4,HDALRG,RO6ER		:SET XSEL1 L :GO LOAD, REAL :IF OK THEN CO :HDAL REGISTER	ONTINUE	HDAL REGISTER
11609 11610 11611	031236	104455 000004 002605 005020				TRAP .WORD .WORD .WORD	CSERDF 4 HDALRG ROGERR				
11612 11613 11614	031242 031244 031244	104406				CKLOOP TRAP	C\$CLP1				
11614 11615 11616	03.2						THE MODE REGIS	TER VIA GI	DAL BITS 2:0 II	N CONTROL REG	SISTER O
11616 11617 11618 11619	031246	004737	007006		13\$:	JSR	PC,SLMODR		SELECT MODE		
11619 11620						;SET MO	DE REGISTER BIT	10 TO A (	ONE AND MODE RE	GISTER BIT	TO A ZERO.
11620 11621 11622 11623 11624 11625 11626 11627 11628 11629 11630 11631 11632	031252 031260 031264 031266 031270 031272 031274 031276	012737 004737 001405 104455 000004 002631 005020 104406	002000 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	WMR10,R6LOAD PC,LDRDR6 14\$ 4,MODREG,R06ER C\$ERDF 4 MODREG R06ERR	R	SETUP BIT TO GO LOAD, REAL IF LOADED OK MODE REGISTER	THEN CONTINU	MODE REGISTER
11633						;RESELE	CT THE HDAL REG	ISTER VIA	GDAL BITS 2:0	IN CONTROL	REGISTER O

-				70/10//	1/ 000	01 15	77 0465	L 2		
	CVCDCA.	P11 1	0-SEP-81	11:41	16-SEP	TEST 4	:37 PAGE 1: CHECK	THE SIGNALS "FETCT	H" AND "BTS1 H"	SE
	11634 11635 11636	031300	004737	006754		14\$:	JSR	PC,SLHDAL	; SELECT HDAL REG VIA GDAL BITS 2:0	
-	11637 11638 11639 11640 11641 11642 11643						SET TO	WHEN FETCT H IS A	D BE ASSERTED LOW AS THIS POINT IN TIME AS A BIT 10 BEING SET TO A ONE, MODE REGISTER BIT 9 EING ASSERTED LOW, AND XSEL1 L BEING ASSERTED SSERTED LOW AND A PULSE IS ISSUED ON XRAS H, AND BIFET FLIP-FLOPS SHOULD BE CLOCKED TO A	
	11644	031304 031312	012737 004737	000044 007272	002342		MOV JSR	#HDAL5!HDAL2,R6L0 PC,XRAS	BITS PREVIOUSLY LOADED GO PULSE XRAS H VIA HDAL12 H	
	11646 11647 11648 11649 11650						:FLIP-F	LOPS WERE CLOCKED	O CHECK THAT THE PAUSE STATE WORKING AND BIFET TO ZEROES BY XRAS H WHEN THE SIGNAL FETCT H REGISTER BIT 10 BEING A ONE.	
	11651 11652 11653	031316 031322 031324	004737 001405	006654			JSR BEQ ERRDF	PC.READR4 15\$ 3.VDALRG.R4EROR	; READ VDAL AND PAUSE STATE MACHINE ; IF OK THEN CONTINUE ; FETCT H PROBABLY NOT LOW BY MR10 H A 1	
	11651 11652 11653 11654 11655 11656 11657 11658 11659	031324 031326 031330 031332	104455 000003 002537 005004				TRAP .WORD .WORD	C\$ERDF 3 VDALRG R4EROR	, refer in thousand their course that is	
	11659 11660	031334 031334	104406				CKLOOP TRAP	C\$CLP1		
	11661 11662						;RESELE	CT THE MODE REGIST	ER VIA GDAL BITS 2:0 IN CONTROL REGISTER 0	
-	11663	031336	004737	007006		15\$:	JSR	PC, SLMODR	; SELECT MODE REGISTER VIA GDAL BITS 2:0	
	11665						;SET MO	DE REGISTER BITS 1	O AND 9 TO ONES.	
	11667 11668 11669 11670	031342 031350 031354 031356 031356	012737 004737 001405	003000 006672	002342		MOV JSR BEQ ERRDF	#MR10!MR9,R6LOAD PC,LDRDR6 16\$ 4,MODREG,R06ERR	;SETUP BITS TO SET MR10 + MR9 TO HIGH STA ;GO LOAD, READ AND CHECK MDOE REIGSTER ;IF LOADED OK THEN CONTINUE ;MODE REGISTER NOT EQUAL EXPECTED	ATE
	11671 11672 11673 11674	031360 031362 031364	104455 000004 002631 005020				TRAP .WORD .WORD	CSERDF 4 MODREG ROGERR		
	11675 11676	031366 031366	104406				TRAP	C\$CLP1		
1	11677						. DECELE	CT THE HOAL DECIST	ED VIA COM DITS 2.0 IN CONTROL DECISTED O	

PC, SLHDAL

11678

11679

11681

11682 11683 11684

11685

11680 031370 004737 006754 .

16\$:

JSR

AT THIS POINT IN TIME, THE SIGNAL FETCT H SHOULD BE ASSERTED HIGH AS A RESULT OF MODE REGISTER BIT 9 BEING A ONE, XSELO L BEING ASSERTED LOW. :AND XSEL1 L BEING ASSERTED HIGH.

:SELECT HDAL REGISTER VIA GDAL BITS 2:0

RESELECT THE HDAL REGISTER VIA GDAL BITS 2:0 IN CONTROL REGISTER O

THE PROGRAM WILL NOW PULSE THE SIGNAL XRAS H BY SETTING AND CLEARING THE SIGNAL HDAL12 H. WHEN FETCT H IS HIGH AND A PULSE IS ISSUED ON THE SIGNAL XRAS H, THE PAUSE STATE WORKING AND BIFET FLIP-FLOPS SHOULD :BE SET TO ONES.

CVCDCA.FIT	10-327-01	11.41		1631 41	. CHECK	THE STORALS PETCH II AND	) 0131 H
11690 11691 03 11692 03 11693	1374 012737 1402 004737	000044 007272	002342		MOV JSR	PC,XRAS	;SETUP BITS PREVIOUSLY LOADED ;GO PULSE XRAS H VIA HDAL12 H
11694 11695 11696					READ THE	HE VDAL REGISTER TO CHECK E BTFET FLIP-FLOP ARE SE ED HIGH AND A PULSE BEIN	THAT THE PAUSE STATE WORKING FLIP-FLOP TO ONES AS A RESULT OF FETCT H BEING G ISSUED ON XRAS H.
11699 03 11700 03 11701 03 11702 03 11703 03 11704 03 11705 03 11706 03	1406 012737 1414 004737 1420 001405 1422 1422 104455 1424 000003 1426 002537 1430 005004 1432 1432 104406	001040 006654	002336		MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#VDAL9!VDAL5,R4GOOD PC,READR4 17\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	:EXPECT PSMW H AND BTS1 H TO BE ONES :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE :FETCT H PROBABLY NOT HIGH BY MR9 H A 1
11709 11710 11711					;PULSE ;FLIP-F	INVD L VIA VDALZ H TO CLI LOPS.	EAR THE PAUSE STATE WORKING AND BTFET
11712 03	1434 005037 1440 004737	002334 007712		17\$:	CLR JSR	R4LOAD PC,CLRPSM	SETUP TO EXPECT ALL ZEROES ON READBACK ; PULSE INVD L VIA VDAL2 H
11715					;RESELE	CT THE MODE REGISTER VIA	GDAL BITS 2:0 IN CONTROL REGISTER 0
11714 11715 11716 11717 03 11718	1444 004737	007006			JSR	PC,SLMODR	; SELECT MODE REG VIA GDAL BITS 2:0
11718 11719 11720					; CLEAR	MODE REGISTER BIT9 AND LI	EAVE MODE REGISTER BIT 10 SET TO A ONE.
11721 03 11722 03 11723 03 11724 03 11725 03	1450 012737 1456 004737 1462 001405 1464 1464 104455 1466 000004 1470 002631	002000 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD	#MR10,R6LOAD PC,LDRDR6 18\$ 4,MODREG,R06ERR C\$ERDF 4 MODREG	SETUP BIT TO BE LOADED GO LOAD, READ AND CHECK MDOE REGISTER IF LOADED OK THEN CONTINUE MODE REGISTER NOT EQUAL EXPECTED
11728 03	1472 005020				. WORD	R06ERR	
11730 03	1474 1474 104406				CKLOOP TRAP	C\$CLP1	
11732					;RESELE	CT THE HDAL REGISTER VIA	GDAL BITS 2:0 IN CONTROL REGISTER 0
11734 03	1476 004737	006754		18\$:	JSR	PC, SLHDAL	; SELECT HDAL REG VIA GDAL BITS 2:0
11736					:SET XS	ELO L TO THE HIGH STATE	BY CLEARING HDAL5 H.
11726 03 11727 03 11728 03 11729 03 11730 03 11731 11732 11733 11734 03 11736 11737 11738 03 11740 03 11740 03 11741 03 11742 03 11743 03 11744 03	1502 012737 1510 004737 1514 001405 1516 1516 104455 1520 000004	000004 006672	002342		MOV JSR BEQ ERRDF	#HDAL2,R6LOAD PC,LDRDR6 19\$ 4,HDALRG,R06ERR	SETUP TO SET XSELO L TO HIGH STATE GO LOAD, READ AND CHECK HDAL REGISTER IF OK THEN CONTINUE HDAL REGISTER NOT EQUAL EXPECTED
11742 03 11743 03 11744 03 11745 03	1516 104455 1520 000004 1522 002605 1524 005020				TRAP .WORD .WORD .WORD	CSERDF 4 HDALRG ROGERR	

HARDWAR	E TESTS	MACY11	30(1046)	16-SEP	-81 15:	37 PAGE	N 2
CVCDCA.	P11 1	0-SEP-81	11:41		TEST 41	: CHECK	THE SIGNALS "FETCT H" AND "BTS1 H"
11747	031526 031526	104406				CKLOOP TRAP	C\$CLP1
11749 11750 11751 11752 11753 11754 11755 11756 11757 11758						: IS ASS	IS POINT IN TIME THE SIGNAL FETCT H SHOULD BE ASSERTED HIGH AS A TOF MODE REGISTER BIT 9 BEING A ZERO, MODE REGISTER BIT 10 BEING, XSELO L ASSERTED HIGH AND EIAIO L BEING ASSERTED LOW. EIAIO L SERTED LOW AS A RESULT OF CAIO H BEING PULLED UP AND NO BUFFERS NG THE CAI BUS.
11755 11756 11757 11758 11759						; HDAL12 ; SIGNAL	ROGRAM WILL NOW PULSE THE SIGNAL XRAS H BY SETTING AND CLEARING 2 H. WHEN FETCT H IS ASSERTED HIGH AND A PULSE IS ISSUED ON THE L XRAS H, THE PAUSE STATE WORKING FLIP-FLOP AND THE BIFET FLIP-WILL BE SET TO ONES.
11760	031530	004737	007272		19\$:	JSR	PC, XRAS ; GO PULSE XRAS H VIA HDAL12 H
11761 11762 11763 11764 11765						:FLIP-F	THE VDAL REGISTER TO CHECK THAT THE PAUSE STATE WORKING AND BIFET FLOPS WERE SET TO ONES AS A RESULT OF FETCT H BEING ASSERTED HIGH PULSE BEING ISSUED ON XRAS H.
11766	031534 031542 031546 031550 031550	012: 57 004737 001405	001040 006654	002336		MOV JSR BEQ ERRDF TRAP	#VDAL9!VDAL5,R4GOOD ;EXPECT PSMW H AND BTS1 H TO BE SET ;READ VDAL AND PAUSE STATE MACHINE ;IF OK THEN CONTINUE ;IF OK THEN CONTINUE ;FETCT H PROBABLY NOT SET HIGH C\$ERDF
11767 11768 11769 11770 11771 11772 11773 11774 11775 11776	031552 031554 031556 031560 031560	000003 002537 005004 104406		***		.WORD .WORD .WORD CKLOOP TRAP	VDALRG R4EROR C\$CLP1
11778						:PULSE :FLIP-F	INVOL VIA VDAL2 H TO CLEAR THE PAUSE STATE WORKING AND BIFET FLOPS.
11780 11781 11782 11783 11784 11785 11786 11787 11788	031562 031566	005037 004737	002334 007712		20\$:	CLR JSR	R4LOAD :SETUP TO EXPECT ALL ZEROES GO PULSE INVD L VIA VDAL2 H
11783	031572				10000€.	ENDSEG	
11785 11786	031572 031572 031574 031574	104405			10000\$:	TRAP ENDIST	C\$ESEG
11788 11789	031574	104401			L10073:	TRAP	CSETST

CKLOOP

C\$CLP1

TRAP

031662

104406

11844

-	HARDWAR CVCDCA.		MACY11 0-SEP-81			7-81 15	37 PAG	E 234 THE REFR FI	C 3 LIP-FLOP AND	D THE EDEO	H SIGNAL			
	11846 11847 11848 11849 11850 11851 11852 11853 11854 11855 11856 11857 11858 11859 11860 11861 11862 11863 11864 11865 11866 11867						:WHEN :FLIP- :CLEAR :WILL :TO TH :BE AS: :LATER :AS A	INVD L IS POPULATED. THE PAIL BE PRESET TO BE LOW STATE SERTED HIGH ON IN THIS RESULT OF FINE AD AS A ZERO STED.  INTER L XRAS H XCAS L CYCLE L ADAL9 H ENCLK H ENEDC H PSM L	INVD L BY SULSED, THE FOFET FLIP-FLUSE MODE FLIDO A ONE VIA AND PSM L 1 BY SETTING TEST, THE ETCT H BEINGO AS A RESULTION A HIGH	PAUSE STATE LOP, THE EN IP-FLOP AND INVD L THE TO THE HIGH VDAL7 H TO EDFET FLIP- G ASSERTED	MACHINE NCLK AND E THE SING US SETTING STATE. D A ONE. FLOP WILL HIGH.	FLIP-FLOPS NEDC FLIPS LE STEP S' THE SIGNAI THE SIGNAI WHEN XRAS BE CLOCKI E SIGNAL I	S, THE RI FLOPS W. YNC FLIP- AL PAUSE L FETCT I H IS PUI ED TO A (	EFR TILL BE FLOPS L H WILL LSED ONE SHOULD
	11868 11869 11870	031664 031672	012737 004737	000200 007712	002334	2\$:	MOV JSR	#VDAL7,R4LPC,CLRPSM	_OAD	SET FE	BIT TO SE	T FETCT H	HIGH E INVD I	L
	11871 11872 11873 11874 11875 11876						:TOGGLE :FLIP- :FLOP :STATE :THESE	THE SIGNAL FLOP, TO CLO AND TO CAUSE OF ENCLK FL FLIP-FLOPS	XCAS L TO DCK THE STATE THE CYCLE LIP-FLOP TO SHOULD BE C	CLOCK THE FORE SHOT TO BE CLOCKED TO	STATE OF PERSONNELLE	ADAL9 H IN FLOP INTO WHICH WI ENEDC FLI	THE PSM THE PSM LL CAUSE P-FLOP.	FLIP- E THE ALL
	11877	031676	004737	007376			JSR	PC,XCAS		:PULSE	XCAS H AND	XCAS L V	IA HDAL	13 H
	11879 11880						READ :	THE VDAL REC	SISTER TO CHE VDAL REGIS	HECK THAT NOTER ABOVE.	O CHANGES	OCCURED S	INCE THE	E
	11881 11882 11883 11884 11885 11886 11887 11888 11889 11891 11892 11893 11894 11895 11896 11897 11898 11899 11900	031702 031706 031710 031710 031712 031714 031716 031720 031720	004737 001405 104455 000003 002537 005004 104406	006654			JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	PC,READR4 3\$ 3,VDALRG,R C\$ERDF 3 VDALRG R4EROR C\$CLP1	4EROR	; IF NO	ND CHECK N CHANGE THE EGISTER NO	N CONTINU	JE	
	11892 11893 11894						; A PULS	AL REGISTER SE IS ISSUED A ONE.	BIT 9 TO A	ONE. WHE	N ADAL9 H	IS SET TO	A ONE A	IND SE
	11896 11897 11898 11899 11900 11901	031722 031730 031734 031736 031736 031740	052737 004737 001405 104455 000002	001000 006614	002330	3\$:	BIS JSR BEQ ERRDF TRAP .WORD	MADAL 9, R2L PC.LDRDR2 4\$ 2, ADALRG, R C\$ERDF		:IF LOA	BIT TO BE READ AND C DED OK THE EGISTER NO	HECK ADLA N CONTINU	E	R

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 42	37 PAGE : CHECK	235 THE REFR FL	D 3 IP-FLOP AND	THE EDEOC H	SIGNAL		
11902 11903 11904 11905	031742 031744 031746 031746	002513 004770 104406				.WORD .WORD CKLOOP TRAP	ADALRG RZEROR C\$CLP1					
11904 11905 11906 11907 11908 11909 11910 11911 11912 11913 11914 11915 11916						ON THE	SIGNAL CYC	LE L WHICH E SHOT IS F HE ENEDC FL	ID XCAS L BY SET THE OUTPUT OF THE SIGNAL PSIVEL OF ADALS IN ONE. A PULS WILL CAUSE TO THE STATE OF THUS	HE CYCLE ONE ATE OF THE EA	SHOT TO BE	FIRED.
11917	031750	004737	007376		45:	JSR	PC,XCAS		; GO PULSE	XCAS H AND	CAS L VIA	HDAL13 H
11918 11919 11920 11921 11923 11923 11924 11925 11926 11927 11928 11929 11930 11931						READ TONE AS	HE VDAL REG A RESULT O INTER L REFR L XRAS H XCAS L CYCLE L ADAL9 H ENCLK H ENEDC H PSM L SOP L	F THE FOLLO HIGH LOW HIGH HIGH HIGH HIGH HIGH HIGH HIGH HIG	CHECK THAT THE	E SIGNAL EDEC BEING ASSERT	C H IS SET	TO A ED.
11932 11933 11934 11935 11936 11937 11938 11939 11940 11941 11942	031754 031762 031766 031770 031770 031772 031774 031776 032000 032000	052737 004737 001405 104455 000003 002537 005004 104406	000020 006654	002336		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL4,R46 PC,READR4 5\$ 3,VDALRG,R C\$ERDF 3 VDALRG R4EROR C\$CLP1		READ AND	DEOC H TO BE CHECK VDAL R EN CONTINUE PROBABLY NOT	EGISTER	
11943 11944 11945 11946 11947						ON XRA	S H WILL CL GNALS PAUSE LLSO CLOCK T H BEING ASS S PSMW H AN	L AND SOP HE EDFET AN ERTED HIGH. ID BTS1 H SH	SETTING AND OUT OF THE HIGH TO THE HIGH BEFFET FLIP-HOULD BE READ THE VI	FLOP TO A ZE H STATES. A FLOPS TO ONE DAL REGISTER AS ONES AS A	PULSE ON X S AS A RES IS READ TH RESULT OF	TTING RAS H ULT OF
11951	032002	004737	007272		5\$:	JSR	PC, XRAS		; GO PULSE	XRAS H VIA H	IDAL12 H	
11949 11950 11951 11952 11953 11954 11955 11956 11957						:ZERO A :SHOULD :SIGNAL	AS A RESULT BE ASSERTE S PSMW H AN	OF SOP L BE D AS LISTED ID BTS1 H SH	HECK THAT THE ING ASSERTED . WHEN THE HOULD BE READ TELP-FLOPS	VDAL REGISTER AS ONES AS A	ILLOWING SI IS READ, RESULT OF	GNALS THE

-	HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15: TEST 42	37 PAGE : CHECK	236	F-FLOP AND 1	THE EDEOC H SIGNAL	
the state of the s	11958 11959 11960 11961 11962 11963 11964 11965 11966 11967							INTER L - REFR L - XRAS H - XCAS L - CYCLE L - ADAL9 H - ENCLK H - ENEDC H - PSM L - SOP L -	HIGH LOW HIGH HIGH HIGH HIGH HIGH HIGH LOW		
the same of the sa	11965 11966 11967 11968 11969 11970 11971 11972 11973 11974 11975 11976 11977 11978 11979 11980 11981 11982 11983 11984 11985 11986 11987 11988 11989	032006 032014 032022 032026 032030 032030 032032 032034 032036 032040	052737 042737 004737 001405 104455 000003 002537 005004 104406	001040 000020 006654	002336 002336		BIS BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL9!VDALS #VDAL4,R4GOO PC,READR4 6\$ 3,VDALRG,R48 C\$ERDF 3 VDALRG R4EROR C\$CLP1	OD	EXPECT PSMW H TO BE A ONE EXPECT EDEOC H TO BE A ZERO READ AND CHECK VDAL REGISTER IF OK THEN CONTINUE SOP L PROBABLY FAILED TO 0 EDEOC H	
-	11981 11982 11983 11984						; PAUSE	AL REGISTER E LIP-FLOP WILL L AND SOP H I HIGH STATE.	BIT 4 TO A C BE CLOCKED TO THE LOW S	ONE. WHEN XRAS H IS PULSED, THE PAUSE TO RUN MODE THUS SETTING THE SIGNALS STATE. THE SIGNAL SOP L WILL BE ASSERTED	
	11990	032042 032050 032054 032056 032060 032062 032064 032066 032066	052737 004737 001405 104455 000002 002513 004770 104406	000020 006614	002330	6\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#ADAL4,R2LOA PC,LDRDR2 7\$ 2,ADALRG,R2E C\$ERDF 2 ADALRG R2EROR C\$CLP1		;SETUP BIT TO BE LOADED ;LOAD, READ AND CHECK ADAL REGISTER ;IF LOADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL EXPECTED	
	11997 11998 11999						SET THE	D IN THE VDAL	T H TO THE REGISTER.	LOW STATE AND CHECK THAT NO CHANGES HAVE NO CHANGES SHOULD OCCUR UNTIL XRAS H IS	
	11991 11992 11993 11994 11995 11996 11997 11998 11999 12000 12001 12002 12003 12004 12005 12006 12007 12008 12009 12010 12011 12012 12013	032070 032076 032104 032110 032112 032114 032116 032120 032122 032122	042737 042737 004737 001405 104455 000003 002537 005004 104406	000200 000200 006646	002334 002336	7\$:	BIC BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL7,R4LOA #VDAL7,R4GOO PC,LDRD4R 8\$ 3,VDALRG,R4E C\$ERDF 3 VDALRG R4EROR C\$CLP1	EROR	SETUP BIT TO CLEAR FETCT H  EXPECT FETCT H TO BE A O ON A READ  LOAD, READ AND CHECK VDAL REGISTER  IF OK THEN CONTINUE  VDAL REGISTER NOT EQUAL EXPECTED  THE SIGNAL PAUSE L TO THE LOW STATE AND	
1											

E 3

ARDWARE TES	TS MACY11 10-SEP-81	30(1046)	16-SEP	-81 15: TEST 42	37 PAGE : CHECK	F 3 237 THE REFR FLIP-FLOP AND 1	THE EDEOC H SIGNAL
12014 12015 12016 12017					:THE SI :WILL B :ASSERT	GNAL SOP L TO THE HIGH S E CLOCKED TO A LOW STATE ED LOW AND A PULSE BEING	STATE. THE SIGNALS EDFET H AND BIFET H E AS A RESULT OF THE SIGNAL FETCT H BEING G ISSUED ON THE SIGNAL XRAS H.
12018 0321	24 004737	007272		8\$:	JSR	PC, XRAS	GO PULSE XRAS H VIA HDAL12 H
12018 0321 12019 12020 12021 12022 12023 12024 12025 12026 12027 12038 12039 12031 12032 12033 0321 12034 0321 12036 0321 12037 0321 12038 0321 12039 0321 12040 0321 12041 0321 12042 0321 12043 0321					READ TO	HE VDAL REGISTER AND CHE A RESULT OF THE FOLLOW! INTER L - HIGH REFR L - HIGH XRAS H - LOW XCAS L - HIGH CYCLE L - HIGH ADAL9 H - HIGH ENCLK H - HIGH ENCLK H - HIGH PSM L - HIGH SOP L - HIGH	ECK THE THE SIGNAL EDEOC H IS SET TO A ING SIGNALS BEING SET TO THE STATES LISTED
12033 0321 12034 0321	30 052737 36 042737	000020	002336		BIS	#VDAL4,R4GOOD #VDAL5,R4GOOD	EXPECT EDEOC H TO BE SET TO A ONE
12033 0321 12034 0321 12035 0321 12036 0321	44 004737 50 001405	006654			JSR BEQ	PC.READR4	:READ AND CHECK VDAL REGISTER :IF OK THEN CONTINUE
12037 0321 12038 0321 12039 0321	52 104455 54 000003				ERRDF TRAP .WORD	3, VDALRG, R4EROR C\$ERDF	;EDEOC H PROBABLY NOT SET TO A ONE
12039 0321 12040 0321 12041 0321	56 002537 60 005004				. WORD	VDALRG R4EROR	
12042 0321 12043 0321 12044	62 104406				TRAP	C\$CLP1	
12045 12046 12047 12048					OF THE	E ON XCAS H WILL CLOCK T PSMW FLIP-FLOP BEING SE	CCAS L BY SETTING AND CLEARING HDAL13 H. THE PSM FLIP-FLOP TO A ZERO AS A RESULT ET TO A ONE. THE ENEDC FLIP-FLOP WILL A RESULT OF XCAS L BEING PULSED AND
12051 0321 12052	64 004737	007376		9\$:	JSR	PC,XCAS	GO PULSE XCAS H AND XCAS L VIA HDAL13 H
12050 12051 0321 12052 12053 12054 12055 12056 12057 12058 12059 12060 12061 12062 12063 12064 12065 12065					CHECK CLEARE LISTED	D. TEH FOLLOWING SIGNAL	A RESULT OF THE PSM FLIP-FLOP BEING S SHOULD BE ASSERTED IN THE STATES AS
12067 0321 12068 0321 12069 0322	76 004737	000020 006654	002336		BIC JSR BEQ	MVDAL4,R4GOOD PC,READR4 10\$	:EXPECT EDEOC H TO BE A ZERO :READ AND CHECK VDAL REGISTER :IF OK THEN CONTINUE

-	-
	•
u	_

HARDWARE TESTS MACY11 30(1046) CVCDCA.P11 10-SEP-81 11:41	16-SEP-81 15:37 PAGE 238 TEST 42: CHECK THE REFR FLIP-FLOP AND THE EDEOC H SIGNAL	SEQ 0238
12070 032204 12071 032204 104455 12072 032206 000003 12073 032210 002537 12074 032212 005004 12075 032214 12076 032214 104406 12077 12078 12079 12080 12081 12082 12083 12084 032216 005037 002334 12085 032222 004737 007712	ERRDF 3,VDALRG,R4EROR ;PSM L PROBABLY NOT ASSERTED LOW TRAP C\$ERDF .WORD 3 .WORD VDALRG .WORD R4EROR CKLOOP TRAP C\$CLP1	
12077 12078 12079 12080 12081 12082	PULE THE SIGNAL INVO L BE SETTING AND CLEARING VDAL REGISTER BIT 2.  A PULSE ON INVO L WILL CLEAR ALL THE PAUSE STATE MACHINE FLIP-FLOPS,  THE EDFET FLIP-FLOP, THE ENCLK AND ENEDC FLIP-FLOPS. THE PAUSE  AND PSM FLIP-FLOPS WILL BE PRESET TO A ONE THUS SETTING THE SIGNALS  PAUSE L TO THE LOW STATE AND PSM L TO THE HIGH STATE.	
12084 032216 005037 002334 12085 032222 004737 007712	10\$: CLR R4LOAD ;SETUP TO CLEAR ALL R/W BITS ;GO PULSE INVD L VIA VDAL2 H	
12086 12087 12088 12089 12090	PULSE THE SIGNAL XRAS H BY SETTING AND CLEARING HDAL12 H. THE PAUSE MODE FLIP-FLOP WILL BE SET TO RUN MODE AS A RESULT OF ADAL4 H BEING ASSERTED HIGH. THE ENCLK FLIP-FLOP WILL BE CLOCKED TO A ONE AS A RESULT OF ADAL9 H BEING ASSERTED HIGH.	
12091 12092 032226 004737 007272 12093	JSR PC, XRAS ;GO PULSE XRAS H VIA HDAL12 H	
12094 12095 12096 12097 12098 12099 12100 12101 12102	READ VDAL REGISTER TO CHECK THAT EDEOC H IS STILL A ZERO AFTER PULSING XRAS H, THE FOLLOWING SIGNALS SHOULD BE ASSERTED AS LISTED  INTER L - HIGH REFR L - HIGH XRAS H - LOW XCAS L - HIGH CYCLE L - HIGH ADAL9 H - HIGH ENCLK H - HIGH ENCLK H - HIGH SOP L - HIGH	
12104 12105 12106 12107 032232 004737 006654 12108 032236 001405 12109 032240 12110 032240 104455 12111 032242 000003 12112 032244 002537 12113 032246 005004 12114 032250 12115 032250 104406 12116 12117 12118 12119 12120	JSR PC.READR4 ;READ AND CHECK VDAL REGISTER BEQ 11\$ ;IF OK THEN CONTINUE ERROF 3.VDALRG.R4EROR ;INVD L PROBABLY NOT 0'ED ENEDC F/F TRAP C\$ERDF .WORD VDALRG .WORD VDALRG CKLOOP TRAP C\$CLP1	
12116 12117 12118 12119	PULSE THE SIGNALS XCAS H AND XCAS L BY SETTING AND CLEARING HDAL13 H.  A PULSE ON XCAS H WILL CLOCK THE PSM FLIP-FLOP TO A ONE AND A PULSE ON XCAS L WILL CLOCK THE ENEDC FLIP-FLOP TO A ONE.	
12121 032252 004737 007376	11\$: JSR PC,XCAS ;GO PULSE XCAS H AND XCAS L VIA HDAL13 H	
12122 12123 12124 12125	READ THE VDAL REGISTER TO CHECK THAT THE SIGNAL EDEOC H WAS SET TO A ONE AS A RESULT OF ENEDC FLIP-FLOP BEING SET TO A ONE. THE FOLLOWING SIG SHOULD BE ASSERTED AS LISTED BELOW	NALS

5	-	^	^	~	7	-
-	- 1		c.	/	5	ч

VCDCA.	E TESTS P11 1	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:1 TEST 42	37 PAGE : CHECK	239 THE REFR FLIP-FLOP A	ND THE EDEOC H SIGNAL	
12126 12127 12128 12129 12130 12131 12132 12133 12134 12135							INTER L - HIGH REFR L - HIGH XRAS H - LOW XCAS L - HIGH CYCLE L - HIGH ADAL9 H - HIGH ENCLK H - HIGH ENEDC H - HIGH PSM L - HIGH SOP L - HIGH		
12137 12138 12139 12140	032256 032264 032270 032272 032272	052737 004737 001405	000020 006654	002336		BIS JSR BEQ ERRDF	#VDAL4,R4GOOD PC,READR4 12\$ 3,VDALRG,R4EROR	; EXPECT EDEOC H TO BE ASSERTED ; READ AND CHECK VDAL REGISTER ; IF OK THEN CONTINUE ; VDAL REGISTER NOT EQUAL EXPECTED	
12141 12142 12143 12144 12145	032276 032300	104455 000003 002537 005004				TRAP .WORD .WORD .WORD	CSERDF 3 VDALRG R4EROR		
12145	032302 032302	104406				TRAP	C\$CLP1		
12146 12147 12148 12149 12150 12151						; SINGLE	E SIGNALS XCAS H AND TING HDAL13 H TO A O STEP SYNC FLIP-FLOP GH STATE.	XCAS L TO THE HIGH AND LOW STATE RESPECTIVED  NE. XCAS H BEING SET HIGH WILL CLOCK THE  TO A ONE THUS SETTING THE SIGNAL PSM L TO	Υ.
12152 12153	032304	004737	007410		12\$:	JSR	PC,XCASH	SET XCAS H HIGH AND XCAS L LOW	
12154 12155 12156 12157 12158 12159 12160 12161 12161 12162						READ THE SI	HE VDAL REGISTER AND GNALS BELOW BEING IN INTER L - HIGH REFR L - HIGH XRAS H - LOW XCAS L - LOW ENEDC H - HIGH PSM L - HIGH SUP L - HIGH	CHECK EDEOC H TO BE A ZERO AS A RESULT OF THE FOLLOWING STATE.	
12164 12165 12166 12167	032310 032316 032322	042737 004737 001405	000020 006654	002336		BIC JSR BEQ	#VDAL4.R4GOOD PC.READR4 13\$	:EXPECT EDEOC H TO BE A ZERO :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE	
12166 12167 12168 12169 12170 12171 12172 12173 12174 12175 12176 12177 12178	032310 032316 032322 032324 032324 032326 032330 032332 032334 032334	104455 000003 002537 005004				ERRDF TRAP .WORD .WORD	3, VDALRG, R4EROR C\$ERDF 3 VDALRG R4EROR	VDAL REGISTER NOT EQUAL EXPECTED	
12173 12174	032334 032334	104406				CKLOOP TRAP	CSCLP1		
12175 12176 12177						SET THE	E SIGNALS XCAS H AND ARING HDAL13 H IN TH	XCAS L TO THE LOW AND HIGH STATE RESPECTIVEL	Y
12179	032336	004737	007442		13\$:	JSR	PC,XCASL	SET XCAS H LOW AND XCAS L HIGH	
12180 12181						READ T	HE VDAL REGISTER AND	CHECK EDEOC H TO BE A ONE AS A RESULT OF	

H 3

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 240
CVCDCA.P11 10-SEP-81 11:41
                                                 TEST 42: CHECK THE REFR FLIP-FLOP AND THE EDEOC H SIGNAL
 12182
12183
                                                           : THE FOLLOWING SIGNALS BEING SET AS LISTED.
                                                                     INTER L - HIGH
 12184
                                                                     REFR L
                                                                                   HIGH
 12185
                                                                     XRAS H
                                                                                   LOW
 12186
                                                                     XCAS L
                                                                                    HIGH
 12187
                                                                     ENEDC H
                                                                                    HIGH
 12188
                                                                     PSM L
                                                                                   HIGH
 12189
12190
                                                                     SOP L
                                                                                   HIGH
12191
12192
12193
                   052737
                             000020
                                       002336
                                                                     #VDAL4,R4GOOD
                                                                                                   EXPECT EDEOC H TO BE SET TO A ONE
         032350
                   004737
                             006654
                                                           JSR
                                                                     PC, READR4
                                                                                                   READ VOAL AND PAUSE STATE MACHINE
         032354
                   001405
                                                                     14$
                                                                                                  : IF OK THEN CONTINUE
                                                           BEQ
         032356
032356
 12194
                                                                     3. VDALRG, R4EROR
                                                           ERRDF
                                                                                                   EDEOC H PROBABLY NOT SET HIGH
 12195
                   104455
                                                           TRAP
                                                                     CSERDF
         032360
 12196
                   000003
                                                           . WORD
 12197
                   002537
                                                           . WORD
                                                                     VDALRG
12198
12199
12200
12201
12202
         032364
032366
                   005004
                                                           . WORD
                                                                     R4EROR
                                                           CKLOOP
         032366
                   104406
                                                           TRAP
                                                                     CSCLP1
                                                           SET THE SIGNAL XRAS H TO THE HIGH STATE BY SETTING HDAL12 H TO A ONE.
 12203
12204
                                                           WHEN ADALT H IS A ZERO, THE REFR FLIP-FLOP WILL BE HELD TO THE
                                                           CLEARED STATE AND WILL NOT BE CLOCKED TO A ONE BY KRAS L WHEN THE
 12205
                                                           SIGNAL INTER L IS ASSERTED HIGH. THERFORE THE SIGNAL REFR L WILL
 12206
                                                           REMAIN ASSERIED HIGH.
 12207
12208
12209
12210
12211
12212
12213
12214
12215
12216
12217
12221
12221
12223
12223
12224
12223
12224
12225
12226
12227
12228
12228
12231
12231
12232
12233
12233
12233
12233
12233
12233
12233
12233
12233
12233
12233
         032370 004737 007304
                                                148:
                                                           JSR
                                                                    PC, XRASH
                                                                                                  ; SET XRAS H HIGH AND XRAS L LOW
                                                           READ THE VDAL REGISTER AND CHECK EDEOC H TO BE A ONE AS A RESULT OF
                                                           THE FOLLOWING SIGNALS BEING SET AS LISTED.
                                                                     INTER L - HIGH
                                                                     REFR L
                                                                                   HIGH
                                                                     XRAS H
                                                                                   HIGH
                                                                     XCAS L
                                                                                   HIGH
                                                                     ADAL9 H -
                                                                                   HIGH
                                                                     PSM L
                                                                                   HIGH
                                                                     SOP L
                                                                                   HIGH
         032374
                  004737
                             006654
                                                                    PC.READR4
                                                           JSR
                                                                                                  : READ VDAL AND PAUSE STATE MACHINE
        032400
032402
032402
032404
032406
032410
032412
032412
                   001405
                                                          BEQ
                                                                                                  ; IF OK THEN CONTINUE
                                                          ERRDF
                                                                     3, VDALRG, R4EROR
                                                                                                  :EDEOC H PROBABLY ASSERTED LOW
                   104455
                                                                     C$ERDF
                                                           TRAP
                   000003
                                                           . WORD
                   002537
005004
                                                           . WORD
                                                                    VDALRG
                                                           . WORD
                                                                    R4EROR
                                                          CKLOOP
                   104406
                                                          TRAP
                                                                    C$CLP1
                                                          SET THE SIGNAL INTER L TO THE LOW STATE BY SETTING XSEL1 L TO THE
                                                          :LOW STATE. XSEL1 L WILL BE SET LOW BY SETTING HDALG H TO A ONE.
        032414
032422
032426
032430
032430
                  052737
004737
001405
                             000100
                                       002342 15$:
                                                          BIS
                                                                    WHDAL6 . R6LOAD
                                                                                                  :SET XSEL1 L TO THE LOW STATE
                             006672
                                                                    PC,LDRDR6
                                                          JSR
                                                                                                  GO LOAD, READ AND CHECK HOAL REGISTER
                                                          BEQ
                                                                    16$
                                                          ERRDF
                                                                    4, HDALRG, ROSERR
                                                                                                  HDAL REGISTER NOT EQUAL EXPECTED
                   104455
                                                          TRAP
                                                                    CSERDF
```

1 3

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 241
CVCDCA.P11
                  10-SEP-81 11:41
                                                      TEST 42: CHECK THE REFR FLIP-FLOP AND THE EDEOC H SIGNAL
         032432
032434
032436
032440
                     000004
                                                                 . WORD
12239
12240
12241
12242
12243
12244
12246
12247
12248
12249
12250
12251
12252
12253
                     002605
                                                                 . WORD
                                                                           HDALRG
                     005020
                                                                 . WORD
                                                                           RO6ERR
                                                                 CKLOOP
          032440
                     104406
                                                                 TRAP
                                                                            C$CLP1
                                                                 CHECK THE SIGNAL BIST H TO BE SET TO A ONE AS A RESULT OF THE BIFET
                                                                 FLIP-FLOP BEING CLEARED AND THE SIGNAL INTER L BEING ASSERTED LOW. READ THE VDAL REGISTER AND CHECK EDEOC H TO BE A ZERO AS A RESULT OF
                                                                 THE FOLLOWING SIGNALS BEING SET AS LISTED.
                                                                            INTER L
                                                                                           LOW
                                                                            REFR L
                                                                                            HIGH
                                                                           XRAS H
                                                                                           HIGH
                                                                           XCAS L
                                                                                           HIGH
                                                                           ENEDC H
                                                                                           HIGH
                                                                           PSM L
                                                                                           HIGH
 12254
                                                                           SOP L
                                                                                           HIGH
12256
12257
12258
12259
12260
12261
12262
         032442
032450
032456
                    052737
042737
004737
                                          002336
002336
                                000040
                                                     16$:
                                                                BIS
                                                                           #VDAL5,R4GOOD
#VDAL4,R4GOOD
                                                                                                            EXPECT BIST H TO BE A ONE VIA INTER L
                                000020
                                                                BIC
                                                                                                            EXPECT EDEOC H TO BE A ZERO
                                006654
                                                                           PC READR4
                                                                 JSR
                                                                                                            READ VOAL AND PAUSE STATE MACHINE
          032462
                     001405
                                                                BEQ
                                                                                                            : IF OK THEN CONTINUE
         032464
032464
032466
                                                                 ERRDF
                                                                            3, VDALRG, R4EROR
                                                                                                            EDEOC H NOT O WHEN INTER L SET LOW
                     104455
                                                                 TRAP
                                                                           C$ERDF
                     000003
                                                                . WORD
12263
12264
         032470
032472
032474
                     002537
                                                                . WORD
                                                                           VDALRG
                     005004
                                                                 . WORD
                                                                           R4EROR
12265
12266
12267
12268
12269
                                                                CKLOOP
         032474
                     104406
                                                                 TRAP
                                                                           CSCLP1
                                                                SET THE SIGNAL KRAS H TO THE LOW STATE BY CLEARING HDAL 12 H.
12270
12271
12272
12273
         032476 004737
                               007336
                                                     175:
                                                                JSR
                                                                           PC, XRASL
                                                                                                            SET KRAS H TO THE LOW STATE
                                                                 READ THE VDAL REGISTER AND CHECK EDEOC H TO BE A ONE AS A RESULT OF
                                                                 THE FOLLOWING SIGNALS BEING SET AS LISTED
12274
12275
12276
12277
12278
                                                                           INTER L
                                                                                      - LOW
                                                                           REFR L
                                                                                           HIGH
                                                                           XRAS H
                                                                                           LOW
                                                                           XCAS L
                                                                                           HIGH
                                                                           ENEDC H
                                                                                       -
                                                                                           HIGH
12279
12280
                                                                           PSM L
                                                                                           HIGH
                                                                           SOP L
                                                                                           HIGH
12281
12282
         032502
032510
032514
032516
032516
032520
032522
032524
032524
                    052737
004737
                                000020
                                          002336
12282
12283
12284
12285
12286
12287
12288
12289
12290
12291
12292
12293
                                                                BIS
                                                                           #VDAL4,R4GOOD
                                                                                                            EXPECT EDEOC H TO BE A ONE
                                006654
                                                                           PC READR4
                                                                JSR
                                                                                                            READ VOAL AND PAUSE STATE MACHINE
                     001405
                                                                BEQ
                                                                                                            IF OK THEN CONTINUE
                                                                ERRDF
                                                                           3, VDALRG, R4EROR
                                                                                                            EDEOC H NOT 1 WHEN XRAS H SET LOW
                    104455
000003
002537
                                                                TRAP
                                                                           CSERDF
                                                                . WORD
                                                                . WORD
                                                                           VDALRG
                     005004
                                                                 . WORD
                                                                           R4EROR
                                                                CKLOOP
         032526
                    104406
                                                                TRAP
                                                                           CALLP1
                                                                SET THE SIGNAL INTER L BACK TO THE HIGH STATE BY SETTING XSELT L HIGH.
```

J 3

K 3 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 242 TEST 42: CHECK THE REFR FLIP-FLOP AND THE EDEOC H SIGNAL CVCDCA.P11 10-SEP-81 11:41 12294 12295 :XSEL1 L IS SET HIGH BY CLEARING HDAL6 H IN THE HDAL REGISTER. 12296 12297 12298 12299 12300 042737 000100 002342 18\$: BIC #HDAL6,R6LOAD SETUP TO SET XSEL1 L TO HIGH STATE 032536 032542 006672 PC, LDRDR6 JSR GO LOAD, READ AND CHECK HOAL REGISTER 001405 BEQ : IF LOADED OK TEHN CONTINUE 032544 ERRDF 4, HDALRG, ROBERR :HDAL REGISTER NOT EQUAL EXPECTED 032544 104455 TRAP C\$ERDF 12301 032546 000004 . WORD 12302 12303 12304 032550 032552 032554 002605 . WORD HDALRG 005020 . WORD R06ERR CKLOOP 12305 12306 12307 12308 032554 104406 TRAP CSCLP1 CHECK THE SIGNAL BIST H TO BE A ZERO AS A RESULT OF THE BIFET FLIP-FLOP BEING CLEARED AND THE SIGNAL INTER L BEING SET TO THE HIGH STATE. 12309 12310 :READ THE VDAL REGISTER AND CHECK EDEOC H TO BE A ONE AS A RESULT OF THE FOLLOWING SIGNALS BEING SET AS LISTED BELOW. 12311 12312 INTER L - HIGH 12313 REFR L HIGH 12314 XRAS H LOW 12315 12316 12317 XCAS L HIGH ENEDC H -HIGH PSM L HIGH 12318 SOP L HIGH 12319 12319 12320 12321 12322 12323 12324 12325 12326 12327 12328 032556 032564 032570 032572 032572 032574 032576 042737 004737 000040 002336 19\$: BIC #VDAL5,R4GOOD EXPECT BIST H TO BE A O VIA INTER L PC,READR4 20\$ 3,VDALRG,R4EROR 006654 JSR READ VDAL AND PAUSE STATE MACHINE 001405 BEQ : IF OK THEN CONTINUE ERRDF EDEOC H NOT A ONE WHEN INTER L HIGH 104455 TRAP C\$ERDF 000003 002537 . WORD . WORD **VDALRG** 032600 032602 005004 R4EROR . WORD CKLOOP 12329 12330 032602 104406 TRAP C\$CLP1 12331 12332 12333 ; SET THE SIGNAL ADALT H TO A ONE. WHEN ADALT H IS A ONE, THE REFR FLIP-FLOP CAN BE CLEARED EITHER BY XCAS H BEING SET HIGH, OR INVO L BEING SET LOW, OR BY ADAL7 H BEING SET BACK TO A ZERO. THE REFR FLIP-FLOP 12334 12335 CAN NOT BE CHECKED TO BE CLEARED BY THE SIGNAL INVO L BECAUSE OF THE :LOGIC DESIGN. 12336 12337 12338 12339 12340 12341 12342 12343 12344 12345 032604 032612 032616 032620 032620 032622 032624 032626 052737 004737 #ADAL7,R2LOAD PC,LDRDR2 21\$ 2,ADALRG,R2EROR 000200 002330 20\$: BIS SETUP BIT TO BE LOADED 006614 JSR :GO LOAD, READ AND CHECK ADAL REGISTER 001405 BEQ : IF OK THEN CONTINUE ERRDF

TRAP

. WORD . WORD

. WORD

CKLOOP

TRAP

C\$ERDF

ADALRG

R2EROR

C\$CLP1

104455 000002 002513

004770

104406

032630

SET THE SIGNALS KRAS H AND KRAS L TO THE HIGH AND LOW STATES RESPECTIVELY BY SETTING HDAL12 H TO A ONE. SETTING XRAS L TO THE LOW STATE WILL

ADAL REGISTER NOT EQUAL EXPECTED

L 3

M 3

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 244 CVCDCA.P11 10-SEP-81 11:41 TEST 42: CHECK THE F TEST 42: CHECK THE REFR FLIP-FLOP AND THE EDEOC H SIGNAL

JSR

JSR

23\$:

:SET TO A ONE AGAIN WHEN XRAS H IS PULSED AGAIN IN THE NEXT SECTION

032716 004737 007336 12408 12409 SET THE SIGNAL XRAS H AND XRAS L TO THE HIGH AND LOW STATE RESPECTIVELY BY SETTING HDAL12 H TO A ONE. SETTING XRAS L TO THE LOW STATE WILL CLOCK THE LEVEL OF INTER L, WHICH IS HIGH, INTO THE REFR FLIP-FLOP, THUS SETTING THE FLIP-FLOP TO A ONE. THE SIGNAL REFR L WILL BE SET TO 12410 12412 12413 12414 : THE LOW STATE WHEN THE REFR FLIP-FLOP IS SET TO A ONE.

PC . XRASH

PC.XRASL

READ THE VDAL REGISTER AND CHECK EDEOC H TO BE A ZERO AS A RESULT OF THE FOLLOWING SIGNALS BEING SET AS LISTED.

INTER L - HIGH REFR L LOW XRAS H HIGH XCAS L HIGH ENEDC H HIGH PSM L HIGH SOP L HIGH

#VDAL4,R4GOOD BIC PC, READR4 JSR BEQ ERRDF 3, VDALRG, R4EROR

:EXPECT EDEOC H TO BE A ZERO READ VOAL AND PAUSE STATE MACHINE : IF OK THEN CONTINUE :REFR F/F PROBABLY NOT SET TO A ONE

:SET XRAS H LOW AND XRAS L HIGH

:SET XRAS H HIGH AND XRAS L LOW

C\$ERDF TRAP . WORD . WORD VDALRG . WORD R4EROR CKLOOP TRAP CSCLP1

; SET THE SIGNAL ADAL? H TO A ZERO. WHEN ADAL? H IS SET TO A ZERO, THE :REFR FLIP-FLOP WILL BE CLEARED, THUS SETTING THE SIGNAL REFR L TO THE

:HIGH STATE.

#ADAL7, R2LOAD BIC **JSR** PC,LDRDR2 BEQ ERRDF 2, ADALRG, RZEROR TRAP C\$ERDF

:SET ADAL7 H TO A ZERO ; GO LOAD, READ AND CHECK ADAL REGISTER : IF LOADED OK THEN CONTINUE

:ADAL REGISTER NOT EQUAL EXPECTED

. WORD . WORD ADALRG R2EROR . WORD CKLOOP TRAP C\$CLP1

READ THE VDAL REGISTER AND CHECK EDEOC H TO BE A ONE AS A RESULT OF THE FOLLOWING SIGNALS BEING SET AS LISTED

INTER L - HIGH REFR L HIGH XRAS H HIGH XCAS L HIGH ENEDC H HIGH -HIGH PSM L

12406 12407

12416

12417 12418 12419

12420

12428

12439

12440

12442 12443

032726

032734

032740

032742 032742

032744 032746 032750

032752

032752

032754

032762

032766 032770

032770

032772

032722 004737 007304

042737

001405

104455

000003

002537

005004

104406

042737 004737

001405

104455

000002

002513

104406

000020

006654

000200

006614

002336

002330 24\$:

12460 12461

N 3 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 245 CVCDCA.P11 10-SEP-81 11:41 TEST 42: CHECK THE REFR FLIP-FLOP AND THE EDEOC H SIGNAL 12462 SOP L - HIGH 12463 12464 12465 12466 12467 12468 033002 033010 052737 004737 000020 002336 25\$: BIS #VDAL4,R4GOOD EXPECT EDEOC H TO BE A ONE 006654 JSR PC READR4 READ VOAL AND PAUSE STATE MACHINE 033014 001405 26\$ BEQ ; IF OK THEN CONTINUE 033016 ERRDF 3. VDALRG, R4EROR :REFR F/F NOT CLEARED BY ADAL7 H A O 033016 104455 TRAP C\$ERDF 12469 12470 12471 12472 12473 12474 033020 000003 . WORD 033022 002537 . WORD VDALRG 033024 005004 . WORD R4EROR 033026 CKLOOP 104406 TRAP CSCLP1 12475 SET ADALT H BACK TO A ONE. THIS WILL ALLOW THE REFR FLIP-FLOP TO :BE CLEARED. 12477 12478 12479 033030 033036 052737 004737 000200 002330 26\$: BIS #ADAL7,R2LOAD SETUP BIT TO BE LOADED 006614 PC,LDRDR2 27\$ 3,ADALRG,R2EROR JSR ; LOAD, READ AND CHECK ADAL REGISTER 12480 033042 001405 BEQ ; IF LOADED OK THEN CONTINUE 12481 033044 ERRDF :ADAL REGISTER NOT EQUAL EXPECTED 12482 033044 104455 TRAP C\$ERDF 12483 033046 000003 . WORD 12484 033050 002513 . WORD ADALRG 12485 033052 004770 . WORD R2EROR 12486 12487 12488 033054 CKLOOP 033054 104406 TRAP C\$CLP1 12489 12490 12491 ; SET THE SIGNALS XRAS H AND XRAS L TO THE LOW AND HIGH STATE RESPECTIVELY :BY CLEARING HDAL12 H. 12492 033056 004737 007336 275: JSR PC.XRASL ; SET XRAS H LOW AND XRAS L HIGH 12493 12494 SET THE SIGNAL INTER L TO THE LOW STATE BY SETTING XSEL1 L TO THE 12495 :LOW STATE. XSEL1 L IS SET LOW BY SETTING HDAL6 H TO A ONE 12496 12497 052737 004737 033062 000100 002342 BIS #HDAL6, R6LOAD SETUP BIT TO BE LOADED 12498 033070 006672 JSR PC, LDRDR6 GO LOAD, READ AND CHECK HOAL REGISTER 12499 033074 001405 28\$ BEQ : IF OK THEN CONTINUE 12500 12501 12502 12503 033076 033076 ERRDF 4, HDALRG, ROGERR HDAL REGISTER NOT EQUAL EXPECTED 104455 TRAP C\$ERDF 033100 000004 . WORD 033102 002605 . WORD HDALRG 12504 12505 12506 12507 12508 12509 12510 12511 005020 033104 . WORD R06ERR 033106 CKLOOP 033106 104406 TRAP C\$CLP1 SET THE SIGNAL KRAS H AND KRAS L TO THE HIGH AND LOW STATE RESPECTIVELY BY SETTING HDAL 12 H TO A ONE. WHEN KRAS L IS SET LOW, THE REFR FLIP-FLOP WILL BE CLOCKED TO A ZERO AS A RESULT OF INTER L BEING ASSERTED LOW. WHEN REFR FLIP-FLOP IS A ZERO, THE SIGNAL REFR L WILL BE ASSERTED 12512 12513 : TO THE HIGH STATE. 033110 004737 007304 28\$: JSR PC, XRASH SET XRAS H AND XRAS L LOW 12515 CHECK THE SIGNAL BIST H TO BE A ONE AS A RESULT OF THE BIFET FLIP-FLOP 12517 BEING CLEARED AND THE SIGNAL INTER L BEING ASSERTED TO THE LOW STATE.

\$ 40 0

```
12519
                                                         READ THE VDAL REGISTER AND CHECK EDEOC H TO BE SET TO A ZERO AS A
                                                         RESULT OF THE FOLLOWING SIGNALS BEING SET AS LISTED
                                                                   INTER L - LOW
                                                                   REFR L
                                                                                 HIGH
12523
12524
12525
12526
                                                                   XRAS H
                                                                                 HIGH
                                                                                 HIGH
                                                                   XCAS L
                                                                   ENEDC H
                                                                                 HIGH
                                                                  PSM L
                                                                                 HIGH
                                                                   SOP L
                                                                                 HIGH
                  052737
        033114
                            000040
                                     002336
                                                         BIS
                                                                  #VDAL5,R4GOOD
                                                                                                EXPECT BIST H TO BE A 1 VIA INTER L
12530
        033122
                                     002336
                            000020
                                                                  #VDAL4,R4GOOD
                                                         BIC
                                                                                                EXPECT EDEOC H TO BE A ZERO
12531
12532
12533
12534
12535
12536
12537
12538
12539
12540
                  004737
        033130
                            006654
                                                         JSR
                                                                  PC.READR4
                                                                                                READ VOAL AND PAUSE STATE MACHINE
        033134
033136
                  001405
                                                         BEQ
                                                                                                : IF OK THEN CONTINUE
                                                                  3, VDALRG, R4EROR
                                                         ERRDF
                                                                                                :REFR F/F PROBABLY NOT A ZERO
        033136
                  104455
                                                         TRAP
                                                                   C$ERDF
                  000003
        033140
                                                         . WORD
        033142
                                                         . WORD
                                                                  VDALRG
        033144
                  005004
                                                         . WORD
                                                                  R4EROR
        033146
                                                         CKLOOP
        033146
                  104406
                                                         TRAP
                                                                  C$CLP1
12541
12542
12543
                                                         SET THE SIGNAL INTER L BACK TO THE HIGH STATE BY SETTING XSEL! L
                                                         BACK TO THE HIGH STATE BY SETTING HDALE H TO A ZERO.
                  042737
        033150
                            000100
                                     002342 29$:
                                                         BIC
                                                                  #HDAL6.R6LOAD
                                                                                               : SET XSEL1 L TO THE LOW STATE
12545
12546
12547
12548
        033156
                            006672
                                                         JSR
                                                                  PC, LDRDR6
                                                                                               GO LOAD, READ AND CHECK HDAL REGISTER
        033162
                  001405
                                                         BEQ
                                                                                               : IF OK THEN CONTINUE
        033164
                                                         ERRDF
                                                                   4. HDALRG. ROBERR
                                                                                                :HDAL REGISTER NOT EQUAL EXPECTED
        033164
                  104455
                                                         TRAP
                                                                  C$ERDF
12549
        033166
                  000004
                                                         . WORD
12559
12551
12552
12553
12554
12555
12556
12557
        033170
                  002605
                                                         . WORD
                                                                  HDALRG
        033172
                  005020
                                                         . WORD
                                                                  R06ERR
        033174
                                                         CKLOOP
        033174
                  104406
                                                         TRAP
                                                                  C$CLP1
                                                         CHECK THE SIGNAL BIST H TO BE A ZERO AS A RESULT OF THE BIFET FLIP-FLOP
                                                         BEING CLEARED AND THE SIGNAL INTER L BEING SET TO THE HIGH STATE.
12558
                                                         :READ THE VDAL REGISTER AND CHECK EDEOC H TO BE A ONE AS A RESULT OF
12559
12560
12561
12562
                                                                  INTER L -
                                                                                HIGH
                                                                  REFR L
XRAS H
                                                                                HIGH
                                                                                HIGH
12563
12564
                                                                  XCAS L
                                                                                HIGH
                                                                  ENEDC H
                                                                                HIGH
12565
                                                                  PSM L
                                                                                HIGH
12566
                                                                  SOP L
                                                                                HIGH
12567
12568
12569
12570
12571
12572
12573
        033176
033204
033212
033216
033220
033220
                 042737
052737
004737
                           000040
000020
006654
                                     002336
002336
                                              30$:
                                                        BIC
                                                                  WVDAL5,R4GOOD
                                                                                               EXPECT BIST H TO BE A O VIA INTER L
                                                                                               EXPECT EDEOC H TO BE A ONE
                                                         JSR
                                                                  PC.READR4
                                                                                               READ VOAL AND PAUSE STATE MACHINE
                  001405
                                                        BEQ
                                                                                               : IF OK THEN CONTINUE
                                                                  3. VDALRG, R4EROR
                                                         ERRDF
                                                                                               EDEOC H NOT SET TO A ONE
                  104455
                                                        TRAP
                                                                  CSERDF
```

THE EDEOC H SIGNAL	SEQ 0247

74 75 76 77 78	033222 033224 033226 033230 033230	000003 002537 005004 104406				.WORD .WORD .WORD CKLOOP TRAP	3 VDALRG R4EROR C\$CLP1		
79 80 81						SET TH	E SIGNALS XRAS H AND XRA	AS L TO THE LOW AND HIGH STATE RESPECTIVEL	
82	033232	004737	007336		31\$:	JSR	PC,XRASL	SET KRAS H LOW AND KRAS L HIGH	
75 77 77 77 77 77 77 88 88 88 88 88 88 89 99 99 99 99 99 99						; SET AD ; A ZERO ; CAUSIN ; ALLOW ; A PULS	AL7 H AND ADAL4 H TO ZER WILL HOLD THE REFR FLIP IG THE SIGNAL REFR L TO R THE PAUSE MODE FLIP-FLOP E IS ISSUED ON THE SIGNA	ROES IN THE ADAL REGISTER. ADAL7 H ON P-FLOP IN THE CLEARED STATE, THUS REMAIN HIGH. ADAL4 H ON A ZERO WILL TO BE CLOCKED TO THE PAUSE MODE WHEN AL XRAS H.	
91 92 93 94 95	033236 033244 033250 033252 033252 033254 033256 033260	042737 004737 001405 104455	006614	002330		BIC JSR BEQ ERRDF TRAP	#ADAL7!ADAL4,R2LOAD PC,LDRDR2 32\$ 2,ADALRG,R2EROR C\$ERDF	;SETUP BITS TO BE CLEARED ;GO LOAD, READ AND CHECK ADAL REGISTER ;IF LOADED OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL EXPECTED	
96 97 98 99	033254 033256 033260 033262 033262	000002 002513 004770 104406				.WORD .WORD .WORD CKLOOP TRAP	ADALRG RZEROR C\$CLP1		
07						:TOGGLE :XRAS H :FLOP W :THE HI :WILL B :STATE.	E MOSERIED LUW, INUS SEI	TTING AND CLEARING HDAL12 H. WHEN S SET TO A ZERO, THE PAUSE MODE FLIP-, THUS SETTING THE SIGNAL PAUSE L TO IS ASSERTED HIGH, THE SIGNAL SOP L TING THE SIGNAL EDEOC H TO THE LOW	
09	033264	004737	007272		32\$:	JSR	PC, XRAS	GO PULSE XRAS H VIA HDAL12 H	
089101 1123 145 167 189 189 189 189 189 189 189 189 189 189						READ TO	HE VDAL REGISTER AND CHE FOLLOWING SIGNALS BEING INTER L - HIGH REFR L - HIGH XRAS H - LOW XCAS L - HIGH ENEDC H - HIGH PSM L - HIGH SOP L - LOW	CK EDEOC H TO BE A ZERO AS A RESULT SET AS LISTED	
223	033270 033276 033302 033304 033304 033310 033310 033314	042737 004737 001405 104455 000003 002537 005004	000020 006654	002336		BIC JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#VDAL4,R4GOOD PC,READR4 33\$ 3.VDALRG,R4EROR C\$ERDF VDALRG R4EROR	:EXPECT EDEOC H TO BE A ZERO :READ VDAL AND PAUSE STATE MACHINE :IF OK THEN CONTINUE :EDEOC H NOT O VIA SOP L SET LOW	

HARDWARI CVCDCA.I	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP-81 15:1 TEST 42	37 PAGE	D 4 THE REFR FLIP-FLOR	AND THE EDEOC H SIGNAL
12630	033314	104406			TRAP	C\$CLP1	
12631 12632 12633					;RESET	ALL FLIP-FLOPS BY	PULSING INVD L VIA VDAL2 H
12634 12635 12636 12637 12638 12639 12640	033316 033322	005037 004737	002334 007712	33\$:	CLR JSR	R4LOAD PC,CLRPSM	:SETUP TO CLEAR ALL BITS :GO PULSE INVO L VIA VDAL2 H
12637	033326			10000\$:	ENDSEG		
12639 12640	033326 033326 033330	104405		100003:	TRAP	C\$ESEG	
12641 12642 12643	033330	104401		L10074:	TRAP	C\$ETST	

RDWARI CDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15 TEST 4	:37 PAGE	E 4 EMULATOR INTERRUP	T LOGIC TEST
2644					.SBTTL	TEST 43	: TARGET EMULATOR	INTERRUPT LOGIC TEST
2646 2647 2648 2649 2651 2653 2653 2655 2657 2658 2666 2666 2666 2666 2666 2666 2666					: TOBRI	K H AND E RRUPTS OC EST SIGNA R WHEN TH . THE TE	BRK H TO CAUSE INTE CUR WHEN THE INTER AL IS ASSERTED HIGH HE INTERRUPT ENABLE	RUPT ENABLE BIT IS CLEARED AND THE INTERRUPT.  THE TEST WILL CHECK THAT AN INTERRUPT WILL BIT IS SET AND THE SIGNAL TOBRK H IS ASSERTED THE BREAK LATCH FLIP-FLOP CAN BE SET, CLEARED
2656	033332				T43::	BGNTST		
658	033332	004737	005510		143::	JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR
60	033336 033336	104404				BGNSEG TRAP	C\$BSEG	
63						:RAISE		EVEL TO 7 TO DISABLE ANY INTERRUPTS FROM
65 66 66 66 66 66 66 66 66 66 66 66 66 6	033340 033340 033344	012700 104441	000340			SETPRI MOV TRAP	#PRIO7 #PRIO7,RO C\$SPRI	RAISE THE CPU PRIORITY LEVEL TO 7
670						:SELECT	HDAL REGISTER VIA	GDAL BITS 2:0 IN CONTROL REGISTER 0
72	033346	004737	006754			JSR	PC, SLHDAL	:SELECT HDAL REGISTER VIA GDAL BITS 2:
72 73 74 75 76						:ZEROES	AL REGISTER BIT 2 S. HDAL2 H ON A ON S AND CONTROL SIGNA	TO A ONE AND ALL OTHER HDAL REGISTER BITS TO E WILL ALLOW THE PROGRAM TO GENERATE THE T-11 LS.
789 30 31 32 33 34 35 36 37 38 39 90	033352 033360 033364 033366	012737 004737 001405	000004 006572	002342		MOV JSR BEQ ERRDF	#HDAL2,R6LOAD PC,LDRDR6 1\$ 4,HDALRG,R06ERR	:SETUP BITS TO BE LOADED :GO LOAD, READ AND CHECK HDAL REGISTER :IF LOADED OK THEN CONTINUE :HDAL REGISTER NOT EQUAL EXPECTED
83	033366 033370 033372 033374 033376	104455 000004 002605				.WORD	CSERDF HDALRG	
685 686	033374 033376	005020				CKLOOP	ROGERR	
88	033376	104406				TRAP	C\$CLP1	
591						:SINGLE	ALL ADAL REGISTER EARING ADAL REGIST STEP BREAK FLIP-F REAK LATCH FLIP-FLO	BITS. TOGGLE THE SIGNAL BRKRES L BY SETTING ER BIT O. THE SIGNAL BRKRES L WILL CLEAR THE LOP, THE MEMORY SIMULATOR BREAK FLIP-FLOP, AN P.
693 694 695	033400 033404	005037 004737	002330 007772		15:	CLR	R2LOAD PC,BRKRES	SETUP TO CLEAR ALL ADAL BITS GO PULSE BRKRES L VIA ADAL REG BIT O
696 697 698 699						: TOGGLE	THE SIGNAL INVO LINER VOAL READ/WRITE CHECKED TO BE ZE	BY SETTING AND CLEARING VDAL REGISTER BIT 2. E BITS WILL BE CLEARED AND THE READ ONLY BITS RO. THE SIGNAL INVO L WILL SET ALL THE FLIP-

				20110111	1/	01 15	77 010	250	F 4			
	CVCDCA.P	11 10	MACY11	11:41	16-SEP	-81 15: TEST 43	: TARGE	T EMULATOR IN	NTERRUPT LOGIC	TEST		
	12700 12701 12702 12703 12704						;FLOPS ;A PUL ;SHOT,	ON THE MODUL SE ON THE SIG THUS SETTING	E, NOT CLEARE SNAL INVD L WI G ITS OUTPUT I	D BY BRKRES L, T LL ALSO CLEAR TH TO THE HIGH STATE	O A KNOWN STATE. E TIMEOUT BREAK ON	E-
	12704	033410 033414	005037 004737	002334 007712			CLR	R4LOAD PC,CLRPSM		SETUP TO CLEAR GO PULSE INVO L	ALL VDAL BITS VIA VDAL2 H	
-	12706 12707 12708 12709						SET I	NTERRUPT VECT PU PRIORITY L RUPT OCCURS.	TOR TO VECTOR LEVEL WILL BE	SPECIFIED BY USE RESET TO PRIORIT	R AT PROGRAM START Y LEVEL 7 WHEN AN	TIME.
the same of the sa	12705 12706 12707 12708 12709 12710 12713 12714 12715 12715 12716 12716 12717 12720 12721 12721 12721 12721 12721 12721 12721 12721 12721 12721 12721 12721 12731	033420 033424 033424 033430 033434 033440 033446	012746 012746 013746 012746 104437 062706 005002	000340 006724 002312 000003			SETVEC MOV MOV MOV TRAP ADD CLR	TEVECT, #INT #PRIO7, -(SF #INTSRV, -(SF TEVECT, -(SF #3, -(SP) C\$SVEC #10, SP R2	ISRV,#PRIO7	CLEAR SOFTWARE	INTERRUPT FLAG	
	12720 12721 12722						: WHEN	PU PRIORITY L THE TARGET EN IS GENERATED	MULATOR INTERP	THIS WILL ALLO	W AN INTERRUPT TO S SET AND A BREAK	OCCUR CONDI-
	12724 12725 12726	033450 033450 033454	012700 104441	000000			SETPRI MOV TRAP	#PRIOO #PRIOO,RO C\$SPRI		;LOWER CPU PRIOR	ITY LEVEL TO ZERO	
	12728						:ISSUE	A DUMMY INST	TRUCTION HERE	TO CHECK THAT NO	INTERRUPT OCCURED	
	12730	033456	000240				NOP					
-	12732 12733 12734						:ZERO.	THE TARGET	RRUPT OCCURED MULATOR INTER BEING GENERA	RRUPT ENABLE BIT	IORITY LEVEL IS AT IS CLEARED, AND NO	
-	12736 12737 12738 12739	033460 033462 033464 033464	005702 001406				TST BEQ ERRDF TRAP	R2 2\$ 1, UNEXIN, RC CSERDF	DEROR	CHECK SOFTWARE IF NO INTERRUPT INTERRUPTED WIT	INTERRUPT FLAG THEN CONTINUE H INT ENA + BRK H	A 0
-	12741 12742 12743 12744 12745	033466 033470 033472 033474 033476	000001 002432 004754 005002				.WORD .WORD .WORD CLR CKLOOP TRAP	UNEXIN ROEROR R2 C\$CLP1		CLEAR SOFTWARE	INTERUPT FLAG	
	12748 12748 12749						SET T.	ARGET EMULATO	OR INTERRUPT E	NABLE BIT TO A O	NE BY SETTING GDAL CCUR AT THIS POINT	IN
-	12750 12751 12752 12753 12754 12755	033500 033506 033512 033514 033514	052737 004737 001405 104455	000010 006554	002320	25:	BIS JSR BEQ ERRDF TRAP	#GDAL3,ROLO PC,LDRDRO 3\$ 1,GDALRG,RO C\$ERDF		: IF LOADED OK TH	ND CHECK GDAL REGI	STER
- 15												

-	
G	4

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15:1 TEST 43	7 PAGE	251 EMULATOR	G 4 INTERRUPT L	OGIC TEST	
12756 12757 12758 12759 12760	033516 033520 033522 033524 033524	000001 002406 004754 104406				.WORD .WORD .WORD CKLOOP TRAP	1 GDALRG ROEROR C\$CLP1			
12762 12763 12764						: CHECK : ZERO, : NO BRE	THAT NO IN THE TARGET AK CONDITI	TERRUPT OCC EMULATOR I ON IS BEING	URED WHEN THE CPU PRIORITY LEVEL IS AT NTERRUPT ENABLE BIT IS SET TO A ONE, AND GENERATED BY THE PROGRAM.	
12756 12757 12758 12759 12760 12761 12763 12763 12764 12765 12766 12767 12776 12771 12772 12773 12774 12775 12776 12777 12778 12779 12779 12780	033526 033530 033532 033532 033534	005702 001406 104455 000001			3\$:	TST BEQ ERRDF TRAP .WORD	CSERDF	ROEROR	CHECK SOFTWARE INTERRUPT FLAG IF NO INTERRUPT THEN CONTINUE INTERRUPT WITH INT ENA A 1 + BRK H A 0	
12772 12773 12774 12775	033536 033540 033542 033544 033544	002432 004754 005002 104406				.WORD .WORD CLR CKLOOP TRAP	UNEXIN ROEROR R2 C\$CLP1		RESET SOFTWARE INTERRUPT FLAG	
12777 12778 12779						: DONE T	O CHECK TH	AT THE BREA	SETTING AND CLEARING HDAL12 H. THIS IS K INTERRUPT LATCH FLIP-FLOP IS CLOCKED RK H IS ASSERTED LOW.	
12781	033546	004737	007272		4\$:	JSR	PC, XRAS		GO PULSE XRAS H VIA HDAL12 H	
12781 12782 12783 12784 12785 12786 12787						; CHECK ; ZERO, ; BREAK ; GENERA	THAT NO IN THE TARGET LATCH FLIP TED BY THE	TERRUPT OCC EMULATOR I -FLOP IS CL PROGRAM.	URED WHEN THE CPU PRIORITY LEVEL IS AT NTERRUPT ENABLE BIT IS SET TO A ONE, THE EARED, AND NO BREAK CONDITION IS BEING	
12788	033552 033554 033556 033556 033560	001406 104455 000001				TST BEQ ERRDF TRAP . WORD	R2 5\$ 1,UNEXIN, C\$ERDF	ROEROR	CHECK SOFTWARE INTERRUPT FLAG IF NO INTERRUPT THEN CONTINUE CHECK BREAK LATCH FLIP-FLOP TO BE A O	
12789 12790 12791 12792 12793 12794 12795 12796 12797 12798 12799 12800 12801 12802 12803 12804 12805 12806	033562 033564 033566 033570 033570	002432 004754 005002 104406				.WORD .WORD CLR CKLOOP TRAP	CSCLP1		CLEAR SOFTWARE INTERRUPT FLAG	
12799						:RAISE		IORITY LEVE	L TO 7 TO DISABLE ANY INTERRUPTS FROM	
12801 12802 12803 12804	033572 033572 033576	012700 104441	000340		5\$:	SETPRI MOV TRAP	#PRIO7 #PRIO7.RO C\$SPRI		:DISABLE INTERRUPTS	
12806 12807 12808 12809 12810 12811						: OUTPUT : BREAK : BRK H : INTERR	TO THE GD ONE SHOT H SHOULD BE UPT WILL B	AL REGISTER AS NOT BEEN ASSERTED HI E GENERATED	A ONE TO ENABLE THE TIMEOUT BREAK ONE SHOTS AND TO THE SIGNAL BRK H. THE TIMEOUT FIRED, THEREFORE, THE SIGNALS TOBRK H AND GH TO INDICATE A BREAK CONDITION. AN BY THE SIGNAL TOBRK H AS SOON AS THE PROGRAM EL TO ZERO.	

SEG 0252

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046) 11:41	16-SEP	-81 15:3 TEST 43	7 PAGE TARGET	252 EMULATOR INTERRUPT LO	DGIC TEST	
12812 12813 12814 12815 12816 12817 12818 12819 12820 12821 12822 12823	033600 033606 033612 033614 033616 033620 033622 033624	052737 004737 001405 104455 000002 002513 004770 104406	000400 006614	002330		BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#ADAL8,R2LOAD PC,LDRDR2 6\$ 2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR C\$CLP1	SETUP BIT TO ENABLE TOBRK H OUTPUT GO LOAD, READ AND CHECK ADAL REGISTER IF LOADED OK THEN CONTINUE ADAL REGISTER NOT EQUAL EXPECTED	
12823 12824 12825 12826						READ TO	HE GDAL REGISTER TO CHESULT OF ADALS H BEING	HECK THAT THE TOBRK H BIT IS SET TO A ONE SASSERTED HIGH AND TIMEOUT BREAK ONE SHOT	
12824 12825 12826 12827 12828 12829 12830 12831 12832 12833 12834 12835 12836 12837 12838 12839	033626 033634 033640 033642 033644 033646 033650 033652	052737 004737 001405 104455 000001 002406 004754 104406	000100 006570	002322	6\$:	BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#TOBRK,ROGOOD PC,READRO 7\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	:EXPECT TOBRK H TO BE A ONE :READ AND CHECK GDAL REGISTER :IF OK THEN CONTINUE :TOBRK H PROBABLY NOT SET TO A ONE	
12840 12841						: CHECK : THE TA : SIGNAL	THAT NO INTERRUPT OCCU RGET EMULATOR INTERRUP TOBRK H IS ASSERTED H	URED WHEN THE CPU PRIORITY LEVEL IS AT 7. PT ENABLE BIT IS SET TO A ONE, AND THE HIGH	
12842 12843 12844 12845 12846 12847 12848 12849 12850 12851 12852 12853 12854 12855 12856 12857 12858 12860 12861 12862 12863	033654 033656 033660 033662 033664 033666 033670 033672	104455			7\$:	BEQ ERRDF TRAP .WORD .WORD	R2 8\$ 1,UNEXIN,ROEROR C\$ERDF 1 UNEXIN ROEROR	CHECK SOFTWARE INTERRUPT FLAG IF NO INTERRUPT THEN CONTINUE INTERRUPT WITH CPU PRIORITY LEVEL = 7	
12850 12851 12852 12853	033670 033672 033672	104406				CLR CKLOOP TRAP	C\$CLP1	CLEAR SOFTWARE INTERRUPT FLAG	
12854 12855 12856						: RESULT	THE CPU PRIORITY LEVEL OF TOBRK H BEING ASSE NABLE BIT BEING SET TO	TO ZERO. AN INTERRUPT SHOULD OCCUR AS A ERTED HIGH AND THE TARGET EMULATOR INTER-	
12858 12859 12860	033674 033674 033700	012700 104441	000000		8\$:	SETPRI MOV TRAP	#PRI00 #PRI00,R0 C\$SPRI	; ENABLE INTERRUPTS TO OCCUR	
12864						; BEING	SET TO ZERO, THE TARGE	URED AS A RESULT OF THE CPU PRIORITY LEVEL ET EMULATOR INTERRUPT ENABLE BIT BEING SET BRK H BEING ASSERTED HIGH.	
12865 12866 12867	033702 033704	000240 005702				NOP	R2	:DO A DUMMY INSTRUCTION TO ALLOW INTERRUP :CHECK SOFTWARE INTERRUPT FLAG	TS

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 253
CVCDCA.P11 10-SEP-81 11:41 TEST 43: TARGET EMULATOR INTERRUPT LOGIC TEST

CVCDCA.F	911 1	0-SEP-81	11:41		TEST 43	: TARGET	EMULATOR INTERRUPT LOGI	C TEST	SE
12868 12869 12870 12871 12872 12873 12874 12875	033706 033710 033710 033712 033714 033716 033720 033720	001005 104455 000001 002467 004754 104406				BNE ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	9\$ 1,NOINT,ROEROR C\$ERDF 1 NOINT ROEROR C\$CLP1	: IF INTERRUPTED THEN CONTINUE :FAILED TO INTERRUPT	
12877 12878 12879						:AT THI :AN INT :REGIST	S POINT IN TIME THE CPU ERRUPT. CHECK THE PREVI ER READ IN THE INTERRUPT	PRIORITY LEVEL IS AT 7 AS A REUSLT OF OUS GDAL REGISTER AGAINST THE GDAL SERVICE ROUTINE.	
12884 12885 12886 12887 12888 12889	033722 033724 033732 033734 033734 033736 033740 033742 033744	005002 023737 001405 104455 000001 002406 004754 104406	002322	002326	9\$:	CLR CMP BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R2 ROGOCD, ROBAD 10\$ 1, GDALRG, ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	CLEAR SOFTWARE INTERRUPT FLAG CHECK EXPECTED AGAINST READ FROM INTERRUPT IF OK THEN CONTINUE GDAL CHANGED AFTER AN INTERRUPT OCCURED	PT
12892 12893 12894 12895 12896						:TOGGLE :XRAS H :THE SI :HIGH A	THE SIGNAL XRAS H BY SE SHOULD CLOCK THE BREAK GNAL BRK H BEING ASSERTE S A RESULT OF THE SIGNAL	TTING AND CLEARING HDAL12 H. THE SIGNAL LATCH FLIP-FLOP TO A ONE AS A RESULT OF D HIGH. THE SIGNAL BRK H IS ASSERTED TOBRK H BEING ASSERTED HIGH.	
12897 12898 12899	033746	004737	007272		10\$:	JSR	PC,XRAS	GO PULSE XRAS H VIA HDAL12 H	
12900								LOW STATE BY SETTING ADALS H TO A ZERO.	
12903	033766	042737 004737 001405	000400	002330		BIC JSR BEQ ERRDF	#ADAL8,R2LOAD PC,LDRDR2 11\$ 2,ADALRG,R2EROR	SETUP TO SET TOBRK H TO LOW STATE GO LOAD, READ AND CHECK ADAL REGISTER IF LOADED OK THEN CONTINUE ADAL REGISTER NOT EQUAL EXPECTED	
12904 12905 12906 12907 12908 12909 12910 12911 12912 12913	033766 033770 033772 033774	104455 000002 002513 004770				WORD WORD WORD	CSERDF 2 ADALRG R2EROR		
12910	033776 033776	104406				TRAP	C\$CLP1		
1201/						:READ G	DAL REGISTER TO CHECK TH OF ADALS H BEING SET TO	AT THE SIGNAL TOBRK H IS A ZERO AS A A ZERO.	
12915 12916 12917	034000 034006 034012	042737 004737 001405	000100 006570	002322	115:	BIC JSR BEQ	#TOBRK ROGOOD PC READRO 12\$	:EXPECT TOBRK H TO BE A ZERO :READ AND CHECK GDAL REGISTER :IF OK THEN CONTINUE	
12915 12916 12917 12918 12919 12920 12921 12922 12923	034014 034014 034016 034020 034022 034024	104455 000001 002406 004754				ERRDF TRAP .WORD .WORD .WORD CKLOOP	1,GDALRG,ROEROR CSERDF 1 GDALRG ROEROR	TOBRK H PROBABLY NOT A ZERO	

WARE TESTS	MACY11 0-SEP-8	30(1046)	16-SE	P-81 15	37 PAGE	J 4 T EMULATOR INTERRU	IPT LOGIC T	ECT		
24 034024	104406			1231 43	TRAP	C\$CLP1	or Louic I	231		
25 26 27 28 29 30 31 32 034026 034026 034032 33 034032 43 034034 44 034036 45 034042 47 034042 48 034044 034046 034046 034050 034054 034054 034054					WILL FOCCUR	IS POINT IN TIME THE SIGNALS TOBRK HOW LOWER THE CPU BECAUSE NEITHER TRUPT ENABLE BIT HAST FLIP-FLOP.	THE BREAK LAND BRK HAND BRK HAND BRK HAND BRK HANDEST AS CHANGED	ATCH FLIP-FLOP SHOULD BE ASSE EVEL TO ZERO. , ALTHOUGH HIGH STATE TO CLOCK	SHOULD BE SET RTED LOW. THE NO INTERRUPT S I, OR THE TARGE THE DC003'S IN	TO A ONE PROGRAM SHOULD T EMULATOR ITERRUPT
034026 4 034026 5 034032	012700 104441	000000		12\$:	SETPRI MOV TRAP	#PRIOO #PRIOO,RO C\$SPRI	;L	OWER PRIORITY 1	O ENABLE INTER	RUPTS
					: CHECK :BEING :THE BR :OCCUR :TOGGLE	THAT NO INTERRUPT AT 0, THE TARGET REAK LATCH FLIP-FL UNTIL EITHER THE ED.	OCCURED AS EMULATOR II OP BEING SI REQUEST OR	S A RESULT OF T NTERRUPT ENABLE ET TO A ONE. N THE INTERRUPT	HE CPU PRIORIT BIT BEING SET IO INTERRUPT SH ENABLE BIT HAS	Y LEVEL
034034 034036 034040 034042	000240 005702 001406				NOP TST BEQ	R2 13\$	::11	HOULD NOT INTER HECK SOFTWARE I F NO INTERRUPT	NTERRUPT FLAG	
034042 034044 034046	104455 000001 002432				ERRDF TRAP .WORD .WORD	1, UNEXIN, ROEROR CSERDF 1 UNEXIN	:11	NTERRUPTED W/O	TOGGLING I.E.	OR ROSTA H
034050 034052 034054 034054	004754 005002 104406				.WORD CLR CKLOOP TRAP	ROEROR R2 C\$CLP1	; (1	LEAR SOFTWARE I	NTERRUPT FLAG	
						THE CPU PRIORITY	LEVEL TO 7	TO DISABLE INT	ERRUPTS FROM O	CCURING.
034056 034056 034062	012700 104441	000340		13\$:	SETPRI MOV TRAP	#PRIO7 #PRIO7.RO C\$SPRI		ISABLE INTERRUP		
					:MUSI (	CK THAT THE BREAK LEAR AND SET THE ITERRUPT REQUEST I	TARGET EMUL	LATORS INTERRUP	T FNARLE RIT T	O CLOCK
034064 034072 034076	042737 004737 001405	000010 006554	002320		BIC JSR BEQ	#GDAL3, ROLOAD PC, LDRDRO 14\$	: 60	TUP TO CLEAR I	D CHECK GDAL RI	EGISTER
034100	104455				ERRDF TRAP . WORD	1,GDALRG,ROEROR CSERDF	; GD	DAL REGISTER NO	T EQUAL EXPECT	ED
034106	002406 004754				. WORD . WORD CKLOOP	GDALRG ROEROR				
7 034056 8 034056 9 034062 0 34062 0 34064 0 34076 0 34100 0 34100 0 34104 0 34106 0 34110 0 34110 0 34120 0 34126 0 34126 0 34126	104406 052737 004737 001405	000010 006554	002320	145:	TRAP BIS JSR BEQ	C\$CLP1 #GDAL3,ROLOAD PC,LDRDRO 15\$	: 60	TUP TO SET I.E	D CHECK GDAL RI	EGISTER
78 034126	104455				ERRDF	1.GDALRG,ROEPOR	; GD	LOADED OK THE	T EQUAL EXPECT	ED

•	•	

	HARDWARE CVCDCA.F	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-	-81 15:3 TEST 43:	7 PAGE TARGET	255 EMULATOR INTERRUPT	LOGIC TEST		SEQ 0255
		034130 034132 034134 034136 034136	000001 002406 004754 104406				.WORD .WORD .WORD CKLOOP TRAP	1 GDALRG ROEROR C\$CLP1			
The second secon	12985 12986 12987 12988 12989 12990 12991 12992						; ONE ANI ; DC003'S ; RESULT ; BREAK I	O THE SIGNALS TOBRK S INTERRUPT REQUEST OF THE INTERRUPT EN	H AND BRK H SHOULD FLIP-FLOP SHOULD B NABLE BIT BEING CLE NG SET TO A ONE. T ZERO AND EXPECT AN	LOP SHOULD BE SET TO A BE ASSERTED LOW. THE BE SET TO A ONE AS A ARED AND SET AND THE THE PROGRAM WILL NOW LOWER I INTERRUPT TO OCCUR AS A T.	
-	12995 12995 12996	034140 034140 034144	012700 104441	000000		15\$:	SETPRI MOV TRAP	#PRIOO #PRIOO,RO C\$SPRI	;ALLOW INTERU	IRPTS TO OCCUR	
	12998 12999 13000						: CHECK : BEING !	THAT AN INTERRUPT OC AT ZERO, THE TARGET EAK LATCH FLIP-FLOP	CURED AS A RESULT EMULATOR INTERRUPT BEING SET TO A CNE	OF THE CPU PRIORITY LEVEL ENABLE BIT BEING SET, AND	
	12980 12981 12982 12983 12984 12985 12986 12987 12988 12990 12991 12992 12993 12994 12995 12996 12997 12998 12999 13000 13001 13002 13003 13005 13006 13007 13008 13009 13010 13011	034146 034150 034152 034154 034154 034160 034160 034164 034164	000240 005702 001005 104455 000001 002467 004754 104406				NOP TST BNE ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R2 16\$ 1,NOINT,ROEROR C\$ERDF 1 NOINT ROEROR C\$CLP1	:SHOULD INTER :CHECK SOFTWA :IF INTERRUPT :BREAK F/F FA	RUPT HERE RE INTERRUPT FLAG ED THEN CONTINUE AILED TO SET OR CAUSE INTERRU	JPT
-	13013 13014 13015						: THE IN	S POINT IN TIME, THE TERRUPT. CHECK THE EGISTER READ IN THE	PREVIOUS EXPECTED	L IS AT 7 AS A RESULT OF GDAL REGISTER AGAINST THE ROUTINE.	
	13012 13013 13014 13015 13016 13017 13018 13019 13020 13021 13022 13023 13024 13025 13026 13027 13028 13029 13030 13031 13032	034166 034170 034176 034200 034200 034202 034204 034206 034210	005002 023737 001405 104455 000001 002406 004754 104406	002322	002326	16\$:	CLR CMP BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	R2 R0GOOD, ROBAD 17\$ 1, GDALRG, ROEROR C\$ERDF 1 GDALRG R0EROR C\$CLP1	: CHECK EXPECT	FTWARE INTERRUPT FLAG ED AGAINST READ VIA INTERRUP ONTINUE R NOT EQUAL TO EXPECTED	PT
	13028 13029 13030 13031 13032 13033						: CL FARF	D BY THE SIGNAL VECT	OR H. TO TEST THA	FLIP-FLOP SHOULD HAVE BEEN IT THIS HAPPENED, THE ORS INTERRUPT ENABLE BIT WHICH SHOULD BE LOW, INTO SE CAUSING THE DC003'S A ZERO.	
	13035	034212	042737	000010	002320	17\$:	BIC	#GDAL3,ROLOAD	SETUP TO CLE	AR INTERRUPT ENABLE	

5	-	-	^	-	-	
•		n	П	,	•	~
•	_					•

```
HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 256
                                               TEST 43: TARGET EMULATOR INTERRUPT LOGIC TEST
CVCDCA.P11
                10-SEP-81 11:41
         034220
                                                                                              GO LOAD, READ AND CHECK INT ENA
 13036
13037
                                                         JSR
                                                                  PC, LDRDRO
                   004737
                            006554
                   001405
                                                                  18$
                                                        BEQ
        034224
034226
034230
034232
034234
034236
034240
034246
034252
034254
 13038
                                                                  1.GDALRG, ROEROR
                                                                                               GDAL REGISTER NOT EQUAL EXPECTED
                                                         EPRDF
 13039
                                                         TRAP
                                                                  C$ERDF
                   104455
 13040
13041
                   000001
                                                         . WORD
                  002406
                                                         . WORD
                                                                  GDALRG
 13042
                                                         . WORD
                                                                  ROEROR
 13043
                                                         CKLOOP
                  104406
052737
004737
 13044
                                                        TRAP
                                                                  CSCLP1
 13045
                            000010
                                                                  #GDAL3, ROLOAD
                                                                                              :SETUP TO SET INTERRUPT ENABLE
                                     002320 18$:
                                                        BIS
 13046
13047
13048
                                                                                              GO LOAD, READ AND CHECK GDAL REGISTER IF LOADED OK THEN CUNTINUE
                                                         JSR
                                                                  PC.LDRDRO
                            006554
                                                                  19$
                                                        BEQ
                   001405
                                                        ERRDF
                                                                  1,GDALRG,ROEROR
                                                                                              GDAL REGISTER NOT EQUAL TO EXPECTED
 13049
         034254
                                                         TRAP
                                                                  CSERDF
                   104455
        034256
 13050
                   000001
                                                         . WORD
        034260
034262
                  002406
                                                         . WORD
 13051
                                                                  GDALRG
 13052
                                                         . WORD
                                                                  ROEROR
        034264
 13053
                                                         CKLOOP
 13054
                                                         TRAP
                                                                  CSCLP1
                   104406
 13055
                                                         :AS A RESULT OF THE INTERRUPT, THE BREAK LATCH FLIP-FLOP SHOULD HAVE
 13056
 13057
                                                         BEEN CLEARED BY THE SIGNAL VECTOR H. THE TEST WILL NOW LOWER THE
 13058
                                                         CPU PRIORITY LEVEL AND CHECK THAT NO INTERRUPT WILL OCCUR.
 13059
 13060 034266
                                               19$:
                                                         SETPRI
                                                                  #PRI00
                                                                                              : ENABLE INTERRUPTS TO OCCUR
 13061
13062
        034266
                                                                  #PR100,R0
                   012700
                                                         MOV
                            000000
                                                         TRAP
                                                                  C$SPRI
                   104441
 13063
 13064
                                                         CHECK THAT NO INTERRUPT OCCURED WHEN THE CPU PRIORITY LEVEL IS AT ZERO,
 13065
                                                         THE TARGET EMULATOR INTERRUPT ENABLE BIT IS SET TO A ONE, THE SIGNAL
 13066
                                                         : TOBRK H IS ASSERTED LOW AND THE BREAK LATCH FLIP-FLOP IS CLEARED.
 13067
                  000240
 13068
         034274
 13069
13070
         034276
034300
                                                                                              CHECK SOFTWARE INTERRUPT FLAG
                                                         TST
                                                                  20$
                   001406
                                                        BEQ
         034302
034302
034304
034306
 13071
                                                        ERRDF
                                                                  1, UNEXIN, ROEROR
                                                                                               BREAK LATCH F/F FAILED TO 0 VIA VECTOR H
 13072
13073
                                                         TRAP
                                                                  C$ERDF
                   104455
                   000001
                                                         . WORD
 13074
13075
                   002432
                                                         . WORD
                                                                  UNEXIN
        034310
034312
034314
                                                         . WORD
                                                                  ROEROR
 13076
13077
13078
                   005002
                                                         CLR
                                                                  R2
                                                                                              : CLEAR SOFTWARE INTERRUPT FLAG
                                                         CKLOOP
         034314
                   104406
                                                         TRAP
                                                                  C$CLP1
 13079
 13080
                                                        SET THE TARGET EMULATOR INTERRUPT ENABLE BIT TO A ZERO.
 13081
         034316
034324
034330
 13082
13083
                   042737
                            000010
                                      002320 20$:
                                                        BIC
                                                                  #GDAL3, ROLOAD
                                                                                               SETUP TO CLEAR TE INT ENA BIT
                            006554
                                                         JSR
                                                                                               GO LOAD, READ AND CHECK GDAL REGISTER
                                                                  PC,LDRDRO
  13084
                                                                                               : IF LOADED OK THEN CONTINUE
                   001405
                                                         BEQ
         034332
034332
034334
034336
034340
034342
 13085
13086
                                                         ERRDF
                                                                                              GDAL REGISTER NOT EQUAL EXPECTED
                                                                   ,GDALRG,ROEROR
                   104455
                                                         TRAP
                                                                  C$ERDF
 13087
                   000001
                                                         . WORD
                   002406
                                                         . WORD
 13088
                                                                  GDALRG
 13089
                                                         . WORD
                                                                  RCTROR
 13090
                                                         CKLOOP
         034342
 13091
                   104406
                                                         TRAP
                                                                  C$CLP1
```

L 4

HARDWARE TESTS MACY11 30(1046)	16-SEP-81 15:37 PAGE 257
CVCDCA.P11 10-SEP-81 11:41	TEST 43: TARGET EMULATOR INTERRUPT LOGIC TEST
13092 13093 13094	SET THE SIGNALS TOBRK H AND BRK H TO THE HIGH

13092 13093 13094 13095						SET THE SIGNALS TOBRK H AND BRK H TO THE HIGH STATE BY SETTING ADALS H TO A ONE. NO INTERRUPT SHOULD OCCUR AS A RESULT OF THE TARGET EMULATOR INTERRUPT ENABLE BIT BEING CLEARED
13093 13094 13095 13096 13097 13098 13099 13100 13101 13102 13103 13104 13105 13106	034344 034352 034356 034360 034362 034364 034366 034370 034370	052737 004737 001405 104455 000002 002513 004770 104406	000400 006614	002330	21\$:	BIS #ADAL8,R2LOAD ;ENABLE TOBRK H AND BRK H TO HIGH STATE ;GO LOAD, READ AND CHECK ADAL REGISTER ;IF OK THEN CONTINUE ;ADAL REGISTER NOT EQUAL TO EXPECTED CSERDF .WORD ADALRG .WORD R2EROR CKLOOP TRAP C\$CLP1
13107 13108 13109 13110 13111 13112						CLOCK THE LEVEL OF BRK H, WHICH SHOULD BE ASSERTED HIGH VIA TOBRK H, INTO THE BREAK LATCH FLIP-FLOP, THUS SETTING THE BREAK LATCH FLIP-FLOP TO A ONE. THE BREAK LATCH FLIP-FLOP WILL BE CLOCKED TO A ONE BY PULSING THE SIGNAL XRAS H VIA HDAL12 H.
1 11111	034372	004737	007272		22\$:	JSR PC.XRAS :GO PULSE XRAS H VIA HDAL12 H
13114 13115 13116 13117 13118 13119						CHECK THAT NO INTERRUPT OCCURED WHEN THE CPU PRIORITY LEVEL WAS AT 0, THE TARGET EMULATOR INTERRUPT ENABLE BIT IS CLEARED, THE TIMEOUT BREAK SIGNAL IS HIGH AND THE BREAK LATCH FLIP-FLOP IS SET TO A ONE.
13120 13121 13122 13123 13124 13125	034376 034404 034406 034410 034410 034412 034414	052737 005702 001406 104455 000001 002432	000100	002322		BIS #TOBRK, ROGOOD :EXPECT TOBRK H TO BE SET TO A ONE TST R2 :CHECK SOFTWARE INTERRUPT FLAG BEQ 23\$ :IF OK THEN CONTINUE TRAP C\$ERDF .WORD 1 .WORD UNEXIN
13126	034416 034420 034422 034422	004754 005002 104406				.WORD ROEROR CLR R2 ; CLEAR SOFTWARE INTERRUPT FLAG CKLOOP TRAP C\$CLP1
13128 13129 13130 13131 13132 13133 13134 13135 13136 13137 13138 13139 13140 13141 13142 13143 13144						SET THE SIGNAL TOBRK H TO THE LOW STATE BY CLEARING ADALS H AND PULSE THE SIGNAL BRKRES L BY SETTING AND CLEARING THE SIGNAL ADALO H. A PULSE ON THE SIGNAL BRKRES L WILL CLEAR THE BREAK LATCH FLIP-FLOP.
13135 13136 13137	034424 034430 034434	005037 004737 042737	002330 007772 000100	002322	23\$:	CLR R2LOAD ;SETUP TO CLEAR ADAL8 H (TOBRK H = 0) JSR PC.BRKRES ;GO PULSE BRKRES L VIA ADALO H BIC #TOBRK,ROGOOD ;EXPECT TOBRK H TO BE A 0
13139						RAISE THE CPU PRIORITY LEVEL TO 7 TO DISABLE INTERRUPTS
13141 13142 13143	034442 034442 034446	012700 104441	000340			SETPRI MPRIO7 MOV MPRIO7,RO TRAP C\$SPRI
13145 13146 13147						SET THE TARGET EMULATOR INTERRUPT ENABLE BIT TO A ONE BY SETTING GOAL REGISTER BIT 3 TO A ONE

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 258
CVCDCA.P11 10-SEP-81 11:41 TEST 43: TARGET EMULATOR INTERRUPT LOGIC TEST

CVCDCA.	P11	10-SEP-81	11:41		TEST 43	TARGET	EMULATOR INTERRUPT LOGIC	TEST
13148 13149 13150 13151 13153 13153 13154 13155 13156 13161 13163 13164 13165 13166 13167 13168 13167 13171 13172 13173 13174 13175 13176 13176 13176 13176 13176 13178 13178 13178	034450 034462 034464 034464 034470 034472 034474	004737 001405 104455 000001 002406	000010 006554	002320		BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#GDAL3,ROLOAD PC,LDRDRO 24\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	;SETUP BIT TO BE LOADED ;GO LOAD, READ AND CHECK GDAL REGISTER ;IF LOADED OK THEN CONTINUE ;GDAL REGISTER NOT EQUAL TO EXPECTED
13159 13160 13161				,		: LOWER : NO INT : SHOULD	THE CPU PRIORITY BACK TO ERRUPTS SHOULD OCCUR BECK HAVE BEEN CLEARED BY THE	ZERO TO ALLOW INTERRUPTS TO OCCUR. AUSE THE BREAK LATCH FLIP-FLOP E SIGNAL BRKRES L ABOVE.
13163 13164 13165	034476 034476 034502	012700	000000		24\$:	SETPRI MOV TRAP	#PRIOO #PRIOO,RO C\$SPRI	:LOWER THE CPU PRIORITY LEVEL TO 0
13167 13168 13169						; CHECK ; ZERO, ; SIGNAL	THAT NO INTERRUPTS OCCURE THE TARGET EMULATOR INTER TOBRK H IS ASSERTED LOW	RRUPT ENABLE BIT IS SET TO A ONE, THE AND THE BREAK LATCH FLIP-FLOP IS CLEARED
13171 13172 13173 13174 13175 13176	034504 034506 034510 034512 034512 034514 034516	005702 001406 104455 000001				NOP TST BEQ ERRDF TRAP . WORD	R2 25\$ 1.UNEXIN,ROEROR C\$ERDF 1 UNEXIN	CHECK THE SOFTWARE INTERRUPT FLAG IF NO INTERRUPT THEN CONTINUE BREAK LATCH F/F NOT CLEARED BY BRKRES L
13178 13179 13180 13181	034520 034522 034524 034524	004754 005002 104406				.WORD .WORD CLR CKLOOP TRAP	ROEROR R2 C\$CLP1	CLEAR SOFTWARE INTERRUPT FLAG
13182 13183						;RAISE	THE CPU PRIORITY LEVEL TO	7 TO DISABLE INTERRUPTS
13183 13184 13185 13186 13187 13188 13190 13191 13193 13194 13195 13196 13197 13198 13199 13200 13201 13201	034526 034526 034532	012700 104441	000340		25\$:	SETPRI MOV TRAP	#PRI07 #PRI07,R0 C\$SPRI	;RAISE CPU PRIORITY LEVEL TO 7
13189 13190							THE TARGET EMULATOR INTE	ERRUPT VECTOR BACK TO THE DIAGNOSTIC
13192 13193 13194	034534 034534 034540	013700 104436	002312			CLRVEC MOV TRAP	TEVECT RO C\$CVEC	
13196	034542 034542				10000\$:	ENDSEG		
13198	034542	104405				TRAP	C\$ESEG	
13200 13201 13202	034544 034544	104401			L10075:	TRAP	CSETST	

ARE TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST	37 PAG 44: INI	E 259 TO L AND INITO H LOGIC TE	ST	SEQ 0259
)3				.SBTTL	TEST	44: INITO L AND INITO H L	OGIC TEST	
034546 034546 034546 034552 034552 034552 034552 034552				: AND M : ISSUE : WORKI	M - FD MR15 H - D AND TI NG FLIP I A BRESI	ALO H, VDAL? H, VDAL2 H - MRO H CAN ALL BE SET TO HESE SIGNALS ARE TESTED T -FLOP AND THE SINGLE STEP	ADAL 15:9, ADAL 7:3, ADAL 1:0, HDAL 15:0 VDALO H, GDAL15 H, GDAL2 H - GDALO H, ONES. THEN A BRESET INSTRUCTION IS O THEN BE ZEROS. THEN THE PAUSE STATE BREAK FLIP-FLOP ARE SET TO ONES AND AND THESE FLIP-FLOPS ARE TESTED TO THEN	0,
5 034546 6 034546				T44::	BGNTST			
034546	004737	005510			JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR	
					:CHECK :FDALO :MR15 :INSTRI	TO SEE IF ADAL15 H - ADA H, VDAL7 H, VDAL2 H - VD H - MRO H CAN BE SET TO O UCTION.	LO H, HDAL15 H - HDALO H, FDAL7 H - ALO H, GDAL15 H, GDAL2 H - GDALO H, AND NES AND THEN CLEARED BY ISSUING A BRESET	
034552				144.1:	BGNSUB			
034552	104402 005037	002346		144.11	TRAP	C\$BSUB R6MASK	CLEAR REG 6 MASK WORD	
					;LOAD,	READ AND CHECK BITS ADAL	15:9, ADAL 7:3, AND ADAL 1:0 WITH ALL OF	NES.
2 034560	012737 004737 001405	177373 006614	002330		MOV JSR BEQ	#177373,R2LOAD PC,LDRDR2 1\$	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK REG 2 IF LOADED OK THEN CONT REG 2 NOT EQUAL 177777	
4 034572 034574 6 034574 7 034576 8 034600 9 034602 0 034604	104455 000002 002513 004770				ERRDF TRAP .WORD .WORD .WORD CKLOOP	2,ADALRG,R2EROR C\$ERDF 2 ADALRG R2EROR	REG 2 NOT EQUAL 177777	
1 034604	104406				TRAP	CSCLP1		

WHEN A WRITE OR READ COMMAND IS ISSUED TO CONTROL REGISTER 6.

034606 004737 007006 15: JSR PC, SLMODR

177777 002342

006672

012737 004737 001405

104455 000004 002631

GO SELECT MODE REG VIA GDAL BITS 2:0

:LOAD, READ AND CHECK MODE REGISTER BITS 15:0 WITH A DATA PATTERN OF ALL :CHES (177777) BY ISSUING A WRITE AND READ COMMAND TO CONTROL REGISTER 6 :WITH GDAL2 SET IN CONTROL REGISTER O.

#177777, R6LOAD MOV PC.LDRDR6 JSR BEQ 4.MODREG,ROSERR CSERDF ERRDF TRAP

;SETUP DATA TO BE LOADED ;GO LOAD, READ AND CHECK MODE REG ;IF LOADED OK THEN CONT. ;MODE REGISTER NOT EQUAL 177777

. WORD

. WORD MODREG

HARDI	WARE TESTS	MACY11	30(1046) 11:41	16-SEF	7-81 15 TEST	37 PAG	E 260 TO L AND INITO H LOGIC 1	TEST
1325 1326 1326	59 034634 60 034636 61 034636					.WORD CKLOOP TRAP	RO6ERR C\$CLP1	
1326	53					;LOAD,	READ AND CHECK BITS VDA	AL7 H. VDAL2 H - VDALO H WITH ONES.
1326 1326 1326 1326 1326 1326 1327 1327 1327 1327 1327 1327 1327 1327	034640 056 034646 07 034652 08 034654 09 034654 07 034660 07 034662 07 034664	012737 004737 001405 104455 000003 002537 005004	000207 006640	002334	2\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#VDAL7!VDAL2!VDAL1!VDA PC,LDRDR4 3\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR	ALO,R4LOAD ; SET ALL R/W BITS TO ONE ;GO LOAD, READ AND CHECK REG 4 ;IF LOADED OK THEN CONT ;VDAL REGISTER NOT EQUAL EXPECTED
1327	034664	104406				TRAP	C\$CLP1	
1327 1327 1327	76 77 78					:SET GI	DAL1 AND GDALO TO ONES I TER WHEN A WRITE OR READ	N CONTROL REGISTER O TO SELECT THE HDAL COMMAND IS ISSUED TO CONTROL REGISTER 6.
1327	034666	004737	006754		3\$:	JSR	PC, SLHDAL	SELECT HDAL REG VIA GDAL BITS 2:0
1328 1328 1328	81 82 83					; LOAD, ; ONES ; WITH	READ AND CHECK HDAL REG (177777) BY ISSUING A WR GDAL1 AND GDALO SET IN C	SISTER BITS 15:0 WITH A DATA PATTERN OF ALL RITE AND READ COMMAND TO CONTROL REGISTER 6 CONTROL REGISTER 0.
1328 1328 1328 1328 1328 1328 1328 1328	35 034672 36 034700 37 034704 38 034706 39 034706 30 034710 31 034712 32 034714 33 034716	012737 004737 001405 104455 000004 002605 005020 104406	177777 006672	002342		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#177777,R6LOAD PC.LDRDR6 4\$ 4.HDALRG.R06ERR C\$ERDF 4 HDALRG R06ERR C\$CLP1	SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK HDAL REGISTER IF LOADED OK THEN CONT. HDAL REG NOT EQUAL 177777
1329 1329 1329	06 07 08					SET GD	OR READ COMMAND IS ISSU	O TO SELECT THE FDAL REGISTER WHEN A
1329	09 034720	004737	007154		45:	JSR	PC, SLFDAL	GO SELECT FDAL REG VIA GDAL BITS 2:0
1330 1330 1330	)1 )2 )3					:LOAD, :ONES (	READ AND CHECK FDAL REG (377) BY ISSUING A WRITE (DAL1 SET TO A ONE IN CO	ISTER BITS 7:0 WITH A DATA PATTERN OF ALL AND READ COMMAND TO CONTROL REGISTER 6 NTROL REGISTER 0.
1330 1330 1330 1330 1331 1331 1331	05 034724 06 034732 07 034740 08 034744 09 034746 10 034746 1 034750 2 034754 4 034756	012737 012737 004737 001405 104455 000004 002653 005020	177400 000377 006672	002346 002342		MOV MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	#177400,R6MASK #377,R6LOAD PC,LDRDR6 5\$ 4,FDALRG,R06ERR C\$ERDF 4 FDALRG R06ERR	SETUP TO IGNORE HIGH BYTE SETUP DATA TO BE LOADED GO LOAD, READ AND CHECK FDAL REG IF DATA LOADED OK THEN CONT FDAL REG NOT EQUAL TO 377

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST	37 PAGE	261 O L AND INITO H LOGIC TE	ST
13315	034756	104406				TRAP	C\$CLP1	
13317						: CHECK		SDAL BIT 15 CAN BE SET TO ONES
13319 13320 13321 13322 13323 13324 13325 13326 13327 13328 13330	034760 034766 034766 034774 035002 035010 035010 035014 035020 035022 035022 035024 035024 035030 035034 035040 035046 035066 035066 035072 035074	013737 052737 052737 004737 001405 104455 000001 002406 004754 104406	002316 000007 100007 006562	002322 002322 002320	5\$:	MOV BIS BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	IDTYPE,ROGOOD #GDAL2!GDAL1!GDAL0,ROGO #GDAL15!GDAL2!GDAL1!GDA PC,LDRDOR 6\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	SETUP EXPECTED DATA SETUP EXPECTED DATA LO,ROLOAD SETUP BITS TO BE LOADED GO LOAD, READ AND CHECK REG 0 SIF LOADED OK THEN CONT REG 0 NOT EQUAL 100007
13332						:ISSUE	A BRESET INSTRUCTION	
13334 13335 13336 13337 13338 13339 13340 13341 13342 13343	035022 035024 035024 035030 035034 035040 035044 035046 035052	104433 012746 012746 012746 012746 104437 062706 013705	000340 035076 000004 000003 000010 002300		6\$:	BRESET TRAP SETVEC MOV MOV MOV TRAP ADD MOV	C\$RESET #4,#7\$,#PRIO7 #PRIO7,-(SP) #7\$,-(SP) #4,-(SP) #3,-(SP) C\$SVEC #10,SP REGO,R5	:SAVE ADDRESS OF REG O
13344	035056	113765	002311	000001		MOVB	IDDEV+1,1(R5)	:SAVE ADDRESS OF REG 0 :SAVE ID NUMBER
13346 13347 13348 13349	035066 035066 035072 035074	012700 104436 000421	000004			CLRVEC MOV TRAP BR	#4 RO C\$CVEC 8\$	:RELEASE DEVCICE TIMEOUT VECTOR  :IF NO DEVICE TIMEOUT THEN CONTINUE
13351 13352 13353 13354 13355						A REAL	CE TIMEOUT OCCURED WHICH SYSTEM, THERFORE, THE TAIL A 'MOV WORD' OPERATION. D/MODIFY WRITE. THERFORE ICE TIMEOUT WILL OCCUR TO	A 'MOVB' OPERATION PERFORMED ABOVE DOES IN THERE IS NO DEVICE WO A 'MOVB' OPERATION PERFORMED ABOVE DOES A IF THERE IS NO DEVICE WO IN THE SYSTEM, ADDRESS 4.
13357	035076	005726			75:	TST	(SP)+ (SP)+	CLEAN UP STACK AFTER DEVICE TIMEOUT
13359	035102	012700	000004			CLRVEC	#4 #4.R0	RELEASE DEVICE TIMEOUT VECTOR
13357 13358 13359 13360 13361 13363 13364 13365 13367 13368 13369 13370	035102 035102 035102 035106 035110 035116 035124 035124 035126 035130 035132	104436 013737 004737 001424 104455 000001 002406 004754	002310 006554	002320		TRAP MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOGP	C\$CVEC IDDEV,ROLOAD PC,LDRDRO 9\$ 1,GDALRG,ROEROR C\$ERDF 1 GDALRG ROEROR	GET TAR EMULATORS DEVICE NUMBER LOAD, READ AND CHECK CONTROL REG 0 IF OK THEN CONTINUE REGISTER O NOT EQUAL EXPECTED

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 262 TEST 44: INITO L AND INITO H LOGIC TEST CVCDCA.P11 10-SEP-81 11:41 13371 13372 13373 CSCLP1 TRAP 035134 104406 035136 000416 RR : PROCEED IF LOOPING NOT INVOKED 13374 : READ AND CHECK GDAL BITS 2:0 AND GDAL BIT 15 FOR ALL ZEROS. 13375 013737 013737 004737 002310 002322 006570 13376 002322 GET USER DEFINED DEVICE NUMBER 035140 MOV IDDEV, ROGOOD 13377 13378 13379 035146 SETUP EXPECTED DATA MOV ROGOOD, ROLOAD 035154 JSR PC, READRO :READ AND CHECK REG O : IF ALL ZEROS THEN CONT. 035160 001405 BEQ 1, GDALRG, ROEROR 035162 :REGISTER O NOT EQUAL O 13380 ERRDF 13381 035162 TRAP CSERDF 104455 13382 . WORD 035164 000001 035166 002406 . WORD GDALRG 13384 035170 004754 ROEROR . WORD 13385 13386 035172 CKLOOP 035172 TRAP C\$CLP1 104406 13387 13388 : READ AND CHECK BITS ADAL 15 H - ADALO H FOR ALL ZEROS. 13389 13390 035174 005037 004737 002330 95: R2LOAD : SETUP EXPECTED DATA CLR 035200 035204 035206 035206 035210 035212 13391 JSR PC, READR2 : READ AND CHECK REG 2 006622 13392 13393 13394 : IF ALL ZEROS THEN CONT : REG 2 NOT EQUAL TO 0 001405 10\$ BEQ ERRDF 2,ADALRG,RZEROR 104455 TRAP C\$ERDF 13395 000002 . WORD 002513 13396 . WORD ADALRG 13397 035214 004770 R2EROR . WORD 035216 13398 CKLOOP 13399 035216 104406 TRAP C\$CLP1 13400 13401 13402 : READ AND CHECK BITS VDAL7 H. VDAL2 H - VDALO H FOR ALL ZEROS. 035220 035224 035230 035232 035232 035234 035236 035240 13403 005037 002336 105: CLR R4GOOD : SETUP EXPECTED DATA 13404 13405 13406 13407 13408 13409 13410 13411 13412 13413 13414 13415 13416 13417 13418 13420 13421 004737 JSR PC.READR4 : GO READ AND CHECK REG 4 006654 001405 : IF ALL ZEROS THEN CONT BEQ FRRDF 3, VDALRG, R4EROR : VDAL REGISTER NOT EQUAL EXPECTED 104455 TRAP CSERDF 000003 002537 . WORD . WORD VDALRG 005004 . WORD R4EROR CKLOOP 035242 104406 C\$CLP1 TRAP SET GDAL1 AND GDALO TO ONES IN CONTROL REGISTER O TO SELECT THE HDAL REGISTER WHEN A WRITE OR READ COMMAND IS ISSUED TO CONTROL REGISTER 6. 035244 004737 006754 115: JSR PC, SLHDAL :SELECT HDAL REG VIA GDAL BITS 2:0 READ AND CHECK HOAL REGISTER BITS 15:0 FOR A DATA PATTERN OF ALL :ZEROS BY ISSUING A READ COMMAN TO CONTRO REGISTER 6 WITH GDAL1 AND GDALO SET IN CONTROL REGISTER O. 13422 13423 13424 13425 035250 035254 035260 035262 005037 004737 001405 002342 SETUP EXPECTED DATA CLR R6L OAD JSR PC READR6 READ AND CHECK REG 6 : IF ALL ZEROS THEN CONT. BEQ ERRDF HDAL REGISTER NOT EQUAL O 4. HDALRG, ROSERR

E 5

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)		-81 15: TEST		263 O L AND INITO H LOGIC	TEST
13427 13428 13429 13430 13431 13432 13433 13434 13435 13436 13437 13438 13440 13441 13442	035262 035264 035266 035270 035272 035272	104455 000004 002605 005020				TRAP .WORD .WORD .WORD CKLOOP TRAP	CSERDF 4 HDALRG ROGERR CSCLP1	
13433 13434 13435						SET GD	ALZ TO A ONE IN CONTRO	OL REGISTER O TO SELECT THE MODE REGISTER O IS ISSUED TO CONTROL REGISTER 6.
13436	035274	004737	007006		12\$:	JSR	PC, SLMODR	GO SELECT MODE REG VIA GDAL BITS 2:0
13438 13439 13440 13441						:READ A :ZEROS :WITH G	ND CHECK MODE REGISTER BY ISSUING A WRITE AND DALZ SET IN CONTROL RE	R BITS 15:0 FOR A DATA PATTERN OF ALL READ COMMAND TO CONTROL REGISTER 6 EGISTER 0.
13443 13444 13446 13446 13447 13448 13449 13450 13451 13452 13453	035300 035304 035310 035312 035312 035314 035316 035320 035322	005037 004737 001405 104455 000004 002631 005020	002342 006700			CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP	R6LOAD PC,READR6 13\$ 4,MODREG,RO6ERR C\$ERDF 4 MODREG R06ERR	:SETUP EXPECTED DATA ;READ AND CHECK REG 6 ;IF LOADED OK THEN CONT. ;MODE REG NOT EQUAL 0
13452	035322	104406				TRAP	C\$CLP1	
13454 13455 13456						SET GD	OR READ COMMAND IS ISS	ER O TO SELECT THE FDAL REGISTER WHEN A SUED TO CONTROL REGISTER 6.
13457	035324	004737	007154		13\$:	JSR	PC, SLFDAL	GO SELECT FDAL REG VIA GDAL BITS 2:0
13459 13460 13461						:BY ISS	ND CHECK FDAL REGISTER UING A WRITE AND READ A ONE IN CONTROL REGI	R BITS 7:0 FOR A DATA PATTERN OF ALL ZEROS COMMAND TO CONTROL REGISTER 6 WITH GDAL1 ISTER 0.
13462 13463 13464 13465 13466 13467 13468 13469 13471 13472 13473 13474 13475 13476	035330 035336 035342 035346 035350 035350 035354 035356 035360 035360 035360	012737 005037 004737 001404 104455 000004 002653 005020	177400 002342 006700	002346	145:	MOV CLR JSR BEQ ERRDF TRAP .WORD .WORD .WORD ENDSUB	#177400,R6MASK R6LOAD PC,READR6 14\$ 4,FDALRG,R06ERR C\$ERDF 4 FDALRG R06ERR	SETUP TO IGNORE HIGH BYTE SETUP EXPECTED DATA READ AND CHECK REG 6 IF DATA LOADED OK THEN CONT FOAL REGISTER NOT EQUAL TO 0
13474	035360	104403			L10077:	TRAP	C\$ESUB	
13475 13476 13477 13478 13479						: THEN C	LEARED BY INITO H. AL	WORKING FLIP-FLOP CAN BE SET TO ONE AND SO CHECK TO SEE IF SINGLE STEP BREAK FLIP-THEN CLEARED BY INITO L.
13480 13481 13482	035362 035362 035362	104402			144.2:	BGNSUB TRAP	C\$85UB	

13483 13484 13485 13486						SET VD	ALZ H TO A ONE AND LUSE STATE MACHINE	THEN A ZERO FLIP-FLOPS,	. VDAL2 H C	N A ONE WILL THE SINGLE STE	CLEAR P SYNC
13487 13488 13489 13490 13491 13492	035364 035370	005037 004737	002334 007712			CLR JSR	R4LOAD PC,CLRPSM	; SETUI ; GO PI	P TO CLEAR A	LL VDAL BITS	
13491						SET VD	ALT H TO A ONE TO	SET THE SIGN	AL FETCT H 1	O THE HIGH ST	ATE (1).
13493 13494 13495 13496 13497 13498	035374 035402 035406 035410 035410 035414 035416 035420 035420	012737 004737 001405 104455 000003 002537 005004 104406	000200 006640	002334		MOV JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#VDAL7,R4LOAD PC,LDRDR4 1\$ 3,VDALRG,R4EROR C\$ERDF 3 VDALRG R4EROR C\$CLP1	GO LO	OAD, READ AN OADED OK THE	FETCT H TO H ID CHECK REG 4 N CONT OT EQUAL EXPEC	
13499 13500 13501 13502 13503 13504 13505 13506 13507 13508 13509 13510						:TIMEOU :WILL C :THE SI :CLOCKE	READ AND CHECK ADAINT BREAK SIGNAL FROM AUSE THE PAUSE STATEMENT OF THE SINGLE STATEMENT OF THE SINGLE STATEMENT OF THE SINGLE STAND OF THE SINGLE	M CAUSING A E TE MACHINE TO SED. ADALS I STEP BREAK FI	BREAK CONDIT O BE ENTERED H ON A ONE W LIP-FLOP WHE	ION. ADAL4 H ON A FETCH C ILL ENABLE A N XRAS H IS P	ON A ZERO YCLE WHEN ONE TO BE
13511	035422 035430	012737 004737	000040 007772	002330	15:	MOV JSR	#ADAL5,R2LOAD PC,BRKRES	:SETUI	P BIT TO BE	LOADED TO CLEAR BRE	AK LOGIC
13512 13513 13514 13515						SELECT	THE HDAL REGISTER	BY SETTING	GDAL2 TO A Z	ERO AND GDAL1	AND GDALO
13516 13517 13518	035434	004737	006754			JSR	PC, SLHDAL	; GO SI	ELECT HDAL R	EG VIA GDAL 2	:0
13519 13520 13521 13522 13523 13524 13525 13526 13527 13528 13529 13530 13531 13532 13533 13533 13533 13533						;XRAS H ;THE ED ;THE SI ;FLOP, ;AND FE ;WHEN S ;THE SI ;VILL B ;THE SI ;FLIP-F	THE SIGNAL XRAS HE WILL CLOCK THE STATE FET FLIP-FLOP, THUS GNAL XRAS HE WILL CONTROL OF THE STATE ON THE SET HIGH GNALS BRK HE AND FET GNALS SOP HE AND EDUTED WILL BE DIRECTLY TO THE HIGH STATE.	ATE OF THE SIS S SETTING THE LOCK THE STATO O THE SINGLE US SETTING THE THE SIGNAL E TOT H ARE BOT FET H ARE BOT LY SET TO THE	IGNAL FETCT E SIGNAL EDF TE OF THE SI STEP BREAK HE SIGNAL SS BRK H WILL A TH SET HIGH ING SOP H TO TH SET HIGH	H, WHICH IS H. ET H TO THE H. NGLE STEP SYNO FLIP-FLOP WHEN BRK H TO THE I LSO BE SET HIO THE PAUSE STAT THE HIGH STAT THE PAUSE STAT	IGH STATE.  C FLIP- N ADAL5 H HIGH STATE.  GH. WHEN TE MACHINE TE. WHEN TE WORKING
13532 13533 13534 13535	035440 035444 035450	005037 005037 004737	002346 002342 007272			CLR CLR JSR	R6MASK R6LOAD PC,XRAS	; CLEAR	P TO READ AL R OUT OLD DA ULSE XRAS H		NL12
13536 13537 13538							HE VDAL REGISTER AN	ND CHECK THAT	THE PAUSE	STATE WORKING	FLIP-

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 265 CVCDCA.P11 10-SEP-81 11:41 TEST 44: INITO L AND INITO H LOGIC TEST

CVCDCA.P11	10-SEP-81 11:41		1EST 44: INTI	O L AND INTIO H LOGIC TE	21
13539 035454 13540 035462 13541 035466 13542 035470 13543 035470 13544 035472 13545 035474 13546 035476 13547 035500 13548 035500	052737 00120 004737 00665 001405 104455 000003 002537 005004 104406	00 002336	BIS JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP	#VDAL9!VDAL7,R4GOOD PC,READR4 2\$ 3,VDALRG,R4EROR C\$ERDF VDALRG R4EROR C\$CLP1	SETUP BITS TO BE READ  GO READ VDAL REG  IF OK THEN CONT  PSMW H PROBABLY NOT SET IN VDAL REG  CK THAT THE SINGLE STEP BREAK FLIP-FLOP
13539 035454 13540 035466 13541 035466 13542 035470 13543 035470 13544 035472 13545 035500 13549 13550 13551 13552 13553 035510 13555 035514 13556 035516 13557 035516 13561 035520 13562 035520 13563 13564 13565 13565 13565 035530 13567 035530 13567 035530 13567 035530 13568 035530 13569 035530 13569 035530 13569 035530	104455 000001 002406 004754	00 002322	; IS SET  2\$: BIS JSR BEQ ERRDF TRAP .WORD .WORD .WORD CKLOOP TRAP	#GDAL7, ROGOOD PC, READRO 3\$ 1, GDALRG, ROEROR C\$ERDF 1 GDALRG ROEROR C\$CLP1	SETUP EXPECTED BITS GO READ GDAL REG IF OK THEN CONT. GDAL REGISTER NOT EQUAL EXPECTED
	012746 104437 062706 013705 00230 113765 000240 012700 012700 104436	00 04 04 03 10 00 11 000001	; ISSUE  3\$: BRESET TRAP SETVEC MOV MOV MOV TRAP ADD MOV MOVB NOP CLRVEC MOV TRAP BR	C\$RESET INSTRUCTION  C\$RESET #4.#4\$.#PRIO7  #PRIO7(SP)  #4(SP)  #4(SP)  #3(SP)  C\$SVEC  #10.SP  REGO.R5  IDDEV+1.1(R5)  #4  #4.R0  C\$CVEC  5\$	:SAVE ADDRESS OF REG O :SAVE ID NUMBER :RELEASE DEVICE TIMFOUT VECTOR :NO TIMEOUT OCCURED - CONTINUE
13574 035554 13575 035560 13576 035564 13577 035572 13578 035574 13579 035574 13580 035600 13581 035602 13582 13583 13584 13585 13586 13587 13588 13589 035604 13591 035610 13592 035610 13593 035614 13594 035616	005726	04	; IN THE ; DOING ; A READ	CE TIMEOUT OCCURED WHICH SYSTEM, THERFORE, THE T A 'MOV WORD' OPERATION.	A 'MOVB' OPERATION PERFORMED ABOVE DOES IF THERE IS NO DEVICE #0 IN THE SYSTEM,

I 5 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 266 CVCDCA.P11 10-SEP-81 11:41 TEST 44: INITO L AND INITO H LOGIC TEST PC.LDRDRO 035624 035630 13595 004737 006554 JSR GO LOAD, READ AND CHECK REGISTER O 13596 13597 13598 001405 BEQ : IF LOADED OK THEN CONTINUE 1, GDALRG, ROEROR 035632 035632 ERRDF GDAL REGISTER NOT EQUAL EXPECTED 104455 TRAP C\$ERDF 13599 035634 000001 . WORD . WORD 13600 035636 002406 GDALRG ROEROR 13601 035640 004754 . WORD 035642 13602 CKLOOP 13603 104406 TRAP C\$CLP1 13604 READ THE VDAL REGISTER AND CHECK HAT THE PAUSE STATE WORKING 13605 13606 :FLIP-FLOP IS NOW SET TO A ZERO. 13607 13608 005037 004737 035644 002336 5\$: R4GOOD : SETUP BITS TO BE READ CLR GO READ VDAL REG 13609 035650 006654 **JSR** PC, READR4 13610 035654 001405 : IF OK THEN CONT. BEQ 13611 13612 13613 035656 ERRDF 3. VDALRG, R4EROR : VDAL REG NOT EQUAL EXPECTED 035656 TRAP 104455 C\$ERDF . WORD 035660 000003 13614 035662 002537 . WORD VDAL RG 035664 13615 R4EROR 005004 . WORD 13616 035666 CKLOOP 13617 035666 104406 TRAP C\$CLP1 13618 READ THE GDAL REGISTER AND CHECK THAT THE SINGLE STEP BREAK FLIP-FLOP 13619 13620 : IS NOW SET TO A ZERO. 13621 13622 6\$: 035670 105037 002322 CLRB ROGOOD :SETUP EXPECTED BITS 13623 13624 13625 035674 004737 PC.READRO : GO READ GDAL REG 006570 JSR 035700 001404 BEQ : IF OK THEN CONT. 035702 ERRDF 1.GDALRG, ROEROR GDAL REGISTER NOT EQUAL EXPECTED 13626 13627 13628 13629 035702 104455 TRAP C\$ERDF 035704 000001 . WORD 035706 002406 004754 . WORD GDALRG 035710 . WORD ROEROR 13630 035712 ENDSUB 13631 035712 L10100: 13632 13633 035712 104403 TRAP CSESUB 13634 035714 ENDIST 13635 035714 L10076: 13636 035714 104401 TRAP CSETST

WARE CA.PI	TESTS	MACY11 0-SEP-81	30(1046)	16-SEP-81 15: TEST 45	37 PAG	J 5 E 267 STARTING ADDRESS TEST	I IN DIFFERENT MODES	SEQ 026
37 38							RESS TEST IN DIFFERENT MODES	
39 41 423 445 447 449				USE TO START FOLLO	HE PAUSING ADDITIONS TO THE PAUSING THE PAUSING TO THE PAUSING TO THE PAUSING TO THE PAUSING	E STATE MACHINE TO CH RESS SELECTED BY THE 11 MODES; 16 BIT STAT , 8 BIT DYNAMIC 4K/16 E PROGRAM WILL CHECK ADDRESSES. THE PROG ULE TO PROVIDE THE TI	11 CAN BE POWERED UP TO ALL ITS STARTING TH DIFFERENT MODES SELECTED. THE PROGRAM WI HECK THAT THE T-11 POWERED UP TO THE MODE REGISTER. THE PROGRAM WILL SELECT THE TIC, 16 BIT DYNAMIC 4K/16K, 16 BIT DYNAMIC 6 K AND 8 BIT DYNAMIC 64K. FOR EACH MODE THAT THE T-11 CAN BE POWERED UP AT EACH OF GRAM WILL SELECT THE CLOCK ON THE TARGET MING TO THE T-11 CHIP. THE TEST WILL ALSO	64K,
50				CONTE	NTS CAN	BE LOADED INTO THE	PRESS REGISTER CAN BE LOADED AND THAT ITS	
	35716 35716			T45::	BGNIST			
56 0	35716	004737	005510		JSR	PC, INITTE	SELECT AND INITIALIZE TARGET EMULATOR	3
58 0	35722	012701 005002	036362		MOV	#14\$,R1	:ADDRESS OF T-11 MODE REGISTER TABLE	
60 0	35730	012703	036400		MOV	R2 #15 <b>\$</b> ,R3	: T-11 STARTING ADDRESS MODE PARAMTER : ADDRESS OF EXPECTED STARTING ADDRESS	TABLE
0 5	35734 35734	104404		15:	BGNSEG TRAP	C\$BSEG		
55 56 57					:LOAD A	ADAL REGISTER WITH AL	L ZEROES TO TURN OFF THE T-11 CHIP AND FROM OTHER BUSSES	
8 0	35742	005037	002330 006614		CLR	R2LOAD PC,LDRDR2	SETUP TO CLEAR ALL BITS GO LOAD, READ AND CHECK ADAL REGISTER	
1 0	35746 35750	001405			BEQ ERRDF	2\$ 2,ADALRG,RZEROR	: IF LOADED OK THEN CONTINUE : ADAL REGISTER NOT EQUAL EXPECTED	
3 0	35750 35752	104455			TRAP . WORD	CSERDF 2		
5 0	35754	002513 004770			. WORD	ADALRG RZEROR		
6 07 0	35760 35760	104406			TRAP	C\$CLP1		
0					: THE SI	GNAL BRKRES L WILL C	BY SETTING AND CLEARING ADAL REGISTER BIT O LEAR THE BREAK LATCH FLIP-FLOP, THE SINGLE HE MEMORY SIMULATOR BREAK FLIP-FLOP.	
3 0	35762	004737	007772	25:	JSR	PC .BRKRES	GO PULSE BRKRES L VIA ADALO H	
84 85 86 87 88					THE MO	E ON THE SIGNAL INVD	SETTING AND CLEARING VDAL REGISTER BIT 4. L WILL INITIALIZE ALL OTHER FLIP-FLOPS ON E EXCEPT FOR THOSE CLEARED BY THE SIGNAL	
0 0	35766 35772	005037 004737			CLR	R4LOAD	SETUP TO CLEAR ALL VOAL R/W BITS	

HARDWAR CVCDCA.	E TESTS	MACY11 0-SEP-81	30(1046)	16-SEP	-81 15: TEST 45	37 PAGE	268 TARTING ADDRESS TEST I	N DIFFERENT MODES
13693						; SELECT	THE HDAL REGISTER VIA	GDAL BITS 2:0 IN CONTROL REGISTER 0
13694 13695	035776	004737	006754			JSR	PC, SLHDAL	SELECT HOAL REGISTER VIA GOAL BITS 2:0
13697 13698 13698						:CLEAR :T-11 C	ALL BITS IN THE HDAL R	EGISTER. HDAL2 H ON A ZERO WILL ALLOW THE E T-11 TIMING AND CONTROL SIGNALS.
13696 13697 13698 13699 13700 13701 13702 13703 13704 13705 13706 13707 13708 13710 13711 13712 13713	036002 036006 036012 036014 036016	005037 004737 001405 104455 000004	002342 006672			CLR JSR BEQ ERRDF TRAP .WORD	R6LOAD PC,LDRDR6 3\$ 4,HDALRG,RO6ERR C\$ERDF	SETUP TO CLEAR ALL HDAL BITS GO LOAD, READ AND CHECK HDAL REGISTER IF LOADED OK THEN CONTINUE HDAL REGISTER NOT EQUAL EXPECTED
13706 13707 13708	036020 036022 036024	002605				.WORD .WORD CKLOOP	HDALRG ROGERR	
13709	036024	104406				TRAP	C\$CLP1	
13711						; SELECT	THE FDAL AND EOAI REG	ISTER VIA GDAL BITS 2:0 IN CONTROL REG 0
13713	036026	004737	007154		3\$:	JSR	PC, SLFDAL	SELECT FDAL AND EOAI REG VIA GDAL 2:0
13714 13715 13716 13717 13717						SET AL THAT T REGIST	L BITS IN THE EOAI REG HE EOAI REGISTER CAN B ER 6 INSTEAD OF THE CT	ISTER TO ZERO. SET FDALO H TO A ONE SO E READBACK ON A READ COMMAND TO CONTROL REGISTER.
13720 13721 13722 13723	036032 036040 036044 036046	012737 004737 001405	000001 006672	002342		MOV JSR BEQ ERRDF	#FDALO,R6LOAD PC,LDRDR6 4\$ 4,EOAIFD,R06ERR	;SETUP BITS TO BE LOADED ;LOAD, READ AND CHECK FDAL AND EOAI REG ;IF LOADED OK THEN CONTINUE ;EOAI OR FDAL REGISTER ERROR
13725 13726	036046 036050 036052 036054	104455 000004 002676 005020				TRAP .WORD .WORD	CSERDF 4 EOAIFD ROGERR	
13727 13728	036056 036056	104406				CKLOOP TRAP	C\$CLP1	
13729 13730						:SELECT		L BITS 2:0 IN CONTROL REGISTER 0
13731 13732	036060	004737	007006		48:	JSR	PC,SLMODR	SELECT MODE REGISTER VIA GDAL BITS 2:0
13733 13734 13735 13736						:LOAD T	HE T-11 MODE SELECT PA	RAMETERS FROM THE MODE TABLE INTO THE TERS WILL BE USED BY THE T-11 CHIP ON
13727 13728 13729 13730 13731 13732 13733 13734 13736 13737 13740 13741 13742 13743 13744 13745 13746 13747	036064 036070 036074 036100 036102 036104	011137 050237 004737 001405	002342 002342 006672			MOV BIS JSR BEQ ERRDF TRAP	(R1),R6LOAD R2,R6LOAD PC,LDRDR6 5\$ 4,MODREG,R06ERR C\$ERDF	GET T-11 MODE SELECT PARAMETER ADD STARTING ADDRESS MODE PARAMETER GO LOAD, READ AND CHECK MODE REGISTER IF LOADED OK THEN CONTINUE MODE REGISTER NOT EQUAL EXPECTED
13745 13746 13747 13748	036104 036110 036112 036112	000004 002631 005020 104406				.WORD .WORD .WORD CKLOOP TRAP	MODREG ROGERR CSCLP1	

	MACY11 3 0-SEP-81	0(1046) 11:41	16-SEP	-81 15: TEST 45	37 PAGE	269	5 SS TEST IN D	IFFERENT MODES		
13749 13750 13751 13752 13753 13754 13755 13756 13757 13758 13759 13760					REGIST REGIST AND TH ENABLE BUS. LOW. UP SEQ TARGET MACHIN ADAL 13	ER BITS TO ZEI ER TO THE T-1 E T-11 IS IN THE EIAI BUS ADAL2 H ON A WHEN CPUP L I UENCE. ADAL1 EMULATOR MODI E TO BE IN PA	ROES. ADAL1 1 CHIP WHEN ITS POWER-UP TO THE CTL ONE WILL CAU S ASSERTED L H ON A ONE ULE. ADAL4 USE MODE ON ILL ALLOW TH	2 H ON A ONE W THE SIGNAL PBC SEQUENCE. AD BUS AND THE EI USE THE SIGNAL OW, THE T-11 C WILL SELECT TH H ON A ZERO WI THE FIRST PULS	O ONES AND ALL ILL ENABLE THE LR H IS ASSERTE AL10 H ON A ONE DAL BUS TO THE CPUP L TO BE AS HIP WILL START E 5.068 MHZ CLO LL CAUSE THE PA E OF XRAS H. INE THE AI LINE	MODE D HIGH WILL ADDRESS SERTED ITS POWER- CK ON THE USE STATE
13762 13763 036114 13764 036122 13765 036126 13766 036130 13767 036130 13768 036132 13769 036134 13770 036136 13771 036140 13772 036140 13773 13774		032006 006614	002330	5\$:	MOV JSR BEQ ERRDF TRAP .WORD .WORD CKLOOP TRAP ;SETUP :ENTERE	PC,LDRDR2 6\$ 2,ADALRG,R2E C\$ERDF 2 ADALRG R2EROR C\$CLP1 TIMEOUT COUNT	ROR ERS TO WAIT	; GO LOAD, READ ; IF LOADED OK ; ADAL REGISTER FOR THE PAUSE	AD ; SETUP BITS AND CHECK ADAL THEN CONTINUE NOT EQUAL EXPE	REGISTER CTED
13776 13777 13778 13779 036142 13780 036146 13781 036150 13782 036156 13783 036160 13784 036162 13785 036164 13786 036164 13787 036170 13789 036170 13789 036172 13790 036174 13791 036176 13792 036200 13793 036200	005004	000002	144126	6\$: 7\$:	;T-11 C	AUSES THE SIGN TES A PULSE OF #2.R5 R4 #VDAL9.@REG4 8\$ R4 7\$ R5 7\$ 5.NOPSM.R026 C\$ERDF 5 NOPSM R026ER C\$CLP1	NAL FETCT H N THE SIGNAL	;SETUP DOUBLE ;CLEAR SIGNLE ;CHECK PAUSE S ;IF SET THEN P ;DECREMNET FIR ;IF NOT O THEN ;DECREMENT DOU ;IF NOT O THEN	PRECISION COUNT PRECISSION COUNT TATE WORKING F/ AUSE STATE ENTE	-11 ER TER F RED ATE AGAIN COUNTER ATE AGAIN
13794 13795 13796 13797 13798 13799 13800 13801 13802 13803 13804	004737	007040		8\$:	;THE CO ;SELECT ;THE FO ;IS SET ;CLOCKI	RRECT STARTINED IN THE MODERCE JUMP ADDRESTO A ONE AND NG SIGNAL GEN	G ADDRESS ON E REGISTER. ESS READBACK A PULSE IS ERATED IS CA	THE ADDRESS BE REGISTER WHEN ISSUED ON THE ALLED DEET H.	THAT THE T-11 BUS FOR THE MO US IS CLOCKED I THE EDFET FLIP SIGNAL RASP H.  G VIA GDAL BITS BACK TO THE LS	DE NTO -FLOP THE 2:0

M 5 HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 270 CVCDCA.P11 10-SEP-81 11:41 TEST 45: T-11 STARTING ADDRESS TEST IN DIFFERENT MODES 13805 036206 036212 036216 036220 036220 13806 13807 011337 002342 004737 006700 (R3), R6LOAD GET EXPECTED ADDRESS FROM THE TABLE PC.READR6 READ FJA READBACK REGISTER AND CHECK IT **JSR** 13808 ; IF STARTING ADDRESS = EXPECTED - CONT 9\$ 001405 BEQ 5.FJSTAD,ROZGER :FJA NOT EQUAL EXPECTED T-11 STARTING ADDRESS 13809 ERRDF C\$ERDF 13810 104455 TRAP 036222 036224 036226 036230 . WORD 13811 000005 13812 13813 . WORD 004060 **FJSTAD** 005034 . WORD R026ER 13814 CKLOOP 13815 13816 036230 104406 C\$CLP1 TRAP :THE TEST WILL NOW LOAD THE NEW FORCE JUMP ADDRESS REGISTER WITH AN ADDRESS DIFFERENT FROM THE STARTING ADDRESS THAT THE T-11 POWERED UP 13817 13818 13819 :WITH. THE NEW ADDRESS LOADED WILL CORRESPOND TO ONE OF THE FOLLOWING: IF STARTING ADDRESS = 140000 THEN NEW ADDRESS = 037777 13820 IF STARTING ADDRESS = 100000 THEN NEW ADDRESS = 052525 13821 13822 13823 13824

IF STARTING ADDRESS = 040000 THEN NEW ADDRESS = 125252
IF STARTING ADDRESS = 020000 THEN NEW ADDRESS = 146314
IF STARTING ADDRESS = 010000 THEN NEW ADDRESS = 031463
IF STARTING ADDRESS = 000000 THEN NEW ADDRESS = 177777
IF STARTING ADDRESS = 173000 THEN NEW ADDRESS = 004777 IF STARTING ADDRESS = 172000 THEN NEW ADDRESS = 005777 20(R3), aREG6 MOV ; WRITE NEW FORCE JUMP ADDRESS REGISTER

READ THE FORCE JUMP ADDRESS READBACK REGISTER TO CHECK THAT THE NEW

:WITH NEW ADDRESS FROM TABLE

FORCE JUMP ADDRESS WAS LOADED INTO THE OLD FORCE JUMP ADDRESS REGISTER

GET ADDRESS LOADED INTO NEW FJA REG 20(R3), R6LOAD #4.R4 SETUP TO READ 4 TIMES BEFORE FLAGGING MOV :THAT AN ERROR OCCURED CHICK DATA LOADED AGAINST DATA READ aREG6, REREAD MOV R6LOAD, R6READ CMP 115 : IF LOADED OK THEN CONTINUE BEQ R4 10\$ CHECK IF ALOTTED READS OCCURED DEC : IF NOT THEN READ FJA READBACK REG AGAIN BNE 5, FJADRG, ROZGER :NEW FJA NOT LOADED INTO OLD FJA REG ERRDF TRAP C\$ERDF

:CLEAR ALL ADAL REGISTER BITS. THIS WILL TURN THE T-11 CHIP OFF AGAIN.

SETUP TO CLEAR ALL ADAL REGISTER BITS GO LOAD, READ AND CHECK ADAL REGISTER IF LOADED OK THEN CONTINUE ADAL REGISTER NOT EQUAL EXPECTED

PC\_LDRDR2 JSR BEQ 2,ADALRG,RZEROR ERRDF

ADALRG . WORD

. WORD R2EROR

036252 036260 036266 036270 13840 001407 13841 13842 13843 13844 005304 036272 036274 036274 001367 104455 036276 036300 036302 13845 000005 13846 13847 002766 005034 13848 036304 13849 036304 104406 13850 13851 13852 13853 036306 005037 002330 115: 13854 13855 13856 13857 004737 036312 036316 006614 001404 036320

036240 016337 036246 012704

036320

036322 036324

036326

017737

023737

104455

000002

004770

036232 016377 000020 144046 9\$:

13825 13826 13827

13828

13829

13830

13831 13832

13833

13834

13835

13836

13837

13838 13839

13858

13859

13860

000020 002342 000004 144030 002342

002344 10\$: 002344

. WORD . WORD

**FJADRG** R026ER . WORD CKLOOP

TRAP C\$CLP1

R2LOAD CLR

TRAP C\$ERDF . WORD

MODE

HARDWARE TESTS MACY11 30(1046) 16-SEP-81 15:37 PAGE 271
CVCDCA.P11 10-SEP-81 11:41 TEST 45: T-11 STARTING ADDRESS TEST IN DIFFERENT MODES

1	13861 13862 13863	036330 036330 036330	104405		12 <b>\$</b> : 10000 <b>\$</b> :	TRAP	C\$ESEG		
1	3864 3865 13866	036332 .036336 .036340	062702 001403 005723	020000		ADD BEQ TST	#BIT13,R2 13\$ (R3)+		; UPDATE T-11 STARTING ADDRESS PARAMETER ; IF DONE THEN CONTINUE ; UPDATE STARTING ADDRESS TABLE POINTER
	13868	036342	000137	035734		JMP	1\$		GO LOAD AND CHECK NEXT ADDRESS IN THIS
1	13862 13863 13864 13865 13866 13867 13869 13871 13872 13873 13876 13876 13876 13881 13881 13882 13883 13886 13886 13886 13887 13887 13888 13886 13887 13887 13887	036346 036352 036354	012703 005721 001431	036400	13\$:	MOV TST BEQ	#15\$.R3 (R1)+ 16\$		RESET STARTING ADDRESS TABLE POINTER UPDATE TABLE MODE PARAMETER POINTER
	13873	036356	000137	035734		JMP	1\$		GO LOAD NEXT PARAMETER
	13874 13875					;T-11	MODE SELECT PA	RAMTER TABLE	WITHOUT STARTING ADDRESS PARAMTER
	3877	036362	011003		14\$:	. WORD	011003 012003		:16 BIT STATIC MODE :16 BIT DYNAMIC MODE 4/16 K
	3879	036366	010003			. WORD	010003		:16 BIT DYNAMIC MODE 64K
	13881	036370 036372	015003 016003			. WORD	015003 016003		:8 BIT STATIC MODE :8 BIT DYNAMIC MODE 4/16K
	13882 13883	036374 036376	014003 000000			. WORD	014003		:8 BIT DYNAMIC MODE 4/16K :8 BIT BYNAMIC MODE 64K :TABLE TERMINATOR
	13884 13885					;EXPEC	TED T-11 START	ING ADDRESS	
	13886 13887	036400	140000		15\$:	. WORD	140000		
	13888 13889	036402 036404	100000			. WORD	100000 040000		
	13890	036406 036410	020000 010000			. WORD	020000 010000		
	3892	036412	000000 173000			. WORD	000000 173000		
	13894	036416	172000			.WORD	172000		
1	13896					:ADDRE	SSES TO BE LOA	DED INTO NEW	FORCE JUMP ADDRESS REGISTER
	13898	036420	037777			. WORD	037777		
	13900	036422 036424	052525 125252			. WORD	052525 125252 146314		
	13901 13902	036426 036430	146314 031463			. WORD	146314 031463		
	13903	036432 036434	177777 004777			. WORD	177777 004777		
	13905	036436	005777			.WORD	005777		
	13897 13898 13899 13900 13901 13903 13904 13905 13906 13907 13908 13909	036440 036440			16\$:	ENDTST			
	3909	036440	104401		L10101:	TRAP	C\$ETST		
	13911	036442				ENDMOD			
	13912								

```
SEQ 0272
```

```
PARAMETER CODING
                          MACY11 30(1046) 16-SEP-81 15:37 PAGE 272
CVCDCA.P11 10-SEP-81 11:41
                                             TEST 45: T-11 STARTING ADDRESS TEST IN DIFFERENT MODES
                                             .TITLE PARAMETER CODING
 13914
13915
                                             .SBITL HARDWARE PARAMETER CODING SECTION
 13916
 13917
        036442
                                                     BGNMOD
 13918
 13919
                                              THE HARDWARE PARAMETER CODING SECTION CONTAINS MACROS
 13920
 3921
                                               THAT ARE USED BY THE SUPERVISOR TO BUILD P-TABLES. THE
 13922
13923
                                              MACROS ARE NOT EXECUTED AS MACHINE INSTRUCTIONS BUT ARE
                                             : INTERPRETED BY THE SUPERVISOR AS DATA STRUCTURES. THE
 13924
                                              MACROS ALLOW THE SUPERVISOR TO ESTABLISH COMMUNICATIONS
 3925
                                              WITH THE OPERATOR.
 13926
 13927
 13928
        036442
                                                     BGNHRD
 13929
        036442
                 000015
                                                     .WORD L10102-L$HARD/2
 13930
        036444
                                            L$HARD::
 13931
 13932
 13933
                                             : HARDWARE P-TABLE QUESTIONS
 13934
 13935
                                                     ASK FOR CDS TARGET EMULATOR CSR ADDRESS
ASK FOR CDS TARGET EMULATOR VECTOR ADDRESS
13936
 13937
                                                     ASK FOR CDS TARGET EMULATOR DEVICE NUMBER
 13938
13939
13940
        036444
                                                     GPRMA
                                                              MSG1,0,0,0,177777,YES
13941
        036444
                 000031
                                                      . WORD
                                                              T$CODE
13942
13943
        036446
                 036476
                                                     . WORD
                                                              MSG1
        036450
                 000000
                                                      . WORD
                                                              T$LOLIM
13944
        036452
                                                              T$HILIM
MSG2.2.0.0.000774,YES
T$COPE
                 177777
                                                      . WORD
13945
        036454
                                                     GPRMA
13946
        036454
                 001031
                                                      . WORD
13947
13948
        036456
                 036512
                                                      . WORD
                                                              MSG2
                 000000
        036460
                                                      . WORD
                                                              T$LOLIM
                 000774
13949
        036462
                                                      . WORD
                                                              TSHILIM
13950
        036464
                                                     GPRMD
                                                              MSG3,4,0,177777,0,000017,YES
        036464
 13951
                 002032
                                                      . WORD
                                                              T$CODE
13952
13953
                 036531
        036466
                                                              MSG3
177777
                                                      . WORD
        036470
                                                      . WORD
13954
        036472
                 000000
                                                     . WORD
                                                              T$LOLIM
13955
13956
13957
        036474
                 000017
                                                      . WORD
                                                              TSHILIM.
13958
13959
        036476
                                                     ENDHRD
13960
                                                     .EVEN
13961
        036476
                                            L10102:
```

```
PARAMETER CODING
                           MACY11 30(1046) 16-SEP-81 15:37 PAGE 273
CVCDCA.P11 10-SEP-81 11:41
                                              HARDWARE PARAMETER CODING SECTION
 13963
                                              :HARDWARE P-TABLE MESSAGES
 13965
 13966
13967
13968
13969
13970
         036476
                                    042101
000123
051117
                           020122 051505
                  051503
                                              MSG1:
                                                        .ASCIZ /CSR ADDRESS/
                  051104
                  042526
040440
051523
                           052103
042104
         036512
                                              MSG2:
                                                        .ASCIZ /VECTOR ADDRESS/
        036526
036526
036531
036536
                                     042522
 13971
                               000
 13972
13973
                  104
020105
051105
                           053105
                                     041511
                                              MSG3:
                                                       .ASCIZ /DEVICE NUMBER/
                           052516
                                     041115
 13974
         036544
                               000
 13975
                  036550
                                                       .EVEN
 13976
 13977
                                              .SBITL SOFTWARE PARAMETER CODING SECTION
 13978
 13979
 13980
                                              : THE SOFTWARE PARAMETER CODING SECTION CONTAINS MACROS
 13981
13982
                                                THAT ARE USED BY THE SUPERVISOR TO BUILD P-TABLES. THE
                                                MACROS ARE NOT EXECUTED AS MACHINE INSTRUCTIONS BUT ARE
 13983
                                                INTERPRETED BY THE SUPERVISOR AS DATA STRUCTURES. THE
 13984
                                                MACROS ALLOW THE SUPERVISOR TO ESTABLISH COMMUNICATIONS
 13985
                                                WITH THE OPERATOR.
 13986
 13987
 13988
         036550
                                                       BGNSFT
 13989
         036550
                  000000
                                                       .WORD L10103-L$SOFT/2
 13990
         036552
                                              L$SOFT::
 13991
 13992
 13993
                                                       .EVEN
 13994
 13995
        036552
                                                       ENDSFT
 13996
                                                       .EVEN
 13997
        036552
                                              L10103:
 13998
13999
 14000
 14001
        036552
036552
                                              SPATCH::
 14002
                  000030
                                                       .BLKW
                                                                30
 14003
 14004
        036632
 14005
                                                       LASTAD
 14006
                                                       .EVEN
14007
14008
14009
        036632
036634
                  036650
                                                       . WORD TSFREE
                  000005
                                                       . WORD T$SIZE
        036636
                                             L$LAST::
 14010
        036636
                                                       ENDMOD
 14011
14012
14013
14014
        036636
036636
                                                       BGNSETUP
                                                                         1.
14015
                                                       BGNPTAB
        036636
14016
                  000000
                                                       . WORD
        036640
                  000003
                                                       . WORD
                                                                L10106-./2-1
```

ARAMETER CODING VCDCA.P11 10-SEP-81	11:41	30(1046)	CROSS	REFERENCE	TABLE	USER :	SYMBOLS						SEQ 0275
	1901# 5819 9860 12484	2577 6340 10310 12597	2600 6368 10414 12819 3138	3144 6492 10553 12907	3154 6562 10715 13103	3583 6675 10779 13238 5813	3600 6716 10807 13396	3633 6747 11416 13674	3651 6886 11841 13769	3681 7253 11902 13859	3713 9292 11992	4895 9472 12343	5343 9628 12449
DALO = 000001 G DAL1 = 000002 G DAL10= 002000 G	1700# 1699# 1688#	2569 13763 9286	9622	3148 9854	5337 10709	10773	9854 10801	10709	11835	13763			
DAL11= 004000 G DAL12= 010000 G DAL13= 020000 G DAL14= 040000 G	1687# 1686# 1685# 1683#	4889 9286	9622 9466	13763 9854	10304	10408	13763	11410	11035	13703		•	
DAL15= 100000 G DAL2 = 000004 G	1682#	13763											
DAL3 = 000010 G DAL4 = 000020 G DAL5 = 000040 G	1697# 1695# 1693#	6334 6880	6880 7247	11986 13511	12591								
DAL6 = 000100 G DAL7 = 000200 G DAL8 = 000400 G	1692# 1691# 1690#	12337 3687	12443 3718	12478 6362	12591 6486	6556	6669	6710	6741	12813	12901	13097	
DAL9 = 001000 G DDRRG 002735 G	1689# 1936# 9843	11896 4526	4550	4629	4653	4736	4821	5051	5136	5327	5803	7546	8257
DR1 = 000002 G DR10= 002000 G DR11= 004000 G DR12= 010000 G DR13= 020000 G DR14= 040000 G DR15= 100000 G DR2 = 000004 G DR3 = 000010 G DR4 = 000020 G DR5 = 000040 G DR7 = 000200 G DR7 = 000200 G DR8 = 000000 G DR8 = 000000 G DR9 = 001000 G DR9 = 001000 G DR9 = 000000 G	1803# 1794# 1793# 1792# 1791# 1790# 1802# 1800# 1800# 1799# 1796# 1795# 1632# 1363	4826											
DDR4 = 000020 G DDR5 = 000040 G DDR6 = 000100 G DDR7 = 000200 G DDR8 = 000400 G DDR9 = 001000 G DR = 000020 G DR = 000001 G ITO = 000001 G ITO1 = 000001 G ITO2 = 000004 G ITO3 = 000010 G ITO4 = 000020 G ITO5 = 000040 G ITO6 = 000100 G ITO7 = 000200 G ITO8 = 000400 G ITO8 = 000400 G ITO9 = 001000 G	1632# 1363 1605# 1594# 1593# 1599# 1589# 1588# 1586# 1588# 1588# 1588# 1588# 1588# 1588# 1588# 1588# 1588#	1671 1605 1604 1603 1602 1601 1600 1599 1598 1597	1700	1721	1747	1769	1782	1804					
ITO9 = 001000 G IT1 = 000002 G IT10 = 002000 G IT11 = 004000 G	1585# 1604# 1584#	1596 1670 1660 1659	1699 1688 1687	1720 1711 1710	1746 1732 1731 1730 1729	1768 1759 1757 1756 1755	1781 1794 1793 1792 1791	1803					

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEF CROSS	P-81 15: REFERENCE	37 PAGE	277 USER :							SEQ 0276
BIT14 = 040000 G BIT15 = 100000 G BIT2 = 000004 G BIT3 = 000010 G BIT4 = 000020 G BIT5 = 000040 G BIT6 = 000100 G BIT7 = 000200 G BIT8 = 000400 G BIT9 = 001000 G	1580# 1579# 1603# 1602# 1600# 1599# 1598# 1597# 1596#	1655 1649 1669 1668 1667 1666 1665 1664 1662 1661	1683 1682 1698 1697 1695 1693 1691 1690 1689	1707 1706 1719 1718 1717 1716 1715 1714 1713 1712	1728 1727 1743 1742 1741 1740 1739 1738 1737 1733	1754 1753 1767 1766 1765 1764 1763 1762 1761 1760	1790 1789 1780 1779 1778 1777 1776 1775 1796	1802 1801 1800 1799 1798 1797 4451	2978 9562				
BOE = 000400 G BRKRES 007772 G CLRPSM 007712 G  CTLFDL 003232 G C\$AU = 000052 C\$AUTO= 000061	1636# 3136# 3105# 7350 10402	6824 5061 7448 10726 9386 3371 3299	7028 5219 7565 11346 9456	7140 5352 7605 11427 9556	7190 5395 8277 11713	7343 5828 8938 11781	7558 6244 9017 11869	8270 6353 9207 12085	9009 6785 9279 12635	12695 6869 9342 12705	13136 7098 9597 13489	13512 7141 9869 13691	13683 7193 10146
C\$BRK = 000022 C\$BSEG= 000004 C\$BSUB= 000002 C\$CEFG= 000045 C\$CLCK= 000062 C\$CLEA= 000012	1363# 1363# 1363# 1363# 2857 3458 3856 4335 6287 12661 1363# 1363#	2392 2877 3490 3882 4376 6818 13663 13227	2436 2906 3508 3925 4423 7320	2455 2926 3543 3973 4482 7486	2518 2957 3573 4018 4533 8194	2551 2977 3590 4043 4585 8980	2623 3006 3622 4084 4636 9237	2735 3025 3640 4109 4691 9591	2755 3054 3675 4151 4776 9785	2777 3073 3707 4199 4851 10394	2797 3106 3743 4243 5001 10643	2817 3137 3792 4269 5267 11369	2837 3441 3816 4309 5741 11808
C\$CLOS= 000035 C\$CLP1= 000006	1363# 1363# 1363# 1363# 1363# 1363# 1363# 1363# 1363# 1363# 1363 1363	2417 4713 5214 5688 6158 6495 6736 7042 7337 7795 8311 8807 9272 9709 10183 10519 10810 11044 11265 11545 11844 12228 12506 12852 13091	2466 4798 5287 5761 6509 6755 7369 7825 8848 9804 10541 110824 110824 11285 11890 12242 12539 12875 13106	2497 4883 5389 5783 6233 6778 7078 7382 7872 8404 9326 10235 10235 10556 11572 11905 12553 12890 13129	2529 4898 5330 5806 6305 6549 7412 7901 8434 7901 8434 8927 9389 10579 10855 11090 11327 11599 11941 12291 12578 12910 13157	2580 4921 5346 5822 6565 6861 7118 7443 7944 8476 8999 9408 9863 10273 10601 10874 11108 11340 11614 11979 12305 12924 13181	2590 4944 5388 5862 6589 7136 6889 7136 7989 9459 9459 10662 10887 111386 1138	2603 5027 5446 5920 6371 6603 7154 8019 8541 9075 9475 9475 10683 10910 11143 11659 12011 12346 12687 12974 13261	2649 5054 5473 5953 6386 6627 6938 7182 7549 8061 8578 9104 9495 9495 10701 10933 11159 11419 11676 12375 12745 12984 13274	2660 5098 5503 5983 6400 6642 7207 7598 8110 8608 9130 9510 10013 10417 10718 10955 11172 11443 11707 12076 12402 12760 13011 13294	3116 5121 5545 6022 6429 6664 6976 7658 8136 8656 9156 9631 10436 10753 10973 11188 11458 11730 12115 12437 12775 13026 13315	3147 5139 5573 6055 6444 6678 6989 7241 7687 8214 8687 9182 9648 10076 10456 10766 10766 10766 11217 11476 11747 12146 12452 12797 13044 13330	4504 5153 5618 6084 6466 6705 7011 7256 7717 8236 8728 9201 9667 10113 10478 10782 11009 11235 11490 11775 12174 12473 12822 13054 13371

ARAMETER CODING VCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SE CROSS	P-81 15:	37 PAGE	278 USER	SYMBOLS						SEQ 027
\$CVEC= 000036 \$DCLN= 000044 \$DODU= 000051	13386 13748 1363# 1363# 1363#	13399 13772 2428	13412 13793 2508	13432 13815 2593	13452 13849 2663	13502 13194	13548 13348	13562 13361	13603 13580	13617 13593	13677	13709	13728
\$DRPT = 000024 \$DU = 000053 \$EDIT = 000003 \$ERDF = 000055	1363# 1363# 1363# 1363# 1363# 29627 39446 29517 39446 29517 39446 29517 39446 5389 4915 9739 104947 11030 11468 11363# 1	3348 1425 2412 2653 3587 3499 4934 53817 6566 7117 7899 10214 10792 11018 1124	2422 2668 3011 3581 4033 4524 45383 6578 6578 6578 6578 6578 6578 6578 6578	2442 27431 3598 4598 4598 4598 4598 4598 4598 4598 4	2461 2760 3059 3631 4602 50468 6337 7523 8036 6937 7523 8036 9470 9858 10574 11261	2492 2782 3079 3649 4627 5093 5496 5997 6638 77546 8573 9090 9878 10294 10596 11085 11322 11596 12573 12975 13152 13152 13152 13152 13152 13152	2502 2802 3111 3679 41651 55116 55116 55116 55116 66571 7595 8103 910613 10869 11103 11809 11974 12595 12919 13175 13468 13810	2524 2822 3121 3711 4708 5134 55050 6439 6673 6783 6783 6783 6783 6783 6783 6783	2542 2842 3143 3753 42734 5613 6079 6461 6700 67051 7682 9177 8209 9177 9626 10358 10454 11400 11654 12341 12682 13256 13256 13256 13353 13857	2575 2862 3152 3807 4279 4793 5184 5660 6113 6475 7712 8231 8723 9196 10412 10696 10928 11154 11414 11671 12038 12370 12739 13269 13557	2585 2882 3449 3826 4325 4819 5683 6490 6731 70285 8255 8270 9249 9662 10071 10431 10713 10950 11167 11438 117071 12397 12755 13066 13289 13598	2598 2911 3466 3872 4345 4878 5282 5756 6202 6504 6745 7790 8306 8802 9267 9685 10108 10451 10748 11968 11183 11725 12110 12432 12769 13021 13310 13612	2614 2932 3499 3893 4389 4893 5304 5778 6227 6518 6773 7073 7364 7820 8364 8843 9290 9704 10127 10473 10761 10988 11212 11471 11742 12141 12147 12791 13039 13325 13626
\$ERSF = 000054 \$ERSO = 000057 \$ESCA = 000010 \$ESEG = 000005	1363# 1363# 1363# 2868 3472 3878 4351 6789 13198	2431 2888 3505 3899 4395 7291 13863 13474	2448 2917 3523 3945 4449 7452	2511 2938 3553 3993 4530 8145	2548 2968 3587 4039 4554 8942	2620 2989 3604 4059 4633 9211	2674 3017 3637 4105 4657 9560	2746 3037 3655 4125 4740 9745	2766 3065 3685 4171 4825 10359	2788 3085 3717 4219 4967 10619	2808 3127 3759 4265 5222 11350	2828 3158 3813 4285 5696 11785	2848 3455 3832 4331 6248 12639
\$ESUB= 000003 \$ETST= 000001	1363# 1363# 3998 4983	13474 3426 4063 5238	13632 3475 4129 5712	3526 4177 6264	3559 4224 6792	3607 4289 7294	3658 4355 7455	3691 4400 8162	3722 4455 8960	3772 4557 9214	3835 4660 9567	3903 4745 9761	3951 4830 10375

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SE CROSS	P-81 15 REFERENCI	:37 PAGE	E 279	6 SYMBOLS						SEQ 0278
C\$EXIT= 000032 C\$GETB= 000026 C\$GETW= 000027	10628 1363# 1363# 1363#	11353 3275	11788 3319	12642	13201	13636	13909						
C\$GMAN= 000043 C\$GPHR= 000042 C\$GPLO= 000030 C\$GPRI= 000040	1363# 1363# 1363# 1363#	3252											
C\$INIT= 000011 C\$INLP= 000020 C\$MANI= 000050	1363# 1363# 1363#	3283											
C\$MEM = 000031 C\$MSG = 000323	1363#	2145	2154	2163	2172	2181	2193	2205	2217	2229			
C\$OPEN= 000034 C\$PNTB= 000014 C\$PNTF= 000017 C\$PNTS= 000016	1363# 1363# 1363# 1363#	2189	2201	2213	2225	2237							
C\$PNTX= 000015 C\$QIO = 000377 C\$RDBU= 000007	1363# 1363# 1363#	2260	2269	2279	2287	2297	2306	2316	2324				
C\$REFG= 000047 C\$RESE= 000033 C\$REVI= 000003	1363# 1363# 1363#	3216 3230 1424	3221 13335	13567	3240	3246							
C\$RFLA= 000021 C\$RPT = 000025	1363#	3187											
C\$SEFG= 000046 C\$SPRI= 000041	1363#	3271	3312	12668	12726	12804	12860	12935	12959	12996	13062	13143	13165
C\$SVEC= 000037	13187 1363#	2398 1	2482	2567	2635	3236	12716	13341	13573				
C\$TPRI = 000013 DFPTBL 002260 G DIAGMC = 000000 EDBRK = 000020 G EF.CON = 000036 G EF.NEW = 000035 G EF.PWR = 000037 G EF.RES = 000037 G EF.STA = 000040 G EMSGRO 004156 G EMSGRO 004266 G EMSGR4 004236 G EMSGR6 004266 G EMSGR6 004266 G ENSGR6 002276 G ERRBLK 002276 G ERRBLK 002276 G ERRBLK 002274 G	1363# 1534# 1363 1676# 1612# 1613# 1614# 1611# 2063# 2067# 2067# 1930#	3245 3239 3225 3220 3215 2141 2150 2168 4445	2177 9317	9405	10453	10496	10680	11140	11169	13725			
ERRTYP 002270 G EVL = 000004 G E\$END = 002100 E\$LOAD= 000035 FDALEI 003722 G FDALEO 003666 G FDALRG 002653 G FDALO = 000001 G	1819# 1818# 1817# 1816# 1630# 1363# 2026# 2021# 1926# 1782# 1781#	1448 10538 10516 4261 4420 11134	10598 4281 10674 11163	4327 11134	4347 13719	4391	13312	13470					
FDAL1 = 000002 G FDAL2 = 000004 G	1780#	10621	11103										

-	PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SE CROSS	P-81 15 REFERENC	:37 PAG E TABLE	E 280 USER	6 SYMBOLS						SEQ
	FDAL3 = 000010 G FDAL4 = 000020 G FDAL5 = 000040 G FDAL6 = 000100 G FDAL7 = 000200 G FEODAL 003147 G FJAADR 003501 G FJADRG 002766 G FJAEID 003446 G FJATDL 003536 G FJSTAD 004060 G	1779# 1778# 1777# 1776# 1775# 1962# 2001# 1941# 1996# 2006# 2042#	5615 10129 5118 10110 10203 13812	6155 5209 10270	7941 13846 10355	8058	8725	8845	10073					
	FRMTRO 004366 G FRMTR2 004437 G F\$AU = 000015 F\$AUTO= 000020 F\$BGN = 000040	2006# 2006# 2006# 2083# 2083# 1363#	2284 3359 3294 1370 2436 2877 3175 3380 3558 3707 3919 4128 4335 4585 5001 7293 10643	2303 2321 3370 3298 1563 2455 2906 3181 3569 3721 3925 4145 4636 5237 7316 9237 11352 13481	1568 2518 2926 3197 3425 3573 3737 3950 4151 4370 4659 5261 7320 9566 11365 13631	2139 2551 2957 3213 3437 3590 3743 3967 4176 4376 4686 5267 7454 9585 11369 13635	2148 2623 2977 3275 3441 3606 3771 3973 4193 4399 4691 5711 7480 9591 11787 13654	2157 2720 3006 3294 3458 3618 3788 3797 4199 4418 4744 5735 7486 9760 11805 13663	2166 2735 3025 3309 3474 3622 3792 4014 4223 4771 5741 8161 9779 11808 13908	2175 2755 3054 3319 3486 3816 4018 4239 4454 4776 6263 8188 9785 12641 13912	2184 2777 3073 3336 3490 3657 3834 4043 4243 4478 4829 6283 8194 10374 12657 13918	2196 2797 3106 3342 3508 3669 3852 4062 4269 4482 4845 6287 8959 10389 12661 13929	2208 2817 3137 3359 3525 3675 3856 4080 4288 4533 4851 6791 8976 10394 13200 13989	2220 2837 3163 3365 3537 3690 3882 4084 4305 4556 4982 6815 8980 10627 13216 14011
	F\$CLEA= 000007 F\$DU = 000016 F\$END = 000041	14015 1363# 1363# 1363# 2432 2869 3168 33527 3657 3773 3950 4286 4486 4486 4686 5221 8163 13200 13208 1363# 1363#	14016 3309 3336 1370 2449 2889 3148 3559 3418 3559 3788 4288 44741 5279 8188 44741 5279 8188 9746 113202 13929 1532	14023 3326 33347 1563 2518 31825 2918 31825 31825 31825 31825 31825 31825 4454 4744 5235 6815 4744 5235 13960 113960 11542	14025 1568 2549 2939 3275 3427 3558 3686 3833 3944 4145 4305 4478 4746 5261 7292 8959 9762 11365 13226 13918	2146 2621 2969 3284 3437 3560 3834 4172 4331 4771 5697 7293 8961 9779 11786 13473 13962	2155 2675 2990 33456 35692 3836 35692 3836 4176 4355 4826 5711 7295 8976 10360 11787 13475 13998	2164 2728 3018 3319 3473 3588 3701 3852 4014 4178 4354 4556 4829 5713 7316 9212 10374 11789 13481 14011	2173 2747 3038 3328 3474 3605 3718 3879 4040 4193 4356 4558 4831 5735 7453 9213 10376 11805 13631 14015	2182 2767 3066 33476 3606 3721 3900 4220 4370 4581 4845 6249 7454 9215 10389 12640 13633 14016	2194 2789 3086 3349 3486 3608 3702 4062 4233 4396 4634 4968 6263 7456 9232 10620 12641 13635 14023	2206 2809 3128 3363 3506 3618 3737 3904 4064 4225 4399 4658 4982 6265 7480 9561 10627 12643 13637 14025	2218 2829 3159 3372 3524 3638 3760 3919 4080 4239 4401 4659 4984 6283 8146 9566 10629 12657 13654	2230 2849 3163 3374 3525 3656 3771 3946 4106 4266 4418 4661 4995 6790 8161 9568 10640 13199 13864

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 :	30(1046)	16-SEP CROSS R	-81 15:	37 PAGE	281 - USER S							SEQ 0280
F\$INIT= 000006 F\$JMP = 000050 F\$MOD = 000000 F\$MSG = 000011 F\$PROT= 000021 F\$PWR = 000017	1363# 1363# 1363# 1363# 2196 1363# 1363#	3213 3179 1370 2139 2204 3197	3282 3275 1563 2144 2208 3204	3319 1568 2148 2216	3340 3163 2153 2220	3363 3168 2157 2228	3374 2162	3380 2166	13912 2171	13918 2175	14011 2180	2184	2192
F\$RPT = 000012 F\$SEG = 000003	1363# 1363# 2735 2867 3025 3471 3640 3877 4109 4350 4691 6788 9591 13197	3175 2392 2745 2877 3036 3490 3654 3882 4124 4376 4739 6818 9744	3186 2430 2755 2887 3054 3504 3675 3898 4151 4376 7290 9785 13862	2436 2765 2906 3064 3508 3684 3925 4170 4423 4824 7320 10358	2447 2777 2916 3073 3522 3707 3944 4199 4448 4851 7451 10394	2455 2787 2926 3084 3543 3716 3973 4218 4482 4966 7486 10618	2510 2797 2937 3106 3552 3743 3992 4243 4529 5001 8144 10643	2518 2807 2957 3126 3573 3758 4018 4264 4533 5221 8194 11349	2547 2817 2967 3137 3586 3792 4038 4269 4553 5267 8941 11369	2551 2827 2977 3157 3590 3812 4043 4284 4585 5695 8980 11784	2619 2837 2988 3441 3603 3816 4058 4309 4632 5741 9210 11808	2623 2847 3006 3454 3622 3831 4084 4330 4636 6247 9237 12638	2673 2857 3016 3458 3636 3856 4104 4335 4656 6287 9559 12661
F\$SOFT= 000005 F\$SRV = 000010 F\$SUB = 000002 F\$SW = 000014	1363# 1363# 1363# 1363#	13663 13989 2720 13227 1554	13996 2724 13473 1560	13482	13631	7.47	25.05						
F\$TEST= 000001  GDALRG 002406 G	1363# 3670 3997 4371 4982 7481 10627 1885# 2884 6986	3419 3690 4015 4399 4996 8161 10641 2414 3451 7008 12971	3425 3702 4062 4419 5237 8189 11352 2444 3468 7039 12981	3438 3721 4081 4454 5262 8959 11366 2463 3501 7075 13023	3474 3738 4128 4479 5711 8977 11787 2526 3519 7115 13041	3487 3771 4146 4556 5736 9213 11806 2616 3549 7151 13051	3525 3789 4176 4582 6263 9233 12641 2742 6383 7179 13088	3538 3834 4194 4659 6284 9566 12658 2762 6426 7204 13154	3558 3853 4223 4687 6791 9586 13200 2784 6463 7224 13327	3570 3902 4240 4744 6816 9760 13217 2804 6506 7272 13368	3606 3920 4288 4772 7293 9780 13635 2824 6577 12757 13383	3619 3950 4306 4829 7317 10374 13655 2844 6624 12834 13559	3657 3968 4354 4846 7454 10390 13908 2864 6935 12887 13600
GDAL 0 = 000001 G GDAL 1 = 000002 G GDAL 10= 002000 G GDAL 11= 004000 G GDAL 12= 010000 G GDAL 13= 020000 G	12921 13628 1671# 1670# 1660# 1659# 1657# 1656#	2457 2457	2736 2736	2778 2818	2818 2838	2858 2878	13320 13320	13321 13321	13327	13300	13363	13337	13000
GDAL 14 = 040000 G GDAL 15 = 100000 G GDAL 2 = 000004 G GDAL 3 = 000010 G GDAL 4 = 000020 G	1655# 1649# 1669# 1668# 1667#	2437 2520 12751 1676	3268 2756 12965	13321 2818 12975	2858 13035	2878 13045	13320 13082	13321 13148					
GDAL5 = 000040 G GDAL6 = 000100 G GDAL7 = 000200 G GDAL8 = 000400 G GDAL9 = 001000 G G\$CNIO= 000200 G\$DELM= 000372 G\$DISP= 000003	1666# 1665# 1664# 1662# 1661# 1363# 1363#	1675 1674 1673	13553										

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP CROSS R	-81 15:	37 PAGE	282 - USER S							SEQ
G\$EXCP= 000400 G\$HILI= 000002 G\$LOLI= 000001 G\$NO = 000000 G\$OFFS= 000400 G\$OFSI= 000576 G\$PRMA= 000001 G\$PRMD= 000002 G\$PRML= 000000 G\$RADA= 000140 G\$RADB= 000000	1363# 1363# 1363# 1363# 1363# 1363# 1363# 1363#	13941 13941 13941 13951	13946 13946 13946	13951 13951									
G\$RADD= 000040 G\$RADL= 000120 G\$RADO= 000020	1363# 1363# 1363#	13941	13946	13951									
G\$XFER= 000004 G\$YES = 000010 HDALRG 002605 G	1363# 1363# 1918# 3895 7366 10750 11611	13941 2494 3941 7525 10838 11744	13946 2913 3989 8233 10871 11823	13951 2934 4501 9036 11006 12239	2964 4604 9269 11073 12302	2985 4710 9823 11105 12503	3013 4795 10232 11232 12550	3033 4941 10330 11262 12684	3061 5024 10433 11337 13291	3081 5306 10475 11402 13429	3809 5780 10576 11440 13706	3828 6321 10615 11473	3874 6858 10698 11569
HDAL0 = 000001 G HDAL1 = 000002 G HDAL10= 002000 G HDAL11= 004000 G HDAL12= 010000 G HDAL13= 020000 G	1747# 1746# 1732# 1731# 1730# 1729#	10226 2907 2958 8857	2928 2979	5996 5512	8447 5628	10744 5996	10919 6168	10978 7727	11199 7835	7953	8070	8447	8617
HDAL14= 040000 G HDAL15= 100000 G HDAL2 = 000004 G	8737 1728# 1727# 1743# 5425 7835 9524 10692 11817	3007 2484 5512 7953 9610 10744	3027 2907 5628 8070 9721 10978	10155 10155 2927 5774 8227 9817 11199	10744 10569 2958 5895 8344 9921 11331	3007 5996 8447 10089 11396	3026 6168 8617 10155 11434	3055 6315 8737 10214 11467	3074 6852 8857 10323 11563	5018 7360 9030 10427 11605	5077 7519 9263 10469 11644	5175 7635 9335 10569 11691	5300 7727 9420 10609 11738
HDAL3 = 000010 G HDAL4 = 000020 G HDAL5 = 000040 G HDAL6 = 000100 G	1742# 1741# 1740#	12678 10569 10744 10226	10744 10864 10323 10323	10832 10896 10324 10469	10865 10978 11067 10569	10978 11000 11226 11099	11256 11226	11467 11256	11563 11434	11605 11563	11644 12233	11691 12296	12497
HDAL7 = 000200 G HDAL8 = 000400 G HDAL9 = 001000 G	12544 1738# 1737# 1733# 5895 8737 1361#	3055 3947 4495	3075 3994 4598 6168	9721 4704 7519	10214 4789 7635	5018 7727	5077 7835	5175 7953	5300 8070	5425 8227	5512 8344	5628 8447	5774
HELP = 000000	3177	3182	9817 1378 2338 3205 3421	9921 1466 2344 3273 3422	1522 2347 3278 13911	1540 2357 3296 13914#	1558 2360 3317 13257	1563# 2368 3322 13977	1566 2377 3338 13992	1574 2381 3343 14000	1813 2389 3361 14004	1867 2390 3366 14013	8617 2055 3164# 3376#
HOE = 100000 G IBE = 010000 G IDDEV 002310 G IDTYPE 002316 G	3415 1643# 1640# 1833# 1633#		2456 3268*	2519 13319	3266*	3267*	3313	13344	13362	13376	13576	13594	
IDU = 000040 G IEODAL 003034 G	1633# 1948#	5498	5978	7714	7822	8431	8605						

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEF	P-81 15: REFERENCE	37 PAGE	283 - USER S	YMBOLS						SEQ 0282
IER = 020000 G INITTE 005510 G INTSRV 006724 G ISR = 000100 G	1641# 2391# 3968 4846 10390 2720# 1634#	3419 4015 4996 10641 12713	3438 4081 5262 11366	3487 4146 5736 11806	3538 4194 6284 12658	3570 4240 6816 13218	3619 4306 7317 13656	3670 4371 7481	3702 4419 8189	3738 4479 8977	3789 4582 9233	3853 4687 9586	3920 4772 9780
INTSRV 006724 G ISR = 000100 G IXE = 004000 G I\$AU = 000041 I\$AUTO= 000041 I\$CLN = 000041 I\$HRD = 000041	1634# 1639# 1363# 1363# 1363# 1363# 1363# 1363#	3359# 3294# 3309# 3336# 13962#	3372# 3300* 3319 3349#	3328#									
I\$MOD = 000041 I\$MSG = 000041	2196#	3213# 1370# 2139# 2206# 3197#	3275 1563# 2146# 2208#	3284# 1568# 2148# 2218#	3163# 2155# 2220#	3168# 2157# 2230#	3374# 2164#	3380# 2166#	13912# 2173#	13918# 2175#	14011# 2182#	2184#	2194#
I\$PROT= 000040 I\$PTAB= 000041 I\$PWR = 000041 I\$RPT = 000041	1363# 1363# 1363# 1363#	14016# 3175#	14023# 3188#										
I\$SEG = 000041	1363# 1363# 1363# 1363# 2869# 3025# 3456# 3588# 3718# 3900# 4084# 4269# 4478 4771 5741# 8146# 9779 11808#	2392# 2747# 2877# 3038# 3458# 3590# 3737 3919 4106# 4286# 4482# 4776# 6249# 8188 9785# 12640# 14015# 13998#	2432# 2755# 2889# 3054# 3605# 3743# 3605# 4109# 4305 4531# 4826# 6283 8194# 10360# 12657 14016	2436# 2767# 2906# 3066# 3486 3618 3760# 4126# 4309# 4533# 4845 6287# 8943# 10389 12661# 14025#	2449# 2777# 2918# 3073# 3490# 3622# 3788 3967 4145 4332# 4555# 4851# 6790# 8976 10394# 13199#	2455# 2789# 2926# 3086# 3506# 3638# 3792# 3973# 4151# 4335# 4581 4968# 6815 8980# 10620# 13216	2512# 2797# 2939# 3106# 3508# 3640# 3814# 3994# 4172# 4352# 4585# 4995 6818# 9212# 10640 13226	2518# 2809# 2957# 3128# 3524# 3656# 3816# 4014 4193 4370 4634# 5001# 7292# 9232 10643# 13481	2549# 2817# 2969# 3137# 3537 3669 3833# 4018# 4199# 4376# 4636# 5223# 7316 9237# 11351# 13654	2551# 2829# 2977# 3159# 3543# 3675# 3852 4040# 4220# 4396# 4658# 5261 7320# 9561# 11365 13663#	2621# 2837# 2990# 3418 3554# 3686# 4043# 4239 4418 4686 5267# 7453# 9585 11369# 13864#	2623# 2849# 3006# 3437 3569 3701 3879# 4060# 4243# 4423# 4691# 5697# 7480 9591# 11786#	2675# 2857# 3018# 3441# 3573# 3707# 3882# 4080 4266# 4450# 4741# 5735 7486# 9746# 11805
I\$SETU= 000041 I\$SFT = 000041 I\$SRV = 000041 I\$SUB = 000041	13989# 1363# 1363# 3967 4845	3418 4014 4995		3486 4145 5735	3537 4193 6283 12657 3437#	3569 4239 6815	3618 4305 7316	3669 4370 7480	3701 4418 8188	3737 4478 8976	3788 4581 9232	3852 4686 9585	3919 4771 9779
I\$TST = 000041	10389 1363# 3559# 3771# 3999#	10640	11365 3425# 3608# 3788# 4062#	11805 3427# 3618# 3834#	12657 3437# 3657# 3836# 4080# 4354#	3569 4239 6815 13216 3474# 3659# 3852# 4128# 4356#	3618 4305 7316 13226# 3476# 3669# 3902# 4130# 4370# 4744#	13473# 3486# 3690# 3904# 4145#	8188 13475# 3525# 3692# 3919# 4176# 4401# 4771#	3737 4478 8976 13481# 3527# 3701# 3950# 4178# 4418#	9232 13631# 3537# 3721# 3952# 4193# 4454#	3852 4686 9585 13633# 3558# 3723# 3967# 4223# 4456# 4845# 6791#	13654 3560# 3737# 3997#
	9779 11808# 1363# 1363# 1363# 1363# 3967 4845 10389 1363# 3559# 4239# 4239# 4239# 4556# 4984# 6815# 10629# 13216# 1363#	3606# 3773# 4014# 4288# 4558# 4995# 7293# 9215# 10640# 13226 3179	2728# 3437 4080 5261 11365 3425# 3608# 4062# 4290# 4581# 5237# 7295# 9232# 11352# 13481	4064# 4305# 4659# 5239# 7316# 9566# 113635# 3363	4354# 4661# 5261# 7454# 9568# 11365# 13637#	4356# 4686# 5711# 7456# 9585# 11787# 13654#	4370# 4744# 5713# 7480# 9760# 11789# 13908#	7480 13473# 3486# 3690# 4145# 4399# 4746# 5735# 8161# 9762# 11805# 13910#	4401# 4771# 6263# 8163# 9779# 12641#	4418# 4829# 6265# 8188# 10374# 12643#	4454# 4831# 6283# 8959# 10376# 12657#	4456# 4845# 6791# 8961# 10389# 13200#	4225# 4478# 4982# 6793# 8976# 10627# 13202#

PARAMETER CO	DDING 10-SEP-81	MACY11 11:41	30(1046)	16-SE CROSS	EP-81 15: REFERENCE	37 PAG TABLE	M E 284 USER	6 SYMBOLS					
LDRDRO 0065	554 G	2458 3463	2521	2611	2684#	2737	2757	2779	2799 13036 3646	2819	2839 13083 3708	2859 13149 4890	2879
LDRDR2 0066	614 G	2595 6335 10305 12592	2694# 6363 10409	2611 3514 3139 6487 10548 12902	2684# 3544 3149 6557 10710 13098 3118	2737 12752 3578 6670 10774 13233 3750 13494 2959	2757 12966 3595 6711 10802	2779 12976 3628 6742 11411	11836	13046 3676 7248 11897	3708 9287 11987	4890 9467 12338	2879 13363 5338 9623 12444
LDRDR4 0066	640 G	2665	2702#	5108	3118	3750	13669 6515	13764 6541	13854 6895	7233	7282	7374	9502
LDRDR6 0066	572 G	2539 3890 4386 4936 6853 9312 10610 11227 11818 2439 2703#	2521 3496 2694# 6363 10409 12814 2702# 11537 2711# 3936 4440 5019 7329 9400 10654 11257 12234	11547 2908 3984 4496 5046 7361	13266 2929 4030 4521 5131 7498	2959 4050 4545 5279 7520	2980 4096 4599 5301 7541	3008 4116 4624 5322 8206 9838	3028 4162 4648 5753 8228 10227 10965	3056 4210 4705 5775 8252 10325 11001	3076 4256 4731 5798 8991	3804 4276 4790 6297 9031	3823 4322 4816 6316 9246
LDRDOR 0065	562 G	9312 10610 11227 11818	9400 10654 11257 12234	9487 10675 11332 12297 13322	9640 10693 11378 12498	9796 10745 11397 12545	9818 10833 11435 12679	9838 10866 11468 13253	10227 10965 11564 13286	10325 11001 11606 13307	8991 10428 11068 11623 13701	10448 11100 11668 13720	10470 11135 11722 13740
	646 G	2703# 12003	2685# 5145	5438	5854	5912	6728	7404	7650	8303	8361	9936	11277
L\$ACP 0021 L\$APT 0020 L\$AU 0103 L\$AUT 0020 L\$AUT 0020 L\$AUT 0102 L\$CCP 0021 L\$CCP 0020 L\$DEPO 0020 L\$DESC 0023 L\$DESP 0020 L\$DESP 0020 L\$DISP 0021 L\$DISP 0021 L\$DIP 0020 L\$DIP 0020 L\$DIP 0020	010 G 110 G 036 G 070 G 070 G 070 G 080 G 080 G 080 G 080 G 080 G 080 G 080 G	1642# 1631# 1455# 1455# 1456 1453# 1456 1454 1441# 1411# 1411# 3336#	3294# 3309# 1871# 1475#										
L\$DVTY 0023 L\$EF 0020 L\$ERVI 0020 L\$ERRT 0022 L\$ETP 0021 L\$EXP1 0020 L\$EXP4 0020 L\$EXP5 0020 L\$HARD 0364 L\$HIME 0021 L\$HPCP 0020 L\$HPCP 0020 L\$HW 0022	072 G 072 G 052 G 070 G	1432 1426# 1419# 1815# 1449# 1435# 1437# 1398 1463# 1397#	13929	139304									
LPINII 0100	104 G 1066 G 1026 G	1402 1451# 1452 1405#	3213#	1755									

SEQ 0283

PARAMETER COD	ING 10-SEP-81	MACY11	30(1046)	16-SEF	P-81 15:	37 PAGE	287 287	7						
MSGTMO 00447 MSGTM2 00454 MSGTM4 00462 MSGTM6 00467 MSG1 03647 MSG2 03651 MSG3 03653 MTOTMR 00333 NOINT 00246 NOPSM 00377 ONEFIL= 00000	3737621573	2095# 2103# 2111# 2119# 13942 13947 13952 1983# 1894# 2033#	2186 2198 2210 2222 13967# 13969# 13972# 9741 12872 13790 1359	13008 1361#	1364	1563#	1565	3164#	3166	3375	3376#	3378	13913	SEQ
O\$APTS= 00000 O\$AU = 00000 O\$BGNR= 00000 O\$BGNS= 00000 O\$DU = 00000 O\$ERRT= 00000 O\$GNSW= 00000 O\$POIN= 00000 O\$SETU= 00000 PNT = 00100	0 0 0 0 0 0 1 1	1363# 1363# 1363# 1363# 1363# 1363# 1363# 1363# 1638# 1626# 1625#	1407 1439 1433 1399 1441 1449 1403 1377#	1465 1393	14007									
PRI = 00200 PRI00 = 00000 PRI01 = 00004 PRI02 = 00010 PRI03 = 00014 PRI04 = 00020 PRI05 = 00024 PRI06 = 00030 PRI07 = 00034	00 G G G G G G	1624# 1623# 1622# 1621# 1620# 1418	1619#	12859 2394 13337	12934	12995	13061	13164 2726	3270	3311	12667	12712	12803	12958
PRNTBS 00516 PRNTR0 00523 PRNTR2 00530 PRNTR4 00536 PRNTR6 00543 PR026R 00521 PR06R 00520 READRO 00657	0 G 6 G 6 G 6 G 7 G	13142 2140 2142 2151 2160 2244 2178 2169 2686# 7146 2695# 2704#	13186 2149 2243 2250 2293# 2251 2249# 2243# 6378 7174	2158 2249 2275# 2312#	13569 2167 2256#	2176	2233#	4410	4070	4001				
READR2 00662 READR4 00665	2 G	7146 2695# 2704# 6110 7015 8102 9067 10847 11209 12035 12465 2712# 8426 10124 1825# 2075#	7174 13391 5090 6199 7047 8128 9096 10879 11242 12068 12531 4913	6421 7199 5181 6224 7082 8396 9122 10902 11319 12107 12570 4958 8720 10265 2407	5380 6392 7125 8468 9148 10925 11450 12138 12622 5113	5465 6436 7435 8502 9174 10947 11482 12166	5537 6472 7590 8533 9193 10985 11520 12192 13540	6619 12916 5565 6595 7679 8570 9972 11015 11591 12220	5657 6634 7755 8648 10005 11036 11651 12258	5680 6656 7787 8679 10033 11054 11699 12283	7003 13623 5945 6697 7864 8767 10242 11082 11767 12321	7034 6014 6770 7893 8799 10758 11115 11882 12367	7070 6047 6945 7981 8891 10789 11151 11933 12394	7110 6076 6968 8011 8919 10816 11180 11971 12429
READR6 006700 REGOEQ 002300 REGOEQ 004310	0 6	2712# 8426 10124 1825# 2075#	4913 8599 10198 2406* 2257	4958 8720 10265 2407	5113 8840 10291 2685*	10947 11482 12166 13404 5204 9381 10350 2686	5493 9451 10491 2721	12220 13609 5610 9551 10511 3256	5973 9659 10533 3313*	6150 9682 10593 6611	7709 9701 13424 13343	7816 9736 13444 13575	7936 10068 13465	8053 10105 13807

PARAMET CVCDCA.	ER CODING P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP CROSS R	-81 15:	37 PAGE	D 7 288 - USER S	YMBOLS						SEQ O	-
REG2 REG2EQ REG4	002302 G 004330 G	1826# 2077# 1827#	2570* 2276 2639*	2571 2640	2694* 2703*	2695 2704	3315* 13781								
REG4EQ REG6	002304 G 004342 G 002306 G	2070#	2294 2486*	2487	2711*	2712	5373*	5845*	7583*	8294*	9370*	9444*	13829*	13838	
REG6EQ ROBAD ROEROR	004354 G 002326 G 004754 G	1828# 2081# 1838# 2139# 2885 6987 12794 13075	2570* 2276 2639* 2294 2486* 2313 2263 2415 3452 7009 12835 13089	2407* 2445 3469 7040 12849 13126	2408* 2464 3502 7076 12873 13155	2409 2527 3520 7116 12888 13178	2686* 2617 3550 7152 12922 13328	2687* 2743 6384 7180 12950 13369	2688 2763 6427 7205 12972	2721* 2785 6464 7225 12982 13560	12882 2805 6507 7273 13009	13018 2825 6578 12742 13024	2845 6625 12758 13042	2865 6936 12772 13052	
ROGOOD	002322 G	1836# 7145*	2264 7173*	2405* 7198*	2409 12828*	2438* 12882	2684* 12915*	2688 13018	13384 6377* 13119*	6500* 13137*	13601 6618* 13319*	13629 6929* 13320*	7033* 13376*	7109* 13377	
ROLOAD	002320 G 002324 G	13553* 1835# 2736* 3554*	2265	2404* 2778* 12751* 2408	2405 2798* 12965* 2609*	2406 2818* 12975* 2676*	2437* 2838* 13035* 2687	2456* 2858* 13045*	2457* 2878* 13082*	2519* 3445* 13148*	2520* 3462* 13321*	2610* 3495* 13362*	2684 3513* 13377*	2685 3540* 13594*	
ROTM ROZGER	005050 G 005034 G	3554* 1837# 2184# 2175#	2403* 2425 4919	4964	9387	9457	9557	9665	9688	9707	9742	10111	10130	10204	
R06ERR	005020 G	10271 2166# 3875 4348 4881 5781 7715 9252 10454 11007 11612	10297 2495 3896 4392 4942 5804 7823 9270 10476 11074 11629	10356 2545 3942 4446 5025 5979 7942 9318 10497 11106 11674	10539 2914 3990 4502 5052 6156 8059 9406 10517 11141 11728 13471	10599 2935 4036 4527 5119 6303 8212 9493 10577 11170	13791 2965 4056 4551 5137 6322 8234 9646 10616 11233 11824	9665 13813 2986 4102 4605 5210 6841 8258 9802 10660 11263 12240 13746	13847 3014 4122 4630 5285 6859 8432 9824 10681 11338 12303	3034 4168 4654 5307 7335 8606 9844 10699 11384 12504	3062 4216 4711 5328 7367 8726 10074 10751 11403 12551	3082 4262 4737 5499 7504 8846 10233 10839 11441 12685	3810 4282 4796 5616 7526 8997 10331 10872 11474 13259	3829 4328 4822 5759 7547 9037 10434 10971 11570 13292	
RZEROR	004770 G	2148# 5820 9861	13430 2578 6341 10311 12598	2601 6369 10415 12820 2569*	3145 6493 10554 12908	6563 10716	3584 6676 10780	3601 6717 10808 13397	3634 6748 11417 13675	3652 6887 11842	3682 7254 11903	3714 9293 11993	4896 9473 12344	5344 9629 12450	
R2LOAD R2READ	002330 G 002332 G 005072 G	2148# 5820 9861 12485 1840# 3645* 6669* 9854* 12478* 1841# 2196# 2157#	3672* 6710* 10304* 12591*	12820 2569* 3686* 6741* 10408* 12694* 2571*	12908 2570 3687 6823* 10547* 12813* 2572	13707 3155 6563 10716 13104 2572 3704* 6880* 10709* 12901* 2695*	3584 6676 10780 13239 2594* 3718* 7247* 10773* 13097* 2696	13397 2694 4889* 7342* 10801* 13135*	13675 2696 5337* 7557* 11410* 13232*	3652 6887 11842 13770 3138* 5813* 8269* 11835* 13390*	11903 13860 3148* 6334* 9008* 11896* 13511*	3577* 6362* 9286* 11986* 13668*	3594* 6486* 9466* 12337* 13763*	3627* 6556* 9622* 12443* 13853*	
R2TM R4BAD R4EROR	005072 G 002340 G 005004 G	2196# 1845# 2157# 5571 6442 7021 7793 8576 9508 10908 11283 11939 12373	2282 2588 2300 2647 5663 6478 7053 7870 8654 9881 10931 11300 11977 12400	2640* 2671 5686 6521 7088 7899 8685 9942 10953 11325 12009 12435	2641 3114 5860 6547 7131 7987 8773 9978 10991 11456 12041 12471	2704* 3124 5918 6601 7239 8017 8805 10011 11021 11488 12074 12537	2705 3756 5951 6640 7288 8108 8897 10039 11042 11526 12113 12576	5096 6020 6662 7380 8134 8925 10181 11060 11543 12144 12628	5151 6053 6703 7410 8309 9073 10248 11088 11553 12172 13272	5187 6082 6734 7441 8367 9102 10764 11121 11597 12198 13410	5386 6116 6776 7596 8402 9128 10795 11157 11657 12226 13500	5444 6205 6901 7656 8474 9154 10822 11186 11705 12264 13546	5471 6230 6951 7685 8508 9180 10853 11215 11773 12289 13615	5543 6398 6974 7761 8539 9199 10885 11248 11888 12327	

PARAMET CVCDCA	TER CODING P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	37 PAGE	289 - USER S	YMBOLS						SEQ 0288
R4GOOD R4LOAD	002336 G 002334 G	1844# 5564* 6633* 7648* 8359* 9095* 10815* 11275* 11970* 12393* 1843# 3768* 6243* 7401* 9016* 11274* 12634*	2301 5656* 6655* 7649* 8360* 9121* 10846* 11276* 12428* 2302 5060* 6352* 7402 9206* 11275 12704*	2638* 5679* 6695* 7678* 8395* 9147* 10946* 11292* 12033* 12464* 2637* 5143* 6514* 7447* 9278* 11291* 13265*	2641 5852* 6696* 7785* 8501* 9173* 10984* 11293* 12638* 12529* 2638 5218* 6540* 7564* 9501* 11292 13488*	2702* 5853* 6727* 7786* 8568* 9934* 11014* 11317* 12639 5351* 6726* 7604* 9596* 11345* 13493*	2705 5910* 6768* 7891* 8569* 9935* 11035* 11318* 12568* 2664* 5394* 6784* 7647* 9868* 11426* 13690*	5089* 5911* 6769* 7892* 8677* 9970* 11053* 11449* 12165* 12569* 2702 5435* 6868* 7648 9874* 11536*	5144* 5944* 6944* 8009* 8678* 9971* 11081* 12621* 12621* 2703 5436 6894* 8276* 9933* 11546*	5379* 6046* 6967* 8010* 8797* 10031* 11114* 11519* 12256* 13403* 3107* 5827* 7192* 8300* 9934 11712*	5436* 6108* 7124* 8101* 8798* 10032* 11150* 11698* 12257* 13539* 3117* 5851* 7232* 8301 10145* 11780*	5437* 6109* 7402* 8127* 8890* 10241* 11179* 11766* 12282* 13608* 3739* 5852 7281* 8358* 10174* 11868*	5464* 6198* 7403* 8301* 8918* 10757* 11208* 11932* 12320* 3763* 5909* 7349* 8359 10401* 12001*	5563* 6223* 7589* 8302* 9066* 10788* 11241* 11969* 12366* 3765 5910 7373* 8937* 10725* 12084*
RATM	005114 G 002342 G	2208# 1847# 2979* 3947 4275* 4704* 5130* 5797* 7519* 8837* 9681* 10197* 10489* 10865* 11331* 11817* 13700*	10896* 11377* 12233* 13719*	2484* 3026* 3994* 4341* 4789* 5202* 7635* 8227* 8857* 9721* 10226* 10509* 10919* 12296* 13738*	2486 3027* 4029* 4372* 4815* 5278* 5278* 7707* 8251* 8990* 9735* 10264* 10531* 10964* 11434* 12497* 13739*	2489 3055* 4049* 4396* 4862* 5300* 6149* 7727* 8344* 9030* 9450* 10569* 10569* 11467* 12544* 13806*	2538* 3074* 4095* 4420* 4874* 5321* 6168* 7814* 9245* 9486* 9817* 10591* 11563* 12678* 13835*	2711 3075* 4115* 4451* 4912* 5425* 6296* 7835* 8447* 9263* 9837* 10609* 11067* 11605* 13252*	2714 3803* 4148* 4495* 4935* 5492* 6315* 7932* 8597* 9310* 9921* 10347* 11622* 13285*	2907* 3822* 4172* 4520* 4957* 5512* 6834* 7934* 8617* 9311* 9549* 10067* 11134* 11644* 13306*	2927* 3868* 4173 4544* 5018* 5609* 6852* 7953* 8716* 9335* 9550* 10089* 10427* 10692* 11163* 11667* 13423*	2928* 3889* 4196* 4598* 5045* 5628* 7328* 8049* 8718* 9610* 10104* 10744* 11199* 11691* 13443*	2958* 3922* 4220* 4623* 5077* 5752* 7360* 8050* 8737* 9639* 10123* 10447* 10832* 11226* 11721* 13464*	2978* 3946* 4255* 4647* 5112* 5774* 7496* 8051* 8836* 9380* 9658* 10155* 10469* 10864* 11256* 11738* 13533*
R6MASK R6READ	002346 G 002344 G	1849# 7935* 9786* 1848#	2485* 7954* 10349* 2319	2488 8052* 10396* 2487*	2677* 8071* 10510* 2488*	2713 8205* 10532* 2489	4254* 8425* 10570* 2712*	4320* 8448* 10592* 2713*	4373* 8598* 13228* 2714	7497* 8618* 13305* 13838*	7708* 8719* 13463* 13839	7728* 8738* 13532*	7815* 8839*	7836* 8858*
SEIDAL SELTMR	005136 G 007240 G	1848# 2220# 2876# 2856#	10349* 2319 2505 9671 9726	10094	10187	10254	10337	10523	10583					
SEODAL	007206 G 007122 G	2816# 8694	4905 8814	4948 9652	5480 10048	5580 10277	5960 10503	6125	7694	7802	7908	8026	8411	8585
SEPTBL	002270 G 007072 G	1556# 2796# 10117	4509	4612	4719	4804	5033	5125	5315	5789	7534	8242	9694	9832
SLFDAL	007154 G	2836# 13299	4248 13457	13713	4381	4428	9299	9361	9437	9542	10440	10482	10666	11127
SLF JAR SLHDAL	007040 G 006754 G	2776# 2734# 5158 7611 9324 10560	5105 3797 5292 7722 9412 10605	5195 3861 5401 7830 9514 10587	5360 3930 5508 7949 9601 10977	5836 3978 5623 8066 9713 11192	7572 4487 5766 8219 9809 11390	8284 4590 5868 8317 9889 11635	13802 4696 5988 8439 10080 11680	4781 6163 8613 10151 11734	4855 6309 8733 10210 11812	4925 6847 8853 10317 12672	5007 7354 9023 10421 13279	5066 7511 9258 10460 13417

PARAMET CVCDCA.	ER CODIN	G 0-SEP-81	MACY11 11:41	30(1046)	16-SEF	P-81 15: REFERENCE	37 PAGE	290 USER S	SYMBOLS						SEQ 0289
SLMODR	007006	G	13517 2754# 8985 13732	13695 4023 9241	4089 9479	4156 9635	4204 9790	4869 10647	5272 10959	5746 11373	6291 11618	6829 11663	7324 11717	7491 13246	8199 13437
SSBRK = SVCGBL=	000200	G	1673# 1363# 1399 1412 1426 1440 1453 1476 2139 2197 3294 14010	2403 1380 1400 1413 1427 1441 1454 1533 2140 2208 3295	6929 1381 1401 1414 1429 1442 1455 1534 2148 2209 3309	7033 1389 1402 1415 1430 1443 1456 1535 2149 2220 3310	7109 1390 1403 1416 1431 1444 1457 1555 2157 2221 3336	7145 1391 1404 1417 1432 1445 1458 1556 2158 2720 3337	7173 1392 1405 1418 1433 1446 1459 1557 2166 2721 3359	7198 1393 1406 1419 1434 1447 1460 1815 2167 3175 3360	1394 1407 1420 1435 1448 1461 1816 2175 3176 13930	1395 1408 1421 1436 1449 1462 1862 2176 3197 13931	1396 1409 1422 1437 1450 1463 1863 2184 3198 13990	1397 1410 1423 1438 1451 1464 1871 2185 3213 13991	1398 1411 1424 1439 1452 1475 1872 2196 3214 14009#
SVC INS=	000000		1363 1363 1363 1363 1363 1363 1363 1363	1394 1397 1423 1445 1445 1450 1450 1450 1450 1450 1450	1385 1398 14437 14437 14437 14460 14522 1452 145	1396 1399 1425 1446 1446 1446 1446 1450 1446 1450 1446 1450 1450 1450 1450 1450 1450 1450 1450	1384 1391 14236 14436 14	1388 1398 14437 14437 14437 14437 14513 14	1386 1392 1428 14438 14438 14438 14514 145	1380 1403 1443 1443 1443 1443 1443 1443 144	1388 14420 14420 1443 1443 1450 1450 1450 1450 1450 1450 1450 1450	1389 1405 1418 1418 1418 1418 1418 1418 1418 141	1393 1416 1422 1436 1442 1456 1489 1489 1489 1489 1516 1516 1516 1516 1516 1516 1516 151	1391 1447 1443 1446 1456 1456 1456 1456 1456 1456 1456	1392 1405 1418 1431 1444 1457 1478 1491 1504 1517 1876 22259 22306 2325 2428 2428 2428 2428 2435 2435 2564 25631 2650 2742 28631 2650 2742 2863 2863 2863 2863 2863 2863 2863 286

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11	30(1046)	16-SEP-81 15:3	37 PAGE 293	1
CVCDCA.P11 10-SEP-81	11:41		CROSS REFERENCE	TABLE USER	SYMBOLS

												25.0
8573 8687 8687 8774 88971 9157 9254 9157 9258 9157 9258 9157 9258 9157 9258 9157 9258 9157 9258 9157 9258 9157 9157 9157 9157 9157 9157 9157 9157	8574 8651 8657 8657 8657 8657 8657 8657 8657 8657	85778 867278 87778 887778 887778 887778 887778 887778 887778 887778 991717 99177 991	8573429 8673429 8673429 8773429 8773429 8773429 8773429 8773429 97735 97	8577 867253 887263 88920 9181 9181 9181 9181 9181 9181 9181 918	8578 86726 88726 88726 88726 88726 9073 91815 91	8579 867275 8889379 9913871 99271 9931871 9931871 9931871 9931871 9931871 9931871 9931871 9931871 9931871 9931871 9931871 1007271 1007	86037 8728 8897 91513 8930 91513 8930 91513 9151	8682 8729 8887 8898 8907 9152 9273 9152 9273	8683 8770 8888 8980 9153 9153 9153 9153 9153 9153 9153 9153	8606 8684 8771 8843 8900 8981 90134 9154 9154 9154 9154 9154 9154 9154 915	8607 8685 8772 8844 8922 8994 9104 9155 9252 9385 9476 9649 9743 9846 9846 9846 9846 9846 9846 9846 9846	8608 8686 8773 8845 8995 9070 9156 9293 9386 9450 9511 9662 9662 9662 9662 9662 9745 9883 9979 10110 10230 10230 10231 10231 10231 10335 10436 10477 10517 1

11.41	CHOSS HE ENE								
11245 11266 11303 11339 11340 11385 11417 11418 11455 11418 11456 11486 11487 11560 11630 11630 11631 11771 11772 11822 11885 11980 11979 11980 11979 11980 11979 11980 11979 11980 11979 11980 11979 11980 11979 11980 12074 12143 12144 12196 12143 12144 12196 12483 12484 12534 12534 12535 12484 12535 12484 12535 12484 12535 12483 12484 12537 12887 12986 12986 12986 13066 13076 13076 13104 13144 13177 13199 13076 13104 13144 13177 13199 13076 13104 13144 13177 13199 13290 13370 13370	11247 11248 11322 11332 11341 1135 11387 1140 11419 1145 11457 11488 1156 11609 1161 11632 1165 11676 1167 11773 1177 11824 11887 1193 11937 1193 12076 1207 12145 1214 12287 1238 12347 1237 12451 1245 12451 1245 12451 1245 12451 1245 12451 1245 12536 1257 12451 1245 12576 1267 1275 1267 1276 1275 12818 1287 12935 1293 12935 1293 12935 1293 12935 1293 12935 1293 12935 1293 12935 1293 12937 1293 12937 1293 12937 1293 12937 1293 12937 1293 12937 1293 12937 1293 13051 1305 13078 1307 13078 13078 13078 1	2 11283 112 11324 113 0 11351 113 0 11401 114 0 11438 114 11459 114 11570 115 11570 115 11570 115 11570 115 11570 115 11611 116 11731 117 11731 117 11731 117 11731 117 11826 118 11889 119 11939 120 12110 121 12147 121 12241 122 12371 123 12432 124 12432 124 12538 125 12432 124 12538 125 12538 125 125	11285 11326 11326 11326 11326 11326 11327 11400 11440 11472 11472 11546 11573 11613 11704 11743	11260 11286 11327 11369 11441 11573 11473 11573 11614 11786	11261 1127 11328 11370 11442 11551 11551 11551 11551 11551 11551 11551 11551 11659 11745 1	11262 11278 11375 11376 11475 11576 11576 11576 11576 11776 11778 11789 11806 11776 11789 11806 11776 11789 11806 11776 11789 11806	11263 11263 11263 11364 11376 11382 11444 11476 11553 11671 11596 11671 11708 11803 11907 12071 12174 12264 12367 12478 12551 12687 12769 12889 12981 13072 13187	11264 11300 11337 11383 11477 11528 11554 11578 11672 11748 11809 11844 11907 11844 11907 12072 12141 12265 12303 12474 12558 12688 12740 12833	11265 11338 11338 11338 11346 11459 11555 11598 11673 11770 11825 11770 11845 11978 12073 12145 12266 12344 12482 12553 12742

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	37 PAGE	295 - USER S	YMBOLS						SEQ 0294
000000	13396 13428 13468 13501 13560 13579 13612 13633 13773 13815 13861 13947 13990	13397 13429 13469 13502 13561 13580 13613 13636 13744 13788 13788 13816 13863 13948 13996	13398 13430 13470 13503 13562 13581 13614 13637 13745 13745 13789 13844 13949 13997 13997	13399 13431 13471 13543 13563 13592 13615 13663 13746 13746 13790 13845 13909	13400 13432 13472 13544 13567 13593 13616 13709 13747 13791 13846 13910 13951 14007 13482	13407 13433 13474 13545 13568 13594 13617 13672 13710 13748 13792 13847 13929 13952 14008	13408 13447 13475 13546 13569 13598 13618 13673 13749 13749 13793 13848 13930 13953 14009	13409 13448 13482 13547 13570 13599 13626 13674 13767 13767 13794 13849 13941 13954 14016	13410 13449 13483 13548 13571 13600 13627 13768 13768 13810 13850 13942 13955 14017	13411 13450 13497 13572 13572 13601 13628 13676 13769 13811 13857 13943 13956 14018	13412 13451 13498 13557 13573 13602 13629 13677 13770 13812 13858 13944 13960	13413 13452 13499 13558 13574 13603 13678 13771 13813 13859 13945 13961	13427 13453 13500 13559 13575 13604 13632 13704 13729 13772 13814 13860 13946 13989
SVCTAG= 000000	1363# 1363# 1363# 2188 2188 22765 2888 3299 34589 3499 3499 3499 3499 3499 3499 3499 34	3326 3475 3691 3834 3993 4128 4285 4448 4657 4982 6264 8144	1543 2192 2511 2787 2917 3084 3787 3604 3716 3837 4288 44659 4988 4988 8145 10628 13197 13999	13481 1560 2193 2547 2788 2788 2788 3347 3606 3777 3898 4254 4660 4621 8167 13198 13198	1561 22548 2807 2938 3126 33527 37878 4038 4171 4435 4732 6791 8162 9744	2144 2205 2808 2967 3127 3523 36723 36723 36723 4176 4237 4740 5237 4740 5237 113201 113997	2145 2216 2827 2968 3157 3525 3637 3758 3899 4177 4350 4744 5238 7290 11353 13473 1398	2153 2173 2273 2273 2273 2273 2273 2273 227	2154 2228 2674 2847 2989 3186 34552 3655 3771 3903 4219 4354 44524 5696 7293 11785 13631 14019	2162 2229 2724 2848 3016 3187 3454 3553 3657 3772 4063 4225 4356 4825 5711 7294 9210 10359 11787 13632 14023	2163 2430 2725 2867 3017 3282 3455 3558 3658 3812 3945 4104 4224 4394 4557 4829 5712 7451 10374 11788 13635	2171 2431 2745 2868 3036 3283 3471 3559 3684 3813 3950 4264 4395 4632 4632 4632 4632 10375 12638 13636	2172 2447 2746 2887 3037 3298 3472 3586 3685 3831 3951 4124 4265 4399 4633 4966 6248 7454 9214 10618 12639 13862
SVCTST= 000000	1363# 3669 3968 4370 4846 7480	3418 3670 4014 4371 4995 7481	3701 4015 4418 4996	9567 11349 13198 13961 3437 3702 4080 4419 5261 8189	3438 3737 4081 4478 5262 8976	3486 3738 4145 4479 5735 8977	3788 4146	3537 3789 4193 4582 6283 9233	3538 3852 4194 4686 6284 9585	3569 3853 4239 4687 6815 9586	3570 3919 4240 4771 6816 9779	3618 3920 4305 4772 7316 9780	3619 3967 4306 4845 7317 10389
S\$LSYM= 010000	9559 10619 12641 13863 13669 3968 4370 4846 7480 10390 1363# 2436# 2436# 3573# 3169# 4400# 4851# 7455#	10640 1543# 2455# 2906# 3327# 3590# 3835# 4129# 4423# 4983# 7486#	10641 1561# 2518# 2926# 3348# 3607# 3856# 4151# 4455# 5001# 8162#	5261 8189 11365 2145# 2551# 2957# 3371# 3622# 3882# 4177# 4482# 5238# 8194#	11350 13200 13962 3438 3737 4081 4478 5262 8976 11366 2154# 2977# 3426# 3640# 3903# 4533# 5267# 8960#	3486 3738 4145 4479 5735 8977 11805 2163# 2725# 3658# 4557# 4557# 5712# 8980#	4581 5736 9232 11806 2172# 2735# 3025# 3458# 3675# 4243# 4585# 5741# 9214#	2181# 2755# 3054# 3475# 3691# 3973# 4269# 4636# 6264# 9237#	3538 3852 4194 4686 6284 9585 12658 2193# 2777# 3023# 3707# 3998# 4289# 4660# 6287# 9567#	3569 3853 4239 4687 6815 9586 13216 2205# 2797# 3106# 3508# 4018# 4309# 4691# 6792# 9591#	9211 10374 11788 13635 14024 3570 3919 4240 4771 6816 9779 13217 2817# 3137# 3526# 3743# 4043# 4335# 4745# 6818# 9761#	3618 3920 4305 4772 7316 9780 13654 2229# 2837# 3187# 3543# 4776# 7294# 9785#	7317 10389 13655 2392# 2857# 3283# 3559# 3792# 4084# 4376# 4830# 7320# 10375#

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	37 PAGE TABLE -	296 - USER S	YMBOLS						SEQ	0295
70, 500 007/07 0	10394# 13663#	10628# 13909#	10643# 13962#	11353# 13998#	11369#	11788#	11808#	12642#	12661#	13201#	13474#	13632#	13636#	
TDLEOD 003607 G TEVECT 002312 G TOBRK = 000100 G T\$ARGC= 000003	1365# 2013# 1831# 1674# 1381# 2226 2300# 13941# 1363# 2645#	10296 3265* 2403 1382# 2234# 2307 13946#	12714 6377 1383# 2238 2313#	13193 6500 1384# 2257# 2317	6612 1385# 2261 2319#	6618 1386# 2263# 2325	12828 2186# 2270	12915 2190 2276#	13119 2198# 2280	13137 2202 2282#	2210# 2288	2214 2294#	2222# 2298	
T\$EXCP= 000000 T\$FLAG= 000050 T\$FREE= 036650	13941# 13941# 13941# 13645# 2963# 3518# 3944# 4917# 5326# 6839# 7378# 7868# 8895# 9740# 10495# 110495# 110495# 110495# 112469#	2454# 2654# 3548# 3548# 4540# 5818# 4540# 5818# 6567# 7108# 7108# 1020# 10515# 11019# 11246# 11246# 11246# 113073# 12483# 13705#	13951# 2423# 2669# 3582# 4525# 4525# 4525# 4525# 45384# 4525# 45384# 45264# 58339# 6576# 7439# 7940# 8472# 10537# 11040# 11261# 11261# 11264#	243# 2741# 3032# 4054# 4549# 5043# 5043# 5043# 5046# 6859# 7502# 7502# 7502# 10858# 11281# 11281# 11281# 11281# 11281# 11281# 11281# 11281# 11281# 11281# 11281# 11368 11368# 11368# 11368# 11368# 11368# 11368# 11368# 11368# 113	2462# 2761# 3060# 4100# 4603# 4100# 4603# 4603# 50469# 6934# 7178# 6934# 7178# 10837# 11268# 11268# 11268# 11268# 11268# 11340# 11348# 11348# 11348# 11348# 11348# 11348# 11348# 11348# 11348# 11348# 11348#	2323 2493# 2783# 3080# 4120# 4628# 5094# 5094# 5094# 5094# 5094# 6638# 6949# 7545# 10857# 11086# 11323# 11323# 11287# 12574# 12574# 12574# 13488# 13789# 13342	2503# 2803# 3112# 3680# 4166# 4652# 5117# 5541# 6018# 6425# 6660# 6972# 7594# 8106# 9126# 9126# 9126# 11104# 11336# 11610# 11975# 12596# 12596# 12596# 13176# 13469# 13811#	2525# 2823# 3122# 4214# 4709# 5135# 6051# 6674# 6985# 7654# 8652# 9152# 9152# 11138# 11382# 11382# 12626# 12948# 13237# 13498# 13845#	2543# 2843# 3143# 4260# 4735# 5614# 6701# 7007# 7683# 8683# 9178# 10009# 10354# 10906# 11139# 11401# 12683# 12970# 13544# 13858#	2576# 2863# 3153# 3808# 4280# 4794# 5185# 5661# 6476# 6715# 7713# 8232# 8724# 9197# 10413# 10697# 11415# 11672# 12740# 12740# 12740# 12740# 13558#	2586# 2883# 3450# 3827# 4326# 4820# 5208# 5684# 6154# 6732# 7759# 8256# 8771# 9250# 9663# 1072# 11168# 11439# 11703# 12756# 13007# 13290# 13599#	2599# 2912# 3467# 3873# 4346# 4879# 5283# 5757# 6203# 6505# 6746# 7051# 7791# 8803# 9268# 9268# 10109# 10452# 10749# 11184# 11726# 12111# 12433# 12770# 13022# 13311# 13613#	2615# 2933# 3500# 3894# 4390# 4894# 5305# 5779# 6228# 6519# 6774# 7074# 7074# 7074# 10128# 10474# 10762# 11213# 11472# 11248# 12448# 12792# 13040# 13326# 13627#	
T\$HILI= 000017 T\$LAST= 000001 T\$LOLI= 000000 T\$LSYM= 010000	13941# 1363# 13941# 1363# 3187 3722 4455 8960 13909	13944 14007# 13943 1543 3283 3772 4557 9214 13962	13946# 14015 13946# 1561 3299 3835 4660 9567 13998	13949 13948 2145 3327 3903 4745 9761	13951# 13951# 2154 3348 3951 4830 10375	13955 13954 2163 3371 3998 4983 10628	2172 3426 4063 5238 11353	2181 3475 4129 5712 11788	2193 3526 4177 6264 12642	2265 3559 4224 6792 13201	2217 3607 4289 7294 13474	2229 3658 4355 7455 13632	2725 3691 4400 8162 13636	
T\$LTNO= 000055 T\$NEST= 177777	14010# 1363#	1370#	1532#	1542#	1554#	1560#	1563#	1568#	2139#	2144#	2148#	2153#	2157#	

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	37 PAGE TABLE -	297 - USER S	YMBOLS						SEQ 02	296
	2162# 2392# 2857# 3016# 3175# 3370# 3506# 3716# 3506# 4151# 4306# 4454# 4687# 5001# 6788# 13197# 1370# 1532# 2455#	2166# 2430# 2735# 2867# 3025# 3186# 3374# 3508# 3508# 3619# 4170# 4479# 4479# 4479# 4691# 5221# 6791# 1349# 1349# 1349# 1349#	2171# 2436# 2745# 2877# 3036# 3197# 3380# 3522# 3622# 3622# 3788# 4176# 4438# 4739# 5237# 6816# 9744# 11352# 13217#	2175# 2447# 2755# 3054# 3054# 3525# 3636# 3636# 4335# 4335# 4335# 4524# 4524# 4524# 45262# 13266# 13266# 13289#	2180# 2455# 2765# 2906# 3064# 3213# 3425# 3538# 3640# 3758# 4058# 4199# 4350# 4533# 4772# 5267# 7290# 9780# 1369# 13473# 13996#	2184# 2510# 2777# 2916# 3073# 3282# 3543# 3654# 4354# 4218# 4218# 4253# 4276# 4276# 7293# 8977# 11784# 14011#	2192# 2518# 2787# 2926# 3084# 3294# 3441# 3552# 3657# 3925# 4223# 42371# 4556# 4711# 7317# 8980# 10358# 11787# 13631#	2196# 2547# 2797# 3106# 3298# 3454# 3558# 3670# 3792# 4084# 4240# 4240# 4376# 4582# 5736# 7320# 11806# 13635#	2204# 2551# 2807# 2957# 3126# 3309# 3458# 3570# 3675# 3950# 4104# 4243# 4394# 4585# 4846# 5741# 7451# 9213# 10390# 11808# 13655#	2208# 2619# 2817# 2967# 3137# 3326# 3471# 3573# 3684# 3968# 4109# 4264# 4399# 4632# 4851# 6247# 7454# 9233# 10394# 12638# 13663#	2216# 2623# 2827# 2977# 3157# 3336# 3474# 3586# 3690# 3831# 3973# 4124# 4269# 4419# 4636# 6263# 7481# 9237# 10618# 12641# 13862#	2220# 2673# 2837# 2988# 3163# 3347# 3487# 3590# 3702# 3834# 3992# 4128# 4284# 4423# 4656# 4982# 6284# 7486# 9559# 10627# 12658# 13908#	2228# 2720# 2847# 3006# 3168# 3359# 3490# 3603# 3707# 3853# 4146# 4288# 4448# 4659# 4996# 6287# 8144# 9566# 12661# 12661# 13912#	
T\$NS0 = 000000 T\$NS1 = 000005	2765 2906# 3064 3294# 3525	1563 1542 2184# 2510 2777# 2916 3073# 3298 3538# 3834 4194# 4659 6284#	13960# 1568# 1554# 2192 2518# 2787 2926# 3084 3309# 3558 3853# 4223 4687# 6791 9586# 13200 3458#	13989# 3163 1560 2196# 2547 2797# 2937 3106# 3326 3570# 3902 4240#	3168# 2139# 2204 2551# 2807 2957# 3126 3336# 3606 3920# 4288	14011# 3374 2144 2208# 2619 2817# 2967 3137# 3950 4306# 4829 7317# 10374 13655# 3504 3675# 3675#	3380# 2148# 2216 2623# 2827 2977# 3157 3359# 3657 3968# 4354	13912 2153 2220# 2673 2837# 2988 3175# 3370 3670# 3997 4371# 4982 7481# 10627 13929#	13918# 2157# 2228 2720# 2847 3006# 3186 3419# 3690 4015# 4399 4996# 8161 10641# 13960 3543#	14011 2162 2392# 2724 2857# 3016 3197# 3425 3702# 4062 4419# 5237 8162# 11352 13989# 3552 3743#	2166# 2430 2735# 2867 3025# 3204 3438# 3721 4081# 4454 5262# 8959 11366# 13996 3573#	2171 2436# 2745 2877# 3036 3213# 3474 3738# 4128 4479# 5711 8977# 11787	2175# 2447 2755# 2887 3054# 3282 3487# 3771 4146# 4556 5736# 9213 11806#	
T\$PCNT= 000000	3789# 4176 4582# 6263 9233# 12641 3603 3816# 4058 4309# 4632 5741# 9210 11808# 14015#	9566 12658# 3454 3622# 3831 4084# 4330 4636# 6247 9237# 12638 14016#	3458# 3636 3856# 4104 4335# 4656 6287# 9559 12661#	6816# 9760 13217# 3471 3640# 3877 4109# 4350 4691# 6788 9591# 13197	7293 9780# 13635 3490# 3654 3882# 4124 4376# 4739 6818# 9744 13227#	3504 3675# 3898 4151# 4394 4776# 7290 9785# 13473	7454 10390# 13908 3508# 3684 3925# 4170 4423# 4824 7320# 10358 13482#	3522 3707# 3944 4199# 4448 4851# 7451 10394# 13631	3543# 3716 3973# 4218 4482# 4966 7486# 10618 13663#	3552 3743# 3992 4243# 4529 5001# 8144 10643# 13862	3573# 3758 4018# 4264 4533# 5221 8194# 11349	3586 3792# 4038 4269# 4553 5267# 8941 11369#	3590# 3812 4043# 4284 4585# 5695 8980# 11784	
T\$PCNT = 000000 T\$PTAB = 010105 T\$PTHV = 000001 T\$PTNU = 000001 T\$SAVL = 177777 T\$SEGL = 177777	9210 11808# 14015# 14016# 1363# 1363# 1363# 2787# 2869	14019 14025# 14019# 2392# 2619# 2789 2877#	14025 2430# 2621 2797# 2887#	2432 2623# 2807# 2889	2436# 2673# 2809 2906#	2447# 2675 2817# 2916#	2449 2735# 2827# 2918	2455# 2745# 2829 2926#	2510# 2747 2837# 2937#	2512 2755# 2847# 2939	2518# 2765# 2849 2957#	2547# 2767 2857# 2967#	2549 2777# 2867# 2969	

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP- CROSS RI	-81 15:3	7 PAGE	298 USER	7 SYMBOLS
	2977# 3084# 3473	2988# 3086 3490# 3603#	2990 3106# 3504#	3006# 3126# 3506 3622#	3016# 3128 3508# 3636#	3018 3137# 3522# 3638	30254 31574 3524 36404

CVCDCA.PIT 10-SEP-81	11:41	CRUSS RE	FERENCE	INDLE	- USEK 3	THOULS						324 0
	2977# 2988# 3084# 3086 3473 3490# 3590# 3603# 3716# 3718 3879 3882# 4043# 4058# 4218# 4220 4352 4376# 4585# 4632# 4585# 4632# 4966# 4968 6790 6818# 8980# 9210# 10618# 10620 13199 13663# 2392# 2430 2745 2755#	2990 3106# 3504# 3605 3743# 4898# 4060 4243# 4634 5001# 7290# 9212 10643# 13862# 2436#	3006# 3126# 3506 3622# 3758# 3900 4084# 4264# 4396 4636# 5221# 7292 9237# 11349# 13864	3016# 3128 3508# 3636# 3760 3925# 4104# 4266 4423# 4656# 5223 7320# 9559# 11351	3018 3137# 3522# 3638 3792# 3944# 4106 4269# 4448# 4658 5267# 7451# 9561 11369#	3025# 3157# 3524 3640# 3812# 3946 4109# 4284# 4450 4691# 5695# 7453 9591# 11784#	3036# 3159 3543# 3654# 3814 3973# 4124# 4286 4482# 4739# 5697 7486# 9744# 11786	3038 3441# 3552# 3656 3816# 3992# 4126 4309# 4741 5741# 8144# 9746 11808#	3054# 3454# 3554 3675# 3831# 3994 4151# 4330# 4531 4776# 6247# 8146 9785# 12638#	3064# 3456 3573# 3684# 3833 4018# 4170# 4332 4533# 4824# 6249 8194# 10358# 12640	3066 3458# 3586# 3686 3856# 4038# 4172 4335# 4553# 4826 6287# 8941# 10360 12661#	3073# 3471# 3588 3707# 3877# 4040 4199# 4350# 4555 4851# 6788# 8943 10394# 13197#
T\$SEK0= 010000	2877# 2887 3036 3054# 3490# 3504 3654 3675# 3882# 3898 4124 4151# 4376# 4394 4739 4776# 6818# 7290 9744 9785# 13663# 13862	2765 2906# 3064 3508# 3684 3925# 4170 4423# 4824 7320# 10358	2447 2777# 2916 3073# 3522 3707# 3944 4199# 4448 4851# 7451 10394#	2455# 2787 2926# 3084 3543# 3716 3973# 4218 4482# 4966 7486# 10618	2510 2797# 2937 3106# 3552 3743# 4529 5001# 8144 10643#	2518# 2807 2957# 3126 3573# 3758 4018# 4264 4533# 5221 8194# 11349	2547 2817# 2967 3137# 3586 3792# 4038 4269# 4553 5267# 8941 11369#	2551# 2827 2977# 3157 3590# 3812 4043# 4284 4585# 5695 8980# 11784	2619 2837# 2988 3441# 3603 3816# 4058 4309# 4632 5741# 9210 11808#	2623# 2847 3006# 3454 3622# 3831 4084# 4330 4636# 6247 9237# 12638	2673 2857# 3016 3458# 3636 3856# 4104 4335# 4656 6287# 9559 12661#	2735# 2867 3025# 3471 3640# 3877 4109# 4350 4691# 6788 9591# 13197
T\$SIZE= 000005 T\$SUBN= 000000	14008 14025# 1363# 3418# 3967# 4014# 4845# 4995# 10389# 10640#	3437# 4080# 5261# 11365#	3486# 4145# 5735# 11805#	3537# 4193# 6283# 12657#	3569# 4239# 6815# 13216#	3618# 4305# 7316# 13226#	3669# 4370# 7480# 13481#	3701# 4418# 8188# 13654#	3737# 4478# 8976#	3788# 4581# 9232#	3852# 4686# 9585#	3919# 4771# 9779#
T\$TAGL= 177777 T\$TAGN= 010107	1363# 1363# 1532# 3175# 3197# 3670# 3702# 4371# 4419# 7481# 8189# 13482# 13655# 1476# 1477#	1554# 3213# 3738# 4479# 8977# 13929# 1478#	2139# 3294# 3789# 4582# 9233# 13989#	2148# 3309# 3853# 4687# 9586# 14015#	2157# 3336# 3920# 4772# 9780# 14016#	2166# 3359# 3968# 4846# 10390# 14017#	2175# 3419# 4015# 4996# 10641#	2184# 3438# 4081# 5262# 11366#	2196# 3487# 4146# 5736# 11806#	2208# 3538# 4194# 6284# 12658#	2220# 3570# 4240# 6816# 13217#	2720# 3619# 4306# 7317# 13227#
T\$TEMP= 000000	3175# 3197# 3670# 3702# 4371# 4419# 7481# 8189# 13482# 13655# 1476# 1477# 1489# 1490# 1502# 1503# 1515# 2171# 2180# 2745# 2765# 3036# 3064# 3298# 3319# 3471# 3474# 3684# 3690# 3950# 4264# 4284# 4632# 4656# 6247# 9213# 9559# 12638# 12641#	1491# 1504# 1517# 2192# 2787# 3084# 3320 3504# 3716# 3997# 4288# 4659# 6788# 9566#	1479# 1492# 1505# 1518# 2204# 2807# 3126# 3522# 3721# 4038# 4739# 6791# 9744# 13200#	1480# 1493# 1506# 1519# 2216# 2827# 3157# 3340# 3525# 4058# 4058# 4744# 7290# 9760# 13473#	9780# 14016# 1481# 1494# 1507# 1520# 2228# 2847# 3163# 3341 3552# 4062# 4354# 4824# 7293# 10358# 13631#	1482# 1495# 1508# 1521# 2430# 2867# 3179# 3347# 3558# 4104# 4394# 4829# 7451# 10374# 13635#	1483# 1496# 1509# 1542# 2447# 2887# 3180 3363# 3586# 3831# 4124# 4399# 4966# 7454# 10618# 13862#	1484# 1497# 1510# 1560# 2510# 2916# 3186# 3364 3603# 4128# 4448# 4982# 8144# 10627# 13908#	1485# 1498# 1511# 1563# 2547# 2937# 3204# 3370# 3606# 3877# 4170# 4454# 5221# 8161# 11349# 13912#	1486# 1499# 1512# 2144# 2619# 2967# 3275# 3374# 3636# 3636# 4176# 4529# 5237# 8941# 11352# 13941#	1487# 1500# 1513# 2153# 2673# 2988# 3276 3425# 3654# 3902# 4218# 4553# 5695# 11784# 13946#	1488# 1501# 1514# 2162# 2724# 3016# 3282# 3454# 3657# 3944# 4223# 4556# 5711# 9210# 11787# 13951#

						B	8
PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP-81 CROSS REFER	15:37 ENCE TA	PAGE BLE	299 USER	SYMBOLS

= 000055 = 17777		13960# 1363# 3967# 4845# 10389# 1363# 2229 2417 2502 2668 2808 2906	13996# 3418# 4014# 4995# 10640# 2145 2237 2422 2598 2593 2674	14011# 3437# 4080# 5261# 11365# 2154 2260 2428 2511 2598 2735	3486# 4145# 5735# 11805# 2163 2269 2431 2518 2603 2740	3537# 4193# 6283# 12657# 2172 2279 2436	3569# 4239# 6815# 13216# 2181 2287	3618# 4305# 7316# 13226 2189 2297	3669# 4370# 7480# 13481 2193 2306	3701# 4418# 8188# 13654# 2201 2316	3737# 4478# 8976# 14010 2205 2324	3788# 4581# 9232# 2213	3852# 4686# 9585# 2217 2398	3919# 4771# 9779# 2225 2412	
= 17777	7	2590 2668 2808 2906	2145 2237 2422 2508 2593 2674	2154 2260 2428 2511 2598	2163 2269 2431 2518	2172	2181 2287	2180	2193	2201	2205	2213	2217	2225	
		3011 30116 3	2817 2817 30121 31241 31	2735 2735 2735 2735 2735 2735 2735 2735	2933725703231535068823315335353535353506882351535353535353535353535353535353535353	2222222333333333334444445555666667777788888899998	2181729052847569529319976 222222223333333334444455555666555340698096588875	2245423087923333333444444455557344448835046931174565004204983 222222233333333334444445555756666677777888889999983	2306 305 305 305 305 305 305 305 305 305 305	222222233333333344444445555566666677777888888999999999999999999	2466 2466 2466 2566 2667 2667 2667 2667 2667 2667 26	239222233333333344455135737264758321488899468553 22222233333333344455135781264758321488899468553 22222233333333444551357812647583321488899468553	2222223333333333333443500 22222233333333333333333333333333333	2497 2497 2497 2583 2888 3117 3337 3717 3717 3717 3717 3717 3	
			7294 7455 7687 7939 8162 8404 8651 8899 9104	7294 7320 7455 7486 7687 7712 7939 7944 8162 8194 8404 8429 8651 8656 8899 8922 9104 9125	7294 7320 7332 7455 7486 7501 7687 7712 7717 7939 7944 7984 8162 8194 8209 8404 8429 8434 8651 8656 8682 8899 8922 8927 9104 9125 9130 9254 9267 9272	7294 7320 7332 7337 7455 7486 7501 7506 7687 7712 7717 7758 7939 7944 7984 7989 8162 8194 8209 8214 8404 8429 8434 8471 8651 8656 8682 8687 8899 8922 8927 8942 9104 9125 9130 9151	7294 7320 7332 7337 7364 7455 7486 7501 7506 7523 7687 7712 7717 7758 7763 7939 7944 7984 7989 8014 8162 8194 8209 8214 8231 8404 8429 8434 8471 8476 8651 8656 8682 8687 8723 8899 8922 8927 8942 8960 9104 9125 9130 9151 9156	7294 7320 7332 7337 7364 7369 7455 7486 7501 7506 7523 7528 7687 7712 7717 7758 7763 7790 7939 7944 7984 7989 8014 8019 8162 8194 8209 8214 8231 8236 8404 8429 8434 8471 8476 8505 8651 8656 8682 8687 8723 8728 8899 8922 8927 8942 8960 8980 9104 9125 9130 9151 9156 9177	7294 7320 7332 7337 7364 7369 7377 7455 7486 7501 7506 7523 7528 7544 7687 7712 7717 7758 7763 7790 7795 7939 7944 7984 7989 8014 8019 8056 8162 8194 8209 8214 8231 8236 8255 8404 8429 8434 8471 8476 8505 8510 8651 8656 8682 8687 8723 8728 8770 8899 8922 8927 8942 8960 8980 8994 9104 9125 9130 9151 9156 9177 9182	7294 7320 7332 7337 7364 7369 7377 7382 7455 7486 7501 7506 7523 7528 7544 7549 7687 7712 7717 7758 7763 7790 7795 7820 7939 7944 7984 7989 8014 8019 8056 8061 8162 8194 8209 8214 8231 8236 8255 8260 8404 8429 8434 8471 8476 8505 8510 8536 8651 8656 8682 8687 8723 8728 8770 8775 8899 8922 8927 8942 8960 8980 8994 8999 9104 9125 9130 9151 9156 9177 9182 9196	7294 7320 7332 7337 7364 7369 7377 7382 7407 7455 7486 7501 7506 7523 7528 7544 7549 7593 7687 7712 7717 7758 7763 7790 7795 7820 7825 7939 7944 7984 7989 8014 8019 8056 8061 8105 8162 8194 8209 8214 8231 8236 8255 8260 8306 8404 8429 8434 8471 8476 8505 8510 8536 8541 8651 8656 8682 8687 8723 8728 8770 8775 8802 8899 8922 8927 8942 8960 8980 8994 8999 9034 9104 9125 9130 9151 9156 9177 9182 9196 9201	7294 7320 7332 7337 7364 7369 7377 7382 7407 7412 7455 7486 7501 7506 7523 7528 7544 7549 7593 7598 7687 7712 7717 7758 7763 7790 7795 7820 7825 7867 7939 7944 7984 7989 8014 8019 8056 8061 8105 8110 8162 8194 8209 8214 8231 8236 8255 8260 8306 8311 8404 8429 8434 8471 8476 8505 8510 8536 8541 8573 8651 8656 8682 8687 8723 8728 8770 8775 8802 8807 8899 8922 8927 8942 8960 8980 8994 8999 9034 9039 9104 9125 9130 9151 9156 9177 9182 9196 9201 9211	7294 7320 7332 7337 7364 7369 7377 7382 7407 7412 7438 7455 7486 7501 7506 7523 7528 7544 7549 7593 7598 7653 7687 7712 7717 7758 7763 7790 7795 7820 7825 7867 7872 7939 7944 7984 7989 8014 8019 8056 8061 8105 8110 8131 8162 8194 8209 8214 8231 8236 8255 8260 8306 8311 8364 8404 8429 8434 8471 8476 8505 8510 8536 8541 8573 8578 8651 8656 8682 8687 8723 8728 8770 8775 8802 8807 8843 8899 8922 8927 8942 8960 8980 8994 8999 9034 9039 9070 9104 9125 9130 9151 9156 9177 9182 9196 9201 9211 9214	7294 7320 7332 7337 7364 7369 7377 7382 7407 7412 7438 7443 7455 7486 7501 7506 7523 7528 7544 7549 7593 7598 7653 7658 7687 7712 7717 7758 7763 7790 7795 7820 7825 7867 7872 7896 7939 7944 7984 7989 8014 8019 8056 8061 8105 8110 8131 8136 8162 8194 8209 8214 8231 8236 8255 8260 8306 8311 8364 8369 8404 8429 8434 8471 8476 8505 8510 8536 8541 8573 8578 8603 8651 8656 8682 8687 8723 8728 8770 8775 8802 8807 8843 8848 8899 8922 8927 8942 8960 8980 8994 8999 9034 9039 9070 9075 9104 9125 9130 9151 9156 9177 9182 9196 9201 9211 9214 9237	7294 7320 7332 7337 7364 7369 7377 7382 7407 7412 7438 7443 7452 7455 7486 7501 7506 7523 7528 7544 7549 7593 7598 7653 7658 7682 7687 7712 7717 7758 7763 7790 7795 7820 7825 7867 7872 7896 7901 7939 7944 7984 7989 8014 8019 8056 8061 8105 8110 8131 8136 8145 8162 8194 8209 8214 8231 8236 8255 8260 8306 8311 8364 8369 8399 8404 8429 8434 8471 8476 8505 8510 8536 8541 8573 8578 8603 8608 8651 8656 8682 8687 8723 8728 8770 8775 8802 8807 8843 8848 8894 8899 8922 8927 8942 8960 8980 8994 8999 9034 9039 9070 9075 9099 9104 9125 9130 9151 9156 9177 9182 9196 9201 9211 9214 9237 9249 9254 9267 9272 9290 9295 9317 9182 9196 9201 9211 9214 9237 9249 9254 9267 9272 9290 9295 9310 9554 9560 9567 9591 9626 9631 9643 9648 9662 9667 9685 9690 9704 9709 9739 9745 9761 9785 9799 9804 9821 9826 9841 9846 9858 9863 9878 9883 9939 9944 9975 9980 10008 10013 10036 10041 10071 10076 10108 10113 10127 10132 10178 10183 10201 10206

PARAMETER CODING CVCDCA.P11 10-SEP-81	MACY11 30	0(1046)	16-SEP	-81 15:			YMBOLS						SEQ 0299
	10514 10643 10777 10874 11004 11108 11230 11340 11458 11594 11730 11890 12071 12242 12397 12682 12817 12919 13021 13123 13236 13341 13447 13580	11599 11742 11900 12076 12261 12402 12548 12687 12822 12924 13026 13129 13241 13348 13452	10245 10394 10536 10662 10792 10887 11018 11125 11353 11476 11609 11747 11905 12110 12266 12432 12553 12716 12832 12935 13039 13143 13256 13361 13468 13598 13728	10250 10412 10541 10678 10797 10905 11023 11138 11250 11369 11485 11614 11770 11936 12437 12573 12726 12437 12726 12837 12947 13044 13152 13261 13366 13474 13603 13743	10268 10417 10551 10683 10805 10910 11039 11143 11260 11381 11490 11626 11775 12447 12578 12739 12846 12953 13049 13157 13612 13612 13748	10273 10431 10556 10696 10810 10928 11044 11154 11265 11383 11631 11785 11974 12146 12300 12452 12745 12745 12745 13054 13165 13274 13381 13497 13617	10294 10436 10574 10701 10819 10933 11057 11159 11280 11400 11528 11654 11788 11979 12169 12468 12600 12755 12860 12969 13062 13175 13586 13586 13586 13586 13586 13586 13586 13586 13586 13772	10299 10451 10579 10713 10824 10950 11062 11167 11285 11405 11405 11405 11405 11405 11405 11405 11540 11659 11808 12473 12473 12625 12760 12974 13072 13181 13294 13394 13543 13632 13788	10308 10456 10596 10718 10836 10955 11071 11172 11297 11414 11545 11671 11821 11995 12482 12630 12769 12875 12979 13078 13187 13310 13399 13548 13636 13793	10313 10473 10601 10748 10841 10968 11076 11183 11302 11419 11550 11676 12006 12341 12487 12639 12775 12885 12984 13086 13194 13315 13407 13557 13663 13810	10328 10478 10613 10753 10850 10973 11085 11188 11322 11438 11555 11702 11839 12011 12223 12346 12501 12642 12791 12890 12996 13091 13198 13325 13412 13562 13672 13815	10333 10494 10619 10761 10855 10988 11090 11212 11327 11443 11567 11707 11844 12038 12370 12506 12661 12797 13006 13101 13201 13330 13427 13677 13677 13844	10353 10499 10628 10766 10869 10993 11103 11217 11335 11453 11572 11725 11885 12043 12237 12375 12534 12668 12804 12910 13011 13106 13227 13335 13432 13573 13704 13849
T\$.STS= 000001  T\$SAU = 010022 T\$SAUT= 010017 T\$SCLE= 010020 T\$SDAT= 010106 T\$SDU = 010021 T\$SHAR= 010102 T\$SHW = 010000 T\$\$INI= 010016	4846# 10390# 3359# 3294# 3309# 14017# 3336#	13723 13863 3419# 4015# 4996# 10641# 3363 3298 3319 14023 13961 1542 3275	13909 3438# 4081# 5262# 11366# 3370 3326 3347	3487# 4146# 5736# 11806#	3538# 4194# 6284# 12658#	3570# 4240# 6816# 13217#	3619# 4306# 7317# 13655#	3670# 4371# 7481#	3702# 4419# 8189#	3738# 4479# 8977#	3789# 4582# 9233#	3853# 4687# 9586#	3920# 4772# 9780#
T\$\$MSG= 010012 T\$\$PC = 000001 T\$\$PRO= 010015 T\$\$PTA= 010105	14015#	2144 2208# 14025 14018 3179	3282 2148# 2216	2153 2220#	2157# 2228	2162	2166#	2171	2175#	2180	2184#	2192	2196#
T\$\$RPT= 010014 T\$\$SEG= 010000	3175# 2392# 2745# 2877# 3036# 3490# 3654# 3882# 4124# 4376#	2430# 2755# 2887# 3054# 3504# 3675# 3898# 4151# 4394#	3186 2436# 2765# 3064# 3508# 3684# 3925# 4170# 4423#	2447# 2777# 2916# 3073# 3522# 3707# 3944# 4199# 4448#	2455# 2787# 2926# 3084# 3543# 3716# 3973# 4218# 4482#	2510 <i>m</i> 2797 <i>m</i> 2937 <i>m</i> 3106 <i>m</i> 3552 <i>m</i> 3743 <i>m</i> 492 <i>m</i> 4529 <i>m</i>	2518M 2807M 2957M 3126M 3573M 3758M 4018M 4264M 4533M	2547# 2817# 2967# 3137# 3586# 3792# 4038# 4269# 4553#	2551# 2827# 2977# 3157# 3590# 3812# 4043# 4284# 4585#	2619# 2837# 2988# 3441# 3603# 3816# 4058# 4309# 4632#	2623m 2847m 3006m 3454m 3622m 3831m 4084m 4330m 4636m	2673# 2857# 3016# 3458# 3636# 3856# 4104# 4335# 4656#	2735# 2867# 3025# 3471# 3640# 3877# 4109# 4350# 4691#

PARAMET CVCDCA.	ER CODING P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP CROSS R	-81 15: EFERENCE	37 PAGE	301 - USER S					
T\$\$SOF=	010103	4739# 6818# 9744# 13663# 13989# 2720# 13227# 1554#	4776# 7290# 9785# 13862# 13997	4824# 7320# 10358#	4851# 7451# 10394#	4966# 7486# 10618#	5001# 8144# 10643#	5221# 8194# 11349#	5267# 8941# 11369#	5695# 8980# 11784#	5741# 9210# 11808#	62477 92377 126387
T\$\$SRV= T\$\$SUB= T\$\$SW =	010013 010100 010001	2720# 13227# 1554#	13997 2724 13473 1560	13482#	13631							
T\$\$TES=	010101	3690 4015# 4399 4996#	3425 3702# 4062 4419# 5237	3438# 3721 4081# 4454 5262#	3474 3738# 4128 4479# 5711	3487# 3771 4146# 4556 5736#	3525 3789# 4176 4582# 6263	3538# 3834 4194# 4659 6284#	3558 3853# 4223 4687# 6791	3570# 3902 4240# 4744 6816#	3606 3920# 4288 4772# 7293	3619/ 3950 4306/ 4829 7317/
11 110 111 1113 1114 1115 1116 1117 1117 1117 1117 1117 1117	010344 G 011160 G 011250 G 011342 G 011416 G 011466 G 011556 G 011650 G 011774 G 012072 G 012172 G 012320 G 012442 G 012566 G 012770 G 013236 G 014570 G 013236 G 014570 G 014570 G 010436 G 014570 G 010436 G 020316 G 020316 G 021604 G 023156 G 024706 G 023156 G 024706 G 031576 G 031576 G 031576 G	8161 10641# 1476 1486 1487 1488 1491 1492 1493 1494 1497 1498 1497 1498 1501 1502 1503 1508 1509 1511 1518 1518 1519	8189# 113488##################################	8959	8977# 11787	9213	9233#12641	9566	9586#	9760	9780# 13635	10374

SEQ 0300

6287# 6788# 9559# 9591# 12661# 13197#

> 3670# 3997 4371# 4982 7481# 10627

3657 3968# 4354 4846# 7454 10390# 13908

PARAMETI CVCDCA.I	ER CODING P11 10-SEP-81	MACY11 11:41	30(1046)	16-SEP CROSS R	-81 15:	37 PAGE	302 - USER S	SYMBOLS						SEQ
T45 T5 T6 T7 T8	035716 G 010574 G 010660 G 010746 G 011016 G 011062 G 000200 G 002432 G	1520 1480 1481 1482 1483 1484	13654# 3569# 3618# 3669# 3701# 3737#											
UAM = UNEXIN UNITNB	000200 G 002432 G	1484 1635# 1889# 1832# 1908#	12741 3243*	12771	12793 3251	12848	12949	13074	13125	13177				
VDALRG	002537 G	6441 7020 7792 8575 9507 10907 11282 11938 12372 1721#	2646 5662 6477 7052 7869 8653 9880 10930 11299 11976 12399 3739	2670 5685 6520 7087 7898 8684 9941 10952 11324 12008 12434 3768	3113 5859 6546 7130 7986 8772 9977 10990 11455 12040 12470 9501	3123 5917 6600 7238 8016 8804 10010 11020 11487 12073 12536 10174	3755 5950 6639 7287 8107 8896 10038 11041 11525 12112 12575 13265	5095 6019 6661 7379 8133 8924 10180 11059 11542 12143 12627	5150 6052 6702 7409 8308 9072 10247 11087 11552 12171 13271	5186 6081 6733 7440 8366 9101 10763 11120 11596 12197 13409	5385 6115 6775 7595 8401 9127 10794 11156 11656 12225 13499	5443 6204 6900 7655 8473 9153 10821 11185 11704 12263 13545	5470 6229 6950 7684 8507 9179 10852 11214 11772 12288 13614	5542 6397 6973 7760 8538 9198 10884 11247 11887 12326
VDAL1 = VDAL10=	000002 G 002000 G	1711#	3739 5464	3768 5563	13265	6108	6655	6695	6769	6967	7678	7785	8395	8568
VDAL2 = VDAL3 =	004000 G 010000 G 020000 G 040000 G 100000 G 000004 G	9095 1710# 1709# 1708# 1707# 1706# 1719#	9970 5564 7786 7892 8010 5379 2637 10757	10031 5679 7891 8009 8127 5853 3107 10815	6109 8569 8678 8798 5911 3117 10946	6223 8677 8797 8918 6108 3739 11014	6696 9121 9147 9173 7589 3768 11053	8302 11274 11114	8360 11536 11150	8568 13265 11208	11276	11293 12366	11318	12/29
VDAL5 = VDAL6 = VDAL7 =	000020 G 000040 G 000100 G 000200 G	1717# 12464 1716# 1715# 1714# 7232 12002 1713#	12530 9935 10241 3739 7373	11970 12569 9971 10757 5060 7401 13493	12033 12621 11449 10815 5143 7604 13539	12067 11519 10946 5394 7647	12137 11698 11014 5435 8300	12165 11766 11053 5851 8358	12191 11969 11081 5909 9016	12257 12034 11208 6514 9874	12282 12256 11276 6540 9933	12320 11293 6726 11291	12393 12529 11318 6727 11868	12428 12568 6894 12001
VDAL8 = VDAL9 =	000400 G 001000 G	1/1/4	13265 6046 5089 8890	8501 5144	5437 9935	5656 11317	5911	6198 11698	6633 11766	6944 11969	7124	7403	7649	8101
XBCLRH XBCLRH XBCLRL	007606 G 007620 G 007652 G	8360 3045# 3045 3046 2947#	3053# 3072# 5671	9066 4863 9722 6213	9611 10215	10167	11519				13539	13781	9117	9004
XCAS	007376 G 007410 G	9085	9111	9137 5456	6452 9163 5555	6589 9351 5934	6650 9427 6098	6688 9531 7668	6761 9960 7775	6962 11877 7881	7162 11917 7999	7428 12051 8383	8117 12121 8556	8906 12381 8665
XCASL	007442 G	2947 8785 2948 8859 2997#	10023	10941 5513	5555 12153 5629 12179 5693	5997	6169	7729	7837	7955	8072	8449	8619	8739
XPI	007502 G	8859 2997#	10156	10920	12179 5693		6174 9188	6237 9986	7420	7734	7842	7960	8077	8141
XPIH XPIL XRAS	007514 G 007546 G 007272 G	8454 2997 2998 2896# 7105	8624 3005# 3024# 5078 7168	5634 8744 9336 9357 5176 7213	8864 9421 9433 5426 7262	6002 8932 9525 9537 5529 7395	9188 10090 10160 5648 7636	9986 6066 7745	6188 7853	6414 7971	6533 8091	6923 8521	6998 8635	7064 8755

PARAMETER CODING CVCDCA.P11 10-SEP-81			SEP-81 15		E 303	8 SYMBOLS						SEQ 0302
	8878 9	055 992	2 9997	11514	11583	11645	11692	11760	11951	12018	12092	12609
XRASH 007304 G XRASL 007336 G X\$ALWA= 000000 X\$FALS= 000040 X\$OFFS= 000400	2896 29	897 1311 905# 589 925# 603	6 8345	11048 10897	11201 11029	11310 11200	12208 11309	12354 12270	12416 12408	12514 12492	12583	
X\$TRUE = 000020 \$PATCH 036552 G . = 036650	14001#	865# 205	3# 2127#	3180	3276	3320	3341	3364	13975#	14002#	14017	14025

. ABS. 036650 000

ERRORS DETECTED: 0

CVCDCA.BIC,CVCDCA/CRF:SYM/SOL/NL:TOC=SVC/ML,CVCDCA.P11
RUN-TIME: 69 83 5 SECONDS
RUN-TIME RATIO: 752/158=4.7
CORE USED: 20K (40 PAGES)