

CONTROL DATA® 6600 COMPUTER SYSTEM

**6601A-J, 6613-A/B/C
6604A/B/C, 6614-A/B/C
Central Processor
(Including Functional Units)**

Volume 1

**DIAGRAMS &
CIRCUIT DESCRIPTION**

RECORD of REVISIONS

REVISION	NOTES
A	Equation Lists and Appendix A added. Miscellaneous changes made for purposes of clarification.
B	Central Memory diagrams added, sheets 38-44. Central Processor diagrams added, sheets 45-114. Clock diagrams added, sheets 115-121. Corrections made to Appendix A.
C	This reprint obsoletes all previous editions. Central Processor completely revised.
(3-29-65)	Miscellaneous changes made for purposes of clarification. This printing includes Change Order 10946.
D	Volumes 1 and 2 obsolete all previous editions. "Add Unit" diagrams added in Volume 1.
(7-12-65)	Miscellaneous changes made for purposes of clarification. This printing includes Change Order 11826.
E	Change Order 12006.
F	Change Order 12051.
G	Change Order 12082.
H	Change Order 12182.
J	Change Order 12187.
K (1-27-66)	Publication Change Order 12481. The following pages have been revised: 6601/04 Central Processor - 1, 3, 4.1, 4.2, 5, 7, 9, 13, 15, 16, 19, 21, 23, 24.1, 25, 29, 31, 33, 35, 43, 53, 57, 61, 63, 64, 65, 66, 67, 68.0, 68.1, 68.3, 68.5, 68.7, 68.9, 69, 70, 71, 73, 74, 74.1, 75, 77, 79, 80.1, 80.3, 81, 82, 83, 85, 86.1, 86.3, 87, 88.1, 89, 91, 99, 101 and 103. 6601/04 Functional Units - Contents, 2.3, 3, 5, 7, 9, 11, 13, 14.1, 14.3, 14.4, 14.5, 14.7, 14.8, 15, 16, 17, 19, 23, 25, 26, 29, 31, 33, 35, 37, 43, 44, 47, 48, 49, 51, 53, 55, 57, 59, 61, 63, 64, 67, 95, 97, 103, 126.1, 126.2, 127, 181, 182.0, 183, 185, 187, 189, 190, 191, 193, 194, 197, 201, 205, 207, 211, 213 and Comment Sheet. 6601/04 Peripheral and Control Processor - 1, 2, 3, 5, 9, 11, 19, 21, 39, 47, 55, 57, 58, 59, 61, 63, 65 and 67. 6601 Central Memory (131K) - Contents, 1, 3, 5, 11, 12.0, 12.1, 12.2, 13, 14.0, 14.1, 14.3, 15. 6604 Central Memory (65K) Contents, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14.1, 15. 6601/04 Clock - 3, 5, 7, 9, 11, 13, 15, 17. 6601/04 Power Wiring - Contents, 1, 3, 5, 6, 7, 9, 11, 12, 13, 15, 17. 6601/04 Appendix A - Title page, 2 and Comment Sheet.
L (6-28-66)	Field Change Order 13358 which advanced the Product Designation to 6601-H31, 6604-A33 and 6605-A12. Central Processor pages 11, 13, 17, 19, 22.1, 24.01, 24.1, 25, 37, 41, 45, 86.01 and 90.1 revised. Functional Units pages 5, 11, 14.21, 14.3, 14.5, 182 and 185 revised.
M (6-28-66)	Publications Change Order 13629 which incorporated Change Orders 11310, 11389, 11467, 11487, 11826, 11937, 12006, 12450, 12543, 12655, 12656 and 12761 into this Manual. Vol. 1 Pages changed: Cover, Title page, Record of Revisions, Key to Logic Symbols, Central Processor Contents, 7, 19, 21, 22.1, 23, 24.01, 24.1, 35, 36.1, 39, 40.1, 43, 44.1, 63, 79, 80.01, 80.3, 81, 82.1, 85, 86.01, 86.1, 86.3, 87, 88.1, 89, 90.1, 91, 101, 103 and 105. Functional Unit Contents, 3, 5, 7, 9, 11, 13, 14.1, 14.21, 14.3, 14.5, 14.7, 15, 39, 63, 99, 101, 103, 137, 149, 173, 181, 182.01, 182.1, 185, 187, 197 and 213. Vol. 2 Pages changed: Cover, Title page, Record of Revisions, Key to Logic Symbols, Peripheral Processor Contents, 5, 6.1 and 6.2. Central Memory (131K) Contents, 10.1 and 11. Central Memory (65K) Contents, 11 and 12.1.

FORM CA230 REV. I-67

Address comments concerning this manual to:

Control Data Corporation
Technical Publications Department
4201 North Lexington Avenue
St. Paul, Minnesota 55112

or use Comment Sheet in the back of this manual.

RECORD of REVISIONS (CONT'D)

GENERAL CONTENTS

VOLUME 1

- Part 1. Central Processor
- Part 2. Functional Units

VOLUME 2

- Part 3. Peripheral and Control Processors
- Part 4. Central Memory 131K
- Part 5. Central Memory 65K
- Part 6. Clock
- Part 7. Extended Core Storage Coupler (Standard Option 10102 and Special Option 60080 for 6601/04, Special Option 60080 for 6613/14/15)
- Part 8. Power Wiring
- Part 9. Appendix A

FOREWORD

Logic diagrams contained in this manual do not attempt to show the entire device, nor even depict complete modules within that device. The purpose of the diagrams is to show the logical significance of circuits that may involve parts of many modules on several chassis. Logic hardware that is not pertinent to the particular logic

sequence being illustrated is not included. Certain areas may not be shown at all, while others may appear on several drawings. These limitations are important to remember; the logic diagrams do not replace the 6000 Series chassis and cable tabs, but they are a valuable tool in understanding the tabs and the overall operation of the machine.

KEY TO LOGIC SYMBOLS
(Standard 6000 Series Card Types)

Logic diagrams represent a symbolic approach to electronic schematics. By using symbols to represent building block circuits, the schematic becomes easy to read if the reader understands the function of the symbols. In CONTROL DATA* logic, two signals, a logical "0" and a logical "1" are the possible input or output conditions of a circuit. For example, "1" is considered "up" and "0" is considered "down" on a timing chart. Detailed descriptions of logic symbols and their associated electronic representations are contained in the Printed Circuit Manual, Cordwood Modules (Pub. No. 60042700).

STANDARD LOGIC SYMBOLS

Standard logic diagram symbols for Control Data equipment using 6000 Series card types are inverters, test points, flip-flops, twisted pair line drivers, and coaxial cable line drivers.

Inverters

An inverter is a logic element which provides an output that is a negation of its input. When more than one input is provided to an inverter, "0's" take precedence over "1's" and therefore drive the output of the inverter to "1". Because all of the several inputs have to be "1" to drive the output of the inverter to a "0", the inverter may be considered an inverting AND (or NAND) gate when more than one input is present. The basic inverter is shown in the logic diagrams as an arrow into either a circle or a square (Figure 1). Both symbols represent the same electronic circuit and have the same logic interpretation. In a logic sequence of inverters, circle and square symbols are usually alternated as an aid in tracing signals, e.g., a "1" output from a square symbol implies a "1" output from subsequent squares in the logic chain.



Figure 1. Inverter Symbols

Certain card types employ variations of the standard inverter building block. These differences are indicated in the logic diagrams by a dot or a cross in the circle or square (Figure 2). Both the chassis tabs containing the card in question and the Printed Circuit Manual, Cordwood Modules (Pub. No. 60042700) contain electronic schematics of these special variations.




Figure 2. Special Inverters

Acceptable conventions for showing multiple inputs and outputs are given in Figure 3. Note that the output of inverter A is "0" only if inputs X, Y, and Z are all "1". The multiple outputs are identical.



Figure 3. Multiple Inputs/Outputs

Acceptable conventions for showing inverter networks are illustrated in Figure 4. As a general rule, circle inverters alternate with square inverters wherever possible. Because multiple outputs are identical, only one arrow is shown in cases where an inverter (A) serves as the single input to several succeeding inverters. In more complex inverter networks, multiple arrows are used (B to C and D; in this case because B is not the only input to C or D)




Figure 4. Inverter Networks

Test Points

A test point has no logic function, but is shown in the logic diagrams as a triangle (Figure 5). They are numbered from 1 to 6.



Figure 5. Test Point Symbols

*Registered trademark of Control Data Corporation

KEY TO LOGIC SYMBOLS (Cont'd.)

Flip-Flops (FF)

The flip-flop (FF) is a storage device with two stable states--designated as Set and Clear--and is composed of two inverters (Figure 6). The flip-flop is said to be set when the set output (B) is a "1", and clear when it is a "0". Note that the input (A) must be "0" to set the flip-flop and (C) must be "0" to clear it.




Figure 6. Flip-Flop Symbol

Logic signals are transmitted from one module to another by means of a line driver. Modules on the same chassis are connected with twisted pair lines, and those on separate chassis are connected by coaxial cable.

Twisted Pair Drivers

The twisted pair driver is represented by the standard square or circle. The output of the square or circle, however, is connected to a pin of the module in question and wired from there to a pin on another module (Figure 7). The ground wire of the pair is wired to the connector ground bus of each module. The pins are represented by small circles and are numbered from 1 to 28 (Pins 29 and 30 are ground and +6 volts, respectively, and generally are not shown in logic diagrams). The module location is shown above the card, and the module type is denoted in the upper right corner.




Figure 7. Twisted Pair Line Driver

Coaxial Cable Drivers

The coaxial cable driver is a 25 nsec pulse circuit, and is represented as shown in Figure 8. The pins used are represented by a small double circle.





Figure 8. Coaxial Cable Driver


CENTRAL PROCESSOR CONTENTS


1	Block Diagram	45	
3	Chassis Layout	47	Set XBA, Long Add (16) to X ₄
4.1	Chassis Layout	49	Block Diagrams, Request Release Circuits
4.2	Instruction Stack I ₀ → I ₇ (Test point tabulations)	51	All Clear Block Diagram
5	Organization	53	All Clear
7	Inch Counter	55	All Clear X1
9	Parcel Counter & Selectors	57	Request Release (Boolean) to Go Store (Boolean)
11	Parcel Extraction	59	Request Release to Clear XBA
13	L Counter	61	Request Release (Boolean) to Clear XBA (X ₇)
15	Instruction Control Block Diagram	63	Request Release to Set Read Flags
16	U ⁰ , U ¹ , U ² , K, R (Test Points)	64	Request Release (Boolean) to Go Read (Long Add)
17	U ⁰ , U ¹ , U ² , K, R Registers	65	D Registers (Test points)
19	Issue	66	Operating Registers, Entry and Exit Control Block Diagram
21	Unit Request, Unit Busy & Issue, Serials 1-7	67	X, B & A Op. Registers Bit Locations and Test Points
22.1	Unit Request, Unit Busy & Issue, Serials 8 and up	68.0	X, B & A Bit Locations
23	Instruction Go Control Part I, Serials 1-7	68.1	Go Read, Go Store, MEM D, D X, X MEM (Test Points)
24.01	Instruction Go Control Part I, Serials 8 and up	68.3	Entry Control, Chassis 7
24.1	Go Control Part II	68.5	Entry Control, Chassis 8
25	Result Register Reserved & Issue	68.7	Exit Control, Chassis 7 A & B
27	Instruction Issue Timing	68.9	Exit Control, Chassis 7
28	Scoreboard	69	Exit Control, Chassis 8
29	Overall Block Diagram	70	Register Entry Control Transmit Boolean to X ₇
30	Designators		Go F.U., Transmit, Request Release (Test Points)
31	Designators	71	Register Exit Control, Go Read (X ₇) to Long Add
32	Placing Scoreboard Reservations	73	Data Trunks
33	Block Diagram, Set F, Q, XBA	74	Data Trunk Table, Part 1
35	Set F, Serials 1-7	74.1	Data Trunk Table, Part 2
36.1	Set F, Serials 8 and up	74.2	Stunt Box
37	Set F (Long Add, F _j)	75	Block Diagram
39	Set Q, Serials 1-7	77	Exchange/Read/Write Address
40.1	Set Q, Serials 8 and up	79	Exchange Address Counter, Serials 1-7
41	Set Q (Long Add) (X ₇ to Q _j)	80.01	Exchange Address Counter, Serials 8 and up
43	Set XBA, Serials 1-7	80.1	M ⁰ + RA Adder
44.1	Set XBA, Serials 8 and up	80.3	M ⁰ ≥ FL Address Range Test

CENTRAL PROCESSOR CONTENTS (CONTINUED)

81	Address Issue Priority, Serials 1-7	89	Exchange Jump Control, Serials 1-7
82.1	Address Issue Priority, Serials 8 and up	90.1	Exchange Jump Control, Serials 8 and up
82.2	Hopper M ₁ - M ₄ Registers (Test Points)	91	Central Processor P, RA, FL & S Registers
83	Hopper Address Distribution	93	Exit Mode; Multiply, Divide, Boolean Block Diagram
85	Exchange Tag Counter (ETK), Serials 1-7	95	X _j Exit Mode Test Multiply, Divide, Boolean
86.01	Exchange Tag Counter (ETK), Serials 8 and up	97	X _k Exit Mode Test Multiply, Divide, Boolean
86.1	Hopper Tag Distribution 1	99	Exit Mode Tests Transmit to Chassis 5
86.3	Hopper Tag Distribution 2	101	Exit Mode Fan In, Branch Range & Indefinite Tests
87	Tag Distribution and Tag Translator	103	Exit Mode Control, Serials 1-7
88.1	All Quiet Network	105	Exit Mode Control, Serials 8 and up







CONTROL DATA
CORPORATION

COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
CHASSIS LAYOUT

PRODUCT 6604		
SIZE	DRAWING NO.	REV.
C	60119300	K
Sheet 236	4.1	


Bit	Module-TP	Module-TP	Module-TP	Module-TP	Bit	Module	TP	Module	TP	Module	TP	Module	TP	Bit
59	5A40 1	5B40 1	5C40 1	5D40 1	59	5A15 1	5B15 1	5C15 1	5D15 1					59
58	39 1	39 1	39 1	39 1	58	14 1	14 1	14 1	14 1					58
57	38 1	38 1	38 1	38 1	57	13 1	13 1	13 1	13 1					57
56	37 1	37 1	37 1	37 1	56	12 1	12 1	12 1	12 1					56
55	36 1	36 1	36 1	36 1	55	11 1	11 1	11 1	11 1					55
54	35 1	35 1	35 1	35 1	54	10 1	10 1	10 1	10 1					54
53	34 1	34 1	34 1	34 1	53	9 1	9 1	9 1	9 1					53
52	33 1	33 1	33 1	33 1	52	8 1	8 1	8 1	8 1					52
51	32 1	32 1	32 1	32 1	51	7 1	7 1	7 1	7 1					51
50	31 1	31 1	31 1	31 1	50	6 1	6 1	6 1	6 1					50
49	30 1	30 1	30 1	30 1	49	5 1	5 1	5 1	5 1					49
48	29 1	29 1	29 1	29 1	48	4 1	4 1	4 1	4 1					48
47	28 1	28 1	28 1	28 1	47	3 1	3 1	3 1	3 1					47
46	27 1	27 1	27 1	27 1	46	2 1	2 1	2 1	2 1					46
45	26 1	26 1	26 1	26 1	45	1 1	1 1	1 1	1 1					45
44	5A40 2	5B40 2	5C40 2	5D40 2	44	5A15 2	5B15 2	5C15 2	5D15 2					44
43	39 2	39 2	39 2	39 2	43	14 2	14 2	14 2	14 2					43
42	38 2	38 2	38 2	38 2	42	13 2	13 2	13 2	13 2					42
41	37 2	37 2	37 2	37 2	41	12 2	12 2	12 2	12 2					41
40	36 2	36 2	36 2	36 2	40	11 2	11 2	11 2	11 2					40
39	35 2	35 2	35 2	35 2	39	10 2	10 2	10 2	10 2					39
38	34 2	34 2	34 2	34 2	38	9 2	9 2	9 2	9 2					38
37	33 2	33 2	33 2	33 2	37	8 2	8 2	8 2	8 2					37
36	32 2	32 2	32 2	32 2	36	7 2	7 2	7 2	7 2					36
35	31 2	31 2	31 2	31 2	35	6 2	6 2	6 2	6 2					35
34	30 2	30 2	30 2	30 2	34	5 2	5 2	5 2	5 2					34
33	29 2	29 2	29 2	29 2	33	4 2	4 2	4 2	4 2					33
32	28 2	28 2	28 2	28 2	32	3 2	3 2	3 2	3 2					32
31	27 2	27 2	27 2	27 2	31	2 2	2 2	2 2	2 2					31
30	26 2	26 2	26 2	26 2	30	1 2	1 2	1 2	1 2					30
29	5A40 5	5B40 5	5C40 5	5D40 5	29	5A15 5	5B15 5	5C15 5	5D15 5					29
28	39 5	39 5	39 5	39 5	28	14 5	14 5	14 5	14 5					28
27	38 5	38 5	38 5	38 5	27	13 5	13 5	13 5	13 5					27
26	37 5	37 5	37 5	37 5	26	12 5	12 5	12 5	12 5					26
25	36 5	36 5	36 5	36 5	25	11 5	11 5	11 5	11 5					25
24	35 5	35 5	35 5	35 5	24	10 5	10 5	10 5	10 5					24
23	34 5	34 5	34 5	34 5	23	9 5	9 5	9 5	9 5					23
22	33 5	33 5	33 5	33 5	22	8 5	8 5	8 5	8 5					22
21	32 5	32 5	32 5	32 5	21	7 5	7 5	7 5	7 5					21
20	31 5	31 5	31 5	31 5	20	6 5	6 5	6 5	6 5					20
19	30 5	30 5	30 5	30 5	19	5 5	5 5	5 5	5 5					19
18	29 5	29 5	29 5	29 5	18	4 5	4 5	4 5	4 5					18
17	28 5	28 5	28 5	28 5	17	3 5	3 5	3 5	3 5					17
16	27 5	27 5	27 5	27 5	16	2 5	2 5	2 5	2 5					16
15	26 5	26 5	26 5	26 5	15	1 5	1 5	1 5	1 5					15
14	5A40 6	5B40 6	5C40 6	5D40 6	14	5A15 6	5B15 6	5C15 6	5D15 6					14
13	39 6	39 6	39 6	39 6	13	14 6	14 6	14 6	14 6					13
12	38 6	38 6	38 6	38 6	12	13 6	13 6	13 6	13 6					12
11	37 6	37 6	37 6	37 6	11	12 6	12 6	12 6	12 6					11
10	36 6	36 6	36 6	36 6	10	11 6	11 6	11 6	11 6					10
9	35 6	35 6	35 6	35 6	9	10 6	10 6	10 6	10 6					9
8	34 6	34 6	34 6	34 6	8	9 6	9 6	9 6	9 6					8
7	33 6	33 6	33 6	33 6	7	8 6	8 6	8 6	8 6					7
6	32 6	32 6	32 6	32 6	6	7 6	7 6	7 6	7 6					6
5	31 6	31 6	31 6	31 6	5	6 6	6 6	6 6	6 6					5
4	30 6	30 6	30 6	30 6	4	5 6	5 6	5 6	5 6					4
3	29 6	29 6	29 6	29 6	3	4 6	4 6	4 6	4 6					3
2	28 6	28 6	28 6	28 6	2	3 6	3 6	3 6	3 6					2
1	27 6	27 6	27 6	27 6	1	2 6	2 6	2 6	2 6					1
0	26 6	26 6	26 6	26 6	0	1 6	1 6	1 6	1 6					0

I0 I1 I2 I3



I4 I5 I6 I7

6601/04 CENTRAL PROCESSOR
BIT LOCATIONS & TEST POINTS
I0 → I7 REGISTERS
PUB. NO. 60119300


REV. K 4.2





PARCEL ORGANIZATION




PARCEL COUNT





INSTRUCTION WORD / PARCEL DISTRIBUTION






d5 input Buffer reg









CONTROL DATA
CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
INSTRUCTION STACK
PARCEL EXTRACTION

PRODUCT
6601/04/13/14
SIZE DRAWING NO.
C 60119300 REV
BT
SHEET 51 11





U_o

	Module-TP	
14	5E22	5
13	21	5
12	20	5
11	19	5
10	18	5
9	5D25	5
8	24	5
7	23	5
6	22	5
5	21	5
4	20	5
3	19	5
2	18	5
1	17	5
0	16	5

U_1

	Module-TP	
	5E22	6
	21	6
	20	6
	19	6
	18	6
	5D25	6
	24	6
	23	6
	22	6
	21	6
	20	6
	19	6
	18	6
	17	6
	16	6

U_2

	Module-TP	
f m	2	5E32
	1	4
	0	6
	2	2
i	1	1
	0	3
	2	5E14
	1	3
j	0	6
	2	5E13
	1	4
k	0	3
	2	5E12
	1	
	0	

U_o

	Module-Tp	
29	5E22	52
28	21	52
27	20	52
26	19	52
25	18	52
24	5D25	52
23	24	52
22	23	52
21	22	52
20	21	52
19	20	52
18	19	52
17	18	52
16	17	52
15	16	52

	Module-TP	
	5E22	51
		29
		28
		27
		26
	5D25	51
		24
		23
		22
		21
		20
		19
		18
		17
		16
		15

K

U_o

U_1

	Module-TP	
17	5M30	6
16		5
15		4
14		3
13		2
12		1
11	5M29	6
10		5
9		4
8		3
7		2
6		1
5	5M28	6
4		5
3		4
2		3
1		2
0		1

R

	Module-TP	
17	5N39	2
16		5
15		4
14		3
13		2
12		1
11	5M29	6
10		5
9		4
8		3
7		2
6		1
5	5M28	6
4		5
3		4
2		3
1		2
0		1

6601 Bit Locations & TP's.


U^o , U^1 , U^2 Registers


K Register


R Register

Pub. No. 60119300

Rev. K Page 16










COMPUTER DIVISION


TITLE
CENTRAL PROCESSOR
INSTRUCTION CONTROL
UNIT REQUEST, UNIT BUSY
& ISSUE, SERIALS I-7


PRODUCT
6601/04
SIZE DRAWING NO.
C 60119300 REV
M
SHEET 56 21














NOTE:


THIS TIMING DIAGRAM ASSUMES NO MEMORY AND/OR FUNCTIONAL UNIT CONFLICTS.
NOTE THAT THE GO FF REMAINS SET UNTIL ALL PARCELS OF AN INSTRUCTION WORD
HAVE BEEN ISSUED TO THE SCOREBOARD. EFFECTIVELY, THEN, A MEMORY AND/OR F.U.
CONFLICT MERELY "LENGTHENS" THE TIMING CHART.

 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE	PRODUCT	
		6601	
SIZE	DRAWING NO.	REV	
C	60119300	C	
SHEET	59	27	

SCOREBOARD

Concurrent operations in the Central Processor are controlled by a generalized queue and reservation scheme called the scoreboard. The scoreboard maintains a running status file of each operating register, functional unit and data trunk in the Central Processor. Typically, this file is made up of two, three and four-bit quantities identifying the nature of the unit and register usage. These status conditions (or designators) are examined as each new instruction is brought up. If no waiting is required, the execution of the instruction is begun immediately under control of the unit itself. If waiting is required (for example, an input









operand may not yet be available) the scoreboard controls the delay and, when released, allows the unit to begin its execution of the instruction. The fact that one instruction is waiting does not necessarily prevent later instructions from being brought up and issued. The two restrictions on issuing are that the unit requested must be free, and that the result register must not be reserved for the result of a previously issued instruction. In the absence of these two restraints, instructions may be issued every minor cycle. Thus, several instructions may be executed concurrently, not necessarily in the same order as that of the original program.



SCOREBOARD DESIGNATORS

1. **F Designators:** These three bit designators assign specific operating registers to the selected functional unit. In the general case, F_i designates the result register whereas F_j and F_k designate the entry operand registers. The shift and increment units have multiple F designators for assigning either X, B or A registers. These designators are used to gate the entry and exit control networks which direct the data flow on trunks between the operating registers and the functional units.
2. **Q Designators:** If an entry operand register has been previously reserved for the result of another functional unit already in operation, the four-bit Q designator specifies the reserving unit. These designators are used to set read flags for the entry operands.
3. **XBA Designators:** The result register reservation list is held in the twenty-four XBA designators. Each designator contains the four-bit* binary code of the current reserving unit. If there is no reserving unit, the designator is cleared. These designators are used both to prohibit the issuance of subsequent instructions which call for a result register previously reserved, and to set Q designators which indicate any entry operand conflicts that may exist.

* For all B and A designators, the upper two bits are always zero.



* USED IN STORE INSTRUCTIONS (5X) WHERE I=6+7.

** F06 IS A CK MODULE IN SERIALS 1-7.

FUNCTIONAL UNIT	Q (OCTAL)
INCREMENT 1	01
INCREMENT 2	02
SHIFT	03
BOOLEAN	04
DIVIDE	05
MULTIPLY 1	06
MULTIPLY 2	07
READ MEMORY, CHAN. 1	11
READ MEMORY, CHAN. 2	12
READ MEMORY, CHAN. 3	13
READ MEMORY, CHAN. 4	14
READ MEMORY, CHAN. 5	15
LONG ADD	16
ADD	17


X	B	A	DESIGNATORS
0	H01	H09	H09
1	H02	H10	H10
2	H03	H11	H11
3	H04	H12	H12
4	H05	N11	N11
5	H06	N12	N12
6	H07	N13	N13
7	H08	N14	N14


X	2 ³	2 ²	2 ¹	2 ⁰
B	—	—	△	△
A	—	—	△	△


F DESIGNATORS	2 ³	2 ²	2 ¹	2 ⁰
Q DESIGNATORS	△	△	△	△


PLACING SCOREBOARD RESERVATIONS

When an instruction is issued to the scoreboard ($U^1 \rightarrow U^2$) the fm portion, or operation code, is translated to set various reservation control flip-flops. These include Unit Request (to specify the functional unit), Select (to specify entry operand register groups), and Result flip-flops (to specify result register groups). The particular registers within the specified register groups are identified from translations of the i, j and k portions of U^2 . Signals emanating from U^2 set the appropriate Unit Busy flip-flops and scoreboard designators F, Q, and XBA.














CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR SCOREBOARD SET F (LONG ADD, F _j)	PRODUCT 6601/04/13/14	
		SIZE C	DRAWING NO. 6019300 REV L
SHEET 64	37		


















*D22-D25 AND E18-E22 ARE IB MODULES IN SERIALS 1-7.

 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR SCOREBOARD SET XBA LONG ADD (16) TO X4	PRODUCT 6601/04/13/14 SIZE DRAWING NO. C 6019300 REV L




F - Q design set
every 100 ns after st read
each FU has own F + Q design

263

for second + third order conflicts


CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE SCOREBOARD BLOCK DIAGRAM REQUEST RELEASE CIRCUITS	PRODUCT 6601	
		SIZE C	DRAWING NO. 60119300 REV C
		SHEET 69	47

$Q_j \cdot Q_k$
from all
functional
units




TITLE
CENTRAL PROCESSOR
SCOREBOARD
ALL CLEAR BLOCK DIAGRAM

PRODUCT
6601
SIZE DRAWING NO.
C 60119300 REV C
SHEET 70 49






From Test Q Net.




One and only one read flag is set.


any output go 0
means a read flag
set for that F.U.







CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR SCOREBOARD REQUEST RELEASE (BOOLEAN) TO GO STORE (BOOLEAN)	PRODUCT 6601
	SIZE DRAWING NO. C 60119300	REV AG










59	8A20	6	8A24	6	8B18	6	8B22	6	8B26	6	59
38		5		5		5		5		5	58
57		4		4		4		4		4	57
56		3		3		3		3		3	56
55		2		2		2		2		2	55
54		1		1		1		1		1	54
53	8A19	6	8A23	6	8B17	6	8B21	6	8B25	6	53
52		5		5		5		5		5	52
51		4		4		4		4		4	51
50		3		3		3		3		3	50
49		2		2		2		2		2	49
48		1		1		1		1		1	48
47	8A18	6	8A22	6	8A26	6	8B20	6	8B24	6	47
46		5		5		5		5		5	46
45		4		4		4		4		4	45
44		3		3		3		3		3	44
43		2		2		2		2		2	43
42		1		1		1		1		1	42
41	8A17	6	8A21	6	8A25	6	8B19	6	8B23	6	41
40		5		5		5		5		5	40
39		4		4		4		4		4	39
38		3		3		3		3		3	38
37		2		2		2		2		2	37
36		1		1		1		1		1	36
35	7D25	6	7E25	6	7F25	6	7J25	6	7C25	6	35
34		5		5		5		5		5	34
33		4		4		4		4		4	33
32		3		3		3		3		3	32
31		2		2		2		2		2	31
30		1		1		1		1		1	30
29	7D24	6	7E24	6	7F24	6	7J24	6	7C24	6	29
28		5		5		5		5		5	28
27		4		4		4		4		4	27
26		3		3		3		3		3	26
25		2		2		2		2		2	25
24		1		1		1		1		1	24
23	7D23	6	7E23	6	7F23	6	7J23	6	7C23	6	23
22		5		5		5		5		5	22
21		4		4		4		4		4	21
20		3		3		3		3		3	20
19		2		2		2		2		2	19
18		1		1		1		1		1	18
17	7D22	6	7E22	6	7F22	6	7J22	6	7C22	6	17
16		5		5		5		5		5	16
15		4		4		4		4		4	15
14		3		3		3		3		3	14
13		2		2		2		2		2	13
12		1		1		1		1		1	12
11	7D21	6	7E21	6	7F21	6	7J21	6	7C21	6	11
10		5		5		5		5		5	10
9		4		4		4		4		4	9
8		3		3		3		3		3	8
7		2		2		2		2		2	7
6		1		1		1		1		1	6
5	7D20	6	7E20	6	7F20	6	7J20	6	7C20	6	5
4		5		5		5		5		5	4
3		4		4		4		4		4	3
2		3		3		3		3		3	2
1		2		2		2		2		2	1
0		1		1		1		1		1	0

D1 D2 D3 D4 D5

6601 /04 CENTRAL PROCESSOR
D REGISTERS
BIT LOCATIONS & TEST POINTS
PUB. NO. 601I9300 REV. K 64



Bit	Module-TP	Module-TP	Module-TP	Module-TP
59	8C22	6	8C28	6
58	5	5	4	4
57	4	4	4	4
56	1	1	1	1
55	8C21	6	8C27	6
54	5	5	5	5
53	4	4	4	4
52	1	1	1	1
51	8C20	6	8C26	6
50	5	5	5	5
49	4	4	4	4
48	1	1	1	1
47	8C19	6	8C25	6
46	5	5	5	5
45	4	4	4	4
44	1	1	1	1
43	8C18	6	8C24	6
42	5	5	5	5
41	4	4	4	4
40	1	1	1	1
39	8C17	6	8C23	6
38	5	5	5	5
37	4	4	4	4
36	1	1	1	1
35	7D14	6	7E17	6
34	5	5	5	5
33	4	4	4	4
32	1	1	1	1
31	7D13	6	7E16	6
30	5	5	5	5
29	4	4	4	4
28	1	1	1	1
27	7D12	6	7E15	6
26	5	5	5	5
25	4	4	4	4
24	1	1	1	1
23	7C17	6	7E14	6
22	5	5	5	5
21	4	4	4	4
20	1	1	1	1
19	7C16	6	7E13	6
18	5	5	5	5
17	4	4	4	4
16	1	1	1	1
15	7C15	6	7E12	6
14	5	5	5	5
13	4	4	4	4
12	1	1	1	1
11	7C14	6	7D17	6
10	5	5	5	5
9	4	4	4	4
8	1	1	1	1
7	7C13	6	7D16	6
6	5	5	5	5
5	4	4	4	4
4	1	1	1	1
3	7C12	6	7D15	6
2	5	5	5	5
1	4	4	4	4
0	1	1	1	1

Bit	Module-TP	Module-TP	Module-TP	Module-TP
59	8E22	5	8E28	5
58	5	6	6	6
57	4	3	3	3
56	1	1	1	1
55	8E21	5	8E27	5
54	5	6	6	6
53	4	3	3	3
52	1	1	1	1
51	8E20	5	8E26	5
50	5	6	6	6
49	4	3	3	3
48	1	1	1	1
47	8E19	5	8E25	5
46	5	6	6	6
45	4	3	3	3
44	1	1	1	1
43	8E18	5	8E24	5
42	5	6	6	6
41	4	3	3	3
40	1	1	1	1
39	8E17	5	8E23	5
38	5	6	6	6
37	4	3	3	3
36	1	1	1	1
35	7D14	6	7G14	6
34	5	5	5	5
33	4	4	4	4
32	1	1	1	1
31	7D13	6	7E16	6
30	5	5	5	5
29	4	4	4	4
28	1	1	1	1
27	7D12	6	7G12	6
26	5	5	5	5
25	4	4	4	4
24	1	1	1	1
23	7C17	6	7E14	6
22	5	5	5	5
21	4	4	4	4
20	1	1	1	1
19	7C16	6	7E13	6
18	5	5	5	5
17	4	4	4	4
16	1	1	1	1
15	7C15	6	7E12	6
14	5	5	5	5
13	4	4	4	4
12	1	1	1	1
11	7C14	6	7D17	6
10	5	5	5	5
9	4	4	4	4
8	1	1	1	1
7	7C13	6	7D16	6
6	5	5	5	5
5	4	4	4	4
4	1	1	1	1
3	7C12	6	7D15	6
2	5	5	5	5
1	4	4	4	4
0	1	1	1	1


Bit	Module-TP	Module-TP	Module-TP	Module-TP
59	8F22	5	8F28	5
58	5	6	6	6
57	4	3	3	3
56	1	1	1	1
55	8E21	5	8F21	5
54	5	6	6	6
53	4	3	3	3
52	1	1	1	1
51	8E20	5	8F20	5
50	5	6	6	6
49	4	3	3	3
48	1	1	1	1
47	8E19	5	8F19	5
46	5	6	6	6
45	4	3	3	3
44	1	1	1	1
43	8E18	5	8F18	5
42	5	6	6	6
41	4	3	3	3
40	1	1	1	1
39	8E17	5	8F17	5
38	5	6	6	6
37	4	3	3	3
36	1	1	1	1
35	7D14	6	7G25	6
34	5	5	5	5
33	4	4	4	4
32	1	1	1	1
31	7D13	6	7G13	6
30	5	5	5	5
29	4	4	4	4
28	1	1	1	1
27	7D12	6	7G23	6
26	5	5	5	5
25	4	4	4	4
24	1	1	1	1
23	7C17	6	7G22	6
22	5	5	5	5
21	4	4	4	4
20	1	1	1	1
19	7C16	6	7E21	6
18	5	5	5	5
17	4	4	4	4
16	1	1	1	1
15	7C15	6	7F15	6
14	5	5	5	5
13	4	4	4	4
12	1	1	1	1
11	7C14	6	7L18	6
10	5	5	5	5
9	4	4	4	4
8	1	1	1	1
7	7C13	6	7L17	6
6	5	5	5	5
5	4	4	4	4
4	1	1	1	1
3	7C12	6	7L16	6
2	5	5	5	5
1	4	4	4	4
0	1	1	1	1

Bit	Module-TP	Module-TP	Module-TP	Module-TP
59	5	6	6	6
58	4	5	5	5
57	3	4	4	4
56	2	3	3	3
55	1	2	2	2
54	0	1	1	1
53	0	1	1	1
52	0	1	1	1
51	0	1	1	1
50	0	1	1	1
49	0	1	1	1
48	0	1	1	1
47	0	1	1	1
46	0	1	1	1
45	0	1	1	1
44	0	1	1	1
43	0	1	1	1
42	0	1	1	1
41	0	1	1	1
40	0	1	1	1
39	0	1	1	1
38	0	1	1	1
37	0	1	1	1
36	0	1	1	1
35	0	1	1	1
34	0	1	1	1
33	0	1	1	1
32	0	1	1	1
31	0	1	1	1
30	0	1	1	1
29	0	1	1	1
28	0	1	1	1
27	0	1	1	1
26	0	1	1	1
25	0	1	1	1
24	0	1	1	1
23	0	1	1	1
22	0	1	1	1
21	0	1	1	1
20	0	1	1	1
19	0	1	1	1
18	0	1	1	1
17	0	1	1	1
16	0	1	1	1
15	0	1	1	1
14	0	1	1	1
13	0	1	1	1
12	0	1	1	1
11	0	1	1	1
10	0	1	1	1
9	0	1	1	1
8	0	1	1	1
7	0	1	1	1
6	0	1	1	1
5	0	1	1	1
4	0	1	1	1
3	0	1	1	1
2	0	1	1	1
1	0	1	1	1
0	0	1	1	1

6601/04 CENTRAL PROCESSOR
 X,B AND A OPERATING REGISTERS
 BIT LOCATIONS AND TEST POINTS
 PUB. NO. 60119300 REV. K 66

Bit Locations & Test Points:
 A0 → A₇ Registers (18 Bit)
 B0 → B₇ Registers (18 Bit)
 X₀ → X₇ Registers (60 Bit)

Bit Bit Bit Bit Bit Bit Bit Bit




TITLE
CENTRAL PROCESSOR
OPERATING REGISTERS
X, B, & A BIT LOCATION

PRODUCT
6601/04
SIZE DRAWING NO.
C 60119300 REV
SHEET 78 67

	Module	Pin	TP	Module	Pin	TP
Go Store X_i Mult $\rightarrow X$						
Go	5H38	5	1	7G27	17	4
0		1	2		16	5
1		26	5		4	1
2		22	6		5	2
Go	5H38	7	1	8G06	17	4
0		3	2		5	2
1		28	5		4	1
2		24	6		16	5
Go Store X_i Add $\rightarrow X$						
Go	5H39	5	1	7I28	17	4
0		1	2		16	5
1		26	5		4	1
2		22	6		5	2
Go	5H39	7	1	8G07	17	4
0		3	2		5	2
1		28	5		4	1
2		24	6		16	5
Go Store X_i Inc $\rightarrow X$						
Go	5H40	5	1	7H28	17	4
0		1	2		16	5
1		26	5		4	1
2		22	6		5	2
Go	5H40	7	1	8G08	17	4
0		3	2		5	2
1		28	5		4	1
2		24	6		16	5
Go Store B_i Inc $\rightarrow B$						
Go	5H41	5	1	7K33	17	4
0		1	2		16	5
1		26	5		4	1
2		22	6		5	2
Go Store B_j Shift $\rightarrow B$						
Go	5I41	5	1	7K34	17	4
0		1	2		16	5
1		26	5		4	1
2		22	6		5	2
Go Store A_i Inc $\rightarrow A$						
Go	5H42	5	1	7H27	17	4
0		1	2		16	5
1		26	5		4	1
2		22	6		5	2

Score - Board \rightarrow Entry Control





	Module	Pin	TP	Module	Pin	TP	Module	Pin	TP	Module	Pin	TP	Module	Pin	TP
Go Read X_j X \rightarrow Inc	Go	5K40	5	1	7J27	21	4	Go Read B_j B \rightarrow Inc	Go	5L41	5	1	7L34	5	
0		1	2		24	5		0		1	2		10		
1		26	5		7J28	25	1	1		26	5		7		
2		22	6		10	3		2		22	6		26		
Go Read X_j X \rightarrow Add	Go	5K41	5	1	7J28	7		Go Read B_j B \rightarrow Add	Go	5M41	5	1	7M34	7	
0		1	2					0		1	2		26		
1		26	5					1		26	5		21		
2		22	6					2		22	6		24		
Go	5K41	7	1	8E01	21	4	Go Read B_k B \rightarrow Inc	Go	5L42	5	1	7L34	21		
0		3	2		5	1		0		1	2		24		
1		28	5		7	2		1		26	5		7		
2		24	6		10	3		2		22	6		26		
Go Read X_j X \rightarrow Mult Go	Go	5J41	5	1	7I26	7		Go Read A_j A \rightarrow Inc	Go	5M42	5	1	7G26	5	
0		1	2					0		1	2		10		
1		26	5					1		26	5		7		
2		22	6					2		22	6		26		
Go	5J41	7	1	8F01	21	4	Memory to D	Go	5I42	5	1	7G28	17	4	
0		3	2		5	1		0		1	2		4		
1		28	5		7	2		1		26	5		5		
2		24	6		10	3		2		22	6		2		
Go Read X_k X \rightarrow Add Go	Go	5K42	5	1	7I26	5		Go	5I42	7	1	8G05	17	4	
0		1	2		10			0		3	2		5		
1		26	5		7			1		28	5		4		
2		22	6		26			2		24	6		16		
Go	5K42	7	1	8F01	21	4	X to Memory	Go	5O31	5	1	7H26	4	1	
0		3	2		5	1		0		1	2		6		
1		28	5		7	2		1		26	5		7		
2		24	6		10	3		2		22	6		27		
Go Read X_k X \rightarrow Mult Go	Go	5J42	5	1	7I26	21		Go	5O31	7	1	8G02	21	4	
0		1	2		24			0		3	2		5		
1		26	5		7I27	5		1		28	5		7		
2		22	6		10			2		24	6		10		
Go	5J42	7	1	8F02	21	4	Exchange	5O33	5	1	7G37	5	1		
0		3	2		5	1		0		7	1		8E01	24	5
1		28	5		7	2		1		28	5		10		
2		24	6		10	3		2		24	6		10		

D \rightarrow X Signal on CH 8

6601/04 Central Processor
Go Read, Go Store
MEM \rightarrow D, D \rightarrow X, X \rightarrow MEM.
Exchange.

REV. K 68.0






* THE INCR TRUNK SERVES THE INCREMENT FUNCTIONAL UNITS.
THE MULT TRUNK SERVES THE MULTIPLY, DIVIDE, AND BOOLEAN FUNCTIONAL UNITS.
THE ADD TRUNK SERVES THE ADD, LONG ADD, AND SHIFT FUNCTIONAL UNITS.


one is only FU that
can use A as operand


each jump P87.
60-67






* THE ADD TRUNK SERVES THE ADD, LONG ADD, AND SHIFT FUNCTIONAL UNITS.

CONTROL DATA CORPORATION	TITLE	CENTRAL PROCESSOR EXIT CONTROL, A&B REGISTERS CHASSIS 7 BLOCK DIAGRAM	PRODUCT
			6601/04
	SIZE	DRAWING NO.	K
	C	60119300	
	SHEET	PAGE	68.5
	227		








CHASSIS 6

lower 36 bits





		Source Module	TP	Cable Tab	Color	Cable Tab	Destin. Module	TP
Add	Go Add	5E40	25		5W12	91	8W12	8H01 10 3
	Transmit Add	5J40	19	6	903		8G02 24 5	
	Request Rel. Add *	8H06	6		8W22	98	5W26	5K23 19 6
Long Add	Go Long Add	5E40	27		5W12	90	8W12	8H01 5 1
	Transmit Long Add	5J40	21		901		8F01 24 5	
	Request Rel. Long Add *	8H06	8		5W12	906	5W12	5K22 19 6
Boolean	Go Boolean	5E40	21		5W13	902	2W21	2L11 16 4
	Transmit Boolean	5J40	10		99		2L11	18 6
	Request Rel. Boolean *	2E01	6	2	2W21	906	5W13	5J23 19 6
Divide	Go Divide	5J40	8		5W13	903	2W21	2L11 12 1
	Transmit Divide	5J40	27		900		2L11	14 3
	Request Rel. Divide *	2E01	8	1	2W21	905	5W13	5J24 19 6
Increment 1	Go Inc. 1	5M08	10		→			5M33 25
	Transmit Inc. 1	5R32	17/19		→			5F41/42 14
	Request Rel. Inc. 1 *	5E38	25		→			5I21 19 6
Increment 2	Go Inc. 2	5M08	17		→			5M33 4
	Transmit Inc. 2	5R32	17/19		→			5F41/42 14
	Request Rel. Inc. 2 *	5E38	27		→			5J21 19 6
Multiply 1	Go Mult. 1	5J40	4		5W14	90	6W16	6I09 23 6
	Transmit Mult. 1		23		93		6L08	26 6
	Request Rel. Mult. 1 *	6H09	1	2	6W16	95	5W14	5J25 19 6
Multiply 1 Exp	Go Mult. 1 Exp. to Ch. 2	6H10	1	2	6W22	905	2W26	2M11 14 2
	Transmit Mult. 1 Exp.	5O25	10		5W13	907	2W21	2O09 7 2
Multiply 2	Go Mult. 2	5J40	6		5W14	900	6W16	6J09 23 6
	Transmit Mult. 2		25		94		6L08	2 1
	Request Rel. Mult. 2 *	6K09	1	2	6W16	905	5W14	5K21 19 6
Multiply 2 Exp	Go Mult. 2 Exp. to Ch. 2	6K10	1	2	6W22	906	2W26	2M11 16 5
	Transmit Mult. 2 Exp.	5O35	12	1	5W13	908	2W21	2O09 21 5
Shift	Go shift	5E40	23		5W12	907	8W12	8H01 26 6
	Transmit Shift	5J40	12	1	902		8G01	24 5
	Request Rel. Shift *	8H06	4		8W12	904	5W12	5J22 19 6

* Request release from Function Unit to Scoreboard.
 Module in Source column is F. U. Module in
 Destination column is Scoreboard.



6601/04 Central Processor
 Go, Transmit, and Req. Rel.
 for Functional Units.
 Pub. No. 60119300
 Rev. K 70





DATA TRUNK PRIORITIES	
OPERANDS	RESULTS
1. ADD 2. SHIFT 3. LONG ADD	I. SHIFT 2. ADD 3. LONG ADD
1. DIVIDE 2. MULT 1 3. MULT 2 4. BOOLEAN	I. BOOLEAN 2. DIVIDE 3. MULT 1 4. MULT 2
1. INC 1 2. INC 2	I. INC 1 2. INC 2

CENTRAL MEMORY DATA TRUNKS

Memory → X		X → Memory						
Bit	Module-TP	Module-TP	Module-TP	Module-TP	Bit			
59	10I18	8B04	5	8B12	5	2A17	6	59
58	10I17	1	6		5	58		
57	10I16	8B03	5	1	4	57		
56	10I15	1	8B11	5	3	56		
55	10I14	8B02	5	6	2	55		
54	10I12	1	1	1	1	54		
53	10I11	8B01	5	8B10	5	2A16	6	53
52	10I10	1	6		5	52		
51	10I09	8A08	5	1	4	51		
50	10I08	1	8B09	5	3	50		
49	10I05	8A07	5	6	2	49		
48	10I04	1	1	1	1	48		
47	10I03	8A06	5	8A12	5	2A15	6	47
46	10I02	1	6		5	46		
45	10I01	8A05	5	1	4	45		
44	9I42	1	8A11	5	3	44		
43	9I41	8A04	5	6	2	43		
42	9I40	1	1	1	1	42		
41	9I39	8A03	5	8A10	5	2A14	6	41
40	9I38	1	6		5	40		
39	9I36	8A02	5	1	4	39		
38	9I35	1	8A09	5	3	38		
37	9I34	8A01	5	6	2	37		
36	9I33	1	1	1	1	36		
35	9I32	7C42	5	7E27	6	2A13	6	35
34	9I29	1	5		5	34		
33	9I28	7C41	5	1	4	33		
32	9I27	1	7E26	6	3	32		
31	9I26	7C40	5	5	2	31		
30	9I25	1	1	1	1	30		
29	4I18	7C39	5	7F35	6	2A12	6	29
28	4I17	1	5		5	28		
27	4I16	7C38	5	1	4	27		
26	4I15	1	7F34	6	3	26		
25	4I14	7C37	5	5	2	25		
24	4I12	1	1	1	1	24		
23	4I11	7B42	5	7F33	6	2A11	6	23
22	4I10	1	5		5	22		
21	4I09	7B41	5	1	4	21		
20	4I08	1	7F32	6	3	20		
19	4I05	7B40	5	5	2	19		
18	4I04	1	1	1	1	18		
17	4I03	7B39	5	7F31	6	2A10	6	17
16	4I02	1	5		5	16		
15	4I01	7B38	5	1	4	15		
14	3I42	1	7F30	6	3	14		
13	3I41	7B37	5	5	2	13		
12	3I40	1	1	1	1	12		
11	3I39	7A42	5	7F29	6	2A09	6	11
10	3I38	1	5		5	10		
9	3I36	7A41	5	1	4	9		
8	3I35	1	7F28	6	3	8		
7	3I34	7A40	5	5	2	7		
6	3I33	1	1	1	1	6		
5	3I32	7A39	5	7F27	6	2A08	6	5
4	3I29	1	5		5	4		
3	3I28	7A38	5	1	4	3		
2	3I27	1	7F26	6	3	2		
1	3I26	7A37	5	5	2	1		
0	3I25	1	1	1	0			

ADD, SHIFT, AND LONG ADD DATA TRUNKS

"j" Operand *		"k" Operand *		"i" Result									
Bit	Module-TP	Module-TP	Module-TP	Module-TP	Module-TP	Module-TP	Bit						
59	8C36	5	8L08	5	8G34	4	8L08	6	8H16	6	8E05	5	59
58	8C35	6		2	8D35	5		1	5	1	58		
57	8C34	5	8L07	5	8D34	5	8L07	6	2	8E04	5	57	
56	8C33	5		2	8D33	5		1	1	1	56		
55	8C32	5	8L06	5	8D32	5	8L06	6	8H15	6	8E03	5	55
54	8C31	5		2	8D31	5		1	5	1	54		
53	8C30	5	8L05	5	8D30	5	8L05	6	2	8E02	5	53	
52	8C29	5		2	8D29	5		1	1	1	52		
51	8A42	5	8L04	5	8B42	5	8L04	6	8H14	6	8D08	5	51
50	8A41	5		2	8B41	5		1	5	1	50		
49	8A40	5	8L03	5	8B40	5	8L03	6	2	8D07	5	49	
48	8A39	5		2	8B39	5		1	1	1	48		
47	8A38	5	8L02	5	8B38	5	8L02	6	8H13	6	8D06	5	47
46	8A37	5		2	8B37	5		1	5	1	46		
45	8A36	5	8L01	5	8B36	5	8L01	6	2	8D05	5	45	
44	8A35	5		2	8B35	5		1	1	1	44		
43	8A34	5	8K11	5	8B34	5	8K11	6	8H12	6	8D04	5	43
42	8A33	5		2	8B33	5		1	5	1	42		
41	8A32	5	8K10	5	8B32	5	8K10	6	2	8D03	5	41	
40	8A31	5		2	8B31	5		1	1	1	40		
39	8A30	5	8K09	5	8B30	5	8K09	6	8H11	6	8D02	5	39
38	8A29	5		2	8B29	5		1	5	1	38		
37	8A28	5	8K08	5	8B28	5	8K08	6	2	8D01	5	37	
36	8A27	5		2	8B27	5		1	1	1	36		
35	7M38	6	8K07	5	7N42	6	8K07	6	8N04	6	7K42	5	35
34	7M37	6		2	8K06	5		1	5	1	34		
33	7M36	6	8K05	5	7N41	6	8K05	6	1	7K41	5	33	
32	7M35	6		2	8K04	5		1	1	1	32		
31	7M34	6	8K03	5	7N39	6	8K03	6	1	7K38	5	31	
30	7M33	6		2	8K02	5		1	5	1	30		
29	7M32	6	8K01	5	7N38	6	8K01	6	8N01	6	7J42	5	29
28	7M31	6		2	8K00	5		1	1	1	28		
27	7M30	6	8K03	5	7N37	6	8K03	6	1	7K37	5	27	
26	7M29	6		2	8K02	5		1	5	1	26		
25	7M28	6	8K01	5	7N36	6	8K01	6	1	7K36	5	25	
24	7M27	6		2	8K00	5		1	1	1	24		
23	7L42	6	8K01	5	7N35	6	8K01	6	8N01	6	7J41	5	23
22	7L41	6		2	8K00	5		1	5	1	22		
21	7L40	6	8J11	5	7N34	6	8J11	6	2	7J41	5	21	
20	7L39	6		2	8J10	5		1	1	1	20		
19	7L38	6	8J09	5	7N33	6	8J09	6	2	7J39	5	19	
18	7L37	6		2	8J08	5		1	5	1	18		
17	7L36	6	8J07	5	7N32	6	8J07	6	2	7J38	5	17	
16	7L35	6		2	8J06	5		1	5	1	16		
15	7L34	6	8J05	5	7N31	6	8J05	6	2	7J37	5	15	
14	7L33	6		2	8J04	5		1	5	1	14		
13	7L32	6	8J03	5	7N30	6	8J03	6	2	7J36	5	13	
12	7L31	6		2	8J02	4		1	1	1	12		
11	7L30	6	8J01	5	7M42	6	8J01	6	8M03	6	7H42	5	11
10	7L29	6		2	8J00	5		1	5	1	10		
9	7L28	6	8J05	5	7M41	6	8J05	6	2	7H41	5	9	
8	7L27	6		2	8J04	5		1	1	1	8		
7	7L26	6	8J03	5	7M40	6	8J03	6	2	7H40	5	7	
6	7L25	6		2	8J02	4		1	5	1	6		
5	7L24	6	8J01	4	7M39	6	8J01	4	2	7H39	5	5	
4	7L23	6		2	8J00	4		1	5	1	4		
3	7L22	6	8L10	5	7M38	6	8L10	5	2	7H38	5	3	
2	7L21	6		2	8J09	4		1	5	1	2		
1	7L20	6	8L09	5	7M37	6	8L09	5	2	7O38	5	1	
0	7L19	6		2	8L08	5		1	1	1	0		

INCREMENT DATA TRUNKS

"j" Operand		"k" Operand				
Bit	Module-TP	Module-TP	Module-TP	Module-TP	Bit	
17	7K32	6	5O30	2	7L32	6
16		5		5		6
15		1	5O29	2	7L31	6
14	7K31	6		5	5O28	1
13		5		5	5O28	1
12		1	5	5	5O27	1
11	7K30	6	5O27	2	7L30	6
10		5		5	5O27	1
9	1	5O26	2	1	5O26	1
8	7K29	6		5	5O26	1
7		5		5	5O25	1
6		1	5	5	5O25	1
5	7K28	6	5O24	2	7L28	6
4		5		5	5O24	1
3	1	5O23	2	1	5O23	1
2	7K27	6		5	5O23	1
1		5		5	5O22	1
0	0	1	5	5	5O22	1
"i" Result						
Bit	Module-TP	Module-TP	Module-TP	Module-TP	Module-TP	
17	5F42	5	7G41	5		
16		6	7G40	5		
15		1	7G39	5		
14		1	7G38	5		
13		1				

MULTIPLY, DIVIDE, AND BOOLEAN DATA TRUNKS


EXONENT	"j" Operand (A)				"j" Operand (B)				"k" Operand (A)				"k" Operand (B)				"i" Result (A)				"i" Result (B)												
	Bit		Module-TP	Module-TP	Bit		Module-TP	Module-TP	Bit		Module-TP	Module-TP	Bit		Module-TP	Module-TP	Bit		Module-TP	Module-TP	Bit		Module-TP	Module-TP	Bit								
			59	8F12	5	6F06	4	8F12	5	2L10	6	59	8D12	5	6F07	4	-8D12	5	2M10	6	59	2K15	6	→	→	→	8C08	5	59				
58			6	→		→				5	58		6	→			2	57		5	58	5	→	→	→	8C07	5	57					
57			1	→		→				2	57		1	→				1	56		2	57	1	→	→	→	8C07	5	57				
56			5	→		→				1	56		8D11	5	→				1	56		1	56	1	→	→	→	8C06	5	55			
55			6	→		→				5	54		8D10	5	→				5	54		5	54	2	→	→	→	8C06	5	54			
54			1	→		→				2	53		8D10	5	→				2	53		2	53	1	→	→	→	8C05	5	53			
53			5	→		→				1	52		8D09	5	→				1	52		1	52	1	→	→	→	8C04	5	51			
52			6	→		→				2L09	6	51	8D09	5	→				2	50		2	50	5	→	→	→	8C04	5	50			
51			1	→		→				2L08	6	51							2M08	6	51	2K13	6	→	→	→	8C04	5	51				
50			5	→		→				5	50								5	50		5	50	1	→	→	→	8C04	5	50			
49			6	→		→				2	49			6	→				2	49		2	49	2	→	→	→	8C03	5	49			
48			1	→		→				1	48			1	→				1	48		1	48	1	→	→	→	8C02	5	47			
47			5	8E12	5	6J06	6	6N07		2L07	6	47	8C12	5	6H06	6	6M02	1	2M07	6	47	2K12	6	6N03	6	8F05	6	8C02	5	47			
46			6	→		5	6N07			5	46			6	→			2	5	46		5	46	5	→	→	→	8C01	5	46			
45			1	→		2				2	45			1	→			3	2	45		2	6N02	2	8C01	5	45						
44			5	8E11	5	1	44			1	44		8C11	5	1	6M01	1	1	44		1	44	1	→	1	1	44		1	44			
43			6	6J05	6	6	6N06	6	2L06	6	43			6	6H05	6	2	2M06	6	43	2K11	6	6N01	6	6F04	6	8B08	5	43				
42			1	→		5	6N06	6		2	41			1	→			3	2	41		5	42	5	→	→	→	8B07	5	41			
41			6	8E10	5	2	6N06	6		1	40		8C10	5	2	6L07	1	2	41		1	40	1	→	1	1	40		1	40			
40			1	→		5	6N06	6		1	40			6	→			2	2	40		2K10	6	6M06	6	6F03	6	8B06	5	39			
39			1	6J04	6	4	2N10	6	39				8C09	5	6H04	6	3	2P10	6	39	2K10	6	6M06	6	6F03	6	8B06	5	39				
38			5	8E09	5	5	3	3	5	38			6	→			5	6L06	1	5	38		5	38	2	6M05	2	8B05	5	37			
37			6	→		2	2	37					8C09	5	6	2	2	2	37			1	36	1	36	1	36	1	36				
36			1	→		1	1	36					7H34	6	6H03	6	6L05	1	2P09	6	35	2K09	6	6M04	6	6F02	6	7E42	5	35			
35			6	7J34	6	6J03	6	6N05	6	2N09	6	35			5	3	2	3	5	34		5	34	5	34	5	34	5	34				
34			5	→		5	5	34					7H34	6	6H03	6	6L05	1	2P09	6	35	2K09	6	6M04	6	6F02	6	7E42	5	35			
33			1	→		2	4	2	33					7H33	6	1	6L04	1	1	32		2	33	2	6M03	2	7E41	5	33				
32			6	7J33	6	1	3	1	32					7H33	6	6H02	6	2	2P98	6	31	2K08	6	6M02	6	6F01	6	7E40	5	31			
31			5	6J02	6	2	2	2	31					7H33	6	1	5	3	30		5	30		5	30	1	30	1	30				
30			1	→		5	30							7H32	6	2	6L03	1	2	29		2	29	2	6M01	2	7E39	5	29				
29			6	7J32	6	2	6N04	6		2	29			5	2	6L03	1	2	28		1	28	1	28	1	28	1	28					
28			1	6J01	6	5	5	28					7H32	6	1	6H01	6	3	2P07	6	27	2K07	6	6L07	6	6E07	6	7E38	5	27			
27			6	7J31	6	5	3	2	27					7H31	6	5	6L02	1	5	26		5	26	5	26	5	26						
26			5	→		2	2	25						7H31	6	5	2	2	2	25		2	25	2	6L06	2	7E37	5	25				
25			1	7J30	6	1	2	24						7H31	6	1	6L01	1	3	24		1	24	1	24	1	24						
24			1	6I06	6	6	6N03	1	2N06	6	23			5	6G06	6	6L01	1	2P06	6	23	2K06	6	6L05	6	6E06	6	7E36	5	23			
23			5	7J30	6	5	2	22						7H30	6	5	6L01	1	2	22		5	22	5	22	5	22						
22			1	7J29	6	2	3	21						7H30	6	5	2	2	3	21		2	21	2	6L04	2	7E35	5	21				
21			1	6I02	6	1	6N02	1		1	20			7H29	6	1	6K07	1	1	20		1	20	1	20	1	20						
20			5	7I34	6	2	6M05	1	2Q01	6	19			5	6G05	6	2	2R10	6	19	2K05	6	6L03	6	6E05	6	7E34	5	19				
19			1	7I34	6	5	3	18						7G34	6	1	6K06	1	2	17		5	18	5	18	5	18						
18			2	7I34	6	2	1	17						7G34	6	2	6K06	1	2	17		2	17	2	17	2	17						
17			5	7I34	6	1	2	16						7G34	6	1	6K06	1	2	16		1	16	1	16	1	16						
16			5	7I33	6	1	2	14						7G33	6	1	6G04	6	3	2R09	6	15	2K04	6	6L01	6	6E04	6	7D41	5	15		
15			1	7I33	6	5	6M07	1	2Q09	6	15			5	6G04	6	5	6K05	1	5	14		5	14	5	14	5	14					
14			6	7I33	6	5	2	13						7G33	6	5	6K05	1	2	13		2	13	2	13	2	13						
13			5	7I32	6	2	3	12						7G32	6	1	6G03	6	6	6K04	1	2R08	6	11	2K03	6	6K06	6	6E03	6	7D39	5	11
12			1	7I32	6	1	3	12						7G32	6	1	6G03	6	5	6K04	1	2	10		5	10	5	10	5	10			
11			10	7I32	6	6	6M06	1	2Q08	6	11			5	6G03	6	5	6K04	1	2R08	6	11	2K03	6	6K06	6	6E03	6	7D39	5	11		
10			5	7I32	6	5	2	10						5	6G03	6	5	6K04	1	2	10		5	10	5	10	5	10					
9			1	7I31	6	2	3	9						7G31	6	1	6K03	1	2	9		2	9	2	9	2	9						
8			8	7I31	6	1	8	8						7G31	6	1	6G02	6	2	2R07	6	7	2K02	6	6K04	6	6E02	6	7D37	5	7		
7			5	7I30	6	2	5	6						7G31	6	1	6G02	6	3	2R07	6	7	2K02	6	6K04	6	6E02	6	7D37	5	7		
6			1	7I30	6	2	6M04	1	2Q07	6	7				7G30	6	1	6K02	1	2													


STUNT BOX

The Stunt Box is an address controlling center in the 6601 and 6604 Central Processors and is located on chassis 5. Its primary function is to gather addresses from the Peripheral and Control Processors and the Central Processor according to a priority scheme, place them into a hopper, and issue them to Central Memory until accepted by the desired bank. An address enters the hopper in the following order of priority:


- 1) an address coming out of the hopper which was not accepted by Central Memory (bank was busy).
- 2) an address from the Central Processor.
- 3) an address from a Peripheral or Control Processor.

When not accepted by Central Memory, an address is sent back into the hopper where it is circulated and reissued to Central Memory every 0.3 microseconds (3 minor cycles) until the desired bank is free to accept it.








* 6601 ONLY




 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR STUNT BOX EXCHANGE ADDRESS COUNTER SERIALS 1-7	PRODUCT 6601/04
		SIZE DRAWING NO. C 60119300 M
		SHEET 85 79










CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR STUNT BOX ADDRESS ISSUE PRIORITY SERIALS I-7	PRODUCT 6601/04
		SIZE DRAWING NO. C 60119300 REV AR
SHEET 90	PAGE 81	



TAG	5Q14	6	5R27	1	5R27	4	5R34	4	
0	5Q13	6	5R26	1	5R26	4	5R34	5	
1		5		3		5		6	
2			5R25	1	5R25	4	5R25		17
3				2		5			16
4	5Q12	6	5R24	3	5R24	4	5R24		15
5		5	5R24	1	5R24	5	5R24		14
6		2		2		5			13
7	5Q11	6	5R23	3	5R23	6	5R23		12
8		5	5R23	1	5R23	4	5R23		11
9		2		2		5			10
10	5Q10	6	5R22	3	5R22	4	5R22		9
11		5	5R22	1	5R22	5	5R22		8
12		2		2		6			7
13	5Q09	6	5R21	3	5R21	4	5R21		6
14		5	5R21	1	5R21	5	5R21		5
15		2		2		6			4
16	5Q09	6	5R20	3	5R20	4	5R20		3
17		5	5R20	1	5R20	5	5R20		2
18		2		2		6			1
19		1		3					0

M_1 M_4 M_3 M_2

Central Processor


6601 Bit Locations and TP's


Hopper $M_1 - M_4$ Registers

Pub. No. 60119300


Rev. K


Page 82.2








	CONTROL DATA CORPORATION	TITLE	PRODUCT 6601/04
COMPUTER DIVISION	STUNT BOX EXCHANGE TAG COUNTER (ETK) SERIALS 1-7	SIZE DRAWING NO. C 60119300	REV M















NOTE
* HO2 IS AN IG MODULE IN
SERIALS 1-7

 CONTROL DATA CORPORATION	TITLE	PRODUCT 6601/04
COMPUTER DIVISION	DRAWING NO. C 60119300	REV M
	SHEET PAGE 257 88.1	











CONTROL DATA CORPORATION	COMPUTER DIVISION	TITLE	PRODUCT	
			6601	
SIZE	DRAWING NO.		REV	
C	60119300	D		
SHEET	92		93	

IF COEFFICIENT IS NEGATIVE (SIGN BIT 59 = "1"), x_j TRUE EXPONENT REGISTER
THE EXPONENT MUST BE COMPLEMENTED TO OBTAIN
THE TRUE VALUE.



NOTE:
ALL LOCATIONS ON CHASSIS 2.


only tests
exp

CONTROL DATA
CORPORATION
COMPUTER DIVISION


TITLE
CENTRAL PROCESSOR
 x_j EXIT MODE TEST
MULTIPLY, DIVIDE, BOOLEAN

PRODUCT
6601
SIZE DRAWING NO.
C 60119300 D
SHEET 93 95


IF COEFFICIENT IS NEGATIVE (SIGN BIT
59="1"), THE EXPONENT MUST BE COMPLEMENTED
TO OBTAIN THE TRUE VALUE.





CONTROL DATA CORPORATION	TITLE	PRODUCT
COMPUTER DIVISION	CENTRAL PROCESSOR X _k EXIT MODE TEST MULTIPLY, DIVIDE, BOOLEAN	6601
	SIZE DRAWING NO. C 60119300	REV D
	SHEET 94	97



NOTE:
ALL LOCATIONS ON CHASSIS 2.








FUNCTIONAL UNITS CONTENTS

Page	Title	Page	Title
Branch			
1	Block Diagram Conditional Branch (03-07)	41	Exponent Adder
2.1	Timing Chart	42	Long Add
2.3	(R-P) Sequence	43	Block Diagram
3	R/P Control, Error Delay	44	Card Placement
5	(L-T) Sequence	45	Timing Chart
6	Loop Test	47	Block Diagram, Data Flow
7	D - (L-T) Sequence	48	Adder
9	Branch Select Sequence	49	Data Path (<i>ch3 catch. req</i>)
11	Jump + Loop Sequence	51	Adder, Section 0
13	No Branch Sequence, Loop Sequence, Jump Sequence	53	Adder, Section 1
14.1	Instruction Go Control Part 1, Serials 1-7	55	Adder, Section 2
14.21	Instruction Go Control Part 1, Serials 8 and up	57	Adder, Section 3
14.3	Instruction Go Control Part 2	59	Adder, Section 4
14.4	Return Jump Sequence	60	Branch Tests
14.5	Return Jump Part 1	61	Sign/Zero Tests
14.7	Return Jump Part 2	62	Branch Tests (continued)
14.8	Boolean	63	Range/Indefinite Tests
15	Block Diagram & Data Flow	64	Multiply
16	Card Placement	65	Block Diagram
17	Timing Chart	66.1	Timing Chart
19	Control	66.2	Multiply, Coefficient
20	Shift	67	Coefficient, Block Diagram, 4 Iterations
21	Block Diagram	68	Merge
23	Block Diagram	69	Coefficient, Block Diagram, Merge
25	Block Diagram Data Flow	70	Multiply, Exponent
26	Card Placement	71	Exponent, Block Diagram
27	Block Diagram, Timing Chart	73	Timing Chain, Chassis 6
29	Mode Bits, jk Constant	75	Timing Chain, Chassis 6
31	Timing Chain, Transmit Shift	76	Chassis 6 Input Registers
33	Bj, jk & SK Registers, Direct, Control, Bj Ones Test	77	Multiplier X_j , Input Register, Chassis 6
35	Shifting Network	79	Multiplicand X_k , Input Register, Chassis 6
37	Feeder Regs., Bj & Xi Drivers, Pack & Unpack	80	Sign Record
39	Normalize Network, All Zero's Test	81	Coefficient Sign Record

**FUNCTIONAL UNITS
CONTENTS (CONTINUED)**

Page	Title	Page	Title
82	Multiplier X_j	126, 2	Card Placement Chassis 2 (A)
83	Coefficient Multiplier X_j Reg. (Upper)	127	Card Placement Chassis 2 (B)
85	Coefficient Multiplier X_j Reg. (Lower)	128, 1	Timing Chart
86	Multiplicand X_k	128, 2	Divide, Coefficient
87	Coefficient 1, 2 & 3 Times Multiplicand X_k	129	Coefficient, Block Diagram
88	Three-Level Adders, Upper & Lower	130	Divide, Exponent
89	Coefficient, Upper Adder, 3-Level	131	Exponent, Block Diagram
91	Coefficient, Lower Adder, 3-Level	132	Divide Example
92	Partial Sum and Partial Carry Registers	133	Timing Chain 1
93	Coefficient, Partial Sum & Carry Register Controls	135	Timing Chain 2
95	Coefficient, Upper Full Adder, 6 Bits	136	Chassis 2 Input Registers
97	Coefficient, Lower Full Adder, 6 Bits	137	Divide X_j , Chassis 2 Input Register
99	Coefficient, Upper 15 Bits of Final Product	139	Divide X_k , Chassis 2 Input Register
101	Coefficient, 96-Bit Product, Double Precision	140	Dividend X_j ; Round
102	Normalize; Complement	141	Coefficient X_j (Dividend) Registers
103	Coefficient, Output Network, Normalize, Complement	142	Divisor X_k
105	Exponent, Timing Chain, Chassis 2	143	Coefficient X_k (Divisor) Registers; Times 1, 2 and 3
107	Exponent, Timing Chain, Chassis 2	145	Coefficient Carries on 3 Times X_k , 1
108	Chassis 2 Input Register	147	Coefficient Carries on 3 Times X_k , 2
109	X_j Exponent, Chassis 2 Input Register	148	Subtraction Networks
111	X_k Exponent, Chassis 2 Input Register	149	Coefficient Subtract X_k From X_j
112	Exponent Addition	151	Coefficient Borrows on Subtract X_j From X_k , 1
113	Exponent Add, $X_j + X_k$	153	Coefficient Borrows on Subtract X_j From X_k , 2
115	Exponent Add 60_8 (48_{10}), $X_j + X_k + 60_8$	155	Coefficient Borrows on Subtract X_j From X_k , 3
117	Exponent, Single or Double Precision	156	2-Bit Quotient; Quotient Left - Shift Register
118	Normalize, Complement	157	Coefficient, Form 2-Bit Quotient
119	Exponent Normalize, Complement	159	Coefficient, Quotient Left-Shift Register
121	Exponent Select Complement, True Value	160	Normalize
122	Test Result	161	Coefficient, Quotient Output Network
123	Exponent, Test Result	162	Gate Quotient Output
125	Exponent, Output Network	163	Coefficient, Gate Quotient Output
126	Divide	165	X_j Exponent, Chassis 2 Input Register
126, 1	Block Diagram	167	X_k Exponent, Chassis 2 Input Register




NOTES

1. LOOP SEQUENCE
 - A. ENTER K IN P ($R \rightarrow P$)
 - B. SET PARCEL COUNTER (PC) TO 0.
 - C. ENTER $(L-T)$ IN L.

2. JUMP SEQUENCE
 - A. ENTER K IN P ($R \rightarrow P$).
 - B. SEND $P \rightarrow$ MEMORY (RNI).
 - C. SET PARCEL COUNTER (PC) TO 0.
 - D. SET D TO 0 } VOID STACK
 - E. SET L TO 0 }

INSTRUCTION STACK			
59	I 7	0	
...			
59	I X	0	
...			
59	I O	0	




* THE AUXILIARY FUNCTIONAL UNIT FOR THIS CHART IS INCREMENT 1.


** ASSUME THE CONDITIONAL TEST IS MET IN THE AUXILIARY FUNCTIONAL UNIT (INCR 1).



TITLE
CENTRAL PROCESSOR
BRANCH UNIT
TIMING CHART

SIZE	DRAWING NO.	REV
C	60119300	D
SHEET	PAGE	
202	2.1	






NOTES:
① H06-2

CONTROL DATA
CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
BRANCH UNIT
R/P CONTROL, ERROR DELAY

PRODUCT
6601/04/13/14
SIZE DRAWING NO.
C 60119300
SHEET PAGE
97 3
REV BT




LOOP TEST


To generate an In Stack signal at test point six of F38, either gate X or gate Y must be made. Gate Y can be made only when $T \geq 0$, indicating that the branch is down the stack or forward in the program. For this case, $L - T \geq 0$ is a sufficient condition for loop. The $D - (L - T)$ difference is taken, but not used.

Gate X can be made only when $T < 0$, indicating that the branch is up the stack or backward in the program. If $L - T \leq 7$, then $D - (L - T) \geq 0$ is a sufficient condition for loop. Due to hardware limitations of the three bit summing network, however, overflow is not recognized ($L - T > 7$). Thus a second term must be ANDed with the EAB term on I03 to cover all cases. In each of the examples below, one of the two terms is zero, thereby prohibiting a loop.


Example 1. Overflow





Example 2. No Overflow, but D is too small





*The sign of T is not taken into account for these translations.

















*F34 IS AN HP MODULE IN SERIALS 1-7.
** USED IN SERIALS 8-UP ONLY.

CONTROL DATA CORPORATION		TITLE		PRODUCT	
COMPUTER DIVISION		CENTRAL PROCESSOR INSTRUCTION GO CONTROL PART 2		6601/04/13/I4	
SIZE	DRAWING NO.	REV		REV	
C	60119300	B7			
SHEET	PAGE	14.3	219		

RETURN JUMP SEQUENCE

$U^1 \rightarrow U^2$

01 instruction issued to U^2
K field (jump address) gated to K register

Issue 01 to scoreboard

$K \rightarrow R$

Jump address gated to R register

$P+1 \rightarrow S$

Program address plus one (return address) gated to S register

$S \rightarrow \text{Memory}$

To form 0400(P+1)0---0 at jump address

(Disable P+1)

$R \rightarrow P$

Jump address gated to P register

$P \rightarrow M^O$

Jump address gated to M^O

(Enable P+1)

$M^O + RA \rightarrow M^1$

Absolute jump address and tag (50) gated to stunt box

Advance P

Jump address plus one gated to P register

(Disable P+1)

Void instruction stack

Set PC = 0
Set L = 0*
Set D = 0**

$P \rightarrow M^O$


Jump address plus one gated to M^O


$M^O + RA \rightarrow M^1$

Absolute jump address plus one and tag (10) gated to stunt box
RNI initiated

*The L register holds the complement of the L count.



**The D register holds the complement of the D count.







BOOLEAN

Logical operations in the CONTROL DATA 6601 and 6604 Central Processor are performed by the Boolean Unit located on chassis 2. This unit contains all the hardware necessary to perform a 60-bit transmit, logical product, sum or difference of one or two 60-bit operands. The time required for a single operation is 0.3 microseconds (3 minor cycles).






sum	1010	product	1010	difference	1010
	1001		1001		1001
	1011		1000		0011





6601/04 CENTRAL COMPUTER
BOOLEAN F.U. CHASSIS 2
PUB. NO. 60119300
REV. K 16





**NOTE: REFER TO SCOREBOARD
SECTION FOR BOOLEAN EXAMPLES.**



TITLE

**CENTRAL PROCESSOR
BOOLEAN UNIT
CONTROL**


PRODUCT	
6601/04/13/14	
SIZE	DRAWING NO.
C	60119300
SHEET	
105	
18	

SHIFT

Shift operations in the CONTROL DATA 6601 and 6604 Central Processor are performed in the Shift Unit located on chassis 8. This unit contains all the hardware necessary to perform a 60-bit right or left shift, normalize, unpack, pack and mask of one 60-bit operand. The time required for all but normalize operations is 0.3 microseconds (3 minor cycles). Normalize operations require 0.4 microseconds (4 minor cycles).

The shift instruction directs the unit to right or left shift the operand either


normally or nominally. It may also direct the unit to normalize a floating point quantity from X_k and place the result in X_i and B_j , or unpack X_k into X_i and B_j , or pack X_i and B_j into X_i . The operand may also be rounded when performing a normalize instruction. The shift count is obtained from either the jk portion of the instruction or operating register B_j for right and left shift and mask instructions. The shift count is generated within the unit for normalize operations.





CONTROL DATA
CORPORATION
COMPUTER DIVISION


TITLE
CENTRAL PROCESSOR
SHIFT UNIT
BLOCK DIAGRAM

PRODUCT 6601	DRAWING NO. C 60119300	REV C
SHEET 106	21	










* NOTE
EARLIEST POSSIBLE TIME -
NO RESULT REGISTER CONFLICT


	CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR SHIFT UNIT TIMING CHART	PRODUCT 6601
			SIZE DRAWING NO. C 60119300 REV C
			SHEET 109 27


rel'd.





only mod bit translators


CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR SHIFT UNIT MODE BITS, jk CONSTANT	PRODUCT 6601/04 SIZE DRAWING NO. C 60119300	REV K SHEET 110 29
-----------------------------------------------	--------------------------------------------------------------------	------------------------------------------------------	-----------------------------













CHASSIS & SHIFT INPUT REGISTERS

EXONENT
12 BITS

COEFFICIENT
48 BITS





$x_k + x_i$

count 0 ->







(determine where most sig. "1" bit is to normalize that bit.)

(must also generate 6 bit shift counter)



TO x_j
EXPONENT
DRIVERS



True data


G-
1
S-
0
E-
1
F-
0
1

feeder
reg


LONG ADD

Fixed point addition and subtraction in the CONTROL DATA 6601 and 6604 Central Computers are performed by the Long Add Unit on chassis 8. This unit contains all necessary registers and logic elements to form the 60-bit, fixed point sum (or difference) of two 60-bit, fixed point operands. The time required for an operation is 0.3 microseconds (3 minor cycles).

A Long Add instruction directs the unit either to add the addend X_k to the augend X_j and send the sum to X_i , or subtract the subtrahend X_k from the minuend X_j and send the difference to X_i .



Integer add, Integer subtract
+ check conditions for jump



class 8




CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR LONG ADD UNIT BLOCK DIAGRAM	PRODUCT 6601/04
		SIZE DRAWING NO. C 60119300 K
		SHEET 126 43

01
F RI GO READ TAG X_k

04
F IV X LATOR


01
H PI GO LONG ADD

06
H JO REQ REL BRANCH TESTS





M 19 CB SET ENTER SHIFT

26
E RK LONG ADD SEQ




6601/04 CENTRAL COMPUTER LONG ADD F.U. CHASSIS 8

FIXED POINT ADDITION & SUBTRACTION OF 60 BIT NUMBERS
SIGN=BIT 59
SUBTRACTIVE IN NATURE



* EARLIEST POSSIBLE TIME—NO RESULT REGISTER CONFLICT.

CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR LONG ADD UNIT TIMING CHART	PRODUCT 6601
		SHEET 127
	DRAWING NO. C 60119300	REV D
		45



CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR LONG ADD UNIT BLOCK DIAGRAM DATA FLOW	PRODUCT 6601/04
		DRAWING NO. C 60119300
		REV K
		SHEET 128
		47


ADDER

The Long Add Unit performs fixed point addition and subtraction of 60-bit numbers. Negative numbers are represented in one's complement notation, and overflows are ignored. The sign bit is in the high order bit position (bit 59), and the binary point is at the right of the lowest order bit position (bit 0).


The adder is divided into three levels of operation, with three bits making up a group, four groups making up a section, and five sections making up the entire adder.

Even though the adder is subtractive in nature, the Long Add Plus mode bit gates the true value of X_k from the input register to the Feeder register. The one's complement value of X_k is gated to the Feeder register for Subtract instructions.

H21B



stage, group, section




4 group/sec.
3 bits/group





TITLE
CENTRAL PROCESSOR
LONG ADD UNIT
DATA PATH
LAB catch/reg.


PRODUCT
6601/04
SIZE DRAWING NO
C 60119300
REV K
SHEET 129
49


Borrow = carry











CONTROL DATA
CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
LONG ADD UNIT
ADDER, SECTION 4

PRODUCT
6601/04
SIZE DRAWING NO.
C 60119300 REV K
SHEET 134 59

BRANCH TESTS

Besides being used as a fixed point adder, the Long Add Unit also serves to test certain conditions in branch instructions. For all these tests, the contents of operand register X_j are gated to the Long Add Unit (bits $2^{36} - 2^{59}$ are already on chassis 8). Here they are examined, and the resulting control bits are sent to the Branch Unit on chassis 5.

Op. Code	Go to K if:	Test Performed
030	$X_j = 0$	Zero
031	$X_j \neq 0$	Zero
032	$X_j > 0$	Sign
033	$X_j < 0$	Sign
034	X_j is in range	Range or Infinite
035	X_j is out of range	Range or Infinite
036	X_j is definite	Indefinite
037	X_j is indefinite	Indefinite


Zero Test

1. Checks all 60-bits of X_j for 0, or all for 1.
2. Valid for both fixed and floating point numbers.

If underflow occurs in a Floating Point operation, the result is treated as absolute zero. A zero quantity is packed with a zero exponent and a zero coefficient.

Sign Test

1. Examines the sign bit (2^{59}) of X_j .
2. Valid for both fixed and floating point numbers.



BRANCH TESTS (Cont.)

Floating Test


1. Checks bits $2^{48} - 2^{58}$ of X_j against 3777, or 4000
2. Valid for both fixed and floating point numbers.

If overflow occurs in a floating point operation, the result is treated as infinite. An infinite quantity is packed with an exponent of octal 3777 and a zero coefficient. Since the lower order bits are ignored for this test, near-overflow numbers (fixed and floating point) are also considered out of range if the upper 12-bits are 3777 (or 4000).

Indefinite Test

1. Checks bits $2^{48} - 2^{58}$ of X_j against 1777, or 6000
2. Valid for floating point numbers only.


The use of either infinity or zero as operands in a floating point operation may produce an indefinite result. An indefinite quantity is packed with an exponent of octal 1777 and a zero coefficient.




MULTIPLY


Multiplication in the CONTROL DATA 6601 Central Computer is performed by two identical multiply units. Each of these units contains all necessary registers, adders, and logic elements to form the 60-bit, floating-point product of two 60-bit, floating-point operands. A given multiply instruction may be performed by either unit if the other unit is busy. The time required for a multiplication is one microsecond (10 minor cycles).

A Multiply instruction directs the available unit to take the multiplier X_j times the multiplicand X_k and send the product to X_i . The coefficient portions of operands X_j and X_k are sent to chassis 6 where they are multiplied by a method using addition of partial products. The exponents are sent to chassis 2 to be added.





 CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR MULTIPLY BLOCK DIAGRAM	PRODUCT
		6601
SIZE	DRAWING NO.	REV
C	60119300	C
SHEET	137	65



MULTIPLY, COEFFICIENT

The Go signal to one of the multiply units directs that unit to take the two 48-bit quantities from the chassis 6 input registers and form their 96-bit product. The Go signal is timed so that the chassis 6 input registers are sampled while they are holding the multiply operands X_j and X_k .


The multiplicand X_k is brought into a holding register where it remains during the entire operation. Three multiplied values of X_k are then formed: X_k times one, times two, and times three. These values are held available during the entire operation.

The multiplier X_j is divided into two 24-bit quantities, upper and lower. These two portions are set into registers which perform a 6-place right shift after each iteration.

Four iterations are required to multiply the two 48-bit operands. At the start of each iteration, three 2-bit translations are made from the lower six bits of the quantities held in the upper and lower multiplier registers. These translations select the multiplied values of X_k ($3X_k$, $2X_k$, X_k , or zero) which are to be added in that iteration. The quantities specified by the upper and lower multipliers are gated into the upper and lower three-level adders, respectively. The result of each of the three-level additions is a set of partial sums and partial carries, which are brought out separately and placed in separate registers. During the next iteration, these partial sums and carries (right-shifted 6 places) are fed back into the three-level adders to be added into the partial product; the final addition for the partial sums and carries resulting from the fourth iteration is performed during merge.


The lower six bits of both the upper and lower partial sums and carries are fully added in separate 6-bit adders during the latter part of each iteration. If either of these additions results in a carry to a seventh place, the carry is placed in stage 0 of the respective upper or lower partial carry register.

At the end of each iteration, a 6-place right shift is performed on both the upper and lower portions of the multiplier X_j . The multiplier bits used in the previous iteration are discarded. As the multipliers are shifted, the upper bits of the registers are refilled with the fully added output of the 6-bit partial sum and carry adders. At the end of four iterations, the lower multiplier register holds the fully added lower 24 bits of the final 96-bit product. The upper multiplier register holds only 18 bits because all of the upper partial sums and carries (except the upper 15) from the fourth iteration are sent directly to the lower adder for merge. The 18 bits in the upper multiplier register are added with lower partial sums and carries on merge to form bits 24 through 41 of the final 96-bit product.



72 bit
answer
 18454

72 bit
answ
48 + 24



MERGE

The final 96-bit product is formed by merging the upper and lower partial sums and carries with the fully added contents of the upper and lower multiplier registers. The lower 24 bits of the final product are taken directly from the lower multiplier register, which contains the quantities produced by the lower 6-bit adder during each of the four iterations. Bits 24 through 80 of the final product are produced in the lower adder. Bits 24 through 41 are produced by merging lower partial sums and carries with the fully added 18-bit quantity in the upper multiplier register. The upper multiplier register receives only three 6-bit quantities; all partial sums and carries (except the upper 15) from the upper adder on the fourth iteration are sent directly to the lower adder for the merge operation. Final product bits 42 through 80 result from the 4-level add of upper and lower partial sums and carries. Bits 81 through 95 are not produced by the lower adder. These bits result from adding the upper partial sums and carries in a special 2-level adder used only during merge.

The result bits 24 through 80 from the lower adder are sent to the lower partial sum register. The final 96-bit product is therefore sent to the output network from three sources; the lower multiplier register, the lower partial sum register, and the upper 2-level merge adder.

MERGED QUANTITIES

LOWER RESULT OF 6-BIT ADDS

LOWER PARTIAL RESULT { SUMS
CARRIES

POSITIONS

24 BITS

47 BITS
48 BITS

UPPER RESULT OF 6-BIT ADDS


18 BITS

UPPER PARTIAL RESULT { SUMS
CARRIES

53 BITS
54 BITS

FINAL PRODUCT

95 96 BITS 0





MULTIPLY, EXPONENT


All exponent arithmetic for the two multiply units is performed on chassis 2. The exponent portions of the two operands are sent directly to chassis 2 from the operating registers. The multiply unit receiving the Go signal on chassis 6 re-transmits the Go signal to the respective exponent arithmetic logic on chassis 2.

The final product exponent is found by adding the operand exponents according to the rules of exponential numbers. This exponent, produced by the direct addition, is the double-precision exponent; it is used if bits 0 through 47 of the 95 bit product are selected. The quantity 60_8 (48_{10}) must be added to the double-precision exponent to obtain the single-precision exponent; this is used if bits 48 through 95 of the 95-bit product are selected.

If it is necessary to normalize the product, the quantity 1 is subtracted from the result exponent. This is because in normalizing, the final product coefficient is left-shifted one place.


The final result exponent is tested to determine if the product is valid. If the product is infinite or indefinite, an Error signal is transmitted to chassis 6 and the final coefficient is held to all "0's".





NOTES:

1. ALL LOCATIONS ON CHASSIS 6.
2. MULTIPLY 1 IS SHOWN,
MULTIPLY 2 IS SIMILAR.



CONTROL DATA CORPORATION	TITLE CENTRAL PROCESSOR MULTIPLY TIMING CHAIN, CHASSIS 6	PRODUCT 6601
COMPUTER DIVISION	SIZE DRAWING NO. C 6019300	REV BT
	SHEET 142	75


CHASSIS 6 INPUT REGISTERS

Chassis 6 contains the coefficient arithmetic logic of both Multiply 1 and Multiply 2 functional units. Since no other operations are performed on chassis 6, its input registers are only 48 bits in length. The exponents of the two operands are not sent to chassis 6 but instead go directly to the input registers on chassis 2.

The input registers on chassis 6 are shared by both Multiply 1 and 2. The unit receiving the Go signal samples the input registers and performs the multiply operation.




The two operands are held in the chassis 6 input registers for a time of approximately 100 nanoseconds. During this time, the operands are transmitted on to chassis 2, and the chassis 6 input registers are then cleared. If a multiplication is to be performed, the operation is timed so that one of the multiply units receives a Go signal and samples the operands while they are held in the chassis 6 input registers.

The coefficient sign (bit 59) of each operand is sent to both chassis 2 and chassis 6. A sign bit of "1" indicates a negative operand. The input registers always contain the true value of the operands, but since negative numbers are handled in one's complement form, a sign bit of "1" gates the complement of the quantity into the multiply unit.



BITS 48-59 GO DIRECTLY TO
CHASSIS 2 INPUT REGISTER

J06	44 — 47	GA
J05	40 — 43	GA
J04	36 — 39	GA
J03	32 — 35	GA
J02	28 — 31	GA
J01	24 — 27	GA
I06	20 — 23	GA
I05	16 — 19	GA
I04	12 — 15	GA
I03	8 — 11	GA
I02	4 — 7	GA
I01		GA



determines true or comp data
out of catch reg into mult. I + mult II


Set up at inc. +270




TITLE
CENTRAL PROCESSOR
MULTIPLY I & 2
MULTIPLIER X_j,
INPUT REGISTER, CHASSIS 6

PRODUCT
6601
SIZE DRAWING NO.
C 60119300 REV
BT
SHEET 143 77




1175



1175-275



1175-275



BITS 48 - 59 GO DIRECTLY TO
CHASSIS 2 INPUT REGISTER

H06

44 — 47 GA

H05

40 — 43 GA

H04

36 — 39 GA

H03

32 — 35 GA

H02

28 — 31 GA

H01

24 — 27 GA

G06

20 — 23 GA

G05

16 — 19 GA

G04

12 — 15 GA

G03

8 — 11 GA

G02

4 — 7 GA

G01

GA

BIT 3

26

BIT 2

24

BIT 1

22

BIT 0

20

0

A

B

C

D

E

MULT. 2

MULT. I

N02

45 — 47 MT

N01

42 — 44 MT

L07

39 — 41 MT

L06

36 — 38 MT

L05

33 — 35 MT

L04

30 — 32 MT

L03

27 — 29 MT

L02

24 — 26 MT

L01

21 — 23 MT

K07

18 — 20 MT

K06

15 — 17 MT

K05

12 — 14 MT

K04

9 — 11 MT

K03

6 — 8 MT

K02

3 — 5 MT

K01

MT

TO CHASSIS 2
INPUT REGISTER



TITLE
CENTRAL PROCESSOR
MULTIPLY 1 & 2
MULTIPLICAND X,
INPUT REGISTER, CHASSIS 6

PRODUCT
6601


SIZE DRAWING NO. REV.
C 60119300 BT
SHEET 144 79

SIGN RECORD

The sign of the product is determined according to standard rules. If the operands are of the same sign, the product is positive. If the operand signs are unlike, the product is negative.


A comparison test is always performed on the signs of the two operands coming into chassis 6. If a multiplication is not performed, the result of the comparison is not used. However, if either multiply unit has received a Go signal, the result of the comparison is stored and held until the end of the operation.

The sign of the final product is determined by the state of the Sign Record flip-flop of the respective multiply unit. If the initial operand signs are the same, the Sign Record flip-flop remains clear. This indicates a positive final product positive with a sign bit of "0". If the initial operand signs are unlike, the Sign Record flip-flop is set, indicating a negative product with a sign bit of "1".




To save coeff. sign to know at end whether to comp or not

set - unlike sign
clear like sign



SIGN RECORD FF IS SET IF SIGNS ARE UNLIKE



CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR MULTIPLY 1 & 2 COEFFICIENT SIGN RECORD	PRODUCT 6601
	SIZE DRAWING NO. C 60119300	REV BT SHEET 145 81

MULTIPLIER X_j

The 48-bit multiplier X_j is divided into upper and lower halves of 24 bits each. These two quantities are placed in registers which perform a 6-place right shift at the end of each iteration.


The lower 6 bits of each of the multiplier sections select quantities to be added to the partial product on each iteration. The multiplier is thereby processed 12 bits at a time, enabling a 48-bit multiplication to be performed in 4 iterations.

At the beginning of each iteration, the lower 6 bits of each multiplier are examined to select 3 values of the multiplicand X_k . The 3 quantities are then gated into the 3-level adder. Since the multiplier is examined in 2-bit groups, the selected values of the multiplicand may be either $3X_k$, $2X_k$, X_k , or zero. These functions of the multiplicand X_k are held constantly available during the operation.


The two multipliers are shifted 6 places to the right at the end of each iteration. The previously used 6-bit portions are discarded. The upper 6 stages of the two multiplier registers are then used as a place to hold the result of the addition of partial sum and carry bits 0 through 5 (both upper and lower). After the fourth iteration, nothing remains of the original multiplier X_j . The lower multiplier register holds the fully added lower 24 bits of the final 96-bit product and the upper multiplier register holds 18 bits which must be added with lower partial sums and carries on merge. Note that the upper multiplier receives only 3 fully added 6-bit quantities, since those upper partial sums and carries from the fourth iteration are sent directly to the lower adder for merge.

24-BIT, 6-PLACE SHIFT REGISTER

AS MULTIPLIER X_j IS SHIFTED, UPPER 18 BITS OF REGISTER
ARE REFILLED WITH FULLY ADDED 6-BIT QUANTITIES FROM M₀ MODULES.



NOTE:
MULTIPLY 1 IS SHOWN,
2 IS SIMILAR.




TITLE
CENTRAL PROCESSOR
MULTIPLY, COEFFICIENT
MULTIPLIER X_i, REG. (UPPER)

PRODUCT	
6601	
SIZE	DRAWING NO.
C	60119300

24-BIT, 6-PLACE SHIFT REGISTER.

AS MULTIPLIER x_j IS SHIFTED, REGISTER IS REFILLED
WITH FULLY ADDED 6-BIT QUANTITIES FROM M₀ MODULES.

lower 6 bits of x_j feeder reg.



NOTE:
MULTIPLY 1 IS SHOWN,
2 IS SIMILAR.

CONTROL DATA CORPORATION
COMPUTER DIVISION

CENTRAL PROCESSOR
MULTIPLY, COEFFICIENT
MULTIPLIER x_j REG. (LOWER)


PRODUCT 6601	SIZE DRAWING NO.	REV B7
C 60119300	SHEET 147	65

MULTIPLICAND X_k

At the beginning of the multiply operation, the multiplicand X_k is brought into its register where it is held during the remainder of the operation. Three values are formed; the multiplicand X_k , X_k times 2, and X_k times 3. These three values are made available at each of the inputs to the 3-level adders, with 2-place shifts performed between levels. The quantity gated in at each level depends upon the translation of those 2 bits of the multiplier X_j ; if the two multiplier bits are "0", nothing is gated in.

The quantity $2X_k$ is formed by shifting X_k one place to the left. This is equivalent to multiplying X_k by 010_2 . The low-order bit of $2X_k$ is always "0".


The quantity $3X_k$ is formed by shifting X_k one place to the left, then adding this shifted quantity to the original X_k . This is equivalent to multiplying X_k by 011_2 . Carries are generated in this process, and all carries are handled in parallel by a separate sensing network. Because of possible carries at the high-order bit positions, the quantity $3X_k$ may be 50 bits in length.



THREE-LEVEL ADDERS, UPPER AND LOWER

On each iteration, the 3-level adders perform the addition of the 3 selected values of the multiplicand X_k together with the partial sums and carries from the previous iteration. To maintain positional accuracy in the partial product, the bit positions of the multiplicand values entering upper levels of the adder are left-shifted 2 places with respect to the next lower level, and the partial sums and carries from the previous

iteration are fed back into the lower level shifted 6 places to the right. In effect, the partial product sums and carries are being shifted as the multiplier is shifted, but the multiplicand values entering the adder are not; bit 0 of the lower-level multiplicand value always enters adder stage 0 on every iteration.




NOTES:

1. ALL LOCATIONS ON CHASSIS 6.
2. MULTIPLY 1 SHOWN, 2 IS SIMILAR.

CONTROL DATA CORPORATION	TITLE	PRODUCT
COMPUTER DIVISION	CENTRAL PROCESSOR MULTIPLY, COEFFICIENT UPPER ADDER, 3-LEVEL	6601
		SIZE DRAWING NO. C 60119300 REV C
		SHEET 149 89

13-bit address of 57




PARTIAL SUM AND PARTIAL CARRY REGISTERS

At the end of each iteration, the partial sums and carries resulting from the 3-level additions are gated into their respective registers. The lower six bits of both sets of partial sums and carries are then fully added, since the 6-place shift of the multiplier insures that there will be no more bits to be added to these. The remaining partial sums and carries are then returned to the 3-level adders to be added into the partial product on the next iteration. It is therefore necessary to clear and reset the partial sum and partial carry registers at the end of each iteration. As shown on the accompanying diagram, the AND gates which do this are enabled at each t95 after t325.


Following the fourth iteration, all of the partial results are merged into the final 96-bit product. For the merge operation, all partial sums and carries are sent to the lower adder for final addition (except the upper 15 bits of the upper partial sums and carries

which are added in a special 2-level network). The final product is then transmitted through the lower partial sum register to the output network. The merge gate for the upper partial sums and carries is enabled at t630, and at t685, the registers are cleared. These gates are held enabled through the remainder of the operation.

If the Error signal is received from chassis 2, the final product from the output network is all "0's". This signal results from the exponent test and indicates that the product is either infinite or indefinite. Assuming no Error signal, the clear and set enables of the lower partial sum and carry registers are brought up at t685 and held until the end of the operation. As soon as the Transmit signal is received, the merged product is gated to the output network.





PARTIAL SUM & CARRY REGISTER



RETURN TO UPPER ADDER ON ITERATIONS, TO LOWER ADDER ON MERGE (BITS 39 AND ABOVE GO TO MN MODULES)

CARRY TO NEXT STAGE ON NEXT ITERATION

FROM UPPER ADDER



PC TO next iteration

PC TO next iteration

TRUE OUTPUTS, FULLY ADDED

MULTIPLIER X_J
REGISTER
6-PLACE RIGHT SHIFT
AFTER EACH ITERATION

ONE FULLY-ADDED
PORTION EACH
ITERATION

MK

18 BITS TO LOWER
ADDER ON MERGE

NOTE:
MULTIPLY 1 SHOWN, 2 IS SIMILAR.

PRODUCT
6601/04


SIZE DRAWING NO.
C 60119300 REV
BT

Sheet 152
95


CONTROL DATA
CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
MULTIPLY, COEFFICIENT
UPPER FULL ADDER, 6 BITS

PARTIAL SUM & CARRY REGISTER



MULTIPLIER X₁ REGISTER 6-PLACE RIGHT SHIFT AFTER EACH ITERATION



TRUE OUTPUTS, FULLY ADDED

ONE FULL-ADDED PORTION EACH ITERATION

24 BITS TO OUTPUT NETWORK ON MERGE


NOTE:
MULTIPLY 1 SHOWN, 2 IS SIMILAR.

CONTROL DATA
CORPORATION
COMPUTER DIVISION


TITLE
CENTRAL PROCESSOR
MULTIPLY, COEFFICIENT
LOWER FULL ADDER, 6 BITS

PRODUCT
6601/04
SIZE DRAWING NO.
C 60119300 REV
BT
SHEET 153 97

UPPER PARTIAL SUM & CARRY REGISTER
(UPPER 15 BITS)



FULL ADDER




UNNORMALIZED RESULT
BITS TO OUTPUT
NETWORK ON MERGE

NOTES:

1. LOCATIONS ON CHASSIS 6 .
2. MULTIPLY 1 IS SHOWN,
MULTIPLY 2 IS SIMILAR .

CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR MULTIPLY, COEFFICIENT UPPER 15 BITS OF FINAL PRODUCT	PRODUCT 6601/04/13/14
		SIZE DRAWING NO. C 60119300
		Sheet 154
		99

only used during merge



NORMALIZE

At the beginning of the multiply operation, the operands are examined to determine if both X_j and X_k have "1's" in bit 47. If both operands are normalized (bit 47 = "1"), the multiply unit will normalize the final product. The final product, if normalized, will have a "1" in bit 95; in an unnormalized product, bit 95 may be either "1" or "0".


The fact that both operands have "1's" in bit 47 automatically results in a "1" in either bit 94 or bit 95 of the product, depending upon the carries from lower positions.


During merge, the product is examined to determine if a "1" has been propagated to bit 95. If not and normalize is indicated, the output network performs a 1-place left shift on the final product.

COMPLEMENT

When operands are received on chassis 6 and a multiply unit receives a Go signal, a comparison is performed on the coefficient signs (bits 59). This comparison determines the sign of the final product, by means of the Sign Record flip-flop. If the operand signs are the same (either both "1" or both "0"), the Sign Record flip-flop remains clear. This indicates a positive product with a sign bit of "0". If the operand signs are unlike, the Sign Record flip-flop becomes set, indicating a negative product with a sign bit of "1".

Negative numbers are represented in one's complement form. If the Sign Record flip-flop is set indicating a negative product, the output network transmits the complement of the actual result.






COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
MULTIPLY, EXPONENT
TIMING CHAIN,
CHASSIS 2

PRODUCT
6601

SIZE	DRAWING NO.	REV
C	60119300	B7
SHEET	157	105



NOTES :


1. ALL LOCATIONS ON CHASSIS 2.
2. MULTIPLY 1 IS SHOWN,
MULTIPLY 2 IS SIMILAR.


CHASSIS 2 INPUT REGISTERS

Chassis 2 contains the exponent arithmetic networks of Multiply 1 and Multiply 2 functional units, in addition to Divide and other logic. The input registers on chassis 2 are 60 bits in length. The exponent (bits 48 through 59) are sent to chassis 2 directly from the operating registers. The coefficient (bits 0 through 47) are sent first to chassis 6 and then re-transmitted to chassis 2.

The input registers on chassis 2 are shared by both Multiply 1 and 2, Divide, and Boolean. The unit receiving the Go signal samples the input registers and performs its respective operation. The two operands are held in the chassis 2 input registers

for approximately 100 nanoseconds. If a multiplication is to be performed, the operation is timed so that the respective Multiply Exponent unit receives a Go signal and samples operand exponents while they are held in the chassis 2 input registers. The operand sign (bit 59) accompanies each operand to chassis 2. A sign bit of "1" indicates a negative operand. The input registers always contain the true values of the operands, but since negative numbers are handled in one's complement form, a sign bit of "1" gates the complement of the quantity into the exponent arithmetic unit.





EXONENT ADDITION


The exponent arithmetic logic automatically performs two additions at the beginning of each multiply operation. The two operand exponents are added to each other, and the result of this is added to 60_8 (48_{10}). These two results are the basic double-precision and single-precision product exponents, respectively. Later in the operation, the control logic selects one of these and determines whether further modification such as normalizing should be done. The adders which perform the exponent addition are one's complement; if complementary numbers are added, the result is all "0's" (positive zero).

DOUBLE-PRECISION EXPONENT


This exponent is used if the double-precision product is selected. The coefficient of this product is the lower 48 bits of the 96-bit product; the upper 48 bits are discarded. The double-precision exponent is produced by direct addition of the operand exponents.

SINGLE-PRECISION EXPONENT

This exponent is used with the single-precision product. The coefficient is the upper 48 bits of the 96-bit product; the lower 48 bits are discarded. The single-precision exponent is produced by adding 60_8 (48_{10}) to the double-precision exponent.





12 bits for overflow, underflow detection
2nd bit is sign (compare $2^{10} + 2^n$ to determine underflow, overflow)




NOTES:

1. ALL LOCATIONS ON CHASSIS 2.
2. MULTIPLY 1 SHOWN, 2 IS SIMILAR.



6 bit adder and
carry propagation networks




NOTES:

1. ALL LOCATIONS ON CHASSIS 2.
2. MULTIPLY 1 SHOWN, 2 IS SIMILAR.

110 000

CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR MULTIPLY, EXPONENT ADD 60 ₈ (48 ₁₀), X _j + X _k + 60 ₈	PRODUCT 6601
		SIZE DRAWING NO. C 60119300 C
		SHEET 162
		REV C

const




CONTROL DATA CORPORATION	TITLE	PRODUCT
COMPUTER DIVISION	CENTRAL PROCESSOR MULTIPLY, EXPONENT SINGLE OR DOUBLE PRECISION	6601
	SIZE	DRAWING NO.
	C	60119300
	REV	BT
	SHEET	117
	163	

NORMALIZE, COMPLEMENT


The selected exponent (single or double precision) is made available in both normalized and unnormalized form. In the process of normalizing, the coefficient is shifted one place to the left and the exponent is reduced by one. The network which reduces the exponent effectively does this by adding one to the complement.

Both the normalized and unnormalized values of the exponent are made available at

the fan-in to the output network. The fan-in is gated by a signal from chassis 6 which sets the Normalize flip-flop. The decision of whether to take the true value or the complement of the exponent is based on the comparison of the signs (exponent bit 11, operand bit 59) of the original operands X_j and X_k . If the signs are the same, the true exponent is used; if the signs are different, the exponent is complemented.



sign of coef



- NOTES:
1. ALL LOCATIONS ON CHASSIS 2.
 2. MULTIPLY 1 IS SHOWN,
MULTIPLY 2 IS SIMILAR.


CONTROL DATA CORPORATION	TITLE CENTRAL PROCESSOR MULTIPLY, EXPONENT SELECT COMPLEMENT, TRUE VALUE	PRODUCT 6601
COMPUTER DIVISION	DRAWING NO. C 60119300	REV BT


TEST RESULT

Several tests are performed in the exponent arithmetic to determine if the product is valid. The initial operands are tested to see if either X_j or X_k is indefinite, infinite, or zero. The final product exponent is tested to determine if it is equal to 2000; it would then become zero when unbiased.

The results of the tests are held until the end of the operation and are then used to condition the gating of the final product. An indefinite result is packed with an

exponent of 1777_8 and a zero coefficient. A result of infinity is packed with an exponent of 3777_8 and a zero coefficient. A result of zero is packed with a zero exponent and a zero coefficient. All adjustments of the exponent are performed on chassis 2 and if the result is such that the coefficient should be held to zero, the Error signals are sent to chassis 6 to accomplish this.





DIVIDE


Division in the CONTROL DATA* 6601 Central Computer is performed by the Divide Unit located on chassis 2. This unit contains all necessary registers, adders, and logic elements to form the 60-bit, floating-point quotient of two 60-bit, floating-point operands. The time required for a division is 2.9 microseconds (29 minor cycles).

A divide instruction directs the unit to divide the dividend X_j by the divisor X_k and send the quotient to X_i . The coefficients are divided by the method of repeated subtractions. The exponents are subtracted according to the rules of exponential arithmetic.

RESTRICTION:



The coefficient arithmetic portion of the divide unit is not capable of producing a quotient larger than $1.77 \dots 7_8$. It is therefore a requirement in all cases that the coefficient of the dividend X_j must be less than two times the coefficient of the divisor X_k . The coefficient of the divisor X_k may exceed the coefficient of the dividend X_j without limit, so long as neither operand is infinite or zero.

It is important to note that if the divisor is normalized, the above restriction never applies. In addition, if both operands are normalized, the divide unit produces a normalized quotient.




NOTE:
DIVIDE IS FRACTIONAL, ONLY.
 IN ORDER TO WORK PROPERLY,
 x_j COEFF. MUST BE LESS THAN 2
 x_k COEFF.


 CONTROL DATA CORPORATION	TITLE CENTRAL PROCESSOR DIVIDE BLOCK DIAGRAM	PRODUCT
		6601/04
SIZE	DRAWING NO.	
C	60119300	K
SHEET	168	I26.1



6601/04 CENTRAL COMPUTER
DIVIDE FUNCTION UNIT CHASSIS 2 (A)
PUB. NO. 60119300
REV. K I26.2



6601/04 CENTRAL COMPUTER
DIVIDE FUNCTION UNIT
CHASSIS 2 (B)
PUB. NO. 60119300
REV. K 127



* EARLIEST POSSIBLE TIME —
NO RESULT REGISTER CONFLICT



TITLE
CENTRAL PROCESSOR
DIVIDE UNIT
TIMING CHART

PRODUCT 660I	DRAWING NO. C 60119300	REV D
SHEET 217	PAGE 128.I	

DIVIDE, COEFFICIENT

Coefficient division of the two operands is performed using three subtraction networks. The original dividend X_j is gated directly from the chassis 2 input register into each of the 3 subtractors. The divisor X_k is gated into a holding register from which three values are formed: X_k times one, times two, and times three. These quantities are gated into the 3 subtraction networks and are held during the remainder of the operation.


The quotient is formed 2 bits at a time by trial subtractions of the 3 multiples of X_k from the dividend. The largest multiple which subtracts without causing an end-around borrow determines the selection of the 2 bits. If end-around borrows occur in all three subtractions, the two bits are zero.

The largest usable multiple of X_k is subtracted from the dividend during each iteration. This new quantity is then shifted left 2 places and re-inserted into the

dividend registers of the 3 subtraction networks. On the first iteration, the original dividend X_j is held in the subtraction networks.

The coefficient arithmetic network forms a 50-bit quotient. Twenty-four iterations are required to process the 48-bit dividend; however, 2-bit quotients are selected both before the first iteration and after the 24th iteration.



The high-order bit (bit 49) of the final quotient is always "0" and is never used. This is due to the fractional restriction of the coefficient arithmetic; the 2-bit quotient picked on the first iteration is always either 00 or 01. Quotient bit 48 is tested at the output network, and if a "1", a 1-place right shift is performed.



DIVIDE, EXPONENT

The exponents of the divide operands are handled according to standard rules of exponential numbers. For the basic result exponent, the exponent of the divisor X_k is subtracted from the exponent of the dividend X_j . Next, the quantity 60_8 (48_{10}) is subtracted from the result of X_j minus X_k . This has the effect of moving the binary point of the coefficient 48 places to the right. The quotient produced by the coefficient arithmetic is a fraction. It is therefore necessary to shift the binary point to the right in this manner to make the floating-point quotient of the divide unit correspond with the standard floating-point format of the other functional units.

Bit 48 of the coefficient is examined by the quotient output network and if a "1", the coefficient is shifted one place to the right. This requires the addition of +1 to the exponent to maintain positional accuracy.



EXAMPLE: (using octal notation)

Divide X _j	2 0 0 0	2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5
By X _k	2 0 0 0	4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
To Obtain X _i	1 7 1 7	5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 2

Exponent Arithmetic

$$\begin{array}{r} \text{Subtract} \\ X_J - X_K \\ \hline \end{array} \quad \begin{array}{r} 2000 \\ -2000 \\ \hline 0000 \end{array}$$


$$\begin{array}{r} \text{Subtract} \\ 60_8 - 48_{10} \\ \hline 1717 \end{array}$$

Coefficient Arithmetic (unrounded)


Original	X_J	2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5
Quotient, Pick 2-Bits		
0	Subtract	$\begin{array}{r} 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 \\ \underline{- 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5} \\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5 \end{array}$
0 2	L. Shift 2	$\begin{array}{r} 1\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 4 \\ - 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 \\ \hline 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 4 \end{array}$
1 2	L. S. 2	$\begin{array}{r} 1\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 0 \\ - 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 \\ \hline 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 0 \end{array}$
0 5 2	L. S. 2	$\begin{array}{r} 1\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 0\ 0 \\ - 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 \\ \hline 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 0\ 0 \end{array}$
0 2 5 2	L. S. 2	$\begin{array}{r} 1\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 4\ 0\ 0 \\ - 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 \\ \hline 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 4\ 0\ 0 \end{array}$
1 2 5 2	L. S. 2	$\begin{array}{r} 1\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 0\ 0\ 0 \\ - 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0 \\ \hline 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 5\ 2\ 0\ 0\ 0 \end{array}$

0 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5	L. S. 2	$ \begin{array}{r} 1 & 2 & 4 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ - 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 2 & 4 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array} $
0 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2		} 23 ↓
1 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2	L. S. 2	$ \begin{array}{r} 1 & 2 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ - 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 2 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array} $
1 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2		} 24 ↓
0 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5	L. S. 2	$ \begin{array}{r} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ - 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array} $
0 5 2 5 2 5 2 5 2 5 2 5 2 5 2 5 2		

Quotient X_i 1 7 1 7. 5 2 5 2 5 2 5 2 5 2 5 2 5 2



CONTROL DATA CORPORATION COMPUTER DIVISION	TITLE CENTRAL PROCESSOR DIVIDE TIMING CHAIN I	PRODUCT 6601
		SIZE DRAWING NO. C 60119300 REV BT
		SHEET 171 133




CHASSIS 2 INPUT REGISTERS



Chassis 2 contains the exponent arithmetic networks of Multiply 1 and Multiply 2 functional units, in addition to Divide and other logic. The input registers on chassis 2 are 60 bits in length. The exponent (bits 48 through 59) are sent to chassis 2 directly from the operating registers. The coefficient (bits 0 through 47) are sent first to chassis 6 and then re-transmitted to chassis 2.

The input registers on chassis 2 are shared by both Multiply 1 and 2, Divide and Boolean. The unit receiving the Go signal will sample the input registers and perform its respective operation. The two operands are held in the chassis 2 input registers

for a time of approximately 100 nanoseconds. If a division is to be performed, the operation will be timed so that the Divide unit receives a Go signal and samples the operands while they are held in the chassis 2 input registers. The operand sign (bit 59) accompanies each operand to chassis 2. A sign bit of "1" indicates a negative operand. The input registers always contain the true values of the operands, but since negative numbers are handled in one's complement form, a sign bit of "1" gates the complement into the Divide unit.



same as previous except X_k




DIVIDEND X_j

At the beginning of the first iteration, the dividend X_j is gated into holding registers in the 3 subtraction networks. Trial subtractions are then performed of the dividend X_j minus 1, 2, and 3 times the divisor X_k . The largest multiple of X_k which subtracts without causing an end-around borrow is taken as 2 bits of the quotient, and the result of that subtraction, left-shifted 2 places, is used as the dividend for the next iteration. The original dividend X_j is gone after the first iteration, and at the end of 24 iterations, the dividend is reduced to all "0's" (on an unrounded operation). If an end-around borrow is produced on the trial subtraction of X_j minus X_k , the two quotient bits will be "0's". The unsubtracted dividend quantity is then returned left-shifted 2 places to the 3 subtraction networks for the next iteration.

ROUND

Rounding in the Divide unit is performed by holding "1" inputs on bit 0 of the dividend registers in each of the three subtraction networks. The "1" inputs are held through all 24 iterations. Since the dividends are left-shifted 2 places on each iteration, the quantity remaining in the registers at the end of 24 iterations will be a succession of alternating "0's" and "1's". Rounding on a divide operation forces bit 0 of the original dividend X_j to a "1" and makes the portion of the dividend to the right of the binary point equal to $1/3 (.2525 \dots 25)_8$.




DIVISOR X_k

The original divisor X_k is brought into a register at the beginning of the operation and three values are formed; X_k times 1, times 2, and times 3. These three values are held during the entire operation and are used as inputs to the three subtraction networks.


The quantity $2X_k$ is formed by shifting X_k one place to the left. This is equivalent to multiplying by 010_2 .

The quantity $3X_k$ is formed by shifting X_k one place to the left and adding this quantity to the original X_k . This is equivalent to multiplying by 011_2 . The carries produced by this addition are handled by a separate sensing network.



20

EAC




7	6	5	4	3	2	1	0
8	7	6	5	4	3	2	1

CONTROL DATA
CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
DIVIDE, COEFFICIENT
CARRIES ON 3 TIMES X_k , I

PRODUCT
6601
SIZE DRAWING NO
C 60119300 REV
SHEET 177 BT
145



SUBTRACTION NETWORKS

The trial subtractions of the dividend minus X_k , $2X_k$, and $3X_k$ are performed by the 3 subtraction networks. Each of these networks contains an input register for the dividend. The multiple value of X_k is brought in at a separate input.

Each subtraction network has 3 gated outputs from each stage. These are fed back to the dividend input registers of the subtraction networks left-shifted 2 places. The output of each subtraction network is the complement of the true result, and is therefore able to directly set the flip-flops in the input registers.

Borrows, satisfies, and enables are handled by a separate sensing network. The subtraction networks are one's complement, and a borrow out of the upper stage is taken end-around. However, if an end-around borrow is produced by a subtraction network, that particular trial subtraction is rejected.

The existence of end-around borrows from the trial subtraction networks determines the selection of the two quotient bits for that iteration. The highest multiple of X_k which will subtract from the dividend without causing an end-around borrow is used. The fully subtracted output from that subtraction network is then gated back to the dividend input registers left-shifted 2 places to be used as the dividend on the next iteration.

E
 /
 1
 0
 0
 0
 1
 0

G B S


$$EQ \cdot \bar{B} = 1$$

$$EQ \cdot B = 1$$

$$EQ \cdot B = 0$$


$$EQ \cdot \bar{B} = 0$$

True subtractor



Tells where sub. was possible

CONTROL DATA CORPORATION	CENTRAL PROCESSOR	PRODUCT
COMPUTER DIVISION	DIVIDE, COEFFICIENT	660 I/04/I3/14
	SUBTRACT X_k FROM X_j	SHEET 179 REV BT






↑ STAGES OF $x_j - x_k$

CONTROL DATA
CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
DIVIDE, COEFFICIENT
BORROWS ON SUBTRACT
 x_j FROM x_k , I

PRODUCT
6601
SIZE C DRAWING NO. 60119300 REV BT
SHEET 180 151







2-BIT QUOTIENTS

The coefficient arithmetic network performs division of the 48-bit operands in 24 iterations. The quotient is assembled 2 bits at a time, as determined by the three trial subtractions of X_k , $2X_k$, and $3X_k$ from the dividend. The resulting quotient is 50 bits in length, since an additional 2 bits are picked after the 24th subtraction.



QUOTIENT LEFT-SHIFT REGISTER

A 2-place left-shift register is used to assemble the 2-bit quotients into the final 50-bit quotient. The quotients are selected at 100-nanosecond intervals according to the trial subtractions, and are inserted into stages 0 and 1 of the left-shift register. This register performs a 2-place left shift at 75-nanosecond intervals. It is therefore necessary to provide 2 extra register stages after each 4 shifts to allow the picking of quotients to "catch up" with the shifting of the register.



round, 010101010101,
put into divider
on all itera. except 1st
before you subtract





112311, 252525
1/3



NORMALIZE

The divide unit produces a normalized quotient (a "1" in bit 47) if both of the original operands were normalized. With normalized operands, the first 2-bit quotient will be either 00 or 01. If the first 2-bit quotient is 00, the second 2-bit quotient will be either 10 or 11. Due to the left shifts, the first 2-bit quotient becomes bits 49 and 48

of the final 50-bit result, and the second 2-bit quotient becomes bits 47 and 46. The use of normalized operands therefore always results in a "1" in either (or both) bit 47 or 48, while bit 49 is always a "0". If bit 48 is a "1", the output network shifts the coefficient one place to the right and +1 is added to the exponent to maintain positional accuracy.




GATE QUOTIENT OUTPUT


The final result quotient is gated out of the Divide unit by the Transmit signal from the Scoreboard. The final transmitted coefficient value is determined by a sensing network which selects either the true value, the complement or all "0's".


The signs of the original operands X_j and X_k determine the selection of either the true value or the complement of the result coefficient. If the signs were alike, either both positive or both negative, the quotient will be positive; if unlike, the quotient will

be negative. Negative numbers are handled in one's complement notation. The sensing network therefore selects the complement of the coefficient if the quotient is negative.

The output coefficient is held to all "0's" if the quotient is infinite, indefinite, or zero. The existence of these conditions is determined by examining the original operands and the exponent of the result.










EXPONENT SUBTRACTION

The exponent arithmetic logic unconditionally performs two subtractions at the beginning of the operation. The first step is to subtract the exponent of the divisor X_k from the exponent of the dividend X_j . The second step is to subtract from this result the value 60_8 (48_{10}). This produces the basic quotient exponent. Later in the operation, the control logic will determine whether further modification such as

normalizing should be done. The networks which perform the subtractions are adders which subtract a quantity by adding it to the complement of the first quantity. The adders are one's complement; if complementary numbers are added, the result is all "0's" (positive zero).





SUBTRACTS 60₈ BY ADDING COMPLEMENT



RRY

1. TWO "I's" IN UPPER STAGE.
2. TWO "I's" IN SECOND STAGE
AND AT LEAST ONE "I"
IN UPPER STAGE.
3. TWO "I's" IN LOWER STAGE
AND AT LEAST ONE "I"
IN EACH UPPER STAGE.




TEST RESULT

Several tests are performed in the exponent arithmetic to determine if the product is valid. The initial operands are tested to see if either X_j or X_k is indefinite, infinite, or zero.

The results of the tests are held until the end of the operation and are then used to


condition the gating of the final product. An indefinite result is packed with an exponent of 1777_8 and a zero coefficient. A result of infinity is packed with an exponent of 3777_8 and a zero coefficient. A result of zero is packed with a zero exponent and a zero coefficient.



CONTROL DATA
CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
DIVIDE, EXPONENT
TEST RESULT, INCREMENT

PRODUCT
6601/04/I3/14
SIZE DRAWING NO.
C 60119300 REV
BT
SHEET 191 173



CONTROL DATA
CORPORATION
COMPUTER DIVISION


TITLE
CENTRAL PROCESSOR
DIVIDE, EXPONENT
QUOTIENT = 0, ∞ , INDEFINITE

PRODUCT
6601/04/13/14
SIZE DRAWING NO.
C 60119300 REV
BT
SHEET 192 175


NORMALIZE, COMPLEMENT

The use of normalized operands causes the divide unit to produce a normalized quotient (coefficient bit 47 equals "1"). Normalized operands automatically result in a "1" in either (or both) coefficient bits 47 and 48. If bit 48 is a "1", a 1-place right shift is performed and +1 is added to the exponent to maintain positional accuracy. Both values of the exponent, $X_j - X_k - 60_8 (48_{10})$ and $X_j - X_k - 57_8 (47_{10})$, are made available at the fan-in to the output network, and the gating selection is made according to coefficient bit 48.

The decision of whether to take the true value or the complement of the exponent is based on the comparison of the signs (exponent bit 11, operand bit 59) of the original operands X_j and X_k . If the signs are the same, the true exponent is used; if the signs are different, the exponent is complemented.




underflow \rightarrow no gates





Back to page 177


POPULATION COUNT

The Population Count instruction (47) counts the number of "1" bits in operand register X_k and stores the count in operand register X_i . The bits are taken four at a time in the counter network (KD) and the fifteen partial counts are added together in a four-stage summing network (QA, QB, TJ). Because $60_{10} = 74_8$, only the lower six bit positions of the chassis 2 output network are used to transmit the count to operand register X_i . The time required for a count is 0.8 microseconds (8 minor cycles).










INCREMENT

Incrementing and memory addressing in the CONTROL DATA 6601 and 6604 Central Computers are performed by two identical Increment Units on chassis 5. Each of these units contains all necessary registers and logic elements to form the 18-bit, fixed point sum (or difference) of two 18-bit, fixed point operands. The time required for an operation is 0.3 microseconds (3 minor cycles).

An Increment instruction directs the unit either to 1) add the addend B_k or K to the augend X_j , B_j , or A_j and send the sum to X_i , B_i , or A_i or 2) subtract the subtrahend B_k from the minuend B_j or A_j and send the difference to X_i , B_i , or A_i . Operands obtained from an X_j operand register are the truncated lower 18-bits


of the 60-bit word. Conversely, an 18-bit result placed in an X_i operand register carries the sign bit extended to the remaining bits of the 60-bit word.


Note that the results of all 5X instructions are transmitted to one of seven address registers (A1 - A7). An immediate memory reference is caused by any change in the contents of an A register. When A1 - A5 is changed, the operand is read from the new address specified and sent to the corresponding operand register X1 - X5. When A6 or A7 is changed, the operand from the corresponding operand register X6 or X7 and stored at the new address specified.


BRANCH TEST INSTRUCTIONS:

02	04 - 07
i OPERAND USES j TRUNK	
K FIELD ENTERS	j OPERAND
VIA INCR. REG.	USES K TRUNK

6601/04/13/14 CENTRAL COMPUTER
INCREMENT UNIT CHASSIS 5





CONTROL DATA
CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
INCREMENT UNIT
TIMING CHART

PRODUCT	6601/04/13/14	REV
SIZE	DRAWING NO.	M
C	60119300	
SHEET		PAGE
206		182.I

ADDER


The Increment Unit performs fixed point addition and subtraction of 18-bit numbers.


Negative numbers are represented in one's complement notation. The sign bit is in the high order bit position (bit 17), and the binary point is at the right of the lowest order bit position (bit 0).


The adder is divided into two levels of operation, with two bits making up a group

and six groups making up the entire adder.

The adder is subtractive in nature, but because of the logic configuration of the input register (JA), the true value of B_k or K is gated for Add instructions and the one's complement value for Subtract instructions.








BRANCH TESTS

The Increment Units are also used as auxiliaries to the Branch Unit, both for the Unconditional Jump instruction 02, and the Conditional Jump instructions 04-07.

<u>Op. Code</u>	<u>Instruction</u>
02	Go to $B_i + K$
04	Go to K if $B_i = B_j$
05	Go to K if $B_i \neq B_j$
06	Go to K if $B_i \geq B_j$
07	Go to K if $B_i < B_j$

For the Unconditional Jump instruction 02, the Increment Unit adder computes the sum of the two operands and gates the result to the P register. The $P + 1$ adder is disabled and the result passes through to M^0 and on to the Stunt Box.



BRANCH TESTS (Cont'd)



For the conditional tests of equality (04 and 05), the two 18-bit operands are compared bit for bit. For the conditional tests of magnitude (06 and 07), the signs (bit 17) of the two operands are compared. If they are different, the positive number is recognized as the greater of the two. If they are the same, the one's complement difference ($B_i - B_j$) is taken, and the sign (bit 17) of the result is examined. If it is zero, $B_i \geq B_j$; if it is one, $B_i < B_j$. A control bit is then sent to the Branch Unit indicating the success or failure of the test.

NOTE: FOR THE CONDITIONAL BRANCH INSTRUCTIONS 04-07,
THE j OPERAND USES THE j TRUNK AND
THE j OPERAND USES THE k TRUNK.

$(j \cdot k) = B_j$ IS NEGATIVE AND B_j IS POSITIVE
180"

$(j \cdot k) = B_j$ IS POSITIVE AND B_j IS NEGATIVE
180"

INCREMENT UNIT : ADDER



ADD


Floating point addition and subtraction in the CONTROL DATA 6601 and 6604 Central Processor are performed by the Add Unit located on chassis 8. This unit contains all the hardware necessary to perform the 60-bit, floating point sum or difference of two 60-bit, floating point operands. The time required for a single addition or subtraction is

0.4 microseconds (4 minor cycles).


The add instruction directs the Add Unit to add or subtract the two operands and give either a single or double precision result. The unit may also be directed to round the operands when a single precision result is requested.

exit control

W_i = exp comp




CHASSIS INPUT AND FEEDER REGISTERS



catching reg. P49 stored by all ch 8 FU's


LARGER EXPONENT





CONTROL DATA CORPORATION
COMPUTER DIVISION

TITLE
CENTRAL PROCESSOR
ADD UNIT
BLOCK DIAGRAM






PRODUCT
6601/04
SIZE DRAWING NO.
C 60119300 REV K
SHEET 212 PAGE 193

























EXponent BITS COME
DIRECTLY FROM EXIT CONTROL
(CH B) AND ARRIVE IN THEIR
TRUE-VALUE FORM (SIGN
POSITIVE)






PICK LARGER EXPONENT (EAB)






2nd half adder
adder of we find a sum
want in $2^2 = 4$
force a pick
count of 160
 $2^5 = 32$
 $2^6 = 64$






199





199



199



199




* THE EXPONENT IS NOT REALLY SHIFTED.
"SHIFT" REFERS TO CORRECTION OF THE
EXPONENT ($ADD + 1$) WHEN OVERFLOW OCCURS
IN THE COEFFICIENT REQUIRING IT TO BE
RIGHT SHIFTED.






both adder
and subtractor


can add 0
" "
sub 60
" 57


variables
1) SP or DP
2) overflow or underflow


To Entry Control





















GO CONTROL BLOCK DIAGRAM

Increment I Read Flag I ($F_j(x)$)





COMMENT SHEET

MANUAL TITLE CONTROL DATA 6601/04 CENTRAL COMPUTER

CE Diagrams and Circuit Description Manual Vol. 1

PUBLICATION NO. 60119300 REVISION _____

FROM: NAME: _____
BUSINESS
ADDRESS: _____

COMMENTS:

This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made below. Please include page number references and fill in publication revision level as shown by the last entry on the Record of Revision page at the front of the manual. Customer engineers are urged to use the TAR.

CUT ALONG LINE

STAPLE

STAPLE

FOLD

FOLD

FIRST CLASS
PERMIT NO. 8241

MINNEAPOLIS, MINN.

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY
CONTROL DATA CORPORATION
8100 34TH AVENUE SOUTH
MINNEAPOLIS, MINNESOTA 55440

**ATTN: TECHNICAL PUBLICATIONS DEPT.
PLANT TWO**

FOLD

FOLD

CUT ALONG LINE