 CONFIDENTIAL		CONFIDENTIAL	
	TURBO MAC : HARDWARE MEMORY MAP		
	Burrell Smith and Brian Howard		
	17 October 1984		
 CONFIDENTIAL		CONFIDENTIAL	

Page 1	1. INTRODUCTION
Page 2 Page 3 Page 5	2. THE TURBO MAC ADDRESS SPACE (Overview)2.1 More Detailed Map of Turbo Mac Address Space2.2 Address Line Decoding
Page 7	3. RAM 3.1 Address Decoding to Activate RAMs
Page 8	3.2 Further RAM Address Decoding
Page 9	3.3 Some Useful RAM Addresses
Page 10	3.4 Use of RAM by Hardware
	3.4.1 Map of RAM on Power-Up
Page 11	3.4.2 Normal Map of RAM
Page 12	3.5 Use of RAM by System and Application Software
Page 13	3.6 Hardware Exception Vectors
Page 14	4. ROM4.1 Address Decoding to Activate ROMs4.2 Some Useful ROM Addresses
Page 15	5. AMU 5.1 Address Decoding to Activate AMU
Page 16	5.2 Further AMU Address Decoding 5.3 Some Useful AMU Addresses
Page 17	5.4 Information About AMU Registers 5.4.1 DMA Address Registers
Page 19	5.4.2 DMA Control Register
Page 20	6. DMU
Page 21	6.1 Address Decoding to Activate DMU6.2 Further DMU Address Decoding6.3 Some Useful DMU Addresses
Page 22	7. RANDOM LOGIC CONTROL (VDXO, VDX1 and MISC) 7.1 Address Decoding to Activate Random Logic Control
Page 23	7.1 Address becoding to Activate Random Logic Control 7.2 Some Useful Random Logic Control Addresses

Daga 24

Page	24	8. SCC
		8.1 Address Decoding to Activate SCC
Page	25	8.2 Further SCC Address Decoding
		8.3 Some Useful SCC Addresses
Page	26	9. IWM
		9.1 Address Decoding to Activate IWM
Page	27	9.2 Further IWM Address Decoding
		9.3 Some Useful IWM Addresses
Page	28	10. VIA
		10.1 Address Decoding to Activate VIA
Page	29	10.2 Further VIA Address Decoding
		10.3 Some Useful VIA Addresses
Page	30	10.4 Turbo-Mac-Specific Information about VIA Registers
		10.4.1 Port A Input, Output, and Data Direction Registers
		10.4.2 Port B Input, Output, and Data Direction Registers
Page	31	10.4.3 Control Registers
		10.4.4 Interrupt Flag and Enable Registers
Page	32	11. AUTO-VECTOR "READ" ADDRESSES
_		10 000 000 000
Page	33	12. SOME USEFUL DECODING EQUATIONS

Previous Document Versions: 19-Sep-84, 10-Sep-1984.

1. INTRODUCTION

The principle portions of Turbo Mac's address space consist of volatile read/write memory (RAM) and permanent read-only memory (ROM). In addition to RAM and ROM, several input/output functions are also selected using address lines, so that they appear to occupy portions of the Turbo Mac "memory". These include the 6522 Versatile Interface Adapter (VIA), the 8530 Serial Communications Chip (SCC), the disk interface chip (IWM), the Address Management Unit (AMU), the Data Management Unit (DMU), and the Random Logic Control.

When the Turbo Mac is first turned on, ROM appears at the bottom (lowest addresses) portion of the address space. This is useful for the ROM-stored software which starts the system running. After startup, the OVERLAY signal from the VIA is changed to a low (zero), mapping RAM into its normal place at the bottom of the address space.

Selection of RAM, ROM, or other devices is done by from two to seven of the highest-order address lines, A23-A17. The VIA and IWM also use the four address lines A12-A9 for further internal decoding and register selection, while the SCC uses the three lowest-order address lines A2-AØ for internal decoding. When selecting certain AMU registers, the information on address lines A12-Al or A8-Al is used as data for the selected register. When selecting the DMU, address line A2 determines how the DMU control register is used.

2. THE TURBO MAC ADDRESS SPACE (Overview)

Map on Power-	Up (OVERLAY = 1)	_\$100	ØØØØ	Normal Map	(OVERLAY = Ø)
		: :_ \$FØ	ØØØØ		
	VIA	\$EØ	ØØØØ		VIA
	IWM	\$DØ	ØØØØ		IWM
MISC	ENABLE		ØØØØ	MIS	C ENABLE
VDXØ an	d 1 ENABLE		øøøø –	VDXØ a	nd 1 ENABLE
scc	WRITE	and	aaaa	SC	C WRITE
VDX1	ENABLE	- [-	ØØØØ	VDX	1 ENABLE
VDXØ	ENABLE	1	ØØØØ	VDX	Ø ENABLE
SC	C READ	_ \$9ø	ØØØØ _	S	CC READ
		: _: \$7Ø	9000 :		: :
RAM Row 2	(512 K bytes)	\$68	: ØØØØ :		:
	(512 K bytes)		: ØØØØ :		:
DMU	SELECT	_ _ \$5C :	ØØØØ :		
AMU registers	Duplicate ROM		ØØØØ :		ROM (128K bytes)
on writes	image on reads	\$40	ØØØØ _		on_reads
		: : \$10	ØØØØ		
		:		RAM Row 2	(512 K bytes)
		: \$Ø8 :	ØØØØ _		
AMU Reset	ROM (128K bytes)	-i- \$Ø2	ØØØØ	RAM Row 1	(512 K bytes)
on writes	on reads	_ _ \$ØØ	ØØØØ _		

2.1 More Detailed Map of Turbo Mac Address Space (two pages)

(Auto-Vector Read) (AØ=Ø)		FFFØ _	: (Auto-Vector :Read): :	No device
	: : :	:	:	
(AØ=Ø)	: : :_ \$FØ	dddd	•	00011
(AØ=Ø)	: - \$FØ	dddd	•	assigned
(AØ=Ø)	- \$FØ	dddd -	•	
(A∅=∅)	ł	שששש		
			VIA	(AØ=Ø)
6 registers)	_ \$EØ	ØØØØ	(A9-12 select	l6 registers
(AØ=1)			IWM	(AØ=1)
8 register			(A1Ø-12 select	8 register
bit value)	[
	_ \$DØ	ØØØØ _		
			MISC ENABLE	
	_ \$C8	0000 _		
ENARLE	ł		אצעה מאף ואטה אטאען	ENARLE
JIMADEL	scø	ØØØØ	VDXI IND VDXV	
(10, 1)			COC UDITAL	(14 1)
(AØ=1)			SCC WRITE	$(A\emptyset=1)$
=Data/Ctrl)		1	(A1=Ch.A/B. A	2=Data/Ctrl)
2000, 0021,	\$BØ	ØØØØ	(112 01111-7 2 , 11-1	- 2000, 0011,
	- '			
	1		VDX1 ENABLE	
	_ \$A8	ØØØØ _		
	\		UDUA ENABEE	
	CAG	dddd	I ADYÑ ENVRTE	
	- SAW	שששש		
(AØ=1)	1		SCC RESET	$(A\emptyset=1)$
` /				· · · · · ·
(AØ=Ø)	ĺ		SCC READ	$(A\emptyset = \emptyset)$
	_ \$9Ø	ØØØØ _		
	•		•	
;	:	;		1
gned :	:	;	: No device assi	zned
	. 604	dddd	•	
	(AØ=1) B register bit value) ENABLE (AØ=1) =Data/Ctr1)	(AØ=1) B register bit value) \$C8 ENABLE (AØ=1) =Data/Ctr1) \$BØ \$A8 \$AØ (AØ=0) \$9Ø gned	(AØ=1) B register bit value) SDØ ØØØØ SCB ØØØØ ENABLE (AØ=1) Data/Ctrl) SBØ ØØØØ SAB ØØØØ (AØ=1) (AØ=0) SPØ ØØØØ SPØ ØØØ SPØ ØØ SPØ ØØ SPØ ØØØ SPØ ØØØ SPØ ØØØ SPØ ØØØ SPØ ØØØ SPØ ØØ SPØ ØØ SPØ ØØ SPØ ØØ SPØ ØØØ SPØ ØØ SPØ Ø SPØ ØØ SPØ ØØ SPØ Ø SPØ ØØ SPØ Ø SP	SEØ ØØØØ

Map on Power-	-Up (OVERLAY = 1)	\$8Ø	ØØØØ	Normal Map	$(OVERLAY = \emptyset)$
Reserved	(RAM images)	- \$7Ø	- : : : : :		: : : :
RAM Row 2	(512 K bytes)	_ \$68	9000 :		: : :
RAM Row 1	(512 K bytes)	\$6Ø	: : : :	No device	assigned :
DMU SELECT	C (Word: AØ=Ø)		:		: : :
No device	assigned	:	ØØØØ : ØØØØ _:	 -	: : :
AMU REGISTERS	Reserved on reads (7 ROM images)	:-	ØØØØ		Reserved : on reads : (7 ROM images) :
A18-16 select reg.Ø-4; A8-1 or A12-1=data	Duplicate ROM image on reads	_ \$40	ØØØØ		ROM (128K bytes) on reads
No device	assigned		:	Reserved	(RAM images)
:	Reserved on reads	_ \$1Ø	ØØØØ	RAM Row 2	(512 K bytes)
: : :	(seven	: : \$Ø8 :	ØØØØ _		
AMU RESET	images) ROM (128K bytes) on reads	\$Ø2	ØØØØ	RAM Row 1	(512 K bytes)
		_ \$ØØ	øøøø _		


2.2 ADDRESS LINE DECODING (two pages)

									Ad	dre	ss	Line	es										
					(В	1an	k =	Doı	n't	Car	e,	x	= F	ur	the	er :	Dec	cod	in	g)			
Device Selected	23	22	21	2Ø	19	18	17	16	15	14	13	12	11	1Ø	9	8	7	6	5	4	3 2	1	Ø
RAM (OVERLAY=1)	Ø	1	1			<-			1			2 K		es x				w) x			x x		-> x
(OVERLAY=Ø)	Ø	Ø			<- x			 х			- 1			es	(t		ro	ws)				->
																	_						
ROM (OVERLAY=1) Reads, only	Ø	Ø	Ø	Ø				<-		ینے دیم کی			128	SK 1	byt	ces						. — — «	->
(Anytime) Reads, only	Ø	1	Ø	Ø				x	x	x	x	x	х	x	x	x	x	x	x	x	хх	х	x
											· · · · · · · · · · · · · · · · · · ·						-						
AMU Reset (OVERLAY=1) Writes, only	ø	ø 	Ø — –	ø - —	ø	ø	ø 	_		_	· 	_					_			_			
AMU Register (OVERLAY=1) Writes, only	Ø	1	Ø	Ø	Ø		Ur x	•				<- x	l .	ata x			x x	х - D	x x at	x x a	x x x x x x 1,3	x x	
DMU Select (OVERLAY=1)	Ø	1	Ø	1	1	1											F	Exe	cu	te	/Wr		e Ø
Number of Bytes Decoded:	1 6 M	8 M	4 M	2 M	1 M	5 1 2 K	2 5 6 K	1 2 8 K	6 4 K	3 2 K	1 6 K	8 K	4 K		1 K		5	1 2 8			1 8	4	2

								<u> </u>	Ad	dre	ss	Line	es					-					
					(B	lan	ık =	Do	n't	Car	e,	x	= F	urt	he	r I)ec	od	in	g)			
Device <u>Selected</u>	23	22	21	2Ø	19	18	17	16	15	14	13	12	11	1Ø	9	8	7	6	5	4	3 2	1	Ø
																		D	at	a/	Cmd		n • / B
SCC Read SCC Reset (Anytime)	1 1 — —	Ø Ø	Ø Ø 	1 1						· _ .						_	_					х х	- 1
SCC Write (Anytime)	1	Ø	1	1																	x	x	1
VDXØ Enable (Anytime)	1	ø - —	1	ø 	Ø											_	_		_ ·				_
VDX1 Enable (Anytime)	1 	ø - —	1 	ø - -	1									. <u>-</u>		_	_			_			_
VDXØ & 1 En (Anytime)	1	1	Ø	Ø	Ø																		_
MISC Enable (Anytime)	1	1	Ø	Ø	1							•						٠	•				
IWM (Anytime)	1	1	Ø	1					IWM	Re	g•		Ø	->		t	Va	lu	e				1
VIA (Anytime)	1	1	1	Ø							V	'IA <- x	Reg x	* X	->	15							Ø
Number of Bytes Decoded:	1 6 M	8 M	4 M	2 M	1 M	5 1 2 K	2 5 6 K	1 2 8 K	6 4 K	3 2 K	1 6 K	8 8 K	4 K		1 K			1 2 8			1 8	4	2

3. RAM


RAM Row #Ø



Eight 256K-bit DRAMs

Eight 256K-bit DRAMs

RAM Row #1 (optional)



Eight 256K-bit DRAMs

Eight 256K-bit DRAMs

3.1 Address Decoding to Activate RAMs

When RAM Addressed	Addr A23	ess L A22	ines A21	Address Range								
Startup: OVERLAY=1	Ø	1	1	x	\$6Ø ØØØØ - \$7F FFFF							
Normal: OVERLAY=Ø	Ø	Ø	x	x	\$ØØ ØØØØ - \$3F FFFF							

(Note: x indicates "don't care": either 1 or Ø)

3.2 Further RAM Address Decoding

The following table details RAM's use of address lines A19-AØ:

									1	Addre	ess	Li	nes								
System Memory		19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Ø
512K	Vid	x 	C1	cø	C8	C6	C5	C4	C3	C2	R8	R7	RØ – –	R6	R5	R4	R3	R2	R1	C7	В
J121	DMA	x	C1	СØ	C7	C6	C5	C4	C3	C2	R8	R7	RØ	R6	R5	R4	R3	R2	R1	С8	В
1 M	Vid	C8	C1	сø	W 	C6	C5	C4	C3	C2	R8	R7	RØ	R6	R5	R4	R3	R2	R1	C7	В
i ri	DMA	C8	C1	СØ	C7	C6	C5	C4	C3	C2	R8	R7	RØ	R6	R5	R4	R3	R2	R1	W	В

Note 1: Rn = row address, bit n; Cn = column address, bit n; W = bank (RAM Row #Ø or Row #1); B = byte (even or odd); x = don't care (ignored by decoding hardware).

Note 2: Vid = CPU references to top 128K bytes of memory; DMA = CPU references to all remaining memory, and any DMA.

The following table organizes the same information in order of RAM addresses:

RAM Row	CPU or DMA	RAM Column	CPU or DMA
Address	Address	Address	Address
RA Ø	A 8	CA Ø	A 17
RA 1	A 2	CA 1	A 18
RA 2	A 3	CA 2	A 11
RA 3	A 4	CA 3	A 12
RA 4	A 5	CA 4	A 13
RA 5	A 6	CA 5	A 14
RA 6	A 7	CA 6	A 15
RA 7	A 9	CA 7	A1 (Vid) / A16 (DMA)
RA 8	A 1Ø	CA 8	A16 (Vid) / A1 (DMA) if 512 or A19 if 1 M Byte System

Note 2, above, explains "Vid" and "DMA"

3.3 Some Useful RAM Addresses

RAM Size :	512K bytes (one row)	1 M bytes (two rows)
Normal Addresses : (OVERLAY = Ø)	\$ØØ ØØØØ - \$Ø7 FFFF	\$ØØ ØØØØ - \$ØF FFFF
Startup Addresses : (OVERLAY = 1)	\$6Ø ØØØØ - \$67 FFFF	\$60 0000 - \$6F FFFF
Video Screen: (OVERLAY = Ø) Page 1 Page 2 Page 3 Page 4	(Top) - (Bottom) \$07 A700 - \$07 FC7F \$07 2700 - \$07 7C7F (not available) (not available)	(Top) - (Bottom) \$ØF A7ØØ - \$ØF FC7F (Each \$ØF 27ØØ - \$ØF 7C7F page: \$ØE A7ØØ - \$ØE FC7F \$558Ø \$ØE 27ØØ - \$ØE 7C7F bytes)
<pre>Video Screen, Page 1, during startup : (OVERLAY = 1)</pre>	\$67 A7ØØ - \$67 FC7F	\$6F A7ØØ - \$6F FC7F (\$558Ø bytes)
Sound Buffer: (OVERLAY = Ø) (Note: Sound = high by:	\$Ø7 FDØØ - \$Ø7 FFE3 tes, only)	<pre>\$ØF FDØØ - \$ØF FFE3 (\$2E4 bytes)</pre>

3.4 Use of RAM by Hardware

3.4.1 Map of RAM on Power-Up (OVERLAY = 1)

Map of RAM Startup Locations: OVERLAY=1 \$68 ØØØ \$7Ø Ø \$67 FFE4 \$6F FI Disk PWM (AØ=1); Sound (AØ=Ø) \$67 FDØØ \$6F FI (bottom) Video Screen Page 1 (top) \$67 A7ØØ \$6F A	FE4
\$68 ØØØØ \$7Ø ØØ \$67 FFE4 \$6F FF Disk PWM (AØ=1); Sound (AØ=Ø) \$67 FDØØ \$6F FF (bottom) Video Screen Page 1	FE4
Disk PWM (AØ=1); Sound (AØ=Ø) \$67 FDØØ \$6F F \$67 FC8Ø \$6F F (bottom) Video Screen Page 1	
(bottom) Video Screen Page 1	ЭØØ
(bottom) Video Screen Page 1	
Video Screen Page 1	28Ø
	7ØØ
\$67 7C8Ø \$6F 7C	28Ø
Video Screen Page 2	7 Ø Ø
\$6E F	28Ø
Video Screen Page 3 not available) \$6E A	7ØØ
Video Screen Page 4 not \$6E 70	C8Ø
video Screen	7ØØ
(Note)	
\$60 0000 \$60 0	ak da da

Note: the hardware exception vectors are always at \$00000-\$0000FF. This places them in the ROM address space during startup (OVERLAY = 1).

3.4.2 Normal Map of RAM (OVERLAY = Ø)

Map of RAM	System Memo	ry (Bytes)
•	512 K	<u>1 M</u>
Normal Locations : OVERLAY=Ø	\$Ø8 ØØØØ	\$10 0000
	\$Ø7 FFE4	\$ØF FFE4
Disk PWM (AØ=1); Sound (AØ=Ø)	\$Ø7 FDØØ	\$ØF FDØØ
(bottom)	\$Ø7 FC8Ø	\$ØF FC8Ø
Video Screen Page 1	\$Ø7 A7ØØ	\$ØF A7ØØ
(bottom)	\$Ø7 7C8Ø	\$ØF 7C8Ø
Video Screen Page 2	\$Ø7 27ØØ	\$ØF 27ØØ
	. (Page 3	\$ØE FC8Ø
Video Screen Page 3	not available)	\$ØE A7ØØ
(bottom) Video Screen Page 4	(Page 4	\$ØE 7C8Ø
Video Screen	not available)	\$ØE 27ØØ
	\$00 0100	\$ØØ Ø1ØØ
Hardware Exception Vectors	\$ØØ ØØØØ	\$ØØ ØØØØ


3.5 Use of RAM by System and Application Software (Shown for a typical application, using page 1 video screen only.)

	System Memory	y Size (bytes)	
Man of DAM	512 K	<u>1 M</u>	
Map of RAM	\$Ø8 ØØØØ	\$10 0000	
	\$Ø7 FFE4	\$ØF FFE4	
Disk-Speed and Sound Buffer			
	_ \$Ø7 FDØØ	\$ØF FDØØ	
(bottom)	_ \$Ø7 FC8Ø	\$ØF FC8Ø	
Video Screen Page 1			
(top)	_ \$Ø7 A7ØØ	\$ØF A7ØØ	
Application Jump Table			
Application Globals			
Application Stack V			
			-
Application Heap			
	_ \$ ØØ 4BØØ	\$ ØØ 4BØØ	(Typical)
System Heap	\$ ØØ ØBØØ	\$ ØØ ØBØØ	
Operating System Globals	- \$ ØØ Ø1ØØ	\$ ØØ Ø1ØØ	
Hardware Exception Vectors	- \$ 00 0000	\$ 00 0000	

3.6 Hardware Exception Vectors (in RAM if OVERLAY = \emptyset)

Reset: Initial SSP	\$ØØ	ØØØØ			
Reset: Initial PC	\$ØØ	ØØØ4			
Bus Error	\$ØØ	øøø8			
Address Error	\$ØØ	ØØØC			
Illegal Instruction	\$ØØ	ØØ1Ø			
Divide by Zero	\$ØØ	ØØ14			
CHK Instruction	\$ØØ	ØØ18			
TRAPV Instruction	\$ØØ	ØØ1C			
Privilege Violation	\$ØØ	ØØ2Ø			
Trace	\$ØØ	ØØ24			
Line 1010 Emulator	\$ØØ	ØØ28			
Line 1111 Emulator	\$ØØ	ØØ2C			
(Unassigned: Reserved)	\$ØØ	ØØ3Ø	- \$0	Ø ØØ	3В
Uninitialized Interrupt	\$ØØ	ØØ3C			
(Unassigned: Reserved)	\$ØØ	ØØ4C	- \$0	iø øø	5F
Spurious Interrupt	\$ØØ	ØØ6Ø			
VIA Interrupt Auto-Vector	\$ØØ	ØØ64			
SCC Interrupt Auto-Vector	\$ØØ	ØØ68			
VIA+SCC (temp.) Auto-Vector	\$ØØ	ØØ6C			
Interrupt Switch Auto-Vector	\$ØØ	ØØ7Ø			
Int.Sw.+VIA Auto-Vector	\$ØØ	ØØ74			
Int.Sw.+SCC Auto-Vector	\$ØØ	ØØ78			
Int.Sw.+VIA+SCC Auto-Vector	şøø	ØØ7C			
TRAP Instruction Vectors	\$ØØ	ØØ8Ø	- \$0	iø øø	BF
(Unassigned: Reserved)	\$ØØ	øøcø	- \$0	ø øø	FF

4. ROM



4.1 Address Decoding to Activate ROMs

Note: ROM is activated whenever A2 \emptyset = \emptyset and ROMEN*= \emptyset .

When ROM	Addr	Address			
Addressed	<u>A23</u>	A22	.A21	A2Ø	Range
Startup: OVERLAY=1	Ø	·ø	Ø	Ø	\$ØØ ØØØØ - \$ØF FFFF
Anytime: OVERLAY=1 or Ø	Ø	1	Ø	Ø	\$40 0000 - \$4F FFFF


Note: Do not write to ROM. With OVERLAY=1, writing to ROM at \$00000-\$0FFFFF will reset the AMU. With OVERLAY=1 or 0, writing to ROM at \$40000-\$44FFFF will change the contents of the AMU registers.

4.2 Some Useful ROM Addresses

Note: these addresses are for a system with 128K bytes of ROM.

Startup ROM Addresses (OVERLAY = 1)	or		ØØØØ ØØØØ				(duplicate	ROM	image)
Normal ROM Addresses		\$4 Ø	ØØØØ	_	\$41	FFFF			

5. AMU



5.1 Address Decoding to Activate AMU

Device		ess L						Address
Addressed	<u>A23</u>	A22	A21	A2Ø	A19	A18	<u>A17</u>	Range
AMU Reset (Writes; OVERLAY=1)	Ø	Ø	Ø	Ø	Ø	Ø	Ø	\$ØØ ØØØØ - \$Ø1 FFFF
AMU Registers (Writes; OVERLAY=1)	Ø	1	Ø	Ø	Ø			\$40 0000 - \$47 FFFF
AMU's DMU Select (OVERLAY=1)	Ø	1	Ø	1	1	1		\$5C ØØØØ - \$5F FFFF

Note: an attempt to read from the AMU Reset or AMU Registers memory area will not affect the AMU. Instead, ROM data will be read.

5.2 Further AMU Address Decoding

When writing to the AMU registers, the following address lines are also used:

A18-A16 Select one of the AMU registers, 0..4

Al2-Al Data for AMU registers Ø and 2

A8-A1 Data for AMU registers 1, 3 and 4

When enabling the DMU Select line, address line A2 is also used:

A2 = Ø Write a word of data into the DMU Control Register

A2 = 1 Execute the contents of the DMU Control Register as a command

The DMU Control Register is 16 bits wide, so word writes should be used $(A\emptyset = \emptyset)$.

5.3 Some Useful AMU Addresses

To Accomplish Set OVERLAY=1 and This Function: Write to This Address:

Reset the AMU \$00 0000

Write into DMU Control Register \$5C 0000

Execute Contents of DMU Control Register \$5C 0004

Set DMA Start-Address of \$0v wxyz

For DMA Channel \emptyset : (\$40 w'xyz)-2 and then \$41 00vw'' For DMA Channel 1: (\$42 w'xyz)-2 and then \$43 00vw''

(Note: if hex digit \$w = msb bit2 bit1 lsb in binary, then \$w'' = msb bit2 bit1 \emptyset in binary and $\$w' = \emptyset$ \emptyset lsb.)

Maximum DMA Address Range

For 512 K Byte System: $$\emptyset\emptyset\emptyset\emptyset\emptyset - $\emptyset5$$ FFFF For 1 M Byte System: $$\emptyset\emptyset\emptyset\emptyset\emptyset - $\emptysetD$$ FFFF

Set the DMA Control Register

For 512 K Byte System: Ch.Ø and 1 Read \$44 ØØ22

Ch.Ø Write \$44 ØØ2Ø Ch.l Write \$44 ØØØ2

For 1 M Byte System: Ch.Ø and 1 Read \$44 Ø122

Ch.Ø Write \$44 Ø12Ø Ch.1 Write \$44 Ø1Ø2

5.4 Information About AMU Registers

5.4.1 DMA Address Registers

Each DMA channel has an address counter which determines the source or destination address for the next 16-bit DMA transfer over that channel. The programmer sets the starting address into this counter by writing to two AMU registers: one sets bits 12...1 of the address and the other sets bits 20...13. Thereafter, the address counter automatically increments its address by one 16-bit word on each DMAACK* for that channel.

When writing to the start-address registers, the register is selected by the high-order address lines, and the data for setting the register is contained in the low-order address lines. These low-order address lines are mapped into DMA start-address bits as follows:

CPU Hex Address	CPU Address <u>Lines</u>	Low-Order DMA Address <u>Lines</u>	s Sta	A Hex arting dress	High-Order DMA Address <u>Lines</u>	
Digit Ø	AØ A1 A2 A3	(ignored: DMA AØ=Ø) DMA A1 DMA A2 DMA A3) Digit	Digit - 3	(ignored) DMA A13 DMA A14 DMA A15	
	i —	DMA A4 DMA A5 DMA A6 DMA A7	Digit	Digit —	DMA A16 DMA A17 DMA A18 DMA A19	
Digit 2	A8 A9 A1Ø A11	DMA A8 DMA A9 DMA A1Ø DMA A11	Digit 2	Digit _	DMA A2Ø (1 (ignored: 1 (ignored: 1 _ (ignored: 1	must be 0) DMA A21=0) DMA A22=0) DMA A23=0)
Digit 3	A12 A13 A14 A15	DMA A12 (ignored) (ignored) (ignored)	:	(1sb)		

Thus, to set a hex DMA starting address of \emptyset v wxyz, you must write (with OVERLAY=1) to two AMU registers, at the following addresses:

where, if hex digit w can be expressed as the four-bit binary number msb bit2 bitl lsb , then w'' = msb bit2 bitl v'' = msb bitl v'

It is fairly important to write to the two DMA start-address registers in the manner shown, because the written data is clocked into the counters by the DMA clock. Writing any new value to the lower-bits register when the carry flag from the lower-bits counter was previously set (DMA Al..Al2 were all 1's) will advance the upper-bits counter by 1 (at DMA Al3: DMA address increases by 8K bytes). Writing to the upper-bits register will always advance the lower-bits counter by 1 (at DMA Al: lower-bits address portion increases by 2, but without carrying into the upper-bits address portion). The solution is to subtract 2 from the "correct" lower-bits address portion and write the result into the lower-bits register. Then, when you write into the upper-bits register, the lower-bits address portion will automatically be increased by 2, to become the "correct" address again.

The top 128K bytes of RAM are mapped differently from the rest of RAM memory, for the benefit of the video screens. This mapping is not convenient for DMA transfers, and the programmer should restrict DMA's to the portion of RAM memory below the top 128K bytes.

5.4.2 DMA Control Register

By writing to the AMU's DMA Control Register, the programmer can set various operating parameters.

AMU Register <u>Number</u>	Register Name	Description	Address Range for Writes				
4	DMACTL	DMA Control Register (Values of A8-Al set bits)	\$44 ØØØØ - \$44 Ø1FE				

The bits in the DMA Control Register are assigned as follows:

Address <u>Line</u>	DMA Ctrl. Reg. Bit	AMU Signal Name	(Comment)
8	7	TWOROWS	(1 = two rows of DRAMs installed)
7	6		(Reserved)
6	5		(Reserved)
5	4	DMA1R/W	(1 = DMA Channel 1 set for reading)
4	3		(Reserved)
3	2		(Reserved)
2	1		(Reserved)
1	Ø	DMAØR/W	<pre>(1 = DMA Channel ∅ set for reading)</pre>

Note: for a DMA channel, "reading" means a DMA transfer from a peripheral into the Mac; writing means a DMA transfer from the Mac to a peripheral.


The correct hexadecimal address for writing to the DMA Control Register may be determined as follows:

\$44 Øxyz

where the hexadecimal digits x, y, and z are determined as follows:

x: Memory Size	y: DMA Ch.1 R/W	z: DMA Ch.Ø R/W
0 = 512K bytes 1 = 1 M bytes	\emptyset = Write 2 = Read	\emptyset = Write 2 = Read

6. DMU



6.1 Address Decoding to Activate DMU

Device	Addr	ess L	ines	Address			
Addressed	<u>A23</u>	A22	A21	A2Ø	A19	A18	Range
DMU Select (OVERLAY=1)	Ø	1	Ø	1	1	1	\$5C ØØØØ - \$5C FFFF

6.2 Further DMU Address Decoding

When interacting with the DMU control register, address line A2 is also used:

 $A2 = \emptyset$ The DMU control register is selected for writing.

A2 = 1 The contents of the DMU control register are to be executed as a command.


The DMU control register is 16 bits wide, so word writes should be used ($A\emptyset = \emptyset$)

6.3 Some Useful DMU Addresses

Write into DMU Control Register \$5C $\emptyset \emptyset \emptyset \emptyset$ Execute the Contents of the DMU Control Register \$5C $\emptyset \emptyset \emptyset 4$

7. RANDOM LOGIC CONTROLS (VDXØEN*, VDX1EN* and MISCEN*)

These signals are generated by the Off-Chip Decode PAL (OCD).



7.1 Address Decoding to Activate Random Logic Controls

Device Addressed	Addr A23	ess L A22	ines A21	A2Ø	A19	Address Range (Comments)
VDXØ Enable (VDXØEN*=Ø)	1	1	Ø	Ø	Ø	\$CØ ØØØØ - \$CF FFFF, (Enables both VDXØ & VDX1)
(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1 Ø	1	Ø	Ø	\$AØ ØØØØ - \$A7 FFFF	
VDX1 Enable (VDX1EN*=Ø)	1	1	Ø	Ø	Ø	\$CØ ØØØØ - \$C7 FFFF, (Enables both VDXØ & VDX1)
(VDXIENV)	1	Ø	1	Ø	1	\$A8 ØØØØ - \$AF FFFF
MISC Enable (MISCEN*=Ø)	1	1	Ø	Ø	1	\$C8 ØØØØ - \$CF FFFF

7.2 Some Useful Random Logic Control Addresses

Enable VDXØ	\$AØ ØØØØ	
Enable VDX1	\$A8 ØØØØ	Video Expansion
Enable Both VDXØ and VDX1	\$CØ ØØØØ	•
Enable MISC	\$C8 ØØØØ	Miscellaneous Expansion

8. SCC

ı		1		
SCCEN*>	CE* RTSA*	> OEBUFA*>		
(A23-22,2Ø)	1	> TXDA>	: :	Serial Channel A
SCCRD*>	RD* RxDA	< RXDA <	RXD+,-	onamier n
(A23-2Ø)	CTSA*,TRxCA*	< TTLHSKA <	HSK	J2
	SYNCA*			
	WR* DTR-REQA*	- n.c.		
(AØ)				
Al>	A/B* DCDA*	< MSE.X1 <	X1	Mouse
A2>		4		75
4	DCDB*	< MSE.Y1 <	Y1	J5
	PCLK,			
3.7M>	RTxCA, W-REQA*,			
3.711		> SCC.W-REQ*	>	VTA's PA7
	,	, 5000 122		
D8 <>	DØ			
D8 <>	: RTSB*	> OEBUFB*>		
D15 <>	D7 TxDB	> TXDB>	TXD+,-	Serial
				Channel B
		< RXDB <		
		< TTLHSKB <	HSK ·	J3
	SYNCB*		l	
	DTR-REQB*	- n.c.		
	SCC (853Ø)			

8.1 Address Decoding to Activate SCC

Device Addressed	Addr A23	ess L A22	ines A21	A2Ø	Add Ran	ress ge			·
SCC Read (SCCEN*=Ø, SCCRD*=Ø)	1	Ø	Ø	1	\$9Ø	ØØØØ	-	\$9F	FFFF
SCC Write (SCCEN*=Ø, SCCRD*=1)	1	Ø	1	1	\$BØ	ØØØØ	-	\$BF	FFFF

8.2 Further SCC Address Decoding

	<u>A2</u>	A1	ΑØ
rnat d			
$LDS* = \emptyset$	X	x	1
LDS* = 1	x	x	Ø
Channel A	x	1	x
Channel B	x	Ø	x
Data Register	1	x	x
_		^	Λ
Control Register	Ø	x	x

(Note: x indicates "don't care": either 1 or ∅)

READ Byte Read: The SCC uses the upper byte of the data bus, so use even $(A\emptyset = \emptyset)$ SCC READ addresses when reading the SCC. This sets LDS* high

 $A\emptyset = \emptyset$

and the CPU reads data from D8-D15.

RESET

A byte access to any odd (AØ=1) SCC READ address sets LDS* and SCCRD* both low. This resets the SCC.

Byte Read:

 $A\emptyset = 1$

WRITE


Byte Write: $A\emptyset = 1$

When writing to the SCC, you must use odd SCC WRITE addresses (AØ=1), even though the SCC is on the upper byte of the data bus. This sets LDS* low, and the CPU writes the same byte of data to DØ-D7 and D8-D15, using a special feature of the 68000 CPU: a write to the lower byte of the data bus also places the same data on the upper byte of the data bus.

8.3 Some Useful SCC Addresses

Channel A: Write to data register Read from data register	•	FFFF FFFE
Channel B: Write to data register Read from data register	•	FFFD FFFC
Channel A: Write to control register specified in Write Register Ø Channel A: Read from control register specified in Write Register Ø		FFFB FFFA
Channel B: Write to control register specified in Write Register Ø Channel B: Read from control register specified in Write Register Ø	•	FFF9 FFF8
Reset SCC	\$9F	FFFF


9. IWM



9.1 Address Decoding to Activate IWM

Device	Address Lin	nes	Address
Addressed		A21 A2Ø	Range
IWM (IWM*=Ø)	1 1	Ø 1	\$DØ ØØØØ - \$DF FFFF

9.2 Further IWM Address Decoding



9.3 Some Useful IWM Addresses

These are addresses which use A12-A9 to set individual bits in the IWM State Register.

State Register <u>Bit</u>	IWM Function	Turbo Mac Address
Ø	Phase Ø: Low High	\$DF E1FF \$DF E3FF
1	Phase 1: Low High	\$DF E5FF \$DF E7FF (Disk drive control information)
2	Phase 2: Low High	\$DF E9FF \$DF EBFF
3	Phase 3: Low High	\$DF EDFF \$DF EFFF
4	Motor: Off On	<pre>\$DF F1FF (Disables all drives) \$DF F3FF (Enables selected drive)</pre>
5	Select: Drive 1 Drive 2	<pre>\$DF F5FF (Selects internal drive) \$DF F7FF (Selects external drive)</pre>
6	Disk Q6: Low High	\$DF F9FF (IWM mode selects;
7	Disk Q7: Low High	\$DF FDFF in IWM document) \$DF FFFF

10. VIA

						1		
A2Ø*	>	cs1			PAØ	>	svø	(Sound volume: LSB)
VMA*	>	CS2*			PA1	>	SV1	(Sound volume)
(A23-21)				PA2	>	SV2	(Sound volume: MSB)
•	•				PA3	>		(not assigned)
A9	>	RSØ			PA4	>	OVERLAY	<pre>(1 = ROM in low-memory)</pre>
A1Ø	>	RS1				>		(Disk mode select)
A11	>	RS2			PA6	>		(not assigned)
A12	>	RS3			PA7	<	SCC.W-REQ*	(SCC, channel A OR B)
					CA1	/	VSYNC*	(Ø = vertical blanking)
		İ				1	ONESEC	· · · · · · · · · · · · · · · · · · ·
RES*	>	RES*			01-12	<u> </u>	011223	(1 0001 02000 100110pt)
		[
R/W*	>	R/W*			PBØ	<>	RTC.DATA	(Data to or from clock)
						•	RTC.CLK	(Timer for clock data)
E-Mu	>	Ph 2				>		$(\emptyset = clock enabled)$
		•			PB3	<	MSE.SW*	$(\emptyset = mouse switch pressed)$
]				1 .	MSE.X2	(Mouse X2)
VIA IRQ*	<	IRQ*					MSE.Y2	(Mouse Y2)
]	(Timer					<pre>(1 = horizontal blanking)</pre>
			(Timer	1)	PB7	>	SND.RES	(Hardware sound timer)
D8 <	<>	DØ						
:		:						(Clock for keyboard data)
D15 <	<>	D7			CB2	 <>	KBD.DATA	(Data to or from keyboard)
		ļ				l		
		7	/IA (65	221				
			(0)	/				

10.1 Address Decoding to Activate VIA

Device Addressed	Addre A23		ines A21	A2Ø	Address Range
VIA (VMA*=Ø, A2Ø*=1)	1	1	1	Ø	\$EØ ØØØØ - \$EF FFFF

10.2 Further VIA Address Decoding

A12
A11
A10
A9

These four lines select one of 16 VIA registers.

A0 = 0

The VIA uses the upper byte of the data bus, so use A0 = 0.

10.3 Some Useful VIA Addresses

These are addresses which use A12-A9 to select individual VIA registers.

Input or Output Register A	\$EF FFFE	(Do NOT use I-O Register A with Handshake: \$EFE3FE)
Input or Output Register B	\$EF E1FE	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Data Direction Register A Data Direction Register B	\$EF E7FE \$EF E5FE	(\emptyset -bits indicate inputs, while l's are outputs)
Timer 1 Counter: Low Byte High Byte	\$EF E9FE \$EF EBFE	(Associated with PB7)
Timer 1 Latch: Low Byte High Byte	\$EF E9FE \$EF EBFE	
Timer 2 Counter: Low Byte High Byte	\$EF F1FE \$EF F3FE	(Down-counter; may be associated with PB6)
Shift Register	\$EF F5FE	(Shifts data into or out of VIA on CB2, clocked by Ph 2, Timer 2, or CB1)
Auxiliary Control Register	\$EF F7FE	crocked by In 2, Ilmer 2, or obi,
Peripheral Control Register	\$EF F9FE	
Interrupt Flag Register	\$EF FBFE	
Interrupt Enable Register	\$EF FDFE	

10.4 Turbo-Mac-Specific Information about VIA Registers

10.4.1 Port A Input, Output, and Data Direction Registers

Port A	VIA	Port A	Computer	
I-O Reg.	Line	Data	Signal	
Bit	Name	Direction	Name	(Comments)
7	PA7 <	Input <	SCC.W-REQ*	(SCC, channel A OR B)
6	PA6>	Output>		(not assigned)
5	PA5>	Output>	MDSEL	(Disk mode select)
4	PA4>	Output>	OVERLAY	(1 = ROM in low-memory)
3	PA3>	Output>		(not assigned)
2	PA2>	Output>	SV2	(Sound volume: MSB)
1	PA1>	Output>	SV1	(Sound volume)
Ø	PAØ>	Output>	svø	(Sound volume: LSB)

Port A Data Direction Byte: \$7F

10.4.2 Port B Input, Output, and Data Direction Registers

0	VIA Line	Port B Data	Computer Signal	
Bit	Name	Direction	Name	(Comments)
7 (Tmr1)	PB7>	Output>	SND.RES	(Hardware sound timer)
6 (Tmr2)	PB6 <	Input <	Н4	<pre>(1 = horizontal blanking)</pre>
5	PB5 <	Input <	MSE.Y2	(Mouse Y2)
4	PB4 <	Input <	MSE.X2	(Mouse X2)
3	PB3 <	Input <	MSE.SW*	<pre>(Ø = mouse switch pressed)</pre>
2	PB2>	Output>	RTC*	(Enables real-time clock)
1	PB1>	Output>	RTC.CLK	(Timer for clock data)
Ø	PBØ <>	In or Out <>	RTC.DATA	(Data to or from clock)

Port B Data Direction Byte,

when data is coming in from clock: \$86 when data is going out to clock: \$87

10.4.3 Control Registers

Peripheral			Computer Sign	al
Control	Line		or Interrupt	
Register Bi	t Control	led	Controlled	(Comments)

7	_			
6	CB2	<>	KBD.DATA	(Data to or from keyboard)
5				
4	CB1	<>	KBD.SCLK	(Clock for keyboard data)
3	_1			
2	CA2	<	ONESEC	(1-second clock interrupt)
1				•
Ø	CA1	<	VSYNC*	$(\emptyset = video vertical blanking)$

10.4.4 Interrupt Flag and Enable Registers

Interrupt Flag Reg. Bit	VIA Function <u>Flagged</u>	Computer Signal Flagged	(Comments)
7	IRQ* (any enabled VIA interrupts)	Also sets VIA IRQ*	(CPU interrupt IPLØ*)
6	Timer 1 (PB7)	SND.RES	(Hardware sound timer)
5	Timer 2		•
4	CB1	KBD.SCLK	(Clock for keyboard data)
3	CB2	KBD.DATA	(Data to or from keyboard)
2	Shift Register	Eight bits o	of KBD.DATA Shifted
1	CA1	VSYNC*	(Video vertical blanking)
Ø	CA2	ONESEC	(1-second clock interrupt)

The Interrupt Enable Register is arranged just like the Interrupt Flag Register except that bit 7 is "Set/Clear":

Bit 7 Value	Meaning of Values In Bits 6 Through Ø			
1	Each l enables the corresponding interrupt			
Ø	Each \emptyset enables the corresponding interrupt			

11. AUTO-VECTOR "READ" ADDRESSES

Interrupting	Interrupt	Addr	ess	Line	Address
Device	Line	<u>A3 A2</u>		<u>A1</u>	"Read"
VIA	IPLØ*	Ø	Ø	1	\$FF FFF3
scc	IPL1*	Ø	1	Ø	\$FF FFF5
VIA + SCC (Transient: Retry)	IPL1*+Ø*	Ø	1	1	\$FF FFF7
Interrupt Switch Int. + VIA	IPL2* IPL2*+Ø*	1 1	Ø Ø	ø 1	\$FF FFF9 \$FF FFFB
Int. + SCC	IPL2*+1*	1	1	Ø	\$FF FFFD
Int. + SCC + VIA	IPL2*+1*+Ø*	• 1	1	1	\$FF FFFF

No device is activated, and any data "read" is ignored. The only response of the system is that device OCD sets the signal VPA* low. This in turn causes the CPU to set VMA* low and to jump through the appropriate auto-vector location in low memory.

When any address in the range $\$E\emptyset\emptyset\emptyset\emptyset\emptyset-\$FFFFFFF$ is accessed, the OCD sets VPA* low, and the CPU responds by setting VMA* low. However, the CPU does not do an auto-vector jump unless the address was "read" by the CPU in servicing an interrupt.

12. SOME USEFUL DECODING EQUATIONS

Note: while some device functions are selected by address lines directly, others are selected by Turbo Mac signals which are internally decoded as follows:

RAMEN* = \emptyset when OVERLAY=1 and A23= \emptyset and A22=1 and A21=1 or when OVERLAY= \emptyset and A23= \emptyset and A22= \emptyset

RAMR/W* = \emptyset when ASEL1= \emptyset and ASEL \emptyset = \emptyset and DMA \emptyset R/W*= \emptyset (DMA Ch. \emptyset write) or when ASEL1= \emptyset and ASEL \emptyset =1 and DMA1R/W*= \emptyset (DMA Ch. \emptyset write) or when ASEL1=1 and ASEL \emptyset = \emptyset and R/W*= \emptyset (CPU write)

	Bus Multiplexor	Signals (in AMU)
Device on Bus	ASEL1	ASELØ
DMA Ch. Ø	Ø	Ø
DMA Ch. 1	Ø	1
СРИ	1	Ø
Video	1	1

RAM245ENØ* = Ø when RASØ*=Ø and VID/MU*=Ø (and stays low for CASØL,H*=Ø) or when DMUSEL*=Ø

RAM245EN1* = \emptyset when RAS1*= \emptyset and VID/MU*= \emptyset (and stays low for CAS1L,H*= \emptyset) or when DMUSEL*= \emptyset

A20* = 0 when A20=1

ROMEN* = ∅		OVERLAY=1 and AS*= \emptyset and R/W*=1 and A23= \emptyset and A22= \emptyset and A21= \emptyset and A20= \emptyset AS*= \emptyset and R/W*=1 and A23= \emptyset and A22=1 and A21= \emptyset and A2 \emptyset = \emptyset
$VDX\emptysetEN* = \emptyset$ $VDX1EN* = \emptyset$	or when	AS*=Ø and A23=1 and A22=Ø and A21=1 and A2Ø=Ø and A19=Ø AS*=Ø and A23=1 and A22=1 and A21=Ø and A2Ø=Ø and A19=Ø AS*=Ø and A23=1 and A22=Ø and A21=1 and A2Ø=Ø and A19=1
MISCEN* = ∅		AS*= \emptyset and A23=1 and A22=1 and A21= \emptyset and A2 \emptyset = \emptyset and A19= \emptyset AS*= \emptyset and A23=1 and A22=1 and A21= \emptyset and A2 \emptyset = \emptyset and A19=1
DMUSEL* = Ø	when	MUSS= \emptyset and AS*= \emptyset and A23= \emptyset and A22=1 and A21= \emptyset and A2 \emptyset =1 and A19=1 and A18=1
SCC EN* = ∅	when	ASD*=Ø and A23=1 and A22=Ø and A2Ø=1
SCC RD* = \emptyset IWM* = \emptyset		AS*= \emptyset and A23=1 and A22= \emptyset and A21= \emptyset and A2 \emptyset =1 AS*= \emptyset and A23=1 and A22=1 and A21= \emptyset and A2 \emptyset =1
$VPA* = \emptyset$		AS*=Ø and A23=1 and A22=1 and A21=1 AS*=Ø and A23=1 and A22=1 and A21=1
VMA* = Ø	when	VPA*=Ø