

TOSHIBA

**MEMORY
MEMORY
MEMORY**

ELECTRONIC COMPONENTS BUSINESS SECTOR

TOSHIBA

MOS MEMORY PRODUCTS

DATA BOOK

TABLE OF CONTENTS

MEMORY PRODUCT GUIDE	
BYTE-WIDE MEMORY PIN OUT TABLE	
CROSS REFERENCE	

DYNAMIC RANDOM ACCESS MEMORIES

STANDARD DRAM	A-1
TC511000AP/AJ/AZ 1Mx1, FAST PAGE.....	A-3
TC511000.APL/AJL/AZL 1Mx1, FAST PAGE, LOW POWER.....	A-25
TC511001AP/AJ/AZ ... 1Mx1, NIBBLE.....	A-47
TC511002AP/AJ/AZ ... 1Mx1, STATIC COLUMN.....	A-69
TC514256AP/AJ/AZ ... 256Kx4, FAST PAGE.....	A-87
TC514256APL/AJL/AZL 256Kx4, FAST PAGE, LOW POWER.....	A-103
TC514266AP/AJ/AZ 256Kx4, FAST PAGE, WRITE-PER-BIT.....	A-119
TC514258AP/AJ/AZ 256Kx4 STATIC COLUMN.....	A-139
TC514268AP/AJ/AZ 256Kx4, STATIC COLUMN, WRITE-PER-BIT.....	A-157
TC514100J/Z 4Mx1, FAST PAGE.....	A-177
TC514101J/Z 4Mx1, NIBBLE.....	A-199
TC514102J/Z 4Mx1, STATIC COLUMN.....	A-223
TC514400J/Z 1Mx4, FAST PAGE.....	A-245
TC514402J/Z 1Mx4, STATIC COLUMN.....	A-265
TC514410J/Z 1Mx4, FAST PAGE, WRITE-PER-BIT.....	A-287

VIDEO RAMS	B-1
TC521000P/J 32Kx8x4, FIELD MEMORY.....	
TC524256P/Z/J 256Kx4, VIDEO RAM.....	B-21
TC524257P/Z/J 256Kx4, VIDEO RAM WITH RASTER OPERATION.....	B-57

DRAM MODULES	C-1
THM81000AS/AL 1Mx8, FAST PAGE, SINGLE-SIDED.....	C-3
THM81020AL 1Mx8, FAST PAGE, DOUBLE-SIDED.....	C-3
THM91000AS/AL 1Mx9, FAST PAGE, SINGLE-SIDED.....	C-21
THM91020AL 1Mx9, FAST PAGE, DOUBLE-SIDED, LOW PROFILE.....	C-21
THM91010AS 1Mx9, FAST PAGE, SINGLE-SIDED, WITH 9 COMMON I/O.....	C-39
THM362500AS 256Kx36, FAST PAGE, SINGLE SIDED.....	C-55
THM365120AS 512Kx36, FAST PAGE, DOUBLE-SIDED.....	C-71

STATIC RANDOM ACCESS MEMORIES

STANDARD SRAM	D-1
TC5563APL 8Kx8 MIXMOS.....	D-3
TC5563APL-L 8Kx8 MIXMOS, LOW POWER.....	D-11
TC5565APL/AFL 8Kx8 MIXMOS.....	D-19
TC5565APL-L/AFL-L 8Kx8 MIXMOS, LOW POWER.....	D-29
TC55257APL/AFL 32Kx8 MIXMOS, LOW POWER.....	D-37
TC55257BPL/BFL/BSFL . 32Kx8 MIXMOS, LOW POWER, DIE SHRINK.....	D-45

TC55257APL-L/AFL-L	32Kx8 MIXMOS, LOW-LOW POWER	D-57
TC55256PL/FL	32Kx8 FULL CMOS, LOW POWER, CE AND OE	D-65
TC55258PL/FL	32Kx8 FULL CMOS, LOW-POWER, CE1 AND CE2	D-75
TC551001PL/FL	128Kx8 MIXMOS	D-87

PSEUDO-STATIC RAMs		E-1
TC51832P/SP/F	32Kx8	E-13
TC51832PL/SPL/FL	32Kx8, LOW POWER	E-13
TC518128AP/ASP/AF	128Kx8, CE1 AND CE2	E-23
TC518128APL/ASPL/AFL	128Kx8, LOW POWER, CE1 AND CE2	E-23
TC518129AP/ASP/AF	128Kx8, CE AND CS	E-35
TC518129APL/ASPL/AFL	128Kx8, LOW POWER, CE AND CS	E-35

HIGH SPEED STATIC RAMs		F-1
TMM2018AP	2Kx8, NMOS	F-3
TC5588P/J	8Kx8, CMOS	F-9
TC5589P/J	8Kx9, CMOS	F-17
TC5561P/J	64Kx1, CMOS, LOW POWER	F-25
TC5562P/J	64Kx1, CMOS	F-33
TC55416P	16Kx4, CMOS	F-39
TC55417P/J	16Kx4, CMOS, WITH OE	F-45
TC55416P-15H/-20H	16Kx4, CMOS	F-51
TC55417P/J-15H/-20H	16Kx4, CMOS, WITH OE	F-57
TC55464P/J	64Kx4, CMOS	F-63
TC55465P/J	64Kx4, CMOS, WITH OE	F-71
TC55328P/J	32Kx8, CMOS	F-79
TC55329P/J	32Kx9, CMOS	F-87

HIGH SPEED SRAM MODULES		G-1
THMS121620Z-25/35	16Kx12, 40PIN ZIP PINOUT	G-3
THMS161620Z-25/35	16Kx16 40PIN ZIP PINOUT	G-9

NONVOLATILE MEMORIES

STANDARD EPROM		H-1
TMM27256BD	32Kx8, NMOS	H-3
TMM27256BD1	32Kx8, NMOS INDUSTRIAL TEMPERATURE RANGE	H-17
TC57256AD-12, -120, -150	32Kx8, CMOS	H-31
TC57256AD-15/20	32Kx8, CMOS	H-45
TMM27512AD	64Kx8, NMOS	H-55
TMM27512ADI	64Kx8, NMOS INDUSTRIAL TEMPERATURE RANGE	H-69
TC57512AD	64Kx8, CMOS	H-83
TC571000D/571001D	128Kx8, CMOS, JEDEC STANDARD/MROM COMPATIBLE	
TC571024D	64Kx16, CMOS	H-109
TC574000D	512Kx8, CMOS JEDEC STANDARD	H-121

HIGH-SPEED EPROM		I-1
TC57H256D-70/-85	32Kx8, CMOS	I-3
TC57H1024D-85, -10	64Kx16, CMOS	I-17
TC57H1024D-85, -100	64Kx16, CMOS	I-29

FEEPROM	J-1
TC58257AP/AF 32Kx8, CMOS	J-3

OTP	K-1
TMM24256BP/BF 32Kx8, NMOS	K-3
TMM24512AP/AF 64Kx8, NMOS	K-17
TC54256AP/AF 32Kx8, CMOS	K-31
TC54512AP/AF 64Kx8, CMOS	K-45
TC541000P/541001P/F 128Kx8, CMOS, JEDEC STANDARD/MROM COMPATIBLE	K-59

MROM	L-1
TC531000CP/CF 128Kx8, CMOS, 28-PIN	L-3
TC531001CP 128Kx8, CMOS, 32-PIN	L-9
TC531024P 64Kx16, CMOS, 40-PIN	L-15
TC534000P 512Kx8	L-19



A. DYNAMIC RAM

1. Standard DRAM

Capacity	Part Number	Organization	Access Time Max (ns)		Cycle Time Min (ns)	Process	Power Dissipation Max S/B (mW)		Pins	Operating Mode
			TRAC	TCAC			Active	Standby		
1M Bit	TC511000AP/AJ/AZ-70	1,048,576 X 1	70	20	130	CMOS	440	5.5	18/26/20	Fast Page
	TC511000AP/AJ/AZ-80		80	20	150		385			
	TC511000AP/AJ/AZ-10		100	25	180		330			
	TC511000APL/AJL/AZL-70	1,048,576 X 1	70	20	130	CMOS	440	1.1	18/26/20	Fast Page Low Power
	TC511000APL/AJL/AZL-80		80	20	150		385			
	TC511000APL/AJL/AZL-10		100	25	180		330			
	TC511001AP/AJ/AZ-70	1,048,576 X 1	70	20	130	CMOS	440	5.5	18/26/20	Nibble
	TC511001AP/AJ/AZ-80		80	20	150		385			
	TC511001AP/AJ/AZ-10		100	25	180		330			
	TC511002AP/AJ/AZ-70	1,048,576 X 1	70	20	130	CMOS	440	5.5	18/26/20	Static Column
	TC511002AP/AJ/AZ-80		80	20	150		385			
	TC511002AP/AJ/AZ-10		100	25	180		330			
	TC514256AP/AJ/AZ-70	262,144 X 4	70	20	130	CMOS	440	5.5	20/26/20	Fast Page
	TC514256AP/AJ/AZ-80		80	20	150		385			
	TC514256AP/AJ/AZ-10		100	25	180		330			
	TC514256APL/AJL/AZL-70	262,144 X 4	70	20	130	CMOS	440	1.1	20/26/20	Fast Page Low Power
TC514256APL/AJL/AZL-80	80		20	150	385					
TC514256APL/AJL/AZL-10	100		25	180	330					
TC514266AP/AJ/AZ-70	262,144 X 4	70	20	130	CMOS	440	5.5	20/26/20	Fast Page Write-Per-Bit	
TC514266AP/AJ/AZ-80		80	20	150		385				
TC514266AP/AJ/AZ-10		100	25	180		330				
TC514258AP/AJ/AZ-70	262,144 X 4	70	25	130	CMOS	440	5.5	20/26/20	Static Column	
TC514258AP/AJ/AZ-80		80	25	150		385				
TC514258AP/AJ/AZ-10		100	30	180		330				
TC514268AP/AJ/AZ-70	262,144 X 4	70	25	130	CMOS	440	5.5	20/26/20	Static Column, Write-Per-Bit	
TC514268AP/AJ/AZ-80		80	25	150		385				
TC514268AP/AJ/AZ-10		100	30	180		330				
4M Bit	TC514100J/Z-80	4,194,340 X 1	80	20	150	CMOS	550	5.5	26/20	Fast Page
	TC514100J/Z-10		100	25	180		468			
	TC514101J/Z-80	4,194,304 X 1	80	20	150	CMOS	578	5.5	26/20	Nibble Mode
	TC514101J/Z-10		100	25	180		495			
	TC514102J/Z-80	4,194,304 X 1	80	20	150	CMOS	550	5.5	26/20	Static Column
	TC514102J/Z-10		100	25	180		468			
	TC514400J/Z-80	1,048,576 X 4	80	20	150	CMOS	578	5.5	26/20	Fast Page
	TC514400J/Z-10		100	25	180		495			
	TC514402J/Z-80	1,048,576 X 4	80	20	150	CMOS	578	5.5	26/20	Static Column
	TC514402J/Z-10		100	25	180		495			
TC514410J/Z-80	1,048,576 X 4	80	20	150	CMOS	578	5.5	26/20	Write-Per-Bit Fast Page	
TC514410J/Z-10		100	25	180		495				

TOSHIBA

2. CMOS Video Ram

Capacity	Part Number	Organization	Random Access (ns) TRAC	Serial Port Time (ns) TCAC	Serial Port Access Time (ns)	Cycle Time Min (ns)	Power Dissipation Max S/B (mW)		Pins	Operating Mode
							Active	Standby		
1M Bit	TC521000P/J	32K X 8 X 4			20	190 180	550	110	40/40	Serial-In Serial-Out
	TC524256P/Z/J-10 TC524256P/Z/J-12	RAM Port: 262,144 X 4 SAM Port: 512 X 4	100 120	50 60	25 35	190 220	550 495	110	28/28/32	Random Port Page Mode Write-Per-Bit Serial Port Serial Input Serial Output
	TC524257P/Z/J-10 TC524257P/Z/J-12	RAM Port: 262,144 X 4 SAM Port: 512 X 4	100 120	50 60	25 35	190 220	550 495	110	28/28/32	Random Port Page Mode Write-Per-Bit Serial Port Serial Input Serial Output With Raster Operation

NOTE: Package P: Plastic Dip Z: Plastic Zip J: SOJ

3. DRAM Modules

Organization	Part Number	Access Time (ns) TRAC	Pins	Assembly Side	Pin Type	Height Max (mm)	Comments	
1M X 8	THM81000AS-70	70	30	Single	Socket	20.45	Fast Page	
	THM81000AS-80	80						
	THM81000AS-10	100						
	THM81000AL-70	70	30	Double	Pin	22.60		
	THM81000AL-80	80						
	THM81000AL-10	100						
1M X 9	THM91000AS-70	70	30	Single	Socket	20.45	Fast Page	
	THM91000AS-80	80						
	THM91000AS-10	100						
	THM91000AL-70	70	30	Double	Pin	22.60		
	THM91000AL-80	80						
	THM91000AL-10	100						
	256K X 36	THM91010AS-70	70	30	Double	Socket	20.32	Fast Page
		THM91010AS-80	80					
THM91010AS-10		100						
THM91020AL-70		70	Pin			12.64		
THM91020AL-80	80							
THM91020AL-10	100							
256K X 36	THM362500AS-70	70	72	Single	Socket	25.4	Fast Page	
	THM362500AS-80	80						
	THM362500AS-10	100						
512K X 36	THM365120AS-70	70	72	Double	Socket	25.4	Fast Page	
	THM365120AS-80	80						
	THM365120AS-10	100						

B. STATIC RAMS

1. Standard SRAM

Capacity	Part Number	Organization	Access Time Max (ns)	Cycle Time Min (ns)	Process	Power Dissipation Max (mW)		Pins	Package Width (inch)
						Active	Standby		
64K Bit	TC5563APL-10 TC5563APL-12 TC5563APL-15	8,192 X 8	100 120 150	100 120 150	CMOS	220	0.55	28	0.3
	TC5563APL-10L TC5563APL-12L TC5563APL-15L		100 120 150	100 120 150			0.165		
	TC5565APL/AFL-10 TC5565APL/AFL-12 TC5565APL/AFL-15	8,192 X 8	100 120 150	100 120 150	CMOS	220	0.55	28	0.6 (P) 0.45 (F)
	TC5565APL/AFL-10L TC5565APL/AFL-12L TC5565APL/AFL-15L		100 120 150	100 120 150			0.165		
265K Bit	TC55257APL/AFL-85 TC55257APL/AFL-10 TC55257APL/AFL-12	32,768 X 8	85 100 120	85 100 120	CMOS	330	0.55	28	0.6 (P) 0.45 (F) 0.3 (SP)
	TC55257BPL/BFL/BSPL-70 TC55257BPL/BFL/BSPL-85 TC55257BPL/BFL/BSPL-10		70 85 100	70 85 100			0.55		
	TC55257APL/AFL-85L TC55257APL/AFL-10L TC55257APL/AFL-12L		85 100 120	85 100 120			0.165		
	TC55256PL/FL-10 TC55256PL/FL-12 TC55256PL/FL-15	32,768 X 8	100 120 150	100 120 150	CMOS	330	0.005	28	0.6 (P) 0.45 (F)
	TC55258PL/FL-10 TC55258PL/FL-12 TC55258PL/FL-15	32,768 X 8	100 120 150	100 120 150	CMOS	330	0.005	28	0.6 (P) 0.45 (F)
1M Bit	TC551001PL/FL-70 TC551001PL/FL-85 TC551001PL/FL-10	131,072 X 8	70 85 100	70 85 100	CMOS	330	0.55	32	0.6 (P) 0.45 (F)

Note: Package Material: P-Plastic Dip F-Flat Package (SOP) SP-Skinny Plastic Dip

2. CMOS Pseudo Static RAM

Capacity	Part Number	Organization	Access Time Max (ns)	Cycle Time Min (ns)	Power Dissipation Max S/B (mW)		Pins	Package Width (Inch)	Comment
					Active	Standby			
256K Bit	TC51832P/SP/F-85	32,768 X 8	85	135	303	5.5	28	0.6 (P) 0.3 (SP) 0.45 (F)	Low Power
	TC51832P/SP/F-10		100	160	248				
	TC51832P/SP/F-12		120	190	220				
	TC51832PL/SPL/FL-85		85	135	303	0.55			
	TC51832PL/SPL/FL-10		100	160	248				
	TC51832PL/SPL/FL-12		120	190	220				
1M Bit	TC518128AP/ASP/AF-80 TC518128AP/ASP/AF-10 TC518128AP/ASP/AF-12	131,072 X 8	80 100 120	130 160 190	385 330 275	5.5	32	0.6 (P) 0.3 (SP) 0.45 (F)	With $\overline{CE1/CE2}$
	TC518128APL/ASPL/AFL-80 TC518128APL/ASPL/AFL-10 TC518128APL/ASPL/AFL-12	131,072 X 8	80 100 120	130 160 190	385 330 275	1.1	32	0.6 (P) 0.3 (SP) 0.45 (F)	With $\overline{CE1/CE2}$ And Low Power
	TC518129AP/ASP/AF-80 TC518129AP/ASP/AF-10 TC518129AP/ASP/AF-12	131,072 X 8	80 100 120	130 160 190	385 330 275	5.5	32	0.6 (P) 0.3 (SP) 0.45 (F)	With $\overline{CE/CS}$
	TC518129APL/ASPL/AFL-80 TC518129APL/ASPL/AFL-10 TC518129APL/ASPL/AFL-12	131,072 X 8	80 100 120	130 160 190	385 330 275	1.1	32	0.6 (P) 0.3 (SP) 0.45 (F)	With $\overline{CE/CS}$ And Low Power

3. High Speed Static RAM

Capacity	Part Number	Organization And Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply	Power Dissipation Max (mW)		Pins	Package Width (Inch)	Comment
						Active	Standby			
16K Bit	TMM2018P-25 TMM2018P-35 TMM2018P-45	2,048 X 8 NMOS	25 35 45	25 35 45	5V±10%	825 742.5 742.5	5.5	24	0.3	
	TC5561P/J-35 TC5561P/J-45 TC5561P/J-70	65,536 X 1 CMOS	35 45 70	35 45 70	5V±10%	550	0.55	22 (P) 24 (J)	0.3 (P) 0.3 (J)	Low Power
	TC5562P/J-35 TC5562P/J-45 TC5562P/J-70	65,536 X 1 CMOS	35 45 70	35 45 70	5V±10%	550	5.5	22 (P) 24 (J)	0.3 (P) 0.3 (J)	
64K Bit	TC55416P-20 TC55416P-25 TC55416P-35	16,384 X 4 CMOS	20 25 35	20 25 35	5V±5% 5V±10% 5V±10%	660 660 550	5.5	22 (P) 24 (J)	0.3 (P)	
	TC55416P-15H TC55416P-20H	16,384 X 4 CMOS	15 20	15 20	5V±10% 5V±10%	660 550	5.5	22	0.3	
	TC55417P/J-20 TC55417P/J-25 TC55417P/J-35	16,384 X 4 CMOS	20 25 35	20 25 35	5V±5% 5V±10% 5V±10%	660 660 550	5.5	22 (P) 24 (J)	0.3 (P) 0.3 (J)	With \overline{OE}
	TC55417P/J-15H TC55417P/J-20H	16,384 X 4 CMOS	15 20	15 20	5V±10% 5V±10%	550 550	5.5	24	0.3 (P) 0.3 (J)	With \overline{OE}
	TC5588P/J-15 TC5588P/J-20 TC5588P/J-25	8,192 X 8 CMOS	15 20 25	15 20 25	5V±10%	660 550 550	5.5	28	0.3 (P) 0.3 (J)	With $\overline{CE1}$ And $\overline{CE2}$
	TC5589P/J-15 TC5589P/J-20 TC5589P/J-25	8,192 X 9 CMOS	15 20 25	15 20 25	5V±10%	660 550 550	5.5	28	0.3 (P) 0.3 (J)	With $\overline{CE1}$ And $\overline{CE2}$
	TC55464P/J-20 TC55464P/J-25 TC55464P/J-35	65,536 X 4 CMOS	20 25 35	20 25 35	5V±10%	660 660 550	5.5	24	0.3 (P) 0.3 (J)	
	TC55465P/J-20 TC55465P/J-25 TC55465P/J-35	65,536 X 4 CMOS	20 25 35	20 25 35	5V±10%	660 660 550	5.5	28	0.3 (P) 0.3 (J)	With \overline{OE}
256K Bit	TC55328P/J-20 TC55328P/J-25 TC55328P/J-35	32,768 X 8 CMOS	20 25 35	20 25 35	5V±10%	660 660 550	5.5	28	0.3 (P) 0.3 (J)	
	TC55329P/J-20 TC55329P/J-25 TC55329P/J-35	32,768 X 9 CMOS	20 25 35	20 25 35	5V±10%	660 660 550	5.5	32	0.3 (P) 0.3 (J)	With $\overline{CE1}$ And $\overline{CE2}$

Note: Package Material: P-Plastic Dip F-Flat Package (SOP) SP-Slim Plastic Dip

TOSHIBA

C. Non-volatile

1. Standard EPROM

Capacity	Part Number	Organization & Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply (V)	Temperature Range (C)	Power Dissipation Max (mW)		Pins	Programming Algorithm
							Active	Standby		
256K	TMM27256BD-15 TMM27256BD-20	32,768 X 8 NMOS	150	150	5V ± 5%	0-70	525	158	28	I or II
	200		200	-40 - 85		630	184			
	TC57256AD-12 TC57256AD-15 TC57256AD-20	32,768 X 8 CMOS	120	120		0 - 70	158	0.525		
512K Bit	TMM27512AD-17 TMM27512AD-20 TMM27512AD-25	65,536 X 8 NMOS	170	170	5V±5%	0 - 70	630	184	28	I or II
	200		200	5V±10%	0 - 70	630	184			
	TMM27512AD-200 TMM27512AD-250	200	200	5V±5%	-40 - 85	683	210	28	I or II	
	TC57512AD-15 TC57512AD-20	65,536 X 8 CMOS	150	150	5V±5%	0 - 70	158	0.525	28	I or II
1M Bit	TC571000D-15 TC571000D-20 TC571000D-25	131,072 X 8 CMOS	150	150	5V±5%	0 - 70	158	0.525	32	II
	200		200	-40 - 85		158	0.525			
	TC571000D-200	200	200	5V±10%		0 - 70	165	0.55		
	TC571001D-15 TC571001D-20 TC571001D-25	131,072 X 8 CMOS	150	150	5V±5%	0 - 70	158	0.525	32	II
	200		200	-40 - 85		158	0.525			
	TC571001D-250	250	250	-40 - 85		158	0.525			
TC571001D-200	65,536 X 16 CMOS	200	200	5V±10%	0 - 70	165	0.55	32	II	
TC571024D-15 TC571024D-20 TC571024D-25		150	150	5V±5%	0 - 70	158	0.525	40	II	
200		200	-40 - 85		158	0.525				
TC571024D-250	250	250	-40 - 85		158	0.525				
TC571024D-200	65,536 X 16 CMOS	200	200	5V±10%	-40 - 85	220	0.55	40	II	

2. High Speed Eprom

Capacity	Part Number	Organization & Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply	Temperature Range (C)	Power Dissipation Max (mW)		Pins	Programming Algorithm
							Active	Standby		
256K Bit	TC57H256D-70	32,768 X 8 CMOS	70	70	5V±5%	0-70	210	0.525	28	I or II
	TC57H256D-85		85	85			220	0.55		
1M Bit	TC57H1024D-85	65,536 X 16 CMOS	85	85	5V±5%	0-70	210	0.525	40	II
	TC57H1024D-10		100	100			210	0.525		
	TC57H1024D-100		100	100			275	0.55		

3. Flash EEPROM

Capacity	Part Number	Organization	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply	Temperature Range (C)	Power Dissipation Max (mW)		Pins	Programming & Erase Voltage
							Active	Standby		
256K Bit	TC58257AP-17LV	65,536 X 8	170	170	5V±10%	0-70	165	0.55	28	12.0V ±0.5
	TC58257AP-20LV		200	200						
	TC58257AP-25LV		250	250						

4. One Time PROM

Capacity	Type No.	Organization & Process	Access Time Max (ns)	Cycle Time Min (ns)	Power Supply (V)	Temperature Range (C)	Power Dissipation Max (mW)		Pins	Programming Algorithm
							Active	Standby		
256K Bit	TMM24256BP/BF-17	32,768 X 8 NMOS	170	170	5V±5%	0-70	525	158	28	I or II
	TMM24256BP/BF-20		200	200						
512K Bit	TC54256AP/AF-150	32,768 X 8 CMOS	150	150	5V±10%	-40 - 85	165	.55	28	I or II
	TMM24512AP/AF-20	65,536 X 8 NMOS	200	200	5V±5%	0-70	630	184		
	TMM24512AP/AF-25	250	250							
1M Bit	TC54512AP/AF-17	65,536 X 8 CMOS	170	170	5V±5%	-40 - 85	158	0.525	32	II
	TC54512AP/AF-20		200	200						
	TC541000P/F-20	131,072 X 8 CMOS	200	200						
	TC541000P/F-25		250	250						
	TC541001P/F-20	65,536 X 16 CMOS	200	200	5V±5%	-40 - 85	158	0.525	40	II
	TC541001P/F-25		250	250						
	TC541024P-20	65,536 X 16 CMOS	200	200	5V±5%	-40 - 85	158	0.525	40	II
	TC541024P-25		250	250						

5. Mask ROM

Capacity	Type No.	Organization	Access Time Max (ns)	Cycle Time Min (ns)	Process	Power Dissipation Max (mW)		Pins
						Active	Standby	
1M Bit	TC531000CP/CF-12	131,072 X 8	120	120	CMOS	220	0.11	28
	TC531000CP/CF-15		150	150		193		
	TC531001CP		150	150		193		
4M Bit	TC531024P-12	65,536 X 16	120	120	CMOS	220	0.11	40
	TC531024P-15		150	150		193	0.11	40
4M Bit	TC534000P	524,288 X 8	250	250	CMOS	220	0.11	32

Note: Package Type: P: Plastic Dip F: Flat Package (SOP)

TOSHIBA

1. 1Mx1 CMOS Dynamic RAM

Organization	1MBX (Fast page mode)	1MBX1 (Nibble mode)	1MBX1 (Static Column Mode)
SUPPLIER	PART #	PART #	PART #
TOSHIBA	TC511000	TC511001	TC511002
FUJITSU	MB81C1000	MB81C1001	MB81C1002
HITACHI	HM511000	HM511001	HM511002
mitsubishi	M5M4C1000	M5M4C1001	M5M4C1002
NEC	μ PD421000	μ PD421001	μ PD421002
TI	TMS4C1024	TMS4C1025	TMS4C1027
NMB	AAA1M100	AAA1M101	AAA1M102
SAMSUNG	KM41C1000	KM41C1001	KM41C1002
OKI	MSM511000	MSM511001	MSM511002
MOTOROLA	MCM511000	MCM511001	MCM511002
MICRON	MT4C1024		
SIEMENS	HYB511000		HYB511002
VITELIC	V51C1000		
HYUNDAI	HY51C100		

2. 256KX4 CMOS Dynamic RAM

Organization	256KX4 (Fast page mode)	256KX4 (Static column mode)	256KX4 (Fast page, WPB)	256KX4 (Static column, WPB)
SUPPLIER	PART #	PART #	PART #	PART #
TOSHIBA	TC514256	TC514258	TC514266A	TC514268A
FUJITSU	MB81C4256	—		
HITACHI	HM514256	HM514258		
mitsubishi	M5M44C256	M5M44C258		
NEC	μ PD424256	μ PD424258		
TI	TMS44C256	TMS44C257		
SHARP	LH64256	LH64258		
NMB	AAA1M104	AAA1M105		
OKI	MSM514256	MSM514258		
MOTOROLA	MCM514256	MCM514258		
MICRON	MT4C4256			

3. 256KX4 CMOS Video RAM

Organization	256KX4 (w/O Raster)	256KX4 (w/Raster)	256KX4 (Field Memory)
SUPPLIER	PART #	PART #	PART #
TOSHIBA	TC524256	TC524257	TC521000
FUJITSU	MB81C4251	MB81C4252	
mitsubishi	M5M442256		
HITACHI	HM534251	HM534252	
TI	TMS44C251		
NEC	μ PD42274		

4. DRAM Hybrid Module

Organization	1MX8	1MX8 (Low Profile)	1MX9	1MX9 (Common I/O)
TOSHIBA	THM81000A	THM81020A	THM91000A	THM91010A
HITACHI	HB56A18		HB56A19	
mitsubishi	MH1MO8		MH1MO9J	
OKI	MSC2311Y8/K58		MSC2310Y59/K59	
MICRON	MT8C8024		MT8C9024	
NEC	MC421000A8		MC421000A9	
TI	TM024GAD8		TM024GAD9	

Organization	1MX9 (Low Profile)	256KX36	512KX36
TOSHIBA	THM91020A	THM362500A	THM365120A

5. Standard CMOS Static RAM

Organization	8KX8		32KX8		128KX8
	0.6 inch/0.45 inch/0.3 inch		0.6 inch/0.45 inch		
TOSHIBA	TC5565APL/AFL	TC5568APL	TC55257AP/AF	TC55256PL/FL	TC551001P/F
FUJITSU	MB8464		MB84256		
HITACHI	HM6264	HM6264ASP	HM6256		HM658128
MITSUBISHI	M5M5165		M5M5256		M5M51000
NEC	μPD4364C	μPD4364CX	μPD43256	μPD44256	
OKI	MSM5165				
IDT	IDT7164				
VITELIC					
SAMSUNG	KM6264				
SMOS	SRM2264		SRM20256		
GE/RCA	CDM6264				
MOTOROLA	MCM6064		MCM60256		
THOMSON	MK48Z08				
INOVA					S128K8

TOSHIBA

6. CMOS Pseudo Static RAM

Organization	32K X 8		128K X 8	
Package Width	0.6 inch/0.3 inch/0.45 inch		0.6 inch/0.3 inch/0.45 inch	
TOSHIBA	TC51832P/PL/SP/SPL/F/FL		TC518128AP/APL/ASP/ASPL/AF/AFL	TC518129AP/APL/ASP/ASPL/AF/AFL
HITACHI	HM65256		HM658128	
NEC	μ PD42832		μ PD428128	
SHARP	LH62258			

7. High-Speed Static RAM - Common I/O (I)

Organization	2K X 8	8K X 8	8K x 9	64K X 1	16K X 4 (W/O OE)	16K X 4 (w/OE)
Type	NMOS		CMOS			
Package Width	0.3 inch					
TOSHIBA	TMM2018AP	TCC5588	TCC5589	TC5561/2	TC55416	TC55417
FUJITSU		MB81C78	MB81C79	MB81C71A	MB81C74	MB81C75
HITACHI				HM6287	HM6288	
CYPRESS		CY7C185	CY7C186	CY7C187	CY7C164	CY7C166
MITSUBISHI		M5M5178	M5M5179	M5M5187	M5M5188	M5M5189
MOTOROLA	MCM2016H/18	MCM6264		MCM6287	MCM6288/9	MCM6290
INMOS		IMS1630		IMS1600/1	IMS1620	IMS1624
IDT		IDT7164		IDT7187	IDT7188	IDT7198
NEC				μ PD4361	μ PD4362	μ PD4363
OKI					MSM5188US	
SARATOGA		SSM7164	SSM7169	SSM7187	SSM7188	SSM7166
PERFORMANCE		P4C164		P4C187	P4C188	P4C198
AMD	AM9128	AM99C88H				
VTI		VT20C98	VT8K9		VT62KS4	VT63KS4
THOMSON		MK48H65		MKB41H87		
HYUNDAI		HY62C64		HY62C88		
GOLDSTAR				GM76C64	GM76C164	
MICRON		MT5C6408		MT5C6401	MT5C6404	MT5C6405

8. High-Speed Static RAM - Common I/O (II)

Organization	64K X 4 (W/O OE)	64K X 4 (W/OE)	32K X 8	32K X 9
TYPE	CMOS			
Package Width	0.3 inch			
TOSHIBA	TC55464	TC55465	TC55328	TC55329
CYPRESS	CY7C194	CY7C196	CY7C199	
MITSUBISHI	M5M5258			
MOTOROLA	MCM6208		MCM6205	
IDT	IDT71258		IDT712565	
INMOS	IMS1820			
MICRON	MT5C2564	MT5C2565	MT5C2568	
FUJITSU	M881C84			
PERFORMANCE	P4C1258			
SHARP	LH52252		LH52256	LH559

TOSHIBA

9. Standard EPROM/OTP (I)

Organization	32K X 8				64K X 8			
	EPROM		OTP		EPROM		OTP	
Process	NMOS	CMOS	NMOS	CMOS	NMOS	CMOS	NMOS	CMOS
TOSHIBA	TMM27256BD	TC57256AD	TMM24256BP/BF	TC54256BP/BF	TMM27512AD/DI	TC57512AD	TMM24512AP/AF	TC54512AP/AF
AMD	Am27258				Am27512			
ATMEL		AT27C258				AT27C512		
FUJITSU	MBM27256	MBM27C256				MBM27C512		
GI	27256	27C256				27C512		
INTEL	i27256	i27C256	P27256A	P27C258	i27512		P27512	
MITSUBISHI	M5L27256K	M5M27C256	M5M27256P	M5M27C256P	M5M27512	M5M27512P		
NEC	μ PD27256	μ PD27C256A	μ PD27256C	μ PD27C256C		μ PD27C512		
OKI		MSM27C256			MSM28512			
HITACHI	HN27256G	HN27C256G	HN4827256P		HN27512G			
T.I.		TMS27C256		TMS27PC256		TMS27C512		TMS27PC512
NSC		NMC27C256				NMC27C512		

10. Standard EPROM/OTP (II)

Organization	128K X 8				64K X 16
	EPROM		OTP		EPROM
Process	CMOS				CMOS
TOSHIBA	TC5710000	TC571001D	TC541000P	TC541001P	TC571024D
FUJITSU	MBM27C1000	MBM27C1001			MBM27C1028
HITACHI	HN27C101	HN27C301			
INTEL	27010				27210
MITSUBISHI	M5M27C100	M5M27C101			M5M27C102
NEC	μ PD27C1000	μ PD27C1001			μ PD27C1024
OKI	MSM271000				
NSC	NMC27C1023				NMC27C1024
T.I.	TMS27C010				TMS27C210
ATMEL	AT27C010				AT27C1024
AMD					Am27C1024

11. High-Speed CMOS EPROM

Organization	32K X 8	64K X 16
Supplier	Part #	Part #
TOSHIBA	TC57H256D	TC57H1024D
ATMEL	AT27H256	AT27C1024
G.I.	27HC256	
HITACHI	HN27C256H	
WAFERSCALE	WS57C256	WS57C210F

12. Flash Electrically - Erasable (CMOS) PROM

Organization	32K X 8
Supplier	Part #
TOSHIBA	TC58257AP/AF
INTEL	28F256

13. CMOS MROM

Organization	128K X 8	512K X 8	
TOSHIBA	TC531000AP/AF	TC531001AP/AF	TC534000P
TI	TMS47C1024		
FUJITSU	MB831124		
HITACHI	HN62301		
MOTOROLA			
MITSUBISHI	M5M23C100		M5M23C400
NEC	μ PD23C1000	μ PD23C1001	μ PD23C4001
OKI	MSM531000		
GI	RO9100XD		

MEMORY SELECTION GUIDE (1) — ACCESS TIME VS. CAPACITY

*Preliminary

250			TC58257A-25LV		TMM27512A-25 TMM24512A-25	TC571000/1-25 TC571024-25 TC541000/1-25	TC534000	
200			TC58257A-17/20 TC57256A-20 TMM27256B-20 TC57256A-20 TMM24256B-17/20		TMM27512A-20 TMM24512A-20 TC57512A-20	TC571000/1-20 TC571024-20 TC541000/1-20/200		
150	TC5563A-12/15 TC5565A-12/15		TC55257A-12 TC55256-12/15 TC51832-12 TMM27256B-15 TC57256A-12/15 TC55256-12 TC54256A-15		TMM27512AV-15 TC57512A-15	TC54256-12 TC524257-12 TC518128-12 TC518129-12 TC571000/1-15 TC531000/1A TC571024-15		
100	TC5563A-10 TC5565A-10 TC5561-35/70		TC55257A-85/10 TC57H256-70/85 TC55257B-70/85 TC55256-10 TC51832-85/10			TC511000-70/80/10 TC511001-70/80/10 TC511002-70/80/10 TC514256-70/80/10 TC514256-70/80/10 TC514256-70/80/10 TC514258-70/80/10 TC514268-70/80/10 TC524256-10 TC554257-10 TC551001-70/80/10 TC518128-80/10 TC518129-80/10 TC57H1024-85/10/100	TC514100-80/10 TC514101-80/10 TC514102-80/10 TC514400-80/10 TC514402-80/10 TC514410-80/10	
55	TMM2018A-25/35	TC5588 15/20/25 TC5561-145 TC5562-35/45 TC55416-15/20/25/35 TC55417-15/20/25/35	TC55589 15/20/25	TC55464-20/25/35 TC55465-20/25/35 TC55328-20/25/35	TC55329-20/25/35	TC521000		
	16K Bit	64K Bit	72K Bit	256K Bit	288K Bit	512K Bit	1M Bit	4M Bit

MEMORY SELECTION GUIDE (2) — TYPE OF MEMORY VS. CAPACITY

*Preliminary

Memory	Type	Memory Capacity							
		16K Bit	64K Bit	72K Bit	256K Bit	298K Bit	512K Bit	1M Bit	4M Bit
RAM	CMOS Dynamic RAM							TC511000AP/AJ/AZ TC511001AP/AJ/AZ TC511002AP/AJ/AZ TC514256AP/AJ/AZ TC514268AP/AJ/AZ TC514258AP/AJ/AZ TC514268AP/AJ/AZ TC524258P/JZ TC524257P/JZ TC521000P/J	TC514100J/Z TC514101J/Z TC514102J/Z TC514400J/Z TC514402J/Z TC514410J/Z
	NMOS Static Ram	TMM2018AP							
	CMOS Static RAM		TC5563APL TC5565APL/AFL TC5561P/J TC5562P/J TC55418P TC55417P/J TC5588P/J	TC5589P/J	TC55257AP/AF TC55257BP/BF/BSP TC55256P/F TC51832P/SP/F TC51832PL/SPL/FL TC55464P/J TC55465P/J TC55328P/J	TC55329P/J		TC518128AP/AF TC518129AP/AF TC551001PL/FL	
ROM	NMOS EPROM				TMM27256BD/BDI		TMM27512AD/ADI		
	CMOS EEPROM				TC58257AP/AF				
	CMOS EPROM				TC57256AD TC57H256D		TC57512AD	TC5710001D TC571024D TC57H1024D	
	CMOS Mask ROM							TC5310001CP/CF	TC534000P
	NMOS OTP				TMM24256BP/BF		TMM24512AP/AF		
	CMOS OTP				TC54256AP/AF			TC5410001-P	

TOSHIBA

MEMORY SELECTION GUIDE (3) – WORD BY BIT

Word	Bit	1	4	8	9	16
2K				TMM2018AP		
8K				TC5563APL TC5565APL/AFL TC5588P/J	TC5589P/J	
16K			TC55416P TC55417P/J			
32K				TC55256P/F TC55257AP/AFL TC55257BP/BF/BSP TC51832P/SP/F TC54256AP/AF TMM24256BP/BF	TMM27256BD/BDI TC57256AD TC57H256D TC58257AP/AF	
64K	TC5681P/J TC5662P/J			TMM24512AP/AF TMM27512AD/ADI	TC57512AD	TC571024D TC57H1024D TC531024D
128K				TC518128AP/AF TC518129AP/AF TC551001P TC571000/1D TC541000/1P TC571024D TC531000CP/CF TC531001CP		
256K			TC514256AP/AJ/AZ TC514258AP/AJ/AZ TC514268AP/AJ/AZ TC515268AP/AJ/AZ TC524256P/J/Z TC524257P/J/Z TC521000P			
512K				TC534000P		
1M	TC511000AP/AJ/AZ TC511001AP/AJ/AZ TC511002AP/AJ/AZ		TC514400J/Z TC514402J/Z TC514410J/Z			
4M	TC514100J/Z TC514101J/Z TC514102J/Z					

MEMORY SELECTION GUIDE (4) – HIGH DENSITY PACKAGE

Package		SOJ				ZIP			SOG	
Pin		24	26/20	28	32	16	20/19	28	28	32
Dynamic RAM	1M		TC511000AJ TC511001AJ TC511002AJ TC514256AJ TC514258AJ TC514266AJ TC514268AJ				TC511000AZ TC511001AZ TC511002AZ TC514256AZ TC514258AZ TC514266AZ TC514268AZ			
	4M		TC514100J TC514101J TC514102J TC514400J TC514402J TC514410J				TC514100Z TC514101Z TC514102Z TC514400Z TC514402Z TC514410Z			
Static RAM	64K	TC5561J TC5562J TC5417J		TC5568J					TC5565AFL	
	72K			TC5569J						
	256K	TC5464J		TC55465J TC55328J	TC55329J				TC5256FL TC55257AFL	
	1M (SRAM)									TC518128FL TC551001F
Mask	1M								TC531000AF	
OTP	256K								TMM24256AF/BF TC54256AF	
	512K								TMM24512F/AF	
VRAM	1M				TC524256J TC524257J			TC524256Z TC524257Z		

TOSHIBA



Standard DRAM

TOSHIBA MOS MEMORY PRODUCTS

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

DESCRIPTION

The TC511000AP/AJ/AZ is the new generation dynamic RAM organized 1,048,576 words by 1 bit. The TC511000AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511000AP/AJ/AZ to be packaged in a standard 18 pin plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 1,048,576 word by 1 bit organization
- Fast access time and cycle time

		TC511000AP/AJ/AZ-70/80/10		
t _{RAC}	RAS Access Time	70ns	80ns	100ns
t _{AA}	Column Address Access Time	35ns	40ns	50ns
t _{CAC}	CAS Access Time	20ns	20ns	25ns
t _{RC}	Cycle Time	130ns	150ns	180ns
t _{PC}	Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±10% with a built-in V_{BB} generator

- Low Power
440mW MAX. Operating (TC511000AP/AJ/AZ-70)
385mW MAX. Operating (TC511000AP/AJ/AZ-80)
330mW MAX. Operating (TC511000AP/AJ/AZ-10)
5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh, Hidden refresh, Fast Page Mode and Test Mode capability
- All inputs and output TTL compatible
- 512 refresh cycles/8ms
- Package Plastic DIP: TC511000AP
Plastic SOJ: TC511000AJ
Plastic ZIP: TC511000AZ


PIN CONNECTION



PIN NAMES

A0 ~ A9	Address Inputs
RAS	Row Address Strobe
DIN	Data In
DOUT	Data Out
CAS	Column Address Strobe
WRITE	Read/Write Input
VCC	Power (+5V)
VSS	Ground
TF	Test Function
N.C.	No Connection

BLOCK DIAGRAM



TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V_{IN}	-1 ~ 7	V	1
Test Function Input Voltage	$V_{IN(TF)}$	-1 ~ 10.5	V	1
Output Voltage	V_{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V_{CC}	-1 ~ 7	V	1
Operating Temperature	T_{OPR}	0 ~ 70	°C	1
Storage Temperature	T_{STG}	-55 ~ 150	°C	1
Soldering Temperature • Time	T_{SOLDER}	260 • 10	°C • sec	1
Power Dissipation	P_D	600	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS ($T_a=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	2
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	2
$V_{IH(TF)}$	Test Enable Input High Voltage	$V_{CC}+4.5$	-	10.5	V	2
$V_{IL(TF)}$	Test Disable Input Low Voltage	-1.0	-	$V_{CC}+1.0$	V	2

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC511000AP/AJ/AZ-70	-	80	mA	3,4
		TC511000AP/AJ/AZ-80	-	70		
		TC511000AP/AJ/AZ-10	-	60		
I_{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	2	mA		
I_{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC511000AP/AJ/AZ-70	-	80	mA	3
		TC511000AP/AJ/AZ-80	-	70		
		TC511000AP/AJ/AZ-10	-	60		
I_{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC}=t_{PC}$ MIN.)	TC511000AP/AJ/AZ-70	-	60	mA	3,4
		TC511000AP/AJ/AZ-80	-	50		
		TC511000AP/AJ/AZ-10	-	40		
I_{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	1	mA		
I_{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC511000AP/AJ/AZ-70	-	80	mA	3
		TC511000AP/AJ/AZ-80	-	70		
		TC511000AP/AJ/AZ-10	-	60		
$I_{I(L)}$	INPUT LEAKAGE CURRENT (any input except TF) Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test=0V)	-10	10	μA		
$I_{ITF(L)}$	INPUT LEAKAGE CURRENT (only TF) ($0V \leq V_{IN(TF)} \leq V_{CC}+0.5V$, All Other Pins Not Under Test=0V)	-10	10	μA		
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	10	μA		
I_{TF}	TEST FUNCTION INPUT CURRENT ($V_{CC}+4.5V \leq V_{IN(TF)} \leq 10.5V$)	-	1	mA		
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT}=-5mA$)	2.4	-	V		
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT}=4.2mA$)	-	0.4	V		

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=0~70°C)(Notes 5, 6, 7)

SYMBOL	PARAMETER	TC511000AP/ AJ/AZ-70		TC511000AP/ AJ/AZ-80		TC511000AP/ AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t _{RWC}	Read-Write Cycle Time	155	-	175	-	210	-	ns	
t _{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t _{PRWC}	Fast Page Mode Read-Write Cycle Time	65	-	70	-	85	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	70	-	80	-	100	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	20	-	20	-	25	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	-	35	-	40	-	50	ns	8
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	8
t _{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50	-	60	-	70	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	20	-	20	-	25	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70	-	80	-	100	-	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	20	60	25	75	ns	13
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	35	15	40	20	50	ns	14
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	5	-	ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t _{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC511000AP/ AJ/AZ-70		TC511000AP/ AJ/AZ-80		TC511000AP/ AJ/AZ-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	20	-	20	-	25	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	70	-	80	-	100	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	35	-	40	-	50	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} be- fore \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{CPN}	\overline{CAS} Precharge Time	10	-	10	-	15	-	ns	
t_{TES}	Test Mode Enable Set-Up Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	
t_{TEHR}	Test Mode Enable Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	
t_{TEHC}	Test Mode Enable Hold Time referenced to \overline{CAS}	0	-	0	-	0	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A_0\sim A_9, D_{IN}$)	-	5	pF
C_{I2}	Input Capacitance ($RAS, CS, WRITE, TF$)	-	7	
C_O	Output Capacitance (D_{OUT})	-	7	

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10


NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. t_{OFF} (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD}$ (min.), $t_{CWD} \geq t_{CWD}$ (min.) and $t_{AWD} \geq t_{AWD}$ (min.), the cycle is a read-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC} .
14. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

TIMING WAVEFORMS

READ CYCLE




: "H" or "L"

NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10


WRITE CYCLE (EARLY WRITE)



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10


READ-WRITE CYCLE



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10


FAST PAGE MODE READ CYCLE




NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




 : "H" or "L"

NOTE: "TF" pin should be connected to V_{IL} (TF) level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10


FAST PAGE MODE READ-WRITE CYCLE




NOTE: "TF" pin should be connected to V_{IL} (TF) level or open, if "Test Mode" is not used.

**TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80
TC511000AP/AJ/AZ-10**

RAS ONLY REFRESH CYCLE




 : "H" or "L"

NOTE: $\overline{\text{WRITE}} = \text{"H" or "L"}$ $\text{A9} = \text{"H" or "L"}$

"TF" pin should be connected to $V_{\text{IL}}(\text{TF})$ level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

CAS BEFORE RAS REFRESH CYCLE




▨ : "H" or "L"

NOTE: \overline{WRITE} ="H" or "L", $A_0 \sim A_9$ ="H" or "L"

"TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10


HIDDEN REFRESH CYCLE (READ)



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10


HIDDEN REFRESH CYCLE (WRITE)



NOTE: "TF" pin should be connected to V_{IL} (TF) level or open, if "Test Mode" is not used.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



NOTE: "TF" pin should be connected to V_{IL} (TF) level or open, if "Test Mode" is not used.


TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

TEST MODE

The TC511000AP/AJ/AZ is the RAM organized 1,048,576 words by 1 bit, it is internally organized 262,144 words by 4 bits. In "Test Mode", data is written into a number of sectors (4 sectors) in parallel and retrieved the same way. If, upon reading, all bits are equal (all "H" or "L"), the data output pin indicates a same data as all bits. In this case, the data output pin indicates an expected data for good parts, the data output pin indicates a complementary data for bad parts. And also, if any of the bits differed, the data output pin would indicate a high impedance state for bad parts. Fig.1 shows the block diagram of TC511000AP/AJ/AZ including its truth table when "Test Mode" is used.

In test mode, 1MDRAM can be tested as if it were 256K DRAM by the following method.

Block Diagram in Test Mode



TF Pin=Super voltage; Test Mode
TF Pin= $V_{IL}(TF)$ level or High-Z; Normal

Truth Table in Test Mode Function

A	B	C	D	D _{OUT}
0	0	0	0	0
1	1	1	1	1
Otherwise				Hi-Z

Fig. 1

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

"Test Mode" function is performed on any of the timing cycles including fast page mode when "TF" pin is held on "super voltage ($V_{CC}+4.5V(V_{CC}=5V\pm 10\%)$, max. voltage=10.5V)" for the specified period (t_{TES} , t_{TEHR} and t_{TEHC} ; see Fig. 2). The address input of A9 is ignored in the "Test Mode".

On the other hand, normal operation requires the "TF" pin be connected to $V_{IL}(TF)$ level, or left unconnected on the printed wiring board. The "Test Mode" function reduces test times (1/4; in case of using N test pattern).







Fig.2 Test Mode Cycle

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

OUTLINE DRAWINGS

- Plastic DIP

Unit in mm



Note: Each lead pitch is 2.54mm.




All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.18 leads.

All dimensions are in millimeters.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80 TC511000AP/AJ/AZ-10

• Plastic SOJ

Unit in mm




Note: Each lead pitch is 1.27mm.
All dimensions are in millimeters.

**TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80
TC511000AP/AJ/AZ-10**

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TC511000AP/AJ/AZ-70, TC511000AP/AJ/AZ-80
TC511000AP/AJ/AZ-10

TOSHIBA MOS MEMORY PRODUCTS

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

DESCRIPTION

The TC511000APL/AJL/AZL is the new generation dynamic RAM organized 1,048,576 words by 1 bits. The TC511000APL/AJL/AZL utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511000APL/AJL/AZL to be packaged in a standard 18 pin plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $5V \pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


FEATURES

- 1,048,576 word by 1 bit organization
- Fast access time and cycle time
- Low Power
440mW MAX. Operating (TC511000APL/AJL/AZL-70)
385mW MAX. Operating (TC511000APL/AJL/AZL-80)
330mW MAX. Operating (TC511000APL/AJL/AZL-10)
1.1mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, \overline{CAS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh, Fast Page Mode and Test Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/64ms
- Package Plastic DIP: TC511000APL
Plastic SOJ: TC511000AJL
Plastic ZIP: TC511000AZL

	TC511000APL/AJL/AZL-70/80/10			
t_{RAC}	RAS Access Time	70ns	80ns	100ns
t_{AA}	Column Address Access Time	35ns	40ns	50ns
t_{CAC}	CAS Access Time	20ns	20ns	25ns
t_{RC}	Cycle Time	130ns	150ns	180ns
t_{PC}	Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of $5V \pm 10\%$ with a built-in V_{BB} generator


PIN CONNECTION



PIN NAMES

A0 ~ A9	Address Inputs
RAS	Row Address Strobe
DIN	Data In
DOUT	Data Out
CAS	Column Address Strobe
WRITE	Read/Write Input
VCC	Power (+5V)
VSS	Ground
TF	Test Function
N.C.	No Connection

BLOCK DIAGRAM



TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1~7	V	1
Test Function Input Voltage	V _{IN(TF)}	-1~10.5	V	1
Output Voltage	V _{OUT}	-1~7	V	1
Power Supply Voltage	V _{CC}	-1~7	V	1
Operating Temperature	TOPR	0~70	°C	1
Storage Temperature	TSTG	-55~150	°C	1
Soldering Temperature • Time	TSOLDER	260 • 10	°C • sec	1
Power Dissipation	PD	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2
V _{IH(TF)}	Test Enable Input High Voltage	V _{CC} +4.5	-	10.5	V	2
V _{IL(TF)}	Test Disable Input Low Voltage	-1.0	-	V _{CC} +1.0	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: t _{RC} =t _{RC} MIN.)	TC511000APL/AJL/AZL-70	-	80	mA	3, 4
		TC511000APL/AJL/AZL-80	-	70		
		TC511000APL/AJL/AZL-10	-	60		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\text{VIH}$)	-	2	mA		
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=\text{VIH}$: t _{RC} =t _{RC} MIN.)	TC511000APL/AJL/AZL-70	-	80	mA	3
		TC511000APL/AJL/AZL-80	-	70		
		TC511000APL/AJL/AZL-10	-	60		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{\text{RAS}}=\text{VIL}$, $\overline{\text{CAS}}$, Address Cycling: t _{PC} =t _{PC} MIN.)	TC511000APL/AJL/AZL-70	-	60	mA	3, 4
		TC511000APL/AJL/AZL-80	-	50		
		TC511000APL/AJL/AZL-10	-	40		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=\text{VCC}-0.2\text{V}$)	-	200	μA		
I _{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: t _{RC} =t _{RC} MIN.)	TC511000APL/AJL/AZL-70	-	80	mA	3
		TC511000APL/AJL/AZL-80	-	70		
		TC511000APL/AJL/AZL-10	-	60		
I _{CC7}	BATTERY BACK UP CURRENT Average Power Supply Current, BATTERY BACK UP MODE ($\overline{\text{CAS}}=\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycling or 0.2V, $\overline{\text{WRITE}}=\text{VCC}-0.2\text{V}$ or 0.2V, A0 ~9= V _{CC} -0.2V or 0.2V, $\overline{\text{DIN}}=\text{VCC}-0.2\text{V}$, 0.2V or OPEN: t _{RC} =125μs, t _{RAS} =t _{RAS} MIN. ~1μs)	-	200	μA	3, 5	
II(L)	INPUT LEAKAGE CURRENT (any input except TF) Input Leakage Current, any input (0V ≤ V _{IN} ≤ 6.5V, All Other Pins Not Under Test=0V)	-10	10	μA		
IITF(L)	INPUT LEAKAGE CURRENT (only TF) (0V ≤ V _{IN(TF)} ≤ V _{CC} +0.5V, All Other Pins Not Under Test=0V)	-10	10	μA		
IO(L)	OUTPUT LEAKAGE CURRENT (Dout is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	-10	10	μA		
ITF	TEST FUNCTION INPUT CURRENT (V _{CC} +4.5V ≤ V _{IN(TF)} ≤ 10.5V)	-	1	mA		
VOH	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
VOL	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC511000APL/ AJL/AZL-70		TC511000APL/ AJL/AZL-80		TC511000APL/ AJL/AZL-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t_{RWC}	Read-Write Cycle Time	155	-	175	-	210	-	ns	
t_{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t_{PRWC}	Fast Page Mode Read-Write Cycle Time	65	-	70	-	85	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	70	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t_{CPA}	Access Time from \overline{CAS} Precharge	-	35	-	40	-	50	ns	8
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	50	-	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	70	-	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	50	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	5	-	ns	
t_{CP}	\overline{CAS} Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	-	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC511000APL/ AJL/AZL-70		TC511000APL/ AJL/AZL-80		TC511000APL/ AJL/AZL-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CNL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	64	-	64	-	64	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	20	-	20	-	25	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	70	-	80	-	100	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	35	-	40	-	50	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} be- fore \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{CPN}	\overline{CAS} Precharge Time	10	-	10	-	15	-	ns	
t_{TES}	Test Mode Enable Set-Up Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	
t_{TEHR}	Test Mode Enable Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	
t_{TEHC}	Test Mode Enable Hold Time referenced to \overline{CAS}	0	-	0	-	0	-	ns	

CAPACITANCE ($V_{CC}=5V \pm 10\%$, $f=1MHz$, $T_a=0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A_0 \sim A_9, D_{IN}$)	-	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CS} , \overline{WRITE} , TF)	-	7	
C_O	Output Capacitance (D_{OUT})	-	7	

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10


NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

TIMING WAVEFORMS

READ CYCLE




: "H" or "L"

NOTE: "TF" pin should be connected to V_{IL} (TF) level or open, if "Test Mode" is not used.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

WRITE CYCLE (EARLY WRITE)




: "H" or "L"

NOTE: "TF" pin should be connected to V_{IL}(TF) level or open, if "Test Mode" is not used.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10


READ-WRITE CYCLE



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

**TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80
TC511000APL/AJL/AZL-10**

FAST PAGE MODE READ CYCLE




: "H" or "L"

NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10


FAST PAGE MODE READ-WRITE CYCLE




NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

**TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80
TC511000APL/AJL/AZL-10**

RAS ONLY REFRESH CYCLE




 : "H" or "L"


NOTE: \overline{WRITE} ="H" or "L" A9="H" or "L"

"TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

**TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80
TC511000APL/AJL/AZL-10**

CAS BEFORE RAS REFRESH CYCLE




 : "H" or "L"

NOTE: \overline{WRITE} ="H" or "L", $A0 \sim A9$ ="H" or "L"

"TF" pin should be connected to V_{IL} (TF) level or open, if "Test Mode" is not used.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10


HIDDEN REFRESH CYCLE (READ)



NOTE: "TF" pin should be connected to V_{IL} (TF) level or open, if "Test Mode" is not used.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10


HIDDEN REFRESH CYCLE (WRITE)



NOTE: "TF" pin should be connected to $V_{\text{IL}}(\text{TF})$ level or open, if "Test Mode" is not used.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



NOTE: "TF" pin should be connected to $V_{IL}(\text{TF})$ level or open, if "Test Mode" is not used.


TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

TEST MODE

The TC511000APL/AJL/AZL is the RAM organized 1,048,576 words by 1 bit, it is internally organized 262,144 words by 4 bits. In "Test Mode", data is written into a number of sectors (4 sectors) in parallel and retrieved the same way. If, upon reading, all bits are equal (all "H" or "L"), the data output pin indicates a same data as all bits. In this case, the data output pin indicates an expected data for good parts, the data output pin indicates a complementary data for bad parts. And also, if any of the bits differed, the data output pin would indicate a high impedance state for bad parts. Fig.1 shows the block diagram of TC511000APL/AJL/AZL including its truth table when "Test Mode" is used.

In test mode, 1MDRAM can be tested as if it were 256K DRAM by the following method.

Block Diagram in Test Mode



TF Pin=Super voltage; Test Mode
TF Pin=V_{IL}(TF) level or High-Z; Normal

Truth Table in Test Mode Function

A	B	C	D	D _{OUT}
0	0	0	0	0
1	1	1	1	1
Otherwise				Hi-Z

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

"Test Mode" function is performed on any of the timing cycles including fast page mode when "TF" pin is held on "super voltage ($V_{CC}+4.5V(V_{CC}=5V\pm 10\%)$, max. voltage=10.5V)" for the specified period (t_{TES} , t_{TEHR} and t_{TEHC} ; see Fig. 2). The address input of A9 is ignored in the "Test Mode".

On the other hand, normal operation requires the "TF" pin be connected to $V_{IL}(TF)$ level, or left unconnected on the printed wiring board. The "Test Mode" function reduces test times (1/4; in case of using N test pattern).





Fig.2 Test Mode Cycle

**TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80
TC511000APL/AJL/AZL-10**

OUTLINE DRAWINGS

- Plastic DIP

Unit in mm



Note: Each lead pitch is 2.54mm.




All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.18 leads.

All dimensions are in millimeters.

**TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80
TC511000APL/AJL/AZL-10**

• Plastic SOJ

Unit in mm




Note: Each lead pitch is 1.27mm.
All dimensions are in millimeters.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80 TC511000APL/AJL/AZL-10

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TC511000APL/AJL/AZL-70, TC511000APL/AJL/AZL-80
TC511000APL/AJL/AZL-10

TOSHIBA MOS MEMORY PRODUCTS

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

DESCRIPTION

The TC511001AP/AJ/AZ is the new generation dynamic RAM organized 1,048,576 words by 1 bit. The TC511001AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511001AP/AJ/AZ to be packaged in a standard 18 pin plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL. The special feature of TC511001AP/AJ/AZ is nibble mode, allowing the user to serially access 4 bits of data at a high data rate.

FEATURES


- 1,048,576 word by 1 bit organization
- Fast access time and cycle time

		TC511001AP/AJ/AZ-70/-80/-10		
t _{RAC}	RAS Access Time	70ns	80ns	100ns
t _{AA}	Column Address Access Time	35ns	40ns	50ns
t _{CAC}	CAS Access Time	20ns	20ns	25ns
t _{RC}	Cycle Time	130ns	150ns	180ns
t _{NCAC}	Nibble Mode Access Time	20ns	20ns	20ns
t _{NC}	Nibble Mode Cycle Time	40ns	40ns	40ns

- Single power supply of 5V±10% with a built-in V_{BB} generator

- Low Power:
 - 440mW MAX. Operating (TC511001AP/AJ/AZ-70)
 - 385mW MAX. Operating (TC511001AP/AJ/AZ-80)
 - 330mW MAX. Operating (TC511001AP/AJ/AZ-10)
 - 5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh, Hidden refresh, Nibble Mode and Test Mode capability
- All inputs and output TTL compatible
- 512 refresh cycles/8ms
- Package
 - Plastic DIP: TC511001AP
 - Plastic SOJ: TC511001AJ
 - Plastic ZIP: TC511001AZ


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0~A9	Address Inputs
CAS	Column Address Strobe
DIN	Data In
DOUT	Data Out
RAS	Row Address Strobe
WRITE	Read/Write Input
VCC	Power (+5V)
VSS	Ground
TF	Test Function
N.C.	No Connection

BLOCK DIAGRAM



TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1~7	V	1
Test Mode Input Voltage	V _{IN(TF)}	-1~10.5	V	1
Output Voltage	V _{OUT}	-1~7	V	1
Power Supply Voltage	V _{CC}	-1~7	V	1
Operating Temperature	TOPR	0~70	°C	1
Storage Temperature	TSTG	-55~150	°C	1
Soldering Temperature·Time	TSOLDER	260·10	°C·sec	1
Power Dissipation	PD	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2
V _{IH(TF)}	Test Enable Input High Voltage	V _{CC} +4.5	-	10.5	V	2
V _{IL(TF)}	Test Disable Input Low Voltage	-1.0	-	V _{CC} +1.0	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5±10% Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC511001AP/AJ/AZ-70	-	80	mA	3, 4
		TC511001AP/AJ/AZ-80	-	70		
		TC511001AP/AJ/AZ-10	-	60		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	2	mA	3	
		-	2			
I _{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC511001AP/AJ/AZ-70	-	80	mA	3
		TC511001AP/AJ/AZ-80	-	70		
		TC511001AP/AJ/AZ-10	-	60		
I _{CC4}	NIBBLE MODE CURRENT Average Power Supply Current, Nibble Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} Cycling: $t_{NC}=t_{NC}$ MIN.)	TC511001AP/AJ/AZ-70	-	60	mA	3, 4
		TC511001AP/AJ/AZ-80	-	50		
		TC511001AP/AJ/AZ-10	-	40		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	1	mA		
		-	1			
I _{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC511001AP/AJ/AZ-70	-	80	mA	3
		TC511001AP/AJ/AZ-80	-	70		
		TC511001AP/AJ/AZ-10	-	60		
I _{I(L)}	INPUT LEAKAGE CURRENT (any input except TF) Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test=0V)	-10	10	μA		
		-10	10			
I _{ITF(L)}	INPUT LEAKAGE CURRENT (only TF) ($0V \leq V_{IN(TF)} \leq V_{CC}+0.5V$, All Other Pins Not Under Test=0V)	-10	10	μA		
		-10	10			
I _{O(L)}	OUTPUT LEAKAGE CURRENT (DOUT is disabled, $0V \leq V_{OUT} \leq +5.5V$)	-10	10	μA		
		-10	10			
I _{TF}	TEST FUNCTION INPUT CURRENT ($V_{CC}+4.5V \leq V_{IN(TF)} \leq 10.5V$)	-	1	mA		
		-	1			
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
		2.4	-			
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		
		-	0.4			

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(VCC=5V±10%, Ta=0 ~ 70°C) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC511001AP/ AJ/AZ-70		TC511001AP/ AJ/AZ-80		TC511001AP/ AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t _{RWC}	Read-Write Cycle Time	155	-	175	-	210	-	ns	
t _{NC}	Nibble Mode Cycle Time	40	-	40	-	40	-	ns	
t _{NRMW}	Nibble Mode Read-Write Cycle Time	65	-	65	-	65	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	70	-	80	-	100	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	20	-	20	-	25	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t _{NCAC}	Nibble Mode Access Time	-	20	-	20	-	20	ns	8
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	8
t _{OTF}	Output Buffer Turn-Off Delay	0	20	0	20	0	20	ns	9
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50	-	60	-	70	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	20	-	20	-	25	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70	-	80	-	100	-	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	20	60	25	75	ns	13
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	35	15	40	20	50	ns	14
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	5	-	ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time	10	-	10	-	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t _{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time referenced to $\overline{\text{CAS}}$	0	-	0	-	0	-	ns	10
t _{RRH}	Read Command Hold Time referenced to $\overline{\text{RAS}}$	0	-	0	-	0	-	ns	10
t _{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t _{WCR}	Write Command Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC511001AP/ AJ/AZ-70		TC511001AP/ AJ/AZ-80		TC511001AP/ AJ/AZ-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data-In Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data-In Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data-In Hold Time reference to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	20	-	20	-	25	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	70	-	80	-	100	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	35	-	40	-	50	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS})	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS})	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} Precharge to \overline{CAS} Active Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test)	40	-	40	-	50	-	ns	
t_{NCAS}	Nibble Mode Pulse Width	20	-	20	-	20	-	ns	
t_{NCP}	Nibble Mode \overline{CAS} Precharge Time	10	-	10	-	10	-	ns	
t_{NRSH}	Nibble Mode \overline{RAS} Hold Time	20	-	20	-	20	-	ns	
t_{NCWD}	Nibble Mode \overline{CAS} to \overline{WRITE} Delay Time	20	-	20	-	20	-	ns	
t_{NRWL}	Nibble Mode \overline{WRITE} Command to \overline{RAS} Lead Time	20	-	20	-	20	-	ns	
t_{NCWL}	Nibble Mode \overline{WRITE} Command to \overline{CAS} Lead Time	20	-	20	-	20	-	ns	
t_{TES}	Test Mode Enable Set-Up Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	
t_{TEHR}	Test Mode Enable Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	
t_{TEHC}	Test Mode Enable Hold Time referenced to \overline{CAS}	0	-	0	-	0	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1\text{MHz}$, $T_a=0\sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A0\sim A9$, D_{IN})	-	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WRITE} , TF)	-	7	pF
C_O	Output Capacitance (D_{OUT})	-	7	pF

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10


NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} Before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .


TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10


READ-WRITE CYCLE




NOTE: "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

NIBBLE MODE READ CYCLE



NIBBLE MODE WRITE CYCLE (EARLY WRITE)




▨ : "H" or "L"

NOTE: "TF" pin should be connected to V_{IL} (TF) level or open.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10


NIBBLE MODE READ-WRITE CYCLE




NOTE: "TF" pin should be connected to V_{IL} (TF) level or open.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE



"TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10


CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




NOTE: "TF" pin should be connected to VIL(TF) level or open, if "Test Mode" is not used.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

APPLICATION INFORMATION

ADDRESSING

The 20 address bits required to decode 1 of the 1,048,576 cell locations within the TC511001AP/AJ/AZ are multiplexed onto the 10 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe ($\overline{\text{RAS}}$), latches the 10 row address bits into the chip. The second clock, the Column Address Strobe ($\overline{\text{CAS}}$), subsequently latches the 10 column address bits into the chip. Each of these signals, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$, triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. This "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of $\overline{\text{WRITE}}$ and $\overline{\text{CAS}}$ while $\overline{\text{RAS}}$ is active. The later of the signals ($\overline{\text{WRITE}}$ or $\overline{\text{CAS}}$) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the $\overline{\text{WRITE}}$ input is brought low (active) prior to $\overline{\text{CAS}}$, the D_{IN} is strobed by $\overline{\text{CAS}}$ and the set-up and hold times are referenced to $\overline{\text{CAS}}$. If the input data is not available at $\overline{\text{CAS}}$ time or if it is desired that the cycle be a read-write cycle, the $\overline{\text{WRITE}}$ signal will be delayed until after $\overline{\text{CAS}}$ has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of $\overline{\text{WRITE}}$ rather than $\overline{\text{CAS}}$. (To illustrate this feature, D_{IN} is referenced to $\overline{\text{WRITE}}$ in the timing diagrams depicting the read-write and nibble mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to $\overline{\text{CAS}}$).

Data is retrieved from the memory in a read cycle by maintaining $\overline{\text{WRITE}}$ in the inactive or high state throughout the portion of the memory cycle in which $\overline{\text{CAS}}$ is active (low). Data read from the selected cell will be available at the output within the specified access time.


TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the TC511001AP/AJ/AZ is the high impedance (open circuit) state. This is to say, anytime $\overline{\text{CAS}}$ is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until $\overline{\text{CAS}}$ is taken back to the inactive (high level) condition.

NIBBLE MODE

Nibble mode operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at t_{CAC} time. By keeping $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ can be cycled up and then down, to read or write the next three pages at high data rate (faster than t_{CAC}). Row and column addresses need only be supplied for the first access of the cycles. From then on, the falling edge of $\overline{\text{CAS}}$ will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wrap-around method).



Address A9 determines the starting point of the circular 4 bits nibble. Row A9 and column A9 provide the two binary bits needed to select one of four bits.

From then on, successive bits come out in a binary fashion; 00 → 01 → 10 → 11 with A9 row being the least significant address.

A nibble cycle can be a read, write, or delayed write cycle. Any combinations of reads and writes or late writes will be allowed. In addition, the circular wrap-around will continue for as long as $\overline{\text{RAS}}$ is kept low.

$\overline{\text{RAS}}$ ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 512 row address (A0~A8) within each 8 millisecond time interval.

Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles.


TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC511001AP/AJ/AZ offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

HIDDEN REFRESH

An optional feature of the TC511001AP/AJ/AZ is that refresh cycles may be performed while maintaining valid data at the output pin. This referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh operation of TC511001AP/AJ/AZ can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 512 times.
- ③ Check "1" out of 512 bits at normal read mode, which was written at ②.
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. Repeat this operation 512 times.
- ⑤ Check "0" out of 512 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ the complement data.


TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

TEST MODE

The TC511001AP/AJ/AZ is the RAM organized 1,048,576 words by 1 bit, it is internally organized 262,144 words by 4 bits. In "Test Mode", data are written into a number of sectors (4 sectors) in parallel and retrieved the same way. If, upon reading, all bits are equal (all "H" or "L"), the data output pin indicates a same data as all bits. In this case, the data output pin indicates an expected data for good parts, the data output pin indicates a complementary data for bad parts. And also, if any of the bits differed, the data output pin would indicate a high impedance state for bad parts. Fig.1 shows the block diagram of TC511001AP/AJ/AZ including its truth table when "Test Mode" is used.

In test mode, 1MDRAM can be tested as if it were 256K DRAM by the following method.

Block Diagram in Test Mode



TF Pin=Super Voltage; Test Mode
TF Pin= $V_{IL}(TF)$ level or Hi-Z; Normal

Truth Table in Test Mode Function


A	B	C	D	DOUT
0	0	0	0	0
1	1	1	1	1
Otherwise				Hi-Z

Fig. 1

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

"Test Mode" function is performed on any of the timing cycles except Nibble mode when "TF" pin is held on "super voltage ($V_{CC}+4.5V$ ($V_{CC}=5V\pm 10\%$), max. voltage= $10.5V$)" for the specified period (t_{TES} , t_{TEHR} and t_{TEHC} ; see Fig. 2). The address input of A9 is ignored in the "Test Mode".

On the other hand, normal operation requires the "TF" pin be connected to $V_{IL}(TF)$ level, or left unconnected on the printed wiring board. The "Test Mode" function reduces test times ($1/4$; in case of using N test pattern).




TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm



Note: Each lead pitch is 2.54mm.




All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.18 leads.

All dimensions are in millimeters.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

• Plastic SOJ

Unit in mm




Note: Each lead pitch is 1.27mm.
All dimensions are in millimeters.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80 TC511001AP/AJ/AZ-10

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TC511001AP/AJ/AZ-70, TC511001AP/AJ/AZ-80
TC511001AP/AJ/AZ-10

TOSHIBA MOS MEMORY PRODUCTS

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

DESCRIPTION

The TC511002AP/AJ/AZ is the new generation dynamic RAM organized 1,048,576 words by 1 bit. The TC511002AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC511002AP/AJ/AZ to be packaged in a standard 18 pin plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 1,048,576 word by 1 bit organization
- Fast access time and cycle time

		TC511002AP/AJ/AZ-70/-80/-10		
t _{RAC}	RAS Access Time	70ns	80ns	100ns
t _{AA}	Column Address Access Time	35ns	40ns	50ns
t _{CAC}	CS Access Time	20ns	20ns	25ns
t _{RC}	Cycle Time	130ns	150ns	180ns
t _{SC}	Static Column Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±10% with a built-in V_{BB} generator

- Low Power
440mW MAX. Operating (TC511002AP/AJ/AZ-70)
385mW MAX. Operating (TC511002AP/AJ/AZ-80)
330mW MAX. Operating (TC511002AP/AJ/AZ-10)
5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability
- Read-Modify-Write, \overline{CS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh, Static Column Mode and Test Mode capability.
- All inputs and output TTL compatible
- 512 refresh cycles/8ms
- Package Plastic DIP: TC511002AP
Plastic SOJ: TC511002AJ
Plastic ZIP: TC511002AZ


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0~A9	Address Inputs
RAS	Row Address Strobe
DIN	Data In
DOUT	Data Out
CS	Chip Select Input
WRITE	Read/Write Input
VCC	Power (+5V)
VSS	Ground
TF	Test Function
N.C.	No Connection

BLOCK DIAGRAM



TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1 ~ 7	V	1
Test Function Input Voltage	V _{IN(TF)}	-1 ~ 10.5	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature · Time	T _{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (T_a=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2
V _{IH(TF)}	Test Enable Input High Voltage	V _{CC} +4.5	-	10.5	V	2
V _{IL(TF)}	Test Disable Input Low Voltage	-1.0	-	V _{CC} +0.1	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5±10%, T_a=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (R _{AS} , C _S , Address Cycling: t _{RC} =t _{RC} MIN.)	TC511002AP/AJ/AZ-70	-	80	mA	3,4
		TC511002AP/AJ/AZ-80	-	70		
		TC511002AP/AJ/AZ-10	-	60		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current (R _{AS} =C _S =V _{IH})	-	2	mA		
I _{CC3}	R _{AS} ONLY REFRESH CURRENT Average Power Supply Current, R _{AS} Only Mode (R _{AS} Cycling, C _S =V _{IH} : t _{RC} =t _{RC} MIN.)	TC511002AP/AJ/AZ-70	-	80	mA	3
		TC511002AP/AJ/AZ-80	-	70		
		TC511002AP/AJ/AZ-10	-	60		
I _{CC4}	STATIC COLUMN MODE CURRENT Average Power Supply Current, Static Column Mode (R _{AS} =C _S =V _{IL} , Address Cycling: t _{SC} =t _{SC} MIN.)	TC511002AP/AJ/AZ-70	-	60	mA	3,4
		TC511002AP/AJ/AZ-80	-	50		
		TC511002AP/AJ/AZ-10	-	40		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current (R _{AS} =C _S =V _{CC} -0.2V)	-	1	mA		
I _{CC6}	C _S BEFORE R _{AS} REFRESH CURRENT Average Power Supply Current, C _S Before R _{AS} Mode (R _{AS} , C _S Cycling: t _{RC} =t _{RC} MIN.)	TC511002AP/AJ/AZ-70	-	80	mA	3
		TC511002AP/AJ/AZ-80	-	70		
		TC511002AP/AJ/AZ-10	-	60		
I _{I(L)}	INPUT LEAKAGE CURRENT (any input except TF) Input Leakage Current, any input (0V ≤ V _{IH} ≤ 6.5V, All Other Pins Not Under Test=0V)	-10	10	μA		
I _{ITF(L)}	INPUT LEAKAGE CURRENT (only TF) (0V ≤ V _{IN(TF)} ≤ V _{CC} +0.5V, All Other Pins Not Under Test=0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, 0V ≤ V _{OUT} ≤ +5.5V)	-10	10	μA		
I _{TF}	TEST FUNCTION INPUT CURRENT (V _{CC} +4.5V ≤ V _{IN(TF)} ≤ 10.5V)	-	1	mA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC511002 AP/AJ/AZ-70		TC511002 AP/AJ/AZ-80		TC511002 AP/AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t_{RWC}	Read-Write Cycle Time	155	-	175	-	210	-	ns	
t_{SC}	Static Column Mode Cycle Time	40	-	45	-	55	-	ns	
t_{SRWC}	Static Column Mode Read Write Cycle Time	70	-	80	-	100	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	70	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CS}	-	20	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t_{ALW}	Access Time from Last Write	-	65	-	75	-	95	ns	8,15
t_{CLZ}	\overline{CS} to Output in Low-Z	0	-	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-Off Delay	0	20	0	20	0	20	ns	9
t_{AOH}	Output Data Hold Time from Column Address	5	-	5	-	5	-	ns	
t_{OW}	Output Data Enable Time from WRITE	-	20	-	20	-	25	ns	
t_{WOH}	Output Data Hold Time from WRITE	0	-	0	-	0	-	ns	
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	50	-	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t_{RASC}	\overline{RAS} Pulse Width (Static Column Mode)	70	100,000	80	100,000	100	100,000	ns	
t_{RSH}	\overline{CS} to \overline{RAS} Hold Time	20	-	20	-	25	-	ns	
t_{CSH}	\overline{RAS} to \overline{CS} Hold Time	70	-	80	-	100	-	ns	
t_{CS}	\overline{CS} Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t_{CSC}	\overline{CS} Pulse Width (Static Column Mode)	20	100,000	20	100,000	25	100,000	ns	
t_{RCD}	\overline{RAS} to \overline{CS} Delay Time	20	50	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	40	20	50	ns	14
t_{CRP}	\overline{CS} to \overline{RAS} Precharge Time	5	-	5	-	5	-	ns	
t_{CP}	\overline{CS} Precharge Time (Static Column Mode)	10	-	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t_{AWR}	Write Address Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	80	-	90	-	115	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	-	40	-	50	-	ns	

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC511002 AP/AJ/AZ-70		TC511002 AP/AJ/AZ-80		TC511002 AP/AJ/AZ-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{AH}	Column Address Hold Time referenced to \overline{RAS} Rise	5	-	5	-	10	-	ns	16
t_{CWL}	Write Command to \overline{CS} Lead Time	20	-	20	-	25	-	ns	
t_{LWAD}	Last Write to Column Address Delay Time	20	30	20	35	25	45	ns	15
t_{AHLW}	Last Write to Column Address Hold Time	65	-	75	-	95	-	ns	
t_{RCS}	Read Command Set-Up Time referenced to \overline{CS}	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time referenced to \overline{CS}	0	-	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	12
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{WI}	Write Command Inactive Time	10	-	10	-	10	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data-In Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data-In Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data-In Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CWD}	\overline{CS} to \overline{WRITE} Delay Time (READ-WRITE CYCLE)	20	-	20	-	25	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time (READ-WRITE CYCLE)	70	-	80	-	100	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	35	-	40	-	50	-	ns	12
t_{CSR}	\overline{CS} Set-Up Time (\overline{CS} before \overline{RAS})	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CS} Hold Time (\overline{CS} before \overline{RAS})	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} Precharge to \overline{CS} Active Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CS} Precharge Time (\overline{CS} before \overline{RAS} Counter Test)	40	-	40	-	50	-	ns	
t_{CPN}	\overline{CS} Precharge Time	10	-	10	-	15	-	ns	
t_{TES}	Test Mode Enable Set-Up Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	
t_{TEHR}	Test Mode Enable Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	
t_{TEHC}	Test Mode Enable Hold Time referenced to \overline{CS}	0	-	0	-	0	-	ns	

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1\text{MHz}$, $T_a=0\sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0 ~ A9, D _{IN})	-	5	pF
C _{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CS}}$, $\overline{\text{WRITE}}$, TF)	-	7	
C _O	Output Capacitance (D _{OUT})	-	7	


NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved.
In case of using internal refresh counter, a minimum of 8 $\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles are required.
6. AC measurements assume $t_T=5\text{ns}$.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to $\overline{\text{CS}}$ leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in read-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{min.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled exclusively by t_{AA} .
15. Operation within the $t_{LWAD}(\text{max.})$ limit insures that $t_{ALW}(\text{max.})$ can be met. $t_{LWAD}(\text{max.})$ is specified as a reference point only: If t_{LWAD} is greater than the specified $t_{LWAD}(\text{max.})$ limit, then access time is controlled exclusively by t_{AA} .
16. t_{AH} is the condition to latch column address when $\overline{\text{RAS}}$ has risen up.


TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10


READ-WRITE CYCLE



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10


STATIC COLUMN MODE READ CYCLE




NOTE: "TF" pin should be connected to $V_{IL(TF)}$ level or open, if "Test Mode" is not used.

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)



NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.


TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

RAS ONLY REFRESH CYCLE



NOTE: \overline{WRITE} ="H" or "L", $A9$ ="H" or "L" : "H" or "L"

CS BEFORE RAS REFRESH CYCLE




NOTE: \overline{WRITE} ="H" or "L", $A0 \sim A9$ ="H" or "L" : "H" or "L"


"TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




▨ : "H" or "L"

NOTE: "TF" pin should be connected to $V_{IL}(TF)$ level or open, if "Test Mode" is not used.

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

CS BEFORE RAS REFRESH COUNTER TEST CYCLE




NOTE: "TF" pin should be connected to V_{IL}(TF) level or open, if "Test Mode" is not sued.

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

TEST MODE

The TC511002AP/AJ/AZ is the RAM organized 1,048,576 words by 1 bit, it is internally organized 262,144 words by 4 bits. In "Test Mode", data is written into a number of sectors (4 sectors) in parallel and retrieved the same way. If, upon reading, all bits are equal (all "H" or "L"), the data output pin indicates a same data as all bits. In this case, the data output pin indicates an expected data for good parts, the data output pin indicates a complementary data for bad parts. And also, if any of the bits differed, the data output pin would indicate a high impedance state for bad parts. Fig. 1 shows the block diagram of TC511002AP/AJ/AZ including its truth table when "Test Mode" is used. In test mode, 1MDRAM can be tested as if it were 256K DRAM by the following method.

Block Diagram in Test Mode



TF Pin = Super voltage; Test Mode

TF Pin = $V_{IL}(TF)$ level or Hi-Z; Normal

Truth Table in Test Mode Function

A	B	C	D	DOUT
0	0	0	0	0
1	1	1	1	1
Otherwise				Hi-Z

Fig. 1

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

"Test Mode" function is performed on any of the timing cycles including static column mode when "TF" pin is held on "super voltage ($V_{CC}+4.5V(V_{CC}=5V\pm 10\%)$, max. voltage=10.5V)" for the specified period (t_{TES} , t_{TEHR} and t_{TEHC} ; see Fig. 2). The address input of A9 is ignored in the "Test Mode".

On the other hand, normal operation requires the "TF" pin be connected to $V_{IL}(TF)$ level or left unconnected on the printed wiring board. The "Test Mode" function reduces test times (1/4; in case of using N test pattern).







Fig.2 Test Mode Cycle

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

OUTLINE DRAWINGS

Plastic DIP

Unit in mm




Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.18 leads. All dimensions are in millimeters.

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

Plastic SOJ

Unit in mm




Note: Each lead pitch 1.27mm.

All dimensions are in millimeters.

TC511002AP/AJ/AZ-70, TC511002AP/AJ/AZ-80 TC511002AP/AJ/AZ-10

Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry

TOSHIBA MOS MEMORY PRODUCTS

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

DESCRIPTION

The TC514256AP/AJ/AZ is the new generation dynamic RAM organized 262,144 words by 4 bits. The TC514256AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514256AP/AJ/AZ to be packaged in a standard 20 pin plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 262,144 word by 4 bit organization
- Fast access time and cycle time

		TC514256AP/AJ/AZ-TC-80-10		
t _{RAC}	RAS Access Time	70ns	80ns	100ns
t _{AA}	Column Address Access Time	35ns	40ns	50ns
t _{CAC}	CAS Access Time	20ns	20ns	25ns
t _{RC}	Cycle Time	130ns	150ns	180ns
t _{PC}	Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±10% with a built-in V_{BB} generator

- Low Power
440mW MAX. Operating (TC514256AP/AJ/AZ-70)
385mW MAX. Operating (TC514256AP/AJ/AZ-80)
330mW MAX. Operating (TC514256AP/AJ/AZ-10)
5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms
- Package Plastic DIP: TC514256AP
Plastic SOJ: TC514256AJ
Plastic ZIP: TC514256AZ


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A8	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WRITE	Read/Write Input
OE	Output Enable
I/O1 ~ I/O4	Data Input/Output
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1 ~ 7	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature · Time	T _{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	PD	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514256AP/AJ/AZ-70	-	80	mA	3,4
		TC514256AP/AJ/AZ-80	-	70		
		TC514256AP/AJ/AZ-10	-	60		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	2	mA		
I _{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC514256AP/AJ/AZ-70	-	80	mA	3
		TC514256AP/AJ/AZ-80	-	70		
		TC514256AP/AJ/AZ-10	-	60		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC}=t_{PC}$ MIN.)	TC514256AP/AJ/AZ-70	-	60	mA	3,4
		TC514256AP/AJ/AZ-80	-	50		
		TC514256AP/AJ/AZ-10	-	40		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	1	mA		
I _{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514256AP/AJ/AZ-70	-	80	mA	3
		TC514256AP/AJ/AZ-80	-	70		
		TC514256AP/AJ/AZ-10	-	60		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test=0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	10	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{CC}=5V±10%, Ta=0~70°C) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514256AP/ AJ/AZ-70		TC514256AP/ AJ/AZ-80		TC514256AP/ AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t _{RMW}	Read-Modify-Write Cycle Time	185	-	205	-	245	-	ns	
t _{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t _{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	95	-	100	-	115	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	70	-	80	-	100	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	20	-	20	-	25	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	-	35	-	40	-	50	ns	8,14
t _{CLZ}	$\overline{\text{CAS}}$ to output in Low-Z	0	-	0	-	0	-	ns	5
t _{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50	-	60	-	70	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	20	-	20	-	25	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70	-	80	-	100	-	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	20	60	25	75	ns	13
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	35	15	40	20	50	ns	14
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	10	-	ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time	10	-	10	-	15	-	ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t _{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514256AP/ AJ/AZ-70		TC514256AP/ AJ/AZ-80		TC514256AP/ AJ/AZ-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	50	-	50	-	60	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	100	-	110	-	135	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	65	-	70	-	85	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	10	-	10	-	20	-	ns	
t_{OEA}	\overline{OE} Access Time	-	20	-	20	-	25	ns	
t_{OED}	\overline{OE} to Data Delay	20	-	20	-	25	-	ns	
t_{OEZ}	Output buffer turn off Delay Time from \overline{OE}	0	20	0	20	0	25	ns	
t_{OEH}	\overline{OE} Command Hold Time	20	-	20	-	25	-	ns	

CAPACITANCE ($V_{CC}=5V \pm 10\%$, $f=1MHz$, $T_a=0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A0 \sim A8$)	-	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WRITE} , \overline{OE})	-	7	pF
C_O	Input/Output Capacitance ($I/O1 \sim I/O4$)	-	7	pF


TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified value are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} Before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ and $t_{OEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in Read-Modify-Write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

READ CYCLE




WRITE CYCLE (EARLY WRITE)




TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE




TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

FAST PAGE MODE READ-MODIFY-WRITE CYCLE



TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10


$\overline{\text{RAS}}$ ONLY REFRESH CYCLE



Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$ ="H" or "L"

: "H" or "L"

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$, $\text{A0} \sim \text{A8}$ ="H" or "L"

: "H" or "L"


TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

HIDDEN REFRESH CYCLE (READ)



TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

HIDDEN REFRESH CYCLE (WRITE)




TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm




Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.20 leads.

All dimensions are in millimeters.

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

• Plastic SOJ




Note: Each lead pitch is 1.27mm.
All dimensions are in millimeters.

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TOSHIBA MOS MEMORY PRODUCTS

TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

DESCRIPTION

The TC514256APL/AJL/AZL is the new generation dynamic RAM organized 262,144 words by 4 bits. The TC514256APL/AJL/AZL utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514256APL/AJL/AZL to be packaged in a standard 20 pin plastic DIP, 26/20 pin plastic SOJ, and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V 10% tolerance direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES

- 262,144 word by 4 bit organization
- Fast access time and cycle time

		TC514256APL/AJL/AZL-70/-80/-10		
trAC	RAS Access Time	70ns	80ns	100ns
tAA	Column Address Access Time	35ns	40ns	50ns
tcAC	CAS Access Time	20ns	20ns	25ns
tRC	Cycle Time	130ns	150ns	190ns
tPC	Fast Page Mode Cycle Time	40ns	45ns	55ns


- Single power supply of 5V 10% with a built-in VBB generater

• Low Power

- 440mW MAX. Operating (TC514256APL/AJL/AZL-70)
- 385mW MAX. Operating (TC514256APL/AJL/AZL-80)
- 330mW MAX. Operating (TC514256APL/AJL/AZL-10)
- 1.1mW MAX. Standby

- Output unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh, Hidden refresh, and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycle/64ms
- Package Plastic DIP: TC514256APL
Plastic SOJ: TC514256AJL
Plastic ZIP: TC514256AZL


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A8	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WRITE	Read/Write Input
$\overline{\text{OE}}$	Output Enable
I/O1 ~ I/O4	Data Input/Output
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1~7	V	1
Output Voltage	V _{OUT}	-1~7	V	1
Power Supply Voltage	V _{CC}	-1~7	V	1
Operating Temperature	TOPR	0~70	°C	1
Storage Temperature	TSTG	-55~150	°C	1
Soldering Temperature • Time	TSOLDER	260 • 10	°C • sec	1
Power Dissipation	PD	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT					
	Average Power Supply Operating Current (RAS, CAS, Address Cycling: t _{RC} =t _{RC} MIN.)	TC514256APL/AJL/AZL-70	-	80	mA	3,4
		TC514256APL/AJL/AZL-80	-	70		
TC514256APL/AJL/AZL-10	-	60				
I _{CC2}	STANDBY CURRENT					
	Power Supply Standby Current (RAS=CAS=V _{IH})	-	2	mA		
I _{CC3}	RAS ONLY REFRESH CURRENT					
	Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS=V _{IH} : t _{RC} =t _{RC} MIN.)	TC514256APL/AJL/AZL-70	-	80	mA	3
		TC514256APL/AJL/AZL-80	-	70		
TC514256APL/AJL/AZL-10	-	60				
I _{CC4}	FAST PAGE MODE CURRENT					
	Average Power Supply Current, Fast Page Mode (RAS=V _{IL} , CAS, Address Cycling: t _{PC} =t _{PC} MIN.)	TC514256APL/AJL/AZL-70	-	60	mA	3,4
		TC514256APL/AJL/AZL-80	-	50		
TC514256APL/AJL/AZL-10	-	40				
I _{CC5}	STANDBY CURRENT					
	Power Supply Standby Current (RAS=CAS=V _{CC} -0.2V)	-	200	μA		
I _{CC6}	CAS BEFORE RAS REFRESH CURRENT					
	Average Power Supply Current, CAS Before RAS Mode (RAS, CAS Cycling: t _{RC} =t _{RC} MIN.)	TC514256APL/AJL/AZL-70	-	80	mA	3
		TC514256APL/AJL/AZL-80	-	70		
TC514256APL/AJL/AZL-10	-	60				
I _{CC7}	BATTERY BACK UP CURRENT					
	Average Power Supply Current, BATTERY BACK UP MODE (CAS=CAS Before RAS Cycling or 0.2V, OE=V _{CC} -0.2V, WRITE=V _{CC} -0.2V or 0.2V, A0-8=V _{CC} -0.2V or 0.2V, I/O1-4=V _{CC} -0.2V, 0.2V or OPEN: t _{RC} =125μs, t _{RAS} =t _{RAS} MIN. ~ 1μs)	-	200	μA	3,5	
II(L)	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V ≤ V _{IN} ≤ 6.5V, All Other Pins Not Under Test=0V)	-10	10	μA		
IO(L)	OUTPUT LEAKAGE CURRENT (Dout is disabled, 0V ≤ V _{OUT} ≤ V _{CC})	-10	10	μA		
VOH	OUTPUT LEVEL Output "H" Level VOLTAGE (I _{OUT} =-5mA)	2.4	-	V		
VOL	OUTPUT LEVEL Output "L" Level VOLTAGE (I _{OUT} =4.2mA)	-	0.4	V		

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=0~70°C) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514256APL -70		TC514256APL -80		TC514256APL -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t _{RMW}	Read-Modify-Write Cycle Time	185	-	205	-	245	-	ns	
t _{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t _{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	95	-	100	-	115	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	70	-	80	-	100	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	20	-	20	-	25	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	-	35	-	40	-	50	ns	8,14
t _{CLZ}	$\overline{\text{CAS}}$ to output in Low-Z	0	-	0	-	0	-	ns	5
t _{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50	-	60	-	70	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	20	-	20	-	25	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70	-	80	-	100	-	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	20	60	25	75	ns	13
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	35	15	40	20	50	ns	14
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	10	-	ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time	10	-	10	-	15	-	ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t _{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10

TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514256APL -70		TC514256APL -80		TC514256APL -10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RRH}	Read Command Hold Time referenced to $\overline{\text{RAS}}$	0	-	0	-	0	-	ns	10
t _{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t _{WCR}	Write Command Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time	20	-	20	-	25	-	ns	
t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time	20	-	20	-	25	-	ns	
t _{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t _{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t _{DHR}	Data Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{REF}	Refresh Period	-	64	-	64	-	64	ms	
t _{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WRITE}}$ Delay Time	50	-	50	-	60	-	ns	12
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WRITE}}$ Delay Time	100	-	110	-	135	-	ns	12
t _{AWD}	Column Address to $\overline{\text{WRITE}}$ Delay Time	65	-	70	-	85	-	ns	12
t _{CSR}	$\overline{\text{CAS}}$ Set-Up Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	10	-	10	-	10	-	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	30	-	30	-	30	-	ns	
t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0	-	0	-	0	-	ns	
t _{CPT}	$\overline{\text{CAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle)	40	-	40	-	50	-	ns	
t _{ROH}	$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	10	-	10	-	20	-	ns	
t _{OEa}	$\overline{\text{OE}}$ Access Time	-	20	-	20	-	25	ns	
t _{OEb}	$\overline{\text{OE}}$ to Data Delay	20	-	20	-	25	-	ns	
t _{OEz}	Output buffer turn off Delay Time from $\overline{\text{OE}}$	0	20	0	20	0	25	ns	
t _{OEh}	$\overline{\text{OE}}$ Command Hold Time	20	-	20	-	25	-	ns	

CAPACITANCE (V_{CC}=5V±10%, f=1MHz, T_a=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0~A8)	-	5	pF
C _{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WRITE}}$, $\overline{\text{OE}}$)	-	7	pF
C _O	Input/Output Capacitance (I/O1~I/O4)	-	7	pF


TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified value output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} Before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ and $t_{OEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-modify-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$ the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-modify-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

READ CYCLE




WRITE CYCLE (EARLY WRITE)




TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE



TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10


$\overline{\text{RAS}}$ ONLY REFRESH CYCLE



Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$ ="H" or "L"

: "H" or "L"

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$, $\text{AO} \sim \text{A8}$ ="H" or "L"

: "H" or "L"


TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

HIDDEN REFRESH CYCLE (READ)




TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

HIDDEN REFRESH CYCLE (WRITE)



TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE






TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm




Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.20 leads.

All dimensions are in millimeters.

TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80 TC514256APL/AJL/AZL-10

- Plastic SOJ




Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

**TC514256APL/AJL/AZL-70, TC514256APL/AJL/AZL-80
TC514256APL/AJL/AZL-10**

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TOSHIBA MOS MEMORY PRODUCTS

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

DESCRIPTION

The TC514266AP/AJ/AZ is the new generation dynamic RAM organized 262,144 words by 4 bit. The TC514266AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514266AP/AJ/AZ to be packaged in a standard 20 pin plastic DIP and 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


FEATURES

- 262,144 word by 4 bit organization
- Fast access time and cycle time

	TC514266AP/AJ/AZ -70/-80/-10		
t _{RAC} RAS Access Time	70ns	80ns	100ns
t _{AA} Column Address Access Time	35ns	40ns	50ns
t _{CAC} CAS Access Time	20ns	20ns	25ns
t _{RC} Cycle Time	130ns	150ns	180ns
t _{PC} Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±10% with a built-in V_{BB} generator
- Low Power
440mW MAX. Operating (TC514266AP/AJ/AZ-70)
385mW MAX. Operating (TC514266AP/AJ/AZ-80)
330mW MAX. Operating (TC514266AP/AJ/AZ-10)
5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Write Per Bit and Fast Page Mode capability
- All inputs and outputs TTL Compatible
- 512 refresh cycles/8ms
- Package Plastic DIP: TC514266AP
Plastic SOJ: TC514266AJ
Plastic ZIP: TC514266AZ


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A8	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE/WE	Write Per Bit/Read/Write Input
OE	Output Enable
W1/I01~W4/I04	Write Select/Data Input/Output
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1 ~ 7	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature . Time	T _{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514266AP/AJ/AZ-70	-	80	mA	3,4
		TC514266AP/AJ/AZ-80	-	70		
		TC514266AP/AJ/AZ-10	-	60		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	2	mA		
I _{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC514266AP/AJ/AZ-70	-	80	mA	3
		TC514266AP/AJ/AZ-80	-	70		
		TC514266AP/AJ/AZ-10	-	60		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC}=t_{PC}$ MIN.)	TC514266AP/AJ/AZ-70	-	60	mA	3,4
		TC514266AP/AJ/AZ-80	-	50		
		TC514266AP/AJ/AZ-10	-	40		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	1	mA		
I _{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514266AP/AJ/AZ-70	-	80	mA	3
		TC514266AP/AJ/AZ-80	-	70		
		TC514266AP/AJ/AZ-10	-	60		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins not under Test=0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	10	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514266AP-70		TC514266AP-80		TC514266AP-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	185	-	205	-	245	-	ns	
t_{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t_{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	95	-	100	-	120	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	70	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t_{CPA}	Access Time from \overline{CAS} Precharge	-	35	-	40	-	50	ns	8,14
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	0	-	ns	5
t_{OFF}	Output Buffer Turn-Off Delay	0	20	0	20	0	20	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	50	-	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t_{RASp}	\overline{RAS} Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	70	-	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t_{ROD}	\overline{RAS} to \overline{CAS} Delay Time	20	50	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	5	-	ns	
t_{CPN}	\overline{CAS} Precharge Time	10	-	10	-	15	-	ns	
t_{CF}	\overline{CAS} Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	-	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	10

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514266AP -70		TC514266AP -80		TC514266AP -10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t _{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t _{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t _{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t _{CWL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t _{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t _{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t _{DHR}	Data Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t _{REF}	Refresh Period	-	8	-	8	-	8	ms	
t _{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t _{CWD}	\overline{CAS} to \overline{WE} Delay Time	50	-	50	-	60	-	ns	12
t _{RWD}	\overline{RAS} to \overline{WE} Delay Time	100	-	110	-	135	-	ns	12
t _{AWD}	Column Address to \overline{WE} Delay Time	65	-	70	-	85	-	ns	12
t _{CSR}	\overline{CAS} Set-Up Time(\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	10	-	ns	
t _{CHR}	\overline{CAS} Hold Time(\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	30	-	ns	
t _{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	0	-	ns	
t _{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t _{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	10	-	10	-	20	-	ns	
t _{OEA}	\overline{OE} Access Time	-	20	-	20	-	25	ns	
t _{OED}	\overline{OE} to Data Delay	20	-	20	-	25	-	ns	
t _{OEZ}	Output Buffer Turn off Delay Time from \overline{OE}	0	20	0	20	0	25	ns	
t _{OEH}	\overline{OE} Command Hold Time	20	-	20	-	25	-	ns	
t _{WBS}	Write Per Bit Set-Up Time	0	-	0	-	0	-	ns	
t _{WBH}	Write Per Bit Hold Time	10	-	10	-	10	-	ns	
t _{WDS}	Write Per Bit Selection Set-Up Time	0	-	0	-	0	-	ns	
t _{WDH}	Write Per Bit Selection Hold Time	10	-	10	-	10	-	ns	

CAPACITANCE (V_{CC}=5V±10%, f=1MHz, T_a=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0~A8)	-	5	pF
C _{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , $\overline{WB}/\overline{WE}$, \overline{OE})	-	7	pF
C _O	Input/Output Capacitance (W1/I01~W4/I04)	-	7	pF


TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltage are referenced to V_{SS} .
3. I_{cc1} , I_{cc3} , I_{cc4} , I_{cc6} depend on cycle rate.
4. I_{cc1} , I_{cc4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS Before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measurement with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ and $t_{OEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to $\overline{WB}/\overline{WE}$ leading edge in read-modify-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$ the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-modify-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .


TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

READ CYCLE



WRITE CYCLE (EARLY WRITE)


NOTE: $D_{IN} = "H" \text{ or } "L"$ "H" or "L"



NOTE: $D_{OUT} = \text{OPEN}$ "H" or "L"


TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

FAST PAGE MODE READ CYCLE



Note: D_{IN} ="H" or "L" : "H" or "L"


FAST PAGE MODE WRITE CYCLE



Note: D_{OUT} =OPEN : "H" or "L"


TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

FAST PAGE MODE READ-MODIFY-WRITE CYCLE



TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10


$\overline{\text{RAS}}$ ONLY REFRESH CYCLE



Note: $\overline{\text{WB}}/\overline{\text{WE}}$, $\overline{\text{OE}}$ = Don't Care

: "H" or "L"

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




Note: $\overline{\text{WB}}/\overline{\text{WE}}$, $\overline{\text{OE}}$, $\text{A0} \sim \text{A8}$ = "H" or "L"

: "H" or "L"


TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

HIDDEN REFRESH CYCLE (READ)



TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10


HIDDEN REFRESH CYCLE (WRITE)



Note: D_{OUT}=OPEN

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

APPLICATION INFORMATION

ADDRESSING

The 18 address bits required to decode 1 of the 262,144 cell locations within the TC514266AP/AJ/AZ are multiplexed onto the 9 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row address Strobe ($\overline{\text{RAS}}$), latches the 9 row address bits into the chip. The second clock, the Column Address Strobe ($\overline{\text{CAS}}$), subsequently latches the 9 column address bits into the chip. Each of these signals, $\overline{\text{RAS}}$, and $\overline{\text{CAS}}$, triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. The "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hole Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

Data Inputs

Write Cycle. A write cycle is performed by bringing ($\overline{\text{WB}}/\overline{\text{WE}}$) low during the $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation. The falling edge of $\overline{\text{CAS}}$ or ($\overline{\text{WB}}/\overline{\text{WE}}$) strobes data on (Wi/IOi) into the on-chip data latch. To make use of the write-per-bit capability $\overline{\text{WB}}/\overline{\text{WE}}$ must be low as $\overline{\text{RAS}}$ falls. In this case data bits to which the write operation is applied can be specified by keeping Wi/IOi high with set-up and hold times referenced to the $\overline{\text{RAS}}$ negative transition. For those data bits of Wi/IOi that are kept low as $\overline{\text{RAS}}$ falls the write operation is inhibited on the chip if $\overline{\text{WB}}/\overline{\text{WE}}$ is high as $\overline{\text{RAS}}$ falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied.

The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The $\overline{\text{OE}}$ controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the $\overline{\text{OE}}$ input is brought to a logical low level, the output buffer are enabled. Both $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ can control the output. Thus in a read operation, either $\overline{\text{OE}}$ or $\overline{\text{CAS}}$ returning high forces the outputs into the high impedance state.

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

$\overline{\text{RAS}}$ ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 512 row address ($A0 \sim A8$) within each 8 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles, $\overline{\text{RAS}}$ only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the I_{CC3} specification.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH


$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC514266AP/AJ/AZ offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

PAGE MODE

The "Page-Mode" feature of the TC514266AP/AJ/AZ allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the $\overline{\text{RAS}}$ signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page Mode" of operation will not dissipate the power associated with the negative going edge of $\overline{\text{RAS}}$. Also, the time required for strobing in a new address is eliminated, thereby decreasing the access and cycle times.

HIDDEN REFRESH

An optional feature of the TC514266AP/AJ/AZ is that refresh cycles may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh operation of TC514266AP/AJ/AZ can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.


- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 512 times.
- ③ Check "1" out of 512 bits at normal read mode, which was written at ②.
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. Repeat this operation 512 times.
- ⑤ Check "0" out of 512 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ to the complement data.

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

OUTLINE DRAWINGS

- Plastic DIP

Unit in mm






Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.29 leads.

All dimensions are in millimeters.

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

- Plastic SOJ




Note: Each lead pitch 1.27mm.

All dimensions are in millimeters.

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80 TC514266AP/AJ/AZ-10

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TC514266AP/AJ/AZ-70, TC514266AP/AJ/AZ-80
TC514266AP/AJ/AZ-10

TOSHIBA MOS MEMORY PRODUCTS

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

DESCRIPTION

The TC514258AP/AJ/AZ is the new generation dynamic RAM organized 262,144 words by 4 bits. The TC514258AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514258AP/AJ/AZ to be packaged in a standard 20 pin plastic DIP and 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 262,144 word by 4 bit organization
- Fast access time and cycle time

	TC514258AP/AJ/AZ-70/-80/-10		
t_{RAC} \overline{RAS} Access Time	70ns	80ns	100ns
t_{AA} Column Address Access Time	35ns	40ns	50ns
t_{CAC} \overline{CS} Access Time	25ns	25ns	30ns
t_{RC} Cycle Time	130ns	150ns	180ns
t_{SC} Static Column Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±10% with a built-in V_{BB} generator

- Low Power
440mW MAX. Operating (TC514258AP/AJ/AZ-70)
305mW MAX. Operating (TC514258AP/AJ/AZ-80)
330mW MAX. Operating (TC514258AP/AJ/AZ-10)
5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, \overline{CS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh and Static Column Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms
- Package Plastic DIP: TC514258AP
Plastic SOJ: TC514258AJ
Plastic ZIP: TC514258AZ


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A8	Address Inputs
\overline{RAS}	Row Address Strobe
\overline{CS}	Chip Select
WRITE	Read/Write Input
OE	Output Enable
I/O1 ~ I/O4	Data Input/Output
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1 ~ 7	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPF}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature · Time	T _{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (T_a=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, T_a=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CS} , Address Cycling: t _{RC} =t _{RC} MIN.)	TC514258AP/AJ/AZ-70	-	80	mA	3, 4
		TC514258AP/AJ/AZ-80	-	70		
		TC514258AP/AJ/AZ-10	-	60		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CS}=V_{IH}$)	-	2	mA		
I _{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CS}=V_{IH}$: t _{RC} =t _{RC} MIN.)	TC514258AP/AJ/AZ-70	-	80	mA	3
		TC514258AP/AJ/AZ-80	-	70		
		TC514258AP/AJ/AZ-10	-	60		
I _{CC4}	STATIC COLUMN MODE CURRENT Average Power Supply Current, Static Column Mode ($\overline{RAS}=\overline{CS}=V_{IL}$, Address Cycling: t _{SC} =t _{SC} MIN.)	TC514258AP/AJ/AZ-70	-	60	mA	3, 4
		TC514258AP/AJ/AZ-80	-	50		
		TC514258AP/AJ/AZ-10	-	40		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CS}=V_{CC}-0.2V$)	-	1	mA		
I _{CC6}	\overline{CS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CS} Cycling: t _{RC} =t _{RC} MIN.)	TC514258AP/AJ/AZ-70	-	80	mA	3
		TC514258AP/AJ/AZ-80	-	70		
		TC514258AP/AJ/AZ-10	-	60		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V ≤ V _{IN} ≤ 6.5V, All Other Pins Not Under Test = 0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	-10	10	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=0 ~ 70°C) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514258AP/ AJ/AZ-70		TC514258AP/ AJ/AZ-80		TC514258AP/ AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t _{RMW}	Read-Modify-Write Cycle Time	185	-	205	-	245	-	ns	
t _{SC}	Static Column Mode Cycle Time	40	-	45	-	55	-	ns	
t _{SRMW}	Static Column Mode Read-Modify-Write Cycle Time	100	-	110	-	135	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	70	-	80	-	100	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CS}}$	-	25	-	25	-	30	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t _{ALW}	Access Time from Last Write	-	65	-	75	-	95	ns	8,15
t _{CLZ}	$\overline{\text{CS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	8
t _{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	30	ns	9
t _{AOH}	Output Data Hold Time from Column Address	5	-	5	-	5	-	ns	
t _{OW}	Output Data Enable Time from WRITE	-	20	-	20	-	30	ns	
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50	-	60	-	70	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RASC}	$\overline{\text{RAS}}$ Pulse Width (Static Column Mode)	70	100,000	80	100,000	100	100,000	ns	
t _{RSH}	$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ Hold Time	25	-	25	-	30	-	ns	
t _{CSH}	$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ Hold Time	70	-	80	-	100	-	ns	
t _{CS}	$\overline{\text{CS}}$ Pulse Width	25	10,000	25	10,000	30	10,000	ns	
t _{CSC}	$\overline{\text{CS}}$ Pulse Width (Static Column Mode)	25	100,000	25	100,000	30	100,000	ns	
t _{PCD}	$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ Delay Time	20	45	20	55	25	70	ns	13
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	35	15	40	20	50	ns	14
t _{CRP}	$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	5	-	ns	
t _{CPN}	$\overline{\text{CS}}$ Precharge Time	10	-	10	-	15	-	ns	
t _{CP}	$\overline{\text{CS}}$ Precharge Time (Static Column Mode)	10	-	10	-	10	-	ns	
t _{ASR}	Row Address Set-up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t _{ASC}	Column Address Set-up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{AWR}	Write Address Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	85	-	95	-	115	-	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	50	-	ns	
t _{AH}	Column Address Hold Time referenced to $\overline{\text{RAS}}$ Rise	5	-	5	-	10	-	ns	16

**TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80
TC514258AP/AJ/AZ-10**

SYMBOL	PARAMETER	TC514258AP/ AJ/AZ-70		TC514258AP/ AJ/AZ-80		TC514258AP/ AJ/AZ-10		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{LWAD}	Last Write to Column Address Delay Time	20	30	20	35	25	45	ns	17
t_{AHLW}	Last Write to Column Address Hold Time	65	-	75	-	95	-	ns	
t_{RCS}	Read Command Set-up Time referenced to \overline{CS}	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time referenced to \overline{CS}	0	-	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time (Output Data Disable)	15	-	15	-	20	-	ns	12
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	WRITE Pulse Width	15	-	15	-	20	-	ns	
t_{WI}	WRITE Inactive Time	10	-	10	-	10	-	ns	
t_{RWL}	WRITE Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	WRITE Command to \overline{CS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data-In Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data-In Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data-In Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	WRITE Command Set-Up Time (Output Data Disable)	0	-	0	-	0	-	ns	12
t_{CWD}	\overline{CS} to WRITE Delay Time (READ-MODIFY-WRITE CYCLE)	55	-	55	-	65	-	ns	12
t_{RWD}	\overline{RAS} to WRITE Delay Time (READ-MODIFY-WRITE CYCLE)	100	-	110	-	135	-	ns	12
t_{AWD}	Column Address to WRITE Delay Time	65	-	70	-	85	-	ns	12
t_{CSR}	\overline{CS} Set-Up Time (\overline{CS} before \overline{RAS})	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CS} Hold Time (\overline{CS} before \overline{RAS})	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CS} Precharge Time (\overline{CS} before \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	10	-	10	-	20	-	ns	
t_{OEA}	\overline{OE} Access Time	-	25	-	25	-	30	ns	
t_{OED}	\overline{OE} to Data Delay	20	-	20	-	25	-	ns	
t_{OEZ}	Output Buffer turn off Delay Time from \overline{OE}	0	20	0	20	0	25	ns	9
t_{OEH}	\overline{OE} Command Hold Time	20	-	20	-	25	-	ns	

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1\text{MHz}$, $T_a=0\sim 70^\circ\text{C}$)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A_0 \sim A_8$)	-	5	pF
C_{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CS}}$, $\overline{\text{WRITE}}$, $\overline{\text{OE}}$)	-	7	
C_O	Input/Output Capacitance ($I/O_1 \sim I/O_4$)	-	7	

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{CS} .
3. I_{cc1} , I_{cc3} , I_{cc4} , I_{cc6} depend on cycle rate.
4. I_{cc1} , I_{cc4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μs is required after power-up followed by 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles are required.
6. AC measurements assume $t_T=5\text{ns}$.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals.
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ and $t_{OEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
10. Either t_{RCH} or t_{RPH} must be satisfied for a read cycle.
11. These parameters are referenced to $\overline{\text{CS}}$ leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in Read-Modify-Write cycles.
12. t_{WCS} , t_{RWd} , t_{CWD} and t_{AWd} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle: If $t_{RWd} \geq t_{RWd}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWd} \geq t_{AWd}(\text{min.})$, the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .
15. Operation within the $t_{LWAD}(\text{max.})$ limit insures that $t_{ALW}(\text{max.})$ can be met. $t_{LWAD}(\text{max.})$ is specified as a reference point only: If t_{LWAD} is greater than the specified $t_{LWAD}(\text{max.})$ limit, then access time is controlled exclusively by t_{AA} .
16. t_{AH} is the condition to latch column address when $\overline{\text{RAS}}$ has risen up.

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

READ CYCLE




WRITE CYCLE (EARLY WRITE)




TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)



▨ : "H" or "L"


READ-MODIFY-WRITE CYCLE




▨ : "H" or "L"

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)



TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10


STATIC COLUMN MODE READ-MODIFY-WRITE CYCLE



▨ : "H" or "L"

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10


STATIC COLUMN MODE READ/WRITE MIXED CYCLE




: "H" or "L"

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10


$\overline{\text{RAS}}$ ONLY REFRESH CYCLE




Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$ =Don't Care

 : "H" or "L"

$\overline{\text{CS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$, $\text{A0} \sim \text{A8}$ ="H" or "L"

 : "H" or "L"


TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

HIDDEN REFRESH CYCLE (READ)




TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

HIDDEN REFRESH CYCLE (WRITE)



TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

CS BEFORE RAS REFRESH COUNTER TEST CYCLE




TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm



Note: Each lead pitch is 2.54mm.




All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.20 leads.

All dimensions are in millimeters.

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

• Plastic SOJ

Unit in mm






Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

TC514258AP/AJ/AZ-70, TC514258AP/AJ/AZ-80 TC514258AP/AJ/AZ-10

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TOSHIBA MOS MEMORY PRODUCTS

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

DESCRIPTION

The TC514268AP/AJ/AZ is the new generation dynamic RAM organized 262,144 words by 4 bits. The TC514268AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514268AP/AJ/AZ to be packaged in a standard 20 pin plastic DIP and 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


FEATURES

- 262,144 word by 4 bit organization
- Fast access time and cycle time

- Single power supply of 5V±10% with a built-in V_{BB} generator
- Low power
 - 440mW MAX. Operating (TC514268AP/AJ/AZ-70)
 - 385mW MAX. Operating (TC514268AP/AJ/AZ-80)
 - 330mW MAX. Operating (TC514268AP/AJ/AZ-10)
 - 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, \overline{CS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh Write Per Bit, and Static Column Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms
- Package Plastic DIP: TC514268AP
Plastic SOJ: TC514268AJ
Plastic ZIP: TC514268AZ

	TC514268AP/AJ/AZ -70/-80/-10		
t_{RAC} \overline{RAS} Access Time	70ns	80ns	100ns
t_{AA} Column Address Access Time	35ns	40ns	50ns
t_{CAC} \overline{CS} Access Time	25ns	25ns	30ns
t_{RC} Cycle Time	130ns	150ns	180ns
t_{SC} Static Column Mode Cycle Time	40ns	45ns	55ns


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A8	Address Inputs
\overline{RAS}	Row Address Strobe
\overline{CS}	Chip Select
$\overline{WE}/\overline{WE}$	Write Per Bit/Read/Write Input
\overline{OE}	Output Enable
I/O1 ~ I/O4	Data Input/Output
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1 ~ 7	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature · Time	T _{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	UNIT	
I _{CC1}	OPERATING CURRENT	TC514268AP/AJ/AZ-70	-	80	mA	3, 4
	Average Power Supply Operating Current (\overline{RAS} , \overline{CS} , Address Cycling: t _{RC} =t _{RC} MIN.)	TC514268AP/AJ/AZ-80	-	70		
		TC514268AP/AJ/AZ-10	-	60		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CS}=V_{IH}$)	-	2	mA		
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CS}=V_{IH}$: t _{RC} =t _{RC} MIN.)	TC514268AP/AJ/AZ-70	-	80	mA	3
		TC514268AP/AJ/AZ-80	-	70		
		TC514268AP/AJ/AZ-10	-	60		
I _{CC4}	STATIC COLUMN MODE CURRENT Average Power Supply Current, Static Column Mode ($\overline{RAS}=\overline{CS}=V_{IL}$, Address Cycling: t _{SC} =t _{SC} MIN.)	TC514268AP/AJ/AZ-70	-	60	mA	3, 4
		TC514268AP/AJ/AZ-80	-	50		
		TC514268AP/AJ/AZ-10	-	40		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CS}=V_{CC}-0.2V$)	-	1	mA		
I _{CC6}	CS BEFORE RAS REFRESH CURRENT Average Power Supply Current, \overline{CS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CS} Cycling: t _{RC} =t _{RC} MIN.)	TC514268AP/AJ/AZ-70	-	80	mA	3
		TC514268AP/AJ/AZ-80	-	70		
		TC514268AP/AJ/AZ-10	-	60		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V ≤ V _{IN} ≤ 6.5V, All Other Pins Not Under Test=0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (DOUT is disable, 0V ≤ V _{OUT} ≤ 5.5V)	-10	10	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514268AP/ AJ/AZ-70		TC514268AP/ AJ/AZ-80		TC514268AP/ AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	185	-	205	-	245	-	ns	
t_{SC}	Static Column Mode Cycle Time	40	-	45	-	55	-	ns	
t_{SRMW}	Static Column Mode Read-Modify-Write Cycle Time	100	-	110	-	135	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	70	-	80	-	100	ns	8, 13
t_{CAC}	Access Time from \overline{CS}	-	25	-	25	-	30	ns	8, 13
t_{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8, 14
t_{ALW}	Access Time from Last Write	-	65	-	75	-	95	ns	8, 15
t_{CLZ}	\overline{CS} to Output in Low-Z	0	-	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t_{AOH}	Output Data Hold Time from Column Address	5	-	5	-	5	-	ns	
t_{OW}	Output Data Enable Time from \overline{WE}	-	25	-	25	-	30	ns	
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	50	-	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t_{RASC}	\overline{RAS} Pulse Width (Static Column Mode)	70	100,000	80	100,000	100	100,000	ns	
t_{RSH}	\overline{CS} to \overline{RAS} Hold Time	25	-	25	-	30	-	ns	
t_{CSH}	\overline{RAS} to \overline{CS} Hold Time	70	-	80	-	100	-	ns	
t_{CS}	\overline{CS} Pulse Width	25	10,000	25	10,000	30	10,000	ns	
t_{CSC}	\overline{CS} Pulse Width (Static Column Mode)	25	100,000	25	100,000	30	100,000	ns	
t_{RCD}	\overline{RAS} to \overline{CS} Delay Time	20	45	20	55	25	70	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	40	20	50	ns	14
t_{CRP}	\overline{CS} to \overline{RAS} Precharge Time	5	-	5	-	5	-	ns	
t_{CPN}	\overline{CS} Precharge Time	10	-	10	-	15	-	ns	
t_{CP}	\overline{CS} Precharge Time (Static Column Mode)	10	-	10	-	10	-	ns	
t_{ASR}	Row Address Set-up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t_{ASC}	Column Address Set-up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514268AP/ AJ/AZ-70		TC514268AP/ AJ/AZ-80		TC514268AP/ AJ/AZ-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{AWR}	Write Address Hold Time Referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{AR}	Column Address Hold Time Referenced to \overline{RAS}	80	-	90	-	115	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	-	40	-	50	-	ns	
t_{AH}	Column Address Hold Time Referenced to \overline{RAS} Rise	5	-	5	-	10	-	ns	16
t_{LWAD}	Last Write to Column Address Delay Time	20	30	20	35	25	45	ns	17
t_{AHLW}	Last Write to Column Address Hold Time	65	-	75	-	95	-	ns	
t_{RCS}	Read Command Set-up Time Referenced to \overline{CS}	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time Referenced to \overline{CS}	0	-	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time Referenced to \overline{RAS}	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time (Output Data Disable)	15	-	15	-	20	-	ns	12
t_{WCR}	Write Command Hold Time Referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	\overline{WE} Pulse Width	15	-	15	-	20	-	ns	
t_{WI}	\overline{WE} Inactive Time	10	-	10	-	10	-	ns	
t_{RWL}	\overline{WE} Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	\overline{WE} Command to \overline{CS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data-In Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data-In Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data-In Hold Time Referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	\overline{WE} Command Set-Up Time (Output Data Disable)	0	-	0	-	0	-	ns	12
t_{CWD}	\overline{CS} to \overline{WE} Delay Time (READ-MODIFY-WRITE CYCLE)	55	-	55	-	65	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WE} Delay Time (READ-MODIFY-WRITE CYCLE)	100	-	110	-	135	-	ns	12
t_{AWD}	Column Address to \overline{WE} Delay Time	65	-	70	-	85	-	ns	12

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

SYMBOL	PARAMETER	TC514268AP/ AJ/AZ-70		TC514268AP/ AJ/AZ-80		TC514268AP/ AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{CSR}	\overline{CS} Set-Up Time (\overline{CS} before \overline{RAS})	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CS} Hold Time (\overline{CS} before \overline{RAS})	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CS} Precharge Time (\overline{CS} before \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{ROH}	\overline{RAS} Hold Time Referenced to \overline{OE}	10	-	10	-	20	-	ns	
t_{OEA}	\overline{OE} Access Time	-	25	-	25	-	30	ns	
t_{OED}	\overline{OE} to Data Delay	20	-	20	-	25	-	ns	
t_{OEZ}	Output Buffer turn off Delay Time from \overline{OE}	0	20	0	20	0	25	ns	9
t_{OEH}	\overline{OE} Command Hold Time	20	-	20	-	25	-	ns	
t_{WBS}	Write Per Bit Set-Up Time	0	-	0	-	0	-	ns	
t_{WBH}	Write Per Bit Hold Time	10	-	10	-	10	-	ns	
t_{WDS}	Write Per Bit Selection Set-Up Time	0	-	0	-	0	-	ns	
t_{WDH}	Write Per Bit Selection Hold Time	10	-	10	-	10	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)



SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance (A0~A8)	-	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CS} , $\overline{WB}/\overline{WE}$, \overline{OE})	-	7	
C_0	Input/Output Capacitance (I/O1~I/O4)	-	7	

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CS} Before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals.
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ and $t_{OEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CS} leading edge in early write cycles and to $\overline{WE}/\overline{WE}$ leading edge in Read-Modify-Write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .
15. Operation within the $t_{LWAD}(\text{max.})$ limit insures that $t_{ALN}(\text{max.})$ can be met. $t_{LWAD}(\text{max.})$ is specified as a reference point only: If t_{LWAD} is greater than the specified $t_{LWAD}(\text{max.})$ limit, then access time is controlled exclusively by t_{AA} .
16. t_{AH} is the condition to latch column address when \overline{RAS} has risen up.

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10




TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE



TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10


STATIC COLUMN MODE READ CYCLE




NOTE: D_{IN} ="H" or "L"

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)



▨ : "H" or "L"

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10


RAS ONLY REFRESH CYCLE



Note: $\overline{WB}/\overline{WE}$, \overline{OE} =Don't Care

: "H" or "L"

CS BEFORE RAS REFRESH CYCLE





Note: $\overline{WB}/\overline{WE}$, \overline{OE} , $A0 \sim A8$ ="H" or "L"

: "H" or "L"

**TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80
TC514268AP/AJ/AZ-10**


HIDDEN REFRESH CYCLE (READ)



 : "H" or "L"

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

HIDDEN REFRESH CYCLE (WRITE)



NOTE: $D_{OUT} = OPEN$

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

APPLICATION INFORMATION

ADDRESSING

The 18 address bits required to decode 1 of the 262,144 cell locations within the TC514268AP/AJ/AZ are multiplexed onto the 9 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row address Strobe (\overline{RAS}), latches the 9 row address bits into the chip. The second clock, in a read cycle column-address must be held stable until the access time. In a write cycle column-address are latched at the last falling edge of \overline{WE} or \overline{CS} .

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CS} clock sequence are inhibited until the occurrence of a delayed signal derived from the \overline{RAS} clock chain. The "gated \overline{CS} " feature allows the \overline{CS} clock to be externally activated as soon as the Row Address Hole Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

Data Inputs

Write Cycle. A write cycle is performed by bringing $(\overline{WB}/\overline{WE})$ low during the $\overline{RAS}/\overline{CS}$ operation. The falling edge of \overline{CS} or $(\overline{WB}/\overline{WE})$ strobes data on $(Wi)IOi$ into the on-chip data latch. To make use of the write-per-bit capability $\overline{WB}/(\overline{WE})$ must be low as \overline{RAS} falls. In this case data bits to which the write operation is applied can be specified by keeping $Wi(/IOi)$ high with set-up and hold times referenced to the \overline{RAS} negative transition. For those data bits of $Wi(/IOi)$ that are kept low as \overline{RAS} falls the write operation is inhibited on the chip if $\overline{WB}/(\overline{WE})$ is high as \overline{RAS} falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until \overline{CS} is brought low. In a read cycle the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied.

The outputs become valid after the access time has elapsed and remains valid while \overline{CS} and \overline{OE} are low. \overline{CS} or \overline{OE} going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.


When the \overline{OE} input is brought to a logical low level, the output buffer are enabled. Both \overline{CS} and \overline{OE} can control the output. Thus in a read operation, either \overline{OE} or \overline{CS} returning high forces the outputs into the high impedance state.

**TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80
TC514268AP/AJ/AZ-10**

OUTLINE DRAWINGS

- Plastic DIP

Unit in mm



Note: Each lead pitch is 2.54mm.


All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.20 leads.

All dimensions are in millimeters.

TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80 TC514268AP/AJ/AZ-10

• Plastic SOJ

Unit in mm



Note: Each lead pitch 1.27mm.


All dimensions are in millimeters.

Toshiba does not assume any responsibility ofr use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

**TC514268AP/AJ/AZ-70, TC514268AP/AJ/AZ-80
TC514268AP/AJ/AZ-10**

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TOSHIBA MOS MEMORY PRODUCTS

TC514100J/Z-80, TC514100J/Z-10

DESCRIPTION

The TC514100J/Z is the new generation dynamic RAM organized 4,194,304 words by 1 bit. The TC514100J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514100J/Z to be packaged in a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 4,194,304 word by 1 bit organization
- Fast access time and cycle time
- Low Power
 - 550mW Operating (TC514100J/Z-80)
 - 460mW Operating (TC514100J/Z-10)
 - 5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh, Hidden refresh, Fast Page Mode and Test Mode capability
- All inputs and output TTL compatible
- 1024 refresh cycles/16ms
- Package Plastic SOJ: TC514100J
Plastic ZIP: TC514100Z

		TC514100J/Z-80/-10	
t_{RAC}	RAS Access Time	80ns	100ns
t_{AA}	Column Address Access Time	40ns	50ns
t_{CAC}	CAS Access Time	20ns	25ns
t_{RC}	Cycle Time	150ns	180ns
t_{PC}	Fast Page Mode Cycle Time	50ns	60ns


- Single power supply of 5V±10% with a built-in V_{BB} generator

PIN CONNECTION (TOP VIEW)

Plastic SOJ




Plastic ZIP



PIN NAMES

A0~A10	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
DIN	Data In
DOUT	Data Out
$\overline{\text{CAS}}$	Column Address Strobe
WRITE	Read/Write Input
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC514100J/Z-80, TC514100J/Z-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V_{IN}	-1 ~ 7	V	1
Output Voltage	V_{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V_{CC}	-1 ~ 7	V	1
Operating Temperature	T_{OPR}	0 ~ 70	°C	1
Storage Temperature	T_{STG}	-55 ~ 150	°C	1
Soldering Temperature • Time	T_{SOLDER}	260 • 10	°C • sec	1
Power Dissipation	P_D	600	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	2
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514100J Z-80	-	100	mA	3,4
		TC514100J/Z-10	-	85		
I_{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	-	2	mA	
I_{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC514100J Z-80	-	100	mA	3
		TC514100J/Z-10	-	85		
I_{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling: $t_{pL}=t_{pC}$ MIN.)	TC514100J/Z-80	-	60	mA	3,4
		TC514100J/Z-10	-	50		
I_{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	-	1	mA	
I_{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514100J/Z-80	-	100	mA	3
		TC514100J/Z-10	-	85		
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test=0V)	-10	-10	10	μA	
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	-10	10	μA	
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT}=-5mA$)	2.4	-	-	V	
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT}=4.2mA$)	-	-	0.4	V	

TC514100J/Z-80, TC514100J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V \pm 10\%$, $T_a=0 \sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514100J/Z -80		TC514100J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	150	-	180	-	ns	
t_{RWC}	Read-Write Cycle Time	175	-	210	-	ns	
t_{PC}	Fast Page Mode Cycle Time	50	-	60	-	ns	
t_{PRWC}	Fast Page Mode Read-Write Cycle Time	70	-	85	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	40	-	50	ns	8,13
t_{CPA}	Access Time from \overline{CAS} Precharge	-	45	-	55	ns	8
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	30	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	80	10,000	100	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	80	200,000	100	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	10	-	ns	
t_{CP}	\overline{CAS} Precharge Time	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	20	-	ns	

TC514100J/Z-80, TC514100J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

SYMBOL	PARAMETER	TC514100J/Z -80		TC514100J/Z -10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{REF}	Refresh Period	-	16	-	16	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	ns	12
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	20	-	25	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	80	-	100	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	40	-	50	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	50	-	ns	
t_{WTS}	Write Command Set-Up Time (Test Mode In)	10	-	10	-	ns	
t_{WTH}	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
t_{WRP}	\overline{WRITE} to \overline{RAS} Precharge Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{WRH}	\overline{WRITE} to \overline{RAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	

TC514100J/Z-80, TC514100J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

(Note 15)

SYMBOL	PARAMETER	TC514100J/Z -80		TC514100J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	155	-	185	-	ns	
t _{RWC}	Read-Write Cycle Time	130	-	215	-	ns	
t _{PC}	Fast Page Mode Cycle Time	55	-	65	-	ns	
t _{PRWC}	Fast Page Mode Read-Write Cycle Time	75	-	90	-	ns	
t _{RAC}	Access Time from RAS	-	85	-	105	ns	8,13
t _{CAC}	Access Time from CAS	-	25	-	30	ns	8,13
t _{AA}	Access Time from Column Address	-	45	-	55	ns	8,13
t _{CPA}	Access Time from CAS Precharge	-	50	-	60	ns	8
t _{RAS}	RAS Pulse Width	85	10,000	105	10,000	ns	
t _{RASP}	RAS Pulse Width (Fast Page Mode)	85	200,000	105	200,000	ns	
t _{RSH}	RAS Hold Time	25	-	30	-	ns	
t _{CSH}	CAS Hold Time	85	-	105	-	ns	
t _{CAS}	CAS Pulse Width	25	10,000	30	10,000	ns	
t _{RAL}	Column Address to RAS Lead Time	45	-	55	-	ns	
t _{CWD}	CAS to WRITE Delay Time	25	-	30	-	ns	12
t _{RWD}	RAS to WRITE Delay Time	85	-	105	-	ns	12
t _{AWD}	Column Address to WRITE Delay Time	45	-	55	-	ns	12

CAPACITANCE (V_{CC}=5V±10%, f=1MHz, T_a=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0~A10, D _{IN})	-	5	pF
C _{I2}	Input Capacitance (RAS, CAS, WRITE)	-	7	pF
C _O	Output Capacitance (D _{OUT})	-	7	pF


TC514100J/Z-80, TC514100J/Z-10

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200ns is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5ns$.
7. $V_{IH}(min.)$ and $V_{IL}(max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(max.)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet at electrical characteristics only. If $t_{WCS} \geq t_{WCS}(min.)$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(min.)$, $t_{CWD} \geq t_{CWD}(min.)$ and $t_{AWD} \geq t_{AWD}(min.)$, the cycle is a read-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(max.)$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled by t_{AA} .
15. These specifications are applied in the test mode.


TC514100J/Z-80, TC514100J/Z-10

WRITE CYCLE (EARLY WRITE)




TC514100J/Z-80, TC514100J/Z-10

READ-WRITE CYCLE




TC514100J/Z-80, TC514100J/Z-10


FAST PAGE MODE READ CYCLE



TC514100J/Z-80, TC514100J/Z-10


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



: "H" or "L"


TC514100J/Z-80, TC514100J/Z-10


FAST PAGE MODE READ-WRITE CYCLE



TC514100J/Z-80, TC514100J/Z-10

RAS ONLY REFRESH CYCLE




 : "H" or "L"


NOTE: $\overline{\text{WRITE}}$ ="H" or "L", $A10$ ="H" or "L"

TC514100J/Z-80, TC514100J/Z-10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




NOTE: A0 ~ A10 = "H" or "L"

 : "H" or "L"

TC514100J/Z-80, TC514100J/Z-10


HIDDEN REFRESH CYCLE (READ)




▨ : "H" or "L"

TC514100J/Z-80, TC514100J/Z-10


HIDDEN REFRESH CYCLE (WRITE)



 : "H" or "L"


TC514100J/Z-80, TC514100J/Z-10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




TC514100J/Z-80, TC514100J/Z-10

TEST MODE IN CYCLE



NOTE: D_{IN} , $A0 \sim A10$: "H" or "L"

 : "H" or "L"

TC514100J/Z-80, TC514100J/Z-10

TEST MODE

The TC514100J/Z is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A_{10R}, A_{10C} and A_{0C} are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would indicate a "0". Fig. 1 shows the block diagram of TC514100J/Z. In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.

" $\overline{\text{WRITE}}$, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle (Test Mode in Cycle)" shown in Page 17 puts the device into "Test Mode". And " $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" or " $\overline{\text{RAS}}$ Only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test times (1/8 in case of N test pattern).

TC514100J/Z-80, TC514100J/Z-10

BLOCK DIAGRAM IN TEST MODE





Fig. 1

TC514100J/Z-80, TC514100J/Z-10

• Plastic SOJ

Unit in mm




Note : Package width and length do not include mold protrusion,
allowable mold protrusion is 0.15mm.

TC514100J/Z-80, TC514100J/Z-10

- Plastic ZIP

Unit in mm



Note : Package width and length do not include mold protrusion,
allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC51401J/Z-80, TC51401J/Z-10

DESCRIPTION

The TC51401J/Z is the new generation dynamic RAM organized 4,194,304 words by 1 bit. The TC51401J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC51401J/Z to be packaged in a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


FEATURES

- 4,194,304 word by 1 bit organization
- Fast access time and cycle time
- Low power
 - 578mW Operating (TC51401J/Z-80)
 - 495mW Operating (TC51401J/Z-10)
 - 5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh, Hidden refresh, Nibble Mode and Test Mode capability
- All inputs and output TTL compatible
- 1024 refresh cycles/16ms
- Package
 - Plastic SOJ: TC51401J
 - Plastic ZIP: TC51401Z

		TC51401J/Z-80/-10	
t_{RAC}	RAS Access Time	80ns	100ns
t_{AA}	Column Address Access Time	40ns	50ns
t_{CAC}	CAS Access Time	20ns	25ns
t_{RC}	Cycle Time	150ns	180ns
t_{NC}	Nibble Mode Cycle Time	40ns	45ns


- Single power supply of 5V±10% with a built-in V_{BD} generator

PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A10	Address Inputs
RAS	Row Address Strobe
DIN	Data In
DOUT	Data Out
CAS	Column Address Strobe
WRITE	Read/Write Input
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection



TC51401J/Z-80, TC514101J/Z-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTE
Input Voltage	V _{IN}	-1 ~ 7	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature • Time	T _{SOLDER}	260 • 10	°C•sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514101J/Z-80	-	105	mA	3,4
		TC514101J/Z-10	-	90		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)		-	2	mA	
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC514101J/Z-80	-	105	mA	3
		TC514101J/Z-10	-	90		
I _{CC4}	NIBBLE MODE CURRENT Average Power Supply Current, Nibble Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling: $t_{NC}=t_{NC}$ MIN.)	TC514101J/Z-80	-	60	mA	3,4
		TC514101J/Z-10	-	50		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)		-	1	mA	
I _{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514101J/Z-80	-	105	mA	3
		TC514101J/Z-10	-	90		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins not under Test=0V)		-10	10	μA	
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)		-10	10	μA	
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)		2.4	-	V	
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)		-	0.4	V	

TC51401J/Z-80, TC514101J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514101J/Z -80		TC514101J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	150	-	180	-	ns	
t_{RWC}	Read-Write Cycle Time	175	-	210	-	ns	
t_{NC}	Nibble Mode Cycle Time	40	-	45	-	ns	
t_{NRMW}	Nibble Mode Read-Write Cycle Time	65	-	75	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	40	-	50	ns	8,14
t_{NCAC}	Nibble Mode Access Time	-	20	-	25	ns	8
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	30	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	80	10,000	100	10,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	10	-	ns	
t_{CP}	\overline{CAS} Precharge Time	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	25	-	ns	

TC51401J/Z-80, TC514101J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514101J/Z -80		TC514101J/Z -10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{REF}	Refresh Period	-	16	-	16	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	ns	12
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	20	-	25	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	80	-	100	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	40	-	50	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	50	-	ns	
t_{NCAS}	Nibble Mode Pulse Width	20	-	25	-	ns	
t_{NCP}	Nibble Mode \overline{CAS} Precharge Time	10	-	10	-	ns	
t_{NRSH}	Nibble Mode \overline{RAS} Hold Time	20	-	25	-	ns	
t_{NCWD}	Nibble Mode \overline{CAS} to \overline{WRITE} Delay Time	20	-	25	-	ns	
t_{NRWL}	Nibble Mode \overline{WRITE} Command to \overline{RAS} Lead Time	20	-	25	-	ns	
t_{NCWL}	Nibble Mode \overline{WRITE} Command to \overline{CAS} Lead Time	20	-	25	-	ns	
t_{WTS}	Write Command Set-Up Time (Test Mode In)	10	-	10	-	ns	
t_{WTH}	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
t_{WRP}	\overline{WRITE} to \overline{RAS} Precharge Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{WRH}	\overline{WRITE} to \overline{RAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	

TC51401J/Z-80, TC514101J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

(NOTE 15)

SYMBOL	PARAMETER	TC514101J/Z -80		TC514101J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	155	-	185	-	ns	
t _{RWC}	Read-Write Cycle Time	180	-	215	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	85	-	105	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	25	-	30	ns	8,13
t _{AA}	Access Time from Column Address	-	45	-	55	ns	8,14
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	85	10,000	105	10,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	25	-	30	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	85	-	105	-	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	25	10,000	30	10,000	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	45	-	55	-	ns	
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WRITE}}$ Delay Time	25	-	30	-	ns	12
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WRITE}}$ Delay Time	85	-	105	-	ns	12
t _{AWD}	Column Address to $\overline{\text{WRITE}}$ Delay Time	45	-	55	-	ns	12

CAPACITANCE (V_{CC}=5V±10%, f=1MHz, T_a=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A ₀ ~A ₁₀ , D _{IN})	-	5	pF
C _{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WRITE}}$)	-	7	pF
C _O	Output Capacitance (D _{OUT})	-	7	pF

TC51401J/Z-80, TC514101J/Z-10


NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. -AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .
15. These specifications are applied in the test mode.


TC51401J/Z-80, TC514101J/Z-10

TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




TC51401J/Z-80, TC514101J/Z-10

READ-WRITE CYCLE




TC51401J/Z-80, TC514101J/Z-10

NIBBLE MODE READ CYCLE




NIBBLE MODE WRITE CYCLE (EARLY WRITE)




TC51401J/Z-80, TC514101J/Z-10


NIBBLE MODE READ-WRITE CYCLE



TC51401J/Z-80, TC514101J/Z-10

RAS ONLY REFRESH CYCLE




 : "H" or "L"


NOTE: \overline{WRITE} ="H" or "L" , $A10$ ="H" or "L"

TC51401J/Z-80, TC514101J/Z-10

CAS BEFORE RAS REFRESH CYCLE




NOTE: A0 ~ A10="H" or "L"

: "H" or "L"


TC51401J/Z-80, TC514101J/Z-10

HIDDEN REFRESH CYCLE (READ)




TC51401J/Z-80, TC514101J/Z-10

HIDDEN REFRESH CYCLE (WRITE)




TC51401J/Z-80, TC514101J/Z-10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




TC51401J/Z-80, TC514101J/Z-10

TEST MODE IN CYCLE



NOTE: D_{IN} , $A0 \sim A1$: "H" or "L"

 : "H" or "L"

TC51401J/Z-80, TC514101J/Z-10

APPLICATION INFORMATION

ADDRESSING

The 22 address bits required to decode 1 of the 4,194,304 cell locations within the TC514101J/Z are multiplexed onto the 11 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (\overline{RAS}), latches the 11 row address bits into the chip. The second clock, the Column Address Strobe (\overline{CAS}), subsequently latches the 11 column address bits into the chip. Each of these signals, \overline{RAS} , and \overline{CAS} , triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurrence of a delayed signal derived from the \overline{RAS} clock chain. This "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of \overline{WRITE} and \overline{CAS} while \overline{RAS} is active. The later of the signals (\overline{WRITE} or \overline{CAS}) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the \overline{WRITE} input is brought low (active) prior to \overline{CAS} , the D_{IN} is strobed by \overline{CAS} and the set-up and hold times are referenced to \overline{CAS} . If the input data is not available at \overline{CAS} time or if it is desired that the cycle be a read-write cycle, the \overline{WRITE} signal will be delayed until after \overline{CAS} has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of \overline{WRITE} rather than \overline{CAS} . (To illustrate this feature, D_{IN} is referenced to \overline{WRITE} in the timing diagrams depicting the read-write and nibble mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to \overline{CAS}).

Data is retrieved from the memory in a read cycle by maintaining \overline{WRITE} in the inactive or high state throughout the portion of the memory cycle in which \overline{CAS} is active (low). Data read from the selected cell will be available at the output within the specified access time.


TC51401J/Z-80, TC514101J/Z-10

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TC514101J/Z is the high impedance (open circuit) state. This is to say, anytime \overline{CAS} is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until \overline{CAS} is taken back to the inactive (high level) condition.

NIBBLE MODE

Nibble mode operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at t_{CAC} time. By keeping \overline{RAS} low, \overline{CAS} can be cycled up and then down, to read or write the next three pages at high data rate. Row and column address need only be supplied for the first access of the cycles. From then on, the falling edge of \overline{CAS} will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wrap-around method).



Address A10 determines the starting point of the circular 4 bits nibble. Row A10 and column A10 provide the two binary bits needed to select one of four bits. From then on, successive bits come out in a binary fashion; 00 → 01 → 10 → 11 with A10 row being the least significant address.

A nibble cycle can be a read, write, or delayed write cycle. Any combinations of reads and writes or late writes will be allowed. In addition, the circular wrap-around will continue for as long as \overline{RAS} is kept low.

\overline{RAS} ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 1024 row address (A0 ~ A9) within each 16 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " \overline{RAS} -only" cycles.


TC51401J/Z-80, TC514101J/Z-10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC514101J/Z offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

HIDDEN REFRESH

An optional feature of the TC514101J/Z is that refresh cycles may be performed while maintaining valid data at the output pin. This referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (See Figure below)



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

TC51401J/Z-80, TC514101J/Z-10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh operation of TC514101J/Z can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 1024 times.
- ③ Check "1" out of 1024 bits at normal read mode, which was written at ②.
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. Repeat this operation 1024 times.
- ⑤ Check "0" out of 1024 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ the complement data.

TC51401J/Z-80, TC514101J/Z-10

TEST MODE

The TC514101J/Z is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A10R, A10C and A0C are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would indicate a "0". Fig. 1 shows the block diagram of TC514101J/Z. In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.

" $\overline{\text{WRITE}}$, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle (Test Mode in Cycle)" shown in Page 15 puts the device into "Test Mode". And " $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ refresh Cycle" or " $\overline{\text{RAS}}$ Only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test times (1/8 in case of N test pattern).

TC51401J/Z-80, TC514101J/Z-10

BLOCK DIAGRAM IN TEST MODE





Fig. 1

TC51401J/Z-80, TC514101J/Z-10

• Plastic SOJ

Unit in mm





Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC51401J/Z-80, TC514101J/Z-10

• Plastic ZIP

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC514102J/Z-80, TC514102J/Z-10

DESCRIPTION

The TC514102J/Z is the new generation dynamic RAM organized 4,194,304 words by 1 bit. The TC514102J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514102J/Z to be packaged in a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


FEATURES

- 4,194,304 word by 1 bit organization
- Fast access time and cycle time
- Low power
 - 550mW Operating (TC514102J/Z-80)
 - 468mW Operating (TC514102J/Z-10)
 - 5.5mW MAX. Standby
- Output unlatched at cycle end allows two-dimensional chip selection
- Common I/O capability using "EARLY WRITE" operation
- Read-Modify-Write, \overline{CS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh, Static Column Mode and Test Mode capability
- All inputs and output TTL compatible
- 1024 refresh cycles/16ms
- Package Plastic SOJ: TC514102J
Plastic ZIP: TC514102Z

	TC514102J/Z-80/-10	
t_{RAC} RAS Access Time	80ns	100ns
t_{AA} Column Address Access Time	40ns	50ns
t_{CAC} \overline{CS} Access Time	20ns	25ns
t_{RC} Cycle Time	150ns	180ns
t_{SC} Static Column Mode Cycle Time	45ns	55ns


- Single power supply of 5V±10% with a built-in V_{BB} generator

PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A10	Address Inputs
RAS	Row Address Strobe
DIN	Data In
DOUT	Data Out
\overline{CS}	Chip Select Input
WRITE	Read/Write Input
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection



TC514102J/Z-80, TC514102J/Z-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTE
Input Voltage	V_{IN}	-1 ~ 7	V	1
Output Voltage	V_{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V_{CC}	-1 ~ 7	V	1
Operating Temperature	T_{OPR}	0 ~ 70	°C	1
Storage Temperature	T_{STG}	-55 ~ 150	°C	1
Soldering Temperature • Time	T_{SOLDER}	260 • 10	°C • sec	1
Power Dissipation	P_d	600	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	2
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514102J/Z-80	-	100	mA	3, 4
		TC514102J/Z-10	-	85		
I_{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CS}=V_{IH}$)	-	2	mA		
I_{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC514102J/Z-80	-	100	mA	3
		TC514102J/Z-10	-	85		
I_{CC4}	STATIC COLUMN MODE CURRENT Average Power Supply Current, Static Column Mode ($\overline{RAS}=\overline{CS}=V_{IL}$, Address Cycling: $t_{SC}=t_{SC}$ MIN.)	TC514102J/Z-80	-	60	mA	3, 4
		TC514102J/Z-10	-	50		
I_{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CS}=V_{CC}-0.2V$)	-	1	mA		
I_{CC6}	CS BEFORE RAS REFRESH CURRENT Average Power Supply Current, \overline{CS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514102J/Z-80	-	100	mA	3
		TC514102J/Z-10	-	85		
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test=0V)	-10	10	μA		
$I_{I(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	10	μA		
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT}=-5mA$)	2.4	-	V		
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT}=4.2mA$)	-	0.4	V		

TC514102J/Z-80, TC514102J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514102J/Z -80		TC514102J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	150	-	180	-	ns	
t_{RWC}	Read-Write Cycle Time	175	-	210	-	ns	
t_{SC}	Static Column Mode Cycle Time	45	-	55	-	ns	
t_{SRWC}	Static Column Mode Read-Write Cycle Time	80	-	100	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CS}	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	40	-	50	ns	8,14
t_{ALW}	Access Time from Last Write	-	75	-	95	ns	8,15
t_{CLZ}	\overline{CS} to Output in Low-Z	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	30	ns	9
t_{AOH}	Output Data Hold Time from Column Address	5	-	5	-	ns	
t_{OW}	Output Data Enable Time from \overline{WRITE}	-	20	-	25	ns	
t_{WOH}	Output Data Hold Time from \overline{WRITE}	0	-	0	-	ns	
t_T	Transition Time (Rise and Fall)	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	80	10,000	100	10,000	ns	
t_{RASC}	\overline{RAS} Pulse Width (Static Column Mode)	80	200,000	100	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	25	-	ns	
t_{CSH}	\overline{CS} Hold Time	80	-	100	-	ns	
t_{CS}	\overline{CS} Pulse Width	20	10,000	25	10,000	ns	
t_{CSC}	\overline{CS} Pulse Width (Static Column Mode)	20	200,000	25	200,000	ns	
t_{RCD}	\overline{RAS} to \overline{CS} Delay Time	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	40	20	50	ns	14
t_{CRP}	\overline{CS} to \overline{RAS} Precharge Time	5	-	10	-	ns	
t_{CP}	\overline{CS} Precharge Time	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	20	-	ns	
t_{AWR}	Write Address Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	90	-	115	-	ns	

TC514102J/Z-80, TC514102J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514102J/Z -80		TC514102J/Z -10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RAL}	Column Address to \overline{RAS} Lead Time	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	20	-	ns	
t_{WI}	Write Command Inactive Time	10	-	10	-	ns	
t_{AH}	Column Address Hold Time referenced to \overline{RAS} Rise	5	-	10	-	ns	16
t_{LWAD}	Last Write to Column Address Delay Time	20	35	25	45	ns	15
t_{AHLW}	Last Write to Column Address Hold Time	75	-	95	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CS} Lead Time	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{REF}	Refresh Period	-	16	-	16	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	ns	12
t_{CWD}	\overline{CS} to \overline{WRITE} Delay Time	20	-	25	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	80	-	100	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	40	-	50	-	ns	12
t_{CSR}	\overline{CS} Set-Up Time (\overline{CS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{CHR}	\overline{CS} Hold Time (\overline{CS} before \overline{RAS} Cycle)	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CS} Precharge Time	0	-	0	-	ns	
t_{CPT}	\overline{CS} Precharge Time (\overline{CS} before \overline{RAS} Counter Test Cycle)	40	-	50	-	ns	
t_{WTS}	Write Command Set-Up Time (Test Mode In)	10	-	10	-	ns	
t_{WTH}	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
t_{WRP}	\overline{WRITE} to \overline{RAS} Precharge Time (\overline{CS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{WRH}	\overline{WRITE} to \overline{RAS} Hold Time (\overline{CS} before \overline{RAS} Cycle)	10	-	10	-	ns	

TC514102J/Z-80, TC514102J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

(Note 17)

SYMBOL	PARAMETER	TC514102J/Z -80		TC514102J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	155	-	185	-	ns	
t _{RWC}	Read-Write Cycle Time	180	-	215	-	ns	
t _{SC}	Static Column Mode Cycle Time	50	-	60	-	ns	
t _{SRWC}	Static Column Mode Read-Write Cycle Time	85	-	105	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	85	-	105	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CS}}$	-	25	-	30	ns	8,13
t _{AA}	Access Time from Column Address	-	45	-	55	ns	8,14
t _{ALW}	Access Time from Last Write	-	80	-	100	ns	8,15
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	85	10,000	105	10,000	ns	
t _{RASC}	$\overline{\text{RAS}}$ Pulse Width (Static Column Mode)	85	200,000	105	200,000	ns	
t _{RS}	$\overline{\text{RAS}}$ Hold Time	25	-	30	-	ns	
t _{CSH}	$\overline{\text{CS}}$ Hold Time	85	-	105	-	ns	
t _{CS}	$\overline{\text{CS}}$ Pulse Width	25	10,000	30	10,000	ns	
t _{CSC}	$\overline{\text{CS}}$ Pulse Width (Static Column Mode)	25	200,000	30	200,000	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	45	-	55	-	ns	
t _{CWD}	$\overline{\text{CS}}$ to $\overline{\text{WRITE}}$ Delay Time	25	-	30	-	ns	12
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WRITE}}$ Delay Time	85	-	105	-	ns	12
t _{AWD}	Column Address to $\overline{\text{WRITE}}$ Delay Time	45	-	55	-	ns	12

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1\text{MHz}$, $T_a=0\sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance ($A_0\sim A_{10}$, D_{IN})	-	5	pF
C _{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CS}}$, $\overline{\text{WRITE}}$)	-	7	pF
C _O	Output Capacitance (D_{OUT})	-	7	pF

TC514102J/Z-80, TC514102J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

(Note 17)

SYMBOL	PARAMETER	TC514102J/Z -80		TC514102J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	155	-	185	-	ns	
t_{RWC}	Read-Write Cycle Time	180	-	215	-	ns	
t_{SC}	Static Column Mode Cycle Time	50	-	60	-	ns	
t_{SRWC}	Static Column Mode Read-Write Cycle Time	85	-	105	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	85	-	105	ns	8,13
t_{CAC}	Access Time from \overline{CS}	-	25	-	30	ns	8,13
t_{AA}	Access Time from Column Address	-	45	-	55	ns	8,14
t_{ALW}	Access Time from Last Write	-	80	-	100	ns	8,15
t_{RAS}	\overline{RAS} Pulse Width	85	10,000	105	10,000	ns	
t_{RASC}	\overline{RAS} Pulse Width (Static Column Mode)	85	200,000	105	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	25	-	30	-	ns	
t_{CSH}	\overline{CS} Hold Time	85	-	105	-	ns	
t_{CS}	\overline{CS} Pulse Width	25	10,000	30	10,000	ns	
t_{CSC}	\overline{CS} Pulse Width (Static Column Mode)	25	200,000	30	200,000	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	45	-	55	-	ns	
t_{CWD}	\overline{CS} to \overline{WRITE} Delay Time	25	-	30	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	85	-	105	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	45	-	55	-	ns	12

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A_0\sim A_{10}$, D_{IN})	-	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CS} , \overline{WRITE})	-	7	pF
C_O	Output Capacitance (D_{OUT})	-	7	pF

TC514102J/Z-80, TC514102J/Z-10


NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200ns is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is achieved.
In case of using internal refresh counter, a minimum of 8 \overline{CS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5ns$.
7. $V_{IH}(min.)$ and $V_{IL}(max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(max.)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(min.)$ and $t_{RCH} = t_{RCH}(min.)$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) throughout the entire cycles; If $t_{RWD} \geq t_{RWD}(min.)$, $t_{CWD} \geq t_{CWD}(min.)$ and $t_{AWD} \geq t_{AWD}(min.)$, the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(min.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(max.)$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled exclusively by t_{AA} .
15. Operation within the $t_{LWAD}(max.)$ limit insures that $t_{ALW}(max.)$ can be met. $t_{LWAD}(max.)$ is specified as a reference point only: If t_{LWAD} is greater than the specified $t_{LWAD}(max.)$ limit, then access time is controlled exclusively by t_{AA} .
16. t_{AM} is the condition to latch column address when \overline{RAS} has risen up.
17. These specifications are applied in the test mode.


TC514102J/Z-80, TC514102J/Z-10

TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




TC514102J/Z-80, TC514102J/Z-10

READ-WRITE CYCLE




TC514102J/Z-80, TC514102J/Z-10

STATIC COLUMN MODE READ CYCLE




TC514102J/Z-80, TC514102J/Z-10

STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




▨ : "H" or "L"

TC514102J/Z-80, TC514102J/Z-10

STATIC COLUMN MODE READ-WRITE CYCLE





STATIC COLUMN MODE READ/WRITE MIXED CYCLE



TC514102J/Z-80, TC514102J/Z-10

RAS ONLY REFRESH CYCLE




: "H" or "L"


NOTE: \overline{WRITE} ="H" or "L", A_{10} ="H" or "L"

TC514102J/Z-80, TC514102J/Z-10

CS BEFORE RAS REFRESH CYCLE




NOTE: A0 ~ A10="H" or "L"

 : "H" or "L"


TC514102J/Z-80, TC514102J/Z-10

HIDDEN REFRESH CYCLE (READ)




TC514102J/Z-80, TC514102J/Z-10

HIDDEN REFRESH CYCLE (WRITE)




TC514102J/Z-80, TC514102J/Z-10

\overline{CS} BEFORE \overline{RAS} REFRESH COUNTER TEST CYCLE



TC514102J/Z-80, TC514102J/Z-10

TEST MODE IN CYCLE



NOTE: D_{IN} , $A0$ and $A9$: "H" or "L"

▨ : "H" or "L"

TC514102J/Z-80, TC514102J/Z-10

TEST MODE

The TC514102J/Z is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A10R, A10C and A0C are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would indicate a "0". Fig. 1 shows the block diagram of TC514102J/Z. In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.

" $\overline{\text{WRITE}}$, $\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ cycle (Test Mode in Cycle)" shown in Page 16 puts the device into "Test Mode". And " $\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" or " $\overline{\text{RAS}}$ Only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test times (1/8 in case of N test pattern).

TC514102J/Z-80, TC514102J/Z-10

BLOCK DIAGRAM IN TEST MODE





Fig. 1

TC514102J/Z-80, TC514102J/Z-10

• Plastic SOJ

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC514102J/Z-80, TC514102J/Z-10

• Plastic ZIP

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC514400J/Z-80, TC514400J/Z-10

DESCRIPTION

The TC514400J/Z is the new generation dynamic RAM organized 1,048,576 words by 4 bits. The TC514400J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514400J/Z to be packaged in a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 1,048,576 word by 4 bit organization
- Fast access time and cycle time

		TC514400J/Z-80, -10	
t_{RAC}	RAS Access Time	80ns	100ns
t_{AA}	Column Address Access Time	40ns	50ns
t_{CAC}	CAS Access Time	20ns	25ns
t_{RC}	Cycle Time	150ns	180ns
t_{PC}	Fast Page Mode Cycle Time	50ns	60ns

- Single power supply of 5V±10% with a built-in V_{BB} generator

- Low Power
573mW MAX. Operating (TC514400J/Z-80)
495mW MAX. Operating (TC514400J/Z-10)
5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms
- Package Plastic SOJ: TC514400J
Plastic ZIP: TC514400Z


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A9	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WRITE	Read/Write Input
OE	Output Enable
I/O1 ~ I/O4	Data Input/Output
VCC	Power (+5V)
VSS	Ground

BLOCK DIAGRAM



TC514400J/Z-80, TC514400J/Z-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1 ~ 7	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature • Time	T _{SOLDER}	260 • 10	°C • sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514400J/Z-80	-	105	mA	3,4
		TC514400J/Z-10	-	90		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	2	mA		
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC514400J/Z-80	-	105	mA	3
		TC514400J/Z-10	-	90		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC}=t_{PC}$ MIN.)	TC514400J/Z-80	-	70	mA	3,4
		TC514400J/Z-10	-	60		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	1	mA		
I _{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before RAS Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514400J/Z-80	-	105	mA	3
		TC514400J/Z-10	-	90		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test=0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	10	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

TC514400J/Z-80, TC514400J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514400J/Z -80		TC514400J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	150	-	130	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	205	-	245	-	ns	
t_{PC}	Fast Page Mode Cycle Time	50	-	60	-	ns	
t_{PRM}	Fast Page Mode Read-Modify-Write Cycle Time	100	-	115	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	40	-	50	ns	8,13
t_{CPA}	Access Time from \overline{CAS} Precharge	-	45	-	55	ns	8
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	80	10,000	100	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	80	200,000	100	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	10	-	ns	
t_{CP}	\overline{CAS} Precharge Time	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	ns	10

TC514400J/Z-80, TC514400J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514400J/ Z-80		TC514400J/ Z-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{REF}	Refresh Period	-	16	-	16	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	ns	12
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	50	-	60	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	110	-	135	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	70	-	85	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	50	-	ns	
t_{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	10	-	20	-	ns	
t_{OEA}	\overline{OE} Access Time	-	20	-	25	ns	
t_{OED}	\overline{OE} to Data Delay	20	-	25	-	ns	
t_{OEZ}	Output Buffer Turn Off Delay Time from \overline{OE}	0	20	0	20	ns	
t_{OEH}	\overline{OE} Command Hold Time	20	-	25	-	ns	
t_{WTS}	Write Command Set-Up Time (Test Mode In)	10	-	10	-	ns	
t_{WTH}	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
t_{WRP}	\overline{WRITE} to \overline{RAS} Precharge Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{WRH}	\overline{WRITE} to \overline{RAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	

TC514400J/Z-80, TC514400J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

SYMBOL	PARAMETER	TC514400J/Z -80		TC514400J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	155	-	185	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	210	-	250	-	ns	
t_{PC}	Fast Page Mode Cycle Time	55	-	65	-	ns	
t_{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	105	-	120	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	85	-	105	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	25	-	30	ns	8,13
t_{AA}	Access Time from Column Address	-	45	-	55	ns	8,13
t_{CPA}	Access Time from \overline{CAS} Precharge	-	50	-	60	ns	8
t_{RAS}	\overline{RAS} Pulse Width	85	10,000	105	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	85	200,000	105	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	25	-	30	-	ns	
t_{CSH}	\overline{CAS} Hold Time	85	-	105	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	25	10,000	30	10,000	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	45	-	55	-	ns	
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	55	-	65	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	115	-	140	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	75	-	90	-	ns	12
t_{OEA}	\overline{OE} Access Time	-	25	-	30	ns	
t_{OED}	\overline{OE} to Data Delay	25	-	30	-	ns	
t_{OEH}	\overline{OE} Command Hold Time	25	-	30	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A0\sim A9$)	-	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WRITE} , \overline{OE})	-	7	pF
C_O	Output Capacitance ($I/O1\sim I/O4$)	-	7	pF


TC514400J/Z-80, TC514400J/Z-10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ and $t_{OEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-modify-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristic only. If $t_{WCS} \geq t_{WCS}(\text{min.})$ the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \geq t_{AWD}(\text{min.})$, the cycle is a read-modify-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TC514400J/Z-80, TC514400J/Z-10

READ CYCLE




WRITE CYCLE (EARLY WRITE)




TC514400J/Z-80, TC514400J/Z-10

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




TC514400J/Z-80, TC514400J/Z-10

FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE




TC514400J/Z-80, TC514400J/Z-10


$\overline{\text{RAS}}$ ONLY REFRESH CYCLE




Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$ ="H" or "L"

 : "H" or "L"

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




Note: $\overline{\text{OE}}$, $\text{A0} \sim \text{A9}$ ="H" or "L"

 : "H" or "L"


TC514400J/Z-80, TC514400J/Z-10

HIDDEN REFRESH CYCLE (READ)




TC514400J/Z-80, TC514400J/Z-10

HIDDEN REFRESH CYCLE (WRITE)



TC514400J/Z-80, TC514400J/Z-10

TEST MODE IN CYCLE



TC514400J/Z-80, TC514400J/Z-10

TEST MODE


The TC514400J/Z is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Aoc is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". Fig. 1 shows the block diagram of TC514400J/Z. In "Test Mode", the 1M \times 4 DRAM can be tested as if it were a 512K \times 4 DRAM.

" $\overline{\text{WRITE}}$, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle (Test Mode in Cycle)" shown in Page 14 puts the device into "Test Mode". And " $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" or " $\overline{\text{RAS}}$ Only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test times (1/2 in case of N test pattern).

TC514400J/Z-80, TC514400J/Z-10

• Plastic SOJ

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC514400J/Z-80, TC514400J/Z-10

• Plastic ZIP

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC514400J/Z-80, TC514400J/Z-10

TOSHIBA MOS MEMORY PRODUCTS

TC514402J/Z-80, TC514402J/Z-10

DESCRIPTION

The TC514402J/Z is the new generation dynamic RAM organized 1,048,576 words by 4 bits. The TC514402J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514402J/Z to be packaged in a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $5V \pm 10\%$ tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


FEATURES

- 1,048,576 word by 4 bit organization
- Fast access time and cycle time
- Low Power
578mW MAX. Operating (TC514402J/Z-80)
495mW MAX. Operating (TC514402J/Z-10)
5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, \overline{CS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh and Static Column Mode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms
- Package Plastic SOJ: TC514402J
Plastic ZIP: TC514402Z

		TC514402J, Z-80, -10	
t_{RAC}	\overline{RAS} Access Time	80ns	100ns
t_{AA}	Column Address Access Time	40ns	50ns
t_{CAC}	\overline{CS} Access Time	20ns	25ns
t_{RC}	Cycle Time	150ns	180ns
t_{SC}	Static Column Mode Cycle Time	45ns	55ns

- Single power supply of $5V \pm 10\%$ with a built-in V_{BB} generator


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A9	Address Inputs
RAS	Row Address Strobe
\overline{CS}	Chip Select
\overline{WRITE}	Read/Write Input
\overline{OE}	Output Enable
I/O1 ~ I/O4	Data Input/Output
VCC	Power (+5V)
VSS	Ground

BLOCK DIAGRAM



TC514402J/Z-80, TC514402J/Z-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1 ~ 7	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature · Time	T _{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CS}}$, Address Cycling: t _{RC} =t _{RC} MIN.)	TC514402J /Z-80	-	105	mA	3,4
		TC514402J /Z-10	-	90		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CS}}=V_{IH}$)	-	2	mA		
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode (RAS Cycling, $\overline{\text{CS}}=V_{IH}$: t _{RC} =t _{RC} MIN.)	TC514402J /Z-80	-	105	mA	3
		TC514402J /Z-10	-	90		
I _{CC4}	STATIC COLUMN MODE CURRENT Average Power Supply Current, Static Column Mode ($\overline{\text{RAS}}=\overline{\text{CS}}=V_{IL}$, Address Cycling: t _{SC} =t _{SC} MIN.)	TC514402J /Z-80	-	65	mA	3,4
		TC514402J /Z-10	-	55		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CS}}=V_{CC}-0.2V$)	-	1	mA		
I _{CC6}	CS BEFORE RAS REFRESH CURRENT Average Power Supply Current, $\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CS}}$ Cycling: t _{RC} =t _{RC} MIN.)	TC514402J /Z-80	-	105	mA	3
		TC514402J /Z-10	-	90		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V ≤ V _{IN} ≤ 6.5V, All Other Pins not under Test=0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	-10	10	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

TC514402J/Z-80, TC514402J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$)(Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514402J/Z -80		TC514402J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	150	-	180	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	205	-	245	-	ns	
t_{SC}	Static Column Mode Cycle Time	45	-	55	-	ns	
t_{SRMW}	Static Column Mode Read-Modify-Write Cycle Time	110	-	135	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CS}	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	40	-	50	ns	8,14
t_{ALW}	Access Time from Last Write	-	75	-	95	ns	8,15
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	ns	9
t_{AOH}	Output Data Hold Time from Column Address	5	-	5	-	ns	
t_{OE}	Output Data Enable Time from \overline{WRITE}	-	20	-	30	ns	
t_T	Transition Time (Rise and Fall)	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	80	10,000	100	10,000	ns	
t_{RASC}	\overline{RAS} Pulse Width (Static Column Mode)	80	200,000	100	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	25	-	ns	
t_{CSH}	\overline{CS} Hold Time	80	-	100	-	ns	
t_{CS}	\overline{CS} Pulse Width	20	10,000	25	10,000	ns	
t_{CSC}	\overline{CS} Pulse Width (Static Column Mode)	20	200,000	25	200,000	ns	
t_{RCD}	\overline{RAS} to \overline{CS} Delay Time	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	40	20	50	ns	
t_{CRP}	\overline{CS} to \overline{RAS} Precharge Time	5	-	10	-	ns	
t_{CP}	\overline{CS} Precharge Time	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	20	-	ns	
t_{AWR}	Write Address Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	95	-	115	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	40	-	50	-	ns	

TC514400J/Z-80, TC514400J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514402J/Z -80		TC514402J/Z -10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{AH}	Column Address Hold Time referenced to \overline{RAS} Rise	5	-	10	-	ns	16
t_{LWAD}	Last Write to Column Address Delay Time	20	35	25	45	ns	15
t_{AHLW}	Last Write to Column Address Hold Time	75	-	95	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	20	-	ns	
t_{WI}	WRITE Inactive Time	10	-	10	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CS} Lead Time	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{REF}	Refresh Period	-	16	-	16	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	ns	12
t_{CWD}	\overline{CS} to \overline{WRITE} Delay Time	50	-	65	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	110	-	135	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	70	-	85	-	ns	12
t_{CSR}	\overline{CS} Set-Up Time (\overline{CS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CS} before \overline{RAS} Cycle)	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CS} Precharge Time	0	-	0	-	ns	
t_{CPT}	\overline{CS} Precharge Time (\overline{CS} before \overline{RAS} Counter Test Cycle)	40	-	50	-	ns	
t_{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	10	-	20	-	ns	
t_{OEA}	\overline{OE} Access Time	-	20	-	25	ns	
t_{OED}	\overline{OE} to Data Delay	20	-	25	-	ns	
t_{OEZ}	Output Buffer Turn Off Delay Time from \overline{OE}	0	20	0	20	ns	9
t_{OEH}	\overline{OE} Command Hold Time	20	-	25	-	ns	
t_{WTS}	Write Command Set-Up Time (Test Mode In)	10	-	10	-	ns	
t_{WTH}	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
t_{WRP}	\overline{WRITE} to \overline{RAS} Precharge Time (\overline{CS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{WRH}	\overline{WRITE} to \overline{RAS} Hold Time (\overline{CS} before \overline{RAS} Cycle)	10	-	10	-	ns	

TC514402J/Z-80, TC514402J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514402J/Z -80		TC514402J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	155	-	185	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	210	-	250	-	ns	
t_{SC}	Static Column Mode Cycle Time	50	-	60	-	ns	
t_{SRMW}	Static Column Mode Read-Modify-Write Cycle Time	115	-	140	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	85	-	105	ns	8,13
t_{CAC}	Access Time from \overline{CS}	-	25	-	30	ns	8,13
t_{AA}	Access Time from Column Address	-	45	-	55	ns	8,14
t_{ALW}	Access Time from Last Write	-	80	-	100	ns	8,15
t_{OW}	Output Data Enable Time from \overline{WRITE}	-	25	-	35	ns	
t_{RAS}	\overline{RAS} Pulse Width	8	10,000	10	10,000	ns	
t_{RASC}	\overline{RAS} Pulse Width (Static Column Mode)	8	200,000	10	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	25	-	30	-	ns	
t_{CSH}	\overline{CS} Hold Time	85	-	105	-	ns	
t_{CS}	\overline{CS} Pulse Width	25	10,000	30	10,000	ns	
t_{CSC}	\overline{CS} Pulse Width (Static Column Mode)	25	200,000	30	200,000	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	45	-	55	-	ns	
t_{CWD}	\overline{CS} to \overline{WRITE} Delay Time	55	-	70	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	115	-	140	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	75	-	90	-	ns	12
t_{OEA}	\overline{OE} Access Time	-	25	-	30	ns	
t_{OED}	\overline{OE} to Data Delay	25	-	30	-	ns	
t_{OEH}	\overline{OE} Command Hold Time	25	-	30	-	ns	

TC514402J/Z-80, TC514402J/Z-10

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1\text{MHz}$, $T_a=0\sim 70^\circ\text{C}$)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance (A0 ~ A9)	-	5	pF
C_{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CS}}$, $\overline{\text{WRITE}}$, $\overline{\text{OE}}$)	-	7	
C_O	Input Output Capacitance (I/O1 ~ I/O4)	-	7	

NOTES:


- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to V_{SS} .
- I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
- I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
- An initial pause of 200 μs is required after power-up followed by 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CS}}$ Before $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles are required.
- AC measurements assume $t_T=5\text{ns}$.
- $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- Measured with a load equivalent to 2 TTL loads and 100pF.
- $t_{OFF}(\text{max.})$ and $t_{OEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameters are referenced to $\overline{\text{CS}}$ leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in Read-Modify-Write cycles.
- t_{WCS} , t_{RWd} , t_{CWD} and t_{AWd} are not restrictive operating parameters. They are included the data sheet as electrical characteristics only. If $t_{WCS}\geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWd}\geq t_{RWd}(\text{min.})$, $t_{CWD}\geq t_{CWD}(\text{min.})$ and $t_{AWd}\geq t_{AWd}(\text{min.})$, the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
- Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .
- Operation within the $t_{LWAD}(\text{max.})$ limit insures that $t_{ALW}(\text{max.})$ can be met. $t_{LWAD}(\text{max.})$ is specified as a reference point only: If t_{LWAD} is greater than the specified $t_{LWAD}(\text{max.})$ limit, then access time is controlled exclusively by t_{AA} .
- t_{AH} is the condition to latch column address when $\overline{\text{RAS}}$ has risen up.

TC514402J/Z-80, TC514402J/Z-10

READ CYCLE




WRITE CYCLE (EARLY WRITE)




TC514402J/Z-80, TC514402J/Z-10

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




TC514402J/Z-80, TC514402J/Z-10

STATIC COLUMN MODE READ CYCLE




TC514402J/Z-80, TC514402J/Z-10

STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




TC514402J/Z-80, TC514402J/Z-10


RAS ONLY REFRESH CYCLE




Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$ ="H" or "L"

 : "H" or "L"

CS BEFORE RAS REFRESH CYCLE




Note: $\overline{\text{OE}}$, A0 ~ A9="H" or "L"

 : "H" or "L"


TC514402J/Z-80, TC514402J/Z-10

HIDDEN REFRESH CYCLE (READ)




TC514402J/Z-80, TC514402J/Z-10

HIDDEN REFRESH CYCLE (WRITE)




TC514402J/Z-80, TC514402J/Z-10

\overline{CS} BEFORE \overline{RAS} REFRESH COUNTER TEST CYCLE




TC514402J/Z-80, TC514402J/Z-10

TEST MODE IN CYCLE



Note: $\overline{\text{OE}}$, A0 ~ A9: "H" or "L"

 : "H" or "L"

TC514402J/Z-80, TC514402J/Z-10

TEST MODE

The TC514402J/Z is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. AOC is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". Fig. 1 shows the block diagram of TC514402J/Z. In "Test Mode", the $1M \times 4$ DRAM can be tested as if it were a $512K \times 4$ DRAM.

" \overline{WRITE} , \overline{CS} Before \overline{RAS} Cycle (Test Mode in Cycle)" shown in Page 16 puts the device into "Test Mode". And " \overline{CS} Before \overline{RAS} Refresh Cycle" or " \overline{RAS} Only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test times (1/2 in case of N test pattern).

TC514402J/Z-80, TC514402J/Z-10

BLOCK DIAGRAM IN TEST MODE





Fig. 1

TC514402J/Z-80, TC514402J/Z-10

• Plastic SOJ

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC514402J/Z-80, TC514402J/Z-10

• Plastic ZIP

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC514402J/Z-80, TC514402J/Z-10

TC514410J/Z-80, TC514410J/Z-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1~7	V	1
Output Voltage	V _{OUT}	-1~7	V	1
Power Supply Voltage	V _{CC}	-1~7	V	1
Operating Temperature	T _{OPR}	0~70	°C	1
Storage Temperature	T _{STG}	-55~150	°C	1
Soldering Temperature*Time	T _{SOLDER}	260•10	°C•sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514410J/Z-80	-	105	mA	3,4
		TC514410J/Z-10	-	90		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)		-	2	mA	
I _{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC514410J/Z-80	-	105	mA	3
		TC514410J/Z-10	-	90		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling: $t_{PC}=t_{PC}$ MIN.)	TC514410J/Z-80	-	70	mA	3,4
		TC514410J/Z-10	-	60		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)		-		mA	
I _{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514410J/Z-80	-	105	mA	3
		TC514410J/Z-10	-	90		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test=0V)	-10	10		μA	
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	10		μA	
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-		V	
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4		V	

TC514410J/Z-80, TC514410J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514410J/Z -80		TC514410J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	150	-	180	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	205	-	245	-	ns	
t_{PC}	Fast Page Mode Cycle Time	50	-	60	-	ns	
t_{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	100	-	115	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	40	-	50	ns	8,14
t_{CPA}	Access Time from \overline{CAS} Precharge	-	45	-	55	ns	8
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	80	10,000	100	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	80	200,000	100	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	10	-	ns	
t_{CP}	\overline{CAS} Precharge Time	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	20	-	ns	

TC514410J/Z-80, TC514410J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514410J/Z -80		TC514410J/Z -10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	60	-	75	-	ns	
t_{REF}	Refresh Period	-	16	-	16	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	ns	12
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	50	-	60	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	110	-	135	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	70	-	85	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	50	-	ns	
t_{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	10	-	20	-	ns	
t_{OEA}	\overline{OE} Access Time	-	20	-	25	ns	
t_{OED}	\overline{OE} to Data Delay	20	-	25	-	ns	
t_{OEZ}	Output Buffer Turn Off Delay Time from \overline{OE}	0	20	0	20	ns	
t_{OEH}	\overline{OE} Command Hold Time	20	-	25	-	ns	
t_{WBS}	Write Per Bit Set-Up Time	0	-	0	-	ns	
t_{WBH}	Write Per Bit Hold Time	10	-	10	-	ns	
t_{WDS}	Write Per Bit Selection Set-Up Time	0	-	0	-	ns	
t_{WDH}	Write Per Bit Selection Hold Time	10	-	10	-	ns	
t_{WTS}	Write Command Set-Up Time (Test Mode In)	10	-	10	-	ns	
t_{WTH}	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
t_{WRP}	\overline{WRITE} to \overline{RAS} Precharge Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	
t_{WRH}	\overline{WRITE} to \overline{RAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	ns	

TC514410J/Z-80, TC514410J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514410J/Z -80		TC514410J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	155	-	185	-	ns	
t_{RMW}	Read-Modify-Write Cycle Time	210	-	250	-	ns	
t_{PC}	Fast Page Mode Cycle Time	55	-	65	-	ns	
t_{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	105	-	120	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	85	-	105	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	25	-	30	ns	8,13
t_{AA}	Access Time from Column Address	-	45	-	55	ns	8,14
t_{CPA}	Access Time from \overline{CAS} Precharge	-	50	-	60	ns	8
t_{RAS}	\overline{RAS} Pulse Width	85	10,000	105	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	85	200,000	105	200,000	ns	
t_{RSH}	\overline{RAS} Hold Time	25	-	30	-	ns	
t_{CSH}	\overline{CAS} Hold Time	85	-	105	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	25	10,000	30	10,000	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	45	-	55	-	ns	
t_{CWD}	\overline{CAS} to \overline{WRITE} Delay Time	55	-	65	-	ns	12
t_{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	115	-	140	-	ns	12
t_{AWD}	Column Address to \overline{WRITE} Delay Time	75	-	90	-	ns	12
t_{OEA}	\overline{OE} Access Time	-	25	-	30	ns	
t_{OED}	\overline{OE} to Data Delay	25	-	30	-	ns	
t_{OEH}	\overline{OE} Command Hold Time	25	-	30	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)



SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A0\sim A9$)	-	5	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , $\overline{WB}/\overline{WRITE}$, \overline{OE})	-	7	pF
C_O	Input/Output Capacitance ($W1/IO1\sim W4/IO4$)	-	7	pF

TC514410J/Z-80, TC514410J/Z-10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μs is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS Before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100 pF.
9. t_{OFF} (max.) and t_{OEZ} (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to $(\overline{WB})/\overline{WRITE}$ leading edge in read-modify-write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristic only. If $t_{WCS} \geq t_{WCS}$ (min.) the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}$ (min.), $t_{CWD} \geq t_{CWD}$ (min.) and $t_{AWD} \geq t_{AWD}$ (min.), the cycle is a read-modify-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC} .
14. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .

TC514410J/Z-80, TC514410J/Z-10




TC514410J/Z-80, TC514410J/Z-10

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE




TC514410J/Z-80, TC514410J/Z-10

FAST PAGE MODE READ-MODIFY-WRITE CYCLE




TC514410J/Z-80, TC514410J/Z-10

$\overline{\text{RAS}}$ ONLY REFRESH CYLCE




$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE



TC514410J/Z-80, TC514410J/Z-10

HIDDEN REFRESH CYCLE (READ)




Note: $D_{IN} = \text{OPEN}$

▨ : "H" or "L"

TC514410J/Z-80, TC514410J/Z-10


HIDDEN REFRESH CYCLE (WRITE)



Note: $D_{OUT} = OPEN$

TC514410J/Z-80, TC514410J/Z-10

TEST MODE IN CYCLE



Note: D_{IN} , \overline{OE} , $A0 \sim A9$: "H" or "L" : "H" or "L"

TC514410J/Z-80, TC514410J/Z-10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh operation of TC514410J/Z can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 1024 times.
- ③ Check "1" out of 1024 bits at normal read mode, which was written at ②.
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. Repeat this operation 1024 times.
- ⑤ Check "0" out of 1024 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ to the complement data.

TC514410J/Z-80, TC514410J/Z-10

APPLICATION INFORMATION

ADDRESSING

The 20 address bits required to decode 1 of the 1,048,576 cell locations within the TC514410J/Z are multiplexed onto the 10 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row address Strobe ($\overline{\text{RAS}}$), latches the 10 row address bits into the chip. The second clock, the Column Address Strobe ($\overline{\text{CAS}}$), subsequently latches the 10 column address bits into the chip. Each of these signals, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the $\overline{\text{CAS}}$ clock sequence are inhibited until the occurrence of a delayed signal derived from the $\overline{\text{RAS}}$ clock chain. The "gated $\overline{\text{CAS}}$ " feature allows the $\overline{\text{CAS}}$ clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

Data Inputs

Write Cycle. A write cycle is performed by bringing ($\overline{\text{WB}}/\overline{\text{WE}}$) low during the $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation. The falling edge of $\overline{\text{CAS}}$ or ($\overline{\text{WB}}/\overline{\text{WE}}$) strobes data on (Wi/IOi) into the on-chip data latch. To make use of the write-per-bit capability $\overline{\text{WB}}/\overline{\text{WE}}$ must be low as $\overline{\text{RAS}}$ falls. In this case data bits to which the write operation is applied can be specified by keeping Wi/IOi high with set-up and hold times referenced to the $\overline{\text{RAS}}$ negative transition. For those data bits of Wi/IOi that are kept low as $\overline{\text{RAS}}$ falls the write operation is inhibited on the chip if $\overline{\text{WB}}/\overline{\text{WE}}$ is high as $\overline{\text{RAS}}$ falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until $\overline{\text{CAS}}$ is brought low. In a read cycle the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied.

The outputs become valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The $\overline{\text{OE}}$ controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the $\overline{\text{OE}}$ input is brought to a logical low level, the output buffer are enabled. Both $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ can control the output. Thus in a read operation, either $\overline{\text{OE}}$ or $\overline{\text{CAS}}$ returning high forces the outputs into the high impedance state.

TC514410J/Z-80, TC514410J/Z-10

RAS ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 1024 row address (A0 ~ A9) within each 16 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles, $\overline{\text{RAS}}$ only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the ICC3 specification.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH


$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC514410J/Z offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generations and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

PAGE MODE

The "Page-Mode" feature of the TC514410J/Z allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the $\overline{\text{RAS}}$ signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Page Mode" of operation will not dissipate the power associated with the negative going edge of $\overline{\text{RAS}}$. Also, the time required for strobing in a new address is eliminated, thereby decreasing the access and cycle times.

HIDDEN REFRESH

An optional feature of the TC514410J/Z is that refresh cycles may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{rp}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.

TC514410J/Z-80, TC514410J/Z-10

TEST MODE

The TC514410J/Z is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. Aoc is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". Fig. 1 shows the block diagram of TC514410J/Z. In "Test Mode", the $1M \times 4$ DRAM can be tested as if it were a $512K \times 4$ DRAM.

" $\overline{\text{WRITE}}$, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle (Test Mode in Cycle)" shown in Page 14 puts the device into "Test Mode". And " $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" or " $\overline{\text{RAS}}$ Only Refresh Cycle" puts it back into "Normal Mode". The "Test Mode" function reduces test times ($1/2$ in case of N test pattern).

TC514410J/Z-80, TC514410J/Z-10

BLOCK DIAGRAM IN TEST MODE





Fig. 1

TC514410J/Z-80, TC514410J/Z-10

• Plastic ZIP

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC514410J/Z-80, TC514410J/Z-10

• Plastic SOJ

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

Video RAM

TOSHIBA MOS MEMORY PRODUCTS

TC521000P/J

1Mbit (256K x 4) Field Memory

PRELIMINARY

DESCRIPTION

The TC521000P/J is a CMOS 1Mbit Field Memory organized as 256K words by 4 bits, and features separate inputs/outputs, each equipped with an 8 bit serial shift register (32K words x 8 bit shift register x 4 bits), and also features high speed operation with a clock rate of 33MHz (serial cycle time: 30ns). The TC521000P/J is a high speed serial read/write memory with a random access capability per 8 words, and is suitable for use in field/frame memory in digital TV, VCR and other video applications which require improvements in picture quality and enhancements in performance. The TC521000P/J is fabricated using TOSHIBA's CMOS silicon gate process technology as well as advanced circuitry to provide low power dissipation and wide operating margins.

FEATURES


- High speed and low power

Serial Access Time	20ns	
Serial Read Cycle Time	30ns	
Serial Write Cycle Time	30ns	
Read, Write Cycle Time	190ns	
Read-Modify-Write Cycle Time	240ns	
Read-Read-Write Cycle Time	480ns	
Power Dissipation	Operating Power	550mW
	Standby Power	110mW

- Organization: 32K word x 8bit shift register x 4bit

- Single 5V power supply: 5V±10%
- On-chip 8bit shift registers
- Separate inputs and outputs
- Serial read/write, Read/Write, Read-Modify-Write, High Speed Read-Read-Write capability
- Random Access Capability per 8 word
- 8ms/512 refresh cycles
- On-chip refresh counter
- All inputs and outputs: TTL compatible
- Package: 40 pin 600mils wide standard plastic DIP

PIN CONNECTION




40-pin 600 mil DIP, 400 mil SOJ

PIN NAMES

SYMBOL	NAME
A0 ~ A14	Address Input
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{WE}	Write Enable Input
\overline{WS}	Write Strobe Input
\overline{RS}	Read Strobe Input
CS	Chip Select Input
SIC	Serial Input Clock Input
SOC	Serial Output Clock Input
DI1 ~ DI4	Data Input
DO1 ~ DO4	Data Output
RFSH	Refresh Control Input
SF	Special Function Input
VCC	Ground (5V)
VSS	Ground (0V)
NC	Non Connection

BLCKOK DIAGRAM



TC521000P/J

PIN NAMES AND FUNCTIONS

SYMBOL	NAME	FUNCTION
A0 ~ A8	Row Address Inputs	Row Addresses
A9 ~ A14	Column Address Inputs	Column Addresses The A14 is a column LSB address and is controlled internally by SF signal.
\overline{CE}	Chip Enable Input	The falling edge of \overline{CE} latches the A0 ~ A14 and CS. The read data is retained in Read Latch (RL), even if the \overline{CE} goes high.
CS	Chip Select Input	The low CS forbid the memory cell access operation, but allows the refresh operation. (\overline{CE} ONLY REFRESH)
\overline{RS}	Read Strobe Input	The \overline{RS} controls the transfer operation to Output Shift Register from Read Latch (RL).
SF	Special Function	The SF controls the column LSB A14 internally.
\overline{WS}	Write Strobe Input	The \overline{WS} controls the transfer operation to Write Latch (WL) from Input Shift Register.
\overline{WE}	Write Enable Input	The \overline{WE} controls the write operation into the memory cell.
\overline{OE}	Output Enable Input	The \overline{OE} enables the D01 ~ D04 output buffers.
\overline{RFSH}	Refresh Control Input	The \overline{RFSH} controls the auto refresh operation.
SOC	Serial Output Clock Input	The SOC is a shift clock input to Output Shift Register.
SIC	Serial Input Clock Input	The SIC is a shift clock input to Input Shift Register.
D01 ~ D04	Data Outputs	Serial Output Terminals.
D11 ~ D14	Data Inputs	Serial Input Terminals.

TC521000P/J

ABSOLUTE MAXIMUM RATINGS (Note: 1)

SYMBOL	ITEM	RATING	UNITS	NOTES
$V_{IN} \cdot V_{OUT}$	Input · Output Voltage	-1 ~ 7	V	2
V_{CC}	Power Supply Voltage	-1 ~ 7	V	2
T_{opr}	Operating Temperature	0 ~ 70	°C	
T_{stg}	Storage Temperature	-55 ~ 150	°C	
T_{solder}	Soldering Temperature · Time	260 · 10	°C · sec	
P_D	Power Dissipation	1	W	
I_{OUT}	Short Circuit Output Current	50	mA	

RECOMMENDED DC OPERATING CONDITIONS ($T_a=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	NOTES
V_{CC}	Power Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	2
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $T_a=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	(10)	MAX.	UNITS	NOTES
			TYP.			
I_{CC1}	OPERATING CURRENT (\overline{CE} , SIC, SOC Cycling: t_C , t_{SIC} , $t_{SOC}=\text{min.}$)	-	65	100	mA	3, 4
I_{CC2}	STANDBY CURRENT ($\overline{CE}=\overline{OE}=V_{IH}$, SIC=SOC= V_{IL})	-	3	20	mA	
I_{CC3}	REFRESH CURRENT (RFSH Cycling: $t_{FC}=t_{FC} \text{ min.}$)	-	50	100	mA	3
$I_{I1}(L)$	INPUT LEAKAGE CURRENT (Except for SF Pin) ($0V \leq V_{IN} \leq 6.5V$, All other pins not under test=0V)	-10	-	10	μA	
$I_{I2}(L)$	INPUT LEAKAGE CURRENT (SF Pin ONLY) ($0V \leq V_{IN} \leq 6.5V$, All other pins not under test=0V)	-50	-	50	μA	
$I_{O}(L)$	OUTPUT LEAKAGE CURRENT ($0V \leq V_{OUT} \leq V_{CC}$, Output is disabled)	-10	-	10	μA	
V_{OH}	OUTPUT HIGH LEVEL VOLTAGE ($I_{OUT}=-2\text{mA}$)	2.4	-	-	V	
V_{OL}	OUTPUT LOW LEVEL VOLTAGE ($I_{OUT}=2\text{mA}$)	-	-	0.4	V	

CAPACITANCE ($V_{CC}=5V \pm 10\%$, $f=1\text{MHz}$, $T_a=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
C_{I1}	Input Capacitance (A0 ~ A14)	-	7	pF	
C_{I2}	Input Capacitance (\overline{CE} , \overline{CS} , \overline{RS} , \overline{WS} , \overline{WE} , \overline{OE} , SF, \overline{RFSH} , SIC, SOC)	-	7	pF	
C_{I3}	Input Capacitance (DI1 ~ DI4)	-	7	pF	
C_O	Output Capacitance (DO1 ~ DO4)	-	9	pF	

AC ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 ($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Note: 5, 6, 7)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
t_C	Read, Write Cycle Time	190		ns	
t_{RMW}	Read-Modify-Write Cycle Time ($=8x t_{SOC}, t_{SIC}$)	240		ns	
t_{RRW}	Read-Read-Write Cycle Time ($=16x t_{SOC}$)	480		ns	
t_{CE}	\overline{CE} Pulse Width	100	2,000	ns	
t_P	\overline{CE} Precharge Time	80		ns	
t_{ASC}	Address, CS Set-up Time	0		ns	
t_{AHC}	Address, CS Hold Time	50		ns	
t_{SOC}	Serial Output Cycle Time	30		ns	
t_{SO}	SOC Low Pulse Width	10		ns	
t_{SOP}	SOC High Pulse Width	10		ns	
t_{SOA}	SOC Access Time		20	ns	8
t_{SOH}	SOC Output Data Hold Time	5		ns	
t_{SIC}	Serial Input Cycle Time	30		ns	
t_{SI}	SIC Low Pulse Width	10		ns	
t_{SIP}	SIC High Pulse Width	10		ns	
t_{RCS}	Read Command Set-up Time	0		ns	
t_{RCH}	Read Command Hold Time	0		ns	
t_{CRD}	$\overline{CE}-\overline{RS}$ Delay Time	85		ns	
t_{RS}	\overline{RS} Pulse Width	20		ns	
t_{RCP}	$\overline{RS}-\overline{CE}$ Precharge Time	0		ns	
t_{RSP}	\overline{RS} Precharge Time	30		ns	
t_{SOS}	SOC- \overline{RS} Set-up Time	0		ns	
t_{SOV}	SOC- \overline{RS} Hold Time	15		ns	
t_{RSL}	SIC- \overline{RS} Lead Time	0		ns	
t_{OE}	\overline{OE} Pulse Width	30		ns	
t_{OEP}	\overline{OE} Precharge Time	30		ns	
t_{OEA}	\overline{OE} Access Time		25	ns	8
t_{OEZ}	\overline{OE} Output Buffer Turn-off Delay Time	0	30	ns	9
t_{RWD}	$\overline{RS}-\overline{WE}$ Delay Time	0		ns	
t_{CWD}	$\overline{CE}-\overline{WE}$ Delay Time (Read-Modify-Write Cycle)	90		ns	
t_{WHC}	\overline{WE} Hold Time	70		ns	
t_{WP}	\overline{WE} Pulse Width	30		ns	
t_{CWL}	$\overline{WE}-\overline{CE}$ Lead Time	40		ns	

TC521000P/J


(Continued)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
t_{SWE}	\overline{WS} - \overline{WE} Set-up Time	20		ns	
t_{WS}	\overline{WS} Pulse Width	20		ns	
t_{WSP}	\overline{WS} Precharge Time	30		ns	
t_{WIH}	\overline{WS} Inhibit Time referenced to \overline{WE}	50		ns	
t_{WIHC}	\overline{WS} Inhibit Time referenced to \overline{CE}	100		ns	
t_{SIV}	SIC- \overline{WS} Set-up Time	5		ns	
t_{SIH}	SIC- \overline{WS} Hold Time	10		ns	
t_{DS}	Data Input Set-up Time	5		ns	
t_{DH}	Data Input Hold Time	5		ns	
t_{SFS}	SF- \overline{CE} Set-up Time	0		ns	
t_{SFH}	SF- \overline{CE} Hold Time	0		ns	
t_{CSL}	SF- \overline{CE} Lead Time (Read-Read-Write Cycle)	50		ns	
t_{SSH}	SOC-SF Hold Time (Read-Read-Write Cycle)	20		ns	
t_T	Transition Time (Rise and Fall)	3	50	ns	7
t_{REF}	Refresh Period		8	ms	
t_{FC}	Refresh Cycle Time	190		ns	
t_{CFD}	\overline{CE} Precharge- \overline{RFSH} Delay Time	80		ns	
t_{FAP}	\overline{RFSH} Pulse Width	100	2,000	ns	
t_{FP}	\overline{RFSH} Precharge Time	80		ns	
t_{FSC}	\overline{RFSH} Precharge- \overline{CE} Delay Time	80		ns	

Note


- (1) Stress greater than those listed under "Absolute maximum ratings" may cause permanent damage to the device.
- (2) All voltages are referenced to V_{SS} .
- (3) I_{CC1} and I_{CC2} depend on cycle time. These values are specified at the condition of minimum cycle time.
- (4) I_{CC1} depends on output loading. Specified value is obtained with the output open.
- (5) An initial pause of 200 μ s is required after power up followed by 8 \overline{CE} cycles before proper device operation is achieved. In case of using auto refresh, a minimum of 8 \overline{RFSH} cycle are required.
- (6) AC measurements assume $t_T=5$ ns.
- (7) $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} and V_{IL} .
- (8) Output timings are measured with a load equivalent to 2 TTL load and 30pF.
DOUT compare level: $V_{OH}/V_{OL}=2.0V/0.8V$
- (9) $t_{OEZ}(\text{max.})$ defines the time at which the output achieve the open state.
- (10) Typical values are at $T_a=25^\circ\text{C}$ and $V_{CC}=5.0V$.


READ/SERIAL READ CYCLE




TC52100P/J


WRITE/SERIAL WRITE CYCLE



 Don't Care


READ MODIFY WRITE CYCLE




 Don't Care

TC521000P/J

READ-READ-WRITE CYCLE




CE ONLY REFRESH




\overline{WE} , A9 ~ 14 Don't Care

RFSH AUTO REFRESH



\overline{WE} , A0 ~ 14 Don't Care

 Don't Care

TC521000P/J

OPERATION INFORMATION

(1) READ/SERIAL READ CYCLE

1) SERIAL READ CYCLE (Refer to Fig. 1, 2)

- 1 The read address is latched at the falling edge of \overline{CE} . The 8 bit data read out are transferred to and latched into the read latch (RL).
- 2 The data latched at the RL are transferred to serial output register (SOR) at the first rising edge of SOC after the \overline{RS} goes low.
- 3 The 8 bit data transferred to the SOR are shifted and output sequentially synchronized with SOC from the first rising edge of SOC after the \overline{RS} falls.

Fig.1 Block Diagram





Fig.2 Timing Diagram



(2) WRITE/SERIAL WRITE CYCLE (Refer to Fig. 3, 4)

- 1 The 8 bit input data are latched into the 8 bit serial input register (SIR) sequentially synchronized with SIC.
- 2 The 8 bit input data latched into the SIR are transferred to the write latch (WL) at the falling edge of \overline{WS} .
- 3 The write address is latched at the falling edge of \overline{CE} , same as read operation. Then the data stored in selected address to be written are read out and latched into the RL independent of this write operation, so the read data latched there can be read out through SOR by using \overline{RS} and SOC (Read-Modify-Write).
- 4 The 8 bit input data latched into the WL are written into the selected address location at the falling edge of \overline{WE} .

Fig.3 Block Diagram





Fig.4 Timing Diagram



TC521000P/J

(3) READ-MODIFY-WRITE CYCLE

This operation is to execute write just after read in one \overline{CE} cycle.

(4) READ-READ-WRITE CYCLE (Special operation) (Refer to Fig. 5, 6)

By using SF signal, three operations - the read operation for consecutive two address (16 bit data output) and write operation into the different address from read (8 bit data input) - can be performed asynchronously in two \overline{CE} cycles (480ns). In this operation, the read start address must be even. This operation capability allows the field double scan in order to improve the picture quality in TV applications.

- 1 The read address (even) is latched at the falling edge of \overline{CE} under the condition of SF=low. Then the 8 bit read out data are transferred to and latched into the RL.
- 2 The 8 bit data latched into the RL are transferred to SOR by the \overline{RS} , and then the data latched into the SOR are shifted and output from the first rising edge of SOC after the \overline{RS} falls.
- 3 Then when SF goes high, the LSB bit (A14) of column addresses is changed to "1" from "0" automatically, and the data in the next column address are transferred to and latched into the RL.
- 4 When the \overline{CE} goes high, only memory cell array its peripheral area except for the latch and serial registers are placed in a precharge state. Then the data latched into the RL and SOR are maintained there, so the \overline{WS} and \overline{RS} can be input.
- 5 On the other hand, the 8 bit input data are latched into the SIR sequentially synchronized with the SIC and then transferred to and latched into the WL by the \overline{WS} .
- 6 The write address is latched at the falling edge of \overline{CE} , and then the data stored in the selected address is read out, but the data already latched into the RL are protected and retained there because of maintaining the SF "high".
- 7 The 8 bit data latched into the RL (in 3) are transferred to and latched into the SOR by the \overline{RS} .
- 8 The 8 bit data latched into the WL (in 5) are written into the selected cell locations by the \overline{WE} .

Fig.5 Block Diagram





Fig.6 Timing Diagram



TC521000P/J

(5) REFRESH

The TC521000P/J's refresh period is 8ms/512 cycles.

The two types of refresh operation-- $\overline{\text{CE}}$ only refresh and $\overline{\text{RFSH}}$ auto refresh--are allowed.

5-1: $\overline{\text{CE}}$ only refresh

The refresh is accomplished by performing a $\overline{\text{CE}}$ cycle at each of the 512 row address (A0-A8) within each 8ms time interval.


5-2: $\overline{\text{RFSH}}$ auto refresh

The $\overline{\text{RFSH}}$ auto refresh is available on the TC521000P/J. When the $\overline{\text{RFSH}}$ goes low under the condition of $\overline{\text{CE}}=\text{high}$, the on-chip refresh control clock generator and refresh address counters are enabled. Then, the refresh is accomplished by applying 512 clocks to the $\overline{\text{RFSH}}$ input within an 8ms time interval.

TC521000P/J

OUTLINE DRAWINGS DIP40-P-600


Unit in mm



Note: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their longitudinal position with respect to No.1 and No.40 leads.

TC521000P/J

o 400 mil SOJ package:



TOSHIBA MOS MEMORY PRODUCTS

TC524256P/Z/J-10, TC524256P/Z/J-12

DESCRIPTION

The TC524256P/Z/J is a CMOS Multiport memory equipped with a 262,144-word × 4 bit dynamic random access memory(RAM) port and a 512-word × 4 bit static serial access memory(SAM) port. In addition to the conventional DRAM operation modes, the TC524256P/Z/J features a write-per-bit function on the RAM port; Bi-directional transfer capability between the DRAM memory array and the SAM data register and a high speed serial read/write capability on the SAM port. The RAM port and the SAM port can be accessed independently except when data is being transferred between them internally. The TC524256P/Z/J is fabricated using TOSHIBA's CMOS silicon gate process technology as well as advanced circuitry to provide low power dissipation and wide operating margin. Multiplexed address inputs and a common input/output organization allow the TC524256P/Z/J to be housed in a standard 28-pin, 400-mil wide plastic DIP and 400-mil height ZIP and in a standard 32-pin 400-mil wide plastic SOJ. System oriented features include a single 5V±10% power supply operation and compatibility with high performance schottky TTL logic.

FEATURES


ITEM	TC524256P/Z/J	
	-10	-12
t _{RAC} \overline{RAS} Access Time (Max.)	100ns	120ns
t _{CAC} \overline{CAS} Access Time (Max.)	50ns	60ns
t _{RC} Cycle Time (Min.)	190ns	220ns
t _{PC} Page Mode Cycle Time (Min.)	90ns	105ns
t _{SCA} Serial Access Time (Max.)	25ns	35ns
t _{SCC} Serial Cycle Time (Min.)	30ns	40ns
I _{CC1} RAM Operating Current (SAM: Standby)	70mA	60mA
I _{CC2A} SAM Operating Current (RAM: Standby)	50mA	45mA
I _{CC2} RAM/SAM Standby Current	10mA	

- Organization
RAM port: 262,144 words × 4 bits
SAM port: 512 words × 4 bits
- Single power supply of 5V±10% with a built-in V_{BB} generator
- Read-Modify-Write, \overline{CAS} before \overline{RAS} refresh, Hidden refresh, Page mode, Write-Per-Bit, Read transfer, Write transfer, Serial read, Serial Write capability
- All inputs and outputs TTL compatible
- 512 refresh cycle/8ms
- Package
TC524256P: 0.4 inches 28 pins standard Plastic DIP
TC524256Z: 0.4 inches 28 pins standard Plastic ZIP
TC524256J: 0.4 inches 32 pins standard Plastic SOJ

PIN NAMES


A0 ~ A8	Address Inputs
\overline{RAS}	Row Address Strobe
\overline{CAS}	Column Address Strobe
$\overline{DT}/\overline{OE}$	Data Transfer/Output Enable
$\overline{WB}/\overline{WE}$	Write Per Bit/Write Enable
W1/IO1 ~ W4/IO4	Write Mask/Data IN, OUT
SC	Serial Clock
\overline{SE}	Serial Enable
SIO1 ~ SIO4	Serial Input Output
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

PIN CONNECTIONS (TOP VIEW)



TC524256P/Z/J-10, TC524256P/Z/J-12

BLOCK DIAGRAM



TC524256P/Z/J-10, TC524256P/Z/J-12

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTES
V _{IN} , V _{OUT}	Input Output Voltage	-1.0~7.0	V	1
V _{CC}	Power Supply Voltage	-1.0~7.0	V	1
T _{opr}	Operating Temperature	0~70	°C	1
T _{stg}	Storage Temperature	-55~150	°C	1
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec	1
P _D	Power Dissipation	1	W	1
I _{OUT}	Short Circuit Output Current	50	mA	1

RECOMMENDED DC OPERATING CONDITION (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0~70°C)

SYMBOL	ITEM (RAM Port)	SAM Port	TC524256P/ Z/J-10		TC524256P/ Z/J-12		UNITS	NOTES
			MIN.	MAX.	MIN.	MAX.		
I _{CC1}	OPERATING CURRENT	Standby	-	70	-	60	mA	3,4
I _{CC1A}	($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: t _{RC} =t _{RC} MIN.)	Active	-	110	-	100		
I _{CC2}	STANDBY CURRENT	Standby	-	10	-	10	mA	3,4
I _{CC2A}	($\overline{\text{RAS}}$, $\overline{\text{CAS}}=V_{IH}$)	Active	-	50	-	45		
I _{CC3}	$\overline{\text{RAS}}$ ONLY REFRESH CURRENT	Standby	-	70	-	60	mA	3
I _{CC3A}	($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=V_{IH}$: t _{RC} =t _{RC} MIN.)	Active	-	110	-	100		
I _{CC4}	PAGE MODE CURRENT	Standby	-	60	-	50	mA	3,4
I _{CC4A}	($\overline{\text{RAS}}=V_{IL}$, $\overline{\text{CAS}}$ Cycling: t _{PC} =t _{PC} MIN.)	Active	-	100	-	90		
I _{CC5}	$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CURRENT	Standby	-	70	-	60	mA	3
I _{CC5A}	($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycling: t _{RC} =t _{RC} MIN.)	Active	-	110	-	100		
I _{CC6}	DATA TRANSFER CURRENT	Standby	-	80	-	75	mA	3
I _{CC6A}	($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: t _{RC} =t _{RC} MIN.)	Active	-	150	-	120		

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNITS	NOTES
I _{I(L)}	INPUT LEAKAGE CURRENT (0V ≤ V _{IN} ≤ 6.5V, All Other Pins Not Under Test=0V)	-10	0	10	μA	
I _{O(L)}	OUTPUT LEAKAGE CURRENT (Output is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	-10	0	10	μA	
V _{OH}	OUTPUT HIGH LEVEL VOLTAGE (W _i /I _{Oi} , S _I O _i I _{OUT} =-2mA)	2.4	-	-	V	
V _{OL}	OUTPUT LOW LEVEL VOLTAGE (W _i /I _{Oi} I _{OUT} =+4.2mA, S _I C _i I _{OUT} =+2mA)	-	-	0.4	V	

TC524256P/Z/J-10, TC524256P/Z/J-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (NOTES 5, 6, 7)

SYMBOL	PARAMETER	TC524256P/ Z/J-10		TC524256P/ Z/J-12		UNIT	NOTES	
		MIN.	MAX.	MIN.	MAX.			
t_{RC}	Random Read or Write Cycle Time	190		220		ns		
t_{RWC}	Read-Write Cycle Time	250		290				
t_{PC}	Page Mode Cycle Time	90		105				
t_{PRWC}	Page Mode Read-Write Cycle Time	150		175				
t_{RAC}	Access Time from \overline{RAS}		100		120			8,14
t_{CAC}	Access Time from \overline{CAS}		50		60			-8,14
t_{OFF}	Output Buffer Turn-Off Delay	0	30	0	35			10
t_T	Transition Time (Rise and Fall)	3	35	3	35			7
t_{RP}	\overline{RAS} Precharge Time	80		90				
t_{RAS}	\overline{RAS} Pulse Width	100	10,000	120	10,000			
t_{RSH}	\overline{RAS} Hold Time	50		60				
t_{CSH}	\overline{CAS} Hold Time	100		120				
t_{CAS}	\overline{CAS} Pulse Width	50		60				
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	50	25	60			
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	10		10				
t_{CPN}	\overline{CAS} Precharge Time	15		20				
t_{CP}	\overline{CAS} Precharge Time (Page Mode)	30		35				
t_{ASR}	Row Address Set-Up Time	0		0				
t_{RAH}	Row Address Hold Time	10		15				
t_{ASC}	Column Address Set-Up Time	0		0				
t_{CAH}	Column Address Hold Time	20		25				
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	70		85				
t_{RCS}	Read Command Set-Up Time	0		0				
t_{RCH}	Read Command Hold Time	0		0				11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	10		10				11
t_{WCH}	Write Command Hold Time	20		25				
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	70		85				
t_{WP}	Write Command Pulse Width	20		25				
t_{RWL}	Write Command to \overline{RAS} Lead Time	30		35				
t_{CWL}	Write Command to \overline{CAS} Lead Time	30		35				
t_{DS}	Data Set-Up Time	0		0				12
t_{DH}	Data Hold Time	20		25				12
t_{RASP}	\overline{RAS} Pulse Width (Page Mode)	190	100,000	225	100,000			

TC524256P/Z/J-10, TC524256P/Z/J-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITION (Continued)

SYMBOL	PARAMETER	TC524256P/ Z/J-10		TC524256P/ Z/J-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{DHR}	Data Hold Time referenced to $\overline{\text{RAS}}$	70		85		ns	
t _{WCS}	Write Command Set-Up Time	0		0			13
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	125		150			13
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	75		90			13
t _{DZC}	Data to $\overline{\text{CAS}}$ Delay Time	0		0			
t _{DZO}	Data to $\overline{\text{OE}}$ Delay Time	0		0			
t _{OEa}	Access Time from $\overline{\text{OE}}$		25		30		
t _{OEZ}	Output Buffer Turn-Off Delay from $\overline{\text{OE}}$	0	20	0	25		10
t _{OED}	$\overline{\text{OE}}$ to Data Input Delay Time	20		25			
t _{OEh}	$\overline{\text{OE}}$ Command Hold Time	20		20			
t _{ROH}	$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	20		20			
t _{CSR}	$\overline{\text{CAS}}$ Set-Up Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle	10		10			
t _{CHR}	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle	20		20			
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	0		0			
t _{CPT}	$\overline{\text{CAS}}$ Precharge Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Counter Test	40		50			
t _{REF}	Refresh Period		8		8	ms	
t _{WSR}	$\overline{\text{WB}}$ Set-Up Time	0		0		ns	
t _{RWH}	$\overline{\text{WB}}$ Hold Time	10		15			
t _{MS}	Write-Per-Bit Mask Data Set-Up Time	0		0			
t _{MH}	Write-Per-Bit Mask Data Hold Time	10		15			
t _{THS}	$\overline{\text{DT}}$ High Set-Up Time	0		0			
t _{THH}	$\overline{\text{DT}}$ High Hold Time	10		15			
t _{TLS}	$\overline{\text{DT}}$ Low Set-Up Time	0		0			
t _{TLH}	$\overline{\text{DT}}$ Low Hold Time	10		15			
t _{TRTH}	$\overline{\text{DT}}$ Low Hold Time referenced to $\overline{\text{RAS}}$ (Real Time Read Transfer)	80		95			
t _{CTH}	$\overline{\text{DT}}$ Low Hold Time referenced to $\overline{\text{CAS}}$ (Real Time Read Transfer)	30		35			
t _{ESR}	$\overline{\text{SE}}$ Set-Up Time referenced to $\overline{\text{RAS}}$	0		0			
t _{REH}	$\overline{\text{SE}}$ Hold Time referenced to $\overline{\text{RAS}}$	10		15			
t _{TRD}	$\overline{\text{DT}}$ to $\overline{\text{RAS}}$ Delay Time (Read Transfer)	0		0			
t _{RP}	$\overline{\text{DT}}$ Precharge Time	30		35			
t _{RSD}	$\overline{\text{RAS}}$ to First $\overline{\text{SC}}$ Delay Time (Read Transfer)	100		120			

TC524256P/Z/J-10, TC524256P/Z/J-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITION

SYMBOL	PARAMETER	TC524256P/ Z/J-10		TC524256P/ Z/J-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{CSD}	\overline{CAS} to First SC Delay Time (Read Transfer)	50		60		ns	
t _{TSL}	Last SC to \overline{DT} Lead Time (Real Time Read Transfer)	5		10			
t _{TSD}	\overline{DT} to First SC Delay Time (Read Transfer)	15		20			
t _{SRS}	Last SC to \overline{RAS} Set-Up Time (Serial Input)	30		40			
t _{SRD}	\overline{RAS} to First SC Delay Time (Serial Input)	25		30			
t _{SDD}	\overline{RAS} to Serial Input Delay Time	50		60			
t _{SDZ}	Serial Output Buffer Turn-Off Delay Time \overline{RAS} (Pseudo Write Transfer)	10	50	10	60		10
t _{SZS}	Serial Input to First SC Delay Time	0		0			
t _{SCC}	SC Cycle Time	30		40			
t _{SC}	SC Pulse Width (SC High Time)	10		15			
t _{SCP}	SC Precharge Time (SC Low Time)	10		15			
t _{SCA}	Access Time from SC		25		35		9
t _{SOH}	Serial Output Hold Time from SC	5		5			
t _{SDS}	Serial Input Set-Up Time	0		0			
t _{SDH}	Serial Input Hold Time	20		30			
t _{SEA}	Access Time from \overline{SE}		25		35		9
t _{SE}	\overline{SE} Pulse Width	25		35			
t _{SEP}	\overline{SE} Precharge Time	25		35			
t _{SEZ}	Serial Output Buffer Turn-Off Delay from \overline{SE}	0	20	0	30		10
t _{SZE}	Serial Input to \overline{SE} Delay Time	0		0			
t _{SWS}	Serial Write Enable Set-Up Time	5		10			
t _{SEH}	Serial Write Enable Hold Time	15		20			
t _{SWIS}	Serial Write Disable Set-Up Time	5		10			
t _{SWIH}	Serial Write Disable Hold Time	15		20			

CAPACITANCE (V_{CC}=5V±10%, f=1MHz, Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0 ~ A8)	-	8	pF
C _{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , $\overline{DT}/\overline{OE}$, $\overline{WB}/\overline{WE}$, SC, \overline{SE})	-	8	
C _{IO1}	Input/Output Capacitance (W1/I01 ~ W4/I04)	-	10	
C _{IO2}	Input/Output Capacitance (SI01 ~ SI04)	-	10	

TC524256P/Z/J-10, TC524256P/Z/J-12

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. These parameters depend on cycle rate.
4. These parameters depend on output loading. Specified values are obtained with the output open.
5. Power must be applied to the \overline{RAS} and $\overline{DT/OE}$ input signals to pull them "high" before or at the same time as the V_{CC} supply is turned on. After power-up, a pause of 200 μ seconds minimum is required with \overline{RAS} and $\overline{DT/OE}$ held "high." After the pause, a minimum of eight (8) \overline{RAS} and (8) SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{DT/OE}$ signal must be held "high." If the internal refresh counter is used, a minimum (8) \overline{CAS} -before- \overline{RAS} initialization cycles are required instead of (8) \overline{RAS} cycles.
6. AC measurements assume $t_r=5ns$.
7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
9. SAM port outputs are measured with a load equivalent to 2 TTL loads and 30pF. D_{OUT} comparator level: $V_{OH}/V_{OL}=2.0V/0.8V$.
10. t_{OFF} (max.), t_{OEZ} (max.), t_{SDZ} (max.) and t_{SEZ} (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge of early write cycles and to $\overline{WB/WE}$ leading edge in read-write cycles.
13. t_{WCS} , t_{RWD} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min.})$ and $t_{CWD} \geq t_{CWD}(\text{min.})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .

TC524256P/Z/J-10, TC524256P/Z/J-12

DEVICE INFORMATION

RAM PORT OPERATION

Operation Truth Table

All operation modes of TC524256P/Z/J are determined by $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$, $\overline{\text{WB/WE}}$, and $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$. They are shown in the following table 1.

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	ADDRESS	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	$\overline{\text{SE}}$	FUNCTION
H	H	*	*	*	*	Standby
	H	Valid	H→L	H	*	Read
	H	Valid	H	H→L	*	Write
	H	Valid(Row add.)	H	*	*	$\overline{\text{RAS}}$ only refresh
	L	*	H(1)	*	*	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh
	H	Valid	H	L	*	Write-per-Bit
	H	Valid	L	H	*	Read Transfer
	H	Valid	L	L	L	Write Transfer
	H	Valid	L	L	H	Pseudo-Write Transfer

Note; H: V_{IH} , L: V_{IL} , *: V_{IH} or V_{IL}

- (1) The input level of $\overline{\text{DT/OE}}$ in the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ timing is not restricted. However it is recommended that $\overline{\text{DT/OE}}$ be held 'High' because this input will be used for future expansion of the operation mode.

ADDRESSING

The 18 address bits required to decode 4-bits of the 1,048,576 cell locations within the Dynamic RAM memory array of the TC524256P/Z/J, are multiplexed onto 9 address input pins (A0~A8). Nine row-address bits are latched on the falling edge of the row address strobe ($\overline{\text{RAS}}$) and the following nine column address bits are latched on the falling edge of the column address strobe ($\overline{\text{CAS}}$).

DATA TRANSFER/OUTPUT ENABLE ($\overline{\text{DT/OE}}$)

The $\overline{\text{DT/OE}}$ input is a multifunction pin. When $\overline{\text{DT/OE}}$ is 'High' at the falling edge of $\overline{\text{RAS}}$, a normal DRAM cycle is performed and this input is used as an output enable. When $\overline{\text{DT/OE}}$ is 'Low' at the falling edge of $\overline{\text{RAS}}$, a data transfer operation is started between the RAM port and the SAM port.

TC524256P/Z/J-10, TC524256P/Z/J-12

WRITE-PER-BIT/WRITE-ENABLE ($\overline{WB}/\overline{WE}$)

The $\overline{WB}/\overline{WE}$ input is also a multifunction pin. For conventional DRAM cycle, the $\overline{WB}/\overline{WE}$ input is used in the same manner as standard DRAMs except when the write-per-bit function is used. When $\overline{WB}/\overline{WE}$ is 'low' at the falling edge of \overline{RAS} , the bit write-mask is enabled. When $\overline{WB}/\overline{WE}$ and \overline{CAS} are 'low' at the falling edge of \overline{RAS} , the raster operation set-up cycle is executed.

The $\overline{WB}/\overline{WE}$ input also determines the direction of data transfer between the DRAM memory array and the serial register. When $\overline{WB}/\overline{WE}$ is 'high' at the falling edge of \overline{RAS} , the data is transferred from RAM to SAM (read-transfer cycle). When $\overline{WB}/\overline{WE}$ is 'low' at the falling edge of \overline{RAS} , the data is transferred from SAM to RAM (write-transfer cycle).

WRITE-MASK DATA/DATA INPUT/OUTPUT (W1/IO1 to W4/IO4)

When the write-per-bit function is enabled, the mask data on the W1/IO1 pins is latched into the write-mask register WM1 at the falling edge of \overline{RAS} . Data is written into the DRAM on data lines where the write-mask data is a logic '1'. Writing is inhibited on data lines where the write-mask data is a logic '0'. The write-mask data is valid for only one cycle.

PAGE MODE

The page mode feature of the TC524256P/Z/J allows data to be transferred into of multiple column locations of the same row by having multiple \overline{RAS} column cycles during a single active \overline{RAS} cycle.

For the initial page mode access, the output data is valid after the specified access time from \overline{RAS} . For all subsequent page mode read operations, the output data is valid after the specified access time from \overline{CAS} . As a result, page mode operation reduces power dissipation and improves data access time.

When the write-per-bit function is enabled, the mask data specified in the first write operation, at the falling edge of \overline{RAS} , is maintained throughout the page mode write cycle.

\overline{RAS} -ONLY REFRESH

The data in the DRAM cycle requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with ' \overline{RAS} -ONLY' cycles.

TC524256P/Z/J-10, TC524256P/Z/J-12


CAS-BEFORE-RAS REFRESH

The TC524256P/Z/J also offers an internal refresh function. When CAS is held 'low' for a specified period (t_{CSR}) before RAS goes low, an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next CAS-before-RAS cycle. For successive CAS-before-RAS refresh cycles, CAS can remain low while cycling RAS.

HIDDEN REFRESH

A hidden refresh is a CAS-before-RAS refresh performed by holding CAS 'low' from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling RAS after the specified RAS-precharge period (refer to figure 1).

Figure 1: Hidden refresh cycle



TC524256P/Z/J-10, TC524256P/Z/J-12

WRITE-PER-BIT FUNCTION

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held 'low' at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the $W_i/I0_i$ pins is latched onto the write-mask register (WML). When a '0' is sensed on any of the $W_i/I0_i$ pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the $W_i/I0_i$ pins, their corresponding write circuits will remain enabled so that new data is written. The truth table of the write-per-bit function is shown in table 2.

Table 2: Truth table for write-per-bit function

At the falling edge of \overline{RAS}				Function
\overline{CAS}	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	$W_i/I0_i$ (i=1~4)	
H	H	H	*	Write Enable
H	H	L	1	Write Enable
H	H	L	0	Write Mask

An example of the write-per-bit function illustrating its application to displays is shown in figures 2 and 3.

Figure 2: Write-per-bit timing cycle





Figure 3: Corresponding bit-map



TC524256P/Z/J-10, TC524256P/Z/J-12

TRANSFER OPERATION

The TC524256P/Z/J features bi-directional transfer capability from RAM to SAM and from SAM to RAM. A transfer consists of loading 512 words by 4-bits of data from one port into the other. During a transfer cycle, RAM port and SAM port operations are restricted.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 3, the type of transfer operation is determined by $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$, $\overline{\text{WB/WE}}$ and $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$.

Table 3: Truth table of transfer operation

At the falling edge of $\overline{\text{RAS}}$					Transfer direction
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	$\overline{\text{SE}}$		
H	L	H	*	Read/real-time read transfer cycle	RAM \rightarrow SAM
H	L	L	L	Write-transfer cycle	SAM \rightarrow RAM
H	L	L	H	Pseudo-write transfer cycle	-

*: high or low

READ-TRANSFER CYCLE

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low and $\overline{\text{WB/WE}}$ high at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row to be transferred into the SAM.


The actual data transfer completed at the rising edge of $\overline{\text{DT/OE}}$.

When the transfer is completed, the SIO lines are set into the output mode.

In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{\text{DT/OE}}$ and becomes valid on the SIO lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock(SC) cycle.

The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$. (refer to figure 4).


Figure 4: Block diagram of RAM port and SAM port during read transfer



TC524256P/Z/J-10, TC524256P/Z/J-12

In a read-transfer cycle (which is preceded by a write-transfer cycle), the SC clock must be held at a constant V_{IL} or V_{IH} , after the SC precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{TSD} from the rising edge of $\overline{DT}/\overline{OE}$ (refer to Figure 5).


Figure 5: Read-transfer cycle (preceded by a write-transfer cycle)



In a real-time read-transfer cycle (which is preceded by another read-transfer cycle), the previous row data appears on the SIO lines until the specified t_{SCA} access time from the same rising edge of SC.

This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed, without any timing loss. To make this continuous data flow possible: the rising edge of $\overline{DT}/\overline{OE}$ must be synchronized with \overline{RAS} , \overline{CAS} and the subsequent rising edge of SC (refer to Figure 6).

Figure 6: Real-time read transfer cycle





TC524256P/Z/J-10, TC524256P/Z/J-12

WRITE-TRANSFER CYCLE

A write-transfer cycle consists of loading the content of the SAM data register into a selected row or the RAM array. A write-transfer is accomplished by $\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low, $\overline{\text{WB/WE}}$ low and $\overline{\text{SE}}$ low at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of $\overline{\text{CAS}}$ determines the start address of the serial pointer of the SAM. After the write-transfer is completed, the SIO lines are in the input mode so that serial data synchronized with SC can be loaded.

When two consecutive write-transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V_{IL} or V_{IH} after the SC precharge time t_{SC} has been satisfied, a rising edge of the SC clock until after a specified delay t_{SRD} from the rising edge of $\overline{\text{RAS}}$ (refer to figure 7).

Figure 7: Write-transfer cycle




TC524256P/Z/J-10, TC524256P/Z/J-12

PSEUDO-WRITE-TRANSFER CYCLE

The pseudo-write-transfer cycle switches SIO lines from serial output mode to serial input mode. A pseudo-write-transfer is accomplished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low and $\overline{\text{SE}}$ high at the falling edge of $\overline{\text{RAS}}$. The pseudo-write-transfer cycle must be performed after a read-transfer cycle if the subsequent operation is a write-transfer cycle.

There is a timing delay associated with the switching of the SIO lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{SRD} from the rising edge of $\overline{\text{RAS}}$ (refer to Figure 8).

Figure 8: Pseudo-write-transfer cycle




TC524256P/Z/J-10, TC524256P/Z/J-12

SAM PORT OPERATION

The TC524256P/Z/J is provided with a 512-word by 4-bit serial access memory(SAM). High-speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operations. The preceding transfer operation determines the direction of data flow through the SAM registers.

Data may be read out of the SAM port after a read-transfer cycle (RAM → SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 512-bit locations. This tap location corresponds to the column address selected at the falling edge of $\overline{\text{CAS}}$ during the read-transfer cycle. The SAM registers are configured as circular data registers. The data is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit.



Tap location determined by column address of read-transfer cycle.

Subsequent real-time-read-transfer may be performed on-the-fly as many times as desired within the refresh constraint of the DRAM memory array.

A pseudo-write-transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not transferred during a pseudo-write-transfer cycle. A write-transfer cycle (SAM → RAM) may then be performed. The data in the SAM registers is loaded into the RAM row selected by the row address at the falling edge of $\overline{\text{RAS}}$. The start address of SAM registers is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Table 4: Truth table for SAM operation

Preceding Transfer Cycle	SAM port operation	$\overline{\text{DT}}/\overline{\text{OE}}$ (at the falling edge of $\overline{\text{RAS}}$)	SC	$\overline{\text{SE}}$	Function
read-transfer	serial output mode	H*		L	enable serial read
				H	disable serial read
write-transfer	serial input mode			L	enable serial write
				H	disable serial write

* When simultaneous operation are being performed on the RAM port and the SAM port, $\overline{\text{DT}}/\overline{\text{OE}}$ must be held high at the falling edge of $\overline{\text{RAS}}$ so as not to perform a false transfer cycle.

TC524256P/Z/J-10, TC524256P/Z/J-12

SERIAL CLOCK (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial-read, the output data becomes valid on the SIO pins after the maximum specified serial access time t_{SCA} from the rising edge of SC.

The serial clock SC also increments the 9-bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the starting location which is determined by the column address in the read-transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will place it at the least significant address location (decimal 0).

SERIAL ENABLE (\overline{SE})

The \overline{SE} input is used to enable serial access operation. In a serial-read cycle, \overline{SE} is used as an output control. In a serial-write cycle, \overline{SE} is used as a write enable control. When \overline{SE} is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is high.

SERIAL INPUT/OUTPUT (SIO1 ~ SIO4)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read-transfer cycle is performed, the SAM port is in the output mode. When a pseudo-write cycle is performed, the SAM port operation is switched from output mode to input mode.

During subsequent write-transfer cycle, the SAM port remains in the input mode.


REFRESH

The SAM data registers are static flip-flops therefore a refresh is not required.

TC524256P/Z/J-10, TC524256P/Z/J-12


TIMING WAVEFORMS


READ CYCLE



TC524256P/Z/J-10, TC524256P/Z/J-12


WRITE CYCLE (EARLY WRITE)



 Don't Care


TC524256P/Z/J-10, TC524256P/Z/J-12

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




TC524256P/Z/J-10, TC524256P/Z/J-12

READ-WRITE/READ-MODIFY-WRITE CYCLE




TC524256P/Z/J-10, TC524256P/Z/J-12

PAGE MODE READ CYCLE




TC524256P/Z/J-10, TC524256P/Z/J-12


PAGE MODE WRITE CYCLE (EARLY WRITE)



TC524256P/Z/J-10, TC524256P/Z/J-12


PAGE MODE READ-MODIFY-WRITE CYCLE




 Don't Care

TC524256P/Z/J-10, TC524256P/Z/J-12


RAS ONLY REFRESH CYCLE




 Don't Care

TC524256P/Z/J-10, TC524256P/Z/J-12

CAS BEFORE RAS REFRESH CYCLE





Note: A0~A8=Don't Care

 Don't Care

TC524256P/Z/J-10, TC524256P/Z/J-12


HIDDEN REFRESH CYCLE




 Don't Care

TC524256P/Z/J-10, TC524256P/Z/J-12

REAL TIME READ TRANSFER CYCLE




Note: $\overline{SE}=V_{IL}$

 Don't Care

TC524256P/Z/J-10, TC524256P/Z/J-12

READ TRANSFER CYCLE (Previous transfer is write transfer)




Note: $\overline{SE}=V_{IL}$

Don't Care


TC524256P/Z/J-10, TC524256P/Z/J-12

WRITE TRANSFER CYCLE




TC524256P/Z/J-10, TC524256P/Z/J-12

PSEUDO WRITE TRANSFER CYCLE




TC524256P/Z/J-10, TC524256P/Z/J-12

SERIAL READ CYCLE (\overline{SE} CONTROLLED OUTPUTS)




SERIAL READ CYCLE ($\overline{SE}=V_{IL}$)




TC524256P/Z/J-10, TC524256P/Z/J-12

SERIAL WRITE CYCLE (\overline{SE} CONTROLLED WRITE)




SERIAL WRITE CYCLE ($\overline{SE}=V_{IL}$)



TC524256P/Z/J-10, TC524256P/Z/J-12

OUTLINE DRAWINGS

- Plastic DIP



Note: Each lead pitch is 2.54mm.



All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.28 leads.

All dimensions are in millimeters.

TC524256P/Z/J-10, TC524256P/Z/J-12

• Plastic ZIP

Unit in mm



ZIP28P-400

Note: Each lead pitch is 1.27mm.




All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TC524256P/Z/J-10, TC524256P/Z/J-12

• Plastic SOJ

Unit in mm



SOJ32-P-400

Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

TOSHIBA MOS MEMORY PRODUCTS

TC524257P/Z/J-10, TC524257P/Z/J-12

DESCRIPTION

The TC524257P/Z/J is a CMOS Multiport memory equipped with a 262,144-word × 4 bit dynamic random access memory (RAM) port and a 512-word × 4 bit static serial access memory (SAM) port. In addition to the conventional DRAM operation modes, the TC524257P/Z/J features a logic function and a write-per-bit function on the RAM port; Bi-directional transfer capability between the DRAM memory array and the SAM data register and a high speed serial read/write capability on the SAM port. The RAM port and the SAM port can be accessed independently except when data is being transferred between them internally. The TC524257P/Z/J is fabricated using TOSHIBA's CMOS silicon gate process technology as well as advanced circuitry to provide low power dissipation and wide operating margin. Multiplexed address inputs and a common input/output organization allow the TC524257P/Z/J to be housed in a standard 28-pin, 400-mil wide plastic DIP and 400-mil height ZIP, and in a standard 32-pin 400-mil wide plastic SOJ. System oriented features include a single 5V±10% power supply operation and compatibility with high performance schottky TTL logic.

FEATURES


ITEM	TC524257P/Z/J	
	-10	-12
t _{RAC} $\overline{\text{RAS}}$ Access Time (Max.)	100ns	120ns
t _{CAC} $\overline{\text{CAS}}$ Access Time (Max.)	50ns	60ns
t _{RC} Cycle Time (Min.)	190ns	220ns
t _{PC} Page Mode Cycle Time (Min.)	90ns	105ns
t _{SCA} Serial Access Time (Max.)	25ns	35ns
t _{SCC} Serial Cycle Time (Min.)	30ns	40ns
I _{CC1} RAM Operating Current (SAM: Standby)	70mA	60mA
I _{CC2A} SAM Operating Current (RAM: Standby)	50mA	45mA
I _{CC2} RAM/SAM Standby Current	10mA	

- Organization
RAM port: 262,144 words × 4 bits
SAM port: 512 words × 4 bits
- Single power supply of 5V±10% with a built-in V_{BB} generator
- Read-Modify-Write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh, Page mode, Write-Per-Bit, Raster operation, Read transfer, Write transfer, Serial read, Serial Write capability.
- All inputs and outputs TTL compatible
- 512 refresh cycle/8ms
- Package
TC524257P: 0.4 inches 28 pins standard Plastic DIP
TC524257Z: 0.4 inches 28 pins standard Plastic ZIP
TC524257J: 0.4 inches 32 pins standard Plastic SOJ

PIN NAMES




A0 ~ A8	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{DT}}/\overline{\text{OE}}$	Data Transfer/Output Enable
$\overline{\text{WB}}/\overline{\text{WE}}$	Write Per Bit/Write Enable
W1/I01 ~ W4/I04	Write Mask/Data IN, OUT
SC	Serial Clock
$\overline{\text{SE}}$	Serial Enable
SI01 ~ SI04	Serial Input Output
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

PIN CONNECTION (TOP VIEW)



TC524257P/Z/J-10, TC524257P/Z/J-12

BLOCK DIAGRAM



TC524257P/Z/J-10, TC524257P/Z/J-12

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTES
V _{IN} V _{OUT}	Input Output Voltage	-1.0~7.0	V	1
V _{CC}	Power Supply Voltage	-1.0~7.0	V	1
T _{opr}	Operating Temperature	0~70	°C	1
T _{stg}	Storage Temperature	-55~150	°C	1
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C·sec	1
P _D	Power Dissipation	1	W	1
I _{OUT}	Short Circuit Output Current	50	mA	1

RECOMMENDED DC OPERATING CONDITION (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0~70°C)

SYMBOL	ITEM (RAM Port)	SAM Port	TC524257P/ Z/J-10		TC524257P/ Z/J-12		UNITS	NOTES
			MIN.	MAX.	MIN.	MAX.		
I _{CC1}	OPERATING CURRENT	Standby	-	70	-	60	mA	3,4
I _{CC1A}	(R _{AS} , C _{AS} Cycling: t _{RC} =t _{RC} MIN.)	Active	-	110	-	100		
I _{CC2}	STANDBY CURRENT	Standby	-	10	-	10	mA	3,4
I _{CC2A}	(R _{AS} , C _{AS} =V _{IH})	Active	-	50	-	45		
I _{CC3}	R _{AS} ONLY REFRESH CURRENT	Standby	-	70	-	60	mA	3
I _{CC3A}	(R _{AS} Cycling, C _{AS} =V _{IH} : t _{RC} =t _{RC} MIN.)	Active	-	110	-	100		
I _{CC4}	PAGE MODE CURRENT	Standby	-	60	-	50	mA	3,4
I _{CC4A}	(R _{AS} =V _{IL} , C _{AS} Cycling: t _{PC} =t _{PC} MIN.)	Active	-	100	-	90		
I _{CC5}	C _{AS} BEFORE R _{AS} REFRESH CURRENT	Standby	-	70	-	60	mA	3
I _{CC5A}	(C _{AS} Before R _{AS} Cycling: t _{RC} =t _{RC} MIN.)	Active	-	110	-	100		
I _{CC6}	DATA TRANSFER CURRENT	Standby	-	80	-	75	mA	3
I _{CC6A}	(R _{AS} , C _{AS} Cycling: t _{RC} =t _{RC} MIN.)	Active	-	130	-	120		

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNITS	NOTES
I _{I(L)}	INPUT LEAKAGE CURRENT (0V ≤ V _{IN} ≤ 6.5V, All Other Pins Not Under Test=0V)	-10	0	10	μA	
I _{O(L)}	OUTPUT LEAKAGE CURRENT (Output is disabled, 0V ≤ V _{OUT} ≤ 5.5V)	-10	0	10	μA	
V _{OH}	OUTPUT HIGH LEVEL VOLTAGE (W _i /I _{Oi} , S _I O _i I _{OUT} =-2mA)	2.4	-	-	V	
V _{OL}	OUTPUT LOW LEVEL VOLTAGE (W _i /I _{Oi} I _{OUT} =+4.2mA, S _I O _i I _{OUT} =+2mA)	-	-	0.4	V	

TC524257P/Z/J-10, TC524257P/Z/J-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (NOTES 5, 6, 7)

SYMBOL	PARAMETER	TC524257P/ Z/J-10		TC524257P/ Z/J-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	190		220			
t_{RWC}	Read-Write Cycle Time	250		290			
t_{PC}	Page Mode Cycle Time	90		105			
t_{PRWC}	Page Mode Read-Write Cycle Time	150		175			
t_{RAC}	Access Time from \overline{RAS}		100		120		8,14
t_{CAC}	Access Time from \overline{CAS}		50		60		8,14
t_{OFF}	Output Buffer Turn-Off Delay	0	30	0	35		10
t_T	Transition Time (Rise and Fall)	3	35	3	35		7
t_{RP}	\overline{RAS} Precharge Time	80		90			
t_{RAS}	\overline{RAS} Pulse Width	100	10,000	120	10,000		
t_{RSH}	\overline{RAS} Hold Time	50		60			
t_{CSH}	\overline{CAS} Hold Time	100		120			
t_{CAS}	\overline{CAS} Pulse Width	50		60			
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	50	25	60		
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	10		10			
t_{CPN}	\overline{CAS} Precharge Time	15		20		ns	
t_{CP}	\overline{CAS} Precharge Time (Page Mode)	30		35			
t_{ASR}	Row Address Set-Up Time	0		0			
t_{RAH}	Row Address Hold Time	10		15			
t_{ASC}	Column Address Set-Up Time	0		0			
t_{CAH}	Column Address Hold Time	20		25			
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	70		85			
t_{RCS}	Read Command Set-Up Time	0		0			
t_{RCH}	Read Command Hold Time	0		0			11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	10		10			11
t_{WCH}	Write Command Hold Time	20		25			
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	70		85			
t_{WP}	Write Command Pulse Width	20		25			
t_{RWL}	Write Command to \overline{RAS} Lead Time	30		35			
t_{CWL}	Write Command to \overline{CAS} Lead Time	30		35			
t_{DS}	Data Set-Up Time	0		0			12
t_{DH}	Data Hold Time	20		25			12
t_{RASP}	\overline{RAS} Pulse Width (Page Mode)	190	100,000	225	100,000		

TC524257P/Z/J-10, TC524257P/Z/J-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITION (Continued)

SYMBOL	PARAMETER	TC524257P/ Z/J-10		TC524257P/ Z/J-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t _{DHR}	Data Hold Time referenced to \overline{RAS}	70		85		ns	
t _{WCS}	Write Command Set-Up Time	0		0			13
t _{RWD}	\overline{RAS} to \overline{WE} Delay Time	125		150			13
t _{CWD}	\overline{CAS} to \overline{WE} Delay Time	75		90			13
t _{DZC}	Data to \overline{CAS} Delay Time	0		0			
t _{DZO}	Data to \overline{OE} Delay Time	0		0			
t _{OEA}	Access Time from \overline{OE}		25		30		
t _{OEZ}	Output Buffer Turn-Off Delay from \overline{OE}	0	20	0	25		10
t _{OED}	\overline{OE} to Data Input Delay Time	20		25			
t _{OEH}	\overline{OE} Command Hold Time	20		20			
t _{ROH}	\overline{RAS} Hold Time referenced to \overline{OE}	20		20			
t _{CSR}	\overline{CAS} Set-Up Time for \overline{CAS} Before \overline{RAS} Cycle	10		10			
t _{CHR}	\overline{CAS} Hold Time for \overline{CAS} Before \overline{RAS} Cycle	20		20			
t _{RPC}	\overline{RAS} Precharge to \overline{CAS} Active Time	0		0			
t _{CPT}	\overline{CAS} Precharge Time for \overline{CAS} Before \overline{RAS} Counter Test	40		50			
t _{REF}	Refresh Period		8		8	ms	
t _{WSR}	\overline{WB} Set-Up Time	0		0		ns	
t _{RWH}	\overline{WB} Hold Time	10		15			
t _{MS}	Write-Per-Bit Mask Data Set-Up Time	0		0			
t _{MH}	Write-Per-Bit Mask Data Hold Time	10		15			
t _{THS}	\overline{DT} High Set-Up Time	0		0			
t _{THH}	\overline{DT} High Hold Time	10		15			
t _{TLS}	\overline{DT} Low Set-Up Time	0		0			
t _{TLH}	\overline{DT} Low Hold Time	10		15			
t _{RTH}	\overline{DT} Low Hold Time referenced to \overline{RAS} (Real Time Read Transfer)	80		95			
t _{CTH}	\overline{DT} Low Hold Time referenced to \overline{CAS} (Real Time Read Transfer)	30		35			
t _{ESR}	\overline{SE} Set-Up Time referenced to \overline{RAS}	0		0			
t _{REH}	\overline{SE} Hold Time referenced to \overline{RAS}	10		15			
t _{TRD}	\overline{DT} to \overline{RAS} Delay Time (Read Transfer)	0		0			
t _{RP}	\overline{DT} Precharge Time	30		35			
t _{RSd}	\overline{RAS} to First \overline{SC} Delay Time (Read Transfer)	100		120			

TC524257P/Z/J-10, TC524257P/Z/J-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITION (Continued)

SYMBOL	PARAMETER	TC524257P/ Z/J-10		TC524257P/ Z/J-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{CSD}	CAS to First SC Dealy Time (Read Transfer)	50		60		ns	
t_{TSL}	Last SC to \overline{DT} Lead Time (Real Time Read Transfer)	5		10			
t_{TSD}	\overline{DT} to First SC Delay Time (Read Transfer)	15		20			
t_{SRS}	Last SC to \overline{RAS} Set-Up Time (Serial Input)	30		40			
t_{SRD}	\overline{RAS} to First SC Delay Time (Serial Input)	25		30			
t_{SDD}	\overline{RAS} to Serial Input Delay Time	50		60			
t_{SDZ}	Serial Output Buffer Turn-Off Delay from \overline{RAS} (Pseudo Write Transfer)	10	50	10	60		10
t_{SZS}	Serial Input to First SC Delay Time	0		0			
t_{SCC}	SC Cycle Time	30		40			
t_{SC}	SC Pulse Width (SC High Time)	10		15			
t_{SCP}	SC Precharge Time (SC Low Time)	10		15			
t_{SCA}	Access Time from SC		25		35		9
t_{SOH}	Serial Output Hold Time from SC	5		5			
t_{SDS}	Serial Input Set-Up Time	0		0			
t_{SDH}	Serial Input Hold Time	20		30			
t_{SEA}	Access Time from \overline{SE}		25		35		9
t_{SE}	\overline{SE} Pulse Width	25		35			
t_{SEP}	\overline{SE} Precharge Time	25		35			
t_{SEZ}	Serial Output Buffer Turn-Off Delay from \overline{SE}	0	20	0	30		10
t_{SZE}	Serial Input to \overline{SE} Delay Time	0		0			
t_{SWS}	Serial Write Enable Set-Up Time	5		10			
t_{SEH}	Serial Write Enable Hold Time	15		20			
t_{SWIS}	Serial Write Disable Set-Up Time	5		10			
t_{SWIH}	Serial Write Disable Hold Time	15		20			

TC524257P/Z/J-10, TC524257P/Z/J-12

RASTER OPERATION WRITE CYCLE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (NOTES 5, 6, 7)

SYMBOL	PARAMETER	TC524257P/ Z/J-10		TC524257P/ Z/J-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
t_{FRC}	Write Cycle Time	220		260		ns	15
t_{FRWC}	Read-Write Cycle Time	280		330			15
t_{FPC}	Page Mode Write Cycle Time	120		145			15
t_{FPRWC}	Page Mode Read-Write Cycle Time	180		215			15
t_{FRAS}	\overline{RAS} Pulse Width	130		160			15
t_{FRSH}	\overline{RAS} Hold Time	80		100			15
t_{FCSH}	\overline{CAS} Hold Time	130		160			15
t_{FCAS}	\overline{CAS} Pulse Width	80		100			15
t_{FRWL}	Write Command to \overline{RAS} Lead Time	60		75			15
t_{FCWL}	Write Command to \overline{CAS} Lead Time	60		75		15	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance (A0 ~ A8)	-	8	pF
C_{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , $\overline{DT/OE}$, $\overline{WB/WE}$, SC, \overline{SE})	-	8	
C_{IO1}	Input/Output Capacitance (W1/I01 ~ W4/I04)	-	10	
C_{IO2}	Input/Output Capacitance (SI01 ~ SI04)	-	10	

TC524257P/Z/J-10, TC524257P/Z/J-12

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. These parameters depend on cycle rate.
4. These parameters depend on output loading. Specified values are obtained with the output open.
5. Power must be applied to the \overline{RAS} and $\overline{DT/OE}$ input signals to pull them "high" before or at the same time as the V_{CC} supply is turned on. After power-up, a pause of 200 μ seconds minimum is required with \overline{RAS} and $\overline{DT/OE}$ held "high." After the pause, a minimum of eight (8) \overline{RAS} and (8) SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{DT/OE}$ signal must be held "high." If the internal refresh counter is used, a minimum (8) \overline{CAS} -before- \overline{RAS} initialization cycles are required instead of (8) \overline{RAS} cycles.
6. AC measurements assume $t_T=5ns$.
7. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. RAM port outputs are measured with a load equivalent to 2 TTL loads and 100pF.
9. SAM port outputs are measured with a load equivalent to 2 TTL loads and 30pF. D_{OUT} comparator level: $V_{OH}/V_{OL}=2.0V/0.8V$.
10. t_{OFF} (max.), t_{OEZ} (max.), t_{SDZ} (max.) and t_{SEZ} (max.) define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge of early write cycles and to $\overline{WB/WE}$ leading edge in read-write cycles.
13. t_{WCS} , t_{RWD} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min.})$ and $t_{CWD} \geq t_{CWD}(\text{min.})$, the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .

TC524257P/Z/J-10, TC524257P/Z/J-12

DEVICE INFORMATION

RAM PORT OPERATION

Operation Truth Table

All operation modes of TC524257P/Z/J are determined by $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$, $\overline{\text{WB/WE}}$, and $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$. They are shown in the following tabel 1.

Table 1: Functional Truth Table

$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	ADDRESS	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	$\overline{\text{SE}}$	FUNCTION
H	H	*	*	*	*	Standby
	H	Valid	H → L	H	*	Read
	H	Valid	H	H → L	*	Write
	H	Valid (Row add.)	H	*	*	$\overline{\text{RAS}}$ only refresh
	L	*	H(1)	H	*	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh
	H	Valid	H	L	*	Write-per-Bit
	L	Valid (A0 ~ A3)	H(1)	L	*	Raster Operation Set-up
	H	Valid	L	H	*	Read Transfer
	H	Valid	L	L	L	Write Transfer
	H	Valid	L	L	H	Pseudo-Write Transfer

Note; H: V_{IH} , L: V_{IL} , *: V_{IH} or V_{IL}

- (1) The input level of $\overline{\text{DT/OE}}$ in the $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ timing is not restricted. However it is recommended that $\overline{\text{DT/OE}}$ be held 'High' because this input will be used for future expansion of the operation mode.

ADDRESSING

The 18 address bits required to decode 4-bits of the 1,048,576 cell locations within the Dynamic RAM memory array of the TC524257P/Z/J, are multiplexed onto 9 address input pins (A0 ~ A8). Nine row-address bits are latched on the falling edge of the row address strobe ($\overline{\text{RAS}}$) and the following nine column address bits are latched on the falling edge of the column address strobe ($\overline{\text{CAS}}$).

The row address inputs AX0 ~ AX3 are also used as operation code input signals in the raster operation set-up cycle.

DATA TRANSFER/OUTPUT ENABLE ($\overline{\text{DT/OE}}$)

The $\overline{\text{DT/OE}}$ input is a multifunction pin. When $\overline{\text{DT/OE}}$ is 'High' at the falling edge of $\overline{\text{RAS}}$, a normal DRAM cycle is performed and this input is used as an output enable. When $\overline{\text{DT/OE}}$ is 'Low' at the falling edge of $\overline{\text{RAS}}$, a data transfer operation is started between the RAM port and the SAM port.

TC524257P/Z/J-10, TC524257P/Z/J-12

WRITE-PER-BIT/WRITE-ENABLE ($\overline{WB}/\overline{WE}$)

The $\overline{WB}/\overline{WE}$ input is also a multifunction pin. For conventional DRAM cycle, the $\overline{WB}/\overline{WE}$ input is used in the same manner as standard DRAMs except when the write-per-bit function or the raster operation are used. When $\overline{WB}/\overline{WE}$ is 'low' at the falling edge of \overline{RAS} , the bit write-mask is enabled. When $\overline{WB}/\overline{WE}$ and \overline{CAS} are 'low' at the falling edge of \overline{RAS} , the raster operation set-up cycle is executed.

The $\overline{WB}/\overline{WE}$ input also determines the direction of data transfer between the DRAM memory array and the serial register. When $\overline{WB}/\overline{WE}$ is 'high' at the falling edge of \overline{RAS} , the data is transferred from RAM to SAM (read-transfer cycle). When $\overline{WB}/\overline{WE}$ is 'low' at the falling edge of \overline{RAS} , the data is transferred from SAM to RAM (write-transfer cycle).

WRITE-MASK DATA/DATA INPUT/OUTPUT (W1/I01 to W4/I04)

When the write-per-bit function is enabled, the mask data on the W1/I01 pins is latched into the write-mask register WMI at the falling edge of \overline{RAS} . Data is written into the DRAM on data lines where the write-mask data is a logic '1'. Writing is inhibited on data lines where the write-mask data is a logic '0'. The write-mask data is valid for only one cycle except for during raster operation. In the raster operation set-up cycle, the mask data is latched into the write-mask register WM2 at the falling edge of \overline{RAS} . The write-mask selected during the raster operation set-up cycle remains valid for all subsequent raster operation write, read-modify-write or page-mode write cycles.

PAGE MODE

The page mode feature of the TC524257P/Z/J allows data to be transferred into or multiple column locations of the same row by having multiple column cycles during a single active \overline{RAS} cycle.

For the initial page mode access, the output data is valid after the specified access time from \overline{RAS} . For all subsequent page mode read operations, the output data is valid after the specified access time from \overline{CAS} . As a result, page mode operation reduces power dissipation and improves data access time.

When the write-per-bit function is enabled, the mask data specified in the first write operation, at the falling edge of \overline{RAS} , is maintained throughout the page mode write cycle.

\overline{RAS} -ONLY REFRESH

The data in the DRAM cycle requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with ' \overline{RAS} -ONLY' cycles.

TC524257P/Z/J-10, TC524257P/Z/J-12

CAS-BEFORE-RAS REFRESH


The TC524257P/Z/J also offers an internal refresh function. When $\overline{\text{CAS}}$ is held 'low' for a specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes low, an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle. For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$.

During a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, $\overline{\text{WB}}/\overline{\text{WE}}$ must be 'high' at the falling edge of $\overline{\text{RAS}}$ to prevent a false raster operation set-up cycle from occurring.

HIDDEN REFRESH

A hidden refresh is a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh performed by holding $\overline{\text{CAS}}$ 'low' from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling $\overline{\text{RAS}}$ after the specified $\overline{\text{RAS}}$ -precharge period (refer to figure 1).

Figure 1: hidden refresh cycle



TC524257P/Z/J-10, TC524257P/Z/J-12

WRITE-PER-BIT FUNCTION

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. When $\overline{WB}/\overline{WE}$ is held 'low' at the falling edge of \overline{RAS} , during a random access operation, the write-mask is enabled. At the same time, the mask data on the W_i/IO_i pins is latched onto the write-mask register (WML). When a '0' is sensed on any of the W_i/IO_i pins, their corresponding write circuits are disabled and new data will not be written.

When a '1' is sensed on any of the W_i/IO_i pins, their corresponding write circuits will remain enabled so that new data is written. The truth table of the write-per-bit function is shown in table 2.

Table 2: Truth table for write-per-bit function

At the falling edge of \overline{RAS}				Function
\overline{CAS}	$\overline{DT}/\overline{OE}$	$\overline{WB}/\overline{WE}$	W_i/IO_i (i=1~4)	
H	H	H	*	Write Enable
H	H	L	1	Write Enable
			0	Write Mask

An example of the write-per-bit function illustrating its application to displays is shown in figures 2 and 3.

Figure 2: write-per-bit timing cycle





Figure 3: corresponding bit-map



TC524257P/Z/J-10, TC524257P/Z/J-12

RASTER OPERATION

The TC524257P/Z/J features a logic function which provides 16 modes of raster operation. The desired logic function mode is selected during the raster operation set-up cycle and remains in effect until another selection is made. During raster operation, the TC524257P/Z/J performs internal logic operations when data is written through the RAM port. As shown in figure 4, the result (fj) of the logic operation, between the input data and the data residing in the accessed memory location is stored back in the accessed memory location.




Figure 4: block diagram of raster operation

The row address inputs AX0 thru AX3 are used as operation code input signals in the raster operation set-up cycle.

Table 3 lists the operation assigned to the sixteen logic function modes.

Table 3: Truth table of raster operation

Operation Code				Symbol	Operation	Note	Operation Code				Symbol	Operation	Note
AX3	AX2	AX1	AX0				AX3	AX2	AX1	AX0			
0	0	0	0	ZERO	0	*1	1	0	0	0	NOR	$\overline{Dn + Mn}$	*2
0	0	0	1	AND1	$Dn \cdot Mn$	*2	1	0	0	1	ENOR	$\overline{Dn} \oplus \overline{Mn}$	*2
0	0	1	0	AND2	$\overline{Dn} \cdot Mn$	*2	1	0	1	0	INV1	\overline{Dn}	*1
0	0	1	1	INHIBIT	Mn	*2	1	0	1	1	OR2	$\overline{Dn} + Mn$	*2
0	1	0	0	AND3	$Dn \cdot \overline{Mn}$	*2	1	1	0	0	INV2	\overline{Mn}	*2
0	1	0	1	*3THROUGH	Dn	*1	1	1	0	1	OR3	$Dn + \overline{Mn}$	*2
0	1	1	0	EOR	$Dn \oplus Mn$	*2	1	1	1	0	NAND	$\overline{Dn} \cdot \overline{Mn}$	*2
0	1	1	1	OR1	$Dn + Mn$	*2	1	1	1	1	ONE	1	*1

Note: *1 Normal write cycle timing is applied.

*2 Raster operation write cycle timing must be applied.

*3 The 'THROUGH' operation mode allows input data to be written directly into the selected memory location without raster operation. Therefore, 'THROUGH' is used to reset the raster operation.

TC524257P/Z/J-10, TC524257P/Z/J-12

Figure 5: Raster operation set-up cycle




Figure 5 shows the timing diagram for the raster operation set-up cycle.


Both \overline{CAS} and $\overline{WB}/\overline{WE}$ must be low at the falling edge of \overline{RAS} . At this point, the operation code specified by row addresses AX0 thru AX3 determines the logic function to be performed and the mask data is latched into the write-mask register WM2. The logic function and mask data specified during the raster operation set-up cycle will remain in effect during all subsequent raster operation cycles, till another raster operation set-up cycle is executed to change the logic operation mode and mask data.

When the 'THROUGH' operation mode is selected, a logic operation is not performed but the mask data specified during the raster operation set-up cycle remains in effect during all subsequent raster operation cycles (persistent write per bit function).

Figure 6 shows an example of raster operation cycles with a write-per-bit cycle mixed in the sequence. During the write-per-bit cycle, the raster operation is inhibited and the mask data in register WM1 is used while the mask data in register WM2 is ignored. In the subsequent raster operation page mode cycle, the raster operation is reactivated and the mask data in register WM2 is used again.

TC524257P/Z/J-10, TC524257P/Z/J-12

Figure 6: Example of raster operation



TC524257P/Z/J-10, TC524257P/Z/J-12

TRANSFER OPERATION

The TC524257P/Z/J features bi-directional transfer capability from RAM to SAM and from SAM to RAM. A transfer consists of loading 512 words by 4-bits of data from one port into the other. During a transfer cycle, RAM port and SAM port operations are restricted.

There are three types of transfer operations: read transfer, write transfer and pseudo-write transfer. As shown in table 4, the type of transfer operation is determined by $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$, $\overline{\text{WB/WE}}$ and $\overline{\text{SE}}$ at the falling edge of $\overline{\text{RAS}}$.

Table 4: Truth table of transfer operation

At the falling edge of $\overline{\text{RAS}}$					Transfer direction
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	$\overline{\text{SE}}$		
H	L	H	*	Read/real-time read transfer cycle	RAM \rightarrow SAM
H	L	L	L	Write-transfer cycle	SAM \rightarrow RAM
H	L	L	H	Pseudo-write transfer cycle	-

*: high or low

READ-TRANSFER CYCLE

A read-transfer consists of loading a selected row of data from the RAM array into the SAM register. A read-transfer is accomplished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low and $\overline{\text{WB/WE}}$ high at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row to be transferred into the SAM.


The actual data transfer completed at the rising edge of $\overline{\text{DT/OE}}$.

When the transfer is completed, the SIO lines are set into the output mode.

In a read/real-time read-transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{\text{DT/OE}}$ and becomes valid on the SIO lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock(SC) cycle.

The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$. (refer to figure 7).


Figure 7: block diagram of RAM port and SAM port during read transfer



TC524257P/Z/J-10, TC524257P/Z/J-12

In a read-transfer cycle (which is preceded by a write-transfer cycle), the SC clock must be held at a constant V_{IL} or V_{IH}, after the SC precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{TSD} from the rising edge of $\overline{DT}/\overline{OE}$ (refer to Figure 8).


Figure 8: Read-transfer cycle (preceded by a write-transfer cycle)



In a real-time read-transfer cycle (which is preceded by another read-transfer cycle), the previous row data appears on the SIO lines until the specified t_{SCA} access time from the same rising edge of SC.

This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed, without any timing loss. To make this continuous data flow possible: the rising edge of $\overline{DT}/\overline{OE}$ must be synchronized with RAS, CAS and the subsequent rising edge of SC (refer to Figure 9).

Figure 9: Real-time read transfer cycle





TC524257P/Z/J-10, TC524257P/Z/J-12

WRITE-TRANSFER CYCLE

A write-transfer cycle consists of loading the content of the SAM data register into a selected row of the RAM array. A write-transfer is accomplished by $\overline{\text{CAS}}$ high, $\overline{\text{DT/OE}}$ low, $\overline{\text{WB/WE}}$ low and $\overline{\text{SE}}$ low at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of $\overline{\text{CAS}}$ determines the start address of the serial pointer of the SAM. After the write-transfer is completed, the SIO lines are in the input mode so that serial data synchronized with SC can be loaded.

When two consecutive write-transfer operations are performed, there is a delay in availability between the last bit of the previous row and the first bit of the new row. Consequently the SC clock must be held at a constant V_{IL} or V_{IH} after the SC precharge time t_{SC} has been satisfied, a rising edge of the SC clock until after a specified delay t_{SRD} from the rising edge of $\overline{\text{RAS}}$ (refer to figure 10).

Figure 10: Write-transfer cycle




TC524257P/Z/J-10, TC524257P/Z/J-12

PSEUDO-WRITE-TRANSFER CYCLE

The pseudo-write-transfer cycle switches SIO lines from serial output mode to serial input mode. A pseudo-write-transfer is accomplished by holding $\overline{\text{CAS}}$ high, $\overline{\text{DT}}/\overline{\text{OE}}$ low, $\overline{\text{WB}}/\overline{\text{WE}}$ low and $\overline{\text{SE}}$ high at the falling edge of $\overline{\text{RAS}}$. The pseudo-write-transfer cycle must be performed after a read-transfer cycle if the subsequent operation is a write-transfer cycle.

There is a timing delay associated with the switching of the SIO lines from serial output mode to serial input mode. During this period, the SC clock must be held at a constant V_{IL} or V_{IH} after the t_{SC} precharge time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{SRD} from the rising edge of $\overline{\text{RAS}}$ (refer to Figure 11).

Figure 11: Pseudo-write-transfer cycle




TC524257P/Z/J-10, TC524257P/Z/J-12

SAM PORT OPERATION

The TC524257P/Z/J is provided with a 512-word by 4-bit serial access memory (SAM). High-speed read and write operation may be performed through the SAM port independent of the RAM port operations, except during transfer operations. The preceding transfer operation determines the direction of data flow through the SAM registers.

Data may be read out of the SAM port after a read-transfer cycle (RAM → SAM) has been performed. Data can be shifted out of the SAM port starting at any of the 512-bit locations. This tap location corresponds to the column address selected at the falling edge of $\overline{\text{CAS}}$ during the read-transfer cycle. The SAM registers are configured as circular data registers. The data is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit.



Tap location determined by column address of read-transfer cycle.

Subsequent real-time-read-transfer may be performed on-the-fly as many times as desired within the refresh constraint of the DRAM memory array.

A pseudo-write-transfer cycle must be performed in order to write data into the SAM port. This cycle switches the SAM port operation from output mode to input mode. Data is not transferred during a pseudo-write-transfer cycle. A write-transfer cycle (SAM → RAM) may then be performed. The data in the SAM registers is loaded into the RAM row selected by the row address at the falling edge of $\overline{\text{RAS}}$. The start address of SAM registers is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Table 5: Truth table for SAM operation

Preceding Transfer Cycle	SAM port operation	$\overline{\text{DT}}/\overline{\text{OE}}$ (at the falling edge of $\overline{\text{RAS}}$)	SC	SL	Function
read-transfer	serial output mode	H*		L	enable serial read
				H	disable serial read
write-transfer	serial input mode			L	enable serial write
				H	disable serial write

* When simultaneous operation are being performed on the RAM port and the SAM port, $\overline{\text{DT}}/\overline{\text{OE}}$ must be held high at the falling edge of $\overline{\text{RAS}}$ so as not to perform a false transfer cycle.

TC524257P/Z/J-10, TC524257P/Z/J-12

SERIAL CLOCK (SC)

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial-read, the output data becomes valid on the SIO pins after the maximum specified serial access time t_{SCA} from the rising edge of SC.

The serial clock SC also increments the 9-bit serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the starting location which is determined by the column address in the read-transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will place it at the least significant address location (decimal 0).

SERIAL ENABLE (\overline{SE})

The \overline{SE} input is used to enable serial access operation. In a serial-read cycle, \overline{SE} is used as an output control. In a serial-write cycle, \overline{SE} is used as a write enable control. When \overline{SE} is high, serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is high.

SERIAL INPUT/OUTPUT (SIO1 ~ SIO4)

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent transfer cycle. When a read-transfer cycle is performed, the SAM port is in the output mode. When a pseudo-write cycle is performed, the SAM port operation is switched from output mode to input mode.

During subsequent write-transfer cycle, the SAM port remains in the input mode.


REFRESH

The SAM data registers are static flip-flops therefore a refresh is not required.

TC524257P/Z/J-10, TC524257P/Z/J-12


TIMING WAVEFORMS

READ CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

WRITE CYCLE (EARLY WRITE)




TC524257P/Z/J-10, TC524257P/Z/J-12

WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




TC524257P/Z/J-10, TC524257P/Z/J-12

READ-WRITE/READ-MODIFY-WRITE CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

PAGE MODE READ CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

PAGE MODE WRITE CYCLE (EARLY WRITE)




TC524257P/Z/J-10, TC524257P/Z/J-12

PAGE MODE READ-MODIFY-WRITE CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

RAS ONLY REFRESH CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

CAS BEFORE RAS REFRESH CYCLE




Note: A0 ~ A8 = Don't Care

 Don't Care


TC524257P/Z/J-10, TC524257P/Z/J-12

HIDDEN REFRESH CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

REAL TIME READ TRANSFER CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

READ TRANSFER CYCLE (Previous transfer is write transfer)




TC524257P/Z/J-10, TC524257P/Z/J-12

WRITE TRANSFER CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

PSEUDO WRITE TRANSFER CYCLE




TC524257P/Z/J-10, TC524257P/Z/J-12

SERIAL READ CYCLE (\overline{SE} CONTROLLED OUTPUTS)



Don't Care

SERIAL READ CYCLE ($\overline{SE}=V_{IL}$)




Note: $\overline{SE}=V_{IL}$


Don't Care

TC524257P/Z/J-10, TC524257P/Z/J-12

SERIAL WRITE CYCLE (\overline{SE} CONTROLLED WRITE)




SERIAL WRITE CYCLE ($\overline{SE}=V_{IL}$)




Note: $\overline{SE}=V_{IL}$

TC524257P/Z/J-10, TC524257P/Z/J-12

RASTER OPERATION SET-UP CYCLE




Note: A4 ~ A8 Don't Care

 Don't Care


TC524257P/Z/J-10, TC524257P/Z/J-12

RASTER OPERATION WRITE CYCLE (EARLY WRITE)




TC524257P/Z/J-10, TC524257P/Z/J-12

RASTER OPERATION WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




TC524257P/Z/J-10, TC524257P/Z/J-12

RASTER OPERATION READ-WRITE/READ-MODIFY-WRITE CYCLE



TC524257P/Z/J-10, TC524257P/Z/J-12


RASTER OPERATION PAGE MODE WRITE CYCLE



TC524257P/Z/J-10, TC524257P/Z/J-12

OUTLINE DRAWINGS

Plastic DIP



Note: Each lead pitch is 2.54mm.



All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.28 leads.

All dimensions are in millimeters.

TC524257P/Z/J-10, TC524257P/Z/J-12

Plastic ZIP

Unit in mm



ZIP28-P-400

Note: Each lead pitch is 1.27mm.




All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TC524257P/Z/J-10, TC524257P/Z/J-12

• Plastic SOJ

Unit in mm



SOJ32-P-400

Note: Each lead pitch is 1.27mm

All dimensions are in millimeters.

TC524257P/Z/J-10, TC524257P/Z/J-12

DRAM Modules

TOSHIBA MOS MEMORY PRODUCTS

THM81000AS/AL-70, 80, 10
THM81020AL-70, 80, 10

DESCRIPTION

The THM81000AS is a 1,048,576 words by 8 bits dynamic RAM module which assembled 8 pcs of TC511000AJ on the printed circuit board.

The THM81000AS is optimized for application to the systems which are required high density and large capacity such as main memory of the computers and an image memory systems, and to the others which are requested compact size.


FEATURES

- 1,048,576 words by 8 bits organization
- Fast access time

	THM81000AS/AL, THM81020AL		
	-70	-80	-10
t_{RAC} RAS Access Time	70ns	80ns	100ns
t_{AA} Column Address Access Time	35ns	40ns	50ns
t_{CAC} CAS Access Time	20ns	20ns	25ns
t_{RC} Cycle Time	130ns	150ns	180ns
t_{PC} Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of $5V \pm 10\%$
- Low power
 - 3520mW MAX. Operating (THM81000AS/AL-70, THM81020AL-70)
 - 3080mW MAX. Operating (THM81000AS/AL-80, THM81020AL-80)
 - 2640mW MAX. Operating (THM81000AS/AL-10, THM81020AL-10)
 - 44mW MAX. Standby
- \overline{CAS} before \overline{RAS} refresh, \overline{RAS} only refresh, Hidden refresh, and Fast Page Mode capability.
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms


PIN CONNECTION (TOP VIEW)



PIN NAMES	
A0 ~ A9	Address Inputs
DQ0 ~ DQ7	Data Input/Outputs
\overline{CAS}	Column Address Strobe
\overline{RAS}	Row Address Strobe
\overline{W}	Read/Write Input
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

THM81000AS/AL-70, 80,10
THM81020AL-70, 80, 10

BLOCK DIAGRAM



THM81000AS/AL-70, 80, 10

THM81020AL-70, 80, 10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1.0 ~ 7.0	V	1
Output Voltage	V _{OUT}	-1.0 ~ 7.0	V	1
Power Supply Voltage	V _{CC}	-1.0 ~ 7.0	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 125	°C	1
Soldering Temperature Time	T _{SOLDER}	260 . 10	°C . sec	1
Power Dissipation	P _D	4.8	W	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: $t_{\text{RC}}=t_{\text{RC}}$ MIN.)	THMxxxxxx-70	-	640	mA	3, 4
		THMxxxxxx-80	-	560		
		THMxxxxxx-10	-	480		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{\text{IH}}$)	-	16	mA		
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=V_{\text{IH}}$: $t_{\text{RC}}=t_{\text{RC}}$ MIN.)	THMxxxxxx-70	-	640	mA	3
		THMxxxxxx-80	-	560		
		THMxxxxxx-10	-	480		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode $\overline{\text{RAS}}=V_{\text{IL}}$, $\overline{\text{CAS}}$ Address Cycling: $t_{\text{PC}}=t_{\text{PC}}$ MIN.)	THMxxxxxx-70	-	480	mA	3, 4
		THMxxxxxx-80	-	400		
		THMxxxxxx-10	-	320		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{\text{CC}}-0.2\text{V}$)	-	8	mA		
I _{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: $t_{\text{RC}}=t_{\text{RC}}$ MIN.)	THMxxxxxx-70	-	640	mA	3
		THMxxxxxx-80	-	560		
		THMxxxxxx-10	-	480		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any Input ($0\text{V} \leq V_{\text{IN}} \leq 6.5\text{V}$, All Other Pins not under Test=0V)	-80	80	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, $0\text{V} \leq V_{\text{OUT}} \leq 5.5\text{V}$)	-20	20	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

THM81000AS/AL-70, 80,10

THM81020AL-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=0~70°C)(Notes 5, 6, 7)

SYMBOL	PARAMETER	THM81000AS/AL, THM81020AL						UNIT	NOTES
		-70		-80		-10			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t _{PC}	Fast Page Mode Cycle Time	40		45	-	55	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	70	-	80	-	100	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	20	-	20	-	25	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	-	35	-	40	-	50	ns	8
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	8
t _{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50	-	60	-	70	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	20	-	20	-	25	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70	-	80	-	100	-	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	20	60	25	75	ns	13
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	35	15	40	20	50	ns	14
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	5	-	ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t _{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10
t _{RRH}	Read Command Hold Time referenced to $\overline{\text{RAS}}$	0	-	0	-	0	-	ns	10

THM81000AS/AL-70, 80, 10 THM81020AL-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	THM81000AS/AL, THM81020AL						UNITS	NOTES
		-70		-80		-10			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{CPN}	\overline{CAS} Precharge Time	10	-	10	-	15	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A0\sim A9$, \overline{W} , \overline{CAS} , \overline{RAS})	-	60	pF
C_{DQ}	I/O Capacitance ($DQ0\sim DQ7$)	-	15	pF

THM81000AS/AL-70, 80,10


THM81020AL-70, 80, 10

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} , depend on output loading. Specified values are obtained with the output open.
5. An initial pause of $200\mu s$ is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5ns$.
7. $V_{IH}(min.)$ and $V_{IL}(max.)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and $100pF$.
9. $t_{OFF}(max.)$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge.
12. t_{WCS} is not restrictive operating parameters. This is included the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(min.)$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance).
13. Operation within the $t_{RCD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RCD}(max.)$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(max.)$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(max.)$ limit insures that $t_{RAC}(max.)$ can be met. $t_{RAD}(max.)$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(max.)$ limit, then access time is controlled by t_{AA} .

THM81000AS/AL-70, 80, 10
THM81020AL-70, 80, 10


READ CYCLE




THM81000AS/AL-70, 80, 10

THM81020AL-70, 80, 10


EARLY WRITE CYCLE



 : "H" or "L"

THM81000AS/AL-70, 80, 10 THM81020AL-70, 80, 10


FAST PAGE MODE READ CYCLE



THM81000AS/AL-70, 80, 10

THM81020AL-70, 80, 10


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




▨ : "H" or "L"

THM81000AS/AL-70, 80,10
THM81020AL-70, 80, 10

RAS ONLY REFRESH CYCLE





: "H" or "L"

Note: \overline{WRITE} ="H" or "L", A9="H" or "L"

THM81000AS/AL-70, 80, 10
THM81020AL-70, 80, 10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




 : "H" or "L"

Note: $\overline{\text{WRITE}} = \text{"H"}$ or "L" , $\text{A0} \sim \text{A9} = \text{"H"}$ or "L"

THM81000AS/AL-70, 80,10
THM81020AL-70, 80, 10


HIDDEN REFRESH CYCLE (READ)




THM81000AS/AL-70, 80, 10

THM81020AL-70, 80, 10


HIDDEN REFRESH CYCLE (WRITE)



 : "H" or "L"

THM81000AS/AL-70, 80, 10
THM81020AL-70, 80, 10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




THM81000AS/AL-70, 80,10

THM81020AL-70, 80, 10


OUTLINE DRAWINGS

- THM81000AS

Unit: mm



- THM81000AL





THM81000AS/AL-70, 80, 10
THM81020AL-70, 80, 10


OUTLINE DRAWINGS

- THM81020AL

Unit: mm



THE BACK SIDE



THM81000AS/AL-70, 80,10
THM81020AL-70, 80, 10

TOSHIBA MOS MEMORY PRODUCTS

THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10

DESCRIPTION

The THM91000AS/AL is a 1,048,576 words by 9 bits dynamic RAM module which assembled 9 pcs of TC511000AJ on the printed circuit board.

The THM91000AS/AL is optimized for application to the systems which are required high density and large capacity such as main memory of the computers and an image memory systems, and to the others which are requested compact size.

FEATURES


- 1,048,576 words by 9 bits organization
- Fast access time

		THM91000AS/AL, THM91020AL		
		-70	-80	-10
t_{RAC}	RAS Access Time	70 ns	80 ns	100 ns
t_{AA}	Column Address Access Time	35 ns	40 ns	50 ns
t_{CAC}	CAS Access Time	20 ns	20 ns	25 ns
t_{RC}	Cycle Time	130 ns	150 ns	180 ns
t_{PC}	Fast Page Mode Cycle Time	40 ns	45 ns	55 ns


- Single power supply of 5V±10%
- Lower power
 - 3960mW MAX. Operating (THM91000AS/AL-70, THM91020AL-70)
 - 3465mW MAX. Operating (THM91000AS/AL-80, THM91020AL-80)
 - 2970mW MAX. Operating (THM91000AS/AL-10, THM91020AL-10)
 - 49.5mW MAX. Standby
- CAS before RAS refresh, RAS only refresh, Hidden refresh, and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms

PIN CONNECTION


(TOP VIEW) THM91000AS



THM91000AL



THM91020AL




PIN NAMES

A0 ~ A9	Address Inputs
DQ0 ~ DQ7	Data Input/Outputs
D8	Data Input
Q8	Data Output
CAS	Column Address Strobe
RAS	Row Address Strobe
\bar{W}	Read/Write Input
CAS8	Column Address Strobe
V _{CC}	Power (+5V)
V _{SS}	Ground
N.C.	No Connection

THM91000AS/AL-70, 80, 10

THM91021AL-70, 80, 10

BLOCK DIAGRAM



THM91000AS/AL-70, 80, 10 THM91021AL-70, 80, 10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V_{IN}	-1.0~7.0	V	1
Output Voltage	V_{OUT}	-1.0~7.0	V	1
Power Supply Voltage	V_{CC}	-1.0~7.0	V	1
Operating Temperature	T_{OPR}	0~70	°C	1
Storage Temperature	T_{STG}	-55~125	°C	1
Soldering Temperature · Time	T_{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P_D	5.4	W	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS ($T_a=0\sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4		6.5	V	2
V_{IL}	Input Low Voltage	-1.0		0.8	V	2

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (RAS, CAS, Address Cycling: $t_{RC}=t_{RC\ MIN.}$)	THMxxxxxx-70	-	720	mA	3, 4
		THMxxxxxx-80	-	630		
		THMxxxxxx-10	-	540		
I_{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS=CAS= V_{IH})		-	18	mA	
I_{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS= V_{IH} : $t_{RC}=t_{RC\ MIN.}$)	THMxxxxxx-70	-	720	mA	3
		THMxxxxxx-80	-	630		
		THMxxxxxx-10	-	540		
I_{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode (RAS= V_{IL} , CAS Address Cycling: $t_{PC}=t_{PC\ MIN.}$)	THMxxxxxx-70	-	540	mA	3, 4
		THMxxxxxx-80	-	450		
		THMxxxxxx-10	-	360		
I_{CC5}	STANDBY CURRENT Power Supply Standby Current (RAS=CAS= $V_{CC}-0.2V$)		-	9	mA	
I_{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (RAS, CAS Cycling: $t_{RC}=t_{RC\ MIN.}$)	THMxxxxxx-70	-	720	mA	3
		THMxxxxxx-80	-	630		
		THMxxxxxx-10	-	540		
$I_{I(L)}$	INPUT LEAKAGE CURRENT Input Leakage Current, any Input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins not under Test=0V)		-90	90	μA	
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (DOUT is disabled, $0V \leq V_{OUT} \leq 5.5V$)		-20	20	μA	
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT}=5\text{-mA}$)		2.4	-	V	
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT}=4.2\text{mA}$)		-	0.4	V	

THM91000AS/AL-70, 80, 10

THM91021AL-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{CC}=5V±10%, T_a=0~70°C)(Notes 5, 6, 7)

SYMBOL	PARAMETER	THM91000AS/AL, THM91020AL						UNIT	NOTES
		-70		-80		-10			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t _{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	70	-	80	-	100	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	20	-	20	-	25	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	-	35	-	40	-	50	ns	8
t _{CLZ}	$\overline{\text{CAS}}$ to Output in Low-Z	0	-	0	-	0	-	ns	8
t _{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50	-	60	-	70	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	80	100,000	80	100,000	100	100,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	20	-	20	-	25	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70	-	80	-	100	-	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	20	60	25	75	ns	13
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	35	15	40	20	50	ns	14
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	5	-	ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t _{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	

THM91000AS/AL-70, 80, 10 THM91021AL-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	THM91000AS/AL, THM91020AL						UNITS	NOTES
		-70		-80		-10			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC} H	Read Command Hold Time	0	-	0	-	0	-	ns	10
t _{RR} H	Read Command Hold Time referenced to $\overline{\text{RAS}}$	0	-	0	-	0	-	ns	10
t _{WC} H	Write Command Hold Time	15	-	15	-	20	-	ns	
t _{WC} R	Write Command Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t _R WL	Write Command to $\overline{\text{RAS}}$ Lead Time	20	-	20	-	25	-	ns	
t _C WL	Write Command to $\overline{\text{CAS}}$ Lead Time	20	-	20	-	25	-	ns	
t _{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t _{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t _{DH} R	Data Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{REF}	Refresh Period	-	8	-	8	-	8	ms	
t _{WC} S	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t _C SR	$\overline{\text{CAS}}$ Set-Up Time (CAS before $\overline{\text{RAS}}$ Cycle)	10	-	10	-	10	-	ns	
t _C HR	$\overline{\text{CAS}}$ Hold Time (CAS before $\overline{\text{RAS}}$ Cycle)	30	-	30	-	30	-	ns	
t _R PC	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0	-	0	-	0	-	ns	
t _C PT	$\overline{\text{CAS}}$ Precharge Time (CAS before $\overline{\text{RAS}}$ Counter Test Cycle)	40	-	40	-	50	-	ns	
t _C PN	$\overline{\text{CAS}}$ Precharge Time	10	-	10	-	15	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1\text{MHz}$, $T_a=0\sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0~A9, $\overline{\text{W}}$, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$)	-	60	pF
C _{I2}	Input Capacitance (D8, $\overline{\text{CAS}}$)	-	7	pF
C _{DQ}	I/O Capacitance (DQ0~DQ7)	-	15	pF
C _Q	Output Capacitance (Q8)	-	10	pF

THM91000AS/AL-70, 80, 10


THM91021AL-70, 80, 10

NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge.
12. t_{WCS} is not restrictive operating parameters. This is included the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance).
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10


READ CYCLE



THM91000AS/AL-70, 80, 10

THM91021AL-70, 80, 10


EARLY WRITE CYCLE



▨ : "H" or "L"


THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10

FAST PAGE MODE READ CYCLE



THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




▨ : "H" or "L"

THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10

RAS ONLY REFRESH CYCLE





 : "H" or "L"

Note: WRITE="H" or "L", AS="H" or "L"

THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10

CAS BEFORE RAS REFRESH CYCLE




 : "H" or "L"

Note: \overline{WRITE} ="H" or "L", A0~A9="H" or "L"

THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10


HIDDEN REFRESH CYCLE (READ)




THM91000AS/AL-70, 80, 10

THM91021AL-70, 80, 10


HIDDEN REFRESH CYCLE (WRITE)



 : "H" or "L"

THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10

CAS BEFORE RAS REFRESH CYCLE TEST CYCLE




THM91000AS/AL-70, 80, 10 THM91021AL-70, 80, 10


OUTLINE DRAWINGS

• THM91000AS

Unit in mm



• THM91000AL




THM91000AS/AL-70, 80, 10
THM91021AL-70, 80, 10

OUTLINE DRAWINGS


• THM91020AL

Unit in mm

THE FRONT SIDE



THE BACK SIDE



THM91000AS/AL-70, 80, 10

THM91021AL-70, 80, 10

TOSHIBA MOS MEMORY PRODUCTS

THM91010AS-70, 80, 10

DESCRIPTION

The THM91010AS is a 1,048,576 words by 9 bits dynamic RAM module which assembled 9 pcs of TC511000AJ on the printed circuit board.

The THM91010AS is optimized for application to the systems which are required high density and large capacity such as main memory of the computers and an image memory systems, and to the others which are requested compact size.

FEATURES


- 1,048,576 words by 9 bits organization
- Fast access time

	THM91010AS-70	THM91010AS-80	THM91010AS-10
t_{RAC} \overline{RAS} Access Time	70ns	80ns	100ns
t_{AA} Column Address Access Time	35ns	40ns	50ns
t_{CAC} \overline{CAS} Access Time	20ns	20ns	25ns
t_{RC} Cycle Time	130ns	150ns	180ns
t_{PC} Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±10%
- Low power
 - 3960mW MAX. Operating (THM91010AS-70)
 - 3465mW MAX. Operating (THM91010AS-80)
 - 2970mW MAX. Operating (THM91010AS-10)
 - 49.5mW MAX. Standby
- \overline{CAS} before \overline{RAS} refresh, \overline{RAS} only refresh, Hidden refresh, and Fast Page Mode capability.
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms

PIN CONNECTION

(TOP VIEW)




PIN NAMES

A0 ~ A9	Address Inputs
DQ0 ~ DQ8	Data Input/Outputs
\overline{CAS}	Column Address Strobe
\overline{RAS}	Row Address Strobe
\overline{W}	Read/Write Input
PD1, 2	Presence Detect (Ground)
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

THM91010AS-70, 80, 10

BLOCK DIAGRAM



THM91010AS-70, 80, 10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1.0 ~ 7.0	V	1
Output Voltage	V _{OUT}	-1.0 ~ 7.0	V	1
Power Supply Voltage	V _{CC}	-1.0 ~ 7.0	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 125	°C	
Soldering Temperature . Time	T _{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P _D	5.4	W	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4		6.5	V	2
V _{IL}	Input Low Voltage	-1.0		0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	THM91010AS-70	-	720	mA	3, 4
		THM91010AS-80	-	630		
		THM91010AS-10	-	540		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	18	mA		
I _{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	THM91010AS-70	-	720	mA	3
		THM91010AS-80	-	630		
		THM91010AS-10	-	540		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} Address Cycling: $t_{PC}=t_{PC}$ MIN.)	THM91010AS-70	-	540	mA	3, 4
		THM91010AS-80	-	450		
		THM91010AS-10	-	360		
I _{CC3}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	9	mA		
I _{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} B fore \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	THM91010AS-70	-	720	mA	3
		THM91010AS-80	-	630		
		THM91010AS-10	-	540		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any Input ($0V \leq V_{IN} \leq 6.5V$, All Other Pine not under Test=0V)	-90	90	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (DOUT is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-20	20	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

THM91010AS-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	THM91010AS-70		THM91010AS-80		THM91010AS-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t_{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	70	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t_{CPA}	Access Time from \overline{CAS} Pre-charge	-	35	-	40	-	50	ns	8
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	50	-	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	70	-	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	50	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	5	-	ns	
t_{CP}	\overline{CAS} Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	-	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	

THM91010AS-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	THM91010AS-70		THM91010AS-80		THM91010AS-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{CPN}	\overline{CAS} Precharge Time	10	-	10	-	15	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A0\sim A9, \overline{W}, \overline{CAS}, \overline{RAS}$)	-	60	pF
C_{DQ}	I/O Capacitance ($DQ0\sim DQ8$)	-	15	pF

THM91010AS-70, 80, 10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge.
12. t_{WCS} is not restrictive operating parameters. This is included the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance).
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

READ CYCLE




THM91010AS-70, 80, 10


EARLY WRITE CYCLE



▨ : "H" or "L"


FAST PAGE MODE READ CYCLE



 : "H" or "L"


THM91010AS-70, 80, 10


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



▨ : "H" or "L"

RAS ONLY REFRESH CYCLE




 : "H" or "L"

Note: $\overline{\text{WRITE}}$ ="H" or "L", A9 ="H" or "L"


THM91010AS-70, 80, 10

CAS BEFORE RAS REFRESH CYCLE




Note: $\overline{\text{WRITE}} = \text{"H" or "L"}, \text{A0} \sim \text{A9} = \text{"H" or "L"}$

HIDDEN REFRESH CYCLE (READ)




THM91010AS-70, 80, 10

HIDDEN REFRESH CYCLE (WRITE)



CAS BEFORE RAS REFRESH CYCLE TEST CYCLE




THM91010AS-70, 80, 10

OUTLINE DRAWINGS

- THM91010AS

Unit in mm



TOSHIBA MOS MEMORY PRODUCTS

THM362500AS-70, 80, 10

DESCRIPTION

The THM362500AS is a 262,144 words by 36 bits dynamic RAM module which assembled 8 pcs of TC514256AJ and 4 pcs of TMM51256T on the printed circuit board. The THM362500AS can be as well used as 524,288 words by 18 bits dynamic RAM module, by means of connecting DQ0 and DQ18, DQ1 and DQ19, DQ2 and DQ20,, DQ17 and DQ35, respectively. The THM362500AS is optimized for application to the systems which are required high density and large capacity such as main memory of the computers and an image memory systems, and to the others which are requested compact size.


FEATURES

- 262,144 words by 36 bits organization
- Fast access time and cycle time

	THM362500AS-70	THM362500AS-80	THM362500AS-10
t _{RAC} RAS Access Time	70ns	80ns	100ns
t _{AA} Column Address Access Time	35ns	40ns	50ns
t _{CAC} CAS Access Time	20ns	20ns	25ns
t _{RC} Cycle Time	130ns	150ns	180ns
t _{PC} Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±5%
- Low power
5,280mW MAX. Operating (THM362500AS-70)
4,620mW MAX. Operating (THM362500AS-80)
3,960mW MAX. Operating (THM362500AS-10)
66mW MAX. Standby
- CAS before RAS refresh, RAS only refresh, Hidden refresh, and Fast Page Mode capability.
- All inputs and outputs TTL compatible
- 512 refresh cycles/4ms

PIN CONNECTION (TOP VIEW)



1	V _{SS}	13	A1	25	DQ24	37	DQ17	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	DQ35	50	DQ27	62	DQ33
3	DQ18	15	A3	27	DQ25	39	V _{SS}	51	DQ10	63	DQ15
4	DQ1	16	A4	28	A7	40	CAS0	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	CAS2	53	DQ11	65	DQ16
6	DQ2	18	A6	30	V _{CC}	42	CAS3	54	DQ29	66	NC
7	DQ20	19	NC	31	A8	43	CAS1	55	DQ12	67	*1
8	DQ3	20	DQ4	32	NC	44	RAS0	56	DQ30	68	*2
9	DQ21	21	DQ22	33	NC	45	NC	57	DQ13	69	*3
10	V _{CC}	22	DQ5	34	RAS2	46	NC	58	DQ31	70	*4
11	NC	23	DQ23	35	DQ26	47	W	59	V _{CC}	71	NC
12	A0	24	DQ6	36	DQ8	48	NC	60	DQ32	72	V _{SS}


PIN NAMES

A0 ~ A8	Address Inputs
DQ0 ~ DQ35	Data Input/Outputs
CAS0 ~ CAS3	Column Address Strobe
RAS0, RAS2	Row Address Strobe
W	Read/Write Input
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

	-70	-80	-10
*1	V _{SS}	V _{SS}	V _{SS}
*2	NC	NC	NC
*3	V _{SS}	NC	V _{SS}
*4	NC	V _{SS}	V _{SS}

THM362500AS-70, 80, 10

BLOCK DIAGRAM



THM362500AS-70, 80, 10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1.0 ~ 7.0	V	1
Output Voltage	V _{OUT}	-1.0 ~ 7.0	V	1
Power Supply Voltage	V _{CC}	-1.0 ~ 7.0	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 125	°C	1
Soldering Temperature . Time	T _{SOLDER}	260 . 10	°C . sec	1
Power Dissipation	P _D	7.2	W	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (T_c=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.75	5.0	5.25	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±5%, T_c=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: t _{RC} =t _{RC} MIN.)	THM362500AS-70	-	960	mA	3,4
		THM362500AS-80	-	840		
		THM362500AS-10	-	720		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$)	-	24	mA		
I _{CC3}	$\overline{\text{RAS}}$ ONLY REFRESH CURRENT Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=V_{IH}$: t _{RC} =t _{RC} MIN.)	THM362500AS-70	-	960	mA	3
		THM362500AS-80	-	840		
		THM362500AS-10	-	720		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{\text{RAS}}=V_{IL}$, $\overline{\text{CAS}}$ Address Cycling: t _{PC} =t _{PC} MIN.)		-	720	mA	3,4
		THM362500AS-80	-	600		
		THM362500AS-10	-	480		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$)	-	12	mA		
I _{CC6}	$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CURRENT Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: t _{RC} =t _{RC} MIN.)	THM362500AS-70	-	960	mA	3
		THM362500AS-80	-	840		
		THM362500AS-10	-	720		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any Input (0V ≤ V _{IN} ≤ 6.5V, All Other Pins not under Test=0V)	-120	120	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, 0V ≤ V _{OUT} ≤ 5.25V)	-10	10	μA		
I _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V		

THM362500AS-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 5\%$, $T_c=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	THM362500AS-70		THM362500AS-80		THM362500AS-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t_{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	70	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t_{CPA}	Access Time from \overline{CAS} Precharge	-	35	-	40	-	50	ns	8
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	6
t_{RP}	\overline{RAS} Precharge Time	50	-	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	16,000	80	16,000	100	16,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	70	-	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	50	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	10	-	ns	
t_{CP}	\overline{CAS} Precharge Time (Fast Page Mode)	10	-	10	0	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t_{ASH}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	-	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	

THM362500AS-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	THM362500AS-70		THM362500AS-80		THM362500AS-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Date Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Date Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{CPN}	\overline{CAS} Precharge Time	10	-	10	-	15	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 5\%$, $f=1MHz$, $T_c=0\sim 70^\circ C$)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CI1	Input Capacitance ($A0 \sim A8$)	-	88	pF
CI2	Input Capacitance (\overline{W})	-	84	pF
CI3	Input Capacitance ($\overline{RAS0}$, $\overline{RAS2}$)	-	42	pF
CI4	Input Capacitance ($\overline{CAS0} \sim \overline{CAS3}$)	-	36	pF
CDQ1	I/O Capacitance ($DQ0 \sim 7$, $9 \sim 16$, $18 \sim 25$, $27 \sim 34$)	-	17	pF
CDQ2	I/O Capacitance ($DQ8$, 17 , 26 , 35)	-	22	pF

THM362500AS-70, 80, 10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge.
12. t_{WCS} is not restrictive operating parameters. This is included the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance).
13. Operation within the $t_{RCS}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit, insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .


READ CYCLE



THM362500AS-70, 80, 10


EARLY WRITE CYCLE



 : "H" or "L"


THM362500AS-70, 80, 10


FAST PAGE MODE READ CYCLE



THM362500AS-70, 80, 10


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



: "H" or "L"

THM362500AS-70, 80, 10


RAS ONLY REFRESH CYCLE




Note: $\overline{\text{WRITE}}$ ="H" or "L" : "H" or "L"

THM362500AS-70, 80, 10


CAS BEFORE RAS REFRESH CYCLE



 : "H" or "L"


Note: $\overline{\text{WRITE}}$ ="H" or "L", $\text{A0} \sim \text{A8}$ ="H" or "L"


HIDDEN REFRESH CYCLE (READ)




THM362500AS-70, 80, 10

HIDDEN REFRESH CYCLE (WRITE)



 : "H" or "L"

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




THM362500AS-70, 80, 10


OUTLINE DRAWINGS

• THM362500AS

Unit in mm



DETAIL OF CONTACTS



TOSHIBA MOS MEMORY PRODUCTS

THM365120AS-70, 80, 10

DESCRIPTION

The THM365120AS is a 524,288 words by 36 bits dynamic RAM module which assembled 16 pcs of TC514256AJ and 8 pcs of TC51256T on both sides the printed circuit board.

The THM365120AS is optimized for application to the system which are required high density and large capacity such as main memory of the computers and an image memory systems, and to the others which are requested compact size.

FEATURES


- 524,288 words by 36 bits organization
- Fast access time and cycle time

	THM365120AS-70	THM365120AS-80	THM365120AS-10
t_{FRAC} $\overline{\text{RAS}}$ Access Time	70ns	80ns	100ns
t_{AA} Column Address Access Time	35ns	40ns	50ns
t_{CAC} $\overline{\text{CAS}}$ Access Time	20ns	20ns	25ns
t_{RC} Cycle Time	130ns	150ns	180ns
t_{PC} Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±5%
- Low power
 - 5,412mW MAX. Operating (THM365120AS-70)
 - 4,752mW MAX. Operating (THM365120AS-80)
 - 4,092mW MAX. Operating (THM365120AS-10)
 - 132mW MAX. Standby
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh, and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/4ms

PIN CONNECTION

(TOP VIEW)



1	V _{SS}	13	A1	25	DQ24	37	DQ17	49	DQ9	61	DQ14
2	DQ0	14	A2	26	DQ7	38	DQ35	50	DQ27	62	DQ33
3	DQ18	15	A3	27	DQ25	39	V _{SS}	51	DQ10	63	DQ15
4	DQ1	16	A4	28	A7	40	$\overline{\text{CAS0}}$	52	DQ28	64	DQ34
5	DQ19	17	A5	29	NC	41	$\overline{\text{CAS2}}$	53	DQ11	65	DQ16
6	DQ2	18	A6	30	V _{CC}	42	$\overline{\text{CAS3}}$	54	DQ29	66	NC
7	DQ20	19	NC	31	A8	43	$\overline{\text{CAS1}}$	55	DQ12	67	*1
8	DQ3	20	DQ4	32	NC	44	$\overline{\text{RAS0}}$	56	DQ30	68	*2
9	DQ21	21	DQ22	33	$\overline{\text{RAS3}}$	45	$\overline{\text{RAS1}}$	57	DQ13	69	*3
10	V _{CC}	22	DQ5	34	$\overline{\text{RAS2}}$	46	NC	58	DQ31	70	*4
11	NC	23	DQ23	35	DQ26	47	$\overline{\text{W}}$	59	V _{CC}	71	NC
12	A0	24	DQ6	36	DQ8	48	NC	60	DQ32	72	V _{SS}


PIN NAMES

A0 ~ A8	Address Inputs
DQ0 ~ DQ35	Data Input/Outputs
$\overline{\text{CAS0}} \sim \overline{\text{CAS3}}$	Column Address Strobe
$\overline{\text{RAS0}} \sim \overline{\text{RAS3}}$	Row Address Strobe
$\overline{\text{W}}$	Read/Write Input
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

	-70	-80	-10
*1	NC	NC	NC
*2	V _{SS}	V _{SS}	V _{SS}
*3	NC	V _{SS}	NC
*4	V _{SS}	V _{SS}	NC

THM365120AS-70, 80, 10

BLOCK DIAGRAM



THM365120AS-70, 80, 10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V_{IN}	-1.0 ~ 7.0	V	1
Output Voltage	V_{OUT}	-1.0 ~ 7.0	V	1
Power Supply Voltage	V_{CC}	-1.0 ~ 7.0	V	1
Operating Temperature	T_{OPR}	0 ~ 70	°C	1
Storage Temperature	T_{STG}	-55 ~ 125	°C	1
Soldering Temperature • Time	T_{SOLDER}	260 • 10	°C • sec	1
Power Dissipation	P_D	14.4	W	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS ($T_c=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V_{CC}	Supply Voltage	4.75	5.0	5.25	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	2
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS ($V_{CC}=5V \pm 5\%$, $T_c=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC}=t_{RC}$ MIN.)	THM365120AS-70	-	984	mA	3,4
		THM365120AS-80	-	864		
		THM365120AS-10	-	744		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	48	mA		
I _{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	THM365120AS-70	-	984	mA	3
		THM365120AS-80	-	864		
		THM365120AS-10	-	744		
I _{CC4}	FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} Address Cycling: $t_{PC}=t_{PC}$ MIN.)	THM365120AS-70	-	744	mA	3,4
		THM365120AS-80	-	624		
		THM365120AS-10	-	504		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	24	mA		
I _{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC}=t_{RC}$ MIN.)	THM365120AS-70	-	984	mA	3
		THM365120AS-80	-	864		
		THM365120AS-10	-	744		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any Input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins not under Test=0V)	-240	240	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq 5.25V$)	-20	20	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT}=-5\text{mA}$)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT}=4.2\text{mA}$)	-	0.4	V		

THM365120AS-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_c=0\sim 70^\circ C$) (Notes 5, 6, 7)

SYMBOL	PARAMETER	THM365120AS-70		THM365120AS-80		THM365120AS-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t_{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	70	-	80	-	100	ns	8,13
t_{CAC}	Access Time from \overline{CAS}	-	20	-	20	-	25	ns	8,13
t_{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t_{CPA}	Access Time from \overline{CAS} Precharge	-	35	-	40	-	50	ns	8
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	0	-	ns	8
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t_{RP}	\overline{RAS} Precharge Time	50	-	60	-	70	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	16,000	80	16,000	100	16,000	ns	
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	-	20	-	25	-	ns	
t_{CSH}	\overline{CAS} Hold Time	70	-	80	-	100	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	50	20	60	25	75	ns	13
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	40	20	50	ns	14
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	10	-	ns	
t_{CP}	\overline{CAS} Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t_{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t_{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	55	-	60	-	75	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	-	40	-	50	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	

THM365120AS-70, 80, 10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

SYMBOL	PARAMETER	THM365120AS-70		THM365120AS-80		THM365120AS-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10
t_{RRH}	Read Command Hold Time referenced to RAS	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to RAS	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to RAS	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CSR}	\overline{CAS} Set-Up Time (\overline{CAS} before \overline{RAS} Cycle)	10	-	10	-	10	-	ns	
t_{CHR}	\overline{CAS} Hold Time (\overline{CAS} before \overline{RAS} Cycle)	30	-	30	-	30	-	ns	
t_{RPC}	\overline{RAS} to \overline{CAS} Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	\overline{CAS} Precharge Time (\overline{CAS} before \overline{RAS} Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{CPN}	\overline{CAS} Precharge Time	10	-	10	-	15	-	ns	

CAPACITANCE ($V_{CC}=5V\pm 5\%$, $f=1MHz$, $T_c=0\sim 70^\circ C$)


SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CI1	Input Capacitance ($A0\sim A8$)	-	161	pF
CI2	Input Capacitance (\overline{W})	-	168	pF
CI3	Input Capacitance ($RAS0\sim RAS3$)	-	42	pF
CI4	Input Capacitance ($CAS0\sim CAS3$)	-	42	pF
CDQ1	I/O Capacitance ($DQ0\sim 7, 9\sim 16, 18\sim 25, 27\sim 34$)	-	29	pF
CDQ2	I/O Capacitance ($DQ8, 17, 26, 35$)	-	39	pF

THM365120AS-70, 80, 10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to \overline{CAS} leading edge.
12. t_{WCS} is not restrictive operating parameters. This is included the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance).
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

READ CYCLE



THM365120AS-70, 80, 10


EARLY WRITE CYCLE



▨ : "H" or "L"


THM365120AS-70, 80, 10


FAST PAGE MODE READ CYCLE




THM365120AS-70, 80, 10


FAST PAGE MODE WRITE CYCLE (EARLY WRITE)



 : "H" or "L"

RAS ONLY REFRESH CYCLE




 : "H" or "L"

Note: WRITE="H" or "L"


THM365120AS-70, 80, 10

CAS BEFORE RAS REFRESH CYCLE




Note: $\overline{\text{WRITE}}$ ="H" or "L", $\text{A0}\sim\text{A8}$ ="H" or "L"


HIDDEN REFRESH CYCLE (READ)



THM365120AS-70, 80, 10


HIDDEN REFRESH CYCLE (WRITE)



 : "H" or "L"

THM365120AS-70, 80, 10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




THM365120AS-70, 80, 10


OUTLINE DRAWINGS

• THM365120AS

Unit in mm



DETAIL OF CONTACTS



Standard SRAM

TOSHIBA MOS MEMORY PRODUCTS

8,192 WORD × 8 BIT CMOS STATIC RAM TC5563APL-10, TC5563APL-12
SILICON GATE CMOS TC5563APL-15

DESCRIPTION

The TC5563APL is 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns.

When CE₂ is a logical low or \overline{CE}_1 is a logical high, the device is placed in low power standby mode in which standby current is 2μA typically. The TC5563APL has three control inputs. Two chip enables (\overline{CE}_1 , CE₂) allow for device selection and data retention control, and an output enable input

(\overline{OE}) provides fast memory access. Thus the TC5563APL is suitable for use in various micro-processor application systems where high speed, low power, and battery back up are required.

The TC5563APL also features pin compatibility with the 64k bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems.


The TC5563APL is offered in a dual-in-line 28 pin 0.3 inch width plastic package.

FEATURES

- Low Power Dissipation
27.5mW/MHz (Max.) Operating
- Standby Current : 100μA (Max.) Ta = 70°C
- Access Time
TC5563APL-10 : 100ns (Max.)
TC5563APL-12 : 120ns (Max.)
TC5563APL-15 : 150ns (Max.)
- 5V Single Power Supply

- Power Down Features : CE₂, \overline{CE}_1
- Fully Static Operation
- Data Retention Supply Voltage : 2.0~5.5V
- Directly TTL Compatible
: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

PIN CONNECTION (TOP VIEW)




PIN NAMES

A ₀ ~A ₁₂	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
\overline{CE}_1 , CE ₂	Chip Enable Inputs
I/O ₁ ~I/O ₈	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground
N. C.	No Connection

Package Type	Device Name
600 mil DIP	*TC5565APL
300 mil DIP (Slim Package)	TC5563APL
Flat Package(SOP)	*TC5565AFL

*) See TC5565APL Technical Data.

BLOCK DIAGRAM



TC5563APL-10, TC5563APL-12 TC5563APL-15

OPERATION MODE

OPERATION MODE	\overline{CE}_1	CE_2	\overline{OE}	R/W	I/O ₁ ~I/O ₈	POWER
Read	L	H	L	H	D _{OUT}	I _{DD0}
Write	L	H	*	L	D _{IN}	I _{DD0}
Output Deselect	L	H	H	H	High-Z	I _{DD0}
Standby	H	*	*	*	High-Z	I _{DD5}
	*	L	*	*	High-Z	I _{DD5}

* : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-0.3*~7.0	V
V _{I/O}	Input and Output Voltage	-0.5~V _{DD} +0.5	V
P _D	Power Dissipation	0.8	W
T _{SDR}	Soldering Temperature	260~10	C·Sec
T _{STG}	Storage Temperature	-55~150	°C
T _{OPR}	Operating Temperature	0~70	°C

* : -3.0V at Pulse width 50ns

D. C RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	—	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	—	5.5	V

* : -3.0V at Pulse width 50ns

D. C and OPERATING CHARACTERISTICS (T_a=0~70°C, V_{DD}=5V±10%)


SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0~V _{DD}	—	—	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	—	—	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	4.0	—	—	mA	
I _{LO}	Output Leakage Current	$\overline{CE}_1=V_{IH}$ or $CE_2=V_{IL}$ or R/W=V _{IL} or $\overline{OE}=V_{IH}$ V _{OUT} =0~V _{DD}	—	—	±1.0	μA	
I _{DD01}	Operating Current	V _{DD} =5.5V I _{out} =0mA $\overline{CE}_1=V_{IL}$ CE ₂ =V _{IH} Other Input =V _{IH} /V _{IL}	t _{cycle} =1μs	—	—	10	mA
			t _{cycle} =Min. cycle	—	—	45	mA
I _{DD02}	Operating Current	V _{DD} =5.5V CE ₁ =0.2V CE ₂ =V _{DD} -0.2V Other Input I _{out} =0mA =V _{DD} -0.2V/0.2V	t _{cycle} =1μs	—	—	5	mA
			t _{cycle} =Min. cycle	—	—	40	mA
I _{DD51}	Standby Current	$\overline{CE}_1=V_{IH}$ or CE ₂ =V _{IL}	—	—	3	mA	
*I _{DD52}	Standby Current	CE ₁ =V _{DD} -0.2V or CE ₂ =0.2V V _{DD} =2.0~5.5V	—	2	100	μA	

* : In standby mode with $\overline{CE}_1 \geq V_{DD} - 0.2V$, these specification limits are guaranteed under the condition of $CE_2 \geq V_{DD} - 0.2V$ or $CE_2 \leq 0.2V$.


TC5563APL-10, TC5563APL-12 TC5563APL-15

TIMING WAVEFORMS

● READ CYCLE (1)




● WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5563APL-10, TC5563APL-12 TC5563APL-15

● WRITE CYCLE 2 (4) ($\overline{CE1}$ Controlled Write)



● WRITE CYCLE 3 (4) ($CE2$ Controlled Write)



TC5563APL-10, TC5563APL-12 TC5563APL-15

Note :


1. R/W is High for Read cycle,
2. Assuming that \overline{CE}_1 low transition of CE_2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that \overline{CE}_1 High transition or CE_2 Low transition occurs coincident with or prior to R/W High transition Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period

DATA RETENTION CHARACTERISTICS (Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	V
I_{DDS2}	Standby Supply Current	$V_{DD} = 3.0V$	—	50	μA
		$V_{DD} = 5.5V$	—	100	μA
t_{CDR}	Chip Deselection to Data Retention Mode	0	—	—	μs
t_R	Recovery Time	t_{RC}^*	—	—	ns

* : Read cycle time.

● \overline{CE}_1 Controlled Data Retention Mode (1)



● CE_2 Controlled Data Retention Mode (3)



TC5563APL-10, TC5563APL-12 TC5563APL-15

Note :

1. In \overline{CE}_1 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE_2 \leq 0.2V$ or $CE_2 \geq V_{DD} - 0.2V$.
2. If the V_{IH} of \overline{CE}_1 is 2.2V in operation, I_{DLS} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.
3. In CE_2 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE_2 \leq 0.2V$.

DEVICE INFORMATION

The TC5563APL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on V_{DD}/GND lines. Thus the use of about $0.1\mu F$ decoupling capacitor for every device is recommended to eliminate such noise.





Fig. TYPICAL CURRENT WAVEFORMS

TC5563APL-10, TC5563APL-12 TC5563APL-15

OUTLINE DRAWINGS

● DIP 28 PIN OUTLINE DRAWING (6D28A-P)



Note : Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No. 1 and No. 28 leads.

Note : Toshiba does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©May, 1986 Toshiba Corporation

TOSHIBA MOS MEMORY PRODUCTS

8,192 WORD × 8 BIT
CMOS STATIC RAM
SILICON GATE CMOS

TC5563APL-10L, TC5563APL-12L
TC5563APL-15L

DESCRIPTION

The TC5563APL is 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns. When CE₂ is a logical low or CE₁ is a logical high, the device is placed in low power standby mode in which standby current is 0.6μA typically. The TC5563APL has three control inputs. Two chip enables (CE₁, CE₂) allow for device selection and data retention control, and an output enable input (OE) provides fast memory

access. Thus the TC5563APL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC5563APL also features pin compatibility with the 64k bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems.


The TC5563APL is offered in a dual-in-line 28 pin 0.3 inch width plastic package.

FEATURES

- Low Power Dissipation
27.5mW/MHz (Max.) Operating
- Standby Current : 1μA (Max.) Ta=25°C
- Access Time
TC5563APL-10L : 100ns (Max.)
TC5563APL-12L : 120ns (Max.)
TC5563APL-15L : 150ns (Max.)

- 5V Single Power Supply
- Power Down Features : CE₂, CE₁
- Fully Static Operation
- Data Retention Supply Voltage : 2.0~5.5V
- Directly TTL Compatible
: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

PIN CONNECTION (TOP VIEW)




PIN NAMES

A ₀ ~A ₁₂	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE ₁ , CE ₂	Chip Enable Inputs
I/O ₁ ~I/O ₈	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground
N. C.	No Connection

Package Type	Device Name
600 mil DIP	*TC5565APL
300 mil DIP (Slim Package)	TC5563APL
Flat Package(SOP)	*TC5565AFL

* : See TC5565APL/AFL Technical Data.

BLOCK DIAGRAM



TC5563APL-10L, TC5563APL-12L TC5563APL-15L

OPERATION MODE

OPERATION MODE	\overline{CE}_1	CE_2	\overline{OE}	R/W	I/O ₁ ~I/O ₈	POWER
Read	L	H	L	H	D _{OUT}	I _{DDO}
Write	L	H	*	L	D _{IN}	I _{DDO}
Output Deselect	L	H	H	H	High-Z	I _{DDO}
Standby	H	*	*	*	High-Z	I _{DDs}
	*	L	*	*	High-Z	I _{DDs}

* : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-0.3*~7.0	V
V _{I/O}	Input and Output Voltage	-0.5~V _{DD} +0.5	V
P _D	Power Dissipation	0.8	W
T _{SOLDER}	Soldering Temperature	260·10	°C·Sec
T _{STG}	Storage Temperature	-55~150	°C
T _{OPR}	Operating Temperature	0~70	°C

* : -3.0V at Pulse width 50ns

D. C RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	—	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	—	5.5	V

* : -3.0V at Pulse width 50ns

TC5563APL-10L, TC5563APL-12L TC5563APL-15L

D. C and OPERATING CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0~V _{DD}	—	—	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	—	—	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	4.0	—	—	mA	
I _{LO}	Output Leakage Current	$\overline{CE}_1=V_{IH}$ or $CE_2=V_{IL}$ or R/W=V _{IL} or $\overline{OE}=V_{IH}$ V _{OUT} =0~V _{DD}	—	—	±1.0	μA	
I _{DD01}	operating Current	V _{DD} =5.5V I _{out} =0mA $\overline{CE}_1=V_{IL}$ CE ₂ =V _{IH} Other Input=V _{IH} /V _{IL}	t _{CYCLE} =1μs	—	—	10	mA
			t _{CYCLE} =Min. cycle	—	—	45	
I _{DD02}	Operating Current	V _{DD} =5.5V $\overline{CE}_1=0.2V$ CE ₂ =V _{DD} -0.2V Other Input I _{out} =0mA =V _{DD} -0.2V/0.2V	t _{CYCLE} =1μs	—	—	5	mA
			t _{CYCLE} =Min. cycle	—	—	40	
I _{DDs1}	Standby Current	$\overline{CE}_1=V_{IH}$ or CE ₂ =V _{IL}	—	—	3	mA	
*I _{DDs2}	Standby Current	$\overline{CE}_1=V_{DD}-0.2V$ or CE ₂ =0.2V	Ta=25°C	—	0.6	1.0	μA
			Ta=0~70°C	—	—	30	

* : In standby mode with $\overline{CE}_1 \geq V_{DD} - 0.2V$, these specification limits are guaranteed under the condition of $CE_2 \geq V_{DD} - 0.2V$ or $CE_2 \leq 0.2V$

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	10	pF

Note : This parameter periodically sampled is not 100% tested.

TC5563APL-10L, TC5563APL-12L TC5563APL-15L

A. C. CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC5563APL-10L		TC5563APL-12L		TC5563APL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	—	120	—	150	—	ns
t _{ACC}	Address Access Time	—	100	—	120	—	150	
t _{CO1}	CE1 Access Time	—	100	—	120	—	150	
t _{CO2}	CE2 Access Time	—	100	—	120	—	150	
t _{OE}	Output Enable to Output Valid	—	50	—	60	—	70	
t _{COE}	Chip Enable (CE1, CE2) to Output in Low-Z	10	—	10	—	15	—	
t _{OOE}	Output Enable to Output in Low-Z	5	—	5	—	5	—	
t _{OD}	Chip Enable (CE1, CE2) to Output in High-Z	—	35	—	40	—	50	
t _{ODO}	Output Enable to Output in High-Z	—	35	—	40	—	50	
t _{OH}	Output Data Hold Time	20	—	20	—	20	—	

Write Cycle

SYMBOL	PARAMETER	TC5563APL-10L		TC5563APL-12L		TC5563APL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	—	120	—	150	—	ns
t _{WP}	Write Pulse Width	60	—	70	—	90	—	
t _{WCW}	Chip Selection to End of Write	80	—	85	—	100	—	
t _{AS}	Address Set up Time	0	—	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	0	—	
t _{ODW}	R/W to Output in High-Z	—	35	—	40	—	50	
t _{OEW}	R/W to Output in Low-Z	5	—	5	—	10	—	
t _{DS}	Data Set Up Time	40	—	50	—	60	—	
t _{DH}	Data Hold Time	0	—	0	—	0	—	


A. C. TEST CONDITIONS

Output Load : 100pF+1 TTL Gate
 Input Pulse Level : 0.6V, 2.4V
 Timing Measurement V_{IN}: 0.8V, 2.2V
 Reference Level V_{OUT}: 0.8V, 2.2V
 t_r, t_f : 5ns


TC5563APL-10L, TC5563APL-12L TC5563APL-15L

TIMING WAVEFORMS

● READ CYCLE (1)




● WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5563APL-10L, TC5563APL-12L TC5563APL-15L

● WRITE CYCLE 2 (4) (\overline{CE}_1 Controlled Write)



● WRITE CYCLE 3 (4) (CE_2 Controlled Write)



TC5563APL-10L, TC5563APL-12L TC5563APL-15L


- Note :
1. R/W is High for Read Cycle.
 2. Assuming that \overline{CE}_1 Low transition of \overline{CE}_2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE}_1 High transition or \overline{CE}_2 Low transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
 4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	V
I_{DD2}	Stand by Supply Current	$V_{DD}=3.0V$	—	15	μA
		$V_{DD}=5.5V$	—	30	
t_{CDR}	Chip Deselection to Data Retention Mode	0	—	—	μS
t_R	Recovery Time	t_{RC}^*	—	—	ns

* : Read cycle time.

● \overline{CE}_1 Controlled Data Retention Mode (1)



● \overline{CE}_2 Controlled Data Retention Mode (3)



TC5563APL-10L, TC5563APL-12L TC5563APL-15L

Note :

1. In \overline{CE}_1 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE_2 \leq 0.2V$ or $CE_2 \geq V_{DD} - 0.2V$.
2. If the V_{IH} of \overline{CE}_1 is 2.2V in operation, I_{DD1} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.
3. In CE_2 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE_2 \leq 0.2V$.

DEVICE INFORMATION

The TC5563APL/F is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure. This peak current may induce the noise on V_{DD}/GND lines. Thus the use of about 0.1 μF decoupling capacitor for every device is recommended to eliminate such noise.





Fig. TYPICAL CURRENT WAVEFORMS

● DIP 28 PIN OUTLINE DRAWING (6D28A-P)



Note : Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

Note : Toshiba does not assume any responsibility for use of any circuitry described ; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

©May, 1986 Toshiba Corporation

TOSHIBA MOS MEMORY PRODUCTS

TC5565APL-10, TC5565APL-12, TC5565APL-15 TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

DESCRIPTION

The TC5565APL/AFL is 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns.

When CE2 is a logical low or CE1 is a logical high, the device is placed in low power standby mode in which standby current is 2µA typically. The TC5565APL/AFL has three control inputs. Two chip enable (CE1, CE2) allow for device selection and data retention control, and an output enable input (OE) provides fast memory access. Thus the TC5565APL/AFL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC5565APL also features pin compatibility with the 64K bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems. The TC5565APL is offered in a dual-in-line 28 pin standard plastic package. The TC5565AFL is offered in 28 pin mini Flat Package.

FEATURES


- Low Power Dissipation
27.5mW/MHz(Max.) Operating
- Standby Current : 100µA(Max.) Ta=70°C
- Access Time
TC5565APL/AFL-10 : 100ns(Max.)
TC5565APL/AFL-12 : 120ns(Max.)
TC5565APL/AFL-15 : 150ns(Max.)
- 5V Single Power Supply
- Power Down Features: CE $\bar{2}$, CE1
- Fully Static Operation
- Data Retention Supply Voltage: 2.0~5.5V

- Directly TTL Compatible
: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name
600 mil DIP	TC5565APL
300 mil DIP (Slim Package)	*TC5563APL
Flat Package (SOP)	TC5565AFL

*) See TC5563APL Technical Data.


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0~A12	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE $\bar{1}$, CE $\bar{2}$	Chip Enable Inputs
I/O1~I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	\overline{OE}	R/W	I/O1-I/O8	POWER
Read	L	H	L	H	DOUT	IDDO
Write	L	H	*	L	DIN	IDDO
Output Deselect	L	H	H	H	High-Z	IDDO
Standby	H	*	*	*	High-Z	IDDS
	*	L	*	*	High-Z	IDDS

* : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
VDD	Power Supply Voltage	-0.3~7.0	V
VIH	Input Voltage	*-0.3~7.0	V
VI/O	Input and Output Voltage	-0.5-VDD+0.5	V
PD	Power Dissipation	1.0/0.6**	W
Tsolder	Soldering Temperature	260±10	°C·sec
Tstg	Storage Temperature	-55~150	°C
Topr	Operating Temperature	0~70	°C

* -3.0V at pulse width 50ns MAX. ** First package

D.C RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VDD	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.2	-	VDD+0.3	V
VIL	Input Low Voltage	-0.3	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

D.C and OPERATING CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
IIL	Input Leakage Current	VIN=0-VDD	-	-	±1.0	µA	
IOH	Output High Current	VOH=2.4V	-1.0	-	-	mA	
IOL	Output Low Current	VOL=0.4V	4.0	-	-	mA	
ILO	Output Leakage Current	CE1=VIH or CE2=VOL or R/W=VIL or OE=VIH VOUT=0-VDD	-	-	±1.0	µA	
IDDO1	Operating Current	VDD=5.5V CE1=VIL CE2=VIH Other input= VIH/VIL	tcycle=1.0µs	-	-	10	mA
			TC5565APL-10 tcycle=100ns	-	-	45	mA
			TC5565AFL-10 tcycle=120ns	-	-	40	mA
			TC5565APL-12 tcycle=150ns	-	-	35	mA
			TC5565AFL-12 tcycle=150ns	-	-	35	mA
IDDO2	Operating Current	VDD=5.5V CE1=0.2V CE2=VDD-0.2V Other input= VDD-0.2V/0.2V	tcycle=1.0µs	-	-	5	mA
			TC5565APL-10 tcycle=100ns	-	-	40	mA
			TC5565AFL-10 tcycle=120ns	-	-	35	mA
			TC5565APL-12 tcycle=150ns	-	-	30	mA
			TC5565AFL-12 tcycle=150ns	-	-	30	mA
IDDS1	Standby Current	CE1=VIH or CE2=VIL	-	-	3	µA	
*IDDS2	Standby Current	CE1=VDD-0.2V or CE2=0.2V	VDD=5.5V	-	2	100	µA
			VDD=3.0V	-	1	50	µA

Note * : In standby mode with CE1 ≥ VDD-0.2V, these specification limits are guaranteed under the condition of CE2 ≥ VDD-0.2V or CE2 ≤ 0.2V.

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CIN	Input Capacitance	VIN=GND	-	-	10	pF
COUT	Output Capacitance	VOUT=GND	-	-	10	pF

Note : This parameter periodically sampled is not 100% tested.

TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

A.C. CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$, $V_{DD}=5V\pm 10\%$)

Read Cycle

SYMBOL	PARAMETER	TC5565APL-10		TC5565APL-12		TC5565APL-15		UNIT
		TC5565AFL-10		TC5565AFL-12		TC5565AFL-15		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{RC}	Read Cycle Time	100	-	120	-	150	-	ns
t_{ACC}	Address Access Time	-	100	-	120	-	150	ns
t_{CO1}	$\overline{CE1}$ Access Time	-	100	-	120	-	150	ns
t_{CO2}	$\overline{CE2}$ Access Time	-	100	-	120	-	150	ns
t_{OE}	Output Enable to Output Valid	-	50	-	60	-	70	ns
t_{COE}	Chip Enable ($\overline{CE1}$, $\overline{CE2}$) to Output in Low-Z	10	-	10	-	15	-	ns
t_{OEE}	Output Enable to Output in Low-Z	5	-	5	-	5	-	ns
t_{OD}	Chip Enable ($\overline{CE1}$, $\overline{CE2}$) to Output in High-Z	-	35	-	40	-	50	ns
t_{ODO}	Output Enable to Output in High-Z	-	35	-	40	-	50	ns
t_{OH}	Output Data Hold Time	20	-	20	-	20	-	ns

Write Cycle

SYMBOL	PARAMETER	TC5565APL-10		TC5565APL-12		TC5565APL-15		UNIT
		TC5565AFL-10		TC5565AFL-12		TC5565AFL-15		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{WC}	Write Cycle Time	100	-	120	-	150	-	ns
t_{WP}	Write Pulse Width	60	-	70	-	90	-	ns
t_{CW}	Chip Selection to End of Write	80	-	85	-	100	-	ns
t_{AS}	Address Set up Time	0	-	0	-	0	-	ns
t_{WR}	Write Recovery Time	0	-	0	-	0	-	ns
t_{ODW}	R/W to Output High-Z	-	35	0	40	-	50	ns
t_{OEW}	R/W to Output Low-Z	5	-	5	-	10	-	ns
t_{DS}	Data Set up Time	40	-	50	-	60	-	ns
t_{DH}	Data Hold Time	0	-	0	-	0	-	ns


A.C. TEST CONDITION

Output Load : 100pF + 1 TTL Gate
 Input Pulse Level : 0.6V, 2.4V
 Timing Measurement V_{IN} : 0.8V, 2.2V
 Reference Level V_{OUT} : 0.8V, 2.2V
 t_r, t_f : 5ns


TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

WRITE CYCLE 2 (4) (\overline{CE}_1 Controlled Write)



WRITE CYCLE 3 (4) (CE₂ Controlled Write)



TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

Note 1. R/W is High for Read Cycle.


2. Assuming that \overline{CE}_1 Low transition of CE_2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that \overline{CE}_1 High transition or CE_2 Low transition occur coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS ($T_a=0\sim 70^\circ\text{C}$)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	-	5.5	V
I_{DD2}	Stand by Supply Current	$V_{DD}=3.0\text{V}$	-	50	μA
		$V_{DD}=5.5\text{V}$	-	100	
t_{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t_R	Recovery Time	$t_{RC}(1)$	-	-	μs

Note (1) : Read cycle time.

\overline{CE}_1 Controlled Data Retention Mode (2)



CE_2 Controlled Data Retention Mode (4)



TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

- Note 2 : In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$ or $CE2 \geq V_{DD} - 0.2V$.
- 3 : If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, I_{DDS1} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.
- 4 : In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

DEVICE INFORMATION

The TC5565APL/AFL is an synchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure.

This peak current may induce the noise on V_{DD}/GND lines. Thus the use of about 0.1 μ F decoupling capacitor for every device is recommended to eliminate such noise.





Fig. TYPICAL CURRENT WAVEFORMS

TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15


DIP 28 PIN OUTLINE DRAWING (6D28A-P)

Unit in mm



MFP 28 PIN OUTLINE DRAWING (F28GC-P)

Unit in mm



TC5565APL-10, TC5565APL-12, TC5565APL-15
TC5565AFL-10, TC5565AFL-12, TC5565AFL-15

TOSHIBA MOS MEMORY PRODUCTS

8,192 WORD × 8 BIT
CMOS STATIC RAM
 SILICON GATE CMOS

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L
TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

DESCRIPTION

The TC5565APL/AFL is 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 100ns/120ns/150ns. When \overline{CE}_2 is a logical low or \overline{CE}_1 is a logical high, the device is placed in low power standby mode in which standby current is 0.6 μ A typically. The TC5565APL/AFL has three control inputs. Two chip enables (\overline{CE}_1 , \overline{CE}_2) allow for device selection and data retention control, and an output enable input (\overline{OE}) provides fast mem-

ory access. Thus the TC5565APL/AFL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC5565APL/AFL also features pin compatibility with the 64k bit EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems.

The TC5565APL is offered in a dual-in-line 28 pin standard plastic package. The TC5565AFL is offered in 28 pin mini flat package.

FEATURES


- Low Power Dissipation
27.5mW/MHz (Max.) Operating
- Standby Current : 1 μ A (Max.) $T_a=25^\circ\text{C}$
- Access Time
TC5565APL/AFL-10L : 100ns (Max.)
TC5565APL/AFL-12L : 120ns (Max.)
TC5565APL/AFL-15L : 150ns (Max.)

- 5V Single Power Supply
- Power Down Features : \overline{CE}_2 , \overline{CE}_1
- Fully Static Operation
- Data Retention Supply Voltage : 2.0~5.5V
- Directly TTL Compatible
: All Inputs and Outputs
- Pin Compatible with 2764 type EPROM
- TC5565APL Family (Package Type)

Package Type	Device Name
600 mil DIP	TC5565APL
300 mil DIP (Slim Package)	*TC5563APL
Flat Package(SOP)	TC5565AFL

* : See TC5563APL Technical Data.


PIN CONNECTION (TOP VIEW)



PIN NAMES

A ₀ ~A ₁₂	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
\overline{CE}_1 , \overline{CE}_2	Chip Enable Inputs
I/O ₁ ~I/O ₈	Data Inputs/Outputs
V _{DD}	Power (+5V)
GND	Ground
N. C.	No Connection

BLOCK DIAGRAM



TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

OPERATION MODE

OPERATION MODE	\overline{CE}_1	CE_2	\overline{OE}	R/W	I/O ₁ ~I/O ₈	POWER
Read	L	H	L	H	Dout	I _{DDO}
Write	L	H	*	L	Din	I _{DDO}
Output Deselect	L	H	H	H	High-Z	I _{DDO}
Standby	H	*	*	*	High-Z	I _{DDs}
	*	L	*	*	High-Z	I _{DDs}

* : H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-0.3*~7.0	V
V _{I/O}	Input and Output Voltage	-0.5~V _{DD} +0.5	V
P _D	Power Dissipation	1.0/0.6**	W
T _{solder}	Soldering Temperature	260±10	C·Sec
T _{stg}	Storage Temperature	-55~150	°C
T _{opr}	Operating Temperature	0~70	°C

* : -3.0V at Pulse width 50ns Max.

** : Flat package

D. C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	—	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	—	5.5	V

* : -3.0V at Pulse width 50ns Max.

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

D. C. and OPERATING CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
I _{IL}	Input Leakage Current	V _{IN} = 0 ~ V _{DD}	—	—	± 10	μA		
I _{OH}	Output High Current	V _{OH} = 2.4V	-10	—	—	mA		
I _{OL}	Output Low Current	V _{OL} = 0.4V	4.0	—	—	mA		
I _{LO}	Output Leakage Current	$\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$ or R/W = V _{IL} or $\overline{OE} = V_{IH}$ V _{OUT} = 0 ~ V _{DD}	—	—	± 1.0	μA		
I _{DDO1}	Operating Current	V _{DD} = 5.5V $\overline{CE}_1 = V_{IL}$ CE ₂ = V _{IH} Other input = V _{IH} /V _{IL} I _{OUT} = 0mA	t _{cycle} = 1.0μs	—	—	10	mA	
			TC5563APL-10 TC5563AFL-10	t _{cycle} = 100ns	—	—	45	mA
					TC5563APL-12 TC5563AFL-12	t _{cycle} = 120ns	—	—
			TC5563APL-15 TC5563AFL-15	t _{cycle} = 150ns			—	—
I _{DDO2}	Operating Current	V _{DD} = 5.5V $\overline{CE}_1 = 0.2V$ CE ₂ = V _{DD} -0.2V Other input = V _{DD} -0.2V/0.2V I _{OUT} = 0mA			t _{cycle} = 1.0μs	—	—	5
			TC5563APL-10 TC5563AFL-10	t _{cycle} = 100ns	—	—	40	mA
					TC5563APL-12 TC5563AFL-12	t _{cycle} = 120ns	—	—
			TC5563APL-15 TC5563AFL-15	t _{cycle} = 150ns			—	—
I _{DDO1}	Standby Current	$\overline{CE}_1 = V_{IH}$ or CE ₂ = V _{IL}			—	—	3	mA
*I _{DDO2}	Standby Current	$\overline{CE}_1 = V_{DD}-0.2V$ or CE ₂ = 0.2V	Ta = 25°C	—	0.6	1.0	μA	
			Ta = 0 ~ 70°C	—	—	30		

* : In standby mode with $\overline{CE}_1 \geq V_{DD}-0.2V$, these specification limits are guaranteed under the condition of CE₂ ≥ V_{DD}-0.2V or CE₂ ≤ 0.2V.

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	10	pF

Note: This parameter periodically sampled is not 100% tested.

TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

A. C. CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC5565APL-10L TC5565AFL-10L		TC5565APL-12L TC5565AFL-12L		TC5565APL-15L TC5565AFL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	—	120	—	150	—	ns
t _{ACC}	Address Access Time	—	100	—	120	—	150	
t _{CO1}	$\overline{CE1}$ Access Time	—	100	—	120	—	150	
t _{CO2}	CE2 Access Time	—	100	—	120	—	150	
t _{OE}	Output Enable to Output Valid	—	50	—	60	—	70	
t _{COE}	Chip Enable ($\overline{CE1}$, CE2) to Output in Low-Z	10	—	10	—	15	—	
t _{OEE}	Output Enable to Output in Low-Z	5	—	5	—	5	—	
t _{OD}	Chip Enable ($\overline{CE1}$, CE2) to Output in High-Z	—	35	—	40	—	50	
t _{ODO}	Output Enable to Output in High-Z	—	35	—	40	—	50	
t _{OH}	Output Data Hold Time	20	—	20	—	20	—	

Write Cycle

SYMBOL	PARAMETER	TC5565APL-10L TC5565AFL-10L		TC5565APL-12L TC5565AFL-12L		TC5565APL-15L TC5565AFL-15L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	—	120	—	150	—	ns
t _{WP}	Write Pulse Width	60	—	70	—	90	—	
t _{CW}	Chip Selection to End of Write	80	—	85	—	100	—	
t _{AS}	Address Set up Time	0	—	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	0	—	
t _{ODW}	R/W to Output in High-Z	—	35	—	40	—	50	
t _{OEW}	R/W to Output in Low-Z	5	—	5	—	10	—	
t _{DS}	Data Set Up Time	40	—	50	—	60	—	
t _{DH}	Data Hold Time	0	—	0	—	0	—	


A. C. TEST CONDITIONS

Output Load : 100pF+1 TTL Gate
 Input Pulse Level : 0.6V, 2.4V
 Timing Measurement V_{IN} : 0.8V, 2.2V
 Reference Level V_{OUT} : 0.8V, 2.2V
 t_r, t_f : 5ns


TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

TIMING WAVEFORMS

● READ CYCLE (1)




● WRITE CYCLE 1 (4) (R/W Controlled Write)




TC5565APL-10L, TC5565APL-12L, TC5565APL-15L
TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

● WRITE CYCLE 2 (4) (\overline{CE}_1 Controlled Write)



● WRITE CYCLE 3 (4) (CE_2 Controlled Write)



TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

Note :


1. R/W is High for Read Cycle.
2. Assuming that \overline{CE}_1 Low transition of \overline{CE}_2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that \overline{CE}_1 High transition or \overline{CE}_2 Low transition occur coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta=0~70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	V
I_{DDS2}	Stand by Supply Current	$V_{DD}=3.0V$	—	15	μA
		$V_{DD}=5.5V$	—	30	
t_{CDR}	Chip Deselection to Data Retention Mode	0	—	—	μs
t_R	Recovery Time	t_{rc}^*	—	—	μs

* : Read cycle time.

● \overline{CE}_1 Controlled Data Retention Mode (1)



● \overline{CE}_2 Controlled Data Retention Mode (3)




TC5565APL-10L, TC5565APL-12L, TC5565APL-15L TC5565AFL-10L, TC5565AFL-12L, TC5565AFL-15L

Note :


1. In \overline{CE}_1 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE_2 \leq 0.2V$ or $CE_2 \geq V_{DD} - 0.2V$.
2. If the V_{IH} of \overline{CE}_1 is 2.2V in operation, I_{DD1} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.
3. In CE_2 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE_2 \leq 0.2V$.

DEVICE INFORMATION

The TC5565APL/AFL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation is executed by internal pulse generated from row address transient. Therefore the peak current flows only after row address change, as shown in the following figure. This peak current may induce the noise on V_{DD}/GND lines. Thus the use of about $0.1\mu F$ decoupling capacitor for every device is recommended to eliminate such noise.




● DIP 28 PIN OUTLINE DRAWING (6D28A-P)



Note : Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

● MFP 28 PIN OUTLINE DRAWING (F28GA-P)



Note : Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC55257APL-85/APL-10/APL-12 TC55257AFL-85/AFL-10/AFL-12

DESCRIPTION

The TC55257APL is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a operating current of 5mA/MHz (Typ.) and minimum cycle time of 85ns. When \overline{CE} is a logical high, the device is placed in low power standby mode in which standby current is 2 μ A typically. The TC55257APL has two control inputs. Chip enable (\overline{CE}) allow for device selection and data retention control, and an output enable input (\overline{OE}) provides fast memory access. Thus the TC55257APL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC55257APL is offered in both a standard dual-in-line 28 pin plastic package (0.6 inch width) and small-out-line plastic flat package.

FEATURES

- Low Power Dissipation
27.5mW/MHz (Typ.) Operating
- Standby Current
100 μ A (Max.):
- Data Retention Supply Voltage: 2.0~5.5V
- Access Time


TC55257APL-85/AFL-85
APL-10/AFL-10
APL-12/AFL-12

- 5V Single Power Supply
- Power Down Feature: \overline{CE}

	TC55257APL-85 TC55257AFL-85	TC55257APL-10 TC55257AFL-10	TC55257APL-12 TC55257AFL-12
Access Time (Max.)	85ns	100ns	120ns
Chip Enable Access Time (Max.)	85ns	100ns	120ns
Output Enable Time (Max.)	45ns	50ns	60ns

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP and Plastic FP Package


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
\overline{CE}	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC55257APL-85/APL-10/APL-12

TC55257AFL-85/AFL-10/AFL-12

OPERATION MODE

OPERATION MODE	\overline{CE}	\overline{OE}	R/W	I/O1 ~ I/O8	POWER
Read	L	L	H	D _{OUT}	I _{DDO}
Write	L	*	L	D _{IN}	I _{DDO}
Output Deselect	L	H	H	High-Z	I _{DDO}
Standby	H	*	*	High-Z	I _{DDS}

*) H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0	W
T _{solder}	Soldering Temperature	260 ± 10	°C · sec
T _{strg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

*) -3.0V at pulse width 50ns

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

*) -3.0V at pulse width 50ns

TC55257APL-85/APL-10/APL-12

TC55257AFL-85/AFL-10/AFL-12

D.C. and OPERATING CHARACTERISTICS ($T_a=0 \sim 70^\circ\text{C}$, $V_{DD}=5V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I_{IL}	Input Leakage Current	$V_{IN}=0 \sim V_{DD}$	-	-	± 1.0	μA	
I_{OH}	Output High Current	$V_{OH}=2.4\text{V}$	-1.0	-	-	mA	
I_{OL}	Output Low Current	$V_{OL}=0.4\text{V}$	4.0	-	-	mA	
I_{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $R/W=V_{IL}$ or $\overline{OE}=V_{IH}$ $V_{OUT}=0 \sim V_{DD}$	-	-	± 1.0	μA	
I_{DDO1}	Operating Current	$V_{DD}=5.5\text{V}$ $\overline{CE}=V_{IL}$, $R/W=V_{IH}$ Other Input $=V_{IH}/V_{IL}$ $I_{OUT}=0\text{mA}$	$t_{\text{cycle}}=1\mu\text{s}$	-	10	-	mA
			$t_{\text{cycle}}=$ Min. cycle	-	-	70	
I_{DDO2}	Operating Current	$V_{DD}=5.5\text{V}$ $\overline{CE}=0.2\text{V}$, $R/W=V_{DD}-0.2\text{V}$ Other Input $=V_{DD}-0.2\text{V}/0.2\text{V}$ $I_{OUT}=0\text{mA}$	$t_{\text{cycle}}=1\mu\text{s}$	-	5	-	mA
			$t_{\text{cycle}}=$ Min. cycle	-	-	60	
I_{DDS1}	Standby Current	$\overline{CE}=V_{IH}$	-	-	3	mA	
I_{DDS2}	Standby Current	$\overline{CE}=V_{DD}-0.2\text{V}$ $V_{DD}=2.0 \sim 5.5\text{V}$	$T_a=0 \sim 70^\circ\text{C}$	-	2	100	μA

CAPACITANCE ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=\text{GND}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT}=\text{GND}$	10	pF

Note: This parameter periodically sampled is not 100% tested.

TC55257APL-85/APL-10/APL-12

TC55257AFL-85/AFL-10/AFL-12

A.C. CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55257APL-85 TC55257AFL-85		TC55257APL-10 TC55257AFL-10		TC55257APL-12 TC55257AFL-12		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	85	-	100	-	120	-	ns
t _{ACC}	Address Access Time	-	85	-	100	-	120	
t _{CO}	\overline{CE} Access Time	-	85	-	100	-	120	
t _{OE}	Output Enable to Output in Valid	-	45	-	50	-	60	
t _{COE}	Chip Enable (\overline{CE}) to Output in Low-Z	10	-	10	-	10	-	
t _{OOE}	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable (\overline{CE}) to Output in High-Z	-	30	-	50	-	60	
t _{ODO}	Output Enable to Output in High-Z	-	30	-	40	-	50	
t _{OH}	Output Data Hold Time	5	-	10	-	10	-	

WRITE CYCLE

SYMBOL	PARAMETER	TC55257APL-85 TC55257AFL-85		TC55257APL-10 TC55257AFL-10		TC55257APL-12 TC55257AFL-12		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	85	-	100	-	120	-	ns
t _{WP}	Write Pulse Width	60	-	70	-	80	-	
t _{CW}	Chip Selection to End of Write	65	-	90	-	100	-	
t _{AS}	Address Set up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	5	-	5	-	5	-	
t _{ODW}	R/W to Output High-Z	-	30	-	50	-	60	
t _{OEW}	R/W to Output Low-Z	10	-	10	-	10	-	
t _{DS}	Data Set up Time	40	-	40	-	50	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITIONS

Output Load : 100pF + 1 TTL Gate

Input Pulse Level : 0.6V, 2.4V

Timing Measurement: 0.8V, 2.2V


Reference Level : 0.8V, 2.2V

t_r, t_f : 5ns


TC55257APL-85/APL-10/APL-12 TC55257AFL-85/AFL-10/AFL-12

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



TC55257APL-85/APL-10/APL-12

TC55257AFL-85/AFL-10/AFL-12

WRITE CYCLE 2 (4) (\overline{CE} Controlled Write)



- Note: 1. R/W is High for Read Cycle.
2. Assuming that \overline{CE} low transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that \overline{CE} High transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.


TC55257APL-85/APL-10/APL-12
TC55257AFL-85/AFL-10/AFL-12

DATA RETENTION CHARACTERISTICS ($T_a=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	-	5.5	V
$I_{DD S2}$	Standby Supply Current	$V_{DH}=3.0\text{V}$	-	50	μA
		$V_{DH}=5.5\text{V}$	-	100	
t_{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t_R	Recovery Time	$t_{RC}(1)$	-	-	

Note (1): Read Cycle Time.

$\overline{\text{CE}}$ Controlled Data Retention Mode




Note (2): If the V_{IH} of $\overline{\text{CE}}$ is 2.2V in operation, $I_{DD S1}$ current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.

TC55257APL-85/APL-10/APL-12
TC55257AFL-85/AFL-10/AFL-12


DIP 28 PIN OUTLINE DRAWING (6D28A-P)

Unit in mm



Note: Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

MFP 28 PIN OUTLINE DRAWING (F28GA-P)



Note: Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10 TC55257BFL-70/BFL-85/BFL-10

DESCRIPTION

The TC55257BPL is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit technique provide both high speed and low power features with a operating current of 5mA/MHz (Typ.) and minimum cycle time of 70ns.

When \overline{CE} is a logical high, the device is placed in low power standby mode in which standby current is 2 μ A typically. The TC55257BPL has two control inputs. Chip enable (\overline{CE}) allow for device selection and data retention control, and an output enable input (\overline{OE}) provides fast memory access. Thus the TC55257BPL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC55257BPL is offered in both a standard dual-in-line 28pin plastic package (0.6/0.3 inch width) and small-out-line plastic flat package.

FEATURES

- Low Power Dissipation
27.5mW/MHz (Typ.) Operating
- Standby Current
100 μ A (Max.):
TC55257BPL-70/BFL-70/BSPL-70
BPL-85/BFL-85/BSPL-85
BPL-10/BFL-10/BSPL-10
- 5V Single Power Supply
- Power Down Feature: \overline{CE}

- Data retention Supply Voltage: 2.0~5.5V
- Access Time

	TC55257BPL-70 TC55257BFL-70 TC55257BSPL-70	TC55257BPL-85 TC55257BFL-85 TC55257BSPL-85	TC55257BPL-10 TC55257BFL-10 TC55257BSPL-10
Access Time (max.)	70ns	85ns	100ns
Chip Enable Access Time (max.)	70ns	85ns	100ns
Output Enable Time (Max.)	40ns	45ns	50ns


PIN CONNECTION (TOP VIEW)

A14	1	28	V _{DD}
A12	2	27	R/W
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	\overline{OE}
A2	8	21	A10
A1	9	20	\overline{CE}
A0	10	19	I/O8
I/O1	11	18	I/O7
I/O2	12	17	I/O6
I/O3	13	16	I/O5
GND	14	15	I/O4

PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
\overline{CE}	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



S-TD-63

TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10 TC55257BFL-70/BFL-85/BFL-10

OPERATION MODE

OPERATION MODE	\overline{CE}	\overline{OE}	R/W	I/O1 ~ I/O8	POWER
Read	L	L	H	D _{OUT}	I _{DD0}
Write	L	*	L	D _{IN}	I _{DD0}
Output Deselect	L	H	H	High-Z	I _{DD0}
Standby	H	*	*	High-Z	I _{DDS}

*) H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0 (0.6)**	W
T _{solder}	Soldering Temperature	260 · 10	°C · sec
T _{strg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

*) -3.0V at pulse width 50ns

***) SOP

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

*) -3.0V at pulse width 50ns

TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10 TC55257BFL-70/BFL-85/BFL-10

D.C. and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
IIL	Input Leakage Current	VIN=0 ~ VDD	-	-	±1.0	μA	
IOH	Output High Current	VOH=2.4V	-1.0	-	-	mA	
IOL	Output Low Current	VOL=0.4V	4.0	-	-	mA	
ILO	Output Leakage Current	$\overline{CE}=V_{IH}$ or R/W= V_{IL} or $\overline{OE}=V_{IH}$ VOUT=0 ~ VDD	-	-	±1.0	μA	
IDD01	Operating Current	VDD=5.5V $\overline{CE}=V_{IL}$, R/W= V_{IH} Other Input = V_{IH}/V_{IL} IOUT=0mA	t _{cycle} =1μs	-	10	-	mA
			t _{cycle} = Min. cycle	-	-	70	
IDD02	Operating Current	VDD=5.5V $\overline{CE}=0.2V$ R/W= $V_{DD}-0.2V$ Other Input = $V_{DD}-0.2V/0.2V$ IOUT=0mA	t _{cycle} =1μs	-	5	-	mA
			t _{cycle} = Min. cycle	-	-	60	
IDDs1	Standby Current	$\overline{CE}=V_{IH}$	-	-	3	mA	
IDDs2	Standby Current	$\overline{CE}=V_{DD}-0.2V$ VDD=2.0 ~ 5.5V	-	2	100	μA	

CAPACITANCE (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
CIN	Input Capacitance	VIN=GND	10	pF
COUT	Output Capacitance	VOUT=GND	10	pF

Note: This parameter periodically sampled is not 100% tested.

TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10 TC55257BFL-70/BFL-85/BFL-10

A.C. CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55257BPL-70 TC55257BFL-70 TC55257BSPL-70		TC55257BPL-85 TC55257BFL-85 TC55257BSPL-85		TC55257BPL-10 TC55257BFL-10 TC55257BSPL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	70	-	85	-	100	-	ns
t _{ACC}	Address Access Time	-	70	-	85	-	100	
t _{CO}	\overline{CE} Access Time	-	70	-	85	-	100	
t _{OE}	Output Enable to Output in Valid	-	40	0	45	-	50	
t _{COE}	Chip Enable (\overline{CE}) to Output in Low	10	-	10	-	10	-	
t _{OEE}	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable (\overline{CE}) to Output in High-Z	-	30	-	30	-	50	
t _{ODO}	Output Enable to Output in High-Z	-	30	-	30	-	40	
t _{OH}	Output Data Hold Time	10	-	10	-	10	-	

WRITE CYCLE

SYMBOL	PARAMETER	TC55257BPL-70 TC55257BFL-70 TC55257BSPL-70		TC55257BPL-85 TC55257BFL-85 TC55257BSPL-85		TC55257BPL-10 TC55257BFL-10 TC55257BSPL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	70	-	85	-	100	-	ns
t _{WP}	Write Pulse Width	50	-	60	-	70	-	
t _{CW}	Chip Selection to End of Write	60	-	65	-	90	-	
t _{AS}	Address Set up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	5	-	5	-	5	-	
t _{ODW}	R/W to Output High-Z	-	30	-	30	-	50	
t _{OEW}	R/W to Output Low-Z	5	-	5	-	5	-	
t _{DS}	Data Set up Time	30	-	40	-	40	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	


A.C. TEST CONDITIONS

Output Load : 100pF + 1 TTL Gate
 Input Pulse Level : 0.6V, 2.4V
 Timing Measurement: 0.8V, 2.2V
 Reference Level : 0.8V, 2.2V
 t_r, t_f : 5ns


TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10 TC55257BFL-70/BFL-85/BFL-10

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



**TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10
TC55257BFL-70/BFL-85/BFL-10**

WRITE CYCLE 2 (4) (\overline{CE} Controlled Write)



- Note: 1. R/W is High for Read Cycle
2. Assuming that \overline{CE} low transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that \overline{CE} High transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.


TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10 TC55257BFL-70/BFL-85/BFL-10

DATA RETENTION CHARACTERISTICS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V
I _{DD} S2	Standby Supply Current	V _{DH} =3.0V	-	50	μA
		V _{DH} =5.5V	-	100	
t _{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t _R	Recovery Time	t _{RC} (1)	-	-	

Note (1): Read Cycle Time.

CE Controlled Data Retention Mode




Note (2): If the V_{IH} of \overline{CE} is 2.2V in operation, I_{DD}S1 current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.

**TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10
TC55257BFL-70/BFL-85/BFL-10**

OUTLINE DRAWINGS (DIP28-P-600)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

**TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10
TC55257BFL-70/BFL-85/BFL-10**

(SOP28-P-450)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

**TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10
TC55257BFL-70/BFL-85/BFL-10**

OUTLINE DRAWINGS

• Plastic DIP (DIP28-P-300B)

UNIT: mm



Note: Package width and length do not include mold protrusion,
allowable mold protrusion is 0.15mm.

TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10
TC55257BFL-70/BFL-85/BFL-10

TC55257BPL-70/BPL-85/BPL-10, TC55257BSPL-70/BSPL-85/BSPL-10
TC55257BFL-70/BFL-85/BFL-10

TOSHIBA MOS MEMORY PRODUCTS

TC55257APL-85L/APL-10L/APL-12L TC55257AFL-85L/AFL-10L/AFL-12L

DESCRIPTION

The TC55257APL is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a operating current of 5mA/MHz (Typ.) and minimum cycle time of 85ns. When CE is a logical high, the device is placed in low power standby mode in which standby current is 2 μ A (Ta=25°C). The TC55257APL has two control inputs. Chip enable (CE) allow for device selection and data retention control, and an output enable input (OE) provides fast memory access. Thus the TC55257APL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. The TC55257APL is offered in both a standard dual-in-line 28 pin plastic package (0.6 inch width) and small-out-line plastic flat package.

FEATURES


- Low Power Dissipation
27.5mW/MHz(Typ.) Operating
- Standby Current
2 μ A(Max.): TC55257APL-85L/AFL-85L
(Ta=25°C) APL-10L/AFL-10L
APL-12L/AFL-12L
- 5V Single Power Supply
- Power Down Feature: CE
- Data Retention Supply Voltage:
2.0 ~ 5.5V

- Access Time

	TC55257 APL-85L /AFL-85L	TC55257 APL-10L /AFL-10L	TC55257 APL-12L /AFL-12L
Access Time(Max.)	85ns	100ns	120ns
Chip Enable Access Time(Max.)	85ns	100ns	120ns
Output Enable Time (Max.)	45ns	50ns	60ns

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP and Plastic FP Package


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC55257APL-85L/APL-10L/APL-12L
TC55257AFL-85L/AFL-10L/AFL-12L

OPERATION MODE

OPERATION MODE	\overline{CE}	\overline{OE}	R/W	I/O1 ~ I/O8	POWER
Read	L	L	H	D _{OUT}	I _{DDO}
Write	L	*	L	D _{IN}	I _{DDO}
Output Deselect	L	H	H	High-Z	I _{DDO}
Standby	H	*	*	High-Z	I _{DDS}

*) H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0	W
T _{solder}	Soldering Temperature · Time	260 · 10	°C · sec
T _{strg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

*) -3.0V at pulse width 50ns

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

*) -3.0V at pulse width 50ns

TC55257APL-85L/APL-10L/APL-12L TC55257AFL-85L/AFL-10L/AFL-12L

D.C. and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	4.0	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or R/W=V _{IL} or $\overline{OE}=V_{IH}$ V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{DDO1}	Operating Current	V _{DD} =5.5V $\overline{CE}=V_{IL}$, R/W=V _{IH} Other Input =V _{IH} /V _{IL} I _{OUT} =0mA	t _{cycle} =1μs	-	10	-	mA
			t _{cycle} = Min. cycle	-	-	70	
I _{DDO2}	Operating Current	V _{DD} =5.5V $\overline{CE}=0.2V$, R/W=V _{DD} -0.2V Other Input =V _{DD} -0.2V/0.2V I _{OUT} =0mA	t _{cycle} =1μs	-	5	-	mA
			t _{cycle} = Min. cycle	-	-	60	
I _{DDS1}	Standby Current	$\overline{CE}=V_{IH}$	-	-	3	mA	
I _{DDS2}	Standby Current	$\overline{CE}=V_{DD}-0.2V$ V _{DD} =2.0 ~ 5.5V	Ta=0 ~ 70°C	-	-	30	μA
			Ta=25°C	-	-	2	

CAPACITANCE (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	10	pF

Note: This parameter periodically sampled is not 100% tested.

TC55257APL-85L/APL-10L/APL-12L

TC55257AFL-85L/AFL-10L/AFL-12L

A.C. CHARACTERISTICS (Ta=0~70°C, V_{DD}=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55257APL-85L TC55257AFL-85L		TC55257APL-10L TC55257AFL-10L		TC55257APL-12L TC55257AFL-12L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	85	-	100	-	120	-	ns
t _{ACC}	Address Access Time	-	85	-	100	-	120	
t _{CO}	\overline{CE} Access Time	-	85	-	100	-	120	
t _{OE}	Output Enable to Output in Valid	-	45	-	50	-	60	
t _{COE}	Chip Enable (\overline{CE}) to Output in Low-Z	10	-	10	-	10	-	
t _{OEE}	Output Enable to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable (\overline{CE}) to Output in High-Z	-	30	-	50	-	60	
t _{ODO}	Output Enable to Output in High-Z	-	30	-	40	-	50	
t _{OH}	Output Data Hold Time	5	-	10	-	10	-	

WRITE CYCLE

SYMBOL	PARAMETER	TC55257APL-85L TC55257AFL-85L		TC55257APL-10L TC55257AFL-10L		TC55257APL-12L TC55257AFL-12L		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	85	-	100	-	120	-	ns
t _{WP}	Write Pulse Width	60	-	70	-	80	-	
t _{CW}	Chip Selection of End of Write	65	-	90	-	100	-	
t _{AS}	Address Set up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	5	-	5	-	5	-	
t _{ODW}	R/W to Output High-Z	-	30	-	50	-	60	
t _{OEW}	R/W to Output Low-Z	10	-	10	-	10	-	
t _{DS}	Data Set up Time	40	-	40	-	50	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITIONS

Output Load : 100pF + 1 TTL Gate

Input Pulse Level : 0.6V, 2.4V

Timing Measurement: 0.8V, 2.2V


Reference Level : 0.8V, 2.2V

t_r, t_f : 5ns


TC55257APL-85L/APL-10L/APL-12L TC55257AFL-85L/AFL-10L/AFL-12L

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



TC55257APL-85L/APL-10L/APL-12L
TC55257AFL-85L/AFL-10L/AFL-12L

WRITE CYCLE 2 (4) (\overline{CE} Controlled Write)



- Note: 1. R/W is High for Read Cycle.
2. Assuming that \overline{CE} low transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that \overline{CE} High transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.


TC55257APL-85L/APL-10L/APL-12L
TC55257AFL-85L/AFL-10L/AFL-12L

DATA RETENTION CHARACTERISTICS ($T_a=0 \sim 70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	-	5.5	V
I_{DD2}	Standby Supply Current	$V_{DH}=3.0\text{V}$	-	20	μA
		$V_{DH}=5.5\text{V}$	-	30	
t_{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t_R	Recovery Time	$t_{RC(1)}$	-	-	

Note (1): Read cycle time.

$\overline{\text{CE}}$ Controlled Data Retention Mode




Note (2): If the V_{IH} of $\overline{\text{CE}}$ is 2.2V in operation, I_{DD1} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.

TC55257APL-85L/APL-10L/APL-12L
TC55257AFL-85L/AFL-10L/AFL-12L


DIP 28 PIN OUTLINE DRAWING (6D28A-P)

Unit in mm



Note: Lead pitch is 2.54 and tolerance is ±0.25 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

MFP 28 PIN OUTLINE DRAWING (F28GA-P)



Note: Lead pitch is 1.27 and tolerance is ±0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC55256PL-10/PL-12/PL-15 TC55256FL-10/FL-12/FL-15

DESCRIPTION

The TC55256PL/FL is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a operating current of 5mA/MHz(TYP.) and minimum cycle time of 100ns. When \overline{CE} is a logical high, the device is placed in low power standby mode in which standby current is 0.01 μ A typically. The TC55256PL/FL has two control inputs. Chip enable (\overline{CE}) allow for device selection and data retention control, and an output enable input (\overline{OE}) provides fast memory access. Thus the TC55256PL/FL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. Ultra low standby power allow not only battery but capacitance backup. The TC55256PL/FL is offered in both a standard dual-in-line 28 pin plastic package (0.6 inch width) and small-out-line plastic flat package.

FEATURES


- Low Power Dissipation
27.5mW/MHz(TYP.) Operating
- Standby Current
0.2 μ A(MAX.) at Ta=25°C
1.0 μ A(MAX.) at Ta=60°C
10.0 μ A(MAX.) at Ta=85°C
- 5V Single Power Supply
- Fully Static Operation

- Data Retention Supply Voltage: 2.0~5.5V
- Access Time

	TC55256PL -10/FL-10	TC55256PL -12/FL-12	TC55256PL -15/FL-15
Access Time (Max.)	100ns	120ns	150ns
Chip Enable Access Time (Max.)	100ns	120ns	150ns
Output Enable Time(Max.)	50ns	60ns	70ns

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP and Plastic Flat Package
- Wide Temperature Operation: -40~85°C


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
\overline{CE}	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC55256PL-10/PL-12/PL-15

TC55256FL-10/FL-12/FL-15

OPERATION MODE

OPERATION MODE	\overline{CE}	\overline{OE}	R/W	I/O1 ~ I/O8	POWER
Read	L	L	H	DOUT	I _{DDO}
Write	L	*	L	DIN	I _{DDO}
Output Deselect	L	H	H	High-Z	I _{DDO}
Standby	H	*	*	High-Z	I _{DDS}

*) H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0 (0.6)**	W
T _{solder}	Soldering Temperature	260 • 10	°C • sec
T _{strg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operaring Temperature	-40 ~ 85	°C

*) -3.0V at pulse width 50ns

***) SOP

D.C. RECOMMENDED OPERATING CONDITIONS (Ta=-40 ~ 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

*) -3.0V at pulse width 50ns

TC55256PL-10/PL-12/PL-15 TC55256FL-10/FL-12/FL-15

D.C. and OPERATING CHARACTERISTICS

($T_a = -40 \sim 85^\circ\text{C}$, $V_{DD} = 5V \pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I_{IL}	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	-	-	± 1.0	μA	
I_{OH}	Output High Current	$V_{OH} = 2.4\text{V}$	-1.0	-	-	mA	
I_{OL}	Output Low Current	$V_{OL} = 0.4\text{V}$	4.0	-	-	mA	
V_{OH}	Output High Voltage	$I_{OH} = -20\mu\text{A}$	$V_{DD} - 0.1$	-	-	V	
V_{OL}	Output Low Voltage	$I_{OL} = 20\mu\text{A}$	-	-	0.1	V	
I_{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_{OUT} = 0 \sim V_{DD}$	-	-	± 1.0	μA	
I_{DDO1}	Operating Current (Read Cycle)*	$V_{DD} = 5.5\text{V}$, $\overline{CE} = V_{IL}$, $R/W = V_{IH}$ Other Input = V_{IH}/V_{IL} , $I_{OUT} = 0\text{mA}$	$t_{\text{cycle}} = 1\mu\text{s}$	-	10	-	mA
			$t_{\text{cycle}} =$ Min. cycle	-	-	70	
I_{DDO2}		$V_{DD} = 5.5\text{V}$, $\overline{CE} = 0.2\text{V}$, $R/W = V_{DD} - 0.2\text{V}$ Other Input = $V_{DD} - 0.2\text{V}/0.2\text{V}$ $I_{OUT} = 0\text{mA}$	$t_{\text{cycle}} = 1\mu\text{s}$	-	5	-	mA
			$t_{\text{cycle}} =$ Min. cycle	-	-	60	
I_{DDS1}	Standby Current	$\overline{CE} = V_{IH}$	-	-	3	mA	
I_{DDS2}	Standby Current	$\overline{CE} = V_{DD} - 0.2\text{V}$ $V_{DD} = 2.0 \sim 5.5\text{V}$	$T_a = 25^\circ\text{C}$	-	0.01	0.2	μA
			$T_a = 60^\circ\text{C}$	-	-	1.0	
			$T_a = 85^\circ\text{C}$	-	-	10.0	

* Assuming that R/W is Low for Write Cycle, the current consumption is twice as much as that when R/W is high for Write Cycle.

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = \text{GND}$	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

TC55256PL-10/PL-12/PL-15

TC55256FL-10/FL-12/FL-15

A.C. CHARACTERISTICS (Ta=-40~85°C, V_{DD}=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55256PL -10/FL-10		TC55256PL -12/FL-12		TC55256PL -15/FL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	-	120	-	150	-	ns
t _{ACC}	Address Access Time	-	100	-	120	-	150	
t _{CO}	\overline{CE} Access Time	-	100	-	120	-	150	
t _{OE}	Output Enable to Output in Valid	-	50	-	60	-	70	
t _{COE}	Chip Enable (\overline{CE}) to Output in Low-Z	5	-	5	-	5	-	
t _{OEE}	Output Enable to Output in Low-Z	0	-	0	-	0	-	
t _{OD}	Chip Enable (\overline{CE}) to Output in High-Z	-	50	-	60	-	70	
t _{ODO}	Output Enable to Output in High-Z	-	40	-	50	-	60	
t _{OH}	Output Data Hold Time	10	-	10	-	15	-	

WRITE CYCLE

SYMBOL	PARAMETER	TC55256PL -10/FL-10		TC55256PL -12/FL-12		TC55256PL -15/FL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	-	120	-	150	-	ns
t _{WP}	Write Pulse Width	70	-	80	-	100	-	
t _{CW}	Chip Selection to End of Write	90	-	100	-	120	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	R/W to Output High-Z	-	50	-	60	-	70	
t _{OEW}	R/W to Output Low-Z	5	-	5	-	5	-	
t _{DS}	Data Set Up Time	40	-	50	-	60	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	


AC TEST CONDITION

- Input Pulse Levels : 2.4V/0.6V
- Timing Measurement Reference Levels: 2.2V/0.8V
- Output Reference Levels : 2.2V/0.8V
- Input Pulse Rise and Fall Time : 5ns
- Output Load : 100pF + 1TTL Gate


TC55256PL-10/PL-12/PL-15
TC55256FL-10/FL-12/FL-15

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)



TC55256PL-10/PL-12/PL-15
TC55256FL-10/FL-12/FL-15

WRITE CYCLE 2 (4) (\overline{CE} Controlled Write)



Note: 1. R/W is High for Read Cycle.

2. Assuming that \overline{CE} low transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that \overline{CE} High transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

TC55256PL-10/PL-12/PL-15 TC55256FL-10/FL-12/FL-15

3V OPERATE SPECIFICATION

D.C. RECOMMENDED OPERATING CONDITIONS (Ta=-10 ~ 60°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	2.7	3.0	3.3	V
V _{IH}	Input High Voltage	V _{DD} -0.2	-	V _{DD}	V
V _{IL}	Input Low Voltage	0	-	0.2	V

D.C. and OPERATING CHARACTERISTICS (Ta=-10 ~ 60°C)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
I _{IN}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or R/W=V _{IL} or OE=V _{IH} , V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =V _{DD} -0.2V	-100	-	-	μA	
I _{OL}	Output Low Current	V _{OL} =0.2V	100	-	-	μA	
V _{OH}	Output High Voltage	I _{OH} =-20μA	V _{DD} -0.1	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =20μA	-	-	0.1	V	
I _{DDO} *	Operating Current	$\overline{CE}=V_{IL}$ Other input= V _{DD} -0.2V/0.2V I _{OUT} =0mA, duty 100%	t _{cycle} =1μs	-	3.0	5.0	mA
I _{DDS}	Standby Current	$\overline{CE}=V_{IH}$	Ta=25°C	-	0.01	0.2	μA
			Ta=60°C	-	-	1.0	

All voltage is measured from GND.

* I_{DDO} is slightly depending on input pulse t_r, t_f. If long t_r, t_f pulse is applied, there are some transient current at input stage. These specification is guaranteed with t_r, t_f ≤ 20ns.

TC55256PL-10/PL-12/PL-15

TC55256FL-10/FL-12/FL-15

3V OPERATE SPECIFICATION

A.C. CHARACTERISTICS (Ta=-10~60°C, V_{DD}=3V±10%)

READ CYCLE

SYMBOL	PARAMETER	MIN.	TYP.*	MAX.	UNIT
t _{RC}	Read Cycle Time	1000	-	-	ns
t _{ACC}	Address Access Time	-	300	1000	
t _{CO}	CE Access Time	-	300	1000	
t _{OE}	Output Enable to Output Valid	-	150	500	
t _{OH}	Output Data Hold Time	20	-	-	
t _{COE}	Chip Enable to Output in Low Z	10	-	-	
t _{OEE}	Output Enable to Output in Low Z	5	-	-	
t _{OD}	Chip Enable to Output in High Z	-	-	200	
t _{ODO}	Output Enable to Output in High Z	-	-	150	

WRITE CYCLE

SYMBOL	PARAMETER	MIN.	TYP.*	MAX.	UNIT
t _{WC}	Write Cycle Time	1000	-	-	ns
t _{WP}	Write Pulse Width	500	-	-	
t _{CW}	Chip Selection to End of Write	800	-	-	
t _{AS}	Address Set Up Time	100	-	-	
t _{WR}	Write Recovery Time	100	-	-	
t _{DS}	Data Set Up Time	400	-	-	
t _{DH}	Data Hold Time	50	-	-	
t _{ODW}	R/W to Output High Z	-	-	200	
t _{OEW}	R/W to Output Low Z	10	-	-	

* Type. condition is Ta=25°C, V_{DD}=3V

A.C. TEST CONDITIONS

- V_{IN}=V_{DD}-0.2V/0.2V
- Output Reference Level : 1.5V/1.5V
- Timing Measurement Level : 1.5V/1.5V
- Input Pulse Rise and Fall Time: ≤20ns
- Output Load : 100pF (Include Jig)

TC55256PL-10/PL-12/PL-15 TC55256FL-10/FL-12/FL-15


DATA RETENTION CHARACTERISTICS (Ta=-40~85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V	
I _{DD} S2	Standby Supply Current	Ta=25°C	-	0.01	0.2	μA
		Ta=60°C	-	-	1.0	
		Ta=85°C	-	-	10.0	
t _{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μS	
t _R	Recovery Time	t _{RC} (1)	-	-		

Note: (1) Read cycle time.

(2) If the V_{IH} of \overline{CE} is 2.2V in operation, I_{DD}S1 current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.


\overline{CE} Controlled Data Retention Mode



TC55256PL-10/PL-12/PL-15
TC55256FL-10/FL-12/FL-15


DIP 28 PIN OUTLINE DRAWING (DIP28-P-600)

Unit in mm



Note: Lead pitch is 2.54 and tolerance is ±0.25 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

SOP 28 PIN OUTLINE DRAWING (SOP28-P-450)



Note: Lead pitch is 1.27 and tolerance is ±0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC55258PL-10/PL-12/PL-15 TC55258FL-10/FL-12/FL-15

DESCRIPTION

TC55258PL/FL is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a operating current of 5mA/MHz (Typ.) and minimum cycle time of 100ns. The TC55258PL/FL has two control inputs. Two chip enable inputs (CE1, CE2) allow for device selection and data retention control. When device is placed in standby mode with chip off state, standby current is typically 0.01 μ A. Thus the TC55258PL/FL is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required. Ultra low standby power allow not only battery but capacitance back up. The TC55258PL/FL is offered in both a standard dual-in-line 28 pin plastic package (0.6 inch width) and small-out line plastic flat package.

FEATURES


- Low Power Dissipation
27.5mW/MHz(Typ.) Operating
- Standby Current
0.2 μ A(MAX.) at Ta=25°C
1.0 μ A(MAX.) at Ta=60°C
10.0 μ A(MAX.) at Ta=85°C
- 5V Single Power Supply
- Fully Static Operation
- Data Retention Supply Voltage
: 2.0~5.5V

- Access Time

	TC55258PL -10/FL-10	TC55258PL -12/FL-12	TC55258PL -15/FL-15
Access Time	100ns	120ns	150ns
CE1 Access Time	100ns	120ns	150ns
CE2 Access Time	100ns	120ns	150ns

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP and Plastic Flat Package
- Wide Temperature Operation: -40~85°C


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
CE1, CE2	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
V _{DD}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC55258PL-10/PL-12/PL-15

TC55258FL-10/FL-12/FL-15

OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	R/W	I/O1 ~ I/O8	POWER
Read	L	H	H	D _{OUT}	I _{DDO}
Write	L	H	L	D _{IN}	I _{DDO}
Standby	*	L	*	High-Z	I _{DDS}
	H	*	*	High-Z	I _{DDS}

*) H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0/0.6**	W
T _{solder}	Soldering Temperature	260 · 10	°C·sec
T _{strg}	Storage Temperature	-55 ~ 150	°C
T _{opr}	Operating Temperature	-40 ~ 85	°C

*) -3.0V at pulse width 50ns

***) Flat package

D.C. and RECOMMENDED OPERATING CONDITIONS (Ta=-40 ~ 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3 *	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

*) -3.0V at pulse width 50ns

TC55258PL-10/PL-12/PL-15 TC55258FL-10/FL-12/FL-15

D.C. and OPERATING CHARACTERISTICS (Ta=-40~85°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IN}	Input Leakage Current	V _{IN} =0~V _{DD}	-	-	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	4.0	-	-	mA	
V _{OH}	Output High Voltage	I _{OH} =-20μA	V _{DD} -0.1	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =20μA	-	-	0.1	V	
I _{LO}	Output Leakage Current	$\overline{CE1}=V_{IH}$ or CE2=V _{IL} or R/W=V _{IL} V _{OUT} =0~V _{DD}	-	-	±1.0	μA	
I _{DDO1}	Operating Current	V _{DD} =5.5V, $\overline{CE1}=V_{IL}$ CE2=V _{IH} , R/W=V _{IH} I _{OUT} =0mA Other Input= V _{IL} /V _{IH}	t _{cycle} =1μs	-	10	-	mA
			t _{cycle} = Min. cycle	-	-	70	
I _{DDO2}	(Read Cycle)*	V _{DD} =5.5V, $\overline{CE1}=0.2V$ CE2=V _{DD} -0.2V R/W=V _{DD} -0.2V Other Input= V _{DD} -0.2V/0.2V I _{OUT} =0mA	t _{cycle} =1μs	-	5	-	mA
			t _{cycle} = Min. cycle	-	-	60	
I _{DD} S1	Standby Current	$\overline{CE1}=V_{IH}$ or CE2=V _{IL}	-	-	3	mA	
I _{DD} S2	Standby Current	$\overline{CE1}=V_{DD}-0.2V$ or CE2=0.2V V _{DD} =2.0~5.5V	Ta=25°C	-	0.01	0.2	μA
			Ta=60°C	-	-	1.0	
			Ta=85°C	-	-	10.0	

* Assuming that R/W is Low for Write Cycle, the current consumption is twice as much as that when R/W is high for Write Cycle.

CAPACITANCE (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

TC55258PL-10/PL-12/PL-15

TC55258FL-10/FL-12/FL-15

A.C. CHARACTERISTICS (Ta=-40 ~ 85°C, V_{DD}=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55258PL -10/FL-10		TC55258PL -12/FL-12		TC55258PL -15/FL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	100	-	120	-	150	-	ns
t _{ACC}	Address Access Time	-	100	-	120	-	150	
t _{CO1}	$\overline{CE1}$ Access Time	-	100	-	120	-	150	
t _{CO2}	CE2 Access Time	-	100	-	120	-	150	
t _{COE}	Chip Enable ($\overline{CE1}$, CE2) to Output in Low-Z	5	-	5	-	5	-	
t _{OD}	Chip Enable ($\overline{CE1}$, CE2) to Output in High-Z	-	50	-	60	-	70	
t _{OH}	Output Data Hold Time	10	-	10	-	10	-	

WRITE CYCLE

SYMBOL	PARAMETER	TC55258PL -10/FL-10		TC55258PL -12/FL-12		TC55258PL -15/FL-15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	100	-	120	-	150	-	ns
t _{WP}	Write Pulse Width	70	-	80	-	100	-	
t _{CW}	Chip Selection to End of Write	90	-	100	-	120	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	R/W to Output in High-Z	-	50	-	60	-	70	
t _{OEW}	R/W to Output in Low-Z	5	-	5	-	5	-	
t _{DS}	Data Set Up Time	40	-	50	-	60	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	


A.C. TEST CONDITION

- Input Pulse Levels : 2.4V/0.6V
- Timing Measurement Reference Levels: 2.2V/0.8V
- Output Reference Levels : 2.2V/0.8V
- Input Pulse Rise and Fall Time : 5ns
- Output Load : 100pF + 1 TTL Gate


TC55258PL-10/PL-12/PL-15 TC55258FL-10/FL-12/FL-15

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (R/W Controlled Write)




TC55258PL-10/PL-12/PL-15

TC55258FL-10/FL-12/FL-15

WRITE CYCLE 2 ($\overline{CE1}$ Controlled Write)



WRITE CYCLE 3 (CE2 Controlled Write)



TC55258PL-10/PL-12/PL-15 TC55258FL-10/FL-12/FL-15


NOTE:

- (1) R/W is High for Read Cycle.
- (2) Assuming that $\overline{CE1}$ Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.

DATA RETENTION CHARACTERISTICS (Ta=-40 ~ 85°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	-	5.5	V
I_{DD2}	Standby Supply Current	Ta=25°C	-	0.01	0.2
		Ta=60°C	-	-	1.0
		Ta=85°C	-	-	10.0
t_{CDR}	Chip Deselection to Data Retention Mode	0	-	-	μs
t_R	Recovery Time	$t_{RC}(1)$	-	-	

$\overline{CE1}$ Controlled Data Retention Mode (2)



TC55258PL-10/PL-12/PL-15
TC55258FL-10/FL-12/FL-15

CE2 Controlled Data Retention Mode (4)



NOTE: (1) t_{RC} : Read Cycle Time

- (2) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $\overline{CE1} \geq V_{DD}-0.2V$.
- (3) If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, during the period that the V_{DD} voltage is going down from 4.5V to 2.4V, I_{DDS1} current flows.
- (4) In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.

TC55258PL-10/PL-12/PL-15 TC55258FL-10/FL-12/FL-15

3V OPERATION SPECIFICATION

D.C. RECOMMENDED OPERATING CONDITIONS (Ta=-10 ~ 60°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	2.7	-	5.5	V
V _{IH}	Input High Voltage	V _{DD} -0.2	-	V _{DD}	
V _{IL}	Input Low Voltage	0	-	0.2	

D.C. and OPERATING CHARACTERISTICS (Ta=-10 ~ 60°C, V_{DD}=2.7V ~ 5.5V)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.*	MAX.	UNIT	
I _{IN}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =V _{DD} -0.2V	-100	-	-	μA	
I _{OL}	Output Low Current	V _{OL} =0.2V	100	-	-	μA	
V _{OH}	Output High Current	I _{OH} =-20μA	V _{DD} -0.1	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =20μA	-	-	0.1	V	
I _{LO}	Output Leakage Current	$\overline{CE1}=V_{IH}$ or CE2=V _{IL} or R/W=V _{IL} V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{DDO} **	Operation Current	$\overline{CE1}=V_{IL}$, CE2=V _{IH} R/W=V _{IH} Other Input= V _{DD} -0.2V/0.2V I _{OUT} =0mA	t _{cycle} =1μs	-	3.0	5.0	mA
I _{DDS}	Standby Current	$\overline{CE1}=V_{IH}$ or CE2=V _{IL}	Ta=25°C	-	0.01	0.2	μA
			Ta=60°C	-	-	1.0	

All voltage is measured from GND.

* V_{DD}=3V, Ta=25°C. This value shows with typical lot and reference only.

** I_{DDO} is slightly depending on input pulse t_r, t_f. If long t_r, t_f pulse is applied, there are some transient current at input stage. These specification is guaranteed with t_r, t_f < 20ns.

TC55258PL-10/PL-12/PL-15

TC55258FL-10/FL-12/FL-15

3V OPERATION SPECIFICATION

A.C. CHARACTERISTICS ($T_a = -10 \sim 60^\circ\text{C}$, $V_{DD} = 2.7\text{V} \sim 5.5\text{V}$)

READ CYCLE

SYMBOL	PARAMETER	MIN.	TYP.*	MAX.	UNIT
t_{RC}	Read Cycle Time	1000	-	-	ns
t_{ACC}	Address Access Time	-	300	1000	
t_{CO1}	$\overline{CE1}$ Access Time	-	300	1000	
t_{CO2}	CE2 Access Time	-	300	1000	
t_{COE}	Chip Enable ($\overline{CE1}$, CE2) to Output in Low-Z	5	-	-	
t_{OD}	Chip Enable ($\overline{CE1}$, CE2) to Output in High-Z	-	-	200	
t_{OH}	Output Data Hold Time	10	-	-	

* $V_{DD} = 3\text{V}$, $T_a = 25^\circ\text{C}$. This value shows with typical lot, and reference only.

WRITE

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
t_{WC}	Write Cycle Time	1000	-	-	ns
t_{WP}	Write Pulse Width	500	-	-	
t_{CW}	Chip Selection to End of Write	800	-	-	
t_{AS}	Address Set Up Time	100	-	-	
t_{WR}	Write Recovery Time	100	-	-	
t_{ODW}	R/W to Output in High-Z	-	-	200	
t_{OEW}	R/W to Output in Low-Z	5	-	-	
t_{DS}	Data Set Up Time	400	-	-	
t_{DH}	Data Hold Time	50	-	-	


A.C. TEST CONDITIONS

- Input Pulse Levels : $V_{DD} - 0.2\text{V} / 0.2\text{V}$
- Timing Measurement Reference Levels: $V_{DD}/2$ / $V_{DD}/2$
- Output Reference Levels : $V_{DD}/2$ / $V_{DD}/2$
- Input Pulse Rise and Fall Time : $\leq 20\text{ns}$
- Output Load : $100\text{pF} + 1$ TTL Gate

TC55258PL-10/PL-12/PL-15
TC55258FL-10/FL-12/FL-15


DIP 28 PIN OUTLINE DRAWING (DIP28-P-600)

Unit in mm



Note: Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

SOP 28 PIN OUTLINE DRAWING (SOP28-P-450)



Note: Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

TC55258PL-10/PL-12/PL-15
TC55258FL-10/FL-12/FL-15

TOSHIBA MOS MEMORY PRODUCTS

TC551001PL-70/PL-85/PL-10 TC551001FL-70/FL-85/FL-10

DESCRIPTION

The TC551001PL/FL is 1,048,576 bits static random access memory organized as 131,072 words by 8 bits using CMOS technology, and operated a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz(Typ.) and minimum cycle time of 70/85/100ns. When $\overline{CE1}$ is a logical high, or $\overline{CE2}$ is low, the device is placed in low power standby mode in which standby current is 2 μ A typically. The TC551001PL/FL has three control inputs. Chip enable inputs ($\overline{CE1}$, $\overline{CE2}$) allow for device selection and data retention control, and an output enable input (\overline{OE}) provides fast memory access. Thus the TC551001PL/FL is suitable for use in various microprocessor application system where high speed, low power, and battery back up are required.

The TC551001PL/FL is offered in both a dual-in-line 32 pin standard plastic package and small-out line plastic flat package.


FEATURES

- Low Power Dissipation
27.5mW/MHz(Typ.)
- Standby Current: 100 μ A(Max.)
- 5V Single Power Supply
- Power Down Feature: $\overline{CE1}$, $\overline{CE2}$

- Data Retention Supply Voltage: 2.0~5.5V
- Access Time


	TC551001 PL/FL-70	TC551001 PL/FL-85	TC551001 PL/FL-10
Access Time (Max.)	70ns	85ns	100ns
$\overline{CE1}$ Access Time (Max.)	70ns	85ns	100ns
$\overline{CE2}$ Access Time (Max.)	70ns	85ns	100ns
\overline{OE} Access Time (Max.)	40ns	45ns	50ns

PIN CONNECTION (TOP VIEW)



- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP and Plastic Flat Package

BLOCK DIAGRAM



PIN NAMES

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
$\overline{CE1}$, $\overline{CE2}$	Chip Enable Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
V _{DD}	Power (+5V)
GND	Ground
N.C.	No Connection

TC551001PL-70/PL-85/PL-10

TC551001FL-70/FL-85/FL-10

OPERATION MODE

OPERATION MODE	$\overline{CE1}$	CE2	\overline{OE}	R/W	I/O1 ~ I/O8	POWER
Read	L	H	L	H	D _{OUT}	I _{DDO}
Write	L	H	*	L	D _{IN}	I _{DDO}
Output Deselect	*	*	H	*	High-Z	I _{DDO}
Standby	H	*	*	*	High-Z	I _{DDS}
	*	L	*	*	High-Z	I _{DDS}

*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-0.3* ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0/0.6**	W
T _{solder}	Soldering Temperature	260 · 10	°C · sec
T _{strg.}	Storage Temperature	-55 ~ 150	°C
T _{opr.}	Operating Temperature	0 ~ 70	°C

*: -3.0V at pulse width 50ns MAX. **: SOP

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3 *	-	0.8	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	

*: -3.0V at pulse width 50ns MAX.

TC551001PL-70/PL-85/PL-10 TC551001FL-70/FL-85/FL-10

D.C. and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	-	-	mA
I _{OL}	Output Low Current	V _{OL} =0.4V	4.0	-	-	mA
I _{LO}	Output Leakage Current	$\overline{CE1}=V_{IH}$ or CE2=V _{IL} or $\overline{OE}=V_{IH}$, V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA
I _{DDO1}	Operating Current	$\overline{CE1}=V_{IL}$ and CE2=V _{IH} and R/W=V _{IH} , I _{OUT} =0mA Other Input=V _{IH} /V _{IL} t _{cycle} =Min. cycle	-	-	80	mA
I _{DDO2}		$\overline{CE1}=0.2V$ and CE2=V _{DD} -0.2V R/W=V _{DD} -0.2V, I _{OUT} =0mA Other Input=V _{DD} -0.2V/0.2V t _{cycle} =Min. cycle	-	-	70	mA
I _{DDS1}	Standby Current	$\overline{CE1}=V_{IH}$ or CE2=V _{IL}	-	-	3	mA
I _{DDS2}		$\overline{CE1}=V_{DD}-0.2V$ or CE2=0.2V V _{DD} =2.0V ~ 5.5V, Ta=0 ~ 70°C	-	-	100	μA

CAPACITANCE (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	10	

Note: This parameter periodically sampled is not 100% tested.

TC551001PL-70/PL-85/PL-10

TC551001FL-70/FL-85/FL-10

A.C. CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC551001PL-70 TC551001FL-70		TC551001PL-85 TC551001FL-85		TC551001PL-10 TC551001FL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	70	-	85	-	100	-	ns
t _{ACC}	Address Access Time	-	70	-	85	-	100	
t _{CO1}	$\overline{CE1}$ Access Time	-	70	-	85	-	100	
t _{CO2}	CE2 Access Time	-	70	-	85	-	100	
t _{OE}	Output Enable to Output in Valid	-	40	-	45	-	50	
t _{COE}	Chip Enable ($\overline{CE1}$, CE2) to Output in Low-Z	5	-	10	-	10	-	
t _{OEE}	Output Enable to Output in Low-Z	0	-	0	-	0	-	
t _{OD}	Chip Enable ($\overline{CE1}$, CE2) to Output in High-Z	-	30	-	30	-	35	
t _{ODO}	Output Enable to Output in High-Z	-	30	-	30	-	35	
t _{OH}	Output Data Hold Time	10	-	10	-	10	-	

Write Cycle

SYMBOL	PARAMETER	TC551001PL-70 TC551001FL-70		TC551001PL-85 TC551001FL-85		TC551001PL-10 TC551001FL-10		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	70	-	85	-	100	-	ns
t _{WP}	Write Pulse Width	50	-	60	-	60	-	
t _{CW}	Chip Selection to End of Write	65	-	75	-	80	-	
t _{AS}	Address Set up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	R/W to Output in High-Z	-	30	-	30	-	35	
t _{OEW}	R/W to Output in Low-Z	0	-	0	-	0	-	
t _{DS}	Data Set up Time	35	-	35	-	40	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	


A.C. TEST CONDITION

- Output Load : 100pF + 1 TTL Gate
- Input Pulse Level : 0.6V, 2.4V
- Timing Measurement V_{IN} : 0.8V, 2.2V
- Reference Levels V_{OUT} : 0.8V, 2.2V
- t_r, t_f : 5ns


TC551001PL-70/PL-85/PL-10
TC551001FL-70/FL-85/FL-10

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (R/W Controlled Write)




TC551001PL-70/PL-85/PL-10
TC551001FL-70/FL-85/FL-10

WRITE CYCLE 2 (4) ($\overline{\text{CE1}}$ Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)



TC551001PL-70/PL-85/PL-10 TC551001FL-70/FL-85/FL-10


NOTE:

- (1) R/W is High for Read Cycle.
- (2) Assuming that $\overline{CE1}$ Low transition or CE2 High transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
- (3) Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state.
- (4) Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.

DATA RETENTION CHARACTERISTICS (Ta=0 ~ 70°C)


SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V	
I _{DD} S2	Standby Current	V _{DD} =3.0V	-	-	50	μA
		V _{DD} =5.5V	-	-	100	
t _{CDR}	Chip Deselection to Data Retention Mode	0	-	-	nS	
t _R	Recovery Time	5	-	-	mS	

$\overline{CE1}$ Controlled Data Retention Mode (1)



TC551001PL-70/PL-85/PL-10
TC551001FL-70/FL-85/FL-10

CE2 Controlled Data Retention Mode (3)




NOTE:

- (1) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$ or $CE2 \geq V_{DD} - 0.2V$.
- (2) If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, during the period that the V_{DD} voltage is going down from 4.5V to 2.4V, I_{DDS1} current flows.
- (3) In CE2 controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2V$.


TC551001PL-70/PL-85/PL-10
TC551001FL-70/FL-85/FL-10

DIP 32 PIN OUTLINE DRAWING (DIP32-P-600)



Note) Package width and length do not include mold protrusion.
Allowable mold protrusion is 0.15mm.

MFP 32 PIN OUTLINE DRAWING (SOP32-P-450)



Note) Package width and length do not include mold protrusion.
Allowable mold protrusion is 0.15mm.

TC551001PL-70/PL-85/PL-10
TC551001FL-70/FL-85/FL-10

Pseudo-Static RAM

TOSHIBA MOS MEMORY PRODUCTS

32,768 WORD × 8 BIT CMOS PSEUDO STATIC RAM

SILICON GATE CMOS

TC51832P/SP/F-85, TC51832P/SP/F-10
TC51832P/SP/F-12

DESCRIPTION

The TC51832P/SP/F is a 256K high speed CMOS pseudo static RAM organized as 32,768 words by 8 bits. The TC51832P/SP/F utilizing one transistor dynamic memory cell with CMOS peripheral circuit provides large capacity, high speed and low power features. System oriented features include single power supply of $5V \pm 10\%$ tolerance. The $\overline{OE}/RFSH$ input allows two types of refresh operation — auto refresh and self

refresh. The TC51832P/SP/F also features static RAM like write function that the input data is written into the memory cell at the rising edge of R/W , thus being easy to interface with microprocessor. The TC51832P/SP/F is a pin-compatible with 256K bit CMOS static RAM — TC55257P and is moulded a standard 0.6 inch and 0.3 inch width plastic DIP and small-out line plastic flat package.

FEATURES


- Organization: 32,768 word x 8 bit
- Fast Access Time and Cycle Time

	TC51832P/ SP/F-85	TC51832P/ SP/F-10	TC51832P/ SP/F-12
t_{CEA} \overline{CE} Access Time	85ns	100ns	120ns
t_{OEA} \overline{OE} Access Time	35ns	40ns	50ns
t_{RC} Cycle Time	135ns	160ns	190ns

- Single Power Supply: $5V \pm 10\%$
- Static RAM like Write Function
- All inputs and outputs: TTL Compatible

- Low Power Dissipation
Operating: (Max.)
303mW (TC51832P/SP/F-85)
248mW (TC51832P/SP/F-10)
220mW (TC51832P/SP/F-12)
Standby: 5.5mW (Max.)
Self Refresh: 5.5mW (Max.)
- Two types of Refresh Operation Capability
Auto Refresh
Self Refresh
- Pin Compatible with 256K bit CMOS Static RAM TC55257P


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}/RFSH$	Output Enable/Refresh Input
\overline{CE}	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
V_{DD}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC51832P/SP/F-85, TC51832P/SP/F-10 TC51832P/SP/F-12

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	NOTES
V _{IN}	Input Voltage	-1.0 ~ 7.0	V	1
V _{OUT}	Output Voltage	-1.0 ~ 7.0	V	
V _{DD}	Power Supply Voltage	-1.0 ~ 7.0	V	
T _{OPR}	Operating Temperature	0 ~ 70	°C	
T _{STG}	Storage Temperature	-55 ~ 150	°C	
T _{SOLDER}	Soldering Temperature*Time	260*10	°C*sec	
P _D	Power Dissipation	600	mW	
I _{OUT}	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C)

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNIT	NOTES
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	—	6.5	V	
V _{IL}	Input Low Voltage	-1.0	—	0.8	V	

D.C. ELECTRICAL CHARACTERISTICS (V_{DD} = 5V ± 10%, T_a = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTES	
I _{DD0}	OPERATING CURRENT Average Power Supply Operating Current (\overline{CE} , Address Cycling: $t_{RC} = t_{RC\ MIN}$)	TC51832P/SP/F-85	—	55	mA	3, 4
		TC51832P/SP/F-10	—	45		
		TC51832P/SP/F-12	—	40		
I _{DDS1}	STANDBY CURRENT 1 Power Supply Standby Current, TTL Level Input ($\overline{CE} = \overline{OE}/\overline{RFSH} = V_{IH}$)	—	1	mA		
I _{DDF}	SELF REFRESH CURRENT Average Power Supply Self Refresh Current ($\overline{CE} = V_{DD} - 0.2V$, $\overline{OE}/\overline{RFSH} = 0.2V$)	—	1	mA		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any Input ($0V \leq V_{IN} \leq V_{DD}$, All Other Inputs not under Test = 0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disable, $0V \leq V_{OUT} \leq V_{DD}$)	-10	10	μA		
V _{OH}	OUTPUT HIGH LEVEL Output "H" Level Voltage (I _{OUT} = -5mA)	2.4	—	V		
V _{OL}	OUTPUT LOW LEVEL Output "L" Level Voltage (I _{OUT} = 4.2mA)	—	0.4	V		

TC51832P/SP/F-85, TC51832P/SP/F-10 TC51832P/SP/F-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{DD} = 5V ± 10%, T_a = 0 ~ 70°C) (Notes 5, 6, 7, 8, 9)

SYMBOL	PARAMETER	TC51832P/ SP/F-85		TC51832P/ SP/F-10		TC51832P/ SP/F-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	135	—	160	—	190	—	ns	
t _{RMW}	Read Write Cycle Time	200	—	240	—	280	—	ns	
t _{CE}	\overline{CE} Pulse Width	85	10,000	100	10,000	120	10,000	ns	
t _P	\overline{CE} Precharge Time	40	—	50	—	60	—	ns	
t _{CEA}	\overline{CE} Access Time	—	85	—	100	—	120	ns	
t _{OEa}	\overline{OE} Access Time	—	35	—	40	—	50	ns	
t _{CLZ}	\overline{CE} to Output in Low-Z	10	—	10	—	10	—	ns	
t _{OLZ}	\overline{OE} to Output in Low-Z	0	—	0	—	0	—	ns	
t _{WLZ}	R/W to Output in Low-Z	0	—	0	—	0	—	ns	
t _{CHZ}	\overline{CE} to Output in High-Z	0	25	0	30	0	35	ns	10
t _{OHZ}	\overline{OE} to Output in High-Z	0	25	0	30	0	35	ns	10
t _{WHZ}	R/W to Output in High-Z	0	25	0	30	0	35	ns	10
t _{OHC}	\overline{OE} Hold Time Referenced to \overline{CE}	0	—	0	—	0	—	ns	
t _{OSC}	\overline{OE} Set-Up Time Referenced to \overline{CE}	10	—	10	—	10	—	ns	
t _{RCS}	Read Command Set-Up Time	0	—	0	—	0	—	ns	
t _{RCH}	Read Command Hold Time	0	—	0	—	0	—	ns	
t _{WP}	Write Pulse Width	60	—	70	—	85	—	ns	
t _{WCH}	Write Command Hold Time	60	—	70	—	85	—	ns	
t _{CWL}	Write Command to \overline{CE} Lead Time	60	—	70	—	85	—	ns	
t _{DSW}	Data Set-Up Time Referenced to R/W	35	—	40	—	50	—	ns	11
t _{DSC}	Data Set-Up Time Referenced to \overline{CE}	35	—	40	—	50	—	ns	11
t _{DHW}	Data Hold Time Referenced to R/W	0	—	0	—	0	—	ns	11
t _{DHC}	Data Hold Time Referenced to \overline{CE}	0	—	0	—	0	—	ns	11
t _{ASC}	Address Set-Up Time	0	—	0	—	0	—	ns	12
t _{AHC}	Address Hold Time	20	—	25	—	30	—	ns	12
t _{FC}	Auto Refresh Cycle Time	135	—	160	—	190	—	ns	
t _{RFD}	\overline{CE} to \overline{RFSH} Delay Time	40	—	50	—	60	—	ns	
t _{FAP}	\overline{RFSH} Pulse Width (Auto Refresh Cycle)	80	8,000	80	8,000	80	8,000	ns	13
t _{FP}	\overline{RFSH} Precharge Time	30	—	30	—	30	—	ns	13
t _{FCE}	\overline{RFSH} Active to \overline{CE} Delay Time	160	—	190	—	225	—	ns	13
t _{FSR}	\overline{RFSH} Precharge to \overline{CE} Delay Time (Auto Refresh Cycle)	65	—	80	—	95	—	ns	13
t _{FAS}	\overline{RFSH} Pulse Width (Self Refresh Cycle)	8,000	—	8,000	—	8,000	—	ns	13
t _{FRS}	\overline{RFSH} Precharge to \overline{CE} Delay Time (Self Refresh Cycle)	160	—	190	—	225	—	ns	13
t _{FST}	\overline{RFSH} Set-Up Time (Refresh Counter Test Cycle)	10	30	10	30	10	30	ns	
t _{FHT}	\overline{RFSH} Hold Time (Refresh Counter Test Cycle)	65	8,000	65	8,000	65	8,000	ns	
t _{REF}	Refresh Period	—	4	—	4	—	4	ms	
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

TC51832P/SP/F-85, TC51832P/SP/F-10 TC51832P/SP/F-12

CAPACITANCE (V_{DD} = 5V, f = 1MHz, T_a = 25°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CI1	Input Capacitance (A0 ~ A14)	—	5	pF
CI2	Input Capacitance (\overline{CE} , $\overline{OE/RFSH}$, R/W)	—	7	pF
CI0	Input/Output Capacitance (I/O1 ~ I/O8)	—	7	pF

NOTE: This parameter is periodically sampled and is not 100% tested.


NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
 - All voltages are reference to GND.
 - I_{DD0} depend on cycle rate.
 - I_{DD0} depend on output loading. Specified value are obtained with the output open.
 - An initial pause of 1ms with high \overline{CE} and high $\overline{OE/RFSH}$ is required after power-up before proper device operation is achieved.
 - AC measurements assume t_T = 5ns.
 - V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
 - Measured with a load equivalent to 2 TTL loads and 100pF.
 - The $\overline{OE/RFSH}$ input operates as the output enable input (\overline{OE}) and refresh control input (\overline{RFSH}) under the condition of that $\overline{CE} = V_{IL}$ and $\overline{CE} = V_{IH}$, respectively.
 - t_{CHZ}, t_{OHZ}, t_{WHZ} define the time at which the output achieves the open circuit condition and is not reference to output voltage levels.
 - In write cycles, the input data is latched at the earlier of R/W or \overline{CE} rising edge. Therefore the input data must be valid during set-up time (t_{DSW}, t_{DSC}) and hold time (t_{DHW}, t_{DHC}).
 - All address are latched at the falling edge of \overline{CE} , and must be valid during t_{ASC} and t_{AHC}.
 - Two refresh operation — auto refresh and self refresh are determined by the $\overline{OE/RFSH}$ pulse width under the condition of $\overline{CE} = V_{IH}$.
 Auto refresh: $\overline{OE/RFSH}$ pulse width ≤ t_{FAP} (max.)
 Self refresh: $\overline{OE/RFSH}$ pulse width ≥ t_{FAS} (min.)
- The following timing parameter must be kept before device proper operation is achieved after refresh.
- Auto refresh: t_{FCE} and t_{FSR}
 Self refresh: t_{FRS}


TC51832P/SP/F-85, TC51832P/SP/F-10 TC51832P/SP/F-12

TIMING WAVEFORMS

• READ CYCLE




• WRITE CYCLE




TC51832P/SP/F-85, TC51832P/SP/F-10 TC51832P/SP/F-12

• READ WRITE CYCLE




• CE ONLY REFRESH CYCLE




TC51832P/SP/F-85, TC51832P/SP/F-10 TC51832P/SP/F-12

• AUTO REFRESH CYCLE



NOTE: A0 ~ A14, R/W = Don't Care


• SELF REFRESH CYCLE



NOTE: A0 ~ A14, R/W = Don't Care

TC51832P/SP/F-85, TC51832P/SP/F-10 TC51832P/SP/F-12

● REFRESH COUNTER TEST CYCLE (READ WRITE)



REFRESH COUNTER TEST


The internal refresh operation of TC51832P/SP/F can be tested by REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and fixed zero as column address. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Read "0" out and write "1" in each cell by performing REFRESH COUNTER TEST. Repeat this operation 256 times.
- ③ Check "1" out of 256 bits at normal read mode, which was written at ②.
- ④ Read "1" out and write "0" in each cell by performing REFRESH COUNTER TEST. Repeat this operation 256 times.
- ⑤ Check "0" out of 256 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ the complement data.

TC51832P/SP/F-85, TC51832P/SP/F-10 TC51832P/SP/F-12

OUTLINE DRAWINGS (6D28A-P)

Unit in mm




NOTE: Each lead pitch is 2.54mm.
All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.28 leads.

**TC51832P/SP/F-85, TC51832P/SP/F-10
TC51832P/SP/F-12**

- MFP 28 PIN OUTLINE DRAWINGS (F28GA-P)

Unit in mm



NOTE: Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No. 28 leads.

TOSHIBA MOS MEMORY PRODUCTS

32,768 WORD × 8 BIT CMOS PSEUDO STATIC RAM **TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10**
TC51832PL/SPL/FL-12
 SILICON GATE CMOS

DESCRIPTION

The TC51832PL/SPL/FL is a 256K bit high speed CMOS pseudo static RAM organized as 32,768 words by 8 bits. The TC51832PL/SPL/FL utilizing one transistor dynamic memory cell with CMOS peripheral circuit provides large capacity, high speed and low power features. System oriented features include single power supply of $5V \pm 10\%$ tolerance. The $\overline{OE}/RFSH$ input allows two types of refresh operation — auto refresh and

self refresh. The TC51832PL/SPL/FL also features static RAM like write function that the input data is written into the memory cell at the rising edge of R/W, thus being easy to interface with microprocessor. The TC51832PL/SPL/FL is a pin-compatible with 256K bit CMOS static RAM — TC5257P and is moulded a standard 0.6 inch and 0.3 inch width plastic DIP and small out-line plastic flat package.

FEATURES

- Organization: 32,768 word x 8 bit
- Fast Access Time and Cycle Time

		TC51832PL/ SPL/FL-85	TC51832PL/ SPL/FL-10	TC51832PL/ SPL/FL-12
t_{CEA}	\overline{CE} Access Time	85ns	100ns	120ns
t_{OEA}	\overline{OE} Access Time	35ns	40ns	50ns
t_{RC}	Cycle Time	135ns	160ns	190ns


- Single Power Supply: $5V \pm 10\%$
- Static RAM like Write Function

- All inputs and outputs: TTL Compatible
- Low Power Dissipation

Operating: (Max.)
 303mW (TC51832PL/SPL/FL-85)
 248mW (TC51832PL/SPL/FL-10)
 220mW (TC51832PL/SPL/FL-12)
 Standby: 1.1mW (Max.)
 Self Refresh: 1.1mW (Max.)

- Two types of Refresh Operation Capability
 Auto Refresh
 Self Refresh
- Pin Compatible with 256K bit CMOS Static RAM TC5257P


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}/RFSH$	Output Enable/Refresh Input
\overline{CE}	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	NOTES
V _{IN}	Input Voltage	-1.0 ~ 7.0	V	1
V _{OUT}	Output Voltage	-1.0 ~ 7.0	V	1
V _{DD}	Power Supply Voltage	-1.0 ~ 7.0	V	1
T _{OPR}	Operating Temperature	0 ~ 70	°C	1
T _{STG}	Storage Temperature	-55 ~ 150	°C	1
T _{SOLDER}	Soldering Temperature*Time	260*10	°C*sec	1
P _D	Power Dissipation	600	mW	1
I _{OUT}	Short Circuit Output Current	50	mA	1

D.C. RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C)

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNIT	NOTES
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	—	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	—	0.8	V	2

D.C. ELECTRICAL CHARACTERISTICS (V_{DD} = 5V ± 10%, T_a = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	NOTES	
I _{DD0}	OPERATING CURRENT Average Power Supply Operating Current (CE, Address Cycling: t _{RC} = t _{RC} MIN)	TC51832PL/SPL/FL-85	—	55	mA	3, 4
		TC51832PL/SPL/FL-10	—	45		
		TC51832PL/SPL/FL-12	—	40		
I _{DDs1}	STANDBY CURRENT 1 Power Supply Standby Current, TTL Level Input (CE = OE/RFSH = V _{IH})	—	1	mA		
I _{DDs2}	STANDBY CURRENT 2 Power Supply Standby Current, CMOS Level Input (CE = OE/RFSH = V _{DD} -0.2V)	—	0.2	mA		
I _{DDF}	SELF REFRESH CURRENT Average Power Supply Self Refresh Current (CE = V _{DD} -0.2V, OE/RFSH = 0.2V)	—	0.2	mA		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any Input (0V ≤ V _{IN} ≤ V _{DD} , All Other Inputs not under Test = 0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (I _{OUT} is disable, 0V ≤ V _{OUT} ≤ V _{DD})	-10	10	μA		
V _{OH}	OUTPUT HIGH LEVEL Output "H" Level Voltage (I _{OUT} = -5mA)	2.4	—	V		
V _{OL}	OUTPUT LOW LEVEL Output "L" Level Voltage (I _{OUT} = 4.2mA)	—	0.4	V		

TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{DD} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$) (Notes 5, 6, 7, 8, 9)

SYMBOL	PARAMETER	TC51832SPL/ SPL/FL-85		TC51832PL/ SPL/FL-10		TC51832PL/ SPL/FL-12		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	135	—	160	—	190	—	ns	
t_{RMW}	Read Write Cycle Time	200	—	240	—	280	—	ns	
t_{CE}	\overline{CE} Pulse Width	85	10,000	100	10,000	120	10,000	ns	
t_P	\overline{CE} Precharge Time	40	—	50	—	60	—	ns	
t_{CEA}	\overline{CE} Access Time	—	85	—	100	—	120	ns	
t_{OEA}	\overline{OE} Access Time	—	35	—	40	—	50	ns	
t_{CLZ}	\overline{CE} to Output in Low-Z	10	—	10	—	10	—	ns	
t_{OLZ}	\overline{OE} to Output in Low-Z	0	—	0	—	0	—	ns	
t_{WLZ}	R/W to Output in Low-Z	0	—	0	—	0	—	ns	
t_{CHZ}	\overline{CE} to Output in High-Z	0	25	0	30	0	35	ns	10
t_{OHZ}	\overline{OE} to Output in High-Z	0	25	0	30	0	35	ns	10
t_{WHZ}	R/W to Output in High-Z	0	25	0	30	0	35	ns	10
t_{OHC}	\overline{OE} Hold Time Referenced to \overline{CE}	0	—	0	—	0	—	ns	
t_{OSC}	\overline{OE} Set-Up Time Referenced to \overline{CE}	10	—	10	—	10	—	ns	
t_{RCS}	Read Command Set-Up Time	0	—	0	—	0	—	ns	
t_{RCH}	Read Command Hold Time	0	—	0	—	0	—	ns	
t_{WP}	Write Pulse Width	60	—	70	—	85	—	ns	
t_{WCH}	Write Command Hold Time	60	—	70	—	85	—	ns	
t_{CWL}	Write Command to \overline{CE} Lead Time	60	—	70	—	85	—	ns	
t_{DSW}	Data Set-Up Time Referenced to R/W	35	—	40	—	50	—	ns	11
t_{DSC}	Data Set-Up Time Referenced to \overline{CE}	35	—	40	—	50	—	ns	11
t_{DHW}	Data Hold Time Referenced to R/W	0	—	0	—	0	—	ns	11
t_{DHC}	Data Hold Time Referenced to \overline{CE}	0	—	0	—	0	—	ns	11
t_{ASC}	Address Set-Up Time	0	—	0	—	0	—	ns	12
t_{AHC}	Address Hold Time	20	—	25	—	30	—	ns	12
t_{FC}	Auto Refresh Cycle Time	135	—	160	—	190	—	ns	
t_{RFD}	\overline{CE} to RFSH Delay Time	40	—	50	—	60	—	ns	
t_{FAP}	RFSH Pulse Width (Auto Refresh Cycle)	80	8,000	80	8,000	80	8,000	ns	13
t_{FP}	RFSH Precharge Time	30	—	30	—	30	—	ns	13
t_{FCE}	RFSH Active to \overline{CE} Delay Time	160	—	190	—	225	—	ns	13
t_{FSR}	RFSH Precharge to \overline{CE} Delay Time (Auto Refresh Cycle)	65	—	80	—	95	—	ns	13
t_{FAS}	RFSH Pulse Width (Self Refresh Cycle)	8,000	—	8,000	—	8,000	—	ns	13
t_{FRS}	RFSH Precharge to \overline{CE} Delay Time (Self Refresh Cycle)	160	—	190	—	225	—	ns	13
t_{FST}	RFSH Set-Up Time (Refresh Counter Test Cycle)	10	30	10	30	10	30	ns	
t_{FHT}	RFSH Hold Time (Refresh Counter Test Cycle)	65	8,000	65	8,000	65	8,000	ns	
t_{REF}	Refresh Period	—	4	—	4	—	4	ms	
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

CAPACITANCE (V_{DD} = 5V, f = 1MHz, T_a = 25°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CI1	Input Capacitance (A0 ~ A14)	—	5	pF
CI2	Input Capacitance (\overline{CE} , $\overline{OE/RFSH}$, R/W)	—	7	pF
CI0	Input/Output Capacitance (I/O1 ~ I/O8)	—	7	pF

NOTE: This parameter is periodically sampled and is not 100% tested.


NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
 - All voltages are reference to GND.
 - I_{DD0} depend on cycle rate.
 - I_{DD0} depend on output loading. Specified value are obtained with the output open.
 - An initial pause of 1ms with high \overline{CE} and high $\overline{OE/RFSH}$ is required after power-up before proper device operation is achieved.
 - AC measurements assume t_T = 5ns.
 - V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
 - Measured with a load equivalent to 2 TTL loads and 100pF.
 - The $\overline{OE/RFSH}$ input operates as the output enable input (\overline{OE}) and refresh control input (\overline{RFSH}) under the condition of that $\overline{CE} = V_{IL}$ and $\overline{CE} = V_{IH}$, respectively.
 - t_{CHZ}, t_{OHZ}, t_{WHZ} define the time at which the output achieves the open circuit condition and is not reference to output voltage levels.
 - In write cycles, the input data is latched at the earlier of R/W or \overline{CE} rising edge. Therefore the input data must be valid during set-up time (t_{DSW}, t_{DSC}) and hold time (t_{DHW}, t_{DHC}).
 - All address are latched at the falling edge of \overline{CE} , and must be valid during t_{ASC} and t_{AHC}.
 - Two refresh operation — auto refresh and self refresh are determined by the $\overline{OE/RFSH}$ pulse width under the condition of $\overline{CE} = V_{IH}$.
 Auto refresh: $\overline{OE/RFSH}$ pulse width ≤ t_{FAP} (max.)
 Self refresh: $\overline{OE/RFSH}$ pulse width ≥ t_{FAS} (min.)
- The following timing parameter must be kept before device proper operation is achieved after refresh.
- Auto refresh: t_{FCE} and t_{FSR}
 Self refresh: t_{FRS}


TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

TIMING WAVEFORMS

• READ CYCLE




• WRITE CYCLE




TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

• READ WRITE CYCLE




• CE ONLY REFRESH CYCLE




TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

• AUTO REFRESH CYCLE



NOTE: A0 ~ A14, R/W = Don't care


• SELF REFRESH CYCLE



NOTE: A0 ~ A14, R/W = Don't care

TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

● REFRESH COUNTER TEST CYCLE (READ WRITE)



REFRESH COUNTER TEST

The internal refresh operation of TC51832PL/SPL/FL can be tested by REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and fixed zero as column address.



The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Read "0" out and write "1" in each cell by performing REFRESH COUNTER TEST. Repeat this operation 256 times.
- ③ Check "1" out of 256 bits at normal read mode, which was written at ②.
- ④ Read "1" out and write "0" in each cell by performing REFRESH COUNTER TEST. Repeat this operation 256 times.
- ⑤ Check "0" out of 256 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ the complement data.

TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

● OUTLINE DRAWINGS (6D28A-P)

Unit in mm




NOTES: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No. 28 leads.
All dimensions are in millimeters.

TC51832PL/SPL/FL-85, TC51832PL/SPL/FL-10 TC51832PL/SPL/FL-12

- MFP 28 PIN OUTLINE DRAWINGS (F28GA-P)

Unit in mm



NOTE: Lead pitch is 1.27 and tolerance is ±0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12 TC518128AP/ASP/AF/APL/ASPL/AFL-10

DESCRIPTION

The TC518128AP Family is a 1M bit high speed CMOS Pseudo Static RAM organized as 131,072 words by 8 bits. The TC518128AP Family utilizing one transistor dynamic memory cell with CMOS peripheral circuit provides large capacity, high speed and low power features. The feature includes single power supply of $5V \pm 10\%$. The RFSH input allows two types of refresh operation - auto refresh and self refresh. The TC518128AP Family also features static RAM like write function that the input data is written into the memory cell at the rising edge of R/W, thus being easy to interface with microprocessor. The TC518128AP Family is a pin-compatible with 1M bit CMOS static RAM - JEDEC standard and is moulded in a 32 pin standard 0.6 inch and 0.3 inch width plastic DIP and small-out line plastic flat package.

FEATURES

- Organization: 1M bit (131,072 word \times 8bit)
- Fast Access Time and
- Low Power Dissipation
- Single Power Supply: $5V \pm 10\%$
- Auto refresh is capable by internal counter.
- Self refresh is capable by internal timer.
- All inputs and outputs: TTL compatible
- 512 refresh cycle/8ms
- Pin Compatible: 1M SRAM (JEDEC)
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG
 - AP/APL : 600 mil DIP
 - ASP/ASPL: 300 mil DIP
 - AF/AFL : 450 mil SOP

PIN CONNECTION


(TOP VIEW)

RFSH	1	32	VDD
A16	2	31	A15
A14	3	30	CE2
A12	4	29	R/W
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CE1
A0	12	21	I/O8
I/O1	13	20	I/O7
I/O2	14	19	I/O6
I/O3	15	18	I/O5
GND	16	17	I/O4

PIN NAMES

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
RFSH	Refresh Input
CE1, CE2	Chip Enable Inputs
I/O1~I/O8	Data Inputs/Outputs
VDD	Power
GND	Ground

BLOCK DIAGRAM



TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12 TC518128AP/ASP/AF/APL/ASPL/AFL-10

FUNCTION LOGIC

$\overline{CE1}$	CE2	\overline{OE}	R/W	\overline{RFSH}	A0~A16	I/O1~8	CONDITION
L	H	L	H	*	V*	OUT	Read
L	H	*	L	*	V*	IN	Write
L	H	H	H	*	V*	HZ	CE only Refresh
H	*	*	*	L	*	HZ	Auto/Self Refresh
*	L	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand by
*	L	*	*	H	*	HZ	Stand by

H -- High Level Input ($V_{IN}=6.5V \sim V_{IH}$ min.)

L -- Low Level Input ($V_{IN}=V_{IL}$ max. $\sim -1.0V$)

* -- Don't care ($6.5V \sim -1.0V$)

V* - At $\overline{CE1}$ falling edge (CE2=H) or CE2 rising edge ($\overline{CE1}$ =L), all address inputs are "IN", and at the other condition, the address input are "*".

HZ - High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
V_{IN}	Input Voltage	-1.0 ~ 7.0	V	1
V_{OUT}	Output Voltage	-1.0 ~ 7.0	V	
V_{DD}	Power Supply Voltage	-1.0~7.0	V	
T_{OPR}	Operating Temperature	0 ~ 70	°C	
T_{STG}	Storage Temperature	-55 ~ 150	°C	
T_{SOLDER}	Soldering Temperature·Time	260.10	°C·sec	
P_D	Power Dissipation	600	mW	
I_{OUT}	Short Circuit Output Current	50	mA	

DC RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNIT	NOTE
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	

TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12 TC518128AP/ASP/AF/APL/ASPL/AFL-10

DC ELECTRICAL CHARACTERISTICS (V_{DD}=5V±10%, Ta=70°C)

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTES
I _{DDO}	Operating Current (Average Power Supply Operating Current) CE1, CE2, Address cycling: t _{RC} =t _{RC} MIN.	130ns	-	50	70	mA	3,4
		160ns	-	40	60		
		190ns	-	35	50		
I _{DD1}	Standby Current CE1=V _{IH} or CE2=V _{IL} RFSH=V _{IH}	TC518128AP/ASP/AF	-	-	2	mA	
		TC518128APL/ASPL/AFL	-	-	1		
*I _{DD2}	Standby Current CE1=V _{DD} -0.2V or CE2=0.2V, RFSH=V _{DD} -0.2V	TC518128AP/ASP/AF	-	-	1	mA	
		TC518128APL/ASPL/AFL	-	100	200		
I _{DDF1}	Self Refresh Current CE1=V _{IH} or CE2=V _{IL} , RFSH=V _{IL}	TC518128AP/ASP/AF	-	-	2	mA	
		TC518128APL/ASPL/AFL	-	-	1		
*I _{DDF2}	Self Refresh Current CE1=V _{DD} -0.2V or CE2=0.2V, RFSH=0.2V	TC518128AP/ASP/AF	-	-	1	mA	
		TC518128APL/ASPL/AFL	-	100	200		
I _{I(L)}	Input Leakage Current 0V ≤ V _{IN} ≤ V _{DD} , All other Inputs not under test=0V		-10	-	10	μA	
I _{O(L)}	Output Leakage Current Output Disable (CE1=V _{IH} or CE2=V _{IL} or OE=V _{IH} or R/W=V _{IL}), 0V ≤ V _{OUT} ≤ V _{DD}		-10	-	10	μA	
V _{OH}	Output High Level I _{OH} =-5mA		2.4	-	-	V	
V _{OL}	Output Low Level I _{OL} =4.2mA		-	-	0.4	V	

NOTE*) In standby mode and self refresh with CE1 ≥ V_{DD}-0.2V, these specification limits are guaranteed under the condition of CE2 ≥ V_{DD}-0.2V, or CE2 ≤ 0.2V.

CAPACITANCE (V_{DD}=5V, f=1MHz, Ta=25°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0~A16)	-	5	pF
C _{I2}	Input Capacitance (CE1, CE2, OE, R/W, RFSH)	-	7	pF
C _{I0}	Input/Output Capacitance	-	7	pF

NOTE) This parameter is periodically sampled and is not 100% tested.

TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12 TC518128AP/ASP/AF/APL/ASPL/AFL-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{DD}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$)

(NOTES:5,6,7,8)


SYMBOL	PARAMETER	-80		-10		-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
t_{RMW}	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
t_{CE}	CE Pulse Width	80	10,000	100	10,000	120	10,000	ns	13
t_P	CE Precharge Time	40	-	50	-	60	-	ns	
t_{CEA}	CE Access Time	-	80	-	100	-	120	ns	
t_{OEA}	\overline{OE} Access Time	-	35	-	40	-	50	ns	
t_{CLZ}	CE to Output in Low-Z	10	-	10	-	10	-	ns	
t_{OLZ}	\overline{OE} to Output in Low-Z	0	-	0	-	0	-	ns	
t_{WLZ}	Output Active from End of Write	0	-	0	-	0	-	ns	
t_{CHZ}	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t_{OHZ}	\overline{OE} Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t_{WHZ}	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
t_{ODS}	\overline{OE} Output Disable Set-Up Time	0	-	0	-	0	-	ns	
t_{ODH}	\overline{OE} Output Disable Hold Time	10	-	10	-	10	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	
t_{WP}	Write Pulse Width	60	-	70	-	85	-	ns	
t_{WCH}	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
t_{CWL}	Write Command to CE Lead Time	60	10,000	70	10,000	85	10,000	ns	
t_{DSW}	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
t_{DSC}	Data Set-Up Time from CE	30	-	35	-	45	-	ns	10
t_{DHW}	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
t_{DHC}	Data Hold Time from CE	0	-	0	-	0	-	ns	10
t_{ASC}	Address Set-Up Time	0	-	0	-	0	-	ns	11
t_{AHC}	Address Hold Time	20	-	25	-	30	-	ns	11
t_{FC}	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
t_{RFD}	\overline{RFSH} Delay Time from CE	40	-	50	-	60	-	ns	
t_{FAP}	\overline{RFSH} Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
t_{FP}	\overline{RFSH} Precharge Time	30	-	30	-	30	-	ns	12
t_{RHC}	\overline{RFSH} Command Hold Time	15	-	15	-	15	-	ns	
t_{FAS}	\overline{RFSH} Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
t_{FRS}	CE Delay Time from \overline{RFSH} (Self Refresh)	160	-	190	-	225	-	ns	12
t_{REF}	Refresh Period (312 cycle, $A0\sim A8$)	-	8	-	8	-	8	ms	
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12 TC518128AP/ASP/AF/APL/ASPL/AFL-10

NOTES:

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3) I_{DD0} depends on cycle rate.
- 4) I_{DD0} depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 μ s with high $\overline{CE1}$ or low CE2 is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume $t_T=5$ ns.
- 7) Timing reference level

Input Level : $V_{IH}=2.6V$
 $V_{IL}=0.6V$
 Input Reference Level : $V_{IH}=2.4V$
 $V_{IL}=0.8V$
 Output Reference Level: $V_{OH}=2.2V$
 $V_{OL}=0.8V$





- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9) t_{CHZ} , t_{OHZ} , t_{WHZ} define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) In write cycles, the input data is latched at the earlier of R/W or $\overline{CE1}$ rising edge and CE2 falling edge. Therefore the input data must be valid during set-up time (t_{PSW} or t_{PSC}) and hold time (t_{DHW} or t_{DHC}).
- 11) All address inputs are latched at the falling edge of $\overline{CE1}$ and the rising edge of CE2. Therefore the all address inputs must be valid during t_{ASC} and t_{AHC} .
- 12) Two refresh operation - auto refresh and self refresh are defined by the \overline{RFSH} pulse width under the condition of $\overline{CE1}=V_{IH}$ or $CE2=V_{IL}$.

Auto refresh: \overline{RFSH} pulse width $\leq t_{FAP}$ (max.)
 Self refresh: \overline{RFSH} pulse width $\geq t_{FAS}$ (min.)

The timing parameter (t_{FRS}) must be kept for device proper operation in the following conditions.

- after self refresh
- in case of " \overline{RFSH} "="L" after power-up


- 13) The timings, $t_{CE(MIN.)}$ and $t_{CE(MAX.)}$, must be kept for device proper operation as follows.




TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12 TC518128AP/ASP/AF/APL/ASPL/AFL-10

TIMING WAVEFORMS

READ CYCLE



WRITE CYCLE-1 (\overline{OE} High Fix)




▨ : Don't care


Note: The device can be operated with cycling "CE1" (or CE2) pin only, provided that "CE2" (or "CE1") is connected to V_{IH} (or V_{IL}) level.

**TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12
TC518128AP/ASP/AF/APL/ASPL/AFL-10**

WRITE CYCLE-2 (\overline{OE} Clock)





WRITE CYCLE-3 (\overline{OE} Fix Low)



▨ : Don't care PS-TD-E3

Note: The device can be operated with cycling " $\overline{CE1}$ " (or " $\overline{CE2}$ ") pin only, provided that " $\overline{CE2}$ " (or " $\overline{CE1}$ ") is connected to V_{IH} (or V_{IL}) level.


**TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12
TC518128AP/ASP/AF/APL/ASPL/AFL-10**



Note: A9 - A16=Don't care : Don't care
The device can be operated with cycling "CE1" (or CE2) pin only, provided that "CE2" (or "CE1") is connected to V_{IH} (or V_{IL}) level.

**TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12
TC518128AP/ASP/AF/APL/ASPL/AFL-10**


RFSH AUTO REFRESH



NOTE: \overline{OE} , R/W, A0~A16=Don't care

▨ : Don't care

SELF REFRESH




NOTE: \overline{OE} , R/W, A0~A16=Don't care

▨ : Don't care

**TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12
TC518128AP/ASP/AF/APL/ASPL/AFL-10**

OUTLINE DRAWINGS (DIP32-P-600)

Unit in mm



Note: Package width and length do not include mold protrusion,
allowable mold protrusion is 0.15mm.




These outline drawings are applied to:

- TC518128AP-80, TC518128APL-80
- TC518128AP-10, TC518128APL-10
- TC518128AP-12, TC518128APL-12

**TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12
TC518128AP/ASP/AF/APL/ASPL/AFL-10**

OUTLINE DRAWINGS (DIP32-P-300)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings are applied to :


- TC518128ASP-80, TC518128ASPL-80
- TC518128ASP-10, TC518128ASPL-10
- TC518128ASP-12, TC518128ASPL-12

**TC518128AP/ASP/AF/APL/ASPL/AFL-80, TC518128AP/ASP/AF/APL/ASPL/AFL-12
TC518128AP/ASP/AF/APL/ASPL/AFL-10**

OUTLINE DRAWINGS

(SOP32-P-450)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings are applied to:

TC518128AF-80, TC518128AFL-80
TC518128AF-10, TC518128AFL-10
TC518128AF-12, TC518128AFL-12

TOSHIBA MOS MEMORY PRODUCTS

TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12 TC518129AP/ASP/AF/APL/ASPL/AFL-10

DESCRIPTION


The TC518129AP Family is a 1M bit high speed CMOS Pseudo Static RAM organized as 131,072 words by 8 bits. The TC518129AP Family utilizing one transistor dynamic memory cell with CMOS peripheral circuit provides large capacity, high speed and low power features. The feature includes single power supply of $5V \pm 10\%$. The \overline{RFSH} input allows two types of refresh operation - auto refresh and self refresh. The TC518129AP Family also features static RAM like write function that the input data is written into the memory cell at the rising edge of R/W, thus being easy to interface with microprocessor. CS standby mode being adopted in the TC518129AP Family, CE2 pin in the TC518128AP Family is changed to CS pin. This is moulded in a 32 pin standard 0.6 inch and 0.3 inch width plastic DIP and small-out line plastic flat package.

FEATURES

- Organization: 1M bit (131,072 word \times 8 bit)
- Fast Access Time and Low Power Dissipation
- Single Power Supply: $5V \pm 10\%$
- Auto refresh is capable by internal counter.
- Self refresh is capable by internal timer.
- All inputs and outputs: TTL compatible
- CS standby cycle is capable.
- 512 refresh cycle/8ms
- Logic Compatible: SRAM R/W Pin
- 32 Pin Standard Plastic PKG

		TC518129AP Family		
		-80	-10	-12
t_{CEA}	\overline{CE} Access Time	80ns	100ns	120ns
t_{OEA}	\overline{OE} Access Time	35ns	40ns	50ns
t_{RC}	Cycle Time	130ns	160ns	190ns
Power Dissipation		385mW	330mW	275mW
Self Refresh Current		1mA/200 μ A (-L)		

PIN CONNECTION




PIN NAMES

AO ~ A16	Address Inputs
R/W	Read/Write Control Input
\overline{OE}	Output Enable Input
\overline{RFSH}	Refresh Input
\overline{CE}	Chip Enable Input
CS	Chip Select Input
I/O1~I/O8	Data Inputs/Outputs
VDD	Power
GND	Ground

- 600 mil DIP ASP/ASPL: 300 mil DIP
- 450 mil SOP AF/AFL

BLOCK DIAGRAM



**TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12
TC518129AP/ASP/AF/APL/ASPL/AFL-10**

FUNCTION LOGIC

\overline{CE}	CS at \overline{CE} goint Low	\overline{OE}	R/W	\overline{RFSH}	A0 ~ A16	I/O1 ~ 8	CONDITION
L	H	L	H	*	V*	OUT	Read
L	H	*	L	*	V*	IN	Write
L	H	H	H	*	V*	HZ	\overline{CE} only Refresh
L	H	*	*	*	*	HZ	CS Standby
H	*	*	*	L	*	HZ	Auto/Self Refresh
H	*	*	*	H	*	HZ	Stand-by

H -- High Level Input ($V_{IN}=6.5V \sim V_{IH}$ min.)

L -- Low Level Input ($V_{IN}=V_{IL}$ max. $\sim -1.0V$)

* -- Don't care ($6.5V \sim -1.0V$)

V* -- At \overline{CE} falling edge, all address inputs are "IN", and at the other condition, the address input are "*".

HZ -- High Impedance

ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTE
V_{IN}	Input Voltage	-1.0 ~ 7.0	V	1
V_{OUT}	Output Voltage	-1.0 ~ 7.0	V	
V_{DD}	Power Supply Voltage	-1.0 ~ 7.0	V	
T_{OPR}	Operating Temperature	0 ~ 70	°C	
T_{STG}	Storage Temperature	-55 ~ 150	°C	
T_{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec	
P_D	Power Dissipation	600	mW	
I_{OUT}	Short Circuit Output Current	50	mA	

DC RECOMMENDED OPERATING CONDITIONS ($T_a=0 \sim 70^\circ C$)

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNIT	NOTE
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	

TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12 TC518129AP/ASP/AF/APL/ASPL/AFL-10

DC ELECTRICAL CHARACTERISTICS ($V_{DD}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$)

SYMBOL	PARAMETER	PERIOD	MIN.	TYP.	MAX.	UNITS	NOTES
I _{DDO}	Operating Current (Average Power Supply Operating Current) \overline{CE} Address cycling: $t_{RC}=t_{RC}$ MIN.	130ns	-	50	70	mA	3, 4
		160ns	-	40	60		
		190ns	-	35	50		
I _{DD1}	Standby Current $\overline{CE}=V_{IH}$, $\overline{RFSH}=V_{IH}$	TC518129AP/ASP/AF	-	-	2	mA	
		TC518129APL/ASPL/AFL	-	-	1		
I _{DD2}	Standby Current $\overline{CE}=V_{DD}-0.2V$ $\overline{RFSH}=V_{DD}-0.2V$	TC518129AP/ASP/AF	-	-	1	mA	
		TC518129APL/ASPL/AFL	-	100	200		
I _{DDF1}	Self Refresh Current $\overline{CE}=V_{IH}$, $\overline{RFSH}=V_{IL}$	TC518129AP/ASP/AF	-	-	2	mA	
		TC518129APL/ASPL/AFL	-	-	1		
I _{DDF2}	Self Refresh Current $\overline{CE}=V_{DD}-0.2V$, $\overline{RFSH}=0.2V$	TC518129AP/ASP/AF	-	-	1	mA	
		TC518129APL/ASPL/AFL	-	100	200		
I _{I(L)}	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$, All other inputs not under test=0V		-10	-	10	μA	
I _{O(L)}	Output Leakage Current Output Disable ($\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $R/W=V_{IL}$), $0V \leq V_{OUT} \leq V_{DD}$		-10	-	10	μA	
V _{OH}	Output High Level $I_{OH}=-5mA$		2.4	-	-	V	
V _{OL}	Output Low Level $I_{OL}=4.2mA$		-	-	0.4	V	

CAPACITANCE ($V_{DD}=5V$, $f=1MHz$, $T_a=25^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0 ~ A16)	-	5	pF
C _{I2}	Input Capacitance (\overline{CE} , CS, \overline{OE} , R/W, \overline{RFSH})	-	7	pF
C _{IO}	Input/Output Capacitance	-	7	pF

NOTE) This parameter is periodically sampled and is not 100% tested.

**TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12
TC518129AP/ASP/AF/APL/ASPL/AFL-10**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{DD}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (NOTES: 5, 6, 7, 8)


SYMBOL	PARAMETER	-80		-10		-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read, Write Cycle Time	130	-	160	-	190	-	ns	
t_{RMW}	Read Modify Write Cycle Time	195	-	235	-	280	-	ns	
t_{CE}	\overline{CE} Pulse Width	80	10,000	100	10,000	120	10,000	ns	13
t_p	\overline{CE} Precharge Time	40	-	50	-	60	-	ns	
t_{CEA}	\overline{CE} Access Time	-	80	-	100	-	120	ns	
t_{OEA}	\overline{OE} Access Time	-	35	-	40	-	50	ns	
t_{CLZ}	\overline{CE} to Output in Low-Z	10	-	10	-	10	-	ns	
t_{OLZ}	\overline{OE} to Output in Low Z	0	-	0	-	0	-	ns	
t_{WLZ}	Output Active from End of Write	0	-	0	-	0	-	ns	
t_{CHZ}	Chip Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t_{OHZ}	\overline{OE} Disable to Output in High-Z	0	25	0	30	0	35	ns	9
t_{WHZ}	Write Enable to Output in High-Z	0	25	0	30	0	35	ns	9
t_{ODS}	\overline{OE} Output Disable Set-Up Time	0	-	0	-	0	-	ns	
t_{ODH}	\overline{OE} Output Disable Hold Time	10	-	10	-	10	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	
t_{CSS}	Chip Select Set-Up Time	0	-	0	-	0	-	ns	
t_{CSH}	Chip Select Hold Time	20	-	25	-	30	-	ns	
t_{WP}	Write Pulse Width	60	-	70	-	85	-	ns	
t_{WCH}	Write Command Hold Time	60	10,000	70	10,000	85	10,000	ns	
t_{CWL}	Write Command to \overline{CE} Lead Time	60	10,000	70	10,000	85	10,000	ns	
t_{DSW}	Data Set-Up Time from R/W	30	-	35	-	45	-	ns	10
t_{DSC}	Data Set-Up Time from \overline{CE}	30	-	35	-	45	-	ns	10
t_{DHW}	Data Hold Time from R/W	0	-	0	-	0	-	ns	10
t_{DHC}	Data Hold Time from \overline{CE}	0	-	0	-	0	-	ns	10
t_{ASC}	Address Set-Up Time	0	-	0	-	0	-	ns	11
t_{AHC}	Address Hold Time	20	-	25	-	30	-	ns	11
t_{FC}	Auto Refresh Cycle Time	130	-	160	-	190	-	ns	
t_{RFD}	\overline{RFSH} Delay Time from \overline{CE}	40	-	50	-	60	-	ns	
t_{FAP}	\overline{RFSH} Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000	ns	12
t_{FP}	\overline{RFSH} Precharge Time	30	-	30	-	30	-	ns	12
t_{RHC}	\overline{RFSH} Command Hold Time	15	-	15	-	15	-	ns	
t_{FAS}	\overline{RFSH} Pulse Width (Self Refresh)	8,000	-	8,000	-	8,000	-	ns	12
t_{FRS}	\overline{CE} Delay Time from \overline{RFSH} (Self Refresh)	160	-	190	-	225	-	ns	12
t_{REF}	Refresh Period (512 cycle, A0~A8)	-	8	-	8	-	8	ms	
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12 TC518129AP/ASP/AF/APL/ASPL/AFL-10

NOTES:

- 1) Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3) I_{DDO} depends on cycle rate.
- 4) I_{DDO} depends on output loading. Specified values are obtained with the output open.
- 5) An initial pause of 100 μ s with high \overline{CE} is required after power-up, before proper device operation is achieved.
- 6) AC measurements assume $t_T=5ns$.
- 7) Timing reference level

Input Level	:	$V_{IH}=2.6V$
		$V_{IL}=0.6V$
Input Reference Level	:	$V_{IH}=2.4V$
		$V_{IL}=0.8V$
Output Reference Level:		$V_{OH}=2.2V$
		$V_{OL}=0.8V$
- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9) t_{CHZ} , t_{OHZ} , t_{WHZ} define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) In write cycles, the input data is latched at the earlier of R/W or \overline{CE} rising edge. Therefore the input data must be valid during set-up time (t_{DSW} or t_{DSC}) and hold time (t_{DHW} or t_{DHC}).
- 11) All address inputs are latched at the falling edge of \overline{CE} . Therefore the all address inputs must be valid during t_{ASC} and t_{AHC} .
- 12) Two refresh operation - auto refresh and self refresh are defined by the \overline{RFSH} pulse width under the condition of $\overline{CE}=V_{IH}$.



Auto refresh: \overline{RFSH} pulse width $\leq t_{FAP}$ (max.)


Self refresh: \overline{RFSH} pulse width $\leq t_{FAS}$ (min.)

The timing parameter (t_{FRS}) must be kept for device proper operation in the following conditions.


- After self refresh
- In case of " \overline{RFSH} "="L" after power-up

TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12 TC518129AP/ASP/AF/APL/ASPL/AFL-10

TIMING WAVEFORMS




WRITE CYCLE -1 (\overline{OE} Fix High)




**TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12
TC518129AP/ASP/AF/APL/ASPL/AFL-10**

WRITE CYCLE -2 (\overline{OE} Clock)




WRITE CYCLE -3 (\overline{OE} Fix Low)




: Don't care

TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12 TC518129AP/ASP/AF/APL/ASPL/AFL-10

READ MODIFY WRITE CYCLE




CE ONLY REFRESH




**TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12
TC518129AP/ASP/AF/APL/ASPL/AFL-10**

RFSH AUTO REFRESH




NOTE: CS, \overline{OE} , R/W, A0 ~ A16=Don't care : Don't care

SELF REFRESH



NOTE: CS, \overline{OE} , R/W, A0 ~ A16=Don't care : Don't care

CS STANDBY MODE




NOTE: \overline{OE} , R/W, A0 ~ A16=Don't care : Don't care

**TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12
TC518129AP/ASP/AF/APL/ASPL/AFL-10**

OUTLINE DRAWINGS (DIP32-P-600)

Unit in mm



Note: Package width and length do not include mold protrusion,
allowable mold protrusion is 0.15mm.


These outline drawings are applied to: TC518129AP-80, TC518129APL-80
TC518129AP-10, TC518129APL-10
TC518129AP-12, TC518129APL-12

TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12
TC518129AP/ASP/AF/APL/ASPL/AFL-10

OUTLINE DRAWINGS

(DIP32-P-300)

Unit in mm




Note: Package width and length do not include mold protrusion,
 allowable mold protrusion is 0.15mm.

These outline drawings are applied to: TC518129ASP-80, TC518129ASPL-80
 TC518129ASP-10, TC518129ASPL-10
 TC518129ASP-12, TC518129ASPL-12

TC518129AP/ASP/AF/APL/ASPL/AFL-80, TC518129AP/ASP/AF/APL/ASPL/AFL-12 TC518129AP/ASP/AF/APL/ASPL/AFL-10

OUTLINE DRAWINGS (SOP32-P-450)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

These outline drawings are applied to: TC518129AF-80, TC518129AFL-80
TC518129AF-10, TC518129AFL-10
TC518129AF-12, TC518129AFL-12

High Speed Static RAM

TOSHIBA MOS MEMORY PRODUCTS

TMM2018AP-25, TMM2018AP-35, TMM2018AP-45


DESCRIPTION

The TMM2018AP is a 16,384 bits high speed and low power static random access memory organized as 2,048 words by 8 bits and operates from a single 5V supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 25ns/35ns/45ns and maximum operating current of 150mA/135mA/135mA. When \overline{CS} goes high, the device is deselected and placed in a low power standby mode in which maximum standby current is 20mA. Thus the TMM2018AP is most suitable for use in cache memory and high speed storage. The TMM2018AP is offered in a 24 pin standard plastic package with 0.3 inch width for high density assembly. The TMM2018AP is fabricated with ion implanted N channel silicon gate MOS technology for high performance and high reliability.

FEATURES

- Fast access time
 - $t_{ACC}=25ns$: TMM2018AP-25
 - $t_{ACC}=35ns$: TMM2018AP-35
 - $t_{ACC}=45ns$: TMM2018AP-45
- Low power dissipation
 - $I_{CC}=150mA$: TMM2018AP-25
 - $I_{CC}=135mA$: TMM2018AP-35
 - $I_{CC}=135mA$: TMM2018AP-45
 - $I_{SB}=20mA$
- Single 5V power supply
- Fully static operation
- All inputs and outputs: Directly TTL compatible
- Power down feature: $\overline{CS}=V_{IH}$
- Output buffer control: \overline{OE}
- Three state outputs
- Inputs protected: All inputs protection against static charge.
- Package: 24 pin standard plastic package, 0.3 inch width.


PIN CONNECTION



PIN NAMES

A0 ~ A10	Address Inputs
I/O1 ~ I/O8	Data Input/Output
\overline{CS}	Chip Select Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
V _{CC}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TMM2018AP-25, TMM2018AP-35, TMM2018AP-45

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	Power Supply Voltage	-3.5 ~ 7.0	V
V _{IN}	Input Voltage	-3.5 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-3.5 ~ 7.0	V
T _{opr}	Operating Temperature	0 ~ 70	°C
T _{stg}	Storage Temperature	-55 ~ 150	°C
T _{solder}	Soldering Temperature · Time	260 · 10	°C·sec
P _D	Power Dissipation	0.9	W
I _{OUT}	D.C. Output Current	20	mA

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-3.0*	-	0.8	
V _{CC}	Power Supply Voltage	4.5	5.0	5.5	

* Pulse Width: 10ns, DC: -0.5V (MIN.)

D.C. CHARACTERISTICS (T_a=0 ~ 70°C, V_{CC}=5V±10%)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
I _{IL}	Input Current	V _{IN} =0 ~ V _{CC}	-	±1.0	μA	
V _{OH}	Output High Voltage	I _{OH} =-4.0mA	2.4	-	V	
V _{OL}	Output Low Voltage	I _{OL} =8.0mA	-	0.4	V	
I _{LO}	Output Leakage Current	V _{OUT} =0 ~ V _{CC} , \overline{CS} =V _{IH}	-	±1.0	μA	
I _{CC}	Operating Current	\overline{CS} =V _{IL}	-25	-	150	mA
			-35	-	135	
			-45	-	135	
I _{SB}	Standby Current	\overline{CS} =V _{IH}	-	20	mA	
I _{SBP}	Peak Power-on Current	\overline{CS} =V _{CC} , V _{CC} =0 ~ 5.5V	-	40		

CAPACITANCE* (T_a=25°C, f=1MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	5	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	10	

* Note: This parameter is periodically sampled and is not 100% tested.

TMM2018AP-25, TMM2018AP-35, TMM2018AP-45

A.C. CHARACTERISTICS (Ta=0~70°C, VCC=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TMM2018AP-25		TMM2018AP-35		TMM2018AP-45		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	25	-	35	-	45	-	ns
t _{ACC}	Address Access Time	-	25	-	35	-	45	
t _{CO}	Chip Select Access Time	-	25	-	35	-	45	
t _{OE}	Output Enable to Output Valid	-	15	-	20	-	20	
t _{CLZ}	Chip Selection to Output in Low-Z	0	-	0	-	0	-	
t _{CHZ}	Chip Deselection to Output in High-Z	-	15	-	20	-	20	
t _{OLZ}	Output Enable to Output in Low-Z	0	-	0	-	0	-	
t _{OHZ}	Output Disable to Output in High-Z	-	12	-	15	-	15	
t _{OH}	Output Data Hold Time	5	-	5	-	5	-	
t _{PU}	Chip Selection to Power Up Time	0	-	0	-	0	-	
t _{PD}	Chip Deselection to Power Down Time	-	20	-	30	-	30	

Write Cycle

SYMBOL	PARAMETER	TMM2018AP-25		TMM2018AP-35		TMM2018AP-45		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	25	-	35	-	45	-	ns
t _{CW}	Chip Selection to End of Write	20	-	30	-	40	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WP}	Write Pulse Width	20	-	30	-	35	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{WLZ}	WE to Output in Low-Z	0	-	0	-	0	-	
t _{WHZ}	WE to Output in High-Z	-	12	-	15	-	15	
t _{DS}	Data Set Up Time	12	-	15	-	20	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	2.0V/0.8V
Output Load	See Fig.1





Fig.1 OUTPUT LOAD


TMM2018AP-25, TMM2018AP-35, TMM2018AP-45

TIMING WAVEFORMS


READ CYCLE 1. ($\overline{WE}=V_{IH}$, $\overline{CS}=V_{IL}$)



READ CYCLE 2. ($\overline{WE}=V_{IH}$, $\overline{OE}=V_{IL}$)




WRITE CYCLE 1.



TMM2018AP-25, TMM2018AP-35, TMM2018AP-45

WRITE CYCLE 2.




- Note: 1. In read cycle 2, all addresses are valid prior to or coincident with \overline{CS} transition low.
2. The operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

TMM2018AP-25, TMM2018AP-35, TMM2018AP-45

OUTLINE DRAWINGS

Unit in mm



Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their longitudinal position with respect to No.1 and No.24 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC5588P/J-15, TC5588P/J-20, TC5588P/J-25


DESCRIPTION

The TC5588P/J is a 65,536 bits high speed static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit form provides high speed feature. The TC5588P/J has low power feature with device control using Chip Enable ($\overline{CE1}/\overline{CE2}$), and has Output Enable Input (\overline{OE}) for fast memory access. Also the device power at memory access is reduced by automatic power down circuit form. The TC5588P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible. The TC5588P/J is moulded in 28 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

FEATURES

- Fast access time:
 - TC5588P/J-15 15ns(MAX.)
 - TC5588P/J-20 20ns(MAX.)
 - TC5588P/J-25 25ns(MAX.)
- Low power dissipation:
 - Operation TC5588P/J-15 120mA(MAX.)
 - TC5588P/J-20 100mA(MAX.)
 - TC5588P/J-25 100mA(MAX.)
 - Standby 1mA(MAX.)
- 5V Single power supply: $5V \pm 10\%$
- Fully static operation
- Directly TTL compatible: All Input and Output
- Output buffer control: \overline{OE}
- Package:
 - 28 Pin plastic 300 mil DIP: TC5588P
 - 28 Pin plastic 300 mil SOJ: TC5588J


PIN CONNECTION



PIN NAMES

AO ~ A12	Address Inputs
I/O1 ~ I/O8	Data Input/Output
$\overline{CE1}$, $\overline{CE2}$	Chip Enable Input
WE	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC5588P/J-15, TC5588P/J-20, TC5588P/J-25

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{OUT}	Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0	W
T _{solder}	Soldering Temperature · Time	260 · 10	°C·sec
T _{strg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

D.C. RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V

D.C. CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE1}=V_{IH}$ or CE2=V _{IL} or $\overline{WE}=V_{IL}$ V _{OUT} =0 ~ V _{DD}	-	-	±1	μA	
I _{DDO}	Operating Current	V _{DD} =5.5V, t _{cycle} =Min cycle	-15	-	-	120	mA
		$\overline{CE1}=V_{IL}$ and CE2=V _{IH}	-20	-	-	100	
		Other Input=V _{IH} /V _{IL}	-25	-	-	100	
I _{DDS1}	Standby Current	V _{DD} =5.5V, t _{cycle} =Min cycle CE1=V _{IH} or CE2=V _{IL} Other Input=V _{IH} /V _{IL}	-	-	20	mA	
		I _{DDS2} ^{*1}	CE1=V _{DD} -0.2V or CE2=0.2V Other Input=V _{DD} -0.2V or 0.2V	-	-		1

*1: In standby mode with $\overline{CE1} \geq V_{DD} - 0.2V$, these specification limits are guaranteed under the condition of $\overline{CE1} \geq V_{DD} - 0.2V$ or CE2 ≤ 0.2V.

CAPACITANCE*2 (Ta=25°C, f=1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	5	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	7	pF

*2: This parameter periodically sampled is not 100% tested.

TC5588P/J-15, TC5588P/J-20, TC5588P/J-25

A.C. CHARACTERISTICS (Ta=0~70 C, VDD=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC5588P/J-15		TC5588P/J-20		TC5588P/J-25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t RC	Read Cycle Time	15	-	20	-	25	-	ns
t ACC	Address Access Time	-	15	-	20	-	25	
t CO1	CE1 Access Time	-	15	-	20	-	25	
t CO2	CE2 Access Time	-	15	-	20	-	25	
t OE	OE Access Time	-	9	-	10	-	12	
t OH	Output Data Hold Time from Address Change	5	-	5	-	5	-	
t COE	Output Enable Time from CE1 or CE2	5	-	5	-	5	-	
t COD	Output Disable Time from CE1 or CE2	-	10	-	10	-	10	
t OEE	Output Enable Time from OE	0	-	0	-	0	-	
t ODO	Output Disable Time from OE	-	8	-	8	-	10	
t PU	Chip Selection to Power Up Time	0	-	0	-	0	-	
t PD	Chip Deselection to Power Down Time	-	15	-	15	-	20	


WRITE CYCLE

SYMBOL	PARAMETER	TC5588P/J-15		TC5588P/J-20		TC5588P/J-25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t WC	Write Cycle Time	15	-	20	-	25	-	ns
t CW	Chip Enable to End of Write	12	-	13	-	15	-	
t AS	Address Set Up Time	0	-	0	-	0	-	
t WP	Write Pulse Width	12	-	13	-	15	-	
t WR	Write Recovery Time	0	-	0	-	0	-	
t DS	Data Set Up Time	9	-	10	-	12	-	
t DH	Data Hold Time	0	-	0	-	0	-	
t OEW	Output Enable Time from WE	0	-	0	-	0	-	
t ODW	Output Disable Time from WE	-	8	-	8	-	10	

Fig. 1

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Times	3ns
Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1




(For t_{COE}, t_{OEE}, t_{COD}, t_{ODO}, t_{OEW} and t_{ODW})


TC5588P/J-15, TC5588P/J-20, TC5588P/J-25

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (\overline{WE} Controlled Write)




TC5588P/J-15, TC5588P/J-20, TC5588P/J-25

WRITE CYCLE 2 (4) ($\overline{CE1}$ Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)




TC5588P/J-15, TC5588P/J-20, TC5588P/J-25

NOTE: 1. \overline{WE} is High for Read Cycle.

2. Assuming that $\overline{CE1}$ Low transition or CE2 High transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
3. Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.
5. These parameters are specified as follows and measured by using the load shown in Fig. 1.

(A) t_{COE} , t_{OEE} , t_{OEW} Output Enable Time

(B) t_{COD} , t_{ODO} , t_{ODW} Output Disable Time




TC5588P/J-15, TC5588P/J-20, TC5588P/J-25

OUTLINE DRAWINGS

• Plastic DIP (DIP28-P-300B)

UNIT: mm






Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC5588P/J-15, TC5588P/J-20, TC5588P/J-25

OUTLINE DRAWINGS

• Plastic SOJ

UNIT: mm



Note: Each lead pitch is 1.27mm.

All leads are located within 0.12mm of the true longitudinal position with respect to No.1 and No.28 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC5589P/J-15, TC5589P/J-20, TC5589P/J-25


DESCRIPTION

The TC5589P/J is a 73,728 bits high speed static random access memory organized as 8,192 words by 9 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit form provides high speed feature. The TC5589P/J has low power feature with device control using Chip Enable ($\overline{CE1}/\overline{CE2}$), and has Output Enable Input (\overline{OE}) for fast memory access. Also the device power at memory access is reduced by automatic power down circuit form. The TC5589P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Output are directly TTL compatible. The TC5589P/J is moulded in 28 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

FEATURES

- Fast access time:
 - TC5589P/J-15 15ns (MAX.)
 - TC5589P/J-20 20ns (MAX.)
 - TC5589P/J-25 25ns (MAX.)
- Low power dissipation:
 - Operation TC5589P/J-15 120mA (MAX.)
 - TC5589P/J-20 100mA (MAX.)
 - TC5589P/J-25 100mA (MAX.)
 - Standby 1mA (MAX.)
- 5V single power supply: $5V \pm 10\%$
- Fully static operation
- Directly TTL compatible: All Input and Output
- Output buffer control: \overline{OE}
- Package:
 - 28 Pin plastic 300 mil DIP: TC5589P
 - 28 Pin plastic 300 mil SOJ: TC5589J


PIN CONNECTION



PIN NAMES

A0 ~ A12	Address Inputs
I/O1 ~ I/O9	Data Input/Output
$\overline{CE1}$, $\overline{CE2}$	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC5589P/J-15, TC5589P/J-20, TC5589P/J-25

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
VDD	Power Supply Voltage	-0.3 ~ 7.0	V
VIN	Input Voltage	-2.0 ~ 7.0	V
VOUT	Output Voltage	-0.5 ~ VDD+0.5	V
PD	Power Dissipation	1.0	W
Tsolder	Soldering Temperature · Time	260 · 10	°C·sec
Tstrg	Storage Temperature	-65 ~ 150	°C
Topr	Operating Temperature	0 ~ 70	°C

D.C. RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VDD	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.2	-	VDD+0.3	V
VIL	Input Low Voltage	-0.3	-	0.8	V

D.C. CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
IIL	Input Leakage Current	VIN=0 ~ VDD	-	-	±1	μA	
IOH	Output High Current	VOH=2.4V	-4	-	-	mA	
IOL	Output Low Current	VOL=0.4V	8	-	-	mA	
ILO	Output Leakage Current	CE1=VIH or CE2=VIL or WE=VIL VOUT=0 ~ VDD	-	-	±1	μA	
IDDO	Operating Current	VDD=5.5V tcycle=Min cycle CE1=VIL and CE2=VIH Other Input=VIH/VIL	-15	-	-	120	mA
			-20	-	-	100	
			-25	-	-		
IDDS1	Standby Current	VDD=5.5V tcycle=Min cycle CE1=VIH or CE2=VIL Other Input=VIH/VIL	-	-	20	mA	
			*1 IDDS2	CE1=VDD-0.2V or CE2=0.2V Other Input=VDD-0.2V or 0.2V	-		-

*1: In standby mode with $\overline{CE1} \geq VDD - 0.2V$, these specification limits are guaranteed under the condition of $CE2 \geq VDD - 0.2V$ or $CE2 \leq 0.2V$.

CAPACITANCE*2 (Ta=25°C, f=1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
Cin	Input Capacitance	VIN=GND	5	pF
Cout	Output Capacitance	VOUT=GND	7	pF

*2: This parameter periodically samples is not 100% tested.

TC5589P/J-15, TC5589P/J-20, TC5589P/J-25

A.C. CHARACTERISTICS (Ta=0~70 C, VDD=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC5589P/J-15		TC5589P/J-20		TC5589P/J-25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t RC	Read Cycle Time	15	-	20	-	25	-	ns
t ACC	Address Access Time	-	15	-	20	-	25	
t CO1	CE1 Access Time	-	15	-	20	-	25	
t CO2	CE2 Access Time	-	15	-	20	-	25	
t OE	OE Access Time	-	9	-	10	-	12	
t OH	Output Data Hold Time from Address Change	5	-	5	-	5	-	
t COE	Output Enable Time from CE1 or CE2	5	-	5	-	5	-	
t COD	Output Disable Time from CE1 or CE2	-	10	-	10	-	10	
t OEE	Output Enable Time from OE	0	-	0	-	0	-	
t ODO	Output Disable Time from OE	-	8	-	8	-	10	
t PU	Chip Selection to Power Up Time	0	-	0	-	0	-	
t PD	Chip Deselection to Power Down Time	-	15	-	15	-	20	


WRITE CYCLE

SYMBOL	PARAMETER	TC5589P/J-15		TC5589P/J-20		TC5589P/J-25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t WC	Write Cycle Time	15	-	20	-	25	-	ns
t CW	Chip Enable to End of Write	12	-	13	-	15	-	
t AS	Address Set Up Time	0	-	0	-	0	-	
t WP	Write Pulse Width	12	-	13	-	15	-	
t WR	Write Recovery Time	0	-	0	-	0	-	
t DS	Data Set Up Time	9	-	10	-	12	-	
t DH	Data Hold Time	0	-	0	-	0	-	
t OEW	Output Enable Time from WE	0	-	0	-	0	-	
t ODW	Output Disable Time from WE	-	8	-	8	-	10	

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Times	3ns
Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1

Fig. 1




(For t_{COE}, t_{OEE}, t_{COD}, t_{ODO}, t_{OEW} and t_{ODW})


TC5589P/J-15, TC5589P/J-20, TC5589P/J-25

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (WE Controlled Write)




TC5589P/J-15, TC5589P/J-20, TC5589P/J-25

WRITE CYCLE 2 (4) ($\overline{CE1}$ Controlled Write)



WRITE CYCLE 3 (4) ($\overline{CE2}$ Controlled Write)




TC5589P/J-15, TC5589P/J-20, TC5589P/J-25

Note: 1. \overline{WE} is High for Read Cycle.

2. Assuming that $\overline{CE1}$ Low transition or CE2 High transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
3. Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
4. Assuming the \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.
5. These parameters are specified as follows and measured by using the load shown in Fig. 1.

(A) t_{COE} , t_{OEE} , $t_{OE\overline{W}}$ Output Enable Time

(B) t_{COD} , t_{ODO} , $t_{OD\overline{W}}$ Output Disable Time




TC5589P/J-15, TC5589P/J-20, TC5589P/J-25

OUTLINE DRAWINGS

• Plastic DIP (DIP28-P-300B)

UNIT: mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC5589P/J-15, TC5589P/J-20, TC5589P/J-25

OUTLINE DRAWINGS

• Plastic SOJ

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC5561P/J-45, TC5561P/J-55, TC5561P/J-70


DESCRIPTION

The TC5561P/J is a 65,536 bit high speed static random access memory organized as 65,536 words by 1 bit using CMOS technology, and operated from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 45ns/55ns/70ns and maximum operating current of 100mA at minimum cycle time. The TC5561P/J also features an automatic stand-by mode. When deselected by Chip Enable (CE), the operating current is reduced from 100mA to 2mA. The TC5561P/J is suitable for use in main memory of high speed computer and pattern memory, where high speed/low power/high density are required. The TC5561P is moulded in a 22 pin plastic DIP with 300 mil width for high density assembly and the TC5561J is moulded in a 24 pin plastic SOJ with 300 mil width for high density surface assembly. The TC5561P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

FEATURES

- Fast access time: TC5561P/J-45 45ns(MAX.)
TC5561P/J-55 55ns(MAX.)
TC5561P/J-70 70ns(MAX.)
- Low power dissipation: Operation 100mA(MAX.)
Standby 2mA(MAX.)
- 5V single power supply
- Fully static operation
- Directly TTL compatible:
All Input and Output
- I/O separate
- Package: 22 Pin plastic 300 mil DIP : TC5561P
24 Pin plastic 300 mil SOJ : TC5561J


PIN CONNECTION



PIN NAMES

A0 ~ A15	Address Inputs
DIN	Data Input
DOUT	Data Output
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
V _{DD}	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC5561P/J-45, TC5561P/J-55, TC5561P/J-70

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{OUT}	Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	650	mW
T _{solder}	Soldering Temperature	260 ± 10	°C . sec
T _{stg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

D.C. and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{IN}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA
I _{OH}	Output High Current	V _{OH} =2.4V	-8	-	-	mA
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA
I _{DDO}	Operating Current	V _{DD} =5.5V, t _{cycle} =Min cycle CE=V _{IL} Other Input=V _{IH} /V _{IL}	-	-	100	mA
I _{DD1}	Standby Current	$\overline{CE}=V_{IH}$	-	-	2	mA
I _{DD2}		$\overline{CE}=V_{DD}-0.2V$	-	-	100	μA

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	10	pF

Note: This parameter periodically sampled is not 100% tested.

TC5561P/J-45, TC5561P/J-55, TC5561P/J-70

A.C. CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

Read cycle

SYMBOL	PARAMETER	TC5561P-45 TC5561J-45		TC5561P-55 TC5561J-55		TC5561P-70 TC5561J-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	45	-	55	-	70	-	ns
t _{ACC}	Address Access Time	-	45	-	55	-	70	ns
t _{CO}	Chip Enable Access Time	-	45	-	55	-	70	ns
t _{COE}	Chip Enable to Output in Low-Z	5	-	5	-	5	-	ns
t _{COD}	Chip Enable to Output in High-Z	-	15	-	15	-	15	ns
t _{OH}	Output Data Hold Time	5	-	5	-	5	-	ns

Write cycle

SYMBOL	PARAMETER	TC5561P-45 TC5561J-45		TC5561P-55 TC5561J-55		TC5561P-70 TC5561J-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	45	-	55	-	70	-	ns
t _{WP}	Write Pulse Width	30	-	35	-	35	-	ns
t _{CW}	Chip Enable to End of Write	30	-	35	-	35	-	ns
t _{AW}	Address Set up Time	0	-	0	-	0	-	ns
t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
t _{ODW}	\overline{WE} to Output High-Z	-	15	-	15	-	15	ns
t _{OEW}	\overline{WE} to Output Low-Z	0	-	0	-	0	-	ns
t _{DS}	Data Set up Time	25	-	25	-	30	-	ns
t _{DH}	Data Hold Time	0	-	0	-	0	-	ns

A.C. TEST CONDITIONS

Input Pulse Levels	0.6V, 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1





Fig.1 Output Load


TC5561P/J-45, TC5561P/J-55, TC5561P/J-70

TIMING WAVEFORMS


READ CYCLE



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)




- Note:
1. R/W is High for Read Cycle.
 2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. The operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

TC5561P/J-45, TC5561P/J-55, TC5561P/J-70

DATA RETENTION CHARACTERISTICS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V	
I _{DDS2}	Standby Supply Current	V _{DD} =3.0V	-	50	μA	
		V _{DD} =5.5V	-	100		
t _{CDR}	Chip Deselection to Data Retention Mode	0	-	-	ns	
t _R	Recovery Time	TC5561P-45	45	-	-	ns
		TC5561P-55	55	-	-	
		TC5561P-70	70	-	-	




Note: 5. If the V_{IH} of \overline{CE} is 2.2V in operation, I_{DDS1} current flows during the period that the V_{DD} voltage is going down from 4.5V to 2.4V.

TC5561P/J-45, TC5561P/J-55, TC5561P/J-70

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm



Note: Each lead pitch is 2.54mm.




All leads are located within 0.25mm of the true longitudinal position with respect to No.1 and No.22 leads.

TC5561P/J-45, TC5561P/J-55, TC5561P/J-70

OUTLINE DRAWINGS

• Plastic SOJ

Unit in mm



Note: Each lead pitch is 1.27mm.

All leads are located within 0.12mm of the true longitudinal position with respect to No.1 and No.24 leads.

TC5561P/J-45, TC5561P/J-55, TC5561P/J-70

TOSHIBA MOS MEMORY PRODUCTS

TC5562P/J-35, TC5562P/J-45, TC5562P/J-55


DESCRIPTION

The TC5562P/J is a 65,536 bit high speed static random access memory organized as 65,536 words by 1 bit using CMOS technology, and operated from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 35ns/45ns/55ns and maximum operating current of 100mA at minimum cycle time. The TC5562P/J also features and automatic standby mode. When deselected by chip Enable (CE), the operating current is reduced from 100mA to 20mA. The TC5562P/J is suitable for use in main memory of high speed computer and pattern memory, where high speed/high density are required. The TC5562P is moulded in a 22 pin plastic DIP with 300 mil width for high density surface assembly and the TC5562J is moulded in a 24 pin plastic SOJ with 300 mil width for high density surface assembly. The TC5562P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

FEATURES

- Fast access time: TC5562P/J-35 35ns(MAX.)
TC5562P/J-45 45ns(MAX.)
TC5562P/J-55 55ns(MAX.)
- Low power dissipation:
Operation 100mA (MAX.)
Standby 20mA (MAX.)
- 5V single power supply
- Fully static operation
- Directly TTL compatible: All Input and Output
- I/O separate
- Package: 22 Pin Plastic 300 mil DIP : TC5562P
24 Pin Plastic 300 mil SOJ : TC5562J


PIN CONNECTION



PIN NAMES

A0 ~ A15	Address Inputs
DIN	Data Input
DOUT	Data Output
CE	Chip Enable Input
WE	Write Enable Input
V _{DD}	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC5562P/J-35, TC5562P/J-45, TC5562P/J-55

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{I/O}	Input and Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	650	mW
T _{solder}	Soldering Temperature	260 · 10	°C · sec
T _{stg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	-	5.5	V

D.C. and OPERATING CHARACTERISTICS (T_a=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA
I _{OH}	Output High Current	V _{OH} =2.4V	-8	-	-	mA
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA
I _{DDO}	Operating Current	V _{DD} =5.5V, t _{cycle} =Min cycle, $\overline{CE}=V_{IL}$ Other Input=V _{IH} /V _{IL}	-	-	100	mA
I _{DDS1}	Standby Current	V _{DD} =5.5V, t _{cycle} =Min cycle $\overline{CE}=V_{IH}$ Other Input=V _{IH} /V _{IL}	-	-	20	mA
I _{DDS2}		$\overline{CE}=V_{DD}-0.2V$ Other Input V _{DD} -0.2V or 0.2V	-	-	2	

CAPACITANCE (T_a=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	10	pF

Note: This parameter periodically sampled is not 100% tested.

TC5562P/J-35, TC5562P/J-45, TC5562P/J-55

A.C. CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC5562P-35 TC5562J-35		TC5562P-45 TC5562J-45		TC5562P-55 TC5562J-55		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
		t _{RC}	Read Cycle Time	35	-	45	-	
t _{ACC}	Address Access Time	-	35	-	45	-	55	ns
t _{CO}	Chip Enable Access Time	-	35	-	45	-	55	ns
t _{COE}	Chip Enable to Output in Low-Z	5	-	5	-	5	-	ns
t _{COD}	Chip Enable to Output in High-Z	-	15	-	15	-	15	ns
t _{OH}	Output Data Hold Time	5	-	5	-	5	-	ns

WRITE CYCLE

SYMBOL	PARAMETER	TC5562P-35 TC5562J-35		TC5562P-45 TC5562J-45		TC5562P-55 TC5562J-55		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
		t _{WC}	Write Cycle Time	35	-	45	-	
t _{WP}	Write Pulse Width	25	-	30	-	35	-	ns
t _{CW}	Chip Enable to End of Write	25	-	30	-	35	-	ns
t _{AW}	Address Set up Time	0	-	0	-	0	-	ns
t _{WR}	Write Recovery Time	0	-	0	-	0	-	ns
t _{ODW}	\overline{WE} to Output Low-Z	-	15	-	15	-	15	ns
t _{OEW}	\overline{WE} to Output High-Z	0	-	0	-	0	-	ns
t _{DS}	Data Set up Time	20	-	25	-	25	-	ns
t _{DH}	Data Hold Time	0	-	0	-	-	-	ns

A.C. TEST CONDITIONS

Input Pulse Levels	0.6V, 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1





Fig.1 Output Load


TC5562P/J-35, TC5562P/J-45, TC5562P/J-55

TIMING WAVEFORMS


READ CYCLE



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)




- Note:
1. \overline{WE} is High for Read Cycle.
 2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. The Operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

TC5562P/J-35, TC5562P/J-45, TC5562P/J-55

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm



Note: Each lead pitch is 2.54mm.




All leads are located within 0.25mm of the true longitudinal position with respect to No.1 and No.22 leads.

TC5562P/J-35, TC5562P/J-45, TC5562P/J-55

OUTLINE DRAWINGS

• Plastic SOJ

Unit in mm



Note: Each lead pitch is 1.27mm.

All leads are located within 0.12mm of the true longitudinal position with respect to No.1 and No.24 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC55416P-20, TC55416P-25, TC55416P-35

DESCRIPTION

The TC55416P is a 65,536 bit high speed static random access memory organized as 16,384 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 20ns/25ns/35ns and maximum operating current of 120mA/120mA/100mA at minimum cycle time.

The TC55416P also features an automatic stand-by mode. When deselected by Chip Enable (CE), the operating current is reduced to 20mA.

The TC55416P is suitable for use in cache memory and high speed storage, where high speed/high density are required.


The TC55416P is moulded in a 22 pin standard plastic DIP and a 24 pin plastic SOJ, with 0.3 inch width for high density assembly.

The TC55416P is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

FEATURES

- Fast access time:
 - TC55416P -20 20ns(MAX.)
 - TC55416P -25 25ns(MAX.)
 - TC55416P -35 35ns(MAX.)
- Low power dissipation:
 - Operation TC55416P -20 120mA(MAX.)
 - TC55416P -25 120mA(MAX.)
 - TC55416P -35 100mA(MAX.)
 - Standby TC55416P -20 20mA(MAX.)
- 5V single power supply
 - 20 : 5V±5%
 - 25, -35: 5V±10%
- Fully static operation
- Directly TTL compatible:
 - All Input and Output
- Package:
 - 22 pin plastic 300mil DIP (TC55416P)


PIN CONNECTION



PIN NAMES

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Input/Output
CE	Chip Enable Input
WE	Write Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC55416P-20, TC55416P-25, TC55416P-35

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-2.0~7.0	V
V _{OUT}	Output Voltage	-0.5~V _{DD} +0.5	V
P _D	Power Dissipation	650	mW
T _{solder}	Soldering Temperature	260·10	°C·sec
T _{stg}	Storage Temperature	-65~150	°C
T _{opr}	Operating Temperature	0~70	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	-20	4.75	5.0	V
		-25, -35	4.5	5.0	
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

D.C. and OPERATING CHARACTERISTICS (T_a=0~70°C, -20: V_{DD}=5V±5% -25, -35: V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0~V _{DD}	-	-	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0~V _{DD}	-	-	±1.0	μA	
I _{DDO}	Operating Current	t _{cycle} =Min cycle	V _{DD} =5.25V	-20	-	120	mA
		$\overline{CE}=V_{IL}$	-25	-	120		
		Other Input=V _{IH} /V _{IL}	V _{DD} =5.5V	-35	-	100	
I _{DDs1}	Standby Current	t _{cycle} =Min cycle	V _{DD} =5.25V	-20	-	20	mA
		$\overline{CE}=V_{IH}$	-25	-			
		Other Input=V _{IH} /V _{IL}	V _{DD} =5.5V	-35	-		
I _{DDs2}		$\overline{CE}=V_{DD}-0.2V$ Other Input=V _{DD} -0.2V or 0.2V	-	-	1		

CAPACITANCE (T_a=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	7	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	9	pF

Note: This parameter periodically sampled is not 100% tested.

TC55416P-20, TC55416P-25, TC55416P-35

A.C. CHARACTERISTICS (Ta=0~70°C, -20: V_{DD}=5V±5% -25, -35: V_{DD}=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC55416P -20		TC55416P -25		TC55416P -35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	20	-	25	-	35	-	ns
t _{ACC}	Address Access Time	-	20	-	25	-	35	
t _{CO}	Chip Enable Access Time	-	20	-	25	-	35	
t _{COE}	Chip Enable to Output in Low-Z	0	-	0	-	0	-	
t _{COD}	Chip Enable to Output in High-Z	-	10	-	15	-	15	
t _{OH}	Output Data Hold Time	5	-	5	-	5	-	

Write Cycle

SYMBOL	PARAMETER	TC55416P -20		TC55416P -25		TC55416P -35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	20	-	25	-	35	-	ns
t _{WP}	Write Pulse Width	16	-	20	-	30	-	
t _{CW}	Chip Enable to End of Write	18	-	20	-	30	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	\overline{WE} to Output High-Z	-	8	-	10	-	15	
t _{OEW}	\overline{WE} to Output Low-Z	0	-	0	-	0	-	
t _{DS}	Data Set Up Time	11	-	12	-	15	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITIONS

Input Pulse Levels	0.0V, 3.0V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.8V, 2.0V
Output Load	See Fig.1





Fig.1 OUTPUT LOAD

Note: In all condition, t_{COD} max is less than t_{COE} min both for a given device and from device to device.


TC55416P-20, TC55416P-25, TC55416P-35

TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)



Note: 1. \overline{WE} is High for Read Cycle.

2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.

3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.


4. The Operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

TC55416P-20, TC55416P-25, TC55416P-35

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55416P-20, TC55416P-25, TC55416P-35

TOSHIBA MOS MEMORY PRODUCTS

TC55417P/J-20, TC55417P/J-25, TC55417P/J-35


DESCRIPTION

The TC55417P/J is a 65,536 bit high speed static random access memory organized as 16,384 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 20ns/25ns/35ns and maximum operating current of 120mA/120mA/100mA at minimum cycle time. The TC55417P/J also features an automatic stand-by mode. When deselected by Chip Enable(CE), the operating current is reduced to 20mA. The TC55417P/J is suitable for use in cache memory and high speed storage, where high speed/high density are required. The TC55417P/J is moulded in a 24 pin standard plastic DIP and a 24 pin plastic SOJ, with 0.3 inch width for high density assembly. The TC55417P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

FEATURES

- Fast access time:
 - TC55417P/J-20 20ns(MAX.)
 - TC55417P/J-25 25ns(MAX.)
 - TC55417P/J-35 35ns(MAX.)
- Low power dissipation:
 - Operation TC55417P/J-20 120mA(MAX.)
 - TC55417P/J-25 120mA(MAX.)
 - TC55417P/J-35 100mA(MAX.)
 - Standby TC55417P/J-20 20mA(MAX.)
 - TC55417P/J-25 20mA(MAX.)
 - TC55417P/J-35 20mA(MAX.)
- 5V single power supply
 - 20 : 5V±5%
 - 25, -35: 5V±10%
- Fully static operation
- Directly TTL compatible:
 - All Input and Output
 - Output buffer control: \overline{OE}
- Package:
 - 24 Pin plastic 300 mil DIP (TC55417P)
 - 24 Pin plastic 300 mil SOJ (TC55417J)


PIN CONNECTION



PIN NAMES

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Input/Output
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC55417P/J-20, TC55417P/J-25, TC55417P/J-35

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{OUT}	Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	650	mW
T _{solder}	Soldering Temperature · Time	260 · 10	°C·sec
T _{stg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V _{DD}	Power Supply Voltage	-20	4.75	5.0	5.25	V
		-25, -35	4.5	5.0	5.5	
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3		
V _{IL}	Input Low Voltage	-0.3	-	0.8		

D.C. and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, -20: V_{DD}=5V±5% -25, -35: V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA		
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA		
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA		
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA		
I _{DDO}	Operating Current	t _{cycle} =Min cycle	V _{DD} =5.25V	-20	-	-	120	mA
		$\overline{CE}=V_{IL}$	V _{DD} =5.5V	-25	-	-	120	
		Other Input=V _{IH} /V _{IL}	-35	-	-	100		
I _{DDS1}	Standby Current	t _{cycle} =Min cycle	V _{DD} =5.25V	-20	-	-	20	mA
		$\overline{CE}=V_{IH}$	V _{DD} =5.5V	-25	-	-	20	
		Other Input=V _{IH} /V _{IL}	-35	-	-	20		
I _{DDS2}		$\overline{CE}=V_{DD}-0.2V$ Other Input=V _{DD} -0.2V or 0.2V	-	-	-	1		

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	7	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	9	pF

Note: This parameter periodically sampled is not 100% tested.

TC55417P/J-20, TC55417P/J-25, TC55417P/J-35

A.C. CHARACTERISTICS (Ta=0 ~ 70°C, -20: V_{DD}=5V±5% -25, -35: V_{DD}=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC55417P/J-20		TC55417P/J-25		TC55417P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	20	-	25	-	35	-	ns
t _{ACC}	Address Access Time	-	20	-	25	-	35	
t _{CO}	Chip Enable Access Time	-	20	-	25	-	35	
t _{OE}	Output Enable to Output Valid	-	12	-	15	-	20	
t _{COE}	Chip Enable to Output in Low-Z	0	-	0	-	0	-	
t _{COD}	Chip Enable to Output in High-Z	-	10	-	15	-	15	
t _{OEE}	Output Enable to Output in Low-Z	0	-	0	-	0	-	
t _{ODO}	Output Enable to Output in High-Z	-	8	-	10	-	15	
t _{OH}	Output Data Hold Time	5	-	5	-	5	-	

Write Cycle

SYMBOL	PARAMETER	TC55417P/J-20		TC55417P/J-25		TC55417P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	20	-	25	-	35	-	ns
t _{WP}	Write Pulse Width	16	-	20	-	30	-	
t _{CW}	Chip Enable to End of Write	18	-	20	-	30	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{ODW}	\overline{WE} to Output High-Z	-	8	-	10	-	15	
t _{OEW}	\overline{WE} to Output Low-Z	0	-	0	-	0	-	
t _{DS}	Data Set Up Time	11	-	12	-	15	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	

A.C. TEST CONDITIONS

Input Pulse Levels	0.0V, 3.0V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.8V, 2.0V
Output Load	See Fig. 1





Fig.1 OUTPUT LOAD

Note: In all condition, t_{COD} max is less than t_{COE} min both for a given device and from device to device.


TC55417P/J-20, TC55417P/J-25, TC55417P/J-35

TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)




- Note: 1. \overline{WE} is High for Read cycle.
 2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. The Operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

**TC55417P/J-20, TC55417P/J-25,
TC55417P/J-35**

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55417P/J-20, TC55417P/J-25, TC55417P/J-35

OUTLINE DRAWINGS

• Plastic SOJ

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC55416P-15H, TC55416P-20H

DESCRIPTION

The TC55416P/J is a 65,536 bit high speed static random access memory organized as 16,384 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 15ns/20ns and maximum operating current of 120mA/100mA at minimum cycle time.

The TC55416P/J also features an automatic stand-by mode. When deselected by Chip Enable (\overline{CE}), the operating current is reduced to 1mA.

The TC55416P/J is suitable for use in cache memory and high speed storage, where high speed/high density are required.


The TC55416P/J is moulded in a 22 pin standard plastic DIP and a 24 pin plastic SOJ, with 0.3 inch width for high density assembly.

The TC55416P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

FEATURES

- Fast access time:
 - TC55416P -15H 15ns(MAX.)
 - TC55416P -20H 20ns(MAX.)
- Low power dissipation:
 - Operation TC55416P -15H 120mA(MAX.)
 - TC55416P -20H 100mA(MAX.)
 - Standby TC55416P -15H 1mA(MAX.)
 - TC55416P -20H 1mA(MAX.)
- 5V single power supply : 5V±10%
- Fully static operation
- Directly TTL compatible:
 - All Input and Output
- Package:
 - 22 pin plastic 300mil DIP (TC55416P)


PIN CONNECTION



PIN NAMES

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Input/Output
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC55416P-15H, TC55416P-20H

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-2.0~7.0	V
V _{OUT}	Output Voltage	-0.5~V _{DD} +0.5	V
P _D	Power Dissipation	650	mW
T _{solder}	Soldering Temperature	260·10	°C·sec
T _{stg}	Storage Temperature	-65~150	°C
T _{opr}	Operating Temperature	0~70	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

D.C. and OPERATING CHARACTERISTICS (T_a=0~70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0~V _{DD}	-	-	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0~V _{DD}	-	-	±1.0	μA	
I _{DDO}	Operating Current	V _{DD} =5.5V t _{cycle} =Min cycle $\overline{CE}=V_{IL}$ Other Input=V _{IH} /V _{IL}	-15H	-	-	120	mA
			-20H	-	-	100	
I _{DDS1}	Standby Current	V _{DD} =5.5V t _{cycle} =Min cycle $\overline{CE}=V_{IH}$ Other Input=V _{IH} /V _{IL}	-	-	20	mA	
		$\overline{CE}=V_{DD}-0.2V$ Other Input=V _{DD} -0.2V or 0.2V	-	-	1		

CAPACITANCE (T_a=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	5	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	7	pF

Note: This parameter periodically sampled is not 100% tested.

TC55416P-15H, TC55416P-20H

A.C. CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC55416P -15H		TC55416P -20H		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	15	-	20	-	ns
t _{ACC}	Address Access Time	-	15	-	20	
t _{CO}	Chip Enable Access Time	-	15	-	20	
t _{COE}	Chip Enable to Output in Low-Z	0	-	0	-	
t _{COD}	Chip Enable to Output in High-Z	-	10	-	10	
t _{OH}	Output Data Hold Time	5	-	5	-	

Write Cycle

SYMBOL	PARAMETER	TC55416P -15H		TC55416P -20H		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	15	-	20	-	ns
t _{WP}	Write Pulse Width	12	-	13	-	
t _{CW}	Chip Enable to End of Write	12	-	13	-	
t _{AS}	Address Set Up Time	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	
t _{ODW}	\overline{WE} to Output High-Z	-	8	-	8	
t _{OEW}	\overline{WE} to Output Low-Z	0	-	0	-	
t _{DS}	Data Set Up Time	9	-	10	-	
t _{DH}	Data Hold Time	0	-	0	-	

A.C. TEST CONDITIONS

Input Pulse Levels	0.0V, 3.0V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	0.8V, 2.0V
Output Load	See Fig.1





Fig.1 OUTPUT LOAD

Note: In all condition, t_{COD} max is less than t_{COE} min both for a given device and from device to device.


TC55416P-15H, TC55416P-20H

TIMING WAVEFORMS


READ CYCLE(1)



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)




- Note: 1. \overline{WE} is High for Read Cycle.
 2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. The Operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

TC55416P-15H, TC55416P-20H

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55416P-15H, TC55416P-20H

TOSHIBA MOS MEMORY PRODUCTS

TC55417P/J-15H, TC55417P/J-20H


DESCRIPTION

The TC55417P/J is a 65,536 bit high speed static random access memory organized as 16,384 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 15ns/20ns and maximum operating current of 120mA/100mA at minimum cycle time. The TC55417P/J also features an automatic stand-by mode. When deselected by Chip Enable(\overline{CE}), the operating current is reduced to 1mA. The TC55417P/J is suitable for use in cache memory and high speed storage, where high speed/high density are required. The TC55417P/J is moulded in a 24 pin standard plastic DIP and a 24 pin plastic SOJ, with 0.3 inch width for high density assembly. The TC55417P/J is fabricated with ion implanted CMOS silicon gate MOS technology for high performance and high reliability.

FEATURES

- Fast access time:
 - TC55417P/J-15H 15ns(MAX.)
 - TC55417P/J-20H 20ns(MAX.)
- Low power dissipation:
 - Operation TC55417P/J-15H 120mA(MAX.)
 - TC55417P/J-20H 100mA(MAX.)
 - Standby 1mA(MAX.)
- 5V single power supply : 5V \pm 10%
- Fully static operation
- Directly TTL compatible:
 - All Input and Output
- Output buffer control: \overline{OE}
- Package:
 - 24 Pin plastic 300 mil DIP (TC55417P)
 - 24 Pin plastic 300 mil SOJ (TC55417J)


PIN CONNECTION



PIN NAMES

A0 ~ A13	Address Inputs
I/O1 ~ I/O4	Data Input/Output
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC55417P/J-15H, TC55417P/J-20H

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{OUT}	Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	650	mW
T _{solder}	Soldering Temperature · Time	260 · 10	°C·sec
T _{stg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

D.C. and OPERATING CHARACTERISTICS (T_a=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{DDO}	Operating Current	V _{DD} =5.5V t _{cycle} =Min cycle $\overline{CE}=V_{IL}$ Other Input=V _{IH} /V _{IL}	-15H	-	-	120	mA
			-20H	-	-	100	
I _{DDS1}	Standby Current	V _{DD} =5.5V t _{cycle} =Min cycle $\overline{CE}=V_{IH}$ Other Input=V _{IH} /V _{IL}	-	-	-	20	mA
I _{DDS2}		$\overline{CE}=V_{DD}-0.2V$ Other Input=V _{DD} -0.2V or 0.2V	-	-	-	1	

CAPACITANCE (T_a=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	5	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	7	pF

TC55417P/J-15H, TC55417P/J-20H

A.C. CHARACTERISTICS (Ta=0 ~ 70°C, VDD=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC55417P/J-15H		TC55417P/J-20H		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	15	-	20	-	ns
t _{ACC}	Address Access Time	-	15	-	20	
t _{CO}	Chip Enable Access Time	-	15	-	20	
t _{OE}	Output Enable to Output Valid	-	9	-	10	
t _{COE}	Chip Enable to Output in Low-Z	0	-	0	-	
t _{COD}	Chip Enable to Output in High-Z	-	10	-	10	
t _{OEE}	Output Enable to Output in Low-Z	0	-	0	-	
t _{ODO}	Output Enable to Output in High-Z	-	8	-	8	
t _{OH}	Output Data Hold Time	5	-	5	-	

Write Cycle

SYMBOL	PARAMETER	TC55417P/J-15H		TC55417P/J-20H		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	15	-	20	-	ns
t _{WP}	Write Pulse Width	12	-	13	-	
t _{CW}	Chip Enable to End of Write	12	-	13	-	
t _{AS}	Address Set Up Time	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	
t _{ODW}	\overline{WE} to Output High-Z	-	8	-	8	
t _{OEW}	\overline{WE} to Output Low-Z	0	-	0	-	
t _{DS}	Data Set Up Time	9	-	10	-	
t _{DH}	Data Hold Time	0	-	0	-	

A.C. TEST CONDITIONS

Input Pulse Levels	0.0V, 3.0V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	0.8V, 2.0V
Output Load	See Fig. 1





Fig.1 OUTPUT LOAD

Note: In all condition, t_{COD} max is less than t_{COE} min both for a given device and from device to device.


TC55417P/J-15H, TC55417P/J-20H

TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)




- Note: 1. \overline{WE} is High for Read cycle.
 2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. The Operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

TC55417P/J-15H, TC55417P/J-20H

OUTLINE DRAWINGS

• Plastic DIP

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55417P/J-15H, TC55417P/J-20H

OUTLINE DRAWINGS

• Plastic SOJ

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC55464P/J-20, TC55464P/J-25 TC55464P/J-35


DESCRIPTION

The TC55464P/J is a 262,144 bits high speed static random access memory organized as 65,536 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit form provides high speed feature. The TC55464P/J has low power feature with device control using Chip Enable (\overline{CE}). Also the device power at memory access is reduced by automatic power down circuit form. The TC55464P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible. The TC55464P/J is moulded in 24 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

FEATURES

- Fast access time:
 - TC55464P/J-20 20ns(MAX.)
 - TC55464P/J-25 25ns(MAX.)
 - TC55464P/J-35 35ns(MAX.)
- Low power dissipation
 - Operation: TC55464P/J-20 120mA(MAX.)
 - TC55464P/J-25 120mA(MAX.)
 - TC55464P/J-35 100mA(MAX.)
 - Standby : 1mA(MAX.)
- 5V single power supply: 5V±10%
- Fully static operation
- All Inputs and Outputs: TTL compatible.
- Package:
 - 24 pin plastic 300 mil DIP: TC55464P
 - 24 pin plastic 300 mil SOJ: TC55464J


PIN CONNECTION



PIN NAMES

A0 ~ A15	Address Inputs
I/O1 ~ I/O4	Data Inputs/Outputs
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
V _{DD}	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC55464P/J-20, TC55464P/J-25 TC55464P/J-35

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V_{IN}	Input Voltage	-2.0 ~ 7.0	V
$V_{I/O}$	Input/Output Voltage	-0.5 ~ $V_{DD}+0.5$	V
PD	Power Dissipation	1.0	W
T_{solder}	Soldering Temperature . Time	260 . 10	°C . sec
T_{strg}	Storage Temperature	-65 ~ 150	°C
T_{opr}	Operating Temperature	0 ~ 70	°C

DC RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.2	-	$V_{DD}+0.3$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V

DC and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, VDD=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I_{IL}	Input Leakage Current	$V_{IN}=0 \sim V_{DD}$	-	-	±1	μA	
I_{OH}	Output High Current	$V_{OH}=2.4V$	-4	-	-	mA	
I_{OL}	Output Low Current	$V_{OL}=0.4V$	8	-	-	mA	
I_{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ $V_{OUT}=0 \sim V_{DD}$	-	-	±1	μA	
I_{DDO}	Operating Current	$V_{DD}=5.5V$, $t_{cycle}=\text{MIN cycle}$	-20	-	-	120	mA
		$\overline{CE}=V_{IL}$	-25	-	-	120	
		Other Input= V_{IH}/V_{IL}	-35	-	-	100	
I_{DDs1}	Standby Current	$V_{DD}=5.5V$, $t_{cycle}=\text{MIN cycle}$ $\overline{CE}=V_{IH}$ Other Input= V_{IH}/V_{IL}	-	-	20	mA	
		$\overline{CE}=V_{DD}-0.2V$ Other Input= $V_{DD}-0.2V$ or $0.2V$	-	-	1		
I_{DDs2}							

CAPACITANCE (Ta=25°C, f=1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=\text{GND}$	6	pF
C_{OUT}	Output Capacitance	$V_{OUT}=\text{GND}$	8	pF

NOTE: This parameter periodically sampled is not 100% tested.

TC55464P/J-20, TC55464P/J-25 TC55464P/J-35

AC CHARACTERISTICS

($T_a=0\sim 70^\circ\text{C}$, $V_{DD}=5V\pm 10\%$)

READ CYCLE

SYMBOL	PARAMETER	TC55464P/J-20		TC55464P/J-25		TC55464P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{RC}	Read Cycle Time	20	-	25	-	35	-	ns
t_{ACC}	Address Access Time	-	20	-	25	-	35	
t_{CO}	\overline{CE} Access Time	-	20	-	25	-	35	
t_{OH}	Output Data Hold Time from Address Change	5	-	5	-	5	-	
t_{COE}	Output Enable Time from \overline{CE}	5	-	5	-	5	-	
t_{COD}	Output Disable Time from \overline{CE}	-	10	-	10	-	15	
t_{PU}	Chip Selection to Power Up Time	0	-	0	-	0	-	
t_{PD}	Chip Deselection to Power Down Time	-	20	-	25	-	35	


WRITE CYCLE

SYMBOL	PARAMETER	TC55464P/J-20		TC55464P/J-25		TC55464P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{WC}	Write Cycle Time	20	-	25	-	35	-	ns
t_{CW}	Chip Enable to End of Write	13	-	15	-	20	-	
t_{AS}	Address Set Up Time	0	-	0	-	0	-	
t_{WP}	Write Pulse Width	13	-	15	-	20	-	
t_{WR}	Write Recovery Time	0	-	0	-	0	-	
t_{DS}	Data Set Up Time	10	-	12	-	15	-	
t_{DH}	Data Hold Time	0	-	0	-	0	-	
$t_{OE\overline{W}}$	Output Enable Time from \overline{WE}	0	-	0	-	0	-	
$t_{OD\overline{W}}$	Output Disable Time from \overline{WE}	-	8	-	10	-	15	

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Times	3ns
Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig.1

Fig. 1




(For t_{COE} , t_{COD} , $t_{OE\overline{W}}$ and $t_{OD\overline{W}}$)


TC55464P/J-20, TC55464P/J-25 TC55464P/J-35

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (\overline{WE} Controlled Write)




**TC55464P/J-20, TC55464P/J-25
TC55464P/J-35**

WRITE CYCLE 2 ($\overline{\text{CE}}$ Controlled Write)



TC55464P/J-20, TC55464P/J-25 TC55464P/J-35

- Note: 1. \overline{WE} is High for Read Cycle.
2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. These parameters are specified as follows and measured by using the load shown in Fig. 1.
 - (A) t_{COE}, t_{OEW} Output Enable Time
 - (B) t_{COD}, t_{ODW} Output Disable Time




TC55464P/J-20, TC55464P/J-25 TC55464P/J-35

OUTLINE DRAWINGS

Plastic DIP

UNIT: mm






Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55464P/J-20, TC55464P/J-25 TC55464P/J-35

OUTLINE DRAWINGS

Plastic SOJ (SOJ24-P-300)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC55465P/J-20, TC55465P/J-25 TC55465P/J-35

DESCRIPTION

The TC55465P/J is a 262,144 bits high speed static random access memory organized as 65,536 words by 4 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit form provides high speed feature. The TC55465P/J has low power feature with device control using Chip Enable (\overline{CE}), and has Output Enable Input (\overline{OE}) for fast memory access. Also the device power at memory access is reduced by automatic power down circuit form. The TC55465P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible. The TC55465P/J is moulded in 28 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

FEATURES


- Fast access time:

TC55465P/J-20	20ns(MAX.)
TC55465P/J-25	25ns(MAX.)
TC55465P/J-35	35ns(MAX.)
- Low power dissipation

Operation:	TC55465P/J-20	120mA(MAX.)
	TC55465P/J-25	120mA(MAX.)
	TC55465P/J-35	100mA(MAX.)
Standby :		1mA(MAX.)
- 5V single power supply: 5V \pm 10%
- Fully static operation
- All Inputs and Outputs: TTL compatible.
- Output buffer control : \overline{OE}
- Package:

28 pin plastic 300 mil DIP:	TC55465P
28 pin plastic 300 mil SOJ:	TC55465J


PIN CONNECTION



PIN NAMES

A0 ~ A15	Address Inputs
I/O1 ~ I/O4	Data Inputs/Outputs
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC55465P/J-20, TC55465P/J-25 TC55465P/J-35

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0	W
T _{solder}	Soldering Temperature · Time	260 · 10	°C · sec
T _{strg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

DC RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V

DC and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =0 ~ V _{DD}	-	-	±1	μA	
I _{DDO}	Operating Current	V _{DD} =5.5V, t _{cycle} =MIN cycle	-20	-	-	120	mA
		$\overline{CE}=V_{IL}$	-25	-	-	120	
		Other Input=V _{IH} /V _{IL}	-35	-	-	100	
I _{DDs1}	Standby Current	V _{DD} =5.5V, t _{cycle} =MIN cycle $\overline{CE}=V_{IH}$ Other Input=V _{IH} /V _{IL}	-	-	20	mA	
		$\overline{CE}=V_{DD}-0.2V$ Other Input=V _{DD} -0.2V or 0.2V	-	-	1		

CAPACITANCE (Ta=25°C, f=1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	6	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	8	pF

NOTE: This parameter periodically sampled is not 100% tested.

TC55465P/J-20, TC55465P/J-25 TC55465P/J-35

AC CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55465P/J-20		TC55465P/J-25		TC55465P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	20	-	25	-	35	-	ns
t _{ACC}	Address Access Time	-	20	-	25	-	35	
t _{CO}	CE Access Time	-	20	-	25	-	35	
t _{OE}	OE Access Time	-	10	-	12	-	15	
t _{OH}	Output Data Hold Time from Address Change	5	-	5	-	5	-	
t _{COE}	Output Enable Time from CE	5	-	5	-	5	-	
t _{COD}	Output Disable Time from CE	-	10	-	10	-	15	
t _{OEE}	Output Enable Time from OE	0	-	0	-	0	-	
t _{ODO}	Output Disable Time from OE	-	8	-	10	-	15	
t _{PU}	Chip Selection to Power Up Time	0	-	0	-	0	-	
t _{PD}	Chip Deselection to Power Down Time	-	20	-	25	-	35	


WRITE CYCLE

SYMBOL	PARAMETER	TC55465P/J-20		TC55465P/J-25		TC55465P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	20	-	25	-	35	-	ns
t _{CW}	Chip Enable to End of Write	13	-	15	-	20	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WP}	Write Pulse Width	13	-	15	-	20	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{DS}	Data Set Up Time	10	-	12	-	15	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	
t _{OE\bar{W}}	Output Enable Time from WE	0	-	0	-	0	-	
t _{OD\bar{W}}	Output Disable Time from WE	-	8	-	10	-	15	

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Times	3ns
Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1

Fig. 1




(For t_{COE}, t_{OEE}, t_{COD}, t_{ODO}, t_{OE \bar{W}} and t_{OD \bar{W}})


TC55465P/J-20, TC55465P/J-25 TC55465P/J-35

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (\overline{WE} Controlled Write)



**TC55465P/J-20, TC55465P/J-25
TC55465P/J-35**

WRITE CYCLE 2 (4) (\overline{CE} Controlled Write)




TC55465P/J-20, TC55465P/J-25 TC55465P/J-35

- Note: 1. \overline{WE} is High for Read Cycle.
2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in a high impedance state during this period.
 5. These parameters are specified as follows and measured by using the load shown in Fig. 1.

(A) t_{COE} , t_{OEE} , t_{OEW} Output Enable Time

(B) t_{COD} , t_{ODO} , t_{ODW} Output Disable Time






**TC55465P/J-20, TC55465P/J-25
TC55465P/J-35**

OUTLINE DRAWINGS

Plastic DIP

UNIT: mm






Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

**TC55465P/J-20, TC55465P/J-25
TC55465P/J-35**

OUTLINE DRAWINGS

Plastic SOJ (SOJ28-P-300)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC55328P/J-20, TC55328P/J-25 TC55328P/J-35


DESCRIPTION

The TC55328P/J is a 262,144 bits high speed static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit form provides high speed feature. The TC55328P/J has low power feature with device control using Chip Enable (\overline{CE}), and has Output Enable Input (\overline{OE}) for fast memory access. Also the device power at memory access is reduced by automatic power down circuit form. The TC55328P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible. The TC55328P/J is moulded in 28 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

FEATURES

- Fast access time:
 - TC55328P/J-20 20ns(MAX.)
 - TC55328P/J-25 25ns(MAX.)
 - TC55328P/J-35 35ns(MAX.)
- Low power dissipation
 - Operation: TC55328P/J-20 120mA(MAX.)
 - TC55328P/J-25 120mA(MAX.)
 - TC55328P/J-35 100mA(MAX.)
 - Standby : 1mA(MAX.)
- 5V single power supply: 5V±10%
- Fully static operation
- All Inputs and Outputs:
 - TTL compatible.
- Output buffer control : \overline{OE}
- Package:
 - 28 pin plastic 300 mil DIP: TC55328P
 - 28 pin plastic 300 mil SOJ: TC55328J


PIN CONNECTION



PIN NAMES

A0 ~ A14	Address Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power (+5V)
GND	Ground

BLOCK DIAGRAM



TC55328P/J-20, TC55328P/J-25 TC55328P/J-35

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0	W
T _{solder}	Soldering Temperature · Time	260 · 10	°C · sec
T _{strg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

DC RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V

DC and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =0 ~ V _{DD}	-	-	±1	μA	
I _{DDO}	Operating Current	V _{DD} =5.5V, t _{cycle} =MIN cycle	-20	-	-	120	mA
		$\overline{CE}=V_{IL}$	-25	-	-	120	
		Other Input=V _{IH} /V _{IL}	-35	-	-	100	
I _{DD} S1	Standby Current	V _{DD} =5.5V, t _{cycle} =MIN cycle $\overline{CE}=V_{IH}$ Other Input=V _{IH} /V _{IL}	-	-	20	mA	
		$\overline{CE}=V_{DD}-0.2V$ Other Input=V _{DD} -0.2V or 0.2V	-	-	1		
I _{DD} S2							

CAPACITANCE (Ta=25°C, f=1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	6	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	8	pF

NOTE: This parameter periodically sampled is not 100% tested..

TC55328P/J-20, TC55328P/J-25 TC55328P/J-35

AC CHARACTERISTICS

(Ta=0~70°C, V_{DD}=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55328P/J-20		TC55328P/J-25		TC55328P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	20	-	25	-	35	-	ns
t _{ACC}	Address Access Time	-	20	-	25	-	35	
t _{CO}	\overline{CE} Access Time	-	20	-	25	-	35	
t _{OE}	\overline{OE} Access Time	-	10	-	12	-	15	
t _{OH}	Output Data Hold Time from Address Change	5	-	5	-	5	-	
t _{COE}	Output Enable Time from \overline{CE}	5	-	5	-	5	-	
t _{COD}	Output Disable Time from \overline{CE}	-	10	-	10	-	15	
t _{OEE}	Output Enable Time from \overline{OE}	0	-	0	-	0	-	
t _{ODO}	Output Disable Time from \overline{OE}	-	8	-	10	-	15	
t _{PU}	Chip Selection to Power Up Time	0	-	0	-	0	-	
t _{PD}	Chip Deselection to Power Down Time	-	20	-	25	-	35	


WRITE CYCLE

SYMBOL	PARAMETER	TC55328P/J-20		TC55328P/J-25		TC55328P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	20	-	25	-	35	-	ns
t _{CW}	Chip Enable to End of Write	13	-	15	-	20	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WP}	Write Pulse Width	13	-	15	-	20	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{Ds}	Data Set Up Time	10	-	12	-	15	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	
t _{OEw}	Output Enable Time from \overline{WE}	0	-	0	-	0	-	
t _{ODw}	Output Disable Time from \overline{WE}	-	8	-	10	-	15	

Fig. 1

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Times	3ns
Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1




(For t_{COE}, t_{OEE}, t_{COD},
t_{ODO}, t_{OEw} and t_{ODw})


TC55328P/J-20, TC55328P/J-25 TC55328P/J-35

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (\overline{WE} Controlled Write)




**TC55328P/J-20, TC55328P/J-25
TC55328P/J-35**

WRITE CYCLE 2 (4) (\overline{CE} Controlled Write)



TC55328P/J-20, TC55328P/J-25 TC55328P/J-35

- Note: 1. \overline{WE} is High for Read Cycle.
2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in a high impedance state during this period.
5. These parameters are specified as follows and measured by using the load shown in Fig. 1.
- (A) t_{COE} , t_{OEE} , t_{OEw} Output Enable Time
- (B) t_{COD} , t_{ODO} , t_{ODW} Output Disable Time




**TC55328P/J-20, TC55328P/J-25
TC55328P/J-35**

OUTLINE DRAWINGS

Plastic DIP

UNIT: mm






Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC55328P/J-20, TC55328P/J-25 TC55328P/J-35

OUTLINE DRAWINGS

Plastic SOJ (SOJ28-P-300)

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TOSHIBA MOS MEMORY PRODUCTS

TC55329P/J-20, TC55329P/J-25 TC55329P/J-35


DESCRIPTION

The TC55329P/J is a 294,912 bits high speed static random access memory organized as 32,768 words by 9 bits using CMOS technology, and operated from a single 5-volt supply. Toshiba's CMOS technology and advanced circuit form provides high speed feature. The TC55329P/J has low power feature with device control using Chip Enable ($\overline{CE1}/\overline{CE2}$), and has Output Enable Input (\overline{OE}) for fast memory access. Also the device power at memory access is reduced by automatic power down circuit form. The TC55329P/J is suitable for use in cache memory where high speed is required, and high speed storage. All Inputs and Outputs are directly TTL compatible. The TC55329P/J is moulded in 32 pin standard DIP and SOJ with 300 mil width for high density surface assembly.

FEATURES

- Fast access time:
 - TC55329P/J-20 20ns(MAX.)
 - TC55329P/J-25 25ns(MAX.)
 - TC55329P/J-35 35ns(MAX.)
- Low power dissipation
 - Operation: TC55329P/J-20 120mA(MAX.)
 - TC55329P/J-25 120mA(MAX.)
 - TC55329P/J-35 100mA(MAX.)
 - Standby : 1mA(MAX.)
- 5V single power supply: 5V \pm 10%
- Fully static operation
- All Inputs and Outputs: TTL compatible
- Output buffer control : \overline{OE}
- Package
 - 32 pin plastic 300 mil DIP: TC55329P
 - 32 pin plastic 300 mil SOJ: TC55329J


PIN CONNECTION



PIN NAMES

A0 ~ A14	Address Inputs
I/O1 ~ I/O9	Data Inputs/Outputs
$\overline{CE1}$, $\overline{CE2}$	Chip Enable Inputs
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power (+5V)
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC55328P/J-20, TC55328P/J-25 TC55328P/J-35

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	1.0	W
T _{solder}	Soldering Temperature . Time	260 · 10	°C · sec
T _{strg}	Storage Temperature	-65 ~ 150	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

DC RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V

DC and OPERATING CHARACTERISTICS (Ta=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±1	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE1}=V_{IH}$ or $CE2=V_{IL}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{OUT} =0 ~ V _{DD}	-	-	±1	μA	
I _{DDO}	Operating Current	V _{DD} =5.5V, t _{cycle} =MIN cycle	-20	-	-	120	mA
		$\overline{CE1}=V_{IL}$ and $CE2=V_{IH}$	-25	-	-	120	
		Other Input=V _{IH} /V _{IL}	-35	-	-	100	
I _{DDs1}	Standby Current	V _{DD} =5.5V, t _{cycle} =MIN cycle $\overline{CE1}=V_{IH}$ or $CE2=V_{IL}$ Other Input=V _{IH} /V _{IL}	-	-	-	20	mA
		$\overline{CE1}=V_{DD}-0.2V$ or $CE2=0.2V$ Other Input=V _{DD} -0.2V or 0.2V	-	-	-	1	
I _{DDs2}							

CAPACITANCE (Ta=25°C, f=1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	6	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	8	pF

NOTE: This parameter periodically sampled is not 100% tested.

TC55329P/J-20, TC55329P/J-25 TC55329P/J-35

AC CHARACTERISTICS (Ta=0~70°C, V_{DD}=5V±10%)

READ CYCLE

SYMBOL	PARAMETER	TC55329P/J-20		TC55329P/J-25		TC55329P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	20	-	25	-	35	-	ns
t _{ACC}	Address Access Time	-	20	-	25	-	35	
t _{CO1}	$\overline{CE1}$ Access Time	-	20	-	25	-	35	
t _{CO2}	CE2 Access Time	-	20	-	25	-	35	
t _{OE}	\overline{OE} Access Time	-	10	-	12	-	15	
t _{OH}	Output Data Hold Time from Address Change	5	-	5	-	5	-	
t _{COE}	Output Enable Time from $\overline{CE1}$ or CE2	5	-	5	-	5	-	
t _{COD}	Output Disable Time from $\overline{CE1}$ or CE2	-	10	-	10	-	15	
t _{OEE}	Output Enable Time from \overline{OE}	0	-	0	-	0	-	
t _{ODO}	Output Disable Time from \overline{OE}	-	8	-	10	-	15	
t _{PU}	Chip Selection to Power Up Time	0	-	0	-	0	-	
t _{PD}	Chip Deselection to Power Down Time	-	20	-	25	-	35	


WRITE CYCLE

SYMBOL	PARAMETER	TC55329P/J-20		TC55329P/J-25		TC55329P/J-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	20	-	25	-	35	-	ns
t _{CW}	Chip Enable to End of Write	13	-	15	-	20	-	
t _{AS}	Address Set Up Time	0	-	0	-	0	-	
t _{WP}	Write Pulse Width	13	-	15	-	20	-	
t _{WR}	Write Recovery Time	0	-	0	-	0	-	
t _{DS}	Data Set Up Time	10	-	12	-	15	-	
t _{DH}	Data Hold Time	0	-	0	-	0	-	
t _{OEW}	Output Enable Time from \overline{WE}	0	-	0	-	0	-	
t _{ODW}	Output Disable Time from \overline{WE}	-	8	-	10	-	15	

Fig.1

AC TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Times	3ns
Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig.1




(For t_{COE}, t_{OEE}, t_{COD}, t_{ODO}, t_{OEW} and t_{ODW})


TC55329P/J-20, TC55329P/J-25 TC55329P/J-35

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE 1 (4) (\overline{WE} Controlled Write)




**TC55329P/J-20, TC55329P/J-25
TC55329P/J-35**

WRITE CYCLE 2 (4) ($\overline{\text{CE1}}$ Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)




TC55329P/J-20, TC55329P/J-25 TC55329P/J-35

- NOTE: 1. \overline{WE} is High for Read Cycle.
2. Assuming that $\overline{CE1}$ Low transition or CE2 High transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that $\overline{CE1}$ High transition or CE2 Low transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. Assuming that \overline{OE} is High for Write Cycle, Outputs are in a high impedance state during this period.
 5. These parameters are specified as follows and measured by using the load shown in Fig. 1.

(A) t_{COE} , t_{OEE} , $t_{OE\overline{W}}$ Output Enable Time

(B) t_{COD} , t_{ODO} , $t_{OD\overline{W}}$ Output Disable Time




**TC55329P/J-20, TC55329P/J-25
TC55329P/J-35**

OUTLINE DRAWINGS

Plastic DIP

UNIT: mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

**TC55329P/J-20, TC55329P/J-25
TC55329P/J-35**

OUTLINE DRAWINGS

Plastic SOJ

UNIT: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

High Speed SRAM Modules

TOSHIBA MOS MEMORY PRODUCTS

THMS121620Z-25,-35


DESCRIPTION

The THMS121620Z is a 16,384 words by 12 bits static RAM module constructed on a double sided PC board using three TC55417J (16Kx4) static RAMs in SOJ packages. The THMS121620Z is offered in a 40 pin 500 mil zip module suitable for applications, such as cache memory and high-speed storage, where high-speed and high packing density are required. The THMS121620Z is available with access times as fast as 25ns and maximum power consumption of 1.95 watts. All the inputs and outputs of the THMS121620Z are TTL compatible and the module operates from a single 5-volt supply.

FEATURES

- Fast access time:
 - THMS121620Z-25 25ns(MAX.)
 - THMS121620Z-35 35ns(MAX.)
- Low power dissipation:
 - Operation THMS121620Z-25 360mA(MAX.)
 - THMS121620Z-35 300mA(MAX.)
 - Standby 60mA(MAX.)
- 5V single power supply of 5V±10%
- Fully static operation
- Directly TTL compatible: All Input and Output
- Output buffer control: \overline{OE}
- Package: 40 pin 500mil ZIP

PIN CONNECTION




PIN NAMES

A0 ~ A13	Address Inputs
DQ0 ~ DQ11	Data Input/Output
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
V _{DD}	Power (+5V)
GND	Ground
N.C.	No Connection

THMS121620Z-25,-35

BLOCK DIAGRAM

Unit in mm



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-2.0~7.0	V
V _{OUT}	Output Voltage	-0.5~V _{DD} +0.5	V
P _D	Power Dissipation	1.95	W
T _{solder}	Soldering Temperature . Time	260 . 10	°C . sec
T _{stg}	Storage Temperature	-55~125	°C
T _{opr}	Operating Temperature	0~70	°C

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

DC and OPERATING CHARACTERISTICS (Ta=0~70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0~V _{DD}	-	-	±3.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	C _E =V _{IH} or \overline{WE} =V _{IL} V _{OUT} =0~V _{DD}	-	-	±1.0	μA	
I _{DDO}	Operating Current	t _{cycle} =Min cycle C _E =V _{IL} , V _{DD} =5.5V Other Input=V _{IH} /V _{IL}	-25	-	-	360	mA
			-35	-	-	300	
I _{DDSD1}	Standby Current	t _{cycle} =Min cycle C _E =V _{IH} , V _{DD} =5.5V Other Input=V _{IH} /V _{IL}	-25	-	-	60	mA
			-35	-	-		
I _{DDSD2}		C _E =V _{DD} -0.2V Other Input=V _{DD} -0.2V or 0.2V	-	-	-	3	

CAPACITANCE (Ta=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	23	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	13	pF

Note: This parameter periodically sampled is not 100% tested.

THMS121620Z-25,-35

AC CHARACTERISTICS (Ta=0~70°C, V_{DD}=5V±10%)

Read Cycle

SYMBOL	PARAMETER	THMS121620Z-25		THMS121620Z-35		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	25	-	35	-	ns
t _{ACC}	Address Access Time	-	25	-	35	
t _{CO}	Chip Enable Access Time	-	25	-	35	
t _{OE}	Output Enable to Output Valid	-	15	-	20	
t _{COE}	Chip Enable to Output in Low-Z	0	-	0	-	
t _{COD}	Chip Enable to Output in High-Z	-	15	-	15	
t _{OEE}	Output Enable to Output in Low-Z	0	-	0	-	
t _{ODO}	Output Enable to Output in High-Z	-	10	-	15	
t _{OH}	Output Data Hold Time	5	-	5	-	

Write Cycle

SYMBOL	PARAMETER	THMS121620Z-25		THMS121620Z-35		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	25	-	35	-	ns
t _{WP}	Write Pulse Width	20	-	30	-	
t _{CW}	Chip Enable to End of Write	20	-	30	-	
t _{AS}	Address Set Up Time	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	
t _{ODW}	\overline{WE} to Output High-Z	-	10	-	15	
t _{OEW}	\overline{WE} to Output Low-Z	0	-	0	-	
t _{DS}	Data Set Up Time	12	-	15	-	
t _{DH}	Data Hold Time	0	-	0	-	

AC TEST CONDITIONS

Input Pulse Levels	0.0V, 3.0V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.8V, 2.0V
Output Load	See Fig. 1





Fig.1 OUTPUT LOAD


Note: In all condition, t_{COD} max is less than t_{COE} min both for a given device and from device to device.

TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)




- Note: 1. \overline{WE} is High for Read cycle.
 2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. The Operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.



THMS121620Z-25,-35

OUTLINE DRAWINGS

Unit in mm



DETAIL



TOSHIBA MOS MEMORY PRODUCTS

THMS161620Z-25, -35

DESCRIPTION


The THMS161620Z is a 16,384 words by 16 bits static RAM module constructed on a double sided PC board using four TC55417J (16Kx4) static RAMs in SOJ packages. The THMS161620Z is offered in a 40 pin 500 mil zip module suitable for applications, such as cache memory and high-speed storage, where high-speed and high packing density are required.

The THMS161620Z is available with access times as fast as 25ns and maximum power consumption of 2.6 watts. All the inputs and outputs of the THMS161620Z are TTL compatible and the module operates from a single 5-volt supply.

FEATURES

- Fast access time:
 - THMS161620Z-25 25ns(MAX.)
 - THMS161620Z-35 35ns(MAX.)
- Low power dissipation:
 - Operation THMS161620Z-25 480mA(MAX.)
 - THMS161620Z-35 400mA(MAX.)
 - Standby 80mA(MAX.)
- Single power supply of 5V±10%
- Fully static operation
- Directly TTL compatible: All Input and Output
- Output buffer control: \overline{OE}
- Package: 40 pin 500 mil ZIP

PIN CONNECTION




PIN NAMES

A0 ~ A13	Address Inputs
DQ0 ~ DQ15	Data Input/Output
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power (+5V)
GND	Ground

THMS161620Z-25,-35

BLOCK DIAGRAM



MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.3 ~ 7.0	V
V _{IN}	Input Voltage	-2.0 ~ 7.0	V
V _{OUT}	Output Voltage	-0.5 ~ V _{DD} +0.5	V
P _D	Power Dissipation	2.6	W
T _{solder}	Soldering Temperature · Time	260 · 10	°C·sec
T _{stg}	Storage Temperature	-55 ~ 125	°C
T _{opr}	Operating Temperature	0 ~ 70	°C

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

DC and OPERATING CHARACTERISTICS (T_a=0 ~ 70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	-	±4.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-4	-	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	8	-	-	mA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$ or $\overline{WE}=V_{IL}$ V _{OUT} =0 ~ V _{DD}	-	-	±1.0	μA	
I _{DDO}	Operating Current	t _{cycle} =Min cycle $\overline{CE}=V_{IL}$, V _{DD} =5.5V Other Input=V _{IH} /V _{IL}	-25	-	-	480	mA
			-35	-	-	400	
I _{DDs1}	Standby Current	t _{cycle} =Min cycle $\overline{CE}=V_{IH}$, V _{DD} =5.5V Other Input=V _{IH} /V _{IL}	-25	-	-	80	mA
			-35	-	-		
I _{DDs2}		$\overline{CE}=V_{DD}-0.2V$ Other Input=V _{DD} -0.2V or 0.2V	-	-	4		

CAPACITANCE (T_a=25°C)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =GND	28	pF
C _{OUT}	Output Capacitance	V _{OUT} =GND	13	pF

Note: This parameter periodically sampled is not 100% tested.

THMS161620Z-25,-35

AC CHARACTERISTICS (Ta=0~70°C, V_{DD}=5V±10%)

Read Cycle

SYMBOL	PARAMETER	THMS161620Z-25		THMS161620Z-35		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	25	-	35	-	ns
t _{ACC}	Address Access Time	-	25	-	35	
t _{CO}	Chip Enable Access Time	-	25	-	35	
t _{OE}	Output Enable to Output Valid	-	15	-	20	
t _{COE}	Chip Enable to Output in Low-Z	0	-	0	-	
t _{COD}	Chip Enable to Output in High-Z	-	15	-	15	
t _{OEE}	Output Enable to Output in Low-Z	0	-	0	-	
t _{ODO}	Output Enable to Output in High-Z	-	10	-	15	
t _{OH}	Output Data Hold Time	5	-	5	-	

Write Cycle

SYMBOL	PARAMETER	THMS161620Z-25		THMS161620Z-35		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	25	-	35	-	ns
t _{WP}	Write Pulse Width	20	-	30	-	
t _{CW}	Chip Enable to End of Write	20	-	30	-	
t _{AS}	Address Set Up Time	0	-	0	-	
t _{WR}	Write Recovery Time	0	-	0	-	
t _{ODW}	\overline{WE} to Output High-Z	-	10	-	15	
t _{OEW}	\overline{WE} to Output Low-Z	0	-	0	-	
t _{DS}	Data Set Up Time	12	-	15	-	
t _{DH}	Data Hold Time	0	-	0	-	

AC TEST CONDITIONS

Input Pulse Levels	0.0V, 3.0V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.8V, 2.0V
Output Load	See Fig. 1





Fig.1 OUTPUT LOAD


Note: In all condition, t_{COD} max is less than t_{COE} min both for a given device and from device to device.

TIMING WAVEFORMS


READ CYCLE (1)



WRITE CYCLE 1 (\overline{WE} Controlled Write)



WRITE CYCLE 2 (\overline{CE} Controlled Write)




- Note:
1. \overline{WE} is High for Read cycle.
 2. Assuming that \overline{CE} Low transition occurs coincident with or after \overline{WE} Low transition, Outputs remain in a high impedance state.
 3. Assuming that \overline{CE} High transition occurs coincident with or prior to \overline{WE} High transition, Outputs remain in a high impedance state.
 4. The Operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.


THMS161620Z-25, -35

OUTLINE DRAWINGS

Unit in mm



DETAIL



Standard EPROM

TOSHIBA MOS MEMORY PRODUCTS

TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

DESCRIPTION

The TMM27256BD is a 32,768 words × 8 bits ultraviolet light erasable and electrically programmable read only memory.

For read operation, the TMM27256BD's access time is 150ns/200ns, and the TMM27256BD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input.

For program operation, the programming is achieved by using the high speed programming mode. The TMM27256BD is fabricated with the N-channel silicon double layer gate MOS technology.

FEATURES

- Full static operation
- High speed programming mode I, II
- Inputs and outputs TTL compatible
- Pin compatible with i27256
- Standard 28 pin DIP cerdip package

	-15	-20	-150	-200
V _{CC}	5V±5%		5V±10%	
t _{ACC}	150ns	200ns	150ns	200ns
I _{CC2}	100mA		120mA	
I _{CC1}	30mA		35mA	

PIN CONNECTION

V _{PP}	1	28	V _{CC}
A12	2	27	A14
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	\overline{OE}
A2	8	21	A10
A1	9	20	\overline{CE}
A0	10	19	O7
O0	11	18	O6
O1	12	17	O5
O2	13	16	O4
GND	14	15	O3

PIN NAMES

A0~A14	Address Inputs
O0~O7	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
V _{PP}	Program Supply Voltage
V _{CC}	Power Supply Voltage (+5V)
GND	Ground


MODE SELECTION

MODE	PIN	CE (20)	\overline{OE} (22)	V _{PP} (1)	V _{CC} (28)	O0~O7 (11~13, 15~19)	POWER
Read		L	L	5V	5V	Data Out	Active
Output Deselect	*	H	High Impedance				
Standby	H	*	High Impedance			Standby	
Program		L	H	1) 12.5V	1) 6V	Data In	Active
Program Inhibit	H	H	2) 12.75V	2) 6.25V	High Impedance		
Program Verify	*	L			Data Out		

*: H or L

1): HIGH SPEED PROGRAMMING MODE I
2): HIGH SPEED PROGRAMMING MODE II

BLOCK DIAGRAM



TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ 7.0	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
T _{STG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	0 ~ 70	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TMM27256BD-15/20	TMM27256BD-150/200
T _a	Operating Temperature	0 ~ 70°C	0 ~ 70°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%	5V±10%
V _{PP}	V _{PP} Power Supply Voltage	2.0 ~ V _{CC} +0.6V	2.0 ~ V _{CC} +0.6V

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ~ V _{CC}	-	-	±10	μA
I _{CC1}	Supply Current (Standby)	$\overline{CE}=V_{IH}$	-15/20	-	30	mA
			-150/200	-	35	
I _{CC2}	Supply Current (Active)	$\overline{CE}=V_{IL}$	-15/20	-	100	mA
			-150/200	-	120	
V _{IH}	Input High Voltage	-	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-	-0.3	-	0.8	V
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =0 ~ V _{CC} +0.6	-	-	±10	μA

TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

A.C. CHARACTERISTICS

SYMBOL	PARAMETER	TMM27256BD-15/150		TMM27256BD-20/200		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	-	150	-	200	ns
t_{CE}	\overline{CE} to Output Valid	-	150	-	200	ns
t_{OE}	\overline{OE} to Output Valid	-	70	-	70	ns
t_{DF1}	\overline{CE} to Output in High-Z	0	60	0	60	ns
t_{DF2}	\overline{OE} to Output in High-Z	0	60	0	60	ns
t_{OH}	Output Data Hold Time	0	-	0	-	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L=100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE* ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0\text{V}$	-	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0\text{V}$	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE I)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

D.C. AND OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	120	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.95	1.0	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	150	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	130	ns

A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE II)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.0	-	$V_{CC}+1.0$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V
V_{CC}	V_{CC} Power Supply Voltage	6.0	6.25	6.5	V
V_{PP}	V_{PP} Power Supply Voltage	12.5	12.75	13.0	V

D.C. AND OPERATING CHARACTERISTICS ($T_a=25\pm 5^\circ\text{C}$, $V_{CC}=6.25\text{V}\pm 0.25\text{V}$, $V_{PP}=12.75\text{V}\pm 0.25\text{V}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	± 10	μA
V_{OH}	Output High Voltage	$I_{OH}=-400\mu\text{A}$	2.4	-	-	V
V_{OL}	Output Low Voltage	$I_{OL}=2.1\text{mA}$	-	-	0.4	V
I_{CC}	V_{CC} Supply Current	-	-	-	120	mA
I_{PP2}	V_{PP} Supply Current	$V_{PP}=13.0\text{V}$	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS ($T_a=25\pm 5^\circ\text{C}$, $V_{CC}=6.25\text{V}\pm 0.25\text{V}$, $V_{PP}=12.75\text{V}\pm 0.25\text{V}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Setup Time	-	2	-	-	μs
t_{AH}	Address Hold Time	-	2	-	-	μs
t_{CES}	$\overline{\text{CE}}$ Setup Time	-	0	-	-	ns
t_{CEH}	$\overline{\text{CE}}$ Hold Time	-	0	-	-	ns
t_{OES}	$\overline{\text{OE}}$ Setup Time	-	2	-	-	μs
t_{DS}	Data Setup Time	-	2	-	-	μs
t_{DH}	Data Hold Time	-	2	-	-	μs
t_{VPS}	V_{PP} Setup Time	-	2	-	-	μs
t_{VCS}	V_{CC} Setup Time	-	2	-	-	μs
t_{PW}	Program Pulse Width	$\overline{\text{CE}}=V_{IL}$, $\overline{\text{OE}}=V_{IH}$	0.095	0.1	0.105	ms
t_{OE}	$\overline{\text{OE}}$ to Output Valid	$\overline{\text{CE}}=V_{IH}$	-	-	150	ns
t_{DFP}	$\overline{\text{OE}}$ to Output in High-Z	$\overline{\text{CE}}=V_{IH}$	-	-	130	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V \sim 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAMMING MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
2. Removing the device from socket and setting the device in socket with $V_{PP}=12.5V\pm 0.5V$ or $V_{PP}=12.75V\pm 0.25V$ may cause permanent damage to the device.
 3. The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

ERASURE CHARACTERISTICS

The TMM27256BD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity [$\mu\text{w}/\text{cm}^2$] \times exposure time [sec.]) for erasure should be a minimum of 15 [$\text{w}\cdot\text{sec}/\text{cm}^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu\text{w}/\text{cm}^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [$\mu\text{w}/\text{cm}^2$] \times (20 \times 60) [sec] = 15 [$\text{w}\cdot\text{sec}/\text{cm}^2$].)

The TMM27256BD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TMM27256BD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN NAMES (NUMBER)		V _{PP} (1)	V _{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
		$\overline{\text{CE}}$ (20)	$\overline{\text{OE}}$ (22)				
Read Operation (T _a =0 ~ 70°C)	Read	L	L	5V	5V	Data Out	Active
	Output Deselect	*	H			High Impedance	
	Standby	H	*			High Impedance	Standby
Program Operation (T _a =25±5°C)	Program	L	H	12.5V ¹⁾	6V ¹⁾	Data In	Active
	Program Inhibit	H	H	12.75V ²⁾	6.25V ²⁾	High Impedance	
	Program Verify	*	L			Data Out	

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

1); HIGH SPEED PROGRAMMING MODE I

2); HIGH SPEED PROGRAMMING MODE II

READ MODE

The TMM27256BD has two control functions. The chip enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection.

The output enable ($\overline{\text{OE}}$) control the output buffers, independent of device selection.

Assuming that $\overline{\text{CE}}=\overline{\text{OE}}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{\text{CE}}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TMM27256BD's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM27256BD has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TMM27256BD is placed in the standby mode which reduce 70% of the operating current by applying TTL-high level and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM27256BD are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TMM27256BD is in the programming mode when the V_{pp} input is at 12.5V or 12.75V and \overline{CE} is at TTL-Low level under $\overline{OE}=V_{IH}$.

The TMM27256BD can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} at V_{IL} and \overline{CE} at V_{IH} or V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (12.5V or 12.75V) is applied to V_{pp} terminal, a TTL high level \overline{CE} input inhibits the TMM27256BD from being programmed. Programming of two or more TMM27256BD's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL Low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

HIGH SPEED PROGRAMMING MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $V_{pp}=12.5V$.

The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

HIGH SPEED PROGRAMMING MODE II


The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $V_{pp}=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.


TMM27256BD-15, TMM27256BD-150
TMM27256BD-20, TMM27256BD-200

HIGH SPEED PROGRAMMING MODE I FLOW CHART



TMM27256BD-15, TMM27256BD-150
TMM27256BD-20, TMM27256BD-200

HIGH SPEED PROGRAMMING MODE II FLOW CHART



TMM27256BD-15, TMM27256BD-150 TMM27256BD-20, TMM27256BD-200

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM27256BD which identifies its manufacture and device type.

The programming equipment may read out manufacturer code and device code from TMM27256BD by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TMM27256BD.

SIGNATURE \ PINS	A0	07	06	05	04	03	02	01	00	HEX.
	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	0	1	0	1	0	1	0	0	54




Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A14, \overline{CE} , $\overline{OE}=V_{IL}$

**TMM27256BD-15, TMM27256BD-150
TMM27256BD-20, TMM27256BD-200**

OUTLINE DRAWINGS

Unit in mm



Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TMM27256BD-15, TMM27256BD-150
TMM27256BD-20, TMM27256BD-200

TOSHIBA MOS MEMORY PRODUCTS

TMM27256BDI-15, TMM27256BDI-20

DESCRIPTION

The TMM27256BDI is a 32,768 words × 8 bits ultraviolet light erasable and electrically programmable read only memory.

For read operation, the TMM27256BDI's access time is 150ns/200ns, and the TMM27256BDI operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the CE input.


For program operation, the programming is achieved by using the high speed programming mode. The TMM27256BDI is fabricated with the N-channel silicon double layer gate MOS technology.

FEATURES


- Wide operating temperature range -40 ~ 85°C
- Full static operation
- High speed programming mode I, II
- Inputs and outputs TTL compatible
- Pin compatible with i27256
- Standard 28 pin DIP cerdip package

	-15	-20
V _{CC}	5V±5%	
t _{ACC}	150ns	200ns
I _{CC2}	120mA	
I _{CC1}	35mA	

PIN CONNECTION



BLOCK DIAGRAM



PIN NAMES

A0~A14	Address Inputs
O0~O7	Outputs (Inputs)
CE	Chip Enable Input
OE	Output Enable Input
V _{PP}	Program Supply Voltage
V _{CC}	Power Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	PIN	CE (20)	OE (22)	V _{PP} (1)	V _{CC} (28)	O0 ~ O7 (11~13, 15~19)	POWER
Read		L	L	5V	5V	Date Out	Active
Output Deselect	*	H	High Impedance				
Standby	H	*	High Impedance			Standby	
Program		L	H	12.5V ¹⁾ 12.75V ²⁾	6V ¹⁾ 6.25V ²⁾	Data In	Active
Program Inhibit	H	H	High Impedance				
Program Verify	*	L	Data Out				

*: H or L

1): HIGH SPEED PROGRAMMING MODE I

2): HIGH SPEED PROGRAMMING MODE II

TMM27256BDI-15, TMM27256BDI-20

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ 7.0	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C•sec
T _{STG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TMM27256BDI-12/20
T _a	Operating Temperature	-40 ~ 85°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%
V _{PP}	V _{PP} Power Supply Voltage	2.2 ~ V _{CC} +0.6V

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ~ V _{CC}	-	-	±10	μA
I _{CC1}	Supply Current (Standby)	\overline{CE} =V _{IH}	-	-	35	mA
I _{CC2}	Supply Current (Active)	\overline{CE} =V _{IL}	-	-	120	mA
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-	-0.3	-	0.8	V
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =0 ~ V _{CC} +0.6	-	-	±10	μA

TMM27256BDI-15, TMM27256BDI-20

A.C. CHARACTERISTICS

SYMBOL	PARAMETER	TMM27256BDI-15		TMM27256BDI-20		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	-	150	-	200	ns
t_{CE}	\overline{CE} to Output Valid	-	150	-	200	ns
t_{OE}	\overline{OE} to Output Valid	-	70	-	70	ns
t_{DF1}	\overline{CE} to Output in High-Z	0	60	0	60	ns
t_{DF2}	\overline{OE} to Output in High-Z	0	60	0	60	ns
t_{OH}	Output Data Hold Time	0	-	0	-	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L=100pF$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE* ($T_a=25^\circ C$, $f=1MHz$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0V$	-	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0V$	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TMM27256BDI-15, TMM27256BDI-20

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE I)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

D.C. AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	120	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.95	1.0	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	150	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	130	ns

A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TMM27256BDI-15, TMM27256BDI-20

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE II)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.2	-	$V_{CC}+1.0$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V
V_{CC}	V_{CC} Power Supply Voltage	6.0	6.25	6.5	V
V_{PP}	V_{PP} Power Supply Voltage	12.5	12.75	13.0	V

D.C. AND OPERATING CHARACTERISTICS ($T_a=25\pm 5^\circ\text{C}$, $V_{CC}=6.25\text{V}\pm 0.25\text{V}$, $V_{PP}=12.75\text{V}\pm 0.25\text{V}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	± 10	μA
V_{OH}	Output High Voltage	$I_{OH}=-400\mu\text{A}$	2.4	-	-	V
V_{OL}	Output Low Voltage	$I_{OL}=2.1\text{mA}$	-	-	0.4	V
I_{CC}	V_{CC} Supply Current	-	-	-	120	mA
I_{PP2}	V_{PP} Supply Current	$V_{PP}=13.0\text{V}$	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS ($T_a=25\pm 5^\circ\text{C}$, $V_{CC}=6.25\text{V}\pm 0.25\text{V}$, $V_{PP}=12.75\text{V}\pm 0.25\text{V}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Setup Time	-	2	-	-	μs
t_{AH}	Address Hold Time	-	2	-	-	μs
t_{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t_{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t_{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t_{DS}	Data Setup Time	-	2	-	-	μs
t_{DH}	Data Hold Time	-	2	-	-	μs
t_{VPS}	V_{PP} Setup Time	-	2	-	-	μs
t_{VCS}	V_{CC} Setup Time	-	2	-	-	μs
t_{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.095	0.1	0.105	ms
t_{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	150	ns
t_{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	130	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V \sim 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

TMM27256BDI-15, TMM27256BDI-20

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAMMING MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



Note 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .

2. Removing the device from socket and setting the device in socket with $V_{pp}=12.5V \pm 0.5V$ or $V_{pp}=12.75V \pm 0.25V$ may cause permanent damage to the device.

3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TMM27256BDI-15, TMM27256BDI-20

ERASURE CHARACTERISTICS

The TMM27256BDI's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity [w/cm^2] \times exposure time [sec.]) for erasure should be a minimum of 15 [$w \cdot sec/cm^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu w/cm^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [$\mu w/cm^2$] \times (20 \times 60) [sec] \approx 15 [$w \cdot sec/cm^2$].)

The TMM27256BDI's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the florescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals -Toshiba EPROM Protect Seal AC901- are available.

OPERATION INFORMATION

The TMM27256BDI's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

PIN NAMES (NUMBER)		\overline{CE} (20)	\overline{OE} (22)	Vpp (1)	VCC (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read Operation (Ta=0 ~ 70°C)	Read	L	L	5V	5V	Data Out	Active
	Output Deselect	*	H			High Impedance	
	Standby	H	*			High Impedance	Standby
Program Operation (Ta=25±5°C)	Program	L	H	12.5V ¹⁾	6V ¹⁾	Data In	Active
	Program Inhibit	H	H	12.75V ²⁾	6.25V ²⁾	High Impedance	
	Program Verify	*	L			Data Out	

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

1); HIGH SPEED PROGRAMMING MODE I

2); HIGH SPEED PROGRAMMING MODE II

READ MODE

The TMM27256BDI has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) controls the output buffers, independent of device selection. Assuming that $\overline{CE}=\overline{OE}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

TMM27256BDI-15, TMM27256BDI-20

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TMM27256BDI's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in a low power standby mode.

STANDBY MODE

The TMM27256BDI has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TMM27256BDI is placed in the standby mode which reduce 70% of the operating current by applying TTL-high level and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM27256BDI are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TMM27256BDI is in the programming mode when the V_{pp} input is at 12.5V or 12.75V and \overline{CE} is at TTL-Low level under $\overline{OE}=V_{IH}$.

The TMM27256BDI can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check if desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} at V_{IL} and \overline{CE} at V_{IH} or V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (12.5V or 12.75V) is applied to V_{pp} terminal, a TTL high level \overline{CE} input inhibits the TMM27256BDI from being programmed. Programming of two or more TMM27256BDI's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL Low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

TMM27256BDI-15, TMM27256BDI-20

HIGH SPEED PROGRAMMING MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $V_{PP}=12.5V$.

The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

HIGH SPEED PROGRAMMING MODE II


The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $V_{PP}=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the CE input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.


TMM27256BDI-15, TMM27256BDI-20

HIGH SPEED PROGRAMMING MODE I FLOW CHART



TMM27256BDI-15, TMM27256BDI-20

HIGH SPEED PROGRAMMING MODE II FLOW CHART



TMM27256BDI-15, TMM27256BDI-20

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM27256BDI which identifies its manufacture and device type.

The programming equipment may read out manufacturer code and device code from TMM27256BDI by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TMM27256BDI.

SIGNATURE \ PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	0	1	0	1	0	1	0	0	54


Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A14, \overline{CE} , \overline{OE} = V_{IL}

TMM27256BDI-15, TMM27256BDI-20

OUTLINE DRAWINGS

Unit in mm



Note 2

Note 1

- Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.
2. This value is measured at the end of leads.
 3. All dimensions are in millimeters.

TMM27256BDI-15, TMM27256BDI-20

TOSHIBA MOS MEMORY PRODUCTS

TC57256AD-120, TC57256AD-12 TC57256AD-150

DESCRIPTION

The TC57256AD is a 32,768 word × 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57256AD's access time is 120ns, and the TC57256AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input. Advanced CMOS technology reduces the maximum active current to 30mA/8.3MHz and standby current to 100µA. For program operation, the programming is achieved by using the high speed programming mode. For program operation, the programming is achieved by using high speed programming mode. TC57256AD is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.

FEATURES


- Peripheral circuit: CMOS
- Memory cell : N-MOS

	-12	-120	-150
V _{CC}	5V±5%		5V±10%
t _{ACC}	120ns	120ns	150ns


- Single 5V power supply

- Full static operation
- High speed programming mode
- Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P, TMM23256P, TMM27256AD and TC57256D
- Standard 28 pin DIP cerdip package

PIN CONNECTION (TOP VIEW)



BLOCK DIAGRAM



PIN NAMES

A0 ~ A14	Address Inputs
00 ~ 07	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
V _{pp}	Program Supply Voltage
V _{CC}	V _{CC} Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	PIN	\overline{CE} (20)	\overline{OE} (22)	V _{PP} (1)	V _{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read		L	L	5V	5V	Data Out	Active
Output Deselect		*	H			High Impedance	
Standby		H	*			High Impedance	
Program		L	H	1) 12.5V	1) 6V	Data In	Active
Program Inhibit		H	H	2) 12.75V	2) 6.25V	High Impedance	
Program Verify		*	L			Data Out	

* H or L 1); HIGH SPEED PROGRAM MODE I,
2): HIGH SPEED PROGRAM MODE II

TC57256AD-120, TC57256AD-12 TC57256AD-150

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature . Time	260 . 10	°C . sec
T _{STG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	0 ~ 70	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57256AD-12	TC57256AD-120/150
T _a	Operating Temperature	0 ~ 70°C	0 ~ 70°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%	5V±10%
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6V ~ V _{CC} +0.6V	V _{CC} -0.6V ~ V _{CC} +0.6V

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ~ V _{CC}	-	-	±10	μA
I _{CCO1}	Operating Current	\overline{CE} =0V f=8.3MHz	-	-	30	mA
I _{CCO2}			I _{OUT} =0mA	-	-	
I _{CCS1}	Standby Current	\overline{CE} =V _{IH}	-	-	1	mA
I _{CCS2}		\overline{CE} =V _{CC} -0.2V	-	-	100	μA
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +0.3	V
V _{IL}	Output Low Voltage	-	-0.3	-	0.8	V
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =V _{CC} -0.6 ~ V _{CC} +0.6	-	-	±10	μA

TC57256AD-120, TC57256AD-12 TC57256AD-150

A.C. CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	TC57256AD-120/12		TC57256AD-150		UNIT
			MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	$\overline{CE}=\overline{OE}=V_{IL}$	-	120	-	150	ns
t_{CE}	\overline{CE} to Output Valid	$\overline{OE}=V_{IL}$	-	120	-	150	ns
t_{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IL}$	-	60	-	70	ns
t_{DF1}	\overline{CE} to Output in High-Z	$\overline{OE}=V_{IL}$	0	50	0	60	ns
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IL}$	0	50	0	60	ns
t_{OH}	Output Data Hold Time	$\overline{CE}=\overline{OE}=V_{IL}$	0	-	0	-	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L=100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0\text{V}$	-	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0\text{V}$	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



TC57256AD-120, TC57256AD-12 TC57256AD-150

HIGH SPEED PROGRAM MODE I

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

D.C. and OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA
V _{ID}	A9 Auto Select Voltage	-	11.5	12.0	12.5	V

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.95	1	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	100	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	90	ns

A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L(100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TC57256AD-120, TC57256AD-12 TC57256AD-150

HIGH SPEED PROGRAM OPERATION II

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.2	-	$V_{CC}+1.0$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V
V_{CC}	V_{CC} Power Supply Voltage	6.00	6.25	6.50	V
V_{PP}	V_{PP} Power Supply Voltage	12.50	12.75	13.00	V

D.C. AND OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	±10	μA
V_{OH}	Output High Voltage	$I_{OH}=-400\mu A$	2.4	-	-	V
V_{OL}	Output Low Voltage	$I_{OL}=2.1mA$	-	-	0.4	V
I_{CC}	V_{CC} Supply Current	-	-	-	30	mA
I_{PP2}	V_{PP} Supply Current	$V_{PP}=13.0V$	-	-	50	mA
V_{ID}	A9 Auto Select Voltage	-	11.5	12.0	12.5	V

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Setup Time	-	2	-	-	μs
t_{AH}	Address Hold Time	-	2	-	-	μs
t_{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t_{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t_{DS}	Data Setup Time	-	2	-	-	μs
t_{DH}	Data Hold Time	-	2	-	-	μs
t_{VPS}	V_{PP} Setup Time	-	2	-	-	μs
t_{VCS}	V_{CC} Setup Time	-	2	-	-	μs
t_{PW}	Program Pulse Width	$\overline{CE}=V_{IL}, \overline{OE}=V_{IH}$	0.095	0.1	0.105	ms
t_{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	100	ns
t_{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	90	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L(100pF)$
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V to 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC57256AD-120, TC57256AD-12 TC57256AD-150

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAM MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



Note 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .

2. Removing the device from socket and setting the device in socket with $V_{pp}=12.5V$ (12.75V) may cause permanent damage to the device.
3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC57256AD-120, TC57256AD-12 TC57256AD-150

ERASURE CHARACTERISTICS

The TC57256AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then intergrated does (ultraviolet light intensity [w/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [w·sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [μw/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [μw/cm²] × (20 × 60) [sec] ≈ 15 [w·sec/cm²].)

The TC57256AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the flourescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC57256AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN NAMES (NUMBER)		V _{PP} (1)	V _{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
		\overline{CE} (20)	\overline{OE} (22)				
Read Operation (T _a =0 ~ 70°C)	Read	L	L	5V	5V	Data Out	Active
	Output Deselect	*	H			High Impedance	
	Standby	H	*			High Impedance	Standby
Program Operation (T _a =25±5°C)	Program	L	H	1) 12.5V	1) 6V	Data In	Active
	Program Inhibit	H	H	2) 2)	2) 2)	High Impedance	
	Program Verify	*	L	12.75V	6.25V	Data Out	

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}, 1); HIGH SPEED PROGRAM MODE I
2); HIGH SPEED PROGRAM MODE II

READ MODE

The TC57256AD has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE}=\overline{OE}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state.

So two or more TC57256AD's can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

TC57256AD-120, TC57256AD-12

TC57256AD-150

STANDBY MODE

The TC57256AD has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC57256AD is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57256AD are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC57256AD is in the programming mode when the V_{pp} input is at 12.5V and \overline{CE} is at TTL-Low under $\overline{OE}=V_{IH}$. The TC57256AD can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V or +12.75V) is applied to V_{pp} terminal, a high level \overline{CE} input inhibits the TC57256AD from being programmed. Programming of two or more TC57256AD's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE I

The program time can be greatly decreased by using this high speed programming mode. The device is set up is the high speed programming mode when the programming voltage (+12.5V) is applied to the V_{pp} terminal with $V_{CC}=6V$. The programming is achieved by applying a single TTL low level lms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times). After correctly programming the selected address, the additional program pulse with width of 3 times more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

TC57256AD-120, TC57256AD-12 TC57256AD-150

HIGH SPEED PROGRAM MODE II

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{pp} terminal with $V_{CC}=6.25V$.

The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

TC57256AD-120, TC57256AD-12 TC57256AD-150

HIGH SPEED PROGRAM MODE I


FLOW CHART



TC57256AD-120, TC57256AD-12
TC57256AD-150

HIGH SPEED PROGRAM MODE II

FLOW CHART



TC57256AD-120, TC57256AD-12 TC57256AD-150

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57256AD which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC57256AD by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TC57256AD.

SIGNATURE \ PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	1	1	0	0	0	1	0	0	C4



Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A14, \overline{CE} , \overline{OE} = V_{IL}


**TC57256AD-120, TC57256AD-12
TC57256AD-150**

OUTLINE DRAWINGS

Unit in mm



Note 1



Note 2

Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TC57256AD-120, TC57256AD-12
TC57256AD-150

TOSHIBA MOS MEMORY PRODUCTS

TC57256AD-15, TC57256AD-20

DESCRIPTION


The TC57256AD is a 32,768 word × 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57256AD's access time is 150ns, and the TC57256AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input. Advanced CMOS technology reduces the maximum active current to 30mA/6.7MHz and standby current to 100 μ A. For program operation, the programming is achieved by using the high speed programming mode. For program operation, the programming is achieved by using high speed programming mode. TC57256AD is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.

FEATURES


- Peripheral circuit: CMOS
Memory cell : N-MOS
- Low power dissipation
Active : 30mA/6.7MHz
Standby: 100 μ A
- Fast access time:
TC57256AD-15 150ns
TC57256AD-20 200ns

- Single 5V power supply
- Full static operation
- High speed programming mode
- Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P, TMM23256P, TMM27256AD and TC57256D
- Standard 28 pin DIP cerdip package

PIN CONNECTION (TOP VIEW)



BLOCK DIAGRAM



PIN NAMES

A0 ~ A14	Address Inputs
O0 ~ O7	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
V _{PP}	Program Supply Voltage
V _{CC}	V _{CC} Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	PIN	\overline{CE} (20)	\overline{OE} (22)	V _{PP} (1)	V _{CC} (28)	O0 ~ O7 (11 ~ 13, 15 ~ 19)	POWER
Read		L	L	5V	5V	Data Out	Active
Output Deselect	*	H	High Impedance				
Standby	H	*	High Impedance				
Program		L	H	12.5V	6V	Data In	Active
Program Inhibit	H	H	High Impedance				
Program Verify	*	L	Data Out				

* H or L

TC57256AD-15, TC57256AD-20

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature Time	260 · 10	°C · sec
T _{STRG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	4.75	5.00	5.25	
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6	V _{CC}	V _{CC} +0.6	

D.C. and OPERATING CHARACTERISTICS (T_a=-40 ~ 85°C, V_{CC}=5V ± 5%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{LI}	Input Current	V _{IN} =0V ~ V _{CC}	-	-	±10	μA	
I _{CC01}	Operating Current	\overline{CE} =0V	f=6.7MHz	-	-	30	mA
I _{CC02}		I _{OUT} =0mA	f=1MHz	-	-	10	
I _{CCS1}	Standby Current	\overline{CE} =V _{IH}		-	-	1	mA
I _{CCS2}		\overline{CE} =V _{CC} -0.2V		-	-	100	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{PP1}	V _{CC} Current	V _{PP} =V _{CC} ± 0.6V	-	-	±10	μA	
I _{LO}	Output Leakage Current	V _{OUT} =0.4V ~ V _{CC}	-	-	±10	μA	

TC57256AD-15, TC57256AD-20

A.C. CHARACTERISTICS ($T_a = -40 \sim 85^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 5\%$, $V_{PP} = V_{CC} \pm 0.6\text{V}$)

SYMBOL	PARAMETER	TEST CONDITION	TC57256AD-15		TC57256AD-20		UNIT
			MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	$\overline{CE} = \overline{OE} = V_{IL}$	-	150	-	200	ns
t_{CE}	\overline{CE} to Output Valid	$\overline{OE} = V_{IL}$	-	150	-	200	
t_{OE}	\overline{OE} to Output Valid	$\overline{CE} = V_{IL}$	-	70	-	70	
t_{DF1}	\overline{CE} to Output in High-Z	$\overline{OE} = V_{IL}$	0	60	0	60	
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE} = V_{IL}$	0	60	0	60	
t_{OH}	Output Data Hold Time	$\overline{CE} = \overline{OE} = V_{IL}$	0	-	0	-	

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L = 100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	-	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$	-	8	12	

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



TC57256AD-15, TC57256AD-20

PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	

D.C. and OPERATING CHARACTERISTICS (T_a=25 ± 5°C, V_{CC}=6V ± 0.25V, V_{PP}=12.5V ± 0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	40	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA
V _{ID}	A9 Auto Select Voltage	-	11.5	12.0	12.5	V

A.C. PROGRAMMING CHARACTERISTICS (T_a=25 ± 5°C, V_{CC}=6V ± 0.25V, V_{PP}=12.5V ± 0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.95	1	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	150	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	130	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level : Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TC57256AD-15, TC57256AD-20

TIMING WAVEFORMS (PROGRAM)

($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)



Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .

2. Removing the device from socket and setting the device in socket with $V_{PP}=12.5V$ may cause permanent damage to the device.
3. The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC57256AD-15, TC57256AD-20

ERASURE CHARACTERISTICS

The TC57256AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then intergrated does (ultraviolet light intensity [w/cm^2] × exposure time [sec.]) for erasure should be a minimum of 15 [$w \cdot sec/cm^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu w/cm^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [$\mu w/cm^2$] × (20 × 60) [sec] \approx 15 [$w \cdot sec/cm^2$].)

The TC57256AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the flourescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC57256AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN NAMES (NUMBER)	\overline{CE} (20)	\overline{OE} (22)	V_{PP} (1)	V_{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read Operation ($T_a = -40 \sim 85^\circ C$)	Read		L	L	5V	5V	Data Out	Active
	Output Deselect	*	H	High Impedance				
	Standby	H	*	High Impedance			Standby	
Program Operation ($T_a = 25 \pm 5^\circ C$)	Program		L	H	12.5V	6V	Data In	Active
	Program Inhibit	H	H	High Impedance				
	Program Verify	*	L	Data Out				

Note: H; V_{IH} , L; V_{IL} , *, V_{IH} or V_{IL}

READ MODE

The TC57256AD has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection.

Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state.

So two or more TC57256AD's can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

TC57256AD-15, TC57256AD-20

STANDBY MODE

The TC57256AD has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC57256AD is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57256AD are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC57256AD is in the programming mode when the V_{pp} input is at 12.5V and \overline{CE} is at TTL-Low under $\overline{OE}=V_{IH}$. The TC57256AD can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} at V_{IL} .

PROGRAM INHIBIT MODE


Under the condition that the program voltage (+12.5V) is applied to V_{pp} terminal, a high level \overline{CE} input inhibits the TC57256AD from being programmed. Programming of two or more TC57256AD's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAMMING MODE

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.5V) is applied to the V_{pp} terminal with $V_{CC}=6V$. The programming is achieved by applying a single TTL low level lms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times) After correctly programming the selected address, the additional program pulse with width of 3 times more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

TC57256AD-15, TC57256AD-20

HIGH SPEED PROGRAM MODE FLOW CHART



TC57256AD-15, TC57256AD-20

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57256AD which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC57256AD by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TC57256AD.

SIGNATURE \ PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	1	1	0	0	0	1	0	0	C4



Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A14, \overline{CE} , \overline{OE} = V_{IL}


TC57256AD-15, TC57256AD-20

OUTLINE DRAWINGS

Unit in mm



Note 1



Note 2

Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TOSHIBA MOS MEMORY PRODUCTS

TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

DESCRIPTION

The TMM27512AD is a 65,536 words × 8 bits ultraviolet light erasable and electrically programmable read only memory.


For read operation, the TMM27512AD's access time is 170ns/200ns/250ns, and the TMM27512AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input.

For program operation, the programming is achieved by using the high speed programming mode. The TMM27512AD is fabricated with the N-channel silicon double layer gate MOS technology.

FEATURES

	-17	-20	-25	-200	-250
V _{CC}	5V±5%			5V±10%	
t _{ACC}	170ns	200ns	250ns	200ns	250ns
I _{CC2}	120mA			130mA	
I _{CC1}	35mA			40mA	

PIN CONNECTION



PIN NAMES

A0 ~ A15	Address Inputs
00 ~ 07	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}/V_{PP}	Output Enable / Program Supply Input / Voltage
V _{CC}	Power Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	PIN	\overline{CE} (20)	\overline{OE}/V_{PP} (22)	V _{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read		L	L	5V	Data Out	Active
Output Deselect	*	H	H		High Impedance	
Standby	H	*	H		High Impedance	
Program		L	V _{PP}	6v1) 2) 6.25V	Data In	Active
Program Inhibit	H	V _{PP}	H		High Impedance	
Program Verify	L	L	L		Data Out	


*: H or L

1): HIGH SPEED PROGRAMMING MODE I

2): HIGH SPEED PROGRAMMING MODE II

- Full static operation
- High speed programming mode I, II
- Inputs and outputs TTL compatible
- Pin compatible with i27512
- Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ 7.0	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T _{STG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	0 ~ 70	°C

READ OPERATION

DC AND AC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TMM27512AD-17/20/25	TMM27512AD-200/250
T _a	Operating Temperature	0 ~ 70°C	0 ~ 70°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%	5V±10%

DC AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA	
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ~ V _{CC}	-	-	±10	μA	
I _{CC1}	Supply Current (Standby)	$\overline{CE}=V_{IH}$	-17/20/25	-	-	35	mA
			-200/250	-	-	40	
I _{CC2}	Supply Current (Active)	$\overline{CE}=V_{IL}$	-17/20/25	-	-	120	mA
			-200/250	-	-	130	
V _{IH}	Input High Voltage	-	2.0	-	V _{CC} +1.0	V	
V _{IL}	Input Low Voltage	-	-0.3	-	0.8	V	
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{PP1}	V _{pp} Current	V _{pp} =0 ~ V _{CC} +0.6	-	-	±10	μA	

TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

AC CHARACTERISTICS

SYMBOL	PARAMETER	TMM27512AD-17		TMM27512AD-20/200		TMM27512AD-25/250		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	-	170	-	200	-	250	ns
t_{CE}	\overline{CE} to Output Valid	-	170	-	200	-	250	ns
t_{OE}	\overline{OE} to Output Valid	-	70	-	70	-	100	ns
t_{DF1}	\overline{CE} to Output in High-Z	0	60	0	60	0	90	ns
t_{DF2}	\overline{OE} to Output in High-Z	0	60	0	60	0	90	ns
t_{OH}	Output Data Hold Time	0	-	0	-	0	-	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L=100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE * ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN1}	Input Capacitance	$V_{IN}=0\text{V}$	-	4	6	pF
C_{IN2}	\overline{OE}/V_{PP} Input Capacitance	$V_{IN}=0\text{V}$	-	50	60	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0\text{V}$	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE I)

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

DC and OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	130	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE}/V_{PP} Hold Time	-	2	-	-	μs
t _{PRT}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.95	1.0	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t _{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE II)

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	6.0	6.25	6.5	V
V _{PP}	V _{PP} Power Supply Voltage	12.5	12.75	13.0	V

DC and OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	130	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	-	2	-	μs
t _{AH}	Address Hold Time	-	-	2	-	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	-	2	-	μs
t _{OEH}	\overline{OE}/V_{PP} Hold Time	-	-	2	-	μs
t _{PRT}	\overline{OE}/V_{PP} Pulse Rise Time	-	-	50	-	ns
t _{DS}	Data Setup Time	-	-	2	-	μs
t _{DH}	Data Hold Time	-	-	2	-	μs
t _{VR}	\overline{OE}/V_{PP} Recovery Time	-	-	2	-	μs
t _{VCS}	V _{CC} Setup Time	-	-	2	-	μs
t _{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.095	0.1	0.105	ms
t _{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t _{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAMMING MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
2. Removing the device from socket and setting the device in socket with $V_{PP}=12.5\pm 0.5V$ or $V_{PP}=12.75\pm 0.25V$ may cause permanent damage to the device.
3. The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

ERASURE CHARACTERISTICS

The TMM27512AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity [w/cm^2] \times exposure time [sec.]) for erasure should be a minimum of 15 [$w \cdot sec/cm^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu w/cm^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is $12000 [\mu w/cm^2] \times (20 \times 60) [sec] \approx 15 [w \cdot sec/cm^2]$.)

The TMM27512AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TMM27512AD's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES (NUMBER)	\overline{CE}	\overline{OE}/V_{PP}	V_{CC}	00~07 (11~13, 15~19)	POWER
		(20)	(22)	(28)		
Read Operation ($T_a=0 \sim 70^\circ C$)	Read	L	L	5V	Data Out	Active
	Output Deselect	*	H		High Impedance	
	Standby	H	*		High Impedance	Standby
Program Operation ($T_a=25 \pm 5^\circ C$)	Program	L	V_{PP}	6V1)	Data In	Active
	Program Inhibit	H	V_{PP}	2)	High Impedance	
	Program Verify	L	L	6.25V	Data Out	

Note: H; V_{IH} , L; V_{IL} , *; V_{IH} or V_{IL}

1); HIGH SPEED PROGRAMMING MODE I
2); HIGH SPEED PROGRAMMING MODE II

READ MODE

The TMM27512AD has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE}=\overline{OE}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TMM27512AD's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM27512AD has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TMM27512AD is placed in the standby mode which reduce 70% of the operating current by applying TTL-high level and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM27512AD are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TMM27512AD is in the programming mode when the \overline{OE}/V_{pp} input is at 12.5V or 12.75V and \overline{CE} is at TTL-Low level.

The TMM27512AD can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE}/V_{pp} at V_{IL} and \overline{CE} at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage(12.5V or 12.75V) is applied to V_{pp} terminal, a TTL high level \overline{CE} input inhibits the TMM27512AD from being programmed.

Programming of two or more TMM27512AD's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} may be commonly connected, and a TTL Low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

HIGH SPEED PROGRAMMING MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $\overline{OE}/V_{PP}=12.5V$.

The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.

HIGH SPEED PROGRAMMING MODE II

The program time can be greatly decreased by using this high speed programming mode II.

This high speed programming mode II is performed at $V_{CC}=6.25V$ and $\overline{OE}/V_{PP}=12.75V$.


The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.


TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

HIGH SPEED PROGRAMMING MODE I FLOW CHART



TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

HIGH SPEED PROGRAMMING MODE II FLOW CHART



TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM27512AD which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TMM27512AD by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TMM27512AD.

SIGNATURE	PINS	A0	07	06	05	04	03	02	01	00	HEX.
		(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture code	V_{IL}	1	0	0	1	1	0	0	0	0	98
Device code	V_{IH}	0	0	0	1	0	1	0	1	1	15


Note: A9=12V±0.5V

A1 ~ A8, A10 ~ A15, \overline{CE} , \overline{OE} = V_{IL}

TMM27512AD-17, TMM27512AD-20, TMM27512AD-25 TMM27512AD-200, TMM27512AD-250

OUTLINE DRAWINGS

Unit in mm



Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

**TMM27512AD-17, TMM27512AD-20, TMM27512AD-25
TMM27512AD-200, TMM27512AD-250**

TOSHIBA MOS MEMORY PRODUCTS

TMM27512ADI-20, TMM27512ADI-25

DESCRIPTION

The TMM27512ADI is a 65,536 words × 8 bits ultraviolet light erasable and electrically programmable read only memory.

For read operation, the TMM27512ADI's access time is 200ns/250ns, and the TMM27512ADI operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input.


For program operation, the programming is achieved by using the high speed programming mode. The TMM27512ADI is fabricated with the N-channel silicon double layer gate MOS technology.

FEATURES

	-20	-25
V_{CC}	5V±10%	
t_{ACC}	200ns	250ns
I_{CC2}	130mA	
I_{CC1}	40mA	


- Wide operating temperature range: -40~85°C

PIN CONNECTION (TOP VIEW)



- Full static operation
- High speed programming mode I, II
- Inputs and outputs TTL compatible
- Pin compatible with i27512
- Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



PIN NAMES

A0 ~ A15	Address Inputs
O0 ~ O7	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}/V_{pp}	Output Enable / Program Supply Input / Voltage
V_{CC}	Power Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	PIN	\overline{CE} (20)	\overline{OE}/V_{pp} (22)	V_{CC} (28)	O0 ~ O7 (11 ~ 13, 15 ~ 19)	POWER
Read		L	L	5V	Data Out	
Output Deselect	*	H	High Impedance			
Standby	H	*	High Impedance			
Program		L	V_{pp}	6V ¹⁾	Data In	Standby
Program Inhibit	H	V_{pp}	High Impedance			
Program Verify	L	L	6.25V ²⁾	Data Out	Active	

*: H or L

1): HIGH SPEED PROGRAMMING MODE I

2): HIGH SPEED PROGRAMMING MODE II

TMM27512ADI-20, TMM27512ADI-25

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ 7.0	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
T _{STG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C

READ OPERATION

DC AND AC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TMM27512ADI-20/25
T _a	Operating Temperature	-40 ~ 85°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%

DC AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ~ V _{CC}	-	-	±10	μA
I _{CC1}	Supply Current (Standby)	$\overline{CE}=V_{IH}$	-	-	40	mA
I _{CC2}	Supply Current (Active)	$\overline{CE}=V_{IL}$	-	-	130	mA
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-	-0.3	-	0.8	V
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =0 ~ V _{CC} +0.6	-	-	±10	μA

TMM27512ADI-20, TMM27512ADI-25

AC CHARACTERISTICS

SYMBOL	PARAMETER	TMM27512ADI-20		TMM27512ADI-25		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	-	200	-	250	ns
t_{CE}	\overline{CE} to Output Valid	-	200	-	250	ns
t_{OE}	\overline{OE} to Output Valid	-	70	-	100	ns
t_{DF1}	\overline{CE} to Output in High-Z	0	60	0	90	ns
t_{DF2}	\overline{OE} to Output in High-Z	0	60	0	90	ns
t_{OH}	Output Data Hold Time	0	-	0	-	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L=100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level : Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE * ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN1}	Input Capacitance	$V_{IN}=0\text{V}$	-	4	6	pF
C_{IN2}	\overline{OE}/V_{PP} Input Capacitance	$V_{IN}=0\text{V}$	-	50	60	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0\text{V}$	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TMM27512ADI-20, TMM27512ADI-25

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE I)

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

DC AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	130	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE}/V_{PP} Hold Time	-	2	-	-	μs
t _{PRT}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.95	1.0	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t _{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level : Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TMM27512ADI-20, TMM27512ADI-25

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE II)

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	6.0	6.25	6.5	V
V _{PP}	V _{PP} Power Supply Voltage	12.5	12.75	13.0	V

DC AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	130	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE}/V_{PP} Hold time	-	2	-	-	μs
t _{PRT}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.095	0.1	0.105	ms
t _{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t _{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level : Input 0.8V and 2.0V, Output 0.8V and 2.0V

TMM27512ADI-20, TMM27512ADI-25

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAMMING MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



Note 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .

2. Removing the device from socket and setting the device in socket with $V_{pp}=12.5\pm 0.5V$ or $V_{pp}=12.75\pm 0.25V$ may cause permanent damage to the device.
3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TMM27512ADI-20, TMM27512ADI-25

ERASURE CHARACTERISTICS

The TMM27512ADI's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (ultraviolet light intensity [w/cm^2] x exposure time [sec.]) for erasure should be a minimum of 15 [$\text{w}\cdot\text{sec}/\text{cm}^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu\text{w}/\text{cm}^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [$\mu\text{w}/\text{cm}^2$] x (20 x 60) [sec] = 15 [$\text{w}\cdot\text{sec}/\text{cm}^2$].)

The TMM27512ADI's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the florescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals -Toshiba EPROM Protect Seal AC901- are available.

OPERATION INFORMATION

The TMM27512ADI's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES (NUMBER)	$\overline{\text{CE}}$ (20)	$\overline{\text{OE}}/\text{V}_{\text{PP}}$ (22)	V_{CC} (28)	00~07 (11~13, 15~19)	POWER
Read Operation ($T_a=0 \sim 70^\circ\text{C}$)	Read	L	L	5V	Data Out	Active
	Output Deselect	*	H		High Impedance	
	Standby	H	*		High Impedance	Standby
Program Operation ($T_a=25 \pm 5^\circ\text{C}$)	Program	L	V_{PP}	6V1)	Data In	Active
	Program Inhibit	H	V_{PP}	6.25V2)	High Impedance	
	Program Verify	L	L		Data Out	

Note: H; V_{IH} , L; V_{IL} , *, V_{IH} or V_{IL}

1); HIGH SPEED PROGRAMMING MODE I
2); HIGH SPEED PROGRAMMING MODE II

READ MODE

The TMM27512ADI has two control functions. The chip enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection.

The output enable ($\overline{\text{OE}}$) controls the output buffers, independent of device selection. Assuming that $\overline{\text{CE}}=\overline{\text{OE}}=\text{V}_{\text{IL}}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{\text{CE}}=\text{V}_{\text{IL}}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

TMM27512ADI-20, TMM27512ADI-25

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TMM27512ADI's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TMM27512ADI has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TMM27512ADI is placed in the standby mode which reduces 70% of the operating current by applying TTL-high level and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM27512ADI are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TMM27512ADI is in the programming mode when the \overline{OE}/V_{PP} input is at 12.5V or 12.75V and \overline{CE} is at TTL-Low level.

The TMM27512ADI can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE}/V_{PP} at V_{IL} and \overline{CE} at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (12.5V or 12.75V) is applied to V_{PP} terminal, a TTL high level \overline{CE} input inhibits the TMM27512ADI from being programmed. Programming of two or more TMM27512ADI's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} may be commonly connected, and a TTL Low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

TMM27512ADI-20, TMM27512ADI-25

HIGH SPEED PROGRAMMING MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $\overline{OE}/V_{PP}=12.5V$.

The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.

HIGH SPEED PROGRAMMING MODE II

The program time can be greatly decreased by using this high speed programming mode II.

This high speed programming mode II is performed at $V_{CC}=6.25V$ and $\overline{OE}/V_{PP}=12.75V$.


The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.


TMM27512ADI-20, TMM27512ADI-25

HIGH SPEED PROGRAMMING MODE I FLOW CHART



TMM27512ADI-20, TMM27512ADI-25

HIGH SPEED PROGRAMMING MODE II FLOW CHART



TMM27512ADI-20, TMM27512ADI-25

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM27512ADI which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TMM27512ADI by using this mode before programming operation and automatically setting program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TMM27512ADI.

SIGNATURE \ PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture code	V_{IL}	1	0	0	1	1	0	0	0	98
Device code	V_{IH}	0	0	0	1	0	1	0	1	15


Note: A9=12V±0.5V

A1 ~ A8, A10 ~ A15, \overline{CE} , $\overline{OE}=V_{IL}$


TMM27512ADI-20, TMM27512ADI-25

OUTLINE DRAWINGS

Unit in mm



Note 2



Note 1

- Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.
2. This value is measured at the end of leads.
 3. All dimensions are in millimeters.

TMM27512ADI-20, TMM27512ADI-25

TOSHIBA MOS MEMORY PRODUCTS

TC57512AD-15, TC57512AD-20


DESCRIPTION

The TC57512AD is a 65,536 word × 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57512AD's access time is 150ns/200ns, and the TC57512AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input. Advanced CMOS technology reduces the maximum active current to 30mA/6.7MHz and standby current to 100 μ A. For program operation, the programming is achieved by using the high speed programming mode. For program operation, the programming is achieved by using high speed programming mode. TC57512AD is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.


FEATURES

- Peripheral circuit: CMOS
Memory cell : N-MOS
- Fast access time:
TC57512AD-15 150ns
TC57512AD-20 200ns
- Low power dissipation
Active : 30mA/6.7MHz
Standby: 100 μ A
- Full static operation
- High speed programming mode I, II
- Inputs and outputs TTL compatible
- Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



PIN CONNECTION (TOP VIEW)



MODE SELECTION

MODE	PIN	\overline{CE} (20)	\overline{OE}/V_{PP} (22)	V_{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read		L	L	5V	Data Out	Active
Output Deselect	*	H	High Impedance			
Standby	H	*	High Impedance			
Program		L	V_{PP}	6V ¹⁾	Data In	Active
Program Inhibit	H	V_{PP}	High Impedance			
Program Verify	L	L	6.25V	2)	Data Out	

*: H or L 1): HIGH SPEED PROGRAMMING MODE I
2): HIGH SPEED PROGRAMMING MODE II

PIN NAMES

A0 ~ A15	Address Inputs
00 ~ 07	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}/V_{PP}	Output Enable / Program Supply Input / Voltage
V_{CC}	Power Supply Voltage (+5V)
GND	Ground

TC57512AD-15, TC57512AD-20

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C·sec
T _{STG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57512AD-15/TC57512AD-20
T _a	Operating Temperature	-40 ~ 85°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA	
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ~ V _{CC}	-	-	±10	μA	
I _{CCO1}	Operating Current	$\overline{CE}=0V$ $I_{OUT}=0mA$	f=6.7MHz	-	-	30	mA
I _{CCO2}			f=1MHz	-	-	10	
I _{CCS1}	Standby Current	$\overline{CE}=V_{IH}$	-	-	1	mA	
I _{CCS2}		$\overline{CE}=V_{CC}-0.2V$	-	-	100	μA	
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +0.3	V	
V _{IL}	Output Low Voltage	-	-0.3	-	0.8	V	
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{PP1}	V _{PP} Current	V _{PP} =0 ~ V _{CC} +0.6	-	-	±10	μA	

TC57512AD-15, TC57512AD-20

A.C. CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	TC57512AD-15		TC57512AD-20		UNIT
			MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	$\overline{CE}=\overline{OE}=V_{IL}$	-	150	-	200	ns
t_{CE}	\overline{CE} to Output Valid	$\overline{OE}=V_{IL}$	-	150	-	200	ns
t_{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IL}$	-	70	-	70	ns
t_{DF1}	\overline{CE} to Output in High-Z	$\overline{OE}=V_{IL}$	0	60	0	60	ns
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IL}$	0	60	0	60	ns
t_{OH}	Output Data Hold Time	$\overline{CE}=\overline{OE}=V_{IL}$	0	-	0	-	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L=100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN1}	Input Capacitance	$V_{IN}=0\text{V}$	-	4	6	pF
C_{IN2}	\overline{OE}/V_{pp} Input Capacitance	$V_{IN}=0\text{V}$	-	50	60	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0\text{V}$	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



TC57512AD-15, TC57512AD-20

HIGH SPEED PROGRAM MODE I

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

DC and OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE}/V_{PP} Hold Time	-	2	-	-	μs
t _{PRT}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.95	1.0	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t _{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TC57512AD-15, TC57512AD-20

HIGH SPEED PROGRAM MODE II

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	6.0	6.25	6.5	V
V _{PP}	V _{PP} Power Supply Voltage	12.5	12.75	13.0	V

DC and OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE}/V_{PP} Hold Time	-	2	-	-	μs
t _{PRI}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.095	0.1	0.105	ms
t _{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t _{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

TC57512AD-15, TC57512AD-20

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAMMING MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
2. Removing the device from socket and setting the device in socket with $V_{PP}=12.5\pm 0.5V$ or $V_{PP}=12.75\pm 0.25V$ may cause permanent damage to the device.
 3. The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC57512AD-15, TC57512AD-20

ERASURE CHARACTERISTICS

The TC57512AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then intergrated does (ultraviolet light intensity [$\mu\text{w}/\text{cm}^2$] \times exposure time [sec.]) for erasure should be a minimum of 15 [$\text{w}\cdot\text{sec}/\text{cm}^2$]. When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu\text{w}/\text{cm}^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [$\mu\text{w}/\text{cm}^2$] \times (20 \times 60) [sec] \approx 15 [$\text{w}\cdot\text{sec}/\text{cm}^2$].) The TC57512AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the flourescent lamps will include 3000 \sim 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC57512AD's six operation modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES (NUMBER)	$\overline{\text{CE}}$	$\overline{\text{OE}}$	V_{PP}	V_{CC}	00 \sim 07 (11 \sim 13, 15 \sim 19)	POWER
		(20)	(22)	(1)	(28)		
Read Operation ($T_a = -40 \sim 85^\circ\text{C}$)	Read	L	L	5V	5V	Data Out	Active
	Output Deselect	*	H			High Impedance	
	Standby	H	*			High Impedance	
Program Operation ($T_a = 25 \pm 5^\circ\text{C}$)	Program	L	H	12.5V ¹⁾	6V ¹⁾	Data In	Active
	Program Inhibit	H	H			High Impedance	
	Program Verify	*	L	12.75V ²⁾	6.25V ²⁾	Data Out	

Note: H; V_{IH} , L; V_{IL} , *; V_{IH} or V_{IL} , 1); HIGH SPEED PROGRAM MODE I
2); HIGH SPEED PROGRAM MODE II

READ MODE

The TC57512AD has two control functions. The chip enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection. The output enable ($\overline{\text{OE}}$) control the output buffers, independent of device selection. Assuming that $\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{\text{CE}} = V_{\text{IL}}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

TC57512AD-15, TC57512AD-20

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TC57512AD's can be connected together on a common bus line. When \overline{CE} is decode for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC57512AD has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the CE input, the TC57512AD is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57512AD are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC57512AD is in the programming mode when the \overline{OE}/V_{pp} input is at 12.5V or 12.75V and \overline{CE} is at TTL-Low level. The TC57512AD can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE}/V_{pp} at V_{IL} and \overline{CE} at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V or +12.75V) is applied to V_{pp} terminal, a high level \overline{CE} input inhibits the TC57512AD from being programmed. Programming of two or more TC57512AD's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $\overline{OE}/V_{PP}=12.5V$.

The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.

HIGH SPEED PROGRAM MODE II

The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $\overline{OE}/V_{PP}=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.

TC57512AD-15, TC57512AD-20

HIGH SPEED PROGRAM MODE I


FLOW CHART



TC57512AD-15, TC57512AD-20

HIGH SPEED PROGRAM MODE II

FLOW CHART



TC57512AD-15, TC57512AD-20

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57512AD which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC57512AD by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TC57512AD.

SIGNATURE	PINS	A0	07	06	05	04	03	02	01	00	HEX.
		(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	0	98
Device Code	V_{IH}	1	0	0	0	0	1	0	1	1	85


Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A15, \overline{CE} , \overline{OE} = V_{IL}

TC57512AD-15, TC57512AD-20

OUTLINE DRAWINGS

Unit in mm



Note 1. Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TC57512AD-15, TC57512AD-20

TOSHIBA MOS MEMORY PRODUCTS

TC571000D-15, -20, -200, -25
TC571001D-15, -20, -200, -25

DESCRIPTION

The TC571000D/TC571001D is a 131,072 word × 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory.

The TC571000D is JEDEC standard pin configuration and the TC571001D is compatible with 28 pin 1M bit Mask ROM. Both products are packed in 32 pin standard cerdip package.

TC571000D/TC571001D is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 30mA/6.7MHz and access time of 150ns/200ns/250ns.


The programming times of the TC571000D/TC571001D except overhead times of EPROM programmer is only 14 seconds by using the high speed programming algorithm.

FEATURES


- Peripheral circuit: CMOS
Memory cell : N-MOS
- Access Time
- Single 5V power supply
- Full static operation
- High speed programming operation: t_{pw} 0.1ms
- Input and output TTL compatible
- JEDEC standard 32 pin: TC571000D
- 1M MROM compatible : TC571001D
- Standard 32 pin DIP cerdip package
- Low power dissipation
Active : 30mA/6.7MHz
Standby: 100 μ A ($T_a=85^\circ\text{C}$)

	-15	-20	-25	-200
VCC	5V \pm 5%			5V \pm 10%
Temp	0 \sim 70 $^\circ\text{C}$	-40 \sim 85 $^\circ\text{C}$		0 \sim 70 $^\circ\text{C}$
t_{ACC}	150ns	200ns	250ns	200ns

PIN CONNECTION (TOP VIEW)



(Reference)




PIN NAMES

A0 ~ A16	Address Inputs
D0 ~ D7	Outputs (Inputs)
$\overline{\text{CE}}$	Chip Enable Input
$\overline{\text{OE}}$	Output Enable Input
PGM	Program Control Input
VCC	VCC Supply Voltage
VPP	Program Supply Voltage
GND	Ground
NC	No Connection

TC571000D-15, -20, -200, -25

TC571001D-15, -20, -200, -25

BLOCK DIAGRAM



MODE SELECTION

MODE \ PIN	PGM	CE	OE	VPP	VCC	00 ~ 07	POWER
Read	H	L	L	5V	5V	Data Out	Active
Output Deselect	*	*	H			High Impedance	
Standby	*	H	*			High Impedance	
Program	L	L	H	12.75V	6.25V	Data In	Active
Program Inhibit	*	H	*			High Impedance	
	H	L	H			High Impedance	
Program Verify	E	L	L			Data Out	

∗: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
VCC	VCC Power Supply Voltage	-0.6 ~ 7.0	V
VPP	Program Supply Voltage	-0.6 ~ 14.0	V
VIN	Input Voltage	-0.6 ~ 7.0	V
VI/O	Input/Output Voltage	-0.6 ~ VCC+0.5	V
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature Time	260 · 10	°C · sec
TSTRG	Storage Temperature	-65 ~ 125	°C
TOPR	Operating Temperature	-40 ~ 85	°C

TC571000D-15, -20, -200, -25 TC571001D-15, -20, -200, -25

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC571000D/1001D-15, -20, -25			TC571000D/1001D-200			UNIT
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	4.75	5.00	5.25	4.50	5.00	5.50	
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6	V _{CC}	V _{CC} +0.6	V _{CC} -0.6	V _{CC}	V _{CC} +0.6	

D.C. AND OPERATING CHARACTERISTICS (T_a=-40~85°C)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0~V _{CC}	-	-	±10	μA
I _{CCO1}	Operating Current	CE=0V	f=6.7MHz	-	-	30
I _{CCO2}		I _{OUT} =0mA				
I _{CCS1}	Standby Current	CE=V _{IH}	-	-	1	mA
I _{CCS2}		CE=V _{CC} -0.2V	-	-	100	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =V _{CC} ±0.6V	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4V~V _{CC}	-	-	10	μA

T_a=0~70°C for TC571000D/TC571001D-15, -200

A.C. CHARACTERISTICS (T_a=-40~85°C, V_{PP}=V_{CC}±0.6V)

SYMBOL	PARAMETER	TC571000D/1001D -15		TC571000D/1001D -20, -200		TC571000D/1001D -25		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	-	150	-	200	-	250	ns
t _{CE}	CE to Output Valid	-	150	-	200	-	250	
t _{OE}	OE to Output Valid	-	70	-	70	-	100	
t _{PGM}	PGM to Output Valid	-	70	-	70	-	100	
t _{DF1}	CE to Output in High-Z	0	60	0	60	0	90	
t _{DF2}	OE to Output in High-Z	0	60	0	60	0	90	
t _{DF3}	PGM to Output in High-Z	0	60	0	60	0	90	
t _{OH}	Output Data Hold Time	0	-	0	-	0	-	

T_a=0~70°C for TC571000D/TC571001D-15, -200

A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L=100pF
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V to 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V


TC571000D-15, -20, -200, -25
TC571001D-15, -20, -200, -25

CAPACITANCE* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	-	4	8	P _F
C _{OUT}	Output Capacitance	V _{OUT} =0V	-	10	12	

* This parameter is periodically sampled is not 100% tested.

TIMING WAVEFORMS (READ)



TC571000D-15, -20, -200, -25
TC571001D-15, -20, -200, -25

HIGH SPEED PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	
V _{PP}	V _{PP} Power Supply Voltage	12.50	12.75	13.00	

D.C. AND OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	µA
V _{OH}	Output High Voltage	I _{OH} =-400µA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA
V _{ID}	A9 Auto Select Voltage	-	11.5	12.0	12.5	V

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	µs
t _{AH}	Address Hold Time	-	2	-	-	µs
t _{CES}	\overline{CE} Setup Time	-	2	-	-	µs
t _{CEH}	\overline{CE} Hold Time	-	2	-	-	µs
t _{DS}	Data Setup Time	-	2	-	-	µs
t _{DH}	Data Hold Time	-	2	-	-	µs
t _{VS}	V _{PP} Setup Time	-	2	-	-	µs
t _{PW}	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	-	-	-	100	ns
t _{DF2}	\overline{OE} to Output in High-Z	CE=V _{IL}	-	-	90	ns


A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L(100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V and 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC571000D-15, -20, -200, -25
TC571001D-15, -20, -200, -25

HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note: 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
2. Removing the device from socket and setting the device in socket with $V_{pp}=12.75V$ may cause permanent damage to the device.
3. The V_{pp} supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC571000D-15, -20, -200, -25
TC571001D-15, -20, -200, -25

ERASURE CHARACTERISTICS

The TC571000D/TC571001D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (Ultraviolet light intensity [W/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [W · sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [μW/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [μW/cm²] × (10 × 60) [sec] ≈ 15 [W · sec/cm²].)

The TC571000D/TC571001D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opeque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TC571000D/TC571001D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

		$\overline{\text{PGM}}$	$\overline{\text{CE}}$	$\overline{\text{OE}}$	V _{PP}	V _{CC}	00 ~ 07	POWER
READ OPERATION (T _a = -40 ~ 85°C)	Read	H	L	L	5V	5V	Data Out	Active
	Output Deselect	*	*	H			High Impedance	
	Standby	*	H	*			High Impedance	Standby
PROGRAM OPERATION (T _a = 25 ± 5°C)	Program	L	L	H	12.75V	6.25V	Data In	Active
	Program Inhibit	*	H	*			High Impedance	
		H	L	H			High Impedance	
	Program Verify	H	L	L			Data Out	

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

TC571000D-15, -20, -200, -25

TC571001D-15, -20, -200, -25

READ MODE

The TC571000D/TC571001D has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) and the program control (\overline{PGM}) control the output buffers, independent of device selection.

Assuming in that $\overline{CE}=\overline{OE}=V_{IL}$ and $\overline{PGM}=V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{IL}$, $\overline{PGM}=V_{IH}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

And assuming that $\overline{CE}=\overline{OE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{PGM} from the rising edge of \overline{PGM} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state.

So two or more ROMs can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC571000D/TC571001D has a low power standby mode controlled by the \overline{CE} signal.

By applying a high level to the \overline{CE} input, the TC571000D/TC571001D is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC571000D/TC571001D are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC571000D/TC571001D can be programmed any location at anytime — either individually, sequentially, or at random.

TC571000D-15, -20, -200, -25 TC571001D-15, -20, -200, -25

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{pp} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC571000D/TC571001D from being programmed. Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{pp} terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.


The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

TC571000D-15, -20, -200, -25 TC571001D-15, -20, -200, -25

HIGH SPEED PROGRAM OPERATION FLOW CHART



TC571000D-15, -20, -200, -25
TC571001D-15, -20, -200, -25

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC571000D/TC571001D which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC571000D/TC571001D by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TC571000D/TC571001D.

SIGNATURE		PINS									HEX. DATA
		A0	07	06	05	04	03	02	01	00	
Manufacture Code		V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	TC571000D	V_{IH}	1	0	0	0	0	1	1	0	86
	TC571001D		0	0	0	0	0	1	1	1	07

Notes: A9=12V±0.5V



A1 ~ A8, A10 ~ A16, \overline{CE} , \overline{OE} =VIL

\overline{PCM} =V_{IH}

TC571000D-15, -20, -200, -25
TC571001D-15, -20, -200, -25

OUTLINE DRAWINGS

Unit in mm



Note 1

Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.32 leads.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TOSHIBA MOS MEMORY PRODUCTS

TC571024D-15, TC571024D-20, TC571024D-200

DESCRIPTION

The TC571024D is a 65,536 word \times 16 bit CMOS ultraviolet light erasable and electrically programmable read only memory.

The TC571024D is JEDEC standard pin configuration. This product is packed in 40 pin standard cerdip package.

TC571024D is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and lowpower features with a maximum operating current of 40mA/6.7MHz and access time of 150ns/200ns.

The programming times of the TC571024D except overhead times of EPROM programmer is only 7 seconds by using the high speed programming algorithm.

FEATURES

- Peripheral circuit: CMOS
- Memory cell : N-MOS
- Fast access time
- Low power dissipation
 - Active : 40mA/6.7MHz
 - Standby: 100 μ A
- Single 5V power supply
- Full static operation
- High speed programming operation:
 - tpw 0.1ms
- Input and output TTL compatible
- JEDEC standard 40 pin: TC571024D
- Standard 40 pin DIP cerdip package

	TC571024D-15	TC571024D-20	TC571024D-200
Ta	0 ~ 70°C	-40 ~ 85°C	
V _{CC}	5V \pm 5%		5V \pm 10%
t _{ACC}	150ns	200ns	

PIN CONNECTION (TOP VIEW)


V _{PP}	1	40	V _{CC}
\overline{CE}	2	39	PGM
D15	3	38	N.C.
D14	4	37	A15
D13	5	36	A14
D12	6	35	A13
D11	7	34	A12
D10	8	33	A11
D9	9	32	A10
D8	10	31	A9
V _{SS}	11	30	V _{SS}
D7	12	29	A8
D6	13	28	A7
D5	14	27	A6
D4	15	26	A5
D3	16	25	A4
D2	17	24	A3
D1	18	23	A2
D0	19	22	A1
\overline{OE}	20	21	A0

PIN NAMES

A0 ~ A15	Address Inputs
D0 ~ D15	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
PGM	Program Control Input
V _{CC}	VCC Supply Voltage
V _{PP}	Program Supply Voltage
V _{SS}	Ground
N.C.	No Connection

TC571024D-15, TC571024D-20, TC571024D-200

BLOCK DIAGRAM



MODE SELECTION

MODE \ PIN	\overline{CE}	\overline{OE}	\overline{PGM}	V _{pp}	V _{CC}	D ₀ ~ D ₁₅	POWER
Read	L	L	H	5V	5V	Data Out	Active
Output Deselect	*	H	*			High Impedance	
Standby	H	*	*			High Impedance	Standby
Program	L	*	L	12.75V	6.25V	Data In	Active
Program Inhibit	H	*	*			High Impedance	
	L	H	H			Data Out	
Program Verify	L	L	H				

* H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{pp}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{IN} (A ₉)	Input Voltage (A ₉)	-0.6 ~ 13.5	V
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature Time	260 · 10	°C · sec
T _{STRG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C

TC571024D-15, TC571024D-20, TC571024D-200

READ OPERATION

AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC571024D-15	TC571024D-20	TC571024D-200
Ta	Ambient Temperature	0 ~ 70°C	-40 ~ 85°C	
V _{CC}	V _{CC} Power Supply Voltage	5V±5%		5V±10%
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6V ~ V _{CC} +0.6V		V _{CC} -0.6V ~ V _{CC} +0.6V

D.C. and OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
I _{CCO1}	Operating Current	$\overline{CE}=0V$ t _{cycle} =150ns	-	-	40	mA
I _{CCO2}		I _{OUT} =0mA t _{cycle} =1μs	-	-	20	
I _{CCS1}	Standby Current	$\overline{CE}=V_{IH}$	-	-	1	mA
I _{CCS2}		$\overline{CE}=V_{CC}-0.2V$	-	-	100	
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-	-0.3	-	0.8	V
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =V _{CC} ±0.6V	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4V ~ V _{CC}	-	-	±10	μA

A.C. CHARACTERISTICS (V_{PP}=V_{CC}±0.6V)

SYMBOL	PARAMETER	TC571024D-15		TC571024D-200/-20		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	-	150	-	200	ns
t _{CE}	\overline{CE} to Output Valid	-	150	-	200	
t _{OE}	\overline{OE} to Output Valid	-	70	-	70	
t _{DF1}	\overline{CE} to Output in High-Z	0	60	0	60	
t _{DF2}	\overline{OE} to Output in High-Z	0	60	0	60	
t _{OH}	Output Data Hold Time	0	-	0	-	

A.C. TEST CONDITIONS

Output Load : 1 TTL Gate and C_L=100pF

Input Pulse Rise and Fall Times : 10ns Max.

Input Pulse Levels : 0.45V to 2.4V

Timing Measurement Reference Level: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V


TC571024D-15, TC571024D-20, TC571024D-200

CAPACITANCE *($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0\text{V}$	-	6	10	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0\text{V}$	-	10	12	

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TC571024D-15, TC571024D-20, TC571024D-200

HIGH SPEED PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	
V _{PP}	V _{PP} Power Supply Voltage	12.50	12.75	13.00	

D.C. AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	40	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	100	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	2	-	-	μs
t _{CEH}	\overline{CE} Hold Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VS}	V _{PP} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	-	-	-	500	ns
t _{DF2}	\overline{OE} to Output in High-Z	$\overline{OE}=V_{IL}$	-	-	150	ns
t _{OES}	\overline{OE} Setup Time	-	2.0	-	-	μs


A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V and 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC571024D-15, TC571024D-20, TC571024D-200

HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note:
1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
 2. Removing the device from socket and setting the device in socket with $V_{pp}=12.75V$ may cause permanent damage to the device.
 3. The V_{pp} supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC571024D-15, TC571024D-20, TC571024D-200

ERASURE CHARACTERISTICS

The TC571024D erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (Ultraviolet light intensity [W/cm^2] \times exposure time [sec.]) for erasure should be a minimum of 15 [$W \cdot sec/cm^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu W/cm^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is $12000 [\mu W/cm^2] \times (20 \times 60) [sec] \approx 15 [W \cdot sec/cm^2]$.)

The TC571024D erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opeque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TC571024D *in* operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

	PIN	\overline{CE}	\overline{OE}	\overline{PGM}	V_{PP}	V_{CC}	D0 ~ D15	POWER
	MODE							
READ OPERATION	Read	L	L	H	5V	5V	Data Out	Active
	Output Deselect	*	H	*			High Impedance	
	Standby	H	*	*			High Impedance	Standby
PROGRAM OPERATION ($T_a=25\pm 5^\circ C$)	Program	L	*	L	12.75V	6.25V	Data In	Active
	Program Inhibit	H	*	*			High Impedance	
		L	H	H				
	Program Verify	L	L	H			Data Out	

Note: H; V_{IH} , L; V_{IL} , *; V_{IH} or V_{IL}

TC571024D-15, TC571024D-20, TC571024D-200

READ MODE

The TC571024D has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming in that $\overline{CE}=\overline{OE}=V_{IL}$ and $\overline{PGM}=V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{IL}$, $\overline{PGM}=V_{IH}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state.

So two or more ROMs can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC571024D has a low power standby mode controlled by the \overline{CE} signal.

By applying a high level to the \overline{CE} input, the TC571024D is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC571024D are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC571024D can be programmed any location at anytime—either individually, sequentially, or at random.

TC571024D-15, TC571024D-20, TC571024D-200

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{pp} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC571024D from being programmed. Programming of two or more EPROMS in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{pp} terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.

The programming is achieved by applying a single TTL low level 0.1 ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

TC571024D-15, TC571024D-20, TC571024D-200

HIGH SPEED PROGRAM OPERATION

FLOW CHART



TC571024D-15, TC571024D-20, TC571024D-200

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC571024D which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC571024D by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of (O7).

The following table shows electric signature of TC571024D.

SIGNATURE \ PINS	A0	O15	O14	O13	O12	O11	O10	O9	O8	O7	O6	O5	O4	O3	O2	O1	O0	HEX. DATA
Manufacture Code	V_{IL}	*	*	*	*	*	*	*	*	1	0	0	1	1	0	0	0	**98
Device Code	V_{IH}	*	*	*	*	*	*	*	*	0	0	0	0	1	0	0	0	**08

Notes: A9=12V±0.5V, A1~A8, A10~A15, \overline{CE} , $\overline{OE}=V_{IL}$, $\overline{PGM}=V_{IH}$

*: Don't Care


D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{ID}	A9 Auto Select Voltage	11.5	12.0	12.5	V

TC571024D-15, TC571024D-20, TC571024D-200

OUTLINE DRAWINGS

Unit in mm



Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.40 leads.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TOSHIBA MOS MEMORY PRODUCTS

TC574000D-15, -20

DESCRIPTION

The TC574000D is a 524,288 word × 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC574000D's access time is 150ns, and the TC574000D operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input. Advanced CMOS technology reduces the maximum active current to 50mA/6.7MHz and standby current to 100 μ A. For program operation, the programming is achieved by using the high speed programming mode. TC574000D is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.


FEATURES

- Peripheral circuit: CMOS
Memory cell : N-MOS
- Access time

	-15	-20
V _{CC}	5V=10%	
Temp	0 ~ 70°C	
t _{ACC}	150ns	200ns

- Low power dissipation
Active : 50mA/6.7MHz
Standby: 100 μ A (Ta=70°C)
- High speed programming operation
- Single 5V power supply
- Full static operation
- Input and output TTL compatible
- JEDEC standard 32 pin
- Standard 32 pin DIP cerdip package

PIN CONNECTION (TOP VIEW)




PIN NAMES

A0 ~ A18	Address Inputs
D0 ~ D7	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
V _{CC}	V _{CC} Supply Voltage
V _{PP}	Program Supply Voltage
GND	Ground

TC574000D-15, -20

BLOCK DIAGRAM



MODE SELECTION

MODE	PIN	\overline{CE}	\overline{OE}	V_{PP}	V_{CC}	00~07	POWER
Read		L	L	5V	5V	Data Out	Active
Output Deselect		*	H			High Impedance	
Standby		H	*			High Impedance	
Program		L	H	12.50V	6.25V	Data In	Active
Program Inhibit		H	H			High Impedance	
Program Verify		*	L			Data Out	

*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	V_{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V_{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V_{IN}	Input Voltage	-0.6 ~ 7.0	V
$V_{I/O}$	Input/Output Voltage	-0.6 ~ $V_{CC}+0.5$	V
P_D	Power Dissipation	1.5	W
T_{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T_{STRG}	Storage Temperature	-65 ~ 125	°C
T_{OPR}	Operating Temperature	0 ~ 70	°C

READ OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	4.50	5.00	5.50	V
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6	V _{CC}	V _{CC} +0.6	V

DC AND OPERATING CHARACTERISTICS (T_a= 0 ~ 70°C)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	µA	
I _{CCO1}	Operating Current	\overline{CE} =0V I _{OUT} =0mA	f=6.7MHz	-	-	50	mA
I _{CCO2}			f=1MHz	-	-	15	
I _{CCS1}	Standby Current	\overline{CE} =V _{IH}	-	-	1	mA	
I _{CCS2}		\overline{CE} =V _{CC} -0.2V	-	-	100		
V _{OH}	Output High Voltage	I _{OH} =-400µA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{PP1}	V _{PP} Current	V _{PP} =V _{CC} ±0.6V	-	-	±10	µA	
I _{LO}	Output Leakage Current	V _{OUT} =0.4V ~ V _{CC}	-	-	10	µA	

AC CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	TC574000D-15		TC574000D-20		UNIT
			MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	\overline{CE} = \overline{OE} =V _{IL}	-	150	-	200	ns
t _{CE}	\overline{CE} to Output Valid	\overline{OE} =V _{IL}	-	150	-	200	ns
t _{OE}	\overline{OE} to Output Valid	\overline{CE} =V _{IL}	-	70	-	70	ns
t _{DF1}	\overline{CE} to Output in High-Z	\overline{OE} =V _{IL}	0	60	0	60	ns
t _{DF2}	\overline{OE} to Output in High-Z	\overline{CE} =V _{IL}	0	60	0	60	ns
t _{OH}	Output Data Hold Time	\overline{CE} = \overline{OE} =V _{IL}	0	-	0	-	ns

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L=100pF
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V


TC574000D-15, -20

CAPACITANCE* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	-	4	8	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	-	10	12	

* This parameter is periodically sampled is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	V
V _{PP}	V _{PP} Power Supply Voltage	12.20	12.50	12.80	V

DC AND OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.50±0.30V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0~V _{CC}	-	-	±10	µA
V _{OH}	Output High Voltage	I _{OH} =-400µA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	50	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =12.8V	-	-	50	mA
V _{ID}	A9 Auto Select Voltage	-	11.5	12.0	12.5	V

AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.50±0.30V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	µs
t _{AH}	Address Hold Time	-	2	-	-	µs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	µs
t _{DH}	Data Hold Time	-	2	-	-	µs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	µs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	µs
t _{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	45	50	55	µs
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	100	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	90	ns


AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V~2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC574000D-15, -20

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM OPERATION



- Note 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
2. Removing the device from socket and setting the device in socket with $V_{pp}=12.50V$ may cause permanent damage to the device.
 3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC574000D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated does (ultraviolet light intensity [w/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [w·sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes.

And using commercial lamps whose ultraviolet light intensity is a 12000 [μw/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [μw/cm²] × (20 × 60) [sec] ≒ 15 [w·sec/cm²].)

The TC574000D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC902-are available.

OPERATION INFORMATION

The TC574000D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN NAMES (NUMBER)	\overline{CE} (22)	\overline{OE} (24)	V _{PP} (1)	V _{CC} (32)	00 ~ 07 (13 ~ 15, 17 ~ 21)	POWER
Read Operation (T _a = 0 ~ 70 °C)	Read		L	L	5V	5V	Data Out	Active
	Output Deselect		*	H			High Impedance	
	Standby		H	*			High Impedance	Standby
Program Operation (T _a = 25 ± 5 °C)	Program		L	H	12.50V	6.25V	Data In	Active
	Program Inhibit		H	H			High Impedance	
	Program Verify		*	L			Data Out	

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

READ MODE

The TC574000D has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{CE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more TC574000D's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

TC574000D-15, -20

STANDBY MODE

The TC574000D has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC574000D is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC574000D are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC574000D is in the programming mode when the V_{pp} input is at 12.50V and CE is at TTL-Low under $\overline{OE}=V_{IH}$. The TC574000D can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} at V_{IL} .

PROGRAM INHIBIT MODE


Under the condition that the program voltage (+12.50V) is applied to V_{pp} terminal, a high level \overline{CE} input inhibits the TC574000D from being programmed. Programming of two or more TC574000D's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE

The device is set up in the high speed programming mode when the programming voltage (+12.50V) is applied to the V_{pp} terminal with $V_{CC}=6.25V$. The programming is achieved by applying a single TTL low level 50 μ s pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times). After correctly programming the selected address, the additional program pulse with width of 1 time more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

HIGH SPEED PROGRAM MODE

FLOW CHART



TC574000D-15, -20

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC574000D which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC574000D by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} .

These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TC574000D.



SIGNATURE \ PINS	A0 (12)	07 (21)	06 (20)	05 (19)	04 (18)	03 (17)	02 (15)	01 (14)	00 (13)	HEX. DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	1	0	0	0	1	1	0	0	8C

Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A18, \overline{CE} , \overline{OE} = V_{IL}

OUTLINE DRAWINGS

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC574000D-15, -20

High-Speed EPROM

TOSHIBA MOS MEMORY PRODUCTS

TC57H256D-70, TC57H256D-85

DESCRIPTION

The TC57H256D is a 32,768 word × 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57H256D's access time is 70ns, and the TC57H256D operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the CE input. Advanced CMOS technology reduces the maximum active current to 50mA/14.2MHz and standby current to 100µA. For program operation, the programming is achieved by using the high speed programming mode. For program operation, the programming is achieved by using high speed programming mode. TC57H256D is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.

FEATURES


- Peripheral circuit: CMOS
- Memory cell : N-MOS

	-70	-85
V _{CC}	5V±5%	5V±10%
t _{ACC}	70ns	85ns


- Single 5V power supply

- Full static operation
- High speed programming mode
- Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P, TMM23256P, TMM27256AD and TC57256AD
- Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A14	Address Inputs
O0 ~ O7	Outputs (Inputs)
CE	Chip Enable Input
OE	Output Enable Input
VPP	Program Supply Voltage
VCC	VCC Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	PIN	CE (20)	OE (22)	VPP (1)	VCC (28)	O0 ~ O7 (11~13, 15~19)	POWER
Read		L	L	5V	5V	Data Out	Active
Output Deselect		*	H			High Impedance	
Standby		H	*			High Impedance	
Program		L	H	125V ¹⁾	6V ¹⁾	Data In	Active
Program Inhibit		H	H		2) 6.25V	High Impedance	
Program Verify		*	L	12.75V ²⁾		Data Out	

* H or L 1): HIGH SPEED PROGRAM MODE I
2): HIGH SPEED PROGRAM MODE II

TC57H256D-70, TC57H256D-85

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature Time	260 · 10	°C · sec
t _{STG}	Storage Temperature	-65 ~ 125	°C
t _{OPR}	Operating Temperature	0 ~ 70	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57H256D-70	TC57H256D-85
T _a	Operating Temperature	0 ~ 70°C	0 ~ 70°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%	5V±10%
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6V ~ V _{CC} +0.6V	V _{CC} -0.6V ~ V _{CC} +0.6V

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	NIN.	TYP.	MAX.	UNIT	
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA	
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ~ V _{CC}	-	-	±10	μA	
I _{CC01}	Operating Current	\overline{CE} =0V	f=14.2MHz	-	-	50	mA
I _{CC02}		I _{OUT} =0mA	f=1MHz	-	-	20	
I _{CCS1}	Standby Current	\overline{CE} =V _{IH}	-	-	1	mA	
I _{CCS2}		\overline{CE} =V _{CC} -0.2V	-	-	100	μA	
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +0.3	V	
V _{LIL}	Output Low Voltage	-	-0.3	-	0.8	V	
V _{OH}	Output High Voltage	I _{OH} =0400μA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{PP1}	V _{PP} Current	V _{PP} =V _{CC} -0.6 ~ V _{CC} +0.6	-	-	±10	μA	

TC57H256D-70, TC57H256D-85

A.C. CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	TC57H256D-70		TC57H256D-85		UNIT
			MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	$\overline{CE}=\overline{OE}=V_{IL}$	-	70	-	85	ns
t_{CE}	\overline{CE} to Output Valid	$\overline{OE}=V_{IL}$	-	70	-	85	ns
t_{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IL}$	-	40	-	45	ns
t_{DF1}	\overline{CE} to Output in High-Z	$\overline{OE}=V_{IL}$	0	30	0	30	ns
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IL}$	0	30	0	30	ns
t_{OH}	Output Data Hold Time	$\overline{CE}=\overline{OE}=V_{IL}$	5	-	5	-	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L=100pF$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *($T_a=25^\circ C$, $f=1MHz$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0V$	-	4	6	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0V$	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



TC57H256D-70, TC57H256D-85

HIGH SPEED PROGRAM MODE I

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

D.C. and OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	40	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	μs
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	μs
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.95	1	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	100	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	90	ns

A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L(100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TC57H256D-70, TC57H256D-85

HIGH SPEED PROGRAM OPERATION II

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	V
V _{PP}	V _{PP} Power Supply Voltage	12.50	12.75	13.00	V

D.C. AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0~V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	40	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	100	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	90	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L(100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V to 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC57H256D-70, TC57H256D-85

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM MODE I ($V_{CC}=6V\pm 0.25V$, $V_{pp}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAM MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{pp}=12.5V\pm 0.5V$)



Note 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .

2. Removing the device from socket and setting the device in socket with $V_{pp}=12.5V(12.75V)$ may cause permanent damage to the device.

3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC57H256D-70, TC57H256D-85

ERASURE CHARACTERISTICS

The TC57H256D's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated does (ultraviolet light intensity [$\mu\text{w}/\text{cm}^2$] \times exposure time [sec.]) for erasure should be a minimum of 15 [$\text{w}\cdot\text{sec}/\text{cm}^2$].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [$\mu\text{w}/\text{cm}^2$] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [$\mu\text{w}/\text{cm}^2$] \times (20 \times 60) [sec] \approx 15 [$\text{w}\cdot\text{sec}/\text{cm}^2$].)

The TC57H256D's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000 \sim 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC57H256D's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES (NUMBER)	$\overline{\text{CE}}$	$\overline{\text{OE}}$	V_{PP}	V_{CC}	00 \sim 07 (11 \sim 13, 15 \sim 19)	POWER
		(20)	(22)	(1)	(28)		
Read Operation ($T_a=0 \sim 70^\circ\text{C}$)	Read	L	L	5V	5V	Data Out	Active
	Output Deselect	*	H			High Impedance	
	Standby	H	*			High Impedance	
Program Operation ($T_a=25 \pm 5^\circ\text{C}$)	Program	L	H	1)	1)	Data In	Active
	Program Inhibit	H	H	12.5V	6V	High Impedance	
	Program Verify	*	L	2)	2)	Data Out	
				12.75V	6.25V		

Note: H; V_{IH} ; L; V_{IL} ; *; V_{IH} or V_{IL} ,

1): HIGH SPEED PROGRAM MODE I,
2): HIGH SPEED PROGRAM MODE II

READ MODE

The TC57H256D has two control functions. The chip enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection.

The output enable ($\overline{\text{OE}}$) control the output buffers, independent of device selection. Assuming that $\overline{\text{CE}}=\overline{\text{OE}}=V_{\text{IL}}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{\text{CE}}=V_{\text{IL}}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE}}=V_{\text{IH}}$ or $\overline{\text{OE}}=V_{\text{IH}}$, the outputs will be in a high impedance state.

So two or more TC57H256D's can be connected together on a common bus line.

When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.

TC57H256D-70, TC57H256D-85

STANDBY MODE

The TC57H256D has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC57H256D is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the OE inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57H256D are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC57H256D is in the programming mode when the V_{pp} input is at 12.5V and \overline{CE} is at TTL-Low under $\overline{OE}=V_{IH}$. The TC57H256D can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} at V_{IL} .

PROGRAM INHIBIT MODE


Under the condition that the program voltage (+12.5V or 12.75V) is applied to V_{pp} terminal, a high level \overline{CE} input inhibits the TC57H256D from being programmed. Programming of two or more TC57H256D's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE I

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.5V) is applied to the V_{pp} terminal with $V_{CC}=6V$. The programming is achieved by applying a single TTL low level lms pulse to the CE input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times). After correctly programming the selected address, the additional program pulse with width of 3 times more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

HIGH SPEED PROGRAM MODE I

FLOW CHART



TC57H256D-70, TC57H256D-85

HIGH SPEED PROGRAM MODE II

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{PP} terminal with $V_{CC}=6.25V$.


The programming is achieved by applying a single TTL low level 0.1ms pulse the CE input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

HIGH SPEED PROGRAM MODE II

FLOW CHART



TC57H256D-70, TC57H256D-85

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57H256D which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer coce and device code from TC57H256D by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TC57H256D.

SIGNATURE \ PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	0	1	0	0	0	1	0	1	45


Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A14, \overline{CE} , \overline{OE} = V_{IL}

TC57H256D-70, TC57H256D-85

OUTLINE DRAWINGS

Unit in mm



Note 1

- Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28.
2. This value is measured at the end of leads.
3. All dimensions are in millimeters.

TC57H256D-70, TC57H256D-85

TOSHIBA MOS MEMORY PRODUCTS

TC57H1024D-85, -10

DESCRIPTION

The TC57H1024D is a 65,536 word×16 bit CMOS ultraviolet light erasable and electrically programmable read only memory.

The TC57H1024D is JEDEC standard pin configuration. This product is packed in 40 pin standard cerdip package.


TC57H1024D is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 40mA/1MHz and access time of 85ns/100ns.

The programing times of the TC57H1024D except overhead times of EPROM programmer is only 7 seconds by using the high speed programming algorithm.

FEATURES

- Peripheral circuit: CMOS
Memory cell : N-MOS
- Fast access time
TC57H1024D-85 : 85ns
TC57H1024D-10 : 100ns
- Low power dissipation
Active : 40mA/1MHz
Standby: 100µA
- Single 5V power supply
- Full static operation
- High speed programming operation: tpw 0.1ms
- Input and output TTL compatible
- JEDEC standard 40 pin: TC57H1024D
- Standard 40 pin DIP cerdip package

PIN CONNECTION (TOP VIEW)




PIN NAMES

A0 ~ A15	Address Inputs
D0 ~ D15	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
PGM	Program Control Input
VCC	VCC Supply Voltage
VPP	Program Supply Voltage
VSS	Ground
N.C.	No Connection

TC57H1024D-85, -10

BLOCK DIAGRAM



MODE SELECTION

MODE \ PIN	\overline{CE}	\overline{OE}	\overline{PGM}	V_{PP}	V_{CC}	D0 ~ D15	POWER
Read	L	L	H	5V	5V	Data Out	Active
Output Deselect	*	H	*			High Impedance	
Standby	H	*	*			High Impedance	
Program	L	*	L	12.75V	6.25V	Data In	Active
Program Inhibit	H	*	*			High Impedance	
	L	H	H			Data Out	
Program Verify	L	L	H				

* H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	V_{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V_{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V_{IN}	Input Voltage	-0.6 ~ 7.0	V
$V_{IN} (A9)$	Input Voltage (A9)	-0.6 ~ 13.5	V
$V_{I/O}$	Input/Output Voltage	-0.6 ~ $V_{CC} + 0.5$	V
P_D	Power Dissipation	1.5	W
T_{SOLDER}	Soldering Temperature Time	260 · 10	°C · sec
T_{STRG}	Storage Temperature	-65 ~ 125	°C
T_{OPR}	Operating Temperature	0 ~ 70	°C

TC57H1024D-85, -10

READ OPERATION

AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57H1024D-85/10
Ta	Ambient Temperature	0 ~ 70°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%
V _{PP}	V _{PP} Power Supply Voltage	0V ~ V _{CC} +0.6V

DC and OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
I _{CCO}	Operating Current	$\overline{CE}=0V$ I _{OUT} =0mA	-	-	40	mA
I _{CCS1}	Standby Current	$\overline{CE}=V_{IH}$	-	-	1	mA
I _{CCS2}		$\overline{CE}=V_{CC}-0.2V$	-	-	100	μA
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-	-0.3	-	0.8	V
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =V _{CC} ±0.6V	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4V ~ V _{CC}	-	-	±10	μA

AC CHARACTERISTICS (V_{PP}=0V ~ V_{CC}+0.6V)

SYMBOL	PARAMETER	TC57H1024D-85		TC57H1024D-100		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	-	85	-	100	ns
t _{CE}	\overline{CE} to Output Valid	-	85	-	100	
t _{OE}	\overline{OE} to Output Valid	-	45	-	50	
t _{DF1}	\overline{CE} to Output in High-Z	0	30	0	50	
t _{DF2}	\overline{OE} to Output in High-Z	0	30	0	50	
t _{OH}	Output Data Hold Time	5	-	10	-	

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L=100pF
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V to 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V


TC57H1024D-85, -1Q

CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	-	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	-	10	12	

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	
V _{PP}	V _{PP} Power Supply Voltage	12.50	12.75	13.00	

DC AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	50	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	100	mA

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	2	-	-	μs
t _{CEH}	\overline{CE} Hold Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VS}	V _{PP} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	-	-	-	500	ns
t _{DF2}	\overline{OE} to Output in High-Z	\overline{OE} =V _{IL}	-	-	150	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs


AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V and 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC57H1024D-85, -10

HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note:
1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
 2. Removing the device from socket and setting the device in socket with $V_{pp}=12.75V$ may cause permanent damage to the device.
 3. The V_{pp} supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC57H1024D erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (Ultraviolet light intensity [W/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [W · sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes.

And using commercial lamps whose ultraviolet light intensity is a 12000 [μW/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [μW/cm²] × (20 × 60) [sec] ≅ 15 [W · sec/cm²].)

The TC57H1024D erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000~4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opeque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TC57H1024D six operation modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

	MODE	PIN			V _{PP}	V _{CC}	D0~D15	POWER
		\overline{CE}	\overline{OE}	\overline{PGM}				
READ OPERATION	Read	L	L	H	5V	5V	Data Out	Active
	Output Deselect	*	H	*			High Impedance	
	Standby	H	*	*			High Impedance	Standby
PROGRAM OPERATION (T _a =25±5°C)	Program	L	*	L	12.75V	6.25V	Data In	Active
	Program Inhibit	H	*	*			High Impedance	
		L	H	H				
	Program Verify	L	L	H			Data Out	

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

TC57H1024D-85, -10

READ MODE

The TC57H1024D has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming in that $\overline{CE}=\overline{OE}=V_{IL}$ and $\overline{PGM}=V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{IL}$, $\overline{PGM}=V_{IH}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state.

So two or more ROMs can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC57H1024D has a low power standby mode controlled by the \overline{CE} signal.

By applying a high level to the \overline{CE} input, the TC57H1024D is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57H1024D are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC57H1024D can be programmed any location at anytime --- either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{pp} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC57H1024D from being programmed.

Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{pp} terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.

The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

TC57H1024D-85, -10

HIGH SPEED PROGRAM OPERATION

FLOW CHART



TC57H1024D-85, -10

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57H1024D which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC57H1024D by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} .

These two codes possess an odd parity with the parity bit of (07).

The following table shows electric signature of TC57H1024D.

SIGNATURE	PINS																HEX. DATA	
	A0	015	014	013	012	011	010	09	08	07	06	05	04	03	02	01		00
Manufacture Code	V_{IL}	*	*	*	*	*	*	*	*	1	0	0	1	1	0	0	0	**98
Device Code	V_{IH}	*	*	*	*	*	*	*	*	1	0	0	0	1	0	0	1	**89

Notes: A9=12V±0.5V, A1~A8, A10~A15, \overline{CE} , $\overline{OE}=V_{IL}$, $\overline{PGM}=V_{IH}$

*: Don't Care


DC AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{ID}	A9 Auto Select Voltage	11.5	12.0	12.5	V

TC57H1024D-85, -10

OUTLINE DRAWINGS

Unit in mm



Note 1

Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.40 leads.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TOSHIBA MOS MEMORY PRODUCTS

TC57H1024D-85, 100

DESCRIPTION

The TC57H1024D is a 65,536 word×16 bit CMOS ultraviolet light erasable and electrically programmable read only memory.

The TC57H1024D is JEDEC standard pin configuration. This product is packed in 40 pin standard cerdip package.


TC57H1024D is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 50mA/11.8MHz and access time of 85ns/100ns.

The programming times of the TC57H1024D except overhead times of EPROM programmer is only 7 seconds by using the high speed programming algorithm.

FEATURES

- Peripheral circuit: CMOS
Memory cell : N-MOS
- Fast access time
TC57H1024D-85 : 85ns ($V_{CC}=5V\pm 5\%$)
TC57H1024D-100: 100ns ($V_{CC}=5V\pm 10\%$)
- Low power dissipation
Active : 50mA/11.8MHz
Standby: 100 μ A
- Single 5V power supply
- Full static operation
- High speed programming operation: tpw 0.1ms
- Input and output TTL compatible
- JEDEC standard 40 pin: TC57H1024D
- Standard 40 pin DIP cerdip package

PIN CONNECTION (TOP VIEW)




PIN NAMES

A0 ~ A15	Address Inputs
D0 ~ D15	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
PGM	Program Control Input
VCC	VCC Supply Voltage
Vpp	Program Supply Voltage
VSS	Ground
N.C.	No Connection

TC57H1024D-85, -100

BLOCK DIAGRAM



MODE SELECTION

MODE \ PIN	\overline{CE}	\overline{OE}	\overline{PGM}	V_{PP}	V_{CC}	D0 ~ D15	POWER
Read	L	L	H	5V	5V	Data Out	Active
Output Deselect	*	H	*			High Impedance	
Standby	H	*	*			High Impedance	Standby
Program	L	*	L	12.75V	6.25V	Data In	Active
Program Inhibit	H	*	*			High Impedance	
	L	H	H			High Impedance	
Program Verify	L	L	H			Data Out	

* H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	V_{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V_{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V_{IN}	Input Voltage	-0.6 ~ 7.0	V
$V_{IN(A9)}$	Input Voltage (A9)	-0.6 ~ 13.5	V
$V_{I/O}$	Input/Output Voltage	-0.6 ~ $V_{CC}+0.5$	V
P_D	Power Dissipation	1.5	W
T_{SOLDER}	Soldering Temperature Time	260 · 10	°C · sec
T_{STRG}	Storage Temperature	-65 ~ 125	°C
T_{OPR}	Operating Temperature	0 ~ 70	°C

TC57H1024D-85, -100

READ OPERATION

AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57H1024D-85	TC57H1024D-100
Ta	Ambient Temperature	0 ~ 70°C	
VCC	VCC Power Supply Voltage	5V±5%	5V±10%
VPP	VPP Power Supply Voltage	0V ~ VCC+0.6V	

DC and OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA	
I _{CCO1}	Operating Current	\overline{CE} =0V	t _{cycle} =85ns	-	-	50	mA
I _{CCO2}		I _{OUT} =0mA	t _{cycle} =1μs	-	-	30	
I _{CCS1}	Standby Current	\overline{CE} =V _{IH}	-	-	1	mA	
I _{CCS2}		\overline{CE} =V _{CC} -0.2V	-	-	100	μA	
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +0.3	V	
V _{IL}	Input Low Voltage	-	-0.3	-	0.8	V	
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{PP1}	VPP Current	V _{PP} =V _{CC} ±0.6V	-	-	±10	μA	
I _{LO}	Output Leakage Current	V _{OUT} =0.4V ~ V _{CC}	-	-	±10	μA	

AC CHARACTERISTICS (V_{pp}=0V ~ V_{CC}+0.6V)

SYMBOL	PARAMETER	TC57H1024D-85		TC57H1024D-100		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	-	85	-	100	ns
t _{CE}	\overline{CE} to Output Valid	-	85	-	100	
t _{OE}	\overline{OE} to Output Valid	-	45	-	50	
t _{DF1}	\overline{CE} to Output in High-Z	0	30	0	50	
t _{DF2}	\overline{OE} to Output in High-Z	0	30	0	50	
t _{OH}	Output Data Hold Time	5	-	10	-	

AC TEST CONDITIONS

Output Load : 1 TTL Gate and C_L=100pF
 Input Pulse Rise and Fall Time : 10ns Max.
 Input Pulse Levels : 0.45V to 2.4V
 Timing Measurement Reference Level: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V


TC57H1024D-85, 100

CAPACITANCE * $(T_a=25^{\circ}\text{C}, f=1\text{MHz})$

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0\text{V}$	-	6	10	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0\text{V}$	-	10	12	

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	
V _{PP}	V _{PP} Power Supply Voltage	12.50	12.75	13.00	

DC AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0~V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	40	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	100	mA

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	2	-	-	μs
t _{CEH}	\overline{CE} Hold Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VS}	V _{PP} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	-	-	-	500	ns
t _{DF2}	\overline{OE} to Output in High-Z	$\overline{OE}=V_{IL}$	-	-	150	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs


AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V and 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC57H1024D-85, -100

HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note: 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
2. Removing the device from socket and setting the device in socket with $V_{pp}=12.75V$ may cause permanent damage to the device.
3. The V_{pp} supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC57H1024D erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. Then integrated dose (Ultraviolet light intensity [W/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [W · sec/cm²].

When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [μW/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated dose is 12000 [μW/cm²] × (20 × 60) [sec] = 15 [W · sec/cm²].)

The TC57H1024D erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000 ~ 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals - Toshiba EPROM Protect Seal AC901 - are available.

OPERATION INFORMATION

The TC57H1024D six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

	MODE	PIN			V _{PP}	V _{CC}	D0 ~ D15	POWER
		\overline{CE}	\overline{OE}	\overline{PGM}				
READ OPERATION	Read	L	L	H	5V	5V	Data Out	Active
	Output Deselect	*	H	*			High Impedance	
	Standby	H	*	*			High Impedance	Standby
PROGRAM OPERATION (T _a =25±5°C)	Program	L	*	L	12.75V	6.25V	Data In	Active
	Program Inhibit	H	*	*			High Impedance	
		L	H	H				
Program Verify	L	L	H	Data Out				

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

TC57H1024D-85, -100

READ MODE

The TC57H1024D has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming in that $\overline{CE}=\overline{OE}=V_{IL}$ and $\overline{PGM}=V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{IL}$, $\overline{PGM}=V_{IH}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state.

So two or more ROMs can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC57H1024D has a low power standby mode controlled by the \overline{CE} signal.

By applying a high level to the \overline{CE} input, the TC57H1024D is placed in the standby mode which reduce the operating current to $100\mu A$ by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57H1024D are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC57H1024D can be programmed any location at anytime --- either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{pp} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC57H1024D from being programmed.

Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{pp} terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.

The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

TC57H1024D-85, -100

HIGH SPEED PROGRAM OPERATION

FLOW CHART



TC57H1024D-85, -100

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57H1024D which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC57H1024D by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} .

These two codes possess an odd parity with the parity bit of (07).

The following table shows electric signature of TC57H1024D.

SIGNATURE	PINS																	HEX. DATA
	A0	015	014	013	012	011	010	09	08	07	06	05	04	03	02	01	00	
Manufacture Code	V_{IL}	*	*	*	*	*	*	*	*	1	0	0	1	1	0	0	0	**98
Device Code	V_{IH}	*	*	*	*	*	*	*	*	1	0	0	0	1	0	0	1	**89

Notes: A9=12V±0.5V, A1~A8, A10~A15, \overline{CE} , $\overline{OE}=V_{IL}$, $\overline{PGM}=V_{IH}$

*: Don't Care


DC AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{ID}	A9 Auto Select Voltage	11.5	12.0	12.5	V

TC57H1024D-85, -100

OUTLINE DRAWINGS

Unit in mm



Note 1

Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.40 leads.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

FEEPROM

TOSHIBA MOS MEMORY PRODUCTS

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

DESCRIPTION


TC58257AP/AF is a 32,768 word × 8 bit electrically chip erasable and programmable read only memory, and molded in a 28 pin plastic package. The TC58257AP/AF's access time is 170ns/200ns/250ns, and has low power standby mode which reduces the power dissipation without increasing access time. The electrical characteristics are the same as U.V.EPROM TC57256AD's. For program operation, the programming is achieved by using the high speed programming mode. The TC58257AP/AF has an electrically chip erasing mode which can erase whole bits at the same time.

FEATURES

- Peripheral circuit: CMOS
Memory cell : NMOS
- Fast access time: TC58257AP/AF-17LV 170ns
TC58257AP/AF-20LV 200ns
TC58257AP/AF-25LV 250ns
- Low power dissipation
Active : 30mA/5.9MHz
Standby: 100µA

- Full static operation
- High speed programming mode
- Electrically chip erasing mode
- Inputs and outputs TTL compatibility
- Pin compatible with MASK ROM TC53257P, TMM23256P, EPROM TMM27256D/AD, and TC57256D/AD, one time PROM TMM24256P/AP/AF and TC54256P/AP/AF
- Standard 28 pin DIP plastic package : TC58257AF
- Plastic Flat package: TC58257AF


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0~A14	Address Inputs
O0~O7	Output (Input)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
A9/ERS	Address And Erase Control Input
VPP	Program And Erase Power Supply Voltage
VCC	VCC Power Supply Voltage
GND	Ground

BLOCK DIAGRAM



MODE SELECTION

Mode	Pin	\overline{CE}	\overline{OE}	A9	VPP	VCC	A0~A8 (10~14)	O0~O7	Power	
Read		L	L	*	5V	5V	*	Data Output	Active	
Output Deselect		*	H	*			*	High Impedance		
Standby		H	*	*			*	High Impedance		Standby
Program		L	H	*	12V	5V	*	Data Input	Active	
Program Inhibit		H	*	*			*	High Impedance		
Program Verify		L	L	*			*	Data Out		
Chip Erase		L	H	*	12V	12V	5V	*	Data FF(H) Input	Active
Chip Erase Inhibit		H	*	*				*	High Impedance	

*: V_{IH} or V_{IL}

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
T _{STG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	-10 ~ 70	°C
NEW	Erase Write Endurance	100	Cycles

READ OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	4.50	5.00	5.50	V
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6	V _{CC}	V _{CC} +0.6	V

DC AND OPERATING CHARACTERISTICS (T_a = -10 ~ 70°C, V_{CC} = 5V ± 10%)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} = 0 ~ V _{CC}	-	-	±10	μA
I _{CCO1}	Operating Current	$\overline{CE} = 0V$ f = 5.9MHz	-	-	30	mA
I _{CCO2}			-	-	10	
I _{CCS1}	Standby Current	$\overline{CE} = V_{IH}$	-	-	1	mA
I _{CCS2}		$\overline{CE} = V_{CC} - 0.2V$	-	-	100	
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} = V _{CC} - 0.6 ~ V _{CC} + 0.6	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0.4 ~ V _{CC}	-	-	±10	μA

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

AC CHARACTERISTICS (Ta=-10~70°C, VCC=5V±10%, VPP=VCC±0.6V)

SYMBOL	PARAMETER	TEST CONDITION	-17		-20		-25		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	$\overline{CE}=\overline{OE}=V_{IL}$	-	170	-	200	-	250	ns
t _{CE}	\overline{CE} to Output Valid	$\overline{OE}=V_{IL}$	-	170	-	200	-	250	ns
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IL}$	-	70	-	70	-	100	ns
t _{DF1}	\overline{CE} to Output in High-Z	$\overline{OE}=V_{IL}$	0	60	0	60	0	90	ns
t _{DF2}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IL}$	0	60	0	60	0	90	ns
t _{OH}	Output Data Hold Time	$\overline{CE}=\overline{OE}=V_{IL}$	0	-	0	-	0	-	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L=100pF
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V~2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	-	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	4.5	5.0	5.5	V
V _{PP}	V _{PP} Power Supply Voltage	11.5	12.0	12.5	V

DC AND OPERATING CHARACTERISTICS (T_a=-10~70°C, V_{CC}=5.0V±10%, V_{PP}=12.0V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0~V _{CC}	-	-	10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	40	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (T_a=-10~70°C, V_{CC}=5.0V±10%, V_{PP}=12.0V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	2	-	-	μs
t _{CEH}	\overline{CE} Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE} Hold Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VS}	V _{PP} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.95	1.0	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	0.95	1.0	26.25	ms
t _{DV}	\overline{CE} to Output Valid	$\overline{OE}=V_{IL}$	-	-	1	μs
t _{DF1}	\overline{CE} to Output in High-Z	$\overline{OE}=V_{IL}$	-	-	150	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

TIMING WAVEFORMS (PROGRAM)

($V_{CC}=5.0V\pm 10\%$, $V_{PP}=12.0V\pm 0.5V$)



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
- Removing the device from socket and setting the device in socket with $V_{PP}=12.0V$ may cause permanent damage to the device.
 - The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

ERASE OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	4.5	5.0	5.5	V
V _{PP}	V _{PP} Power Supply Voltage	11.5	12.0	12.5	V
V _{IHH}	Input High Voltage H	11.5	12.0	12.5	V

DC AND OPERATING CHARACTERISTICS (T_a = -10 ~ 70°C, V_{CC} = 5V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} = 0 ~ V _{CC}	-	-	±10	μA
I _{LIE}	A9/ERS Input Current	A9/ERS = 0 ~ V _{IHH}	-	-	±100	μA
I _{CC}	V _{CC} Supply Current	-	-	-	40	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} = 12.5V	-	-	50	mA

AC ERASING CHARACTERISTICS (T_a = -10 ~ 70°C, V_{CC} = 5V ± 10%, V_{PP} = 12.0V ± 0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{CES}	\overline{CE} Setup Time	-	2	-	-	μs
t _{CEH}	\overline{CE} Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE} Hold Time	-	500	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	500	-	-	μs
t _{VS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VH}	V _{PP} Hold Time	-	500	-	-	μs
t _{ES}	A9/ERS Setup Time	-	2	-	-	μs
t _{EH}	A9/ERS Hold Time	-	2	-	-	μs
t _{EW}	Erase Pulse Width	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, A9 = V_{IHH}$	1950	2000	2050	ms
t _{DF1}	\overline{CE} to Output in High-Z	$\overline{OE} = V_{IL}$	-	-	150	ns


Input Pulse Rise and Fall Time: 10ns Max.

Input Pulse Levels : 0.45V ~ 2.4V

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

TIMING WAVEFORMS (ERASE)

($V_{CC}=5V\pm 10\%$, $V_{PP}=12.0V\pm 0.5V$)



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
2. Removing the device from socket and setting the device in socket with $V_{PP}=12.0V$ may cause permanent damage to the device.
 3. The V_{PP} supply voltage is permitted up to 14V for erase operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

Read		Pin	\overline{CE}	\overline{OE}	A9	V _{PP}	V _{CC}	00~07	Power
Read Operation	Read		L	L	*	5V	5V	Data Out	Active
	Output Deselect		*	H	*			High Impedance	
	Standby		H	*	*			High Impedance	Standby
Program Operation	Program		L	H	*	12V	5V	Data In	Active
	Program Inhibit		H	*	*			High Impedance	
	Program Verify		L	L	*			Data Out	
Erase Operation	Erase		L	H	12V	12V	5V	Data FF(H) Input	Active
	Erase Inhibit		H	*				High Impedance	

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

READ MODE

The TC58257AP/AF has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE}=\overline{OE}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{CE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TC58257AP/AF's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC58257AP/AF has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC58257AP/AF is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

PROGRAM MODE

Initially, when received by customers, all bits of the TC58257AP/AF are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC58257AP/AF is in the programming mode when the V_{pp} input is at 12V and \overline{CE} is at TTL-Low under $\overline{OE}=V_{IH}$. The TC58257AP/AF can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check if desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.0V) is applied to V_{pp} terminal, a high level \overline{CE} input inhibits the TC58257AP/AF from being programmed. Programming of two or more TC58257AP/AF's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAMMING MODE

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.0V) is applied to the V_{pp} terminal with $V_{CC}=5.0V$. The programming is achieved by applying a single TTL low level 100 μ s pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of 100 μ s is applied and then the programmed data is verified. The should be repeated until the program operates correctly (max. 25 times).

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

CHIP ERASE MODE


The TC58257AP/AF is in chip erase mode when the V_{pp} input is 12.0V and \overline{CE} is at TTL-Low level under the condition of $A_9=12V$, $\overline{OE}=V_{IH}$. The chip erase pulse width is only 2 sec. Once chip is erased, all bits of the device are in "1" state.

ERASE INHIBIT

Under the condition that the erase voltage (12.0V) is applied to V_{pp} terminal and 12V is to A_9 input, TTL-High level \overline{CE} input inhibits the TC58257AP/AF from being erased.

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

HIGH SPEED PROGRAM MODE FLOW CHART



TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC58257AP/AF which identifies its manufacture and device type.

The programming equipment may read out manufacturer code and device code from TC58257AP/AF by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TC58257AP/AF.

SIGNATURE \ PINS	A0	07	06	05	04	03	02	01	00	HEX.
	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	0	0	1	0	0	1	0	1	25


Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A14, \overline{CE} , \overline{OE} = V_{IL}

TC58257AP/AF-17LV, TC58257AP/AF-20LV TC58257AP/AF-25LV

OUTLINE DRAWINGS (TC58257AP)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

**TC58257AP/AF-17LV, TC58257AP/AF-20LV
TC58257AP/AF-25LV**

OUTLINE DRAWINGS (TC58257AF)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

OTP

TMM24256BP/BF-17, -20

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ 7.0	V
P _D	Power Dissipation	1.0/0.6*	W
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	0 ~ 70	°C

*: Plastic Flat Package

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	4.75	5.00	5.25	V
V _{PP}	V _{PP} Power Supply Voltage	2.0	V _{CC}	V _{CC} +0.6	V

D.C. AND OPERATING CHARACTERISTICS (T_a=0 ~ 70°C, V_{CC}=5V±5%)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
I _{CC1}	Supply Current (Standby)	$\overline{CE}=V_{IH}$	-	-	30	mA
I _{CC2}	Supply Current (Active)	$\overline{CE}=V_{IL}$	-	-	100	mA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =0 ~ V _{CC} +0.6V	-	-	±10	μA
I _{LO}	Output Leakage Current	V _{OUT} =0.4V ~ V _{CC}	-	-	±10	μA

TMM24256BP/BF-17, -20

A.C. CHARACTERISTICS (Ta=0~70°C, VCC=5V±5%, Vpp=2.0V~VCC+0.6V)

SYMBOL	PARAMETER	TMM24256BP/BF-17		TMM24256BP/BF-20		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	-	170	-	200	ns
t _{CE}	\overline{CE} to Output Valid	-	170	-	200	ns
t _{OE}	\overline{OE} to Output Valid	-	70	-	70	ns
t _{DF1}	\overline{CE} to Output in High-Z	0	60	0	60	ns
t _{DF2}	\overline{OE} to Output in High-Z	0	60	0	60	ns
t _{OH}	Output Data Hold Time	0	-	0	-	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and C =100pF
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V~2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	-	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TMM24256BP/BF-17, -20

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE I)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

D.C. AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	10C	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.95	1.0	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	150	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	130	ns

A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TMM24256BP/BF-17, -20

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE II)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	6.0	6.25	6.5	V
V _{PP}	V _{PP} Power Supply Voltage	12.5	12.75	13.0	V

D.C. AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	100	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	150	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	130	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate cnd C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

TMM24256BP/BF-17, -20

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAMMING MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
2. Removing the device from socket and setting the device in socket with $V_{PP}=12.5V\pm 0.5V$ or $V_{PP}=12.75V\pm 0.25V$ may cause permanent damage to the device.
 3. The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TMM24256BP/BF-17, -20

OPERATION INFORMATION

The TMM24256BP/BF's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

PIN-NAME (NUMBER)		\overline{CE} (20)	\overline{OE} (22)	V_{PP} (1)	V_{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read Operation ($T_a=0 \sim 70^\circ\text{C}$)	Read	L	L	5V	5V	Data Out	Active
	Output Deselect	*	H			High Impedance	
	Standby	H	*			High Impedance	Standby
Program Operation ($T_a=25 \pm 5^\circ\text{C}$)	Program	L	H	1)	1)	Data In	Active
	Program Inhibit	H	H	12.5V	6V	High Impedance	
	Program Verify	*	L	12.75V ²⁾	6.25V ²⁾	Data Out	

Note: H; V_{IH} , L; V_{IL} , *; V_{IH} or V_{IL}

1); HIGH SPEED PROGRAMMING MODE I

2); HIGH SPEED PROGRAMMING MODE II

READ MODE

The TMM24256BP/BF has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming the $\overline{CE}=\overline{OE}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in high impedance state. So two or more TMM24256BP/BF's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

TMM24256BP/BF-17, -20

STANDBY MODE

The TMM24256BP/BF has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TMM24256BP/BF is placed in the standby mode which reduce the operating current to 30mA from 100mA (about 70% reduction) by applying TTL-high level and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM24256BP/BF are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TMM24256BP/BF is in the programming mode when the V_{pp} input is at 12.5V or 12.75V and \overline{CE} is at TTL-Low level under $\overline{OE}=V_{IH}$.

The TMM24256BP/BF can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} at V_{IL} and \overline{CE} at V_{IH} or V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (12.5V or 12.75V) is applied to V_{pp} terminal, a TTL high level \overline{CE} input inhibits the TMM24256BP/BF from being programmed.

Programming of two or more TMM24256BP/BF's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL Low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAMMING MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $V_{PP}=12.5V$. The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

HIGH SPEED PROGRAMMING MODE II


The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $V_{PP}=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).


When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

TMM24256BP/BF-17, -20

HIGH SPEED PROGRAMMING MODE I FLOW CHART



HIGH SPEED PROGRAMMING MODE II FLOW CHART



TMM24256BP/BF-17, -20

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM24256BP/BF which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TMM24256BP/BF by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when $12V$ is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TMM24256BP/BF.

SIGNATURE \ PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	0	1	0	1	0	1	0	0	54


Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A14, \overline{CE} , \overline{OE} = V_{IL}

TMM24256BP/BF-17, -20

OUTLINE DRAWINGS (TMM24256BP)

Unit in mm



Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.


2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TMM24256BP/BF-17, -20

OUTLINE DRAWINGS (TMM24256BF)

Unit in mm



Note: Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

TOSHIBA MOS MEMORY PRODUCTS

TMM24512AP/AF-20, -25

DESCRIPTION


The TMM24512AP/AF is a 65,536 words × 8 bits one time programmable read only memory, and molded in a 28 pin plastic package. The TMM24512AP/AF's access time is 200ns/250ns, and has low power standby mode which reduces the power dissipation without increasing access time. The electrical characteristics and programming method are the same as U.V. EPROM TMM27512AD's. Once programed, the TMM24512AP/AF can not be erased because of using plastic DIP without transparent window.

FEATURES


	-20	-25
V _{CC}	5V±5%	
t _{ACC}	200ns	250ns
I _{CC2}	120mA	
I _{CC1}	35mA	

- Full static operation
- High speed programming mode I, II
- Inputs and outputs TTL compatible
- Pin compatible with TMM27512D/AD
- Standard 28 pin DIP plastic package: TMM24512AP
: TMM24512AF
- Plastic Flat Package

BLOCK DIAGRAM



PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A15	Address Inputs
00 ~ 07	Outputs (Inputs)
CE	Chip Enable Input
OE/V _{PP}	Output Enable Input / Program Supply Voltage
V _{CC}	Power Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE \ PIN	CE (20)	OE/V _{PP} (22)	V _{CC} (28)	00 ~ 07 (11~13, 15~19)	POWER
Read	L	L	5V	Data Out	Active
Output Deselect	*	H		High Impedance	
Standby	H	*		High Impedance	
Program	L	V _{PP}	6V1) 2) 6.25V	Data In	Active
Program Inhibit	H	V _{PP}		High Impedance	
Program Verify	L	L		Data Out	

*: H or L 1); HIGH SPEED PROGRAMMING MODE I
2); HIGH SPEED PROGRAMMING MODE II

TMM24512AP/AF-20, -25

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	VCC Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ 7.0	V
P _D	Power Dissipation	1.0/0.6*	W
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	0 ~ 70	°C

*: Plastic Flat Package

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	VCC Power Supply Voltage	4.75	5.00	5.25	V

D.C. AND OPERATING CHARACTERISTICS (T_a=0 ~ 70°C, V_{CC}=5V±5%)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
I _{CC1}	Supply Current (Standby)	$\overline{CE}=V_{IH}$	-	-	35	mA
I _{CC2}	Supply Current (Active)	$\overline{CE}=V_{IL}$	-	-	120	mA
V _{OH}	Output High Voltage	I _{OH} =-400μA	-	2.4	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} =0 ~ V _{CC} +0.6V	-	-	±10	μA
I _{ILO}	Output Leakage Current	V _{OUT} =0.4V ~ V _{CC}	-	-	±10	μA

TMM24512AP/AF-20, -25

A.C. CHARACTERISTICS (Ta=0~70°C, VCC=5V±5%)

SYMBOL	PARAMETER	TMM24512AP/AF-20		TMM24512AP/AF-25		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	-	200	-	250	ns
t _{CE}	\overline{CE} to Output Valid	-	200	-	250	ns
t _{OE}	\overline{OE} to Output Valid	-	70	-	100	ns
t _{DF1}	\overline{CE} to Output in High-Z	0	60	0	90	ns
t _{DF2}	\overline{OE} to Output in High-Z	0	60	0	90	ns
t _{OH}	Output Data Hold Time	0	-	0	-	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L=100pF
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V~2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.0V, Outputs 0.8V and 2.0V

CAPACITANCE* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN1}	Input Capacitance	V _{IN} =0V	-	4	6	pF
C _{IN2}	\overline{OE}/V_{PP} Input Capacitance	V _{IN} =0V	-	50	60	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TMM24512AP/AF-20, -25

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE I)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.0	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

D.C. AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	120	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE}/V_{PP} Hold Time	-	2	-	-	μs
t _{PRT}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.95	1.0	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t _{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TMM24512AP/AF-20, -25

PROGRAM OPERATION (HIGH SPEED PROGRAMMING MODE II)

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.0	-	$V_{CC}+1.0$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V
V_{CC}	V_{CC} Power Supply Voltage	6.0	6.25	6.5	V
V_{PP}	V_{PP} Power Supply Voltage	12.5	12.75	13.0	V

D.C. AND OPERATING CHARACTERISTICS ($T_a=25\pm 5^\circ\text{C}$, $V_{CC}=6.25\text{V}\pm 0.25\text{V}$, $V_{PP}=12.75\text{V}\pm 0.25\text{V}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	± 10	μA
V_{OH}	Output High Voltage	$I_{OH}=-400\mu\text{A}$	2.4	-	-	V
V_{OL}	Output Low Voltage	$I_{OL}=2.1\text{mA}$	-	-	0.4	V
I_{CC}	V_{CC} Supply Current	-	-	-	120	mA
I_{PP2}	V_{PP} Supply Current	$V_{PP}=13.0\text{V}$	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS ($T_a=25\pm 5^\circ\text{C}$, $V_{CC}=6.25\text{V}\pm 0.25\text{V}$, $V_{PP}=12.75\text{V}\pm 0.25\text{V}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Setup Time	-	2	-	-	μs
t_{AH}	Address Hold Time	-	2	-	-	μs
t_{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t_{OEH}	\overline{OE}/V_{PP} Hold Time	-	2	-	-	μs
t_{PRT}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t_{DS}	Data Setup Time	-	2	-	-	μs
t_{DH}	Data Hold Time	-	2	-	-	μs
t_{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t_{VCS}	V_{CC} Setup Time	-	2	-	-	μs
t_{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.095	0.1	0.105	ms
t_{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t_{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

A.C. TEST CONDITIONS


- Output load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

TMM24512AP/AF-20, -25

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAMMING MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



Note 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously of after V_{pp} .

2. Removing the device from socket and setting the device in socket with $V_{pp}=12.5V\pm 0.5V$ or $V_{pp}=12.75V\pm 0.25V$ may cause permanent damage to the device.
3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

OPERATION INFORMATION

The TMM24512AP/AF's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN NAMES (NUMBER)	\overline{CE} (20)	\overline{OE}/V_{PP} (22)	V_{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read Operation ($T_a=0 \sim 70^\circ\text{C}$)	Read		L	L	5V	Data Out	Active
	Output Deselect		*	H		High Impedance	
	Standby		H	*		High Impedance	Standby
Program Operation ($T_a=25 \pm 5^\circ\text{C}$)	Program		L	V_{PP}	6V ¹⁾	Data In	Active
	Program Inhibit		H	V_{PP}		High Impedance	
	Program Verify		L	L	6.25V ²⁾	Data Out	

Note: H; V_{IH} , L; V_{IL} , *; V_{IH} or V_{IL}

1); HIGH SPEED PROGRAMMING MODE I

2); HIGH SPEED PROGRAMMING MODE II

READ MODE

The TMM24512AP/AF has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming the $\overline{CE}=\overline{OE}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{CE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TMM24512AP/AF's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

TMM24512AP/AF-20, -25

STANDBY MODE

The TMM24512AP/AF has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TMM24512AP/AF is placed in the standby mode which reduce the operating current to 35mA from 120mA (about 70% reduction) by applying TTL-high level and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TMM24512AP/AF are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TMM24512AP/AF is in the programming mode when the \overline{OE}/V_{pp} input is at 12.5V or 12.75V and \overline{CE} is at TTL-Low level. The TMM24512AP/AF can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{CE} at V_{IL} and \overline{OE}/V_{pp} at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that program voltage (12.5V or 12.75V) is applied to V_{pp} terminal, a TTL high level \overline{CE} input inhibits the TMM24512AP/AF from being programmed. Programming of two or more TMM24512AP/AF's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL Low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAMMING MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $\overline{OE}/V_{pp}=12.5V$. The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.

HIGH SPEED PROGRAMMING MODE II


The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $\overline{OE}/V_{pp}=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).


When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.

TMM24512AP/AF-20, -25

HIGH SPEED PROGRAMMING MODE I FLOW CHART



HIGH SPEED PROGRAMMING MODE II FLOW CHART



TMM24512AP/AF-20, -25

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TMM24512AP/AF which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TMM24512AP/AF by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TMM24512AP/AF.

PINS	A0	07	06	05	04	03	02	01	00	HEX.
SIGNATURE	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	0	0	0	1	0	1	0	1	15


Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A15, \overline{CE} , \overline{OE} = V_{IL}

TMM24512AP/AF-20, -25

OUTLINE DRAWINGS (TMM24512AP)

Unit in mm



Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.

2. This value is measured at the end of leads.

3. All dimensions are in millimeters.

TMM24512AP/AF-20, -25

TOSHIBA MOS MEMORY PRODUCTS

TC54256AP/AF-150


DESCRIPTION

The TC54256AP/AF is a 32,768 word × 8 bit one time programmable read only memory, and molded in a 28 pin plastic package. The TC54256AP/AF's access time is 150ns and has low power standby mode which reduces the power dissipation without increasing access time. The electrical characteristics and programming method are the same as U.V. EPROM TC57256AD's. Once programed, the TC54256AP/AF can not be erased because of using plastic DIP without transparent window.


FEATURES

- Peripheral circuit: CMOS
Memory cell : N-MOS
- Low power dissipation
Active : 30mA/6.7MHz
Standby: 100µA
- Fast access time: 150ns
- Single 5V power supply
- Full static operation
- High speed programming mode I; II
- Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P, TMM23256P, EPROM TMM27256D/AD, TC57256D/AD, One time PROM TMM24256P/AP and TC54256P
- Standard 28 pin DIP plastic package: TC54256AP
- Plastic Flat Package: TC54256AF

PIN CONNECTION (TOP VIEW)



BLOCK DIAGRAM



PIN NAMES

A0~A14	Address Inputs
O0~O7	Outputs (Inputs)
CE	Chip Enable Input
OE	Output Enable Input
Vpp	Program Supply Voltage
Vcc	Vcc Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	PIN	CE (20)	OE (22)	Vpp (1)	Vcc (28)	O0~O7 (11~13, 15~19)	POWER
Read		L	L	5V	5V	Data Out	Active
Output Deselect	*	H	High Impedance				
Standby	H	*	High Impedance			Standby	
Program		L	H	12.3V ¹⁾	6V ¹⁾	Data In	Active
Program Inhibit	H	H	2)	High Impedance			
Program Verify	*	L	12.75V ²⁾	6.25V	Data Out		

* H or L 1); HIGH SPEED PROGRAM MODE I,
2); HIGH SPEED PROGRAM MODE II

TC54256AP/AF-150

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	VCC Power Supply Voltage	-0.6 ~ 7.0	V
V_{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V_{IN}	Input Voltage	-0.6 ~ 7.0	V
$V_{I/O}$	Input/Output Voltage	-0.6 ~ $V_{CC}+0.5$	V
P_D	Power Dissipation	1.5	W
T_{SOLDER}	Soldering Temperature Time	260 · 10	°C · sec
T_{STRG}	Storage Temperature	-65 ~ 125	°C
T_{OPR}	Operating Temperature	-40 ~ 85	°C

READ OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.2	-	$V_{CC}+0.3$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	
V_{CC}	VCC Power Supply Voltage	4.50	5.00	5.50	
V_{PP}	Vpp Power Supply Voltage	$V_{CC}-0.6$	V_{CC}	$V_{CC}+0.6$	

DC and OPERATING CHARACTERISTICS ($T_a=-40 \sim 85^\circ\text{C}$, $V_{CC}=5\text{V}\pm 10\%$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I_{LI}	Input Current	$V_{IN}=0\text{V} \sim V_{CC}$	-	-	± 10	μA	
I_{CC01}	Operating Current	$\overline{CE}=0\text{V}$	$f=6.7\text{MHz}$	-	-	30	mA
I_{CC02}			$f=1\text{MHz}$	-	-	15	
I_{CCS1}	Standby Current	$\overline{CE}=V_{IH}$	-	-	1	mA	
I_{CCS2}		$\overline{CE}=V_{CC}-0.2\text{V}$	-	-	100		μA
V_{OH}	Output High Voltage	$I_{OH}=-400\mu\text{A}$	2.4	-	-	V	
V_{OL}	Output Low Voltage	$I_{OL}=2.1\text{mA}$	-	-	0.4	V	
I_{PP1}	Vpp Current	$V_{PP}=V_{CC}\pm 0.6\text{V}$	-	-	± 10	μA	
I_{LO}	Output Leakage Current	$V_{OUT}=0.4\text{V} \sim V_{CC}$	-	-	± 10	μA	

TC54256AP/AF-150

AC CHARACTERISTICS (Ta=-40~85°C, VCC=5V±10%, VPP=VCC±0.6V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
t _{ACC}	Address Access Time	$\overline{CE}=\overline{OE}=V_{IL}$	-	150	ns
t _{CE}	\overline{CE} to Output Valid	$\overline{OE}=V_{IL}$	-	150	
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IL}$	-	70	
t _{DF1}	\overline{CE} to Output in High-Z	$\overline{OE}=V_{IL}$	0	60	
t _{DF2}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IL}$	0	60	
t _{OH}	Output Data in Hold Time	$\overline{CE}=\overline{OE}=V_{IL}$	0	-	

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L=100pF
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE * (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	-	4	6	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	-	8	12	

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TC54256AP/AF-150

HIGH SPEED PROGRAM MODE I

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	V

DC and OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA
V _{ID}	A9 Auto Select Voltage	-	11.5	12.0	12.5	V

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{OES}	\overline{OE} Setup Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.95	1	1.05	ms
t _{OPW}	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	100	ns
t _{DFP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	90	ns

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

HIGH SPEED PROGRAM OPERATION II

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	V
V _{PP}	V _{PP} Power Supply Voltage	12.50	12.75	13.00	V

DC AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA
V _{ID}	A9 Auto Select Voltage	-	11.5	12.0	12.5	V

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	0	-	-	ns
t _{CEH}	\overline{CE} Hold Time	-	0	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VPS}	V _{PP} Setup Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}=V_{IH}$	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IH}$	-	-	100	ns
t _{DEP}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IH}$	-	-	90	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V to 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC54256AP/AF-150

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAM MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAM MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .

2. Removing the device from socket and setting the device in socket with $V_{PP}=12.5V$ ($12.75V$) may cause permanent damage to the device.

3. The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC54256AP/AF-150

OPERATION INFORMATION

The TC54256AP/AF's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN NAMES (NUMBER)		\overline{CE} (20)	\overline{OE} (22)	V_{PP} (1)	V_{CC} (28)	00 ~ 07 11 ~ 13, 15 ~ 19)	POWER
Read Operation ($T_a = -40 \sim 85^\circ\text{C}$)	Read	L	L	5V	5V	1)	5V	Data Out	Active
	Output Deselect	*	H					High Impedance	
	Standby	H	*					High Impedance	Standby
Program Operation ($T_a = 25 \pm 5^\circ\text{C}$)	Program	L	H	1.5V	1)	1)	6V	Data In	Active
	Program Inhibit	H	H	2)	2)	2)	6.25V	High Impedance	
	Program Verify	*	L	12.75V	6.25V	6.25V	6.25V	Data Out	

Note: H; V_{IH} , L; V_{IL} , *; V_{IH} or V_{IL} , 1); HIGH SPEED PROGRAM MODE I
2); HIGH SPEED PROGRAM MODE II

READ MODE

The TC54256AP/AF has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) controls the output buffers, independent of device selection. Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{CE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more TC54256AP/AF's can be connected together on a common bus line. When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC54256AP/AF has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC54256AP/AF is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

TC54256AP/AF-150

PROGRAM MODE

Initially, when received by customers, all bits of the TC54256AP/AF are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC54256AP/AF is in the programming mode when the V_{pp} input is at 12.5V and \overline{CE} is at TTL-Low level under $\overline{OE}=V_{IH}$. The TC54256AP/AF can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE} at V_{IL} and \overline{CE} at V_{IH} or V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V or +12.75V) is applied to V_{pp} terminal, a TTL high level \overline{CE} input inhibits the TC54256AP/AF from being programmed. Programming of two or more TC54256AP/AF's in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} and \overline{OE} may be commonly connected, and a TTL Low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE I

The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.5V) is applied to the V_{pp} terminal with $V_{CC}=6V$. The programming is achieved by applying a single TTL low level lms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode. If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times). After correctly programming the selected address, the additional program pulse with width of 3 times more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{pp}=5V$.

HIGH SPEED PROGRAM MODE II

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the Vpp terminal with VCC=6.25V.

The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with VCC=Vpp=5V.

TC54256AP/AF-150


HIGH SPEED PROGRAM MODE I

FLOW CHART



HIGH SPEED PROGRAM MODE II

FLOW CHART



TC54256AP/AF-150

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC54256AP/AF which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC54256AP/AF by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TC54256AP/AF.

SIGNATURE \ PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	1	1	0	0	0	1	0	0	C4

Notes: A9=12V±0.5V


A1 ~ A8, A10 ~ A14, \overline{CE} , \overline{OE} = V_{IL}

TC54256AP/AF-150

OUTLINE DRAWINGS (DIP28-P-600)

• TC54256AP

Unit in mm



Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.

2. This value is measured at the end of leads.


3. All dimensions are in millimeters.

TC54256AP/AF-150

OUTLINE DRAWINGS (SOP28-P-450)

• TC54256AF

Unit in mm



Note: Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

TOSHIBA MOS MEMORY PRODUCTS

TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20


DESCRIPTION

The TC54512AP/AF is a 65,536 word × 8 bit CMOS one time programmable read only memory, and molded in a 28 pin plastic package. For read operation, the TC54512AP/AF's access time is 170ns/200ns, and the TC54512AP/AF operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the \overline{CE} input. Advanced CMOS technology reduces the maximum active current to 30mA/5.9MHz and standby current to 100 μ A. The electrical characteristics and programming method are the same as U.V. EPROM TC57512AD's. Once programmed, the TC54512AP/AF can not be erased because of using plastic DIP without transparent window.


FEATURES

- Peripheral circuit: CMOS
Memory cell : N-MOS
- Fast access time:
TC54512AP/AF-17 170ns
TC54512AP/AF-20 200ns
- Low power dissipation
Active : 30mA/5.9MHz
Standby: 100 μ A
- Full static operation
- High speed programming mode I, II
- Inputs and outputs TTL compatible
- Standard 28 pin DIP plastic package: TC54512AP
28 pin plastic Flat Package : TC54512AF

PIN CONNECTION (TOP VIEW)



BLOCK DIAGRAM



PIN NAMES

A0 ~ A15	Address Inputs
00 ~ 07	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}/V_{pp}	Output Enable Input / Program Supply Voltage
V_{CC}	Power Supply Voltage (+5V)
GND	Ground

MODE SELECTION

MODE	PIN	\overline{CE} (20)	\overline{OE}/V_{pp} (22)	V_{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read		L	L	5V	Data Out	Active
Output Deselect		*	H		High Impedance	
Standby		H	*		High Impedance	
Program		L	V_{pp}	6v ¹⁾	Data In	Active
Program Inhibit		H	V_{pp}		High Impedance	
Program Verify		L	L	6.25V ²⁾	Data Out	

*: H or L 1): HIGH SPEED PROGRAMMING MODE I
2): HIGH SPEED PROGRAMMING MODE II

TC54512AP-17, TC54512AF-17

TC54512AP-20, TC54512AF-20

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V _{IN}	Input Voltage	-0.6 ~ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ~ V _{CC} +0.5	V
P _D	Power Dissipation	1.5	W
T _{SOLDER}	Soldering Temperature·Time	260 · 10	°C·sec
T _{STG}	Storage Temperature	-65 ~ 125	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC54512AP/AF-17/TC54512AP/AF-20
T _a	Operating Temperature	-40 ~ 85°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA	
I _{LO}	Output Leakage Current	V _{OUT} =0.4 ~ V _{CC}	-	-	±10	μA	
I _{CCO1}	Operating Current	$\overline{CE}=0V$	f=5.9MHz	-	-	30	mA
I _{CCO2}		I _{OUT} =0mA	f=1MHz	-	-	10	
I _{CCS1}	Standby Current	$\overline{CE}=V_{IH}$		-	-	1	mA
I _{CCS2}		$\overline{CE}=V_{CC}-0.2V$		-	-	100	μA
V _{IH}	Input High Voltage	-	2.2	-	V _{CC} +0.3	V	
V _{IL}	Input Low Voltage	-	-0.3	-	0.8	V	
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{PPI}	V _{PP} Current	V _{PP} =0 ~ V _{CC} +0.6	-	-	±10	μA	

TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20

A.C. CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	TC54512AP/AF-17		TC54512AP/AF-20		UNIT
			MIN.	MAX.	MIN.	MAX.	
t_{ACC}	Address Access Time	$\overline{CE}=\overline{OE}=V_{IL}$	-	170	-	200	ns
t_{CE}	\overline{CE} to Output Valid	$\overline{OE}=V_{IL}$	-	170	-	200	ns
t_{OE}	\overline{OE} to Output Valid	$\overline{CE}=V_{IL}$	-	70	-	70	ns
t_{DF1}	\overline{CE} to Output in High-Z	$\overline{OE}=V_{IL}$	0	60	0	60	ns
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IL}$	0	60	0	60	ns
t_{OH}	Output Data Hold Time	$\overline{CE}=\overline{OE}=V_{IL}$	0	-	0	-	ns

A.C. TEST CONDITIONS


- Output Load : 1 TTL Gate and $C_L=100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN1}	Input Capacitance	$V_{IN}=0\text{V}$	-	4	6	pF
C_{IN2}	\overline{OE}/V_{pp} Input Capacitance	$V_{IN}=0\text{V}$	-	50	60	pF
C_{OUT}	Output Capacitance	$V_{OUT}=V$	-	8	12	pF

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS



TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20

HIGH SPEED PROGRAM MODE I

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.2	-	$V_{CC}+1.0$	V
V_{IL}	Input Low Voltage	-0.3	-	0.8	V
V_{CC}	V_{CC} Power Supply Voltage	5.75	6.0	6.25	V
V_{PP}	V_{PP} Power Supply Voltage	12.0	12.5	13.0	V

DC and OPERATING CHARACTERISTICS ($T_a=25\pm 5^\circ\text{C}$, $V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	± 10	μA
V_{OH}	Output High Voltage	$I_{OH}=-400\mu\text{A}$	2.4	-	-	V
V_{OL}	Output Low Voltage	$I_{OL}=2.1\text{mA}$	-	-	0.4	V
I_{CC}	V_{CC} Supply Current	-	-	-	30	mA
I_{PP2}	V_{PP} Supply Current	$V_{PP}=13.0V$	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS ($T_a=25\pm 5^\circ\text{C}$, $V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Setup Time	-	2	-	-	μs
t_{AH}	Address Hold Time	-	2	-	-	μs
t_{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t_{OEH}	\overline{OE}/V_{PP} Hold Time	-	2	-	-	μs
t_{PRT}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t_{DS}	Data Setup Time	-	2	-	-	μs
t_{DH}	Data Hold Time	-	2	-	-	μs
t_{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t_{VCS}	V_{CC} Setup Time	-	2	-	-	μs
t_{PW}	Initial Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.95	1.0	1.05	ms
t_{OPW}	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t_{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t_{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20

HIGH SPEED PROGRAM MODE II

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	V
V _{CC}	V _{CC} Power Supply Voltage	6.0	6.25	6.5	V
V _{PP}	V _{PP} Power Supply Voltage	12.5	12.75	13.0	V

DC and OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	V _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	2	-	-	μs
t _{OEH}	\overline{OE}/V_{PP} Hold Time	-	2	-	-	μs
t _{PRI}	\overline{OE}/V_{PP} Pulse Rise Time	-	50	-	-	ns
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VR}	\overline{OE}/V_{PP} Recovery Time	-	2	-	-	μs
t _{VCS}	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	$\overline{CE}=V_{IL}$, $\overline{OE}/V_{PP}=V_{PP}$	0.095	0.1	0.105	ms
t _{DV}	Data Valid from \overline{CE}	$\overline{OE}/V_{PP}=V_{IL}$	-	-	1	μs
t _{DF}	\overline{CE} to Output in High-Z	$\overline{OE}/V_{PP}=V_{IL}$	-	-	130	ns

AC TEST CONDITIONS


- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V ~ 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20

TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I ($V_{CC}=6V\pm 0.25V$, $V_{PP}=12.5V\pm 0.5V$)

HIGH SPEED PROGRAMMING MODE II ($V_{CC}=6.25V\pm 0.25V$, $V_{PP}=12.75V\pm 0.25V$)



- Note 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
2. Removing the device from socket and setting the device in socket with $V_{pp}=12.5\pm 0.5V$ or $V_{pp}=12.75\pm 0.25V$ may cause permanent damage to the device.
 3. The V_{pp} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20

OPERATION INFORMATION

The TC54512AP/AF's six operation modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN NAMES (NUMBER)		\overline{CE} (20)	\overline{OE} (22)	V_{pp} (1)	V_{CC} (28)	00 ~ 07 (11 ~ 13, 15 ~ 19)	POWER
Read Operation ($T_a = -40 \sim 85^\circ\text{C}$)	Read	L	L	5V	5V	Data Out		Active	
	Output Deselect	*	H			High Impedance			
	Standby	H	*			High Impedance		Standby	
Program Operation ($T_a = 25 \pm 5^\circ\text{C}$)	Program	L	H	$12.5V^{1)}$	$6V^{1)}$	Data In		Active	
	Program Inhibit	H	H			High Impedance			
	Program Verify	*	L	$12.75V^{2)}$	$6.25V^{2)}$	Data Out			

Note: H; V_{IH} , L; V_{IL} , *: V_{IH} or V_{IL} , 1); HIGH SPEED PROGRAM MODE I
2); HIGH SPEED PROGRAM MODE II

READ MODE

The TC54512AP/AF has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE} = \overline{OE} = V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{CE} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

TC54512AP-17, TC54512AF-17

TC54512AP-20, TC54512AF-20

OUTPUT DESELECT MODE

Assuming that $\overline{CE}=V_{IH}$ or $\overline{OE}=V_{IH}$, the outputs will be in a high impedance state. So two or more TC54512AP/AF's can be connected together on a common bus line. When \overline{CE} is decode for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC54512AP/AF has a low power standby mode controlled by the CE signal. By applying a high level to the \overline{CE} input, the TC54512AP/AF is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC54512AP/AF are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC54512AP/AF is in the programming mode when the \overline{OE}/V_{pp} input is at 12.5V or 12.75V and \overline{CE} is at TTL-Low level. The TC54512AP/AF can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with \overline{OE}/V_{pp} at V_{IL} and \overline{CE} at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V or +12.75V) is applied to V_{pp} terminal, a high level \overline{CE} input inhibits the TC54512AP/AF from being programmed. Programming of two or more TC54512AP/AF's in parallel with different data is easily accomplished. That is, all inputs except for CE may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} of the desired device only and TTL high level signal is applied to the other devices.

TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20

HIGH SPEED PROGRAM MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $\overline{OE}/V_{PP}=12.5V$.

The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.

HIGH SPEED PROGRAM MODE II

The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $\overline{OE}/V_{PP}=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=5V$.

TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20

HIGH SPEED PROGRAM MODE I


FLOW CHART



TC54512AP-17, TC54512AF-17
TC54512AP-20, TC54512AF-20

HIGH SPEED PROGRAM MODE II

FLOW CHART



TC54512AP-17, TC54512AF-17 TC54512AP-20, TC54512AF-20

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC54512AP/AF which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC54512AP/AF by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TC54512AP/AF.

SIGNATURE \ PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	V_{IH}	1	0	0	0	0	1	0	1	85


Notes: A9=12V±0.5V

A1 ~ A8, A10 ~ A15, \overline{CE} , \overline{OE} = V_{IL}

**TC54512AP-17, TC54512AF-17
TC54512AP-20, TC54512AF-20**

OUTLINE DRAWINGS (TC54512AP) DIP28-P-600

Unit in mm




Note: Package width and length do not include mold protrusion,
allowable mold protrusion is 0.15mm.

TC54512AP-17, TC54512AF-17
TC54512AP-20, TC54512AF-20

OUTLINE DRAWINGS (TC54512AF) SOP28-P-450


Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC541000P/F-20, -25 TC541001P/F-20, -25

BLOCK DIAGRAM



MODE SELECTION

MODE \ PIN	PGM	\overline{CE}	\overline{OE}	V_{PP}	V_{CC}	00 ~ 07	POWER
Read	H	L	L	5V	5V	Data Out	Active
Output Deselect	*	*	H			High Impedance	
Standby	*	H	*			High Impedance	Standby
Program	L	L	H	12.75V	6.25V	Data In	Active
Program Inhibit	*	H	*			High Impedance	
	H	L	H			High Impedance	
Program Verify	H	L	L			Data Out	

*: H or L

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V_{CC}	V_{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V_{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
V_{IN}	Input Voltage	-0.6 ~ 7.0	V
$V_{I/O}$	Input/Output Voltage	-0.6 ~ $V_{CC}+0.5$	V
P_d	Power Dissipation	1.5	W
T_{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec
T_{STRG}	Storage Temperature	-65 ~ 125	°C
T_{OPR}	Operating Temperature	-40 ~ 85	°C

TC541000P/F-20, -25
TC541001P/F-20, -25

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	4.75	5.00	5.25	
V _{PP}	V _{PP} Power Supply Voltage	V _{CC} -0.6	V _{CC}	V _{CC} +0.6	

D.C. and OPERATING CHARACTERISTICS (T_a=-40 ~ 85°C, V_{CC}=5V±5%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA	
I _{CC01}	Operating Current	\overline{CE} =0V I _{OUT} =0mA	f=5.0MHz	-	-	30	mA
I _{CC02}			f=1MHz	-	-	10	
I _{CCS1}	Standby Current	\overline{CE} =V _{IH}	-	-	1	mA	
I _{CCS2}		\overline{CE} =V _{CC} -0.2V	-	-	100	μA	
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
I _{PP1}	V _{PP} Current	V _{PP} =V _{CC} ±0.6V	-	-	±10	μA	
I _{LO}	Output Leakage Current	V _{OUT} =0.4V ~ V _{CC}	-	-	±10	μA	

A.C. CHARACTERISTICS (T_a=-40 ~ 85°C, V_{CC}=5V±5%, V_{PP}=V_{CC}±0.6V)

SYMBOL	PARAMETER	TC541000P-20/TC541001P-20		TC541000P-25/TC541001P-25		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	-	200	-	250	ns
t _{CE}	\overline{CE} to Output Valid	-	200	-	250	
t _{OE}	\overline{OE} to Output Valid	-	70	-	100	
t _{PGM}	\overline{PGM} to Output Valid	-	70	-	100	
t _{DF1}	\overline{CE} to Output in High-Z	0	60	0	90	
t _{DF2}	\overline{OE} to Output in High-Z	0	60	0	90	
t _{DF3}	\overline{PGM} to Output in High-Z	0	60	0	90	
t _{OH}	Output Data Hold Time	0	-	0	-	

A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L=100pF
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V to 2.4V
- Timing Measurement Reference Level: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V

TC541000P/F-20, -25


TC541001P/F-20, -25

CAPACITANCE* ($T_a=25^\circ\text{C}$, $f=1\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN}=0V$	-	4	8	pF
C_{OUT}	Output Capacitance	$V_{OUT}=0V$	-	10	12	

* This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{IH}	Input High Voltage	2.2	-	V _{CC} +1.0	V
V _{IL}	Input Low Voltage	-0.3	-	0.8	
V _{CC}	V _{CC} Power Supply Voltage	6.00	6.25	6.50	
V _{PP}	V _{PP} Power Supply Voltage	12.50	12.75	13.00	

D.C. AND OPERATING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _{CC}	-	-	±10	μA
V _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	-	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

A.C. PROGRAMMING CHARACTERISTICS (T_a=25±5°C, V_{CC}=6.25±0.25V, V_{PP}=12.75±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	-	2	-	-	μs
t _{AH}	Address Hold Time	-	2	-	-	μs
t _{CES}	\overline{CE} Setup Time	-	2	-	-	μs
t _{CEH}	\overline{CE} Hold Time	-	2	-	-	μs
t _{DS}	Data Setup Time	-	2	-	-	μs
t _{DH}	Data Hold Time	-	2	-	-	μs
t _{VS}	V _{PP} Setup Time	-	2	-	-	μs
t _{PW}	Program Pulse Width	-	0.095	0.1	0.105	ms
t _{OE}	\overline{OE} to Output Valid	-	-	-	100	ns
t _{DF2}	\overline{OE} to Output in High-Z	$\overline{CE}=V_{IL}$	-	-	90	ns


A.C. TEST CONDITIONS

- Output Load : 1 TTL Gate and C_L (100pF)
- Input Pulse Rise and Fall Time : 10ns Max.
- Input Pulse Levels : 0.45V and 2.4V
- Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

TC541000P/F-20, -25
TC541001P/F-20, -25

HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note: 1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
2. Removing the device from socket and setting the device in socket with $V_{pp}=12.75V$ may cause permanent damage to the device.
3. The V_{pp} supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the V_{pp} terminal. When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC54100P/F-20, -25 TC541001P/F-20, -25

OPERATION INFORMATION

The TC54100P/F/TC541001P/F's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

		$\overline{\text{PGM}}$	$\overline{\text{CE}}$	$\overline{\text{OE}}$	V_{PP}	V_{CC}	00 ~ 07	POWER
READ OPERATION ($T_a = -40 \sim 85^\circ\text{C}$)	Read	H	L	L	5V	5V	Data Out	Active
	Output Deselct	*	*	H			High Impedance	
	Standby	*	H	*			High Impedance	Standby
PROGRAM OPERATION ($T_a = 25 \pm 5^\circ\text{C}$)	Program	L	L	H	12.75V	6.25V	Data In	Active
	Program Inhibit	*	H	*			High Impedance	
		H	L	H			High Impedance	
	Program Verify	H	L	L			Data Out	

Note: H; V_{IH} , L; V_{IL} , *; V_{IH} or V_{IL}

READ MODE

The TC54100P/F/TC541001P/F has three control functions. The chip enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection.

The output enable ($\overline{\text{OE}}$) and the program control ($\overline{\text{PGM}}$) control the output buffers, independent of device selection.

Assuming in that $\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$ and $\overline{\text{PGM}} = V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{\text{CE}} = V_{IL}$, $\overline{\text{PGM}} = V_{IH}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of $\overline{\text{OE}}$.

And assuming that $\overline{\text{CE}} = \overline{\text{OE}} = V_{IL}$ and all addresses are valid, the output data is valid at the outputs after t_{PGM} from the rising edge of $\overline{\text{PGM}}$.

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE}} = V_{IH}$ or $\overline{\text{OE}} = V_{IH}$, the outputs will be in a high impedance state.

So two or more ROMs can be connected together on a common bus line.

When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.

TC541000P/F-20, -25

TC541001P/F-20, -25

STANDBY MODE

The TC541000P/F/TC541001P/F has a low power standby mode controlled by the \overline{CE} signal. By applying a high level to the \overline{CE} input, the TC541000P/F/TC541001P/F is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC541000P/F/TC541001P/F are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC541000P/F/TC541001PF can be programmed any location at anytime — either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{pp} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC541000P/F/TC541001P/F from being programmed. Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

TC541000P/F-20, -25
TC541001P/F-20, -25

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{PP} terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.

The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

TC541000P/F-20, -25 TC541001P/F-20, -25

HIGH SPEED PROGRAM OPERATION

FLOW CHART



TC541000P/F-20, -25
TC541001P/F-20, -25

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC541000P/F/TC541001P/F which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC541000P/F/TC541001P/F by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} . These two codes possess an odd parity with the parity bit of MSB (07).

The following table shows electric signature of TC541000P/F/TC541001P/F.

SIGNATURE		PINS	A0	07	06	05	04	03	02	01	00	HEX. DATA
Manufacture Code			V_{IL}	1	0	0	1	1	0	0	0	98
Device Code	TC541000P/F		V_{IH}	1	0	0	0	0	1	1	0	86
	TC541001P/F			0	0	0	0	0	1	1	1	07

Notes: A9=12V±0.5V


A1 ~ A8, A10 ~ A16, \overline{CE} , \overline{OE} = V_{IL}

\overline{PGM} = V_{IH}

TC541000P/F-20, -25
TC541001P/F-20, -25

OUTLINE DRAWINGS

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC541000P/F-20, -25
TC541001P/F-20, -25

OUTLINE DRAWINGS

Plastic FP

Unit: mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC541000P/F-20, -25
TC541001P/F-20, -25

MROM

TOSHIBA MOS MEMORY PRODUCTS

TC531000CP-12, TC531000CP TC531000CF-12, TC531000CF

DESCRIPTION


The TC531000CP/CF is a 1,048,576 bits read only memory organized as 131,072 words by 8 bits with a low bit cost, thus being suitable for use in program memory of micro-processor, especially character generator. The TC531000CP/CF using CMOS technology is most suitable for low power applications where battery operation are required. The TC531000CP/CF has one chip enable input \overline{CE}/CE , programmable for device selection.

FEATURES

TC531000CP/CF	120ns Version	150ns Version
Access Time (max.)	120ns	150ns
Power Dissipation Operation Current (max.)	40mA	35mA
Power Dissipation Standby Current (max.)	20 μ A	20 μ A

- Single 5V Power Supply
- All Inputs and Outputs: TTL Compatible
- Three State Outputs
- Fully Static Operation
- Programmable Chip Enable
- Package
Plastic DIP: TC531000CP
Plastic FP : TC531000CF


PIN CONNECTION



PIN NAMES

A0 ~ A16	Address Inputs
D0 ~ D7	Data Outputs
\overline{CE}/CE	Chip Enable Input
VDD	Power Supply
GND	Ground

BLOCK DIAGRAM



TC531000CP-12, TC531000CP

TC531000CF-12, TC531000CF

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.5 ~ 7.0	V
V _{IN}	Input Voltage	-0.5 ~ V _{DD}	
V _{OUT}	Output Voltage	0 ~ V _{DD}	
P _D	Power Dissipation	1.0/0.6 *	W
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	-40 ~ 70	
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C•sec

Note: * Plastic FP

DC OPERATING CONDITIONS (Ta=-40~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

DC and OPERATING CHARACTERISTICS (Ta=-40~70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	±1.0	μA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$, V _{OUT} =0 ~ V _{DD}	-	±5.0		
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	3.2	-		
I _{DDS1}	Standby Current	CE=0.8V (\overline{CE} =2.2V)	-	2		
I _{DDS2}	Standby Current	CE=0.2V (\overline{CE} =V _{DD} -0.2V)	-	20	μA	
I _{DDO1}	Operating Current	V _{IN} =V _{IH} /V _{IL} I _{OUT} =0mA	t _{cycle} =120ns	-	50	mA
			t _{cycle} =150ns	-	45	
I _{DDO2}	Operating Current	V _{IN} =V _{DD} -0.2V/0.2V I _{OUT} =0mA	t _{cycle} =120ns	-	40	
			t _{cycle} =150ns	-	35	

CAPACITANCE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
C _{IN}	Input Capacitance	f=1MHz, Ta=25°C	-	10	pF
C _{OUT}	Output Capacitance	f=1MHz, Ta=25°C	-	10	

Note: This parameter is periodically sampled and is not 100% tested.

TC531000CP-12, TC531000CP TC531000CF-12, TC531000CF


AC CHARACTERISTICS ($V_{DD}=5V\pm 10\%$, $T_a=-40\sim 70^\circ C$)

SYMBOL	PARAMETER	120ns Version		150ns Version		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{cycle}	Cycle Time	120	-	150	-	ns
t_{ACC}	Access Time	-	120	-	150	
t_{CE}	Chip Enable Access Time	-	120	-	150	
t_{CED}	Output Disable Time	-	50	-	50	
t_{OH}	Output Hold Time	5	-	5	-	

AC TEST CONDITION

- Output Load : 100pF + 1TTL
- Input Levels : 0.6V, 2.4V
- Timing Measurement Reference Levels
 - Input : 0.8V, 2.2V
 - Output : 0.8V, 2.0V
- Input Rise and Fall Time : 5ns

TIMING WAVEFORMS



OPERATING MODE

MODE	$\overline{CE}(CE)$	$A_0 \sim 16$	Outputs	Power
Read	L(H)	Valid	Data Out	Operating
Standby	H(L)	*	High-Z	Standby


H: V_{IH} , L: V_{IL} , *: V_{IH} or V_{IL}

TC531000CP-12, TC531000CP
TC531000CF-12, TC531000CF

OUTLINE DRAWINGS

Plastic DIP (DIP28-P-600)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC531000CP-12, TC531000CP
TC531000CF-12, TC531000CF

Plastic FP (SOP28-P-450)

unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC531000CP-12, TC531000CP
TC531000CF-12, TC531000CF

TOSHIBA MOS MEMORY PRODUCTS

TC531001CP-12, TC531001CP TC531001CF-12, TC531001CF

DESCRIPTION

The TC531001CP/CF is a 1,048,576 bits read only memory organized as 131,072 words by 8 bits with a low bit cost, thus being suitable for use in program memory of micro-processor, and data memory, especially character generator. The TC531001CP/CF using CMOS technology is most suitable for low power applications where battery operations are required.


The TC531001CP/CF has one chip enable input \overline{CE} for device selection.

FEATURES

TC531001CP/CF	120ns Version	150ns Version
Access Time (max.)	120ns	150ns
Power Dissipation Operating Current (max.)	40mA	35mA
Power Dissipation Standby Current (max.)	20 μ A	20 μ A

- Single 5V Power Supply
- All Inputs and Outputs: TTL Compatible
- Three State Outputs
- Fully Static Operation
- Package Plastic DIP: TC531001CP
Plastic FP : TC531001CF


PIN CONNECTION



PIN NAMES

A0 ~ A16	Address Inputs
D0 ~ D7	Data Outputs
\overline{OE}	Output Enable Input
\overline{CE}	Chip Enable Input
V _{DD}	Power Supply
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC531001CP-12, TC531001CP TC531001CF-12, TC531001CF

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.5 ~ 7.0	V
V _{IN}	Input Voltage	-0.5 ~ V _{DD}	V
V _{OUT}	Output Voltage	0 ~ V _{DD}	V
P _D	Power Dissipation	1.0/0.6 *	W
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	-40 ~ 70	°C
T _{SOLDER}	Soldering Temperature Time	260 • 10	°C•sec

Note: * Plastic FP

DC OPERATING CONDITIONS (Ta=-40~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

DC and OPERATING CHARACTERISTICS (Ta=-40~70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	CONDITION	MIN.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	±1.0	μA	
I _{LO}	Output Leakage Current	$\overline{CE}=V_{IH}$, V _{OUT} =0V ~ V _{DD}	-	±5.0	μA	
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	3.2	-	mA	
I _{DDS1}	Standby Current	$\overline{CE}=2.2V$	-	2	mA	
I _{DDS2}	Standby Current	$\overline{CE}=V_{DD}-0.2V$	-	200	μA	
I _{DDO1}	Operating Current	V _{IN} =V _{IH} /V _{IL} I _{OUT} =0mA	t _{cycle} =120ns	-	50	mA
			t _{cycle} =150ns	-	45	
I _{DDO2}		V _{IN} =V _{DD} -0.2V/0.2V I _{OUT} =0mA	t _{cycle} =120ns	-	40	
			t _{cycle} =150ns	-	35	

CAPACITANCE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
C _{IN}	Input Capacitance	f=1MHz, Ta=25°C	-	10	pF
C _{OUT}	Output Capacitance	f=1MHz, Ta=25°C	-	10	


Note: This parameter is periodically sampled and is not 100% tested.

TC531001CP-12, TC531001CP
TC531001CF-12, TC531001CF

OUTLINE DRAWINGS

Plastic DIP (DIP32-P-600)

Unit in mm




Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC531001CP-12, TC531001CP
TC531001CF-12, TC531001CF

Plastic FP (SOP32-P-525)

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

TC531001CP-12, TC531001CP
TC531001CF-12, TC531001CF

TOSHIBA MOS MEMORY PRODUCTS

TC531024P-12, TC531024P-15

DESCRIPTION

The TC531024P is a 1,048,576 bits read only memory organized as 65,536 words by 16 bits with a low bit cost, thus being suitable for use in program memory of micro-processor, and data memory, especially character generator. The TC531024P using CMOS technology is most suitable for low power applications where battery operations are required.

The TC531024P is moulded in a 40 pin standard plastic package, 0.6 inch in width.

FEATURES

TC531024P		-12	-15
Access Time	(max)	120ns	150ns
Power Dissipation			
Operation Current	(max)	40mA	35mA
Power Dissipation			
Standby Current	(max)	20µA	20µA

- Single 5V Power Supply

- All Inputs and Outputs: TTL Compatible
- Three State Outputs
- Fully Static Operation
- Pin Compatible with 1M EPROM TC571024D
- Package

Plastic DIP: TC531024P


PIN CONNECTION (TOP VIEW)

N.C.	1	40	VDD
CE	2	39	N.C.
D15	3	38	N.C.
D14	4	37	A15
D13	5	36	A14
D12	6	35	A13
D11	7	34	A12
D10	8	33	A11
D9	9	32	A10
D8	10	31	A9
GND	11	30	GND
D7	12	29	A8
D6	13	28	A7
D5	14	27	A6
D4	15	26	A5
D3	16	25	A4
D2	17	24	A3
D1	18	23	A2
D0	19	22	A1
OE	20	21	A0

PIN NAMES

A0 ~ A15	Address Inputs
D0 ~ D15	Data Outputs
OE	Output Enable Input
CE	Chip Enable Input
VDD	Power Supply
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC531024P-12, TC531024P-15

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.5 ~ 7.0	V
V _{IN}	Input Voltage	-0.5 ~ V _{DD}	V
V _{OUT}	Output Voltage	0 ~ V _{DD}	V
P _D	Power Dissipation	1.0	W
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	0 ~ 70	°C
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec

DC OPERATING CONDITIONS (Ta=0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

DC and OPERATING CHARACTERISTICS (Ta=0~70°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	±1.0	μA	
I _{LO}	Output Leakage Current	\overline{CE} =V _{IH} , V _{OUT} =0V ~ V _{DD}	-	±5.0		
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	-	mA	
I _{OL}	Output Low Current	V _{OL} =0.4V	3.2	-		
I _{DDS1}	Standby Current	\overline{CE} =2.2V	-	2		
I _{DDS2}	Standby Current	\overline{CE} =V _{DD} -0.2V	-	20	μA	
I _{DDO1}	Operating Current	V _{IN} =V _{IH} /V _{IL} I _{OUT} =0mA	t _{cycle} =120ns	-	50	mA
			t _{cycle} =150ns	-	45	
I _{DDO2}		V _{IN} =V _{DD} -0.2V, 0.2V I _{OUT} =0mA	t _{cycle} =120ns	-	40	
			t _{cycle} =150ns	-	35	

CAPACITANCE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
C _{IN}	Input Capacitance	f=1MHz, Ta=25°C	-	10	pF
C _{OUT}	Output Capacitance	f=1MHz, Ta=25°C	-	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

TC531024P-12, TC531024P-15


AC CHARACTERISTICS (Ta=0~70°C, VDD=5V±10%)

SYMBOL	PARAMETER	120ns Version		150ns Version		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{cycle}	Cycle Time	120	-	150	-	ns
t _{ACC}	Access Time	-	120	-	150	
t _{CE}	Chip Enable Access Time	-	120	-	150	
t _{OE}	Output Enable Access Time	-	70	-	70	
t _{CED}	Output Disable Time from \overline{CE}	-	50	-	50	
t _{OED}	Output Disable Time from \overline{OE}	-	50	-	50	
t _{OH}	Output Hold Time	5	-	5	-	

AC TEST CONDITIONS

Output Load : 100pF + 1TTL
 Input Levels : 0.6V, 2.4V
 Timing Measurement Reference Levels Input: 0.8V, 2.2V
 Output: 0.8V, 2.0V
 Input Rise and Fall Time : 5ns

TIMING WAVEFORMS



OPERATION MODE


MODE	\overline{CE}	\overline{OE}	A0~15	Outputs	Power
Read	L	L	Valid	Data Out	Operating
Standby	H	*	*	High-Z	Standby
Output Deselect	L	H	*	High-Z	Operating

H: V_{IH}, L: V_{IL}, *: V_{IH} or V_{IL}

TC531024P-12, TC531024P-15

OUTLINE DRAWINGS DIP40-P-600

Unit in mm



Note: Package width and length do not include mold protrusion, allowable mold protrusion is 0.15mm.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

TOSHIBA MOS MEMORY PRODUCTS

TC534000P

DESCRIPTION


The TC534000P is a 4,194,304 bits read only memory organized as 524,288 words by 8 bits with a low bit cost, thus being suitable for use in program memory of micro-processor, and data memory, especially character generator. The TC534000P using CMOS technology is most suitable for low power applications where battery operations are required.

The TC534000P has one programmable chip enable input \overline{CE}/CE for device selection. The TC534000P is moulded in a 32 pin standard plastic package, 0.6 inch in width.

FEATURES

- Single 5V Power Supply
- Access Time: 250ns (Max.)
- Power Dissipation
 - Operating Current: 30mA (Max.)
 - Standby Current : 20 μ A (Max.)
- All Inputs and Outputs: TTL Compatible
- Three State Outputs
- 32 pin 600 mil width Plastic DIP
- Fully Static Operation
- Programmable Chip Enable


PIN CONNECTION



PIN NAMES

A0 ~ A18	Address Inputs
D0 ~ D7	Data Outputs
\overline{OE}	Output Enable Input
CE/\overline{CE}	Chip Enable Input
VDD	Power Supply
GND	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC534000P

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{DD}	Power Supply Voltage	-0.5 ~ 7.0	V
V _{IN}	Input Voltage	-0.5 ~ V _{DD}	V
V _{OUT}	Output Voltage	0 ~ V _{DD}	V
P _D	Power Dissipation	1.0	W
T _{STG}	Storage Temperature	-55 ~ 150	°C
T _{OPR}	Operating Temperature	-40 ~ 85	°C
T _{SOLDER}	Soldering Temperature · Time	260 · 10	°C · sec

D.C. OPERATING CONDITIONS (Ta=-40 ~ 85°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	-	V _{DD} +0.3	
V _{IL}	Input Low Voltage	-0.3	-	0.8	

D.C. and OPERATING CHARACTERISTICS (Ta=-40 ~ 85°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I _{IL}	Input Leakage Current	V _{IN} =0 ~ V _{DD}	-	±1.0	μA
I _{LO}	Output Leakage Current	\overline{CE} =V _{IH} , V _{OUT} =0V ~ V _{DD}	-	±5.0	μA
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	-	mA
I _{OL}	Output Low Current	V _{OL} =0.4V	2.0	-	mA
I _{DDS1}	Standby Current	\overline{CE} =V _{IH}	-	2	mA
I _{DDS2}	Standby Current	\overline{CE} =V _{DD} and V _{IN} =0V(V _{DD})	-	20	μA
I _{DDO1}	Operating Current	V _{IN} =V _{IH} /V _{IL} , t _{cycle} =250ns	-	40	mA
I _{DDO2}		V _{IN} =V _{DD} /0V, t _{cycle} =250ns	-	30	

CAPACITANCE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
C _{IN}	Input Capacitance	f=1MHz, Ta=25°C	-	8	pF
C _{OUT}	Output Capacitance	f=1MHz, Ta=25°C	-	10	

Note: This parameter is periodically sampled and is not 100% tested.


A.C. CHARACTERISTICS (Ta=-40 ~ 85°C, V_{DD}=5V±10%)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
t _{CYC}	Cycle Time	250	-	ns
t _{ACC}	Access Time	-	250	
t _{CE}	Chip Enable Access Time	-	250	
t _{OE}	Output Enable Access Time	-	100	
t _{CED}	Output Disable Time	-	80	
t _{OED}	Output Disable Time from \overline{OE}	-	80	
t _{OH}	Output Hold Time	10	-	

AC TEST CONDITIONS

Output Load : 100pF + 1TTL
 Input Levels : 0.6V, 2.4V
 Timing Measurement Reference Levels Input : 0.8V, 2.2V
 Output: 0.8V, 2.0V
 Input Rise and Fall Time : 5ns

TIMING WAVEFORMS



OPERATION MODE


MODE	\overline{CE} (CE)	\overline{OE}	A0 ~ 18	Outputs	Power
Read	L(H)	L	Valid	Data Out	Operating
Standby	H(L)	*	*	High-Z	Standby
Output Deselect	L(H)	H	*	High-Z	Operating

H: V_{IH}, L: V_{IL}, *: V_{IH} or V_{IL}

TC53400P

OUTLINE DRAWINGS

Unit: mm



Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.32 leads.

Note: Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

ELECTRONIC COMPONENTS BUSINESS SECTOR (ECBS) SALES OFFICES

NORTHWEST REGION

Toshiba America, Inc.
1220 Midas Way
Sunnyvale, CA 94086
TEL: (408) 737-9844
FAX: (408) 737-9905

SOUTHWEST REGION

Toshiba America, Inc.
15621 Redhill Ave.
Suite 205
Tustin, CA 92680
TEL: (714) 259-0368
FAX: (714) 259-9438

CENTRAL REGION

Toshiba America, Inc.
1 Parkway North
Suite 500
Deerfield, IL 60015-2547
TEL: (312) 945-1500
TWX: 29-7131
FAX: (312) 945-1044

SOUTHCENTRAL REGION

Toshiba America, Inc.
777 E. Campbell Road
Suite 650
Richardson, TX 75081
TEL: (214) 480-0470
FAX: (214) 235-4114

EASTERN REGION

Toshiba America, Inc.
25 Mall Road
5th Floor
Burlington, MA 01803
TEL: (617) 272-4352
TWX: 710 321-6730
FAX: (617) 272-3089

SOUTHEAST REGION

Toshiba America, Inc.
Waterford Centre
5555 Triangle Parkway
Suite 300
Norcross, GA 30092
TEL: (404) 368-0203
FAX: (404) 368-0075

TOSHIBA

TOSHIBA AMERICA, INC.

ELECTRONIC COMPONENTS BUSINESS SECTOR

MST-0018