

TOSHIBA AMERICA, INC.

TOSHIBA LOGIC TC74HC SERIES

**LOGIC
TC74HC SERIES**



**LOGIC
TC74HC SERIES**

October 1988

INTRODUCTION

During the last several years, the scale of integration of LSI's has increased rapidly. Because of this progress, heat radiation has become a big problem, similar to the way that bipolar LSI's have been struggling for many years, it is well known that only CMOS technology can reduce this problem. The use of CMOS technology has been increasing in the field of LSI's such as high performance microprocessors and large capacity memories. Additionally, high speed CMOS devices utilizing microlithography technology have been developed as general purpose logic IC's interfacing with these high performance LSI's.

Since the introduction of the TC74HCxxx series as a high speed CMOS logic family as a new generation in 1982, TOSHIBA has produced 176 type numbers to the present time for use a variety of applications. Because the 74HC series is a CMOS design, it is susceptible to latch-up; and because of a thin gate oxide structure, electrostatic discharge (ESD) is also a problem. TOSHIBA has been working on development of CMOS devices which overcome these problems.

In response to the latch-up and ESD issues, and, as a consequence of improvements in design rules and processes, TOSHIBA has revised the TC74HCxxx series and now produces the TC74HCxxxA series. This revision has ample capacity for handling ESD as well as the elimination of latch-up in normal applications. The TC74HCxxxA series also provides an increased speed of operation of 20% to 30% over the original series. The original TC74HCxxx series will be replaced with the "A" revision series which is upward compatible. Presently, TOSHIBA produces 100 TC74HCxxxA part types and will have more than 200 part types by the middle of 1989.

This book provides technical information on TOSHIBA's TC74HCxxxA series of high speed C²MOS devices. In addition, this book contains technical information on TC74HCxxx products for which the "A" versions are still under development.

The information contained in this data book is subject to change without notice.

NOTE: TOSHIBA does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and TOSHIBA reserves the right, at any time without notice, to change said circuitry.

© 1988 TOSHIBA Corporation
All Rights Reserved

CHANGE-OVER TO THE NEW ENHANCED VERSION
 (Announce of the discontinuation of current products)

TOSHIBA has been producing 176 types of TC74HCxxx series since 1982 which are well accepted in the world-wide market place.

The last year, TOSHIBA started supplying a new enhanced version which is employed with refined design and process technologies resulting the higher performance of AC characteristics, ESDS, and reliability etc.

Now TOSHIBA recommends customers to replace the current version with the new enhanced version. Already 100 part-numbers of current 74HCxxx series are announced in July '88 to be discontinued at the end of March '89.

In this time period customers are kindly requested to change-over from the current version to the new enhanced version.

The new enhanced version is named TC74HCxxxA series available both in DIP and SOP which will surely, TOSHIBA believes, satisfy custom's requirement.

[Maintenance-Discontinued TYPE LIST.]

TYPE NO.		TYPE NO.		TYPE NO.		TYPE NO.		TYPE NO.	
TC74HC	00P/F	TC74HC	77P/F	TC74HC	163P/F	TC74HC	283P/F	TC74HC	574P/F
	02P/F		85P/F		164P/F		298P/F		595P
	03P/F		109P/F		165P/F		299P		597P/F
	04P/F		125P/F		166P/F		323P		640P/F
	U04P/F		126P/F		174P/F		367P/F		T640P/F
	T04P/F		131P/F		175P/F		368P/F		643P/F
	08P/F		132P/F		238P/F		373P/F		T643P/F
	10P/F		133P/F		240P/F		374P/F		646P
	11P/F		137P/F		T240P/F		T374P/F		T646P
	14P/F		138P/F		241P/F		375P/F		648P
TC74HC	20P/F	TC74HC	T138P/F	TC74HC	T241P	TC74HC	386P/F	TC74HC	T648P
	21P/F		139P/F		244P/F		390P/F		651P
	27P/F		151P/F		T244P/F		393P/F		T651P
	32P/F		154P		245P/F		533P/F		652P
	42P/F		155P/F		T245P/F		534P/F		T652P
	51P/F		157P/F		251P/F		540P/F		688P/F
	73P/F		158P/F		257P/F		541P/F		4002P/F
	74P/F		160P/F		258P/F		563P/F		4075P/F
	75P/F		161P/F		273P/F		564P/F		T7007P/F
	76P/F		162P		280P/F		573P/F		7266P/F

CONTENTS

1.	HIGH SPEED CMOS PRODUCT GUIDE	6
2.	HIGH SPEED CMOS SELECTION GUIDE	11
3.	PRODUCT OUTLINE OF THE TC74HCxxxA SERIES	47
3-1	Features	50
3-2	Method of Designating the TC74HC Series	51
4.	EXPLANATION OF RATINGS AND STANDARDS	54
4-1	Maximum Ratings	54
4-2	Recommended Operating Conditions	55
4-3	DC Characteristics	56
4-4	AC Characteristics	60
5.	EXPLANATION OF IEC LOGIC SYMBOL	65
5-1	Symbol Composition	65
5-2	Qualifying symbol	65
5-3	Dependency Notation	69
6.	HOW TO READ MIL TYPE LOGIC SYMBOLS AND TRUTH TABLES	71
6-1	How to Read MIL type Logic Symbols	71
6-2	How to Read Truth Tables	73
7.	COMMON ELECTRICAL CHARACTERISTICS	74
7-1	Power Dissipation	74
7-2	Standardized Capacitance Power Dissipation (C_{PD}) Test Procedure	77
7-3	Output Current Characteristics	84
7-4	AC Electric Characteristics	86
7-5	Temperature Parameters of Various Characteristics	89
8.	PRECAUTIONS IN HANDLING	90
8-1	Electrostatic Discharge	90
8-2	Precaution in Handling	91
9.	PRECAUTIONS IN DESIGNING CIRCUITS	93
9-1	Input Processing	93
9-2	Design of Power Source	94
9-3	On Output Short-Circuit	94
9-4	Effect on Input of Slow Rise and Fall Time	95
9-5	Precautions for Wiring	96
9-6	Interface	97
9-7	Latch-Up	102
10.	DATA SHEETS	105
11.	OUTLINE DRAWINGS	801
12.	CROSS REFERENCE TABLE	809

1. HIGH SPEED CMOS PRODUCT GUIDE

Type Number	Function	Pin	Page
TC74HC 00AP/AF*	QUAD 2-INPUT NAND GATE	14	106
T00AP/AF	QUAD 2-INPUT NAND GATE	14	—
02AP/AF*	QUAD 2-INPUT NOR GATE	14	—
T02AP/AF*	QUAD 2-INPUT NOR GATE	14	109
03AP/AF*	QUAD 2-INPUT NAND GATE (OPEN DRAIN)	14	112
04AP/AF*	HEX INVERTER	14	115
T04AP/AF*	HEX INVERTER	14	118
U04AP/AF*	HEX INVERTER	14	121
05AP/AF	HEX INVERTER (OPEN DRAIN)	14	—
07AP/AF	HEX BUFFER (OPEN DRAIN)	14	—
TC74HC 08AP/AF*	QUAD 2-INPUT AND GATE	14	124
T08AP/AF	QUAD 2-INPUT AND GATE	14	—
09AP/AF	QUAD 2-INPUT AND GATE (OPEN DRAIN)	14	—
10AP/AF*	TRIPLE 3-INPUT NAND GATE	14	127
11AP/AF*	TRIPLE 3-INPUT AND GATE	14	130
14AP/AF*	HEX SCHMITT INVERTER	14	133
20AP/AF*	DUAL 4-INPUT NAND GATE	14	136
21AP/AF*	DUAL 4-INPUT AND GATE	14	139
27AP/AF*	TRIPLE 3-INPUT NOR GATE	14	142
30P/F	8-INPUT NAND GATE	14	145
TC74HC 32AP/AF	QUAD 2-INPUT OR GATE	14	148
T32AP/AF	QUAD 2-INPUT OR GATE	14	—
42AP/AF*	BCD TO DECIMAL DECODER	16	151
51AP/AF*	DUAL 2W-2I AND/OR INVERT GATE	14	155
73AP/AF	DUAL J-K FLIP-FLOP WITH CLEAR	14	159
74AP/AF*	DUAL D FLIP-FLOP WITH PRESET AND CLEAR	14	163
T74AP/AF	DUAL D FLIP-FLOP WITH PRESET AND CLEAR	14	—
75AP/AF	4-BIT D-TYPE LATCH	16	167
76AP/AF	DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR	16	171
77AP/AF	4-BIT D-TYPE LATCH	14	175
TC74HC 85AP/AF*	4-BIT MAGNITUDE COMPARATOR	16	179
86P/F	QUAD EXCLUSIVE OR GATE	14	184
T86AP/AF	QUAD EXCLUSIVE OR GATE	14	—
107P/F	DUAL J-K FLIP-FLOP WITH CLEAR	14	188
109AP/AF*	DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR	16	193
112P/F	DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR	16	197
113P/F	DUAL J-K FLIP-FLOP WITH PRESET	14	202
123P/F	DUAL MONOSTABLE MULTIVIBRATOR	16	207
123AP/AF	DUAL MONOSTABLE MULTIVIBRATOR (tw out=1.0 • Cx • Rx)	16	—
125AP/AF*	QUAD BUS BUFFER (3-STATE)	14	215
TC74HC 126AP/AF	QUAD BUS BUFFER (3-STATE)	14	215
131AP/AF	3-TO-8 LINE DECODER/LATCH	16	219
132AP/AF*	QUAD 2-INPUT SCHMITT NAND GATE	14	223
133AP/AF	13-INPUT NAND GATE	16	226
137AP/AF	3-TO-8 LINE DECODER/LATCH	16	229
T137P/F	3-TO-8 LINE DECODER/LATCH	16	234
138AP/AF*	3-TO-8 LINE DECODER	16	240
T138AP/AF*	3-TO-8 LINE DECODER	16	244
139AP/AF*	DUAL 2-TO-4 LINE DECODER	16	248
T139AP/AF	DUAL 2-TO-4 LINE DECODER	16	—

Type Number	Function	Pin	Page
TC74HC 147P/F	10-TO-4 LINE PRIORITY ENCODER	16	251
148P/F	8-TO-3 LINE PRIORITY ENCODER	16	255
151AP/AF*	8-CHANNEL MULTIPLEXER	16	260
153P/F	DUAL 4-CHANNEL MULTIPLEXER	16	264
154AP	4-TO-16 LINE DECODER	24	270
155AP/AF*	DUAL 2-TO-4 LINE DECODER	16	274
157AP/AF*	QUAD 2-CHANNEL MULTIPLEXER	16	278
T157AP/AF	QUAD 2-CHANNEL MULTIPLEXER	16	—
158AP/AF*	QUAD 2-CHANNEL MULTIPLEXER (INV.)	16	278
T158AP/AF	QUAD 2-CHANNEL MULTIPLEXER (INV.)	16	—
TC74HC 160AP/AF	SYNC.DECADE COUNTER WITH ASYNC.CLEAR	16	282
161AP/AF*	SYNC.BINARY COUNTER WITH ASYNC.CLEAR	16	282
162AP/AF	SYNC.DECADE COUNTER WITH SYNC.CLEAR	16	282
163AP/AF*	SYNC.BINARY COUNTER WITH SYNC.CLEAR	16	282
164AP/AF*	8-BIT SIPO SHIFT REGISTER	14	292
T164AP/AF	8-BIT SIPO SHIFT REGISTER	14	—
165AP/AF*	8-BIT PISO SHIFT REGISTER	16	296
166AP/AF*	8-BIT PISO SHIFT REGISTER	16	302
173P/F	QUAD D-TYPE REGISTER (3-STATE)	16	308
174AP/AF*	HEX D FLIP-FLOP WITH CLEAR	16	313
TC74HC T174AP/AF	HEX D FLIP-FLOP WITH CLEAR	16	—
175AP/AF*	QUAD D FLIP-FLOP WITH CLEAR	16	317
181P	ALTHMETIC LOGIC UNIT	24	321
182P/F	LOOK AHEAD CARRY LOGIC	16	332
190P/F	BCD UP/DOWN COUNTER	16	339
191P/F	4-BIT BINARY UP/DOWN COUNTER	16	339
192P/F	SYNC.UP/DOWN DECADE COUNTER	16	349
193P/F	SYNC.UP/DOWN BINARY COUNTER	16	349
194P/F	4-BIT PIPO SHIFT REGISTER	16	358
195P/F	4-BIT PIPO SHIFT REGISTER	16	364
TC74HC 221P/F	DUAL MONOSTABLE MULTIVIBRATOR	16	370
221AP/AF	DUAL MONOSTABLE MULTIVIBRATOR ($t_w \text{ out} = 1.0 \cdot C_x \cdot R_x$)	16	—
237P/F	3-TO-8 LINE DECODER/LATCH	16	378
238AP/AF	3-TO-8 LINE DECODER	16	384
240AP/AF	OCTAL BUS BUFFER (3-STATE/INV.)	20	388
T240AP/AF	OCTAL BUS BUFFER (3-STATE/INV.)	20	392
241AP/AF	OCTAL BUS BUFFER (3-STATE)	20	388
T241AP/AF	OCTAL BUS BUFFER (3-STATE)	20	392
242P/F	QUAD BUS TRANSCEIVER (3-STATE/INV.)	14	396
243P/F	QUAD BUS TRANSCEIVER (3-STATE)	14	396
TC74HC 244AP/AF	OCTAL BUS BUFFER (3-STATE)	20	388
T244AP/AF	OCTAL BUS BUFFER (3-STATE)	20	392
245AP/AF	OCTAL BUS TRANSCEIVER (3-STATE)	20	401
T245AP/AF	OCTAL BUS TRANSCEIVER (3-STATE)	20	405
251AP/AF	8-CHANNEL MULTIPLEXER (3-STATE)	16	409
253P/F	DUAL 4-CHANNEL MULTIPLEXER (3-STATE)	16	264
257AP/AF*	QUAD 2-CHANNEL MULTIPLEXER (3-STATE)	16	413
T257AP/AF	QUAD 2-CHANNEL MULTIPLEXER (3-STATE)	16	—
258AP/AF	QUAD 2-CHANNEL MULTIPLEXER (3-STATE/INV.)	16	413
T258AP/AF	QUAD 2-CHANNEL MULTIPLEXER (3-STATE/INV.)	16	—

Type Number	Function	Pin	Page
TC74HC 259P/F	8-BIT ADDRESSABLE LATCH	16	417
266AP/AF	QUAD EXCLUSIVE NOR GATE	14	423
273AP/AF	OCTAL D FLIP-FLOP WITH CLEAR	20	426
T273AP/AF	OCTAL D FLIP-FLOP WITH CLEAR	20	—
279P/F	QUAD S-R LATCH	16	430
280AP/AF	9-BIT PARITY GENERATOR/CHECKER	14	434
283AP/AF*	4-BIT BINARY FULL ADDER	16	438
298AP/AF	QUAD 2-CHANNEL MULTIPLEXER/REGISTER	16	442
299AP/AF	8-BIT PIPO SHIFT REGISTER	20	446
323AP/AF	8-BIT PIPO SHIFT REGISTER	20	446
TC74HC 352AP/AF	DUAL 4-TO-1 MULTIPLEXER	16	—
353AP/AF	DUAL 4-TO-1 MULTIPLEXER (3-STATE)	16	—
354P/F	8-CHANNEL MULTIPLEXER/REGISTER	20	452
356P/F	8-CHANNEL MULTIPLEXER/REGISTER	20	458
365P/F	HEX BUS BUFFER (3-STATE)	16	464
366P/F	HEX BUS BUFFER (3-STATE/INV.)	16	464
367AP/AF*	HEX BUS BUFFER (3-STATE)	16	469
368AP/AF*	HEX BUS BUFFER (3-STATE/INV.)	16	469
373AP/AF	OCTAL D-TYPE LATCH (3-STATE)	20	473
T373P/F	OCTAL D-TYPE LATCH (3-STATE)	20	477
TC74HC 374AP/AF	OCTAL D-TYPE FLIP-FLOP (3-STATE)	20	482
T374AP/AF	OCTAL D-TYPE FLIP-FLOP (3-STATE)	20	486
375AP/AF	QUAD D-TYPE LATCH	16	490
377P/F	OCTAL D-TYPE FLIP-FLOP	20	494
386AP/AF	QUAD EXCLUSIVE OR GATE	14	499
390AP/AF*	DUAL DECADE COUNTER	16	502
393AP/AF*	DUAL BINARY COUNTER	14	508
423P/F	DUAL MONOSTABLE MULTIVIBRATOR	16	512
423AP/AF	DUAL MONOSTABLE MULTIVIBRATOR (tw out=1.0 • Cx • Rx)	16	—
533AP/AF	OCTAL D-TYPE LATCH (3-STATE/INV.)	20	473
TC74HC T533AP/AF	OCTAL D-TYPE LATCH (3-STATE/INV.)	20	—
534AP/AF	OCTAL D-TYPE FLIP-FLOP (3-STATE/INV.)	20	482
T534AP/AF	OCTAL D-TYPE FLIP-FLOP (3-STATE/INV.)	20	486
540AP/AF	OCTAL BUS BUFFER (3-STATE/INV.)	20	520
T540P/F	OCTAL BUS BUFFER (3-STATE/INV.)	20	524
541AP/AF	OCTAL BUS BUFFER (3-STATE)	20	520
T541P/F	OCTAL BUS BUFFER (3-STATE)	20	524
563AP/AF	OCTAL D-TYPE LATCH (3-STATE/INV.)	20	529
T563P/F	OCTAL D-TYPE LATCH (3-STATE/INV.)	20	533
564AP/AF	OCTAL D-TYPE FLIP-FLOP (3-STATE/INV.)	20	539
TC74HC T564P	OCTAL D-TYPE FLIP-FLOP (3-STATE/INV.)	20	543
573AP/AF	OCTAL D-TYPE LATCH (3-STATE)	20	529
T573P	OCTAL D-TYPE LATCH (3-STATE)	20	533
574AP/AF	OCTAL D-TYPE FLIP-FLOP (3-STATE)	20	539
T574P	OCTAL D-TYPE FLIP-FLOP (3-STATE)	20	543
590P	8-BIT BINARY COUNTER/REGISTER (3-STATE)	16	549
592P	8-BIT REGISTER/BINARY COUNTER	16	557
593AP/AF	8-BIT REGISTER/BINARY COUNTER (3-STATE)	20	—
595AP/AF*	8-BIT SHIFT REGISTER/LATCH (3-STATE)	16	565
597AP/AF	8-BIT LATCH/SHIFT REGISTER	16	571

Type Number	Function	Pin	Page
TC74HC 620P	OCTAL BUS TRANSCEIVER (3-STATE/INV.)	20	577
623P	OCTAL BUS TRANSCEIVER (3-STATE)	20	577
640AP/AF	OCTAL BUS TRANSCEIVER (3-STATE/INV.)	20	401
T640AP/AF	OCTAL BUS TRANSCEIVER (3-STATE/INV.)	20	405
643AP/AF	OCTAL BUS TRANSCEIVER (3-STATE)	20	401
T643AP/AF	OCTAL BUS TRANSCEIVER (3-STATE)	20	405
646AP	OCTAL BUS TRANSCEIVER/REGISTER (3-STATE)	24	582
T646AP	OCTAL BUS TRANSCEIVER/REGISTER (3-STATE)	24	588
648AP	OCTAL BUS TRANSCEIVER/REGISTER (3-STATE/INV.)	24	582
T648AP	OCTAL BUS TRANSCEIVER/REGISTER (3-STATE/INV.)	24	588
TC74HC 651AP	OCTAL BUS TRANSCEIVER/REGISTER (3-STATE/INV.)	24	593
T651AP	OCTAL BUS TRANSCEIVER/REGISTER (3-STATE/INV.)	24	599
652AP	OCTAL BUS TRANSCEIVER/REGISTE (3-STATE)	24	593
T652AP	OCTAL BUS TRANSCEIVER/REGISTER (3-STATE)	24	599
670P	4-WORD×4-BIT REGISTER FILE (3-STATE)	16	604
688AP/AF	8-BIT EQUALITY COMPARATOR	20	611
T688AP/AF	8-BIT EQUALITY COMPARATOR	20	—
690P	DECADE COUNTER REGISTER (3-STATE)	20	615
691P	4-BIT BINARY COUNTER REGISTER (3-STATE)	20	615
692P	DECADE COUNTER REGISTER (3-STATE)	20	627
TC74HC 693P	4-BIT BINARY COUNTER REGISTER (3-STATE)	20	627
696P	U/D DECADE COUNTER/REGISTER (3-STATE)	20	639
697P	U/D 4-BIT BINARY CTR./REGISTER (3-STATE)	20	639
698P	U/D DECADE COUNTER/REGISTER (3-STATE)	20	650
699P	4-BIT BINARY CTR./REGISTER (3-STATE)	20	650
4002AP/AF	DUAL 4-INPUT NOR GATE	14	662
4016AP/AF	QUAD BILATERAL SWITCH	14	—
4017P/F	DECADE COUNTER/DIVIDER	16	665
4020P/F	14-STAGE BINARY COUNTER	16	671
4022P/F	OCTAL COUNTER/DIVIDER	16	676
TC74HC 4024P/F	7-STAGE BINARY COUNTER	14	682
4028P/F	BCD-TO-DECIMAL DECODER	16	687
4040P/F	12-STAGE BINARY COUNTER	16	692
4049P/F	HEX BUFFER (INV.)	16	697
4050P/F	HEX BUFFER	16	697
4051AP/AF	8-CHANNEL ANALOG MULTIPLEXER	16	701
4052AP/AF	DUAL 4-CHANNEL ANALOG MULTIPLEXER	16	701
4053AP/AF*	TRIPLE 2-CHANNEL ANALOG MULTIPLEXER	16	701
4060P/F	14-STAGE BINARY COUNTER/OSCILATOR	16	708
4066P/F	QUAD BILATERAL SWITCH	14	714
TC74HC 4072P/F	DUAL 4-INPUT OR GATE	14	719
4075AP/AF	TRIPLE 3-INPUT OR GATE	14	723
4078P/F	8-INPUT OR/NOR GATE	14	726
4094P/F	8-BIT SIPO SHIFT REGISTER/LATCH (3-STATE)	16	730
40102P	DUAL BCD PROGRAMMABLE DOWN COUNTER	16	737
40103P	8-BIT BINARY PROGRAMMABLE DOWN COUNTER	16	737
40105AP/AF	4 BITS×16 WORDS FIFO REGISTER	16	748
4316AP	QUAD BILATERAL SWITCH	16	—
4351AP	8-CHANNEL ANALOG MULTIPLEXER	20	—
4352AP	DUAL 4-CHANNEL ANALOG MULTIPLEXER	20	—

Type Number	Function	Pin	Page
TC74HC 4353AP	TRIPLE 2-CHANNEL ANALOG MULTIPLEXER	20	—
4511P/F	BCD TO 7 SEGMENT LATCH/DECODER/DRIVER	16	755
4514P	4-TO-16 LINE DECODER/LATCH	24	762
4515P	4-TO-16 LINE DECODER/LATCH (INV.)	24	762
4518P/F	DUAL DECADE COUNTER	16	767
4520P/F	DUAL 4-BIT BINARY COUNTER	16	767
4538P/F	DUAL MONOSTABLE MULTIVIBRATOR	16	774
4543P/F	BCD TO 7 SEGMENT LATCH/DECODER/DRIVER	16	782
T7007AP/AF	HEX BUFFER	14	788
7240AP/AF	OCTAL BUS BUFFER (3-STATE/INV.)	20	—
TC74HC 7241AP/AF	OCTAL BUS BUFFER (3-STATE)	20	—
7244AP/AF	OCTAL BUS BUFFER (3-STATE)	20	—
7266AP/AF	QUAD EXCLUSIVE NOR GATE	14	423
7292P	PROGRAMMABLE DIVIDER/TIMER	16	791
7294P	PROGRAMMABLE DIVIDER/TIMER	16	791
7640AP/AF	OCTAL BUS TRANSCEIVER (3-STATE/INV.)	20	—
7643AP/AF	OCTAL BUS TRANSCEIVER (3-STATE)	20	—
7645AP/AF	OCTAL BUS TRANSCEIVER (3-STATE)	20	—

- All DIP 24pin products service as enclosure of the narrow type (300mil)
- — denotes the products under development
- TOSHIBA is expanding the number of "A" series
- The type numbers marked * have "FN" product

2.HIGH SPEED CMOS SELECTION GUIDE

GATE	NAND NOR AND OR INVERTER,BUFFER	74HC00A 74HCT00A 74HC03A 74HC10A 74HC20A 74HC90 74HC132A 74HC133A 74HC02A 74HCT02A 74HC27A 74HC4002A 74HC4078 74HC08A 74HCT08A 74HC09A 74HC11A 74HC21A 74HC32A 74HCT32A 74HC4072 74HC4075A 74HC4078 74HC04A 74HCT04A 74HC04A 74HC05A 74HC14A 74HC4049 74HC4050 74HCT7007A 74HC07A 74HC86 74HCT86A 74HC286A 74HC386A 74HC7286A 74HC14A 74HC132A 74HC51A 74HC4049 74HC4050
	EXCLUSIVE OR/NOR SCHMITT TRIGGER MULTI FUNCTION LEVEL SHIFTER	74HC125A 74HC126A 74HC240A 74HCT240A 74HC241A 74HCT241A 74HC244A 74HCT244A 74HC365 74HC366 74HC367A 74HC368A 74HC540A 74HCT540 74HC541A 74HCT541 74HCT240A 74HCT241A 74HCT244A
	BUS BUFFER	74HC242 74HC243 74HC245A 74HCT245A 74HC620 74HC623 74HC640A 74HCT640A 74HC643A 74HCT643A 74HC646A 74HCT646A 74HC648A 74HCT648A 74HC651A 74HCT651A 74HC652A 74HCT652A 74HC7640A 74HCT643A 74HCT645A
BUS TRANSCEIVER		
FLIP-FLOP	J-K FLIP-FLOP	74HC73A 74HC76A 74HC107 74HC109A 74HC112 74HC113
	D FLIP-FLOP	74HC74A 74HCT74A 74HC174A 74HC175A 74HC273A 74HC377 74HCT174
	3-STATE	74HC374A 74HCT374A 74HC534A 74HCT534A 74HC564A 74HCT564 74HC574A 74HCT574 74HC646A 74HCT646A 74HC648A 74HCT648A 74HC651A 74HCT651A 74HC652A 74HCT652A
LATCH		74HC75A 74HC77A 74HC259 74HC375A
	3-STATE	74HC373A 74HCT373 74HC533A 74HCT533 74HC563A 74HCT563 74HC573A 74HCT573
MULTI VIBRATOR		74HC123 74HC221 74HC423 74HC4538 74HC123A* 74HC221A* 74HC423A*
DECODER		74HC42A 74HC131A 74HC137A 74HCT137 74HC138A 74HCT138 74HC139A 74HC154A 74HC155A 74HC237 74HC238A 74HC4028 74HC4514 74HC4515
	7-SEGMENT	74HC4511 74HC4543
ENCODER		74HC147 74HC148
REGISTER		74HC164A 74HCT164A 74HC165A 74HC166A 74HC173 74HC194 74HC195 74HC299A 74HC323A 74HC595A 74HC597A 74HC4094
	MULTI PORT	74HC670
	FIFO	74HC40105A
COUNTER	BINARY	74HC161A 74HC163A 74HC191 74HC193 74HC393A 74HC590 74HC592 74HC593A 74HC691 74HC693 74HC697 74HC699 74HC4520
	DECADE	74HC160A 74HC162A 74HC190 74HC192 74HC390A 74HC690 74HC692 74HC696 74HC698 74HC4518
	DIVIDER	74HC4017 74HC4020 74HC4022 74HC4024 74HC4040 74HC4060 74HC40102 74HC40103 74HCT292 74HCT294
MULTIPLEXER	ANALOG	74HC4051A 74HC4052A 74HC4053A 74HC4351A 74HC4352A 74HC4353A
	DIGITAL	74HC151A 74HC153 74HC157A 74HCT157A 74HC158A 74HCT158A 74HC251A 74HC253 74HC257A 74HCT257 74HC258A 74HCT258A 74HC298A 74HC352A 74HC353A 74HC354 74HC356
ANALOG SWITCH		74HC4016 74HC4066 74HC4316A
COMPARATOR		74HC85A 74HC688A 74HCT688A
ADDER		74HC283A
ALU		74HC181 74HC182
PARITY TREE		74HC280A


Including under development type number

*)tw out=1.0•Cx•Rx

GATE

Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 00	QUAD 2-INPUT NAND GATE	LS00	4011, 7400	14
74HC T00	QUAD 2-INPUT NAND GATE	LS00	4011, 7400	14
74HC 03	QUAD 2-INPUT NAND GATE (OPEN DRAIN)	LS03	*40107, *5029	14
74HC 10	TRIPLE 3-INPUT NAND GATE	LS10	4023	14
74HC 20	DUAL 4-INPUT NAND GATE	LS20	4012	14
74HC 30	8-INPUT NAND GATE	LS30	4068	14
74HC 133	13-INPUT NAND GATE	LS133		16
74HC 02	QUAD 2-INPUT NOR GATE	LS02	4001	14
74HC T02	QUAD 2-INPUT NOR GATE	LS02	4001	14
74HC 27	TRIPLE 3-INPUT NOR GATE	LS27	4025, *4000	14
74HC4002	DUAL 4-INPUT NOR GATE	*LS25	4002	14
74HC4078	8-INPUT OR/NOR GATE		4078	14
74HC 08	QUAD 2-INPUT AND GATE	LS08	4081	14
74HC T08	QUAD 2-INPUT AND GATE	LS08	4081	14
74HC 09	QUAD 2-INPUT AND GATE (OPEN DRAIN)	LS09	4081	14
74HC 11	TRIPLE 3-INPUT AND GATE	LS11	4073	14
74HC 21	DUAL 4-INPUT AND GATE	LS21	4082	14
74HC 32	QUAD 2-INPUT OR GATE	LS32	4071	14
74HC 32	QUAD 2-INPUT OR GATE	LS32	4071	14
74HC4075	TRIPLE 3-INPUT OR GATE		4075	14
74HC4072	DUAL 4-INPUT OR GATE		4072	14
74HC4078	8-INPUT OR/NOR GATE		4078	14
74HC 04	HEX INVERTER	LS04	*4069U	14
74HC T04	HEX INVERTER	LS04	*4069U	14
74HC U04	HEX INVERTER (SINGLE STAGE)	*LS04	4069U, 7404U	14
74HC 05	HEX INVERTER (OPEN DRAIN)	*LS04	*4069U	14
74HC 51	DUAL 2W-2I AND/OR INVERT GATE	LS51	*4085	14
74HC 86	QUAD EXCLUSIVE OR GATE	LS86, LS386	4030	14
74HC T86	QUAD EXCLUSIVE OR GATE	LS88, LS386	4030	14
74HC 266	QUAD EXCLUSIVE NOR GATE (OPEN DRAIN)	LS266	4077	14
74HC7266	QUAD EXCLUSIVE NOR GATE	*LS266	4077	14
74HC 386	QUAD EXCLUSIVE OR GATE	LS86, LS386	4030	14
74HC 14	HEX SCHMITT INVERTER	LS14	4584	14
74HC 132	QUAD 2-INPUT SCHMITT NAND	LS132	4093	14

* Suggested alternative




GATE (Continued)

QUAD 2-INPUT NAND GATE WITH OPEN DRAIN OUTPUT

03

Positive logic: $Y = \overline{AB}$




HEX INVERTER

04 05

T04

U04

Positive logic: $Y = \overline{A}$




QUAD 2-INPUT AND GATE

08 09

T08


Positive logic: $Y = AB$



TRIPLE 3-INPUT NAND GATE

10


Positive logic: $Y = \overline{ABC}$



TRIPLE 3-INPUT AND GATE

11


Positive logic: $Y = ABC$



HEX SCHMITT INVERTER

14

Positive logic: $Y = \overline{A}$




GATE (Continued)

DUAL 4-INPUT NAND GATE

20


Positive logic: $Y = \overline{ABCD}$



DUAL 4-INPUT AND GATE

21


Positive logic: $Y = ABCD$



TRIPLE 3-INPUT NOR GATE

27


Positive logic: $Y = \overline{A+B+C}$



8-INPUT NAND GATE

30

Positive logic: $Y = \overline{ABCDEFGH}$




QUAD 2-INPUT OR GATE

32

T32

Positive logic: $Y = A+B$




DUAL 2 WIDE-2 INPUT AND/OR INVERT GATE

51

Positive logic: $1Y = \overline{1A \cdot 1B \cdot 1C + 1D \cdot 1E \cdot 1F}$

$2Y = 2A \cdot 2B + 2C \cdot 2D$




GATE (Continued)

QUAD 2-INPUT EXCLUSIVE-OR GATE

86

T86


Positive logic: $Y=A \oplus B = \overline{A}B + A\overline{B}$



QUAD 2-INPUT SCHMITT NAND GATE

132


Positive logic: $Y = \overline{AB}$



13-INPUT NAND GATE

133

Positive logic: $Y = \overline{ABCDEFGHIJKLM}$




QUAD 2-INPUT EXCLUSIVE-NOR GATE

266

7266


Positive logic: $Y = \overline{A \oplus B} = AB + \overline{A}\overline{B}$



QUAD 2-INPUT EXCLUSIVE-OR GATE

386


Positive logic: $Y=A \oplus B = \overline{A}B + A\overline{B}$



DUAL 4-INPUT NOR GATE

4002

Positive logic: $Y = \overline{A+B+C+D}$




GATE (Continued)

DUAL 4-INPUT OR GATE

4072


Positive logic: $Y=A+B+C+D$



TRIPLE 3-INPUT OR GATE

4075


Positive logic: $Y=A+B+C$



8-INPUT NOR GATE

4078


Positive logic: $Y=A+B+C+D+E+F+G+H$



BUFFER

Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 07	HEX BUFFER	LS07		14
74HCT7007	HEX BUFFER	*LS07		14
74HC4049	HEX BUFFER (INVERTING)		4049	16
74HC4050	HEX BUFFER		4050	16
74HC 125	QUAD BUS BUFFER	LS125	5024	14
74HC 126	QUAD BUS BUFFER	LS126	5025	14
74HC 240	OCTAL BUS BUFFER (INVERTING)	LS240		20
74HCT240	OCTAL BUS BUFFER (INVERTING)	LS240		20
74HC 241	OCTAL BUS BUFFER	LS241		20
74HCT241	OCTAL BUS BUFFER	LS241		20
74HC 244	OCTAL BUS BUFFER	LS244		20
74HCT244	OCTAL BUS BUFFER	LS244		20
74HC 365	HEX BUS BUFFER	LS365A		16
74HC 366	HEX BUS BUFFER (INVERTING)	LS366A		16
74HC 367	HEX BUS BUFFER	LS367A	5012	16
74HC 368	HEX BUS BUFFER (INVERTING)	LS368A		16
74HC 540	OCTAL BUS BUFFER (INVERTING)	LS540		20
74HCT540	OCTAL BUS BUFFER (INVERTING)	LS540		20
74HC 541	OCTAL BUS BUFFER	LS541		20
74HCT541	OCTAL BUS BUFFER	LS541		20
74HC7240	OCTAL BUS BUFFER (SCHMITT IN)	LS240		20
74HC7241	OCTAL BUS BUFFER (SCHMITT IN)	LS241		20
74HC7244	OCTAL BUS BUFFER (SCHMITT IN)	LS244		20
74HC 242	QUAD BUS TRANSCEIVER (INVERTING)	LS242		14
74HC 243	QUAD BUS TRANSCEIVER	LS243		14
74HC 245	OCTAL BUS TRANSCEIVER	LS245		20
74HCT245	OCTAL BUS TRANSCEIVER	LS245		20
74HC 620	OCTAL BUS TRANSCEIVER (INVERTING)	LS620		20
74HC 623	OCTAL BUS TRANSCEIVER	LS623		20
74HC 640	OCTAL BUS TRANSCEIVER (INVERTING)	LS640		20
74HCT640	OCTAL BUS TRANSCEIVER (INVERTING)	LS640		20
74HC 643	OCTAL BUS TRANSCEIVER	LS643		20
74HCT643	OCTAL BUS TRANSCEIVER	LS643		20
74HC7640	OCTAL BUS TRANSCEIVER (INVERTING)	LS640		20
74HC7643	OCTAL BUS TRANSCEIVER	LS643		20
74HC7645	OCTAL BUS TRANSCEIVER	LS245		20

* Suggested alternative




BUFFER (Continued)

QUAD BUS BUFFER

126


Positive logic: $Y = A$



OCTAL BUS BUFFER (INVERTING)

240


T240



OCTAL BUS BUFFER


241

T241




QUAD BUS TRANSCEIVER (INVERTING)

242



QUAD BUS TRANSCEIVER


243



OCTAL BUS BUFFER

244

T244




BUFFER (Continued)

OCTAL BUS TRANSCEIVER


245

T245




HEX BUS BUFFER

365




HEX BUS BUFFER (INVERTING)

366




HEX BUS BUFFER

367



HEX BUS BUFFER (INVERTING)


368



OCTAL BUS BUFFER (INVERTING)

540


T540



BUFFER (Continued)


OCTAL BUS BUFFER

541
T541




OCTAL BUS TRANSCEIVER (INVERTING)

620




OCTAL BUS TRANSCEIVER

623




OCTAL BUS TRANSCEIVER (INVERTING)

640
T640




OCTAL BUS TRANSCEIVER


643
T643



HEX BUFFER/CONVERTER (INVERTING)

4049






BUFFER (Continued)

OCTAL BUS TRANSCEIVER


7645



FLIP-FLOP

Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 73	DUAL J-K FLIP-FLOP WITH CLEAR	LS73A, LS107A		14
74HC 76	DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR	LS76A, LS112A	4027, 7476	16
74HC 107	DUAL J-K FLIP-FLOP WITH CLEAR	LS107A, LS73A		14
74HC 109	DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR	LS109A		16
74HC 112	DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR	LS76A, LS112A	4027, 7476	16
74HC 113	DUAL J-K FLIP-FLOP WITH PRESET	LS113A		14
74HC 74	DUAL D F/F WITH PRESET AND CLEAR	LS74A	4013	14
74HC T74	DUAL D F/F WITH PRESET AND CLEAR	LS74A	4013	14
74HC 174	HEX D FLIP-FLOP WITH CLEAR	LS174	40174	16
74HCT174	HEX D FLIP-FLOP WITH CLEAR	LS174	40174	16
74HC 175	QUAD D FLIP-FLOP WITH CLEAR	LS175	40175	16
74HC 273	OCTAL D FLIP-FLOP WITH CLEAR	LS273		20
74HCT273	OCTAL D FLIP-FLOP WITH CLEAR	LS273		20
74HC 377	OCTAL D-TYPE FLIP-FLOP			20
74HC 374	OCTAL D-TYPE FLIP-FLOP (3-STATE)	LS374, LS574		20
74HCT374	OCTAL D-TYPE FLIP-FLOP (3-STATE)	LS374, LS574		20
74HC 534	OCTAL D-TYPE FLIP-FLOP (3-STATE/INV.)	LS534		20
74HCT534	OCTAL D-TYPE FLIP-FLOP (3-STATE/INV.)	LS534		20
74HC 564	OCTAL D-TYPE FLIP-FLOP (3-STATE/INV.)	LS564		20
74HCT564	OCTAL D-TYPE FLIP-FLOP (3-STATE/INV.)	LS564		20
74HC 574	OCTAL D-TYPE FLIP-FLOP (3-STATE)	LS374, LS574		20
74HCT574	OCTAL D-TYPE FLIP-FLOP (3-STATE)	LS374, LS574		20
74HC 646	OCTAL BUS TRANSCEIVER/REGISTER	LS646		24
74HCT646	OCTAL BUS TRANSCEIVER/REGISTER	LS646		24
74HC 648	OCTAL BUS TRANSCEIVER/REGISTER (INV.)	LS648		24
74HCT648	OCTAL BUS TRANSCEIVER/REGISTER (INV.)	LS648		24
74HC 651	OCTAL BUS TRANSCEIVER/REGISTER (INV.)	LS651		24
74HCT651	OCTAL BUS TRANSCEIVER/REGISTER (INV.)	LS651		24
74HC 652	OCTAL BUS TRANSCEIVER/REGISTER	LS652		24
74HCT652	OCTAL BUS TRANSCEIVER/REGISTER	LS652		24


* Suggested alternative



FLIP-FLOP (Continued)


DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR

76




DUAL J-K FLIP-FLOP WITH CLEAR

107




DUAL J- \bar{K} FLIP-FLOP WITH PRESET AND CLEAR

109




DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR

112



DUAL J-K FLIP-FLOP WITH PRESET


113



HEX D FLIP-FLOP WITH CLEAR

174


T174



FLIP-FLOP (Continued)


QUAD D FLIP-FLOP WITH CLEAR

175



OCTAL D FLIP-FLOP WITH CLEAR


273
T273



OCTAL D FLIP-FLOP (3-STATE)


374

T374



OCTAL D FLIP-FLOP


377



OCTAL D FLIP-FLOP (3-STATE/INV.)

534


T534



OCTAL D FLIP-FLOP (3-STATE/INV.)

564

T564




FLIP-FLOP (Continued)

OCTAL D FLIP-FLOP (3-STATE)

574


T574



OCTAL BUS TRANSCEIVER REGISTER (3-STATE)

646


T646



OCTAL BUS TRANSCEIVER REGISTER (3-STATE/INV.)

648


T648



OCTAL BUS TRANSCEIVER REGISTER (3-STATE/INV.)

651


T651



OCTAL BUS TRANSCEIVERS REGISTER (3-STATE)

652

T652



LATCH

Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 75	4-BIT D-TYPE LATCH	LS75	*4042	16
74HC 77	4-BIT D-TYPE LATCH	LS77	*4042	14
74HC 259	8-BIT ADDRESSABLE LATCH	LS259	*4099	16
74HC 279	QUAD \overline{S} - \overline{R} LATCH	LS279	*4043, *4044	16
74HC 375	QUAD D-TYPE LATCH	LS375		16
74HC 373	OCTAL D-TYPE LATCH (3-STATE)	LS373, LS573		20
74HCT373	OCTAL D-TYPE LATCH (3-STATE)	LS373, LS573		20
74HC 533	OCTAL D-TYPE LATCH (3-STATE/INV.)	LS533		20
74HCT533	OCTAL D-TYPE LATCH (3-STATE/INV.)	LS533		20
74HC 563	OCTAL D-TYPE LATCH (3-STATE/INV.)	LS563		20
74HCT563	OCTAL D-TYPE LATCH (3-STATE/INV.)	LS563		20
74HC 573	OCTAL D-TYPE LATCH (3-STATE)	LS373, LS573		20
74HCT573	OCTAL D-TYPE LATCH (3-STATE)	LS373, LS573		20

* Suggested alternative

LATCH

4-BIT LATCH

75

FUNCTION TABLE

INPUTS		OUTPUTS	
D	G	Q	\overline{Q}
L	H	L	H
H	H	H	L
X	L	Q_n	\overline{Q}_n

X: DON'T CARE

4-BIT LATCH

77

FUNCTION TABLE

INPUTS		OUTPUTS	
D	G	Q	\overline{Q}
L	H	L	H
H	H	H	L
X	L	Q_n	\overline{Q}_n

X: DON'T CARE

8-BIT ADDRESSABLE LATCH

259

QUAD \overline{S} - \overline{R} LATCH

279


FUNCTION TABLE

INPUTS		OUTPUT
\overline{S}^*	\overline{R}	Q _n
H	H	Q_n
L	H	H
H	L	L
L	L	H


* FOR LATCHES WITH DOUBLE \overline{S} INPUTS:
H=BOTH \overline{S} INPUTS HIGH
L=ONE OF BOTH INPUTS LOW

LATCH (Continued)


OCTAL LATCH (3-STATE)
 373 NONINVERTED DATA OUTPUTS
 T373




QUAD LATCH
 375




OCTAL LATCH (3-STATE)
 533 INVERTED DATA OUTPUTS
 T533



OCTAL LATCH (3-STATE)
 563 INVERTED DATA OUTPUTS
 T563



OCTAL LATCH (3-STATE)
 573 NONINVERTED DATA OUTPUTS
 T573



MULTIVIBRATOR

Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 123	DUAL MONOSTABLE MULTIVIBRATOR	LS123	*4538, *4528	16
74HC 221	DUAL MONOSTABLE MULTIVIBRATOR	LS221	*4538, *4528	16
74HC 423	DUAL MONOSTABLE MULTIVIBRATOR	LS423	*4538, *4528	16
74HC4538	DUAL MONOSTABLE MULTIVIBRATOR	*LS423	4538, 4528	16

*Suggested alternative

MULTIVIBRATOR	MULTIVIBRATOR																																																																																
<p style="text-align: center;">DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR</p> <p style="text-align: center;">123</p> <p style="text-align: center;">FUNCTION TABLE</p> <table border="1" style="margin: 0 auto; border-collapse: collapse;"> <thead> <tr> <th colspan="3">INPUTS</th> <th colspan="2">OUTPUTS</th> </tr> <tr> <th>CLEAR</th> <th>A</th> <th>B</th> <th>Q</th> <th>\bar{Q}</th> </tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>f</td><td>f</td><td>f</td></tr> <tr><td>H</td><td>f</td><td>H</td><td>f</td><td>f</td></tr> <tr><td>f</td><td>L</td><td>H</td><td>f</td><td>f</td></tr> </tbody> </table> <p style="text-align: center;">X : DON'T CARE</p>	INPUTS			OUTPUTS		CLEAR	A	B	Q	\bar{Q}	L	X	X	L	H	H	H	X	L	H	H	X	L	L	H	H	L	f	f	f	H	f	H	f	f	f	L	H	f	f	<p style="text-align: center;">DUAL MONOSTABLE MULTIVIBRATOR</p> <p style="text-align: center;">221</p> <p style="text-align: center;">FUNCTION TABLE</p> <table border="1" style="margin: 0 auto; border-collapse: collapse;"> <thead> <tr> <th colspan="3">INPUTS</th> <th colspan="2">OUTPUTS</th> </tr> <tr> <th>CLEAR</th> <th>A</th> <th>B</th> <th>Q</th> <th>\bar{Q}</th> </tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>f</td><td>f</td><td>f</td></tr> <tr><td>H</td><td>f</td><td>H</td><td>f</td><td>f</td></tr> <tr><td>f</td><td>L</td><td>H</td><td>f</td><td>f</td></tr> </tbody> </table> <p style="text-align: center;">X : DON'T CARE</p>	INPUTS			OUTPUTS		CLEAR	A	B	Q	\bar{Q}	L	X	X	L	H	H	H	X	L	H	H	X	L	L	H	H	L	f	f	f	H	f	H	f	f	f	L	H	f	f
INPUTS			OUTPUTS																																																																														
CLEAR	A	B	Q	\bar{Q}																																																																													
L	X	X	L	H																																																																													
H	H	X	L	H																																																																													
H	X	L	L	H																																																																													
H	L	f	f	f																																																																													
H	f	H	f	f																																																																													
f	L	H	f	f																																																																													
INPUTS			OUTPUTS																																																																														
CLEAR	A	B	Q	\bar{Q}																																																																													
L	X	X	L	H																																																																													
H	H	X	L	H																																																																													
H	X	L	L	H																																																																													
H	L	f	f	f																																																																													
H	f	H	f	f																																																																													
f	L	H	f	f																																																																													
<p style="text-align: center;">DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR</p> <p style="text-align: center;">423</p> <p style="text-align: center;">FUNCTION TABLE</p> <table border="1" style="margin: 0 auto; border-collapse: collapse;"> <thead> <tr> <th colspan="3">INPUTS</th> <th colspan="2">OUTPUTS</th> </tr> <tr> <th>CLEAR</th> <th>A</th> <th>B</th> <th>Q</th> <th>\bar{Q}</th> </tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>f</td><td>f</td><td>f</td></tr> <tr><td>H</td><td>f</td><td>H</td><td>f</td><td>f</td></tr> </tbody> </table> <p style="text-align: center;">X : DON'T CARE</p>	INPUTS			OUTPUTS		CLEAR	A	B	Q	\bar{Q}	L	X	X	L	H	H	H	X	L	H	H	X	L	L	H	H	L	f	f	f	H	f	H	f	f	<p style="text-align: center;">DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR</p> <p style="text-align: center;">4538</p> <p style="text-align: center;">FUNCTION TABLE</p> <table border="1" style="margin: 0 auto; border-collapse: collapse;"> <thead> <tr> <th colspan="3">INPUTS</th> <th colspan="2">OUTPUTS</th> </tr> <tr> <th>CD</th> <th>A</th> <th>B</th> <th>Q</th> <th>\bar{Q}</th> </tr> </thead> <tbody> <tr><td>L</td><td>X</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>H</td><td>X</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>X</td><td>L</td><td>L</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>f</td><td>f</td><td>f</td></tr> <tr><td>H</td><td>f</td><td>H</td><td>f</td><td>f</td></tr> </tbody> </table> <p style="text-align: center;">X : DON'T CARE</p>	INPUTS			OUTPUTS		CD	A	B	Q	\bar{Q}	L	X	X	L	H	H	H	X	L	H	H	X	L	L	H	H	L	f	f	f	H	f	H	f	f										
INPUTS			OUTPUTS																																																																														
CLEAR	A	B	Q	\bar{Q}																																																																													
L	X	X	L	H																																																																													
H	H	X	L	H																																																																													
H	X	L	L	H																																																																													
H	L	f	f	f																																																																													
H	f	H	f	f																																																																													
INPUTS			OUTPUTS																																																																														
CD	A	B	Q	\bar{Q}																																																																													
L	X	X	L	H																																																																													
H	H	X	L	H																																																																													
H	X	L	L	H																																																																													
H	L	f	f	f																																																																													
H	f	H	f	f																																																																													

DECODER


Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 42	BCD TO DECIMAL DECODER	LS42	*4028	16
74HC 131	3-TO-8 LINE DECODER/LATCH	LS131		16
74HC 137	3-TO-8 LINE DECODER/LATCH	LS137		16
74HCT137	3-TO-8 LINE DECODER/LATCH	LS137		16
74HC 138	3-TO-8 LINE DECODER	LS138		16
74HCT138	3-TO-8 LINE DECODER	LS138		16
74HC 139	DUAL 2-TO-4 LINE DECODER	LS139	4556,*4555	16
74HC 154	4-TO-16 LINE DECODER	LS154	*4515	24
74HC 155	DUAL 2-TO-4 LINE DECODER	LS155	*4556,*4555	16
74HC 237	3-TO-8 LINE DECODER/LATCH			16
74HC 238	3-TO-8 LINE DECODER			16
74HC4028	BCD-TO DECIMAL DECODER		4028	16
74HC4514	4-TO-16 LINE DECODER/LATCH	*LS154,*LS159	4514	24
74HC4515	4-TO-16 LINE DECODER/LATCH	*LS154,*LS159	4515	24
74HC4511	BCD TO 7 SEGMENT L/D/D (LED)	*LS47,*LS48,*LS49	4511	16
74HC4543	BCD TO 7 SEGMENT L/D/D (LCD)	*LS47,*LS48,*LS49	4543	16

* Suggested alternative

DECODER (Continued)


BCD TO DECIMAL DECODER

42




3-TO-8 LINE DECODER/LATCH

131



3-TO-8 LINE DECODER/LATCH


137



3-TO-8 LINE DECODER

138


T138



DECODER (Continued)


DUAL 2-TO-4 LINE DECODER

139
T139




4-TO-16 LINE DECODER

154




DUAL 2-TO-4 LINE DECODER
3-TO-8 LINE DECODER

155




3-TO-8 LINE DECODER/LATCH

237




3-TO-8 LINE DECODER

238




BCD-TO-DECIMAL DECODER

4028




DECODER (Continued)


BCD TO 7 SEGMENT LATCH/DECODER/DRIVER
4511




4-TO-16 LINE DECODER/LATCH
4514



4-TO-16 LINE DECODER/LATCH
4515




BCD-TO-7 SEGMENT LATCH/DECODER/LCD
DRIVER
4543



ENCODER

Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 147	10-T0-4 LINE PRIORITY ENCODER	LS147		16
74HC 148	8-T0-3 LINE PRIORITY ENCODER	LS148	*4532	16

* Suggested alternative



REGISTER

品名	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 164	8-BIT SIPO SHIFT REGISTER	LS164	*4034	14
74HCT164	8-BIT SIPO SHIFT REGISTER	LS164	*4034	14
74HC 165	8-BIT PISO SHIFT REGISTER	LS165	*4014, *4021	16
74HC 166	8-BIT PISO SHIFT REGISTER	LS166	*4014, *4021	16
74HC 173	QUAD D-TYPE REGISTER (3-STATE)	LS173	4076	16
74HC 194	4-BIT PIPO SHIFT REGISTER	LS194A	40194, *40104	16
74HC 195	4-BIT PIPO SHIFT REGISTER	LS195A	*4035	16
74HC 299	8-BIT PIPO SHIFT REGISTER	LS299	*4034	20
74HC 323	8-BIT PIPO SHIFT REGISTER	LS323	*4034	20
74HC 595	8-BIT SHIFT REGISTER/LATCH (3-STATE)	LS595		16
74HC 597	8-BIT LATCH/SHIFT REGISTER	LS597		16
74HC 670	4 WORD × 4-BIT REGISTER FILE (3-STATE)	LS670		16
74HC4094	8-BIT SIPO SHIFT REGISTER/LATCH (3-STATE)		4094	16


* Suggested alternative

REGISTER	
<p>8-BIT SERIAL-IN/PARALLEL-OUT SHIFT REGISTER</p> <p>164 T164</p>	<p>8-BIT PARALLEL-IN/SERIAL-OUT SHIFT REGISTER</p> <p>165</p>
<p>8-BIT PARALLEL-IN/SERIAL-OUT SHIFT REGISTER</p> <p>166</p>	<p>QUAD D FLIP-FLOP (3-STATE)</p> <p>173</p>

REGISTER (Continued)


4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

194




4-BIT PARALLEL-IN/PARALLEL-OUT SHIFT REGISTER

195




8-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER (3-STATE)

299 DIRECT CLEAR
323 SYNCHRONOUS CLEAR




8-BIT SHIFT REGISTER/LATCH (3-STATE)

595




8-BIT LATCH/SHIFT REGISTER

597



4 WORD x 4 BIT REGISTER FILE (3-STATE)


670



REGISTER (Continued)

8-BIT SERIAL-IN/PARALLEL-OUT SHIFT
REGISTER/LATCH (3-STATE)

4094



COUNTER


Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 161	SYNC. BINARY COUNTER WITH ASYNC. CLEAR	LS161A	40161	16
74HC 163	SYNC. BINARY COUNTER WITH SYNC. CLEAR	LS163A	40163	16
74HC 191	4-BIT BINARY UP/DOWN COUNTER	LS191	*4516	16
74HC 193	SYNC. UP/DOWN BINARY COUNTER	LS193	40193	16
74HC 393	DUAL BINARY COUNTER	LS393	*4520	14
74HC 590	8-BIT BINARY COUNTER/REGISTER (3-STATE)	LS590		16
74HC 592	8-BIT REGISTER/BINARY COUNTER	LS592		16
74HC 593	8-BIT REGISTER/BINARY COUNTER (3-STATE)	LS593		20
74HC 691	4-BIT BINARY COUNTER REGISTER (3-STATE)	LS691		20
74HC 693	4-BIT BINARY COUNTER REGISTER (3-STATE)	LS693		20
74HC 697	U/D 4-BIT BINARY CTR./REGISTER(3-STATE)	LS697		20
74HC 699	U/D 4-BIT BINARY CTR./REGISTER(3-STATE)	LS699		20
74HC4520	DUAL 4-BIT BINARY COUNTER		4520	16
74HC 160	SYNC. DECADE COUNTER WITH ASYNC. CLEAR	LS160A	40160	16
74HC 162	SYNC. DECADE COUNTER WITH SYNC. CLEAR	LS162A	40162	16
74HC 190	BCD UP/DOWN COUNTER	LS190	*4510	16
74HC 192	SYNC. UP/DOWN DECADE COUNTER	LS192	40192	16
74HC 390	DUAL DECADE COUNTER	LS390		16
74HC 690	DECADE COUNTER REGISTER (3-STATE)	LS690		20
74HC 692	DECADE COUNTER REGISTER (3-STATE)	LS692		20
74HC 696	U/D DECADE COUNTER/REGISTER (3-STATE)	LS696		20
74HC 698	U/D DECADE COUNTER/REGISTER (3-STATE)	LS698		20
74HC4518	DUAL DECADE COUNTER		4518	16
74HC4017	DECADE COUNTER/DIVIDER		4017	16
74HC4020	14-STAGE BINARY COUNTER		4020	16
74HC4022	OCTAL COUNTER/DIVIDER		4022	16
74HC4024	7-STAGE BINARY COUNTER		4024	14
74HC4040	12-STAGE BINARY COUNTER		4040	16
74HC4060	14-STAGE BINARY COUNTER/OSCILLATOR			16
74HC40102	DUAL BCD PROGRAMMABLE DOWN COUNTER		40102	16
74HC40103	8-BIT BINARY PROGRAMMABLE DOWN COUNTER		40103	16
74HC7292	PROGRAMMABLE DIVIDER/TIMER	*LS292		16
74HC7294	PROGRAMMABLE DIVIDER/TIMER	*LS294		16

* Suggested alternative

COUNTER


PRESETTABLE 4-BIT COUNTER

- 160 DECADE, ASYNCHRONOUS CLEAR
- 161 BINARY, ASYNCHRONOUS CLEAR
- 162 DECADE, SYNCHRONOUS CLEAR
- 163 BINARY, SYNCHRONOUS CLEAR



SYN. 4-BIT UP/DOWN COUNTER

- 190 BCD
- 191 BINARY




COUNTER (Continued)

SYNC. 4-BIT UP/DOWN COUNTER


192 BCD

193 BINARY




PROGRAMMABLE DIVIDER/TIMER

7292 FROM 2^2 to 2^{31}




PROGRAMMABLE DIVIDER/TIMER

7294 FROM 2^2 to 2^{15}




DUAL DECADE COUNTER

390 (BI-QUINARY OR BCD)




DUAL 4-BIT BINARY COUNTER

393



8-BIT BINARY COUNTER WITH OUTPUT REGISTER (3-STATE)


590



COUNTER (Continued)


8-BIT BINARY COUNTER WITH INPUT REGISTER

592




8-BIT BINARY COUNTER WITH INPUT REGISTER (MULTIPLEXED 3-STATE OUTPUTS)

593




SYNCHRONOUS COUNTERS/REGISTER WITH MULTIPLEXED 3-STATE OUTPUT

- 690 DECADE, DIRECT CLEAR
- 691 BINARY, DIRECT CLEAR
- 692 DECADE, SYNCHRONOUS CLEAR
- 693 BINARY, SYNCHRONOUS CLEAR




SYNCHRONOUS UP/DOWN COUNTERS/REGISTER WITH MULTIPLEXED 3-STATE OUTPUTS

- 696 DECADE, DIRECT CLEAR
- 697 BINARY, DIRECT CLEAR
- 698 DECADE, SYNCHRONOUS CLEAR
- 699 BINARY, SYNCHRONOUS CLEAR




DECADE COUNTER/DIVIDER

4017



14-STAGE BINARY COUNTER


4020



COUNTER (Continued)


OCTAL COUNTER/DIVIDER

4022




7-STAGE BINARY COUNTER

4024




12-STAGE BINARY COUNTER

4040



14-STAGE BINARY COUNTER/OSCILLATOR

4060




DUAL DECADE COUNTER

4518

DUAL BINARY COUNTER


4520



PROGRAMMABLE DOWN COUNTER

40102 DUAL BCD


40103 8-BIT BINARY



MULTIPLEXER


Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC4016	QUAD BILATERAL SWITCH		4016	14
74HC4051	8-CHANNEL ANALOG MULTIPLEXER		4051	16
74HC4052	DUAL 4-CHANNEL ANALOG MULTIPLEXER		4052	16
74HC4053	TRIPLE 2-CHANNEL ANALOG MULTIPLEXER		4053	16
74HC4066	QUAD BILATERAL SWITCH		4016, 4066	14
74HC4316	QUAD BILATERAL SWITCH		*4016	16
74HC4351	8-CH. ANALOG MUX. WITH ADD. LATCH		*4051	20
74HC4352	DUAL 4-CH. ANALOG MUX. WITH ADD. LATCH		*4052	20
74HC4353	TRIPLE 2-CH. ANALOG MUX. WITH ADD. LATCH		*4053	20
74HC 151	8-CHANNEL MULTIPLEXER	LS151	*4512	16
74HC 153	DUAL 4-CHANNEL MULTIPLEXER	LS153	*4539	16
74HC 157	QUAD 2-CHANNEL MULTIPLEXER	LS157		16
74HC 158	QUAD 2-CHANNEL MULTIPLEXER (INVERTING)	LS158		16
74HC 251	8-CHANNEL MULTIPLEXER (3-STATE)	LS251	*4512	16
74HC 253	DUAL 4-CHANNEL MULTIPLEXER (3-STATE)	LS253	*4539	16
74HC 257	QUAD 2-CHANNEL MULTIPLEXER (3-STATE)	LS257		16
74HC 258	QUAD 2-CHANNEL MULTIPLEXER (3-STATE/INVERTING)	LS258		16
74HC 298	QUAD 2-CHANNEL MULTIPLEXER/REGISTER	LS298		16
74HC 352	DUAL 4-CHANNEL MULTIPLEXER	L5352	*4539	16
74HC 353	DUAL 4-CHANNEL MULTIPLEXER (3-STATE)	LS354	*4539	16
74HC 354	8-CHANNEL MULTIPLEXER/REGISTER	LS354	*4512	20
74HC 356	8-CHANNEL MULTIPLEXER/REGISTER	LS356	*4512	20

* Suggested alternative




MULTIPLEXER (Continued)


8-CHANNEL MULTIPLEXER (3-STATE)
251




DUAL 4-CHANNEL MULTIPLEXER (3-STATE)
253




QUAD 2-CHANNEL MULTIPLEXER (3-STATE)
257 NONINVERTED DATA OUTPUTS




QUAD 2-CHANNEL MULTIPLEXER (3-STATE)
258 INVERTED DATA OUTPUTS



QUAD 2-CHANNEL MULTIPLEXERS WITH
OUTPUT REGISTER
298




DUAL 4-CHANNEL MULTIPLEXER
352




MULTIPLEXER (Continued)

DUAL 4-CHANNEL MULTIPLEXER (3-STATE)
353




8-CHANNEL MULTIPLEXER WITH LATCH
(3-STATE)

354




8-CHANNEL MULTIPLEXER WITH FLIP-FLOP
(3-STATE)

356




QUAD BILATERAL SWITCH

4016




8-CHANNEL ANALOG MULTIPLEXER

4051




DUAL 4-CHANNEL ANALOG MULTIPLEXER

4052




MULTIPLEXER (Continued)


TRIPLE 2-CHANNEL ANALOG MULTIPLEXER
4053




QUAD BILATERAL SWITCH
4066




QUAD BILATERAL SWITCH
4316




8-CHANNEL ANALOG MULTIPLEXER
WITH ADDRESS LATCH
4351



DUAL 4-CHANNEL ANALOG MULTIPLEXER
WITH ADDRESS LATCH
4352




TRIPLE 2-CHANNEL ANALOG MULTIPLEXER
WITH ADDRESS LATCH
4353



COMPARATOR


Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 85	4-BIT MAGNITUDE COMPARATOR	LS 85	*4063, *4585	16
74HC 688	8-BIT EQUALITY COMPARATOR	LS688		20
74HCT688	8-BIT EQUALITY COMPARATOR	LS688		20

* Suggested alternative




ADDER

Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 283	4-BIT BINARY FULL ADDER	LS283, LS83	4008	16



ALU


Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC 181	ARITHMETIC LOGIC UNIT	LS181		24
74HC 182	LOOK AHEAD CARRY LOGIC	LS182		16



PARITY TREE

Type Number	Function	Equivalent LSTTL	Equivalent CMOS.	Pin Number
74HC280	9-BIT PARITY GENERATOR/CHECKER	LS280	*4531	14

* 類似品



3. PRODUCT OUTLINE OF THE TC74HCxxxA SERIES

The TC74HCxxxA series is an improved High Speed Logic development of TOSHIBA. Some of these improvements are outlined below:

(1) Increased Speed of Operation:

Over 20 companies now manufacture the 74HC series worldwide. The JEDEC JC40.2 committee has standardized the electrical characteristics of this series in JEDEC Standard 7A. This permits interchangeability of devices between manufacturers for greater end-user convenience. Increasing the speed of the TC74HCxxxA series by an average of 20% to 30% ensures compatibility with Standard 7A as well as with most other worldwide 74HC products. TOSHIBA achieved the higher speed by using a thinner gate oxide layer and by decreasing the effective channel length and the internal parasitic capacitance to increase transconductance gm per unit channel width by 30% over that of the original series.

(2) Latch-up Strength:

TOSHIBA had previously improved the TC74HC series to make it latch-up resistant. By using the same process, the TC74HCxxxA revision also has a high resistance to latch-up; TOSHIBA high speed C²MOS products can be used in applications in which noise and surges often occur.

Table 3-1 shows the results of latch-up tests.

Table 3-1 Results of Latch-up Tests **

		TC74xxx series		TC74xxxA series	
method	pin	TC74HC00P	TC74HC74P	TC74HC00AP	TC74HC74AP
Current Injection (static trigger)	Input	> ±70mA *	> ±70mA *	> ±300mA	> ±300mA
	Output	> ±300mA	> ±300mA	> ±300mA	> ±300mA
Charge Injection (dynamic trigger)	Input	> ±250V	> ±250V	> ±250V	> ±250V
	Output	> ±250V	> ±250V	> ±250V	> ±250V
	Power supply	> ±250V	> ±250V	> ±250V	> ±250V

* Input protection resistor limits current

** See Fig. 9-14 Latch-up strength measurement system in Sect. 9-7.

(3) Electrostatic Discharge:

In the original TC74HCxxx series, TOSHIBA designed in an input protective circuit which combines silicon diodes with a polysilicon series resistor (Fig. 3-1(a)). This circuit suppresses excess current flow in the input terminal when the input voltage is higher than V_{CC} or lower than GND. This circuit is effective for increased latch-up protection, but the electrostatic discharge protection, measured using the MIL-STD method (100pF/1.5kohms), was about $\pm 2.0\text{kV}$ maximum. Anything above this caused burn damage to the polysilicon resistor or increased breakdown of the oxide film directly under the polysilicon.

As there is no latch-up problem with the revised types, the TC74HCxxxA series, TOSHIBA uses a protective circuit composed of high thermal capacity silicon diodes and a resistor constructed by diffusion (Fig. 3-1(b)). According to MIL-STD, any product not reaching a $\pm 2.0\text{kV}$ level must carry an ESD Sensitive (ESDS) label. TOSHIBA's TC74HCxxxA series far surpasses this level with a 2.0kV or greater rating using the MIL method.

Table 3-2 shows the Electrostatic Discharge Test Results.

Fig. 3-1 The Input Protective Circuits






Table 3-2 ESD Test Result

(a) MIL Method ($C=100\text{pF}, R=1.5\text{K}\Omega$)




(b) EIAJ Method ($C=200\text{pF}, R=0\Omega$)



Destruction voltage

·Normal ×Destruction ⌋ Discharge stopped

(c) Test Circuit



3-1 Features

The TC74HCxxxA series has the following features as compared to other standard Logic IC:

- (1) High Speed Operation: Same as LSTTL
- (2) Low Power Dissipation: Same as standard CMOS series (μW)
- (3) Output Drive Capability: Capable of directly driving 10 LSTTL loads (Standard output type).
Capable of directly driving 15 LSTTL loads (Buffer output type).
- (4) High Noise Immunity: HC/HCU Type ... 45% V_{CC} (Typ.)
HCT Type 25% V_{CC} (Typ.)
- (5) Wide Operating Voltage Range:
HC/HCU Type ... 2 to 6V
HCT Type 4.5 to 5.5V
- (6) Wide Operating Temperature Range: -40 to + 85°C
- (7) Self-contained static electricity protective circuit:
 $\pm 500V$ (typ.) by EIAJ method
 $\pm 3000V$ (typ.) by MIL STD method
(All inputs and outputs)
- (8) Ample Latch up Capacity: Total input and output ± 300 mA and above.
- (9) Based on the same pin connection and function with LSTTL,
and line up with CMOS original version.
- (10) Wide product Line up: Over 200 types


Table 3-2 shows comparison of characteristics of various logic families.

Parameter	HS-C ² MOS (TC74HCxxxA)	LSTTL	HS-C ² MOS (TC40Hxxx)	C ² MOS (TC4xxx)	Condition	
Propagation Delay Time GATE ($C_L=15pF$)	6ns typ	9ns typ	15ns typ	65ns typ	$V_{CC}=5.0V$ $T_a=25^\circ C$	
Maximum Clock Frequency J/KF $\cdot F$ ($C_L=15pF$)	80MHz typ	45MHz typ	20MHz typ	2MHz typ		
Quiescent Power Dissipation (GATE)	0.01 μW typ	8mW typ	0.01 μW typ	0.01 μW typ	Over temperature and voltage range	
Input Voltage	V_{IH}	3.5V min	2.0V min	4.0V min	3.5V min	$V_{CC}=5.0V$ Over temperature range
	V_{IL}	1.5V max	0.8V max	1.0V max	1.5V max	
Output Current	$ I_{OH} $	4mA min*1	0.4mA min*2	0.36mA min*3	0.42mA min*3	*1 $V_{CC}=4.5V$ *2 $V_{CC}=4.75V$ *3 $V_{CC}=5V$ Over temp. range
	I_{OL}	4mA min	4mA min	0.8mA min	0.42mA min	
Operating Voltage Range	2~6V	4.75~5.25V	2~8V	3~18V		
Operating Temperature Range	-40~85°C	0~70°C	-40~85°C	-40~85°C		

Table 3-2 Comparison of Logic Family Characteristics

3-2 Method of Designating the TC74HC Series

The TC74HC series is designated by the standard established by JEDEC and is as shown below;



(Example) TC74HCT240AP

High Speed C²MOS IC which is pin and functionally compatible with the bipolar 74LS240

Input is designed for TTL voltage levels, and direct driving from LSTTL is possible.

Package type is plastic Dual Inline Package (DIP).

(1) "TC"







Proprietary name identifying TOSHIBA CMOS devices.

(2) Type classification (HC, HCU, HCT)

In the high speed CMOS, HC family, there are HCU types and HCT types in addition to the HC types. These differentiations were made by JEDEC in order to separate CMOS devices of the same function but with different input levels or the existence of a buffer.

TYPE	Internal stages	Input threshold voltage
HC	Two stages and above	CMOS level
HCU	One stage	CMOS level
HCT	Two stages and above	TTL level

Taking an inverter as an example, we can show the difference between these types as follows:

	TC74HC04A	TC74HCU04A	TC74HCT04A
Logic Diagram			
Input-Output Voltage transfer characteristics			

(3) Function

Functions are expressed by English number of two to five figures.

In the case of TC74HC series, these numbers are the same as LSTTL and 4000B/4500B devices having the same pin connections and function.

00~999 Product with same pin connections and function as 74LS series.
(Example) 74LS240 ↔ 74HC240

4000~40199 Product with same pin connection and function standard

4500~4599 CMOS 4000B/4500B series.
(Example) 40102B ↔ 74HC40102

4300~4399 Function unique to 74HC series.

7000~7999 However, some function approaches LSTTL or 4000B series.
(Example) Same function with 74HC7266A ↔ 74LS266.

However, output is of normal buffer structure (Not open drain).

(4) Revision Level

This symbol is used to clarify the revision of product when improvements which will rechange the characteristics of product is made. Normally, it is blank, but if there is a revision, English characters are given successively from A. Suffix A of TC74HCxxxA series indicate the types which have refined AC characteristics due to redesign of IC chip but still meet JEDEC standards for the family.

(5) Package Type

English characters showing type of package.

P dual in line package (DIP) Plastic
F 200 mil small outline IC (SOIC) Plastic
FN 150 mil small outline IC (SOIC) Plastic

In the TC74HC series, narrow 300 mil type 24 pin DIP package was recently developed. With this development, in the case of the P type, 14/16/20/24 pins devices all have a 300 mil width (7.62 mm width).

(6) Other information

For example, in the case of SOIC Tape and Reel specifications, the following indicators are added to the part name:

-TP 1 or -TP 2	Adhesive Tape and Reel (Difference in pin 1 position)
-EL	Embossed Tape and Reel

4. EXPLANATION OF RATINGS AND STANDARDS

4-1 Maximum Ratings

In general, the maximum rating value should not be exceeded in order to guarantee the life and reliability of integrated circuit products.

Absolute Maximum Rating should not be exceed even for a moment.

When the device is used in excess of any maximum rating, the device may not recover, and, in many cases, permanent damage will occur.

In designing the circuit, therefore, it is necessary to pay attention to the fluctuation of supply voltage, characteristics of interconnecting parts, ambient temperature, and surges in input and output signal lines, so that the maximum ratings will not be exceeded.

Table 4-1 indicates common absolute maximum ratings of TC74HC series. When the maximum ratings and common ratings differ, the former shall control. For definition of parameters, refer to Table 4-2.

Table 4-1 Absolute Maximum Ratings

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25 (standard type) ±35 (buffer type)	mA
DC V_{CC} /Ground Current	I_{CC}	±50 (standard type) ±75 (buffer type)	mA
Power Dissipation	P_D	500(DIP)* / 180(SOIC)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

Table 4-2

Parameter	Symbol	Explanation
Supply Voltage	V_{CC}	Indicates the voltage range in which the IC does not present breakdown, deterioration of characteristics or reduced reliability.
DC Input Voltage DC Output Voltage	V_{IN} V_{OUT}	Indicates the voltage range in which the IC does not present breakdown, deterioration of characteristics or reduced reliability.
Input Diode Current Output Diode Current	I_{IK} I_{OK}	Indicates the current value at which the IC does not present breakdown due to latch-up when input current or output current flows. * Practically, the design in which DC current flows is not recommended. When a flow of current cannot be prevented, adopt a current value lower than this.
DC Output Current DC V_{CC} /Ground Current	I_{OUT} I_{CC}	Output current indicates the current value which can flow from one output. As V_{CC} /GND current includes output current, in the case of an IC having many output terminals, substantial V_{CC} /GND current can flow.
Power Dissipation	P_D	Indicates consumption power not causing breakdown of the over the entire operating temperature range.
Storage Temperature	T_{stg}	Indicates the ambient temperature range not causing deterioration of characteristics and a reliability when left for a long time in a state without supply voltage.
Lead Temp. and Time	T_L	Indicates the conditions when soldering is carried out after IC mounted on printed board.

4-2 Recommended Operating Condition

These are the conditions in which the operation of the TC74HC series is guaranteed, and when exceed, operation is not guaranteed even if it is within the maximum rating of Table 4-1.

Common recommended operating conditions of 74HC series are shown in Table 4-3. When recommended operating conditions of each device and common recommended operating conditions differ, the former shall control. As for the meaning of each item, refer to Table 4-4.

Table 4-3 Common Recommended Operating Conditions

(a) 74HC Type

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0V$)	ns
		0 ~ 500($V_{CC}=4.5V$)	
		0 ~ 400($V_{CC}=6.0V$)	

(b) 74HCT Type

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 500	ns

Table 4-4

Parameter	Symbol	Explanation
Supply Voltage	V_{CC}	Indicates supply voltage range guaranteeing normal operation of the IC.
Input Voltage Output Voltage	V_{IN} V_{OUT}	Indicates supply voltage range guaranteeing normal operation of the IC.
Operating Temperature	T_{opr}	Indicates operating temperature range guaranteeing normal operation and electrical characteristics of the IC.
Input Rise and Fall Time	t_r, t_f	Indicates rise and fall time range of input signal which will not cause malfunction due to oscillation of the output.

4-3 DC characteristics

Table 4-5 shows DC characteristics of HC types. For the meaning of each parameter, refer to Table 4-7. Table 4-5 is a standard DC characteristics table, and when it differ from individual characteristics, the later shall control. DC characteristics are regulated by JEDEC (Standard 7A).

In the TC74HC series, all devices meet or exceed this standard.

Table 4-6 indicates characteristics table standardized by JEDEC.

Table 4-5 TC74HC series DC Characteristics Table

PARAMETER	SYMBOL	TEST CONDITION		T _a =25°C			T _a =-40 ~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level ** Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level ** Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20 μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20 μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL}		6.0	-	-	±0.5	-	±5.0	
		V _{OUT} = V _{CC} or GND								
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	
Quiescent Supply Current**	I _{CC}	V _{IN} = V _{CC} or GND	GATE	6.0	-	-	1.0	-	10.0	μA
			FF	6.0	-	-	2.0	-	20.0	
			MSI	6.0	-	-	4.0	-	40.0	

Note) * Buffer Type assumes 1.5 times value, respectively.

(|I_{OH}|=I_{OL}=6mA, 7.8mA)

** Items guaranteed to exceed JEDEC standard 7A.

Table 4-6 JEDEC Standard No.7A (DC Electrical characteristics)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.3	-	0.3	V	
			4.5	-	-	0.9	-	0.9		
			6.0	-	-	1.2	-	1.2		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20 μA	2.0	1.9	-	-	1.9	-	V
				4.5	4.4	-	-	4.4	-	
			I _{OH} = -4 mA*	4.5	3.98	-	-	3.84	-	
				6.0	5.9	-	-	5.9	-	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20 μA	2.0	-	-	0.1	-	0.1	V
				4.5	-	-	0.1	-	0.1	
			I _{OL} = 4 mA*	4.5	-	-	0.26	-	0.33	
				6.0	-	-	0.26	-	0.33	
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	GATE	6.0	-	-	2.0	-		20.0
			FF	6.0	-	-	4.0	-	40.0	
			MSI	6.0	-	-	8.0	-	80.0	

Note) * Buffer Type assumes 1.5 times value, respectively.

(|I_{OH}|=I_{OL}=6mA, 7.8mA)

Table 4-7

Parameter	Symbol	Explanation
High-Level Input Voltage	V_{IH}	This is an input voltage capable of setting the input of the IC to a high level, and the minimum value is guaranteed. Judgement in this case is made by confirming that it is above the prescribed V_{OH} when output voltage should be at a high level, and below the prescribed V_{OL} when output voltage should be at a level.
Low-Level Input Voltage	V_{IL}	This is an input voltage capable of setting the input of the IC to a low level, and the maximum value is guaranteed. The method of judgement is the same as V_{IH} .
High-Level Output Voltage	V_{OH}	This is an output voltage such that when each input terminal is connected to V_{IH} or V_{IL} , the output level goes high. In this case, there is guaranteed a minimum value of output voltage obtainable when the specified output current (I_{OH}) flows out.
Low-Level Output Voltage	V_{OL}	This is an output voltage such that when each input terminal is connected to V_{IH} or V_{IL} , the output level goes low. In this case, there is guaranteed a maximum value of output voltage obtainable when the specified output current (I_{OL}) flows out.
Input Leakage Current	I_{IN}	This is the current flowing at the input terminal when a voltage is impressed on the input terminal of IC. Normally, this current is so small that measurement is made with the maximum value of supply voltage.
3-State Output Off-State Current	I_{OZ}	This is the leakage current flowing at the output terminal when the output is in a high impedance state, the device having a three state output or open drain output.
Quiescent Supply Current	I_{CC}	This is the current flowing from V_{CC} terminal into the IC when V_{CC} or GND level is held constant without changing the input voltage. The maximum value under all theoretical conditions allowable for the measured IC is guaranteed.

4-4 AC Characteristics

AC characteristics guarantee transient characteristics of products.

In general, impressed input waveform is set so as to have an amplitude of V_{CC} to GND and rise and fall time of 6ns.

Table 4-8 explains the meaning of each parameter of the AC characteristics, Fig. 4-1 shows the output connection diagrams for measurement and Fig. 4-2 illustrates the measured waveforms.

Table 4-8

Parameter	Symbol	Explanation	Drawing NO.	
			HC	HCT
Output Transition Time	t_{TLH} t_{THL}	Indicates the time during which the output voltage (V_{OH} , V_{OL}) rises from 10% to 90%, and the time during which the output voltage falls down from 90% to 10%.	(i)	(iv)
Propagation Time	t_{PLH} t_{PHL}	Indicates the time between input signal application and output response detection. t_{PLH} is the case in which the output changes from low level to high level, and t_{PHL} is the case in which the output changes from high level to low.		
Output Disable Time	t_{PLZ} t_{PHZ}	Indicates the time, between when signal is applied to the output control terminal and 3 state output is set to a high impedance state.	(iii)	(vi)
Output Enable Time	t_{PZL} t_{PZH}	Indicates the time, between when signal is applied to the output control terminal and 3 state output becomes a low or high level from the high impedance state.		
Maximum Clock Frequency	f_{MAX}	Indicates the maximum frequency at which the IC operates normally.	(ii)	(v)


Timing requirements are a prerequisite to the normal function of devices. (See Table 4-9)

Table 4-9

Parameter	Symbol	Explanation	Drawing NO.	
			HC	HCT
Minimum Set-up Time	t_s	Regarding certain data, indicates the time in which the data must be applied and held before the input regarding that data (clock, etc.) changes. For example, when the data is read in at a rise of next clock pulse, it is necessary to apply data before the rising edge of the clock pulse, to a value at least equal to the minimum value of t_s .	(ii)	(v)
Minimum Hold Time	t_h	Regarding certain data, indicates the time in which the data must be held after the input regarding that data (clock, etc.) has changed.		
Minimum Removal Time	t_{rem}	Indicates the minimum time after releasing of an asynchronous input (clear, preset, etc.) and until application of next input (clock, etc.).		
Minimum Pulse Width	t_w	Indicates the minimum pulse width that a clock input, etc. is acceptable as a normal signal.		
Clock Frequency	f	Indicates the clock frequency that is operated the IC normally.		

Parameter	Symbol	Explanation
Input Capacitance	C_{IN}	Indicates the capacitance between input and GND.
Output Capacitance	C_{OUT}	Indicates the capacitance associated with a 3 state output or a open drain output in the high impedance state.

Fig. 4-1 Output Connection Diagram




Note) C_L includes the capacitance of probe, etc.


Fig. 4-2 Switching Characteristics Test Waveform

(1) HC Type


i) t_{TLH} , t_{THL} , t_{pLH} , t_{pHL}



ii) t_w , t_s , t_h , t_{rem}




iii) t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}




(2) HCT Type


iv) t_{TLH} , t_{THL} , t_{pLH} , t_{pHL}



V) $t_w, t_{su}, t_h, t_{rem}$




vi) $t_{pLZ}, t_{pHZ}, t_{pZL}, t_{pZH}$



5. EXPLANATION OF IEC LOGIC SYMBOLS

5-1 Symbol composition

A symbol comprises an outline or a combination of outlines together with one or more qualifying-symbols. The purpose of a general qualifying symbol is to accurately portray the logic function of the device.










*: qualifying symbol locations for inputs and outputs

5-2 Qualifying Symbols

(1) General Qualifying Symbols

symbol	definition
&	AND element
≥ 1	OR element
=1	EXCLUSIVE OR element
=	Logic identify element. If all inputs have the same logic state then the output is at internal logic "1".
2K	Even element. If an even number of inputs are at internal logic "1" then the output is at internal logic "1".
2K+1	Odd element. If an odd number of inputs are at internal logic "1" then the output is at internal logic "1".
1	Buffer element without amplified output.
\triangleright or \triangleleft	Buffer element with amplified output. The triangle points in the direction of signal flow.

symbol	definition
	Schmitt-trigger. It has hysteresis characteristic.
	Retriggerable monostable element.
	Non-Retriggerable monostable element.
	Astable element
	Synchronous-starting astable element.
	Synchronous-stopping astable element.
SRG _m	Shift register. "m" :number of bits.
CTR _m	Binary counter. "m" :number of bits. cycle length:2
CTRDIV _m	Counter with cycle length m.
RCTR _m	Ripple carry counter. "m" :number of bits. cycle length:2
X/Y	Coder or code converter. X and Y may be replaced by appropriate indications of the codes used.
MUX	Multiplexer / data selector.
DMUX or DX	Demultiplexer.
Σ	Adder.
P-Q	Subtractor.
CPG	Look-ahead carry generator.
π	Multiplier.
COMP	Comparator.
ALU	Arithmetic logic unit.
ROM	Read only memory.
RAM	Random access memory.
FIFO	First-in First-out memory.
I=0	When power is switched ON, the element goes to internal logic "0".
I=1	When power is switched ON, the element goes to internal logic "1".
	Delay element with specified delay times.

(2) Inputs and Outputs Qualifying Symbols

symbol	definition
	Logic negation at an input. An external logic "0"("1") produces an internal logic "1"("0").
	Logic negation at an output. An internal logic "0"("1") produces an external logic "1"("0").
	Polarity indicator at an input. A "L"(Low) level active.
	Polarity indicator at an output. A "L" level active.
	Polarity indicator at an input where the signal flow is from right to left.
	Polarity indicator at an output where the signal flow is from right to left.
	Indicator for direction of signal flow.
	Bidirection information flow (alternate).
	Dynamic input Positive logic. Negative logic. Polarity indicate. The above transitions produce the internal logic active.
	Dynamic input Positive logic. Negative logic. The above transitions produce the internal logic active.
	Dynamic input Polarity indicate. The above transitions produce the internal logic active.
	Non-logic connection.
	Input for analog signals.

(3) Symbols of the internal connection

symbol	definition
	A logic "1" at the left-hand side produces a logic "0" at the right-hand side.
	Negated internal connection. A logic "1" at the left-hand side produces a logic "0" at the right-hand side.
	Dynamic internal connection. A transition from internal logic "0" to internal logic "1" at the left-hand side produces a transistors logic "1" at the right-hand side.
	Internal input (virtual). This input is always at internal logic "1" state unless this is overridden or modified.
	Internal output (virtual). This effect on the internal input connected to this output must be indicated by dependency notation.

(4) Symbols inside the outline

symbol	definition
	Delayed output. The output change is delayed until the input that indicated the change returns to its initial external state or level.
	Schmitt trigger input.
	Open-drain output without internal pulled-up resistor.
	Open-drain output with internal pulled-up resistor.
	Open-source output without internal pulled-down resistor.
	Open-source output with internal pulled-down resistor.
	Three-state output.
	Buffered output. (The triangle points in the direction of signal flow)
	Enable input.
J, K, D	Information inputs of disable elements.
R, S, T, C	Control inputs of disable elements.
	Shift input. The direction of shift is to the right or down when the arrow points to the right, or to the left. "m"=1,2,3,..., however, the number may be omitted when "m"=1.
	Counting input. Count-up or count-down are indicated by + and - respectively. The number "m" is the count per command and may be omitted when "m"=1.
	Bit-grouping symbol. "m" is the highest power of 2 in the group.
	Content input. The internal logic "1" sets the element to the value "m".
	Content output. For example, when the input state is "1", the internal register sets "9".
	Line-grouping symbol. The inputs enclosed by this symbol form a single logic input.
	Fixed-mode input, Fixed-state output. This input (output) is permanently at internal logic "1".


5-3 Dependency Notation

Dependency notation is the powerful tool that makes IEC Logic Symbols compact and yet meaningful with IEC symbols, the relationships between inputs and outputs are clearly illustrated without the necessity to show all elements and interconnections involved.

In dependency notation, the terms “affecting” and “affected” are used.

- (1) The general rules applied to dependency notation.
 - 1) The input (or output) affecting other inputs or outputs is labelled with the letter symbol that indicates the relationship involved followed by an appropriately-chosen identifying number.
 - 2) Each input or output affected by that affecting input (or output) is labelled with that same number.
 - 3) If it is the complement of the input's (or output's) internal logic state that does the affecting, then a bar is placed over the identifying numbers at the affected inputs or outputs.
 - 4) If the affected input or output has a label to denote its function, this label will have the identifying number of the affecting input as a prefix.
 - 5) If two affecting inputs or outputs have the same letter and the same identifying number, they are ORed together.
 - 6) If the labels denoting the function of effected inputs or outputs are numbers (ex. outputs of a coder), the identifying number of both affecting inputs and affected inputs or outputs is replaced by another character selected to avoid ambiguity, e.g., Greak letters.
 - 7) If an input or output is affected more than one affecting input, each identifying number separated by a comma will appear in the label of the affected one. The normal reading order of these numbers is the same as the sequence of the affecting relationships.

Fig. 5-1 Example for dependency notation



(2) Symbols for dependency notation

function	symbol	Input State "1"	Input State "0"
AND	G	Permits action	Imposes "0" state
OR	V	Imposes "1" state	Permits action
Negate (EX-OR)	N	Complements state	No effect
Interconnection	Z	Imposes action	Permits action
Control	C	Permits action	Prevents action
Set	S	S=1, R=0	No effect
Reset	R	S=0, R=1	No effect
Enable	EN	Permits action	Prevents action of input
Mode	M	Permits action (mode selected)	Prevents action (mode not selected)
Adress	A	Permits action (Adress selected)	Prevents action (Adress not selected)

6. HOW TO READ MIL TYPE LOGIC SYMBOLS AND TRUTH TABLES

6-1 How to read MIL type Logic Symbols

Table 6-1 shows the MIL type logic symbols used in high-speed CMOS IC. This logical chart is based on MIL-STD-806B, and clocked inverter and transmission gate employ specific symbols.

Table 6-1 MIL Logic Symbols












Circuit Function	Logic Symbol	Logical Equation or Truth Table																														
Inverter		$X = \overline{A}$																														
NAND Gate		$X = \overline{A \cdot B} = \overline{A} + \overline{B}$																														
NOR Gate		$X = \overline{A + B} = \overline{A} \cdot \overline{B}$																														
AND Gate		$X = A \cdot B = \overline{\overline{A} + \overline{B}}$																														
OR Gate		$X = A + B = \overline{\overline{A} \cdot \overline{B}}$																														
Clocked Inverter (Note 1)		<table border="1" data-bbox="805 873 981 994"> <tr><td>ϕ</td><td>A</td><td>X</td></tr> <tr><td>H</td><td>H</td><td>L</td></tr> <tr><td>H</td><td>L</td><td>H</td></tr> <tr><td>L</td><td>X</td><td>Z</td></tr> </table> <p>X: Don't Care Z: High Impedance</p>	ϕ	A	X	H	H	L	H	L	H	L	X	Z																		
ϕ	A	X																														
H	H	L																														
H	L	H																														
L	X	Z																														
Transmission Gate (Note 2)		<table border="1" data-bbox="805 1012 981 1133"> <tr><td>ϕ</td><td>A</td><td>X</td></tr> <tr><td>H</td><td>H</td><td>H</td></tr> <tr><td>H</td><td>L</td><td>L</td></tr> <tr><td>L</td><td>X</td><td>Z</td></tr> </table> <p>X: Don't Care Z: High Impedance</p>	ϕ	A	X	H	H	H	H	L	L	L	X	Z																		
ϕ	A	X																														
H	H	H																														
H	L	L																														
L	X	Z																														
EXCLUSIVE-OR Gate		$X = (A + B) \cdot (\overline{A} + \overline{B})$																														
EXCLUSIVE-NOR Gate		$X = (A \cdot B) + (\overline{A} \cdot \overline{B})$																														
D-Type Flip-Flop		<table border="1" data-bbox="805 1307 1101 1480"> <tr><td>S</td><td>R</td><td>D</td><td>CK</td><td>Q</td></tr> <tr><td>H</td><td>L</td><td>X</td><td>X</td><td>H</td></tr> <tr><td>L</td><td>H</td><td>X</td><td>X</td><td>L</td></tr> <tr><td>L</td><td>L</td><td>H</td><td></td><td>H</td></tr> <tr><td>L</td><td>L</td><td>L</td><td></td><td>L</td></tr> <tr><td>L</td><td>L</td><td>X</td><td></td><td>QnΔ</td></tr> </table> <p>X: Don't Care Δ: No Change</p>	S	R	D	CK	Q	H	L	X	X	H	L	H	X	X	L	L	L	H		H	L	L	L		L	L	L	X		QnΔ
S	R	D	CK	Q																												
H	L	X	X	H																												
L	H	X	X	L																												
L	L	H		H																												
L	L	L		L																												
L	L	X		QnΔ																												

Table 6-1 (Cont'd)

Circuit Function	Logic Symbol	Logical Equation or Truth Table																																																
<p>J/K Type Flip-Flop</p>		<table border="1" data-bbox="726 289 1112 527"> <thead> <tr> <th>S</th> <th>R</th> <th>J</th> <th>K</th> <th>CK</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>X</td> <td>X</td> <td>X</td> <td>H</td> </tr> <tr> <td>L</td> <td>H</td> <td>X</td> <td>X</td> <td>X</td> <td>L</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> <td>L</td> <td>$\overline{\text{f}}$</td> <td>$Q_n\Delta$</td> </tr> <tr> <td>L</td> <td>L</td> <td>L</td> <td>H</td> <td>$\overline{\text{f}}$</td> <td>L</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>L</td> <td>$\overline{\text{f}}$</td> <td>H</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>H</td> <td>$\overline{\text{f}}$</td> <td>$Q_n\nabla$</td> </tr> <tr> <td>L</td> <td>L</td> <td>X</td> <td>X</td> <td>$\overline{\text{f}}$</td> <td>$Q_n\Delta$</td> </tr> </tbody> </table> <p data-bbox="774 539 915 604"> X: Don't Care Δ: No Change ∇: Toggle </p>	S	R	J	K	CK	Q	H	L	X	X	X	H	L	H	X	X	X	L	L	L	L	L	$\overline{\text{f}}$	$Q_n\Delta$	L	L	L	H	$\overline{\text{f}}$	L	L	L	H	L	$\overline{\text{f}}$	H	L	L	H	H	$\overline{\text{f}}$	$Q_n\nabla$	L	L	X	X	$\overline{\text{f}}$	$Q_n\Delta$
	S	R	J	K	CK	Q																																												
H	L	X	X	X	H																																													
L	H	X	X	X	L																																													
L	L	L	L	$\overline{\text{f}}$	$Q_n\Delta$																																													
L	L	L	H	$\overline{\text{f}}$	L																																													
L	L	H	L	$\overline{\text{f}}$	H																																													
L	L	H	H	$\overline{\text{f}}$	$Q_n\nabla$																																													
L	L	X	X	$\overline{\text{f}}$	$Q_n\Delta$																																													

Note 1) Clocked Inverter

A clocked inverter has the circuit shown in Fig. 6-1. In this figure, Q1 and Q2 are P-channel MOS FET, and Q3 and Q4 are N-channel MOS FET, and four FET are all connected in series from V_{CC} to GND.

If ϕ signal is at a high level, Q1 and Q4 turn on, and can be regarded as simply an inverter composed of Q2 and Q3. When ϕ signal is at a low level, both Q1 and Q4 turn off, and regardless of the condition of the A input, the output, B is set to a high impedance condition cut off from both V_{CC} and GND.




Fig. 6-1 Clocked Inverter

That is to say, a clocked inverter can be used as a switch to turn off input and output.

Note 2) Transmission Gate

Transmission gate has the circuit shown in Fig. 6-2. As shown in this figure, Q1 is a P-channel MOS FET and Q2 is an N-channel MOS FET which are connected in parallel.

If ϕ signal is at a high level, both Q1 and Q2 turn on, and a signal can be applied in either direction.

If ϕ signal is at a low level, both Q1 and Q2 turn off, and no signal can be passed.










Fig. 6-2 Transmission Gate

6-2 How to Read Truth Table

Table 6-2 indicates the definition of symbols described in Truth Table.

Table 6-2

Symbol	definition
H	High level (Indicates stationary input or output)
L	Low level (Indicates stationary input or output)
	Indicates leading edge changing from "L" to "H".
	Indicates trailing edge changing from "H" to "L".
X	Don't care (Either "H" or "L")
Z	High impedance state
a.....h	Input level of stationary state of each input of A to H.
Q ₀	Level of Q just before the realization of input condition indicated in Truth Table.
Q _n	Level of Q just before inputting of active edge ( or )
	One "H" level pulse.
	One "L" level pulse.

7. COMMON ELECTRICAL CHARACTERISTICS

7-1 Power Dissipation

The power dissipation of CMOS device is composed of two components: one static, the other dynamic.

The total power dissipation is the sum of static and dynamic power dissipation.

Static power dissipation is obtained by multiplying quiescent supply current by the supply voltage range.

Dynamic power dissipation is obtained by taking the following operating supply current value.

(1) Static power dissipation

In the case of CMOS ICs, under the condition in which inputs are fixed at V_{CC} or GND level, either N-channel FET or P-channel FET turns off. For this reason, the current from V_{CC} to GND becomes only the reverse-direction saturated current of the PN junction and the surface leakage current due to the stain in the chip surface, and is a current of less than several nA at room temperature.

Therefore, in the case where the inputs are driven by another CMOS, or the inputs are pulled-down to GND or pulled-up to V_{CC} , the static power dissipation can be obtained as follows:

$$P_d(\text{DC}) = V_{CC} \cdot I_{CC}$$

For HCT devices where specific input pins are driven at LSTTL levels the following applies:

When being driven with a TTL V_{OH} , HCT devices exhibit additional currents (I_C) as specified on HCT device data sheets.

Therefore, the HCT static power dissipation is dependent on the number of inputs applied with the TTL V_{OH} logic voltage level, and can be obtained as follows:

$$P_d(\text{DC}) = V_{CC} \cdot I_{CC} + nV_{CC} \cdot I_{Cn} \cdot dn$$

n : the number of input at 0~2.4V (TTL V_{IH} level)

d : duty cycle

I_C : quiescent current when $V_{IH} = 2.4V$

(Ref. Technical data sheets)

(2) Dynamic power dissipation

The dynamic power dissipation of a MOS IC is calculated by summing “a” and “b” below:

- a) The switching current obtained by charge and discharge of each capacitance added to gate output current when the gate in the circuit including the output buffer makes an inversion.
- b) The through current flowing when the P-channel FET and the N-channel FET which constitute the gate during inversion time turn on briefly at the same time.

When rise and fall times of the input signal are small (about 6ns), through current of the gate is usually negligibly small in comparison with the switching current.

For this reason, the dynamic supply current is governed by internal capacitance of the IC and the charging and discharging current of the load capacity (C_L).

An example is given here for $C_L = 0\text{pF}$.

For the inversion of internal gate outputs from low to high level, it is necessary that the electric charge corresponding to $C_i \cdot V_{CC}$ be supplied from the V_{CC} line to the internal capacitance C_i .

Therefore the value obtained by multiplying $C_i \cdot V_{CC}$ to the output inversion frequency (Frequency: f) within a certain period corresponds to the mean current to be supplied from the V_{CC} line to the IC during that period.

In an actual IC, several gates operate simultaneously, and their respective internal capacity and inversion frequency are different.

Therefore, dynamic supply current in an IC is as follows:

$$I_{CC} (\text{opr.}) = V_{CC} \cdot \sum_1^n f_n \cdot C_{i_n}$$

fn: frequency of internal operated gate

As f_n is divisible by an integer of input frequency (f_{IN}), the gate operating with f_n/m frequency can be considered equivalently as the capacitance of C_i/m .

Hence, the above equation can be rewritten as:

$$I_{CC} (\text{opr.}) = V_{CC} \cdot f_{IN} \cdot \sum_1^n C_i/m_n$$

f_{IN} : input frequency
m: integer

The final term is defined as C_{PD} .

Dynamic power dissipation with load capacity is given by the following equation:

$$P_D (\text{opr.}) = C_{PD} \cdot V_{CC}^2 \cdot f_{IN} \cdot C_{PD}$$

Total dynamic power dissipation with load capacity is given by the following equation:

$$P_D (\text{opr.}) = C_{PD} \cdot V_{CC}^2 \cdot f_{IN} + \sum_1^n (C_L n \cdot V_{CC}^2 \cdot f_O n)$$

C_L : load capacity

f_O : output frequency

n : integer of output

However, in specific applications such as crystal oscillators, supply current characteristics are controlled by through current, and the calculation result by C_{PD} can not be used.

7-2 Standardized Capacitance Power Dissipation (C_{PD}) Test Procedure

The purpose of the C_{PD} value is to allow the user to estimate actual power consumption of his system. Therefore, the table has been set up to exercise each device in the same manner as it would usually be used. Devices which are separable into independent sections are measured on a "per section" basis, the remaining are measured on a "per device" basis. Each device's unique set up is listed in the Table 7-1, "Pin condition Table".

Measurements for all devices are to be made at $V_{CC}=5.0V$ at $T_a=25^\circ C$ and, if the devices are tested at a enough high frequency, the DC supply current will contribute a negligible amount to the overall power consumption and can thereby be ignored. For this reason, the power consumption is measured at 1MHz. Any device with 3-state outputs is measured in an enabled state of outputs.

In order to determine the C_{PD} of a single section of a device (i.e., one of four gates or one of two flip-flops in a package), the following procedures should be used.

As for the C_{PD} value for a device with a common clock, it can be easily obtained by measuring both the C_{PD} of a device with only one portion of the device active, and the C_{PD} found with all portions of the device active. The C_{PD} value obtained by above two conditions should be shown.

Gates: Switch one input while biasing the remaining input(s) so that the output(s) will switch.

Flip-flops: Switch the clock pin while changing the data pin(s) such that the output(s) change with each clock cycle.

Latches: Switch the enable and data inputs such that the latch toggles.

Decoders/

Demultiplexers: Switch one address pin which changes two outputs

Date selectors/

Multiplexers: Switch one address input with the corresponding data inputs at opposite logic levels so that the output switches.

- Analog switches: Switch one address/select pin which changes two switches. The switch inputs/ outputs should be left open. For digital applications where the switch inputs/ outputs change between V_{CC} and GND, the respective switch capacitance should be added to the load capacitance as shown above.
- Counters: Switch the clock with the other inputs biased so that the device counts.
- Shift registers: Switch the clock while alternating the inputs so that the device shifts alternation 1's and 0's through the register.
- Transceivers: Switch only one data input. Place transceivers in a single direction.
- Monostables: The pulse obtained with a resistor and no external capacitor is repeatedly switched.
- Parity Generators: Switch one input.
- Display Drivers: Switch one input so that approximately one-half of the outputs change state.
- ALUs/Address: Switch the least significant bit. Bias the remaining inputs so that the device is alternately adding 0000(binary) or 0001(binary) to 1111(binary).

Details of each IC's pin condition are listed in Table 7-1.

-Explanation of symbol-

V = V_{CC} (+5.0V)

G = GND (0 V)

H = logic 1 (V_{CC})

L = logic 0 (GND)

X = don't care. V_{CC} or GND. but not switching

R = 1.0 k Ω pull-up resistor to an additional 5.0V supply other than V_{CC} supply

O = open

P = 50% duty cycle input pulse (shown below)

Q = 50% duty cycle half frequency out-of-phase input pulse (shown below)




Table 7-1 C_{PD} Test Condition

Type No.	Pin																							
	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	2	2	2	2			
	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4
00	P	H	O	X	X	O	G	O	X	X	O	X	X	V
02	O	P	L	O	X	X	G	X	X	O	X	X	O	V
03	P	H	R	X	X	O	G	O	X	X	O	X	X	V
04	P	O	X	O	X	O	G	O	X	O	X	O	X	V
08	P	H	O	X	X	O	G	O	X	X	O	X	X	V
10	P	H	X	X	X	O	G	O	X	X	X	O	H	V
11	P	H	X	X	X	O	G	O	X	X	X	O	H	V
14	P	O	X	O	X	O	G	O	X	O	X	O	X	V
20	P	H	O	H	H	O	G	O	X	X	O	X	X	V
21	P	H	O	H	H	O	G	O	X	X	O	X	X	V
27	P	L	X	X	X	O	G	O	X	X	X	O	L	V
30	P	H	H	H	H	H	G	O	O	O	H	H	O	V
32	P	L	O	X	X	O	G	O	X	X	O	X	X	V
42	O	O	O	O	O	O	O	G	O	O	O	L	L	P	V
51	P	X	X	X	X	O	G	O	L	L	L	H	H	V
73	P	H	H	V	X	X	X	O	O	X	G	O	O	H
74	H	Q	P	H	O	O	G	O	O	X	X	X	X	V
75	O	Q	X	X	V	X	X	O	O	O	O	G	P	O	O
76	P	H	H	H	V	X	X	X	X	O	O	X	G	O	O	H
77	Q	X	X	V	X	X	O	O	O	O	G	P	O	O
85	L	H	P	H	O	O	O	G	L	L	L	L	L	L	V
86	P	L	O	X	X	O	G	O	X	X	O	X	X	V
107	H	O	O	H	O	O	G	X	X	X	X	P	H	V
109	H	H	L	P	H	O	O	G	O	O	X	X	X	X	V
112	P	H	H	H	O	O	O	G	O	X	X	X	X	H	V
113	P	H	H	H	O	O	G	O	O	X	X	X	X	V
123	L	H	P	O	O	O	O	G	X	X	X	O	O	R	V
125	H	P	O	X	X	O	G	O	X	X	O	X	X	V
126	H	P	O	X	X	O	G	O	X	X	O	X	X	V
131	Q	L	L	P	L	H	O	G	O	O	O	O	O	O	V
132	P	H	O	X	X	O	G	O	X	X	O	X	X	V
133	P	H	H	H	H	H	H	G	O	H	H	H	H	H	V
137	P	L	L	L	L	H	O	G	O	O	O	O	O	O	V
138	P	L	L	L	L	H	O	G	O	O	O	O	O	O	V
139	L	P	L	O	O	O	O	G	O	O	O	O	X	X	V
147	H	H	H	H	H	O	O	G	O	H	P	H	H	O	O	V
148	H	H	H	H	L	O	O	G	O	P	H	H	H	O	O	V
151	X	X	L	H	O	O	L	G	L	L	P	X	X	X	V
153	L	L	X	X	L	H	O	G	O	X	X	X	X	P	X	V

Type No.		Pin																								
		0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	2	2	2	2	2			
		1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	
154		O	O	O	O	O	O	O	O	O	O	O	G	O	O	O	O	O	L	L	L	L	L	P	V	
155		L	L	L	O	O	O	O	G	O	O	O	O	P	L	L	V	
157	1*	P	L	H	O	L	L	O	G	O	L	L	O	L	L	L	V	
157	4*	P	L	H	O	L	H	O	G	O	H	L	O	H	L	L	V	
158	1*	P	L	H	O	L	L	O	G	O	L	L	O	L	L	L	V	
158	4*	P	L	H	O	L	H	O	G	O	H	L	O	H	L	L	V	
160		H	P	X	X	X	X	H	G	H	H	O	O	O	O	O	V	
161		H	P	X	X	X	X	H	G	H	H	O	O	O	O	O	V	
162		H	P	X	X	X	X	H	G	H	H	O	O	O	O	O	V	
163		H	P	X	X	X	X	H	G	H	H	O	O	O	O	O	V	
164		Q	H	O	O	O	O	G	P	H	O	O	O	O	V	
165		H	P	X	X	X	X	O	G	O	Q	X	X	X	X	L	V	
166		Q	X	X	X	X	L	P	G	H	X	X	X	O	X	H	V	
173	1*	L	L	O	O	O	O	P	G	L	L	X	X	X	O	L	V	
173	4*	L	L	O	O	O	O	P	G	L	L	Q	Q	Q	Q	L	V	
174	1*	H	O	Q	X	O	X	O	G	P	O	X	O	X	X	O	V	
174	6*	H	O	Q	Q	O	Q	O	G	P	O	Q	O	Q	Q	O	V	
175	1*	H	O	O	Q	X	O	O	G	P	O	O	X	X	O	O	V	
175	4*	H	O	O	Q	Q	O	O	G	P	O	O	Q	Q	O	O	V	
181		P	H	H	L	L	H	H	L	O	O	O	G	O	B	O	O	O	L	H	L	H	L	H	V	
182		H	L	H	L	H	L	O	G	O	O	O	O	P	H	L	V	
190		X	O	O	H	P	O	O	G	X	X	H	O	O	L	X	V	
191		X	O	O	L	L	O	O	G	X	X	H	O	O	P	X	V	
192		X	O	O	H	P	O	O	G	X	X	H	O	O	L	X	V	
193		X	O	O	H	P	O	O	G	X	X	H	O	O	L	X	V	
194		H	Q	X	X	X	X	G	H	L	P	O	O	O	O	V	
195		H	H	L	X	X	X	G	H	P	O	O	O	O	O	V	
221		L	H	P	O	O	O	O	G	X	X	X	O	O	O	R	V	
237		P	L	L	L	L	H	O	G	O	O	O	O	O	O	O	V	
238		P	L	L	L	L	H	O	G	O	O	O	O	O	O	O	V	
240		L	P	O	X	O	X	O	X	O	G	X	O	X	O	X	O	X	O	X	O	X	V	.	.	.
241		L	P	O	X	O	X	O	X	O	G	X	O	X	O	X	O	X	O	X	O	X	V	.	.	.
242		L	O	P	X	X	X	G	O	O	O	O	O	L	V	
243		L	O	P	X	X	X	G	O	O	O	O	O	L	V	
244		L	P	O	X	O	X	O	X	O	G	X	O	X	O	X	O	X	O	X	O	X	V	.	.	.
245		H	P	X	X	X	X	X	X	G	O	O	O	O	O	O	O	L	V	
251		X	X	L	H	O	O	L	G	L	L	P	X	X	X	V	
253		L	L	X	X	L	H	O	G	O	X	X	X	X	P	X	V	
257	1*	P	L	H	O	X	X	O	G	O	X	X	O	X	X	L	V	

* number of sections active

Type No.		Pin																							
		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	2	2	2	2	2		
		1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4
257	4*	P	L	H	O	L	H	O	G	O	H	L	O	H	L	L	V
258	1*	P	L	H	O	X	X	O	G	O	X	X	O	X	X	L	V
258	4*	P	L	H	O	L	H	O	G	O	H	L	O	H	L	L	V
259		L	L	L	O	O	O	O	G	O	O	O	O	Q	P	H	V
266		P	L	B	O	X	X	G	X	X	O	O	X	X	V
273	1*	H	O	Q	X	O	O	X	X	O	G	P	O	X	X	O	O	X	X	O	V
273	8*	H	O	Q	Q	O	O	Q	Q	O	G	P	O	Q	Q	O	O	Q	Q	O	V
279		L	P	P	O	X	X	O	G	O	X	X	X	O	X	X	V
280		L	L	O	L	O	O	G	P	L	L	L	L	L	V
283		O	H	L	O	P	H	L	G	O	O	H	L	O	L	H	V
298	1*	L	L	H	L	L	L	L	G	L	Q	P	O	O	O	O	V
298	4*	L	L	H	H	L	L	H	G	H	Q	P	O	O	O	O	V
299		H	L	L	O	O	O	O	H	G	Q	P	O	O	O	O	O	X	L	V
323		H	L	L	O	O	O	O	H	G	Q	P	O	O	O	O	O	X	L	V
352		L	L	X	X	L	H	O	G	O	L	L	X	X	P	X	V
353		L	L	X	X	L	H	O	G	O	L	L	X	X	P	X	V
354		X	X	X	X	X	L	H	L	G	L	L	L	P	L	L	H	O	O	V
356		X	X	X	X	X	X	Q	P	G	L	L	L	L	L	H	O	O	V
365		L	P	O	X	O	X	O	G	O	X	O	X	O	X	L	V
366		L	P	O	X	O	X	O	G	O	X	O	X	O	X	L	V
367		L	P	O	X	O	X	O	G	O	X	O	X	O	X	L	V
368		L	P	O	X	O	X	O	G	O	X	O	X	O	X	L	V
373	1*	L	O	Q	X	O	O	X	X	O	G	P	O	X	X	O	O	X	X	O	V
373	8*	L	O	Q	Q	O	O	Q	Q	O	G	P	O	Q	Q	O	O	Q	Q	O	V
374	1*	L	O	Q	X	O	O	X	X	O	G	P	O	X	X	O	O	X	X	O	V
374	8*	L	O	Q	Q	O	O	Q	Q	O	G	P	O	Q	Q	O	O	Q	Q	O	V
375		Q	O	O	P	O	O	Q	G	X	O	O	X	O	O	X	V
377	1*	L	O	Q	X	O	O	X	X	O	G	P	O	X	X	O	O	X	X	O	V
377	8*	L	O	Q	Q	O	O	Q	Q	O	G	P	O	Q	Q	O	O	Q	Q	O	V
386		P	L	O	O	X	X	G	X	X	O	O	X	X	V
390		P	L	O	Q	O	O	O	G	O	O	O	X	O	X	X	V
393		P	L	O	O	O	O	G	O	O	O	O	X	X	V
423		L	P	H	O	O	O	O	G	X	X	X	O	O	R	V
533	1*	L	O	Q	X	O	O	X	X	O	G	G	P	X	X	O	O	X	X	O	V
533	8*	L	O	Q	Q	O	O	Q	Q	O	G	G	P	Q	Q	O	O	Q	Q	O	V
534	1*	L	O	Q	X	O	O	X	X	O	G	P	O	X	X	O	O	X	X	O	V
534	8*	L	O	Q	Q	O	O	Q	Q	O	G	P	O	Q	Q	O	O	Q	Q	O	V
540	1*	L	P	X	X	X	X	X	X	G	O	O	O	O	O	O	O	O	O	L	V
540	8*	L	P	P	P	P	P	P	P	G	O	O	O	O	O	O	O	O	O	L	V

* number of sections active

Type No.		Pin																							
		0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	2	2	2	2	2	
		1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4
541	1*	L	P	X	X	X	X	X	X	X	G	O	O	O	O	O	O	O	O	L	V
541	8*	L	P	P	P	P	P	P	P	P	G	O	O	O	O	O	O	O	O	L	V
563	1*	L	Q	X	X	X	X	X	X	X	G	P	O	O	O	O	O	O	O	O	V
563	8*	L	Q	Q	Q	Q	Q	Q	Q	Q	G	P	O	O	O	O	O	O	O	O	V
564	1*	L	Q	X	X	X	X	X	X	X	G	P	O	O	O	O	O	O	O	O	V
564	8*	L	Q	Q	Q	Q	Q	Q	Q	Q	G	P	O	O	O	O	O	O	O	O	V
573	1*	L	Q	X	X	X	X	X	X	X	G	P	O	O	O	O	O	O	O	O	V
573	8*	L	Q	Q	Q	Q	Q	Q	Q	Q	G	P	O	O	O	O	O	O	O	O	V
574	1*	L	Q	X	X	X	X	X	X	X	G	P	O	O	O	O	O	O	O	O	V
574	8*	L	Q	Q	Q	Q	Q	Q	Q	Q	G	P	O	O	O	O	O	O	O	O	V
590		O	O	O	O	O	O	O	G	O	H	P	H	P	L	O	V
592		X	X	X	X	X	X	X	G	O	H	P	H	X	H	X	V
593		O	O	O	O	O	O	O	H	G	O	H	P	L	H	X	H	L	H	V
595		O	O	O	O	O	O	G	O	H	P	P	L	Q	O	V
597		X	X	X	X	X	X	G	O	H	P	X	H	Q	X	V
620		H	P	X	X	X	X	X	X	G	O	O	O	O	O	O	O	O	H	V
623		H	P	X	X	X	X	X	X	G	O	O	O	O	O	O	O	O	H	V
640		H	P	X	X	X	X	X	X	G	O	O	O	O	O	O	O	L	V
643		H	P	X	X	X	X	X	X	G	O	O	O	O	O	O	O	L	V
646		X	L	H	P	X	X	X	X	X	G	O	O	O	O	O	O	O	L	X	X	V	.	.	.
648		X	L	H	P	X	X	X	X	X	G	O	O	O	O	O	O	O	L	X	X	V	.	.	.
651		X	L	H	P	X	X	X	X	X	G	O	O	O	O	O	O	O	H	X	X	V	.	.	.
652		X	L	H	P	X	X	X	X	X	G	O	O	O	O	O	O	O	H	X	X	V	.	.	.
670		Q	Q	Q	L	P	O	O	G	O	L	L	L	P	Q	V
688		L	P	L	L	L	L	L	L	G	L	L	L	L	L	L	L	L	O	V
690		H	P	X	X	X	H	H	X	G	L	L	H	H	O	O	O	O	V
691		H	P	X	X	X	H	H	X	G	L	L	H	H	O	O	O	O	V
692		H	P	X	X	X	H	H	X	G	L	L	H	H	O	O	O	O	V
693		H	P	X	X	X	H	H	X	G	L	L	H	H	O	O	O	O	V
696		H	P	X	X	X	L	H	X	G	L	L	H	L	O	O	O	O	V
697		H	P	X	X	X	L	H	X	G	L	L	H	L	O	O	O	O	V
698		H	P	X	X	X	L	H	X	G	L	L	H	L	O	O	O	O	V
699		H	P	X	X	X	L	H	X	G	L	L	H	L	O	O	O	O	V
4002		O	P	L	L	L	O	G	O	X	X	X	X	O	V
4016		O	O	O	O	X	X	G	O	O	O	X	P	V
4017		O	O	O	O	O	O	G	O	O	O	O	L	P	L	V
4020		O	O	O	O	O	O	G	O	P	L	O	O	O	O	V
4022		O	O	O	O	O	O	G	O	O	O	O	L	P	L	V
4024		P	L	O	O	O	O	G	O	O	O	O	O	O	V
4028		O	O	O	O	O	O	G	O	P	X	X	X	O	O	V

* number of sections active

Type No.	Pin																								
	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	2	2	2	2				
	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	
4040	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	2	2	2	2				
4049	V	O	P	O	X	O	X	G	X	O	X	O	O	X	O	O	
4050	V	O	P	O	X	O	X	G	X	O	X	O	O	X	O	O	
4051	0	0	0	0	0	L	G	G	L	L	P	0	0	0	0	V	
4052	0	0	0	0	0	L	G	G	L	P	0	0	0	0	0	V	
4053	0	0	0	0	0	L	G	G	L	L	P	0	0	0	0	V	
4060	0	0	0	0	0	0	0	0	0	G	0	0	P	L	0	0	0	V	
4066	0	0	0	0	X	X	G	0	0	0	0	X	P	V	
4072	O	P	L	L	L	O	G	O	X	X	X	O	V	
4075	P	L	X	X	X	O	G	L	O	O	X	X	X	V	
4078	O	P	L	L	L	O	G	O	L	L	L	L	O	V	
4094	H	Q	P	O	O	O	0	G	O	O	O	O	O	H	V	
4316	0	0	0	0	P	X	L	G	G	0	0	0	0	X	X	V	
4351	0	0	0	0	0	0	L	H	O	G	H	P	L	O	L	0	0	0	0	V	
4352	0	0	0	0	0	0	L	H	O	G	H	P	L	O	0	0	0	0	0	V	
4353	0	0	0	0	0	0	L	H	O	G	H	P	L	O	L	0	0	0	0	V	
4511	L	L	H	H	L	L	P	G	0	0	0	0	0	0	0	V	
4514	H	P	L	0	0	0	0	0	0	0	0	G	0	0	0	0	0	0	0	0	L	L	L	V	
4515	H	P	L	0	0	0	0	0	0	0	0	G	0	0	0	0	0	0	0	0	0	L	L	L	V
4518	P	H	O	0	0	0	L	G	X	X	O	0	0	0	X	V	
4520	P	H	O	0	0	0	L	G	X	X	O	0	0	0	X	V	
4538	G	R	H	P	H	O	0	G	0	0	X	X	L	O	G	V	
4543	H	L	L	H	L	P	L	G	0	0	0	0	0	0	0	V	
7007	P	O	X	O	X	O	G	O	X	O	X	O	X	V	
7240	L	P	O	X	O	X	O	X	O	G	X	O	X	O	X	O	X	O	X	V	
7241	L	P	O	X	O	X	O	X	O	G	X	O	X	O	X	O	X	O	X	V	
7244	L	P	O	X	O	X	O	X	O	G	X	O	X	O	X	O	X	O	X	V	
7266	P	L	O	0	X	X	G	X	X	O	0	X	X	V	
7292	H	L	O	P	L	O	O	G	O	L	H	O	O	L	L	V	
7294	H	L	O	P	L	O	O	G	O	H	O	O	L	L	V	
7640	H	P	X	X	X	X	X	X	X	G	0	0	0	0	0	0	0	0	0	L	V	.	.	.	
7643	H	P	X	X	X	X	X	X	X	G	0	0	0	0	0	0	0	0	0	L	V	.	.	.	
7645	H	P	X	X	X	X	X	X	X	G	0	0	0	0	0	0	0	0	0	L	V	.	.	.	
40102	P	H	L	L	L	L	G	H	L	L	L	L	O	H	V	
40103	P	H	L	L	L	L	G	H	L	L	L	L	O	H	V	
40105	L	O	P	Q	Q	Q	Q	G	L	O	O	O	O	P	V	

7-3 Output Current Characteristics

The output current characteristics of TC74HC series can be divided into standard and buffer types. An IC of the standard type is capable of directly driving 10 LSTTL, and guarantees $V_{CC} - V_{OH} \leq 0.37V$, $V_{OL} \leq 0.33V$ over the entire temperature range. The buffer type, is capable of directly driving 15 LSTTL under the same conditions.

Fig. 7-2 shows the standard output current characteristics of each type when used at the 4.5V.

Note) The solid line shows standard characteristics chart. Because there are variations depending upon the samples, use the broken line and separate standard values when making design.




Fig. 7-2 Standard Output Current Characteristics

When the structure of device has been decided upon, the current flowing in MOS FET is determined by gate voltage V_{GS} and voltage V_{DS} between source and drain. In the actual IC, the gate voltage of output step MOS FET becomes nearly V_{CC} and GND level. Therefore, if $|V_{GS}| = V_{CC}$ is considered, the following equation is realized in non-saturation zone:

$$I_{DS} = K [2 V_{DS} (V_{GS} - V_T) - V_{DS}^2]$$

If V_{DS} is made constant, I_{DS} is proportional to $V_{CC} - V_T$. In the saturation zone:

$$I_{DS} = K (V_{GS} - V_T)^2$$

Thus, I_{DS} is proportional to $(V_{CC} - V_T)^2$ not to V_{DS} . Here, V_T is the threshold voltage proper to MOS FET's, and is set to a value of about 0.7V in TC74HC series.

Fig. 7-3 shows supply voltage-output current characteristics of standard type outputs. This figure shows standard values. Note that the variation of output current at low supply voltage becomes large in comparison with that at 4.5V.




Fig. 7-3 Standard Output Current Characteristics

7-4 AC Electrical Characteristics

(1) Supply voltage dependence

Transient characteristics of IC's such as propagation delay time and maximum operating frequency are determined by delay time of the inner gate or rise time and fall time of the output buffer.

Internal delay is considered to be chiefly due to integral effect of the on resistance of the MOS FET and load capacitance does not remarkably depend upon supply voltage, the drain current characteristics of MOS FET determines the dependence of AC electric characteristics on supply voltage.

Fig. 7-4 shows the dependence on supply voltage of propagation delay time in a representative gate IC.

In JEDEC standard 7A, the coefficient of dependence on supply voltage is determined as follows: In the worst case, adopt the broken line indicated in Fig. 7-4 which was made on the basis of JEDEC standard.

Table 7-1 Calculation of AC Standard Value
(expecting f_{MAX})

V_{CC}	$T_a=25^\circ\text{C}$	$T_a=-40\sim 85^\circ\text{C}$
2.0	5.00X	5.00Y
4.5	X	Y=1.25X
6.0	0.85X	0.85Y

Table 7-2 Calculation of f_{MAX} Standard Value

V_{CC}	$T_a=25^\circ\text{C}$	$T_a=-40\sim 85^\circ\text{C}$
2.0	0.20X	0.20Y
4.5	X	Y=0.80X
6.0	1.18X	1.18Y




Fig. 7-4 Dependence on Supply Voltage of Propagation Delay Time
(Gate IC)

(2) Load capacitance dependence

In TC74HC series, output current has been widely improved in comparison with the conventional 4000B/4500B series, and a capacitive load can be driven at high speed.

However, since output impedance is determined when supply voltage is selected, rise and fall time of output waveform or propagation delay time will increase in proportion to an increase of load capacitance.

Fig. 7-5 indicates the load capacitance dependence on output rise and fall time at a supply voltage of 4.5V. Fig. 7-6 shows the load capacitance dependence on propagation delay time.




Fig. 7-5 Load Capacitance Dependence of t_{rLH}, t_{fHL} (standard characteristics)




Fig. 7-6 Load Capacitance Dependence of t_{pLH}, t_{pHL} (standard characteristics)

In the TC74HC series, AC characteristics are guaranteed using a load capacitance of 50pF. Propagation delay time using load capacitance, other than the above is obtained by the following equation:

(Example) High level propagation delay time in the case of load capacitance of XpF.

$$t_{pLH}(X) = A(X - 50) + t_{pLH}(50)$$

A: High level propagation delay time increase rate per unit load capacitance(ns/pF)

Table 7-3 Load Capacitance Dependence of AC Electrical Characteristics (ns/pF)

	V _{CC}	Standard Output		Buffer Output	
		Typical value (Ta=25°C)	Limit value (Ta=25°C)	Typical value (Ta=25°C)	Limit value (Ta=25°C)
t _{TLH} , t _{THL}	2.0	0.33	0.83	0.22	0.55
	4.5	0.12	0.24	0.08	0.16
	6.0	0.09	0.16	0.06	0.11
t _{pLH} , t _{pHL}	2.0	0.17	0.43	0.13	0.33
	4.5	0.06	0.12	0.05	0.10
	6.0	0.043	0.077	0.038	0.068

Table 7-3 shows increase rate per unit capacity of AC electrical characteristics having load capacitance dependence.

In the case of a heavy capacitive load, it is necessary to make the calculation using the limit values in this table.

In TC74HCxxx series, AC characteristic of 15pF load capacitance (standard output, V_{CC} =5.0V) or 150pF load capacitance (buffer output, V_{CC} =2, 4.5, 6V) is guaranteed. (See the technical data sets)

7-5 Temperature Parameters of Various Characteristics

In TC74HC series, operation over the wide temperature range of -40°C to 85°C is guaranteed. This section shows how the switching time and output current are influenced by temperature.

(1) Temperature Characteristics of Output Current

Fig. 7-7 indicates temperature versus output current. In this figure, the solid line shows the temperature dependence in a standard sample. Therefore, when designing, use the broken line as it is the worst case.




Fig. 7-7




Fig. 7-8

(2) Temperature Characteristics versus Propagation Delay Time

Fig. 7-8 shows temperature versus propagation delay time. The solid line in this figure indicates standard temperature dependence at the Gate of the IC. When designing, therefore, use the broken line indicated as the worst case.

8 PRECAUTIONS IN HANDLING

8-1 Electric Static Discharge

CMOS IC has a very thin gate insulation oxide film. When high voltage is applied to this gate electrode (input of CMOS IC), the oxide film directly under the gate can sometimes break down. In TC74HCxxx series, as shown in Fig. 8-1, protect diodes are added to all input terminals in order to protect CMOS gate from such voltage. However, protective circuits may not necessarily be effective against accidental high voltage; care must be fully taken in handling CMOS IC's.




Fig. 8-1 (a) Input Protective Circuits

(b) Output Equivalent Circuit

Further, as a parasitic diode is formed between each terminal as indicated in Fig. 8-1, thermal breakdown, etc. due to excessive current may sometimes occur when the voltage exceeding the ratings is applied between each terminal.

Therefore, care must be taken at the time of assembling and adjustment.

(1) Electrostatic Discharge Test Method

Fig. 8-2 shows the electrostatic discharge test method. In Fig. 8-2, the test is conducted with $C=200$ pF, $R=0 \Omega$. Table 8-1 shows the results of electrostatic discharge tests applied to a representative type of the TC74HC series.

In the test method, standardized by EIAJ, it is acknowledged that $\pm 200V$ is sufficient to withstand damage in ordinary service. As shown by Table 8-1 Toshiba's TC74HC series has ample protection.




Fig. 8-2 Test Circuit

Table 8-1 Test Result

C=200pF, R=0Ω, Impression frequency 3 times

Name	Output		Input	
	Impression of + voltage	Impression of - voltage	Impression of + voltage	Impression of - voltage
TC74HC 00AP	> 500V	> -500V	> 500V	> -500V
TC74HC 02AP	> 500V	> -500V	> 500V	> -500V
TC74HC 74AP	> 500V	> -500V	> 500V	> -500V
TC74HC139AP	> 500V	> -500V	> 500V	> -500V
TC74HC240AP	> 500V	> -500V	> 500V	> -500V
TC74HC373AP	> 500V	> -500V	> 500V	> -500V

8-2 Precautions in Handling

(1) Transportation and Storage

As the input and output terminals of unmounted CMOS IC's are in a state of high impedance, they are apt to receive induction from the surrounding charged body, space electric fields, and the human body.

For this reason, it is necessary, in transporting and storing them, to use dielectric mats, metal cases or aluminum foil boxes, so that each terminal of the IC will be at same potential.

As the TC74HC series are inserted in magazines and are given antistatic treatment at the time of shipment, do not remove devices from the magazines unnecessarily. Especially, avoid the use of plastic or vinyl containers which are apt to create static charges.

(2) Assembling

When installing CMOS IC on the printed wiring board, it is necessary to protect the electric equipment, working stand and operators from static electricity by grounding. It is advisable to ground the working stand by spreading a metal plate or aluminum foil on the surface. Grounding of operators should be made through a resistance of about 1MΩ so as to prevent electric shock. It is convenient to make grounding through a metallic ring or metallic wrist bands. Also, it is advisable to not wear working clothes made of chemical fibers. Further, it is necessary to periodically check electric equipment to insure absence of electric leakage.

When shaping the lead during the packaging of IC, it is advisable to use pincet or similar jig, so that stress may not be given to the device leads at the package entrance.

When storing or transporting the completely assembled printed wiring board, short circuit the terminals of printed wiring board or cover the entire board with aluminum foil, so that the input terminals of the IC are open.

(3) Soldering, washing

When soldering by use of a soldering iron, carry out the work at the temperature of 260°C or below within 10 seconds. It is confirmed that the reliability of TC74HC series is not affected when subjected to a temperature stress at the lead of 260°C for 10 seconds.

Use a soldering iron having no electrical leakage its end. It is recommended to use A class iron having insulation resistance exceeding 10MΩ. When using soldering tank, it is necessary to ground the tank so as to prevent the electric potential of the soldering tank from affecting the work.

After soldering, the IC's on the printed wiring board, cleaning is done to remove flux, etc. For this cleaning use a flux removing abluent or a cleaning method utilizing ultrasonic wave. Care must be taken in the selection of this solvent so as to prevent adverse effects to the package and marking of the CMOS IC.

In general, it is advisable to use Freon™ series cleaners.

When using ultrasonic cleaning, it is necessary to prevent stress due to resonance from being imparted to the IC or printed wiring board. Because of this, it is necessary to consider the method such that the main body becomes a shade against vibration, and also to use a cleaning time of less than 30 seconds.

(4) Adjustment, Test

When making adjustment and test after the completion of printed wiring board, it is necessary to check for solder bridge or cracks on the printed wiring board before application of supply power. As CMOS systems require only a small supply current, it is well to apply current limiting during test by using a constant voltage power source.

Before mounting or dismounting printed wiring boards into or out of the test fixture, always cut off the power supply.

When inspecting each part of the printed wiring board with a probe, care must be taken to prevent contact of the tip of the probe with other signal or power lines. It is advisable to install a special test pin for use with probes.

When the test is conducted under high proper and low temperature, it is necessary to ensure grounding of the constant temperature oven.

Freon™ is REGISTERED TRADEMARK of DUPONT CORP.

9 PRECAUTIONS IN DESIGNING CIRCUITS

9-1 Input Processing


(1) Processing of unnecessary gate

Inputs of CMOS IC have such a high impedance that the logical level becomes undefined under open conditions. In this case, if input is at an intermediate level, the transistors of both P-channel and N-channel turn on, and unnecessary supply current flows.

Therefore, as shown in Fig. 9-1, be sure to connect unnecessary input lines to V_{CC} , GND or other inputs and the output to the logical level as determined by the inputs.

In the case of CMOS, if a soldered part has bad contact, a function of the system or an increase in supply current will occur. Therefore, care must be taken at the time of soldering.

Fig. 9-1 Treatment of Input



(*Unnecessary gate)

(2) Input processing of printed wiring board

When the input terminal of a printed wiring board is connected directly to a CMOS input, that input electrically floats. This condition is the same as a single IC being transported or stored. It is advisable, therefore, to connect this input to V_{CC} or GND through a resistance on the printed wiring board, as indicated in Fig. 9-2.




Fig. 9-2 Input processing of Printed Wiring Board

9-2 Design of Power Source

In general, CMOS has a small current consumption in comparison with bipolar digital IC's and, therefore, it need only a small capacity power supply. However, from the operational standpoint, CMOS consumes power in transition state, and therefore it is necessary to keep high frequency impedance of the power source at a low level.

It is advisable to make the wiring of the power source (V_{CC}) and GND lines thick and short, and insert, as a high frequency filter, a $0.001 \mu\text{F}$ to $0.1 \mu\text{F}$ capacitor between V_{CC} and GND for each IC.

Also, it is recommended to insert a capacitor of about $10 \mu\text{F}$ to $100 \mu\text{F}$ between power supply entrance and GND as low frequency filter. As mean supply current differs considerably depending upon the operating frequency of the system, existence of capacitive load, rise and fall of the input signal and supply voltage attention must be especially given in the case of a simple power source by using a Zener diode, or by battery drive. When there is overshoot or undershoot during transition time of the supply power, use a filter, etc. so that the maximum rating is not exceeded.

9-3 On Output Short-circuit

In the TC74HC series, a buffer is added to the output, and both flow-out (I_{OH}) and flow-in (I_{OL}) current drive is possible. For this reason, excessive current flows in CMOS output when the high level output line is shorted to the GND line or the low level output line is shorted to the V_{CC} line. Particularly, when the supply voltage is high, I_{OH} and I_{OL} are excessive and may damage the device; therefore care must be taken not to cause output short circuit.

It is, of course, impossible to directly connect ordinary outputs together, but in the case of an IC which has a 3 state output, wired OR is permitted provided that more than two outputs are not enabled simultaneously.

Further, in order to improve drive capacity, it is possible to connect the gates in the same package as shown in Fig. 9-3.




Fig. 9-3 Example of increase of driving capacity

9-4 Effect on Input of Slow Rise Time and Fall Time

When the waveform of slow rise fall time is impressed to CMOS input, it sometimes happens that output tends to oscillate around V_{TH} (threshold voltage of circuit) of input waveform. This is because the CMOS gate becomes a linear amplifier equivalent in the vicinity of V_{TH} , and minute power source ripple and noise components are amplified and appear in the output.

To prevent this, it is necessary to insert a high frequency filter capacitor between V_{CC} and GND of the oscillating IC, or use a Schmitt trigger IC.

In the case of TC74HC series, excepting HCU types or Schmitt trigger IC's, input rise and fall time is regulated as shown in Table 9-1.

Proper design requires that these rise and fall time limits be observed.

Fig. 9-4 shows an example of a malfunction when a shift counter is designed by using a type D flip-flop of another package. In this case, the malfunction is considered to be caused by the difference in circuit threshold level of separate D type flip flops.




Fig. 9-4 Example of Malfunction

Let circuit threshold level of F/F-1 be $V_{th} C1$, and that of F/F-2 be $V_{th} C2$. Then, as shown in Fig. 9-4, time difference Δt is formed while the rising waveform of clock pulse cuts the respective circuit threshold voltage, and thus malfunction takes place.

The following condition is required for insuring normal operation:

$$\Delta t < t_{pd} (CK-Q) + t_{set-up}$$

In this case, there is a possibility of malfunction even though the input signal is within the standard value of Table 9-1. Therefore, care must be taken in design of sequence circuit clock inputs.

Table 9-1 Standard Value of Input Rise and Fall Time

Item	Symbol	Limit	Unit
Input Rise and Fall Time	t_r, t_f	$0 \sim 1000(V_{CC}=2.0V)$	ns
		$0 \sim 500(V_{CC}=4.5V)$	
		$0 \sim 400(V_{CC}=6.0V)$	

9-5 Precautions for Wiring

(1) Output waveform distortion


As, the output impedance of the TC74HC series is very low in comparison with conventional standard CMOS IC, distortion is sometimes caused in the output waveform depending upon the L component of the wiring, when the wiring connected to output end is long or when capacitance is connected between signal line and V_{CC} or GND. Therefore, when designing the printed wiring board, take care not to make signal wiring length too long. In the case of double sides printed wiring boards, it is ideal to limit signal wire length to 30cm or less. Especially, in the clock signal line, distortion of the waveform causes malfunction.

(2) Precautions for arrangement

The output of TC74HC series has a fast rise and fall time, and makes a full swing between V_{CC} - GND; therefore it become a noise source to other signals. It is desirable to locate the output separately from a part which is sensitive to the noise of an analog circuit. Also, care must be taken for the reduction the number of loads and curtailment of wiring length.

(3) Termination

From its physical and electrical characteristics, the TC74HC series is apt to cause overshoot and undershoot, and this leads to malfunction of the circuit or breakdown of passive IC's. These troubles can be prevented to some extent by terminating the end of signal line. Fig. 9-5 indicates examples of general termination.



(a) Termination by CR

(b) Termination by Diode

Fig. 9-5 Examples of Termination

9-6 Interface

(1) Input and output interface

When interconnecting a CMOS system, an exchange of signals with external circuits or mechanisms is usually done. These input and output signal lines are naturally made long in many cases, and have distributed inductance or reactance. Therefore, if directly connected to CMOS, they will give rise to various troubles.

Conceivable troubles may be the malfunction due to induced noise, and the destruction of the input/output element due to surge. To cope with these problems, reduction of signal line impedance (driving impedance) or insertion of noise eliminating circuit on the receiving side is done for the former, while surge protective measures are taken for the latter.

Fig. 9-6 illustrates an example of making noise and surge protection on the input side.

(a) and (b) of this figure show an example of absorbing noise by integrating the input waveform.

(c) and (d) indicate an example of protecting CMOS from input surge.




Fig. 9-6 CMOS Input Protective Circuits

Fig. 9-7 gives examples of output interface. There are other methods, but in any case, some protection should be given to an interface involving long signal line.




Fig. 9-7 Output Protection/Driving Circuits

(2) Interface of CMOS IC

In the case of the mutual interface between CMOS IC, input impedance of CMOS has so large value that the limitation of fan out may not be so large. However, there is actually a need to consider the fall of propagation time due to the adding effect of load capacitance and an increase of power consumption.

As input capacitance of CMOS is about 5pF per input, if 10 fan outs are taken for example, load capacitance 50pF, and further, the line capacitance on the printed wiring board must also be taken into account. This shows that the processing speed of system is controlled not only by the circuit constituents but also by fan out.

When constructing a system with CMOS IC, it is recommended to examine the fan out by taking these points into consideration.

(3) Interface between different CMOS families

The problem to be considered between different CMOS families is the difference of supply voltage requirements between families. When different CMOS families are used with the same power source, it is all right to pay attention to the problems due to the propagation delay time difference, but in the case of different power source, a voltage level converting circuit is needs.

Fig. 9-8 shows an interface method from the standard CMOS operating at 6V~15V to 74HC. The most popular method is to use CMOS (4049B/4050B) which has a level shift function as shown in this figure.





Fig. 9-8 Standard CMOS→74HC Interface

The 4049B/4050B has GND side diode only, and is so constructed that current does not flow in the power source (V_{CC}) of a 5V system even though a voltage of 15V is impressed.

On the other hand, an interface from 74HC to standard CMOS can be realized by using TC5020BP, a level shift IC, as indicated in Fig. 9-9(a). Further, it is also possible to use discrete transistors as shown in Fig. 9-9(b). The circuit employing discrete transistors can, of course, be used for power inversion.



(a) Example of using level shifter IC

(b) Example of using transistor

Fig. 9-9 74HC → Standard CMOS Interface

(4) Interface with TTL

When driving TTL with the TC74HC series, input and output voltage levels can be connected without trouble. Fan out is decided by output current of CMOS IC and input current of TTL. An example is shown in Fig. 9-10.




Fig. 9-10 TC74HC → TTL Interface

In this way, the TC74HC series is capable of directly driving various TTL devices.

On the other hand, when driving TC74HC series from TTL, it is necessary to convert the output voltage level of TTL to the input level of 74HC. Normally, TC74HCT series devices which have same input level as LSTTL are used. The input current of TC74HCT series is very small like that of TC74HC series, and therefore no burden is imposed on the driving side 74LS, and the speed also does not fall too much. Therefore it can be said to be an effective method. Another method is to use pull up resistor as shown in Fig. 9-11.




Fig. 9-11 TTL → TC74HC Interface

(5) Interface with CPU

At present, 74LS series TTL is used universally as the peripheral supporting logic for MOS microprocessors. Since TC74HC series has the same speed as 74LS, it can be used as microprocessor peripheral logic. As for an interface between CMOS CPU and 74HC series, there is no problem because both are CMOS. At present, however, the priority of NMOS CPU is higher, and interface of NMOS to CMOS must be taken into consideration.

Output of most NMOS CPU's rises to near V_{CC} , but as shown in Fig. 9-12, as outputs of both driving MOS and load MOS are constituted with enhancement type, no deflection takes place until V_{CC} . For this reason, in order to certainly carry out the signal transfer from NMOS CPU to 74HC, it is easy to use the 74HCT series which has a TTL level input. When connecting 74HC series, a pull up resistor is used as indicated in Fig. 9-12.

Next, driving an NMOS CPU from 74HC series can be connected without difficulty. This is because, normally, the input of NMOS is of high impedance like CMOS, and DC fan out need not be taken into consideration.




Fig. 9-12 NMOS CPU Interface

9-7 Latch-up

Latch-up is a phenomenon peculiar to CMOS, and is also called SCR (Silicon Controlled Rectifier) Phenomenon. During the normal operation time, if excessive voltage and current caused by big noise or accidental surge is applied on the input or output terminal, or a supply source amplitude suddenly fluctuates, abnormal current flows between V_{CC} and GND, and this abnormal current continues to flow even though the disturbance signal is cut off, and finally damage is caused. Latch-up is the name given to this phenomenon.

Once the latch-up takes place, the original condition is not restored unless the power supply is cut off or voltage is lowered, and an overcurrent continues to flow between V_{CC} and GND. If this status is left alone, destruction of element such as melting of wiring will take place.

(1) Cause of latch-up

Fig. 9-13 shows as equivalent circuit due to the parasitic element. NPN transistor Q_2 is formed in the P-well of NMOS side while PNP transistor Q_1 is formed in the N-substrate of PMOS side, and a parasitic resistor exists between terminals. As is shown from the current path through the medium of the parasitic element, these parasitic elements constitute a Thyristor.




Fig. 9-13 Internal Equivalent Circuit of CMOS IC

For example, if current flows into the N-substrate from external sources, a voltage drop takes place in the resistor R_s of the N-substrate, and this causes to turn on parasitic transistor Q_1 , and current flows towards GND from V_{CC} through the medium of resistor R_w of P-Well. When current flows in R_w , voltage drop takes place at both ends of R_w , Q_2 turns on, and further supply current flows through R_s . As a result, the voltage drop at both ends of R_s further increases, Q_1 and Q_2 are left in the turn-on state, and the supply current continues to increase.

In this way, if the voltage drop takes place in resistance R_w of the P-Well and in resistance R_s of the N-substrate, latch-up occurs, and the following causes are considered:

- 1) To make input voltage higher than $V_{CC} + V_F$
(Q_5 of Fig. 8-13 turns on)
- 2) To make input voltage lower than $GND - V_F$
(Q_6 of Fig. 8-13 turns on)
- 3) To make output voltage higher than $V_{CC} + V_F$
(Q_3 of Fig. 8-13 turns on)
- 4) To make output voltage lower than $GND - V_F$
(Q_4 of Fig. 8-13 turns on)
- 5) To raise supply voltage V_{CC} above the rated value
and to cause breakdown.
(To directly force current in R_w or R_s)

Here, V_F is the forward voltage between base and emitter of parasitic bipolar transistor $Q_3 - Q_4$.

(2) Latch-up strength measurement

Fig. 9-14 illustrates measurement example of latch-up strength. As indicated in Fig. 8-14, latch-up is induced by forcing current into input terminal (+ injection) or forcing current out of output terminal (- injection), and the current value at that time is measured.




Fig. 9-14 Latch-up Strength Measurement Circuits by Current Feeding System

(3) Countermeasures

As ample margin is provided for latch-up as explained in (2), there is no problem in using the unit within the standards. However, since the interface part has the possibility of receiving excessive surge, it is recommended that the protective circuit be added as indicated in Fig. 9-15.




Fig. 9-15 Example of Latch-up Prevention Methods

10. DATA SHEETS

TC74HC00AP/AF/AFN

QUAD 2-INPUT NAND GATE

The TC74HC00A is a high speed CMOS 2-INPUT NAND GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=6ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC(opr)}=2V\sim 6V$
- Pin and Function Compatible with 74LS00



DIP14 (3 D14A-P)




MFP 14
(F14GB-P)




SOP 14
(SOP14-P-225A)

PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OLT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$. From $T_a = 65^{\circ}C$ to $85^{\circ}C$ a derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0V$)	ns
		0 ~ 500($V_{CC}=4.5V$)	
		0 ~ 400($V_{CC}=6.0V$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}C$				$T_a=-40 \sim 85^{\circ}C$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	-	±0.1	-	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	1.0	-	10.0		

TC74HC00AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		—	6	12	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	—	25	75	—	95	ns
			4.5	—	7	15	—	19	
			6.0	—	6	13	—	16	
Propagation Delay Time	t_{pLH} t_{pHL}		2.0	—	27	75	—	95	ns
			4.5	—	9	15	—	19	
			6.0	—	8	13	—	16	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		—	20	—	—	—		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(DD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 (\text{per Gate})$$

TC74HC02AP/AF/AFN

QUAD 2-INPUT NOR GATE

The TC74HC02A is a high speed CMOS 2-INPUT NOR GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages, including a buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=6ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(opr)=2V\sim 6V$
- Pin and Function Compatible with 74LS02



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	Y
L	L	H
L	H	L
H	L	L
H	H	L

TC74HC02AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OLT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	1.0	-	10.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0	μA	

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, T_a=25°C, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		–	4	8	ns
Propagation Delay Time	t _{PLH} t _{PLL}		–	6	12	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =–40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	–	25	75	–	95	ns
			4.5	–	7	15	–	19	
			6.0	–	6	13	–	16	
Propagation Delay Time	t _{PLH} t _{PLL}		2.0	–	27	75	–	95	
			4.5	–	9	15	–	19	
			6.0	–	8	13	–	16	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		–	21	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per Gate})$$

TC74HC03AP/AF/AFN

QUAD 2-INPUT NAND GATE (OPEN DRAIN)

The TC74HC03A is a high speed CMOS 2-INPUT NAND GATE fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


Pin configuration and function are the same as the TC74HC00A. But the TC74HC03A has, as its outputs, high performance MOS N-channel transistors. (OPEN-DRAIN outputs) This device can, therefore, with a suitable pull-up resistors, be used in wired-AND, LED driver and other application.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.



FEATURES:

- High Speed $t_{PZ} = 5\text{ns}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 1\ \mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Wide Operating Voltage Range ... $V_{CC}(\text{opr.}) = 2\text{V} \sim 6\text{V}$
- Open Drain Structure
- Pin and Function Compatible with 74LS03


SYSTEM DIAGRAM(per gate)



IEC LOGIC SYMBOL



PIN ASSIGNMENT



TRUTH TABLE

A	B	Y
L	L	Z
L	H	Z
H	L	Z
H	H	L

Z : High Impedance

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	+25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$. From $T_a = 65^{\circ}C$ to $85^{\circ}C$ a derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0V$)	ns
		0 ~ 500($V_{CC}=4.5V$)	
		0 ~ 400($V_{CC}=6.0V$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}C$			$T_a=-40 \sim 85^{\circ}C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			6.0	-	0.0	0.1	-	0.1		
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
			$I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
6.0	-	0.18		0.26	-	0.33				
Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	4.0	-	40.0		

TC74HC03AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS($C_L=15\text{pF}, V_{CC}=5\text{V}, T_a=25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLZ}	$R_L=1\text{k}\Omega$	—	5	12	
Propagation Delay Time	t_{pZL}	$R_L=1\text{k}\Omega$	—	5	12	

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}, \text{Input } t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time	t_{pLZ}	$R_L=1\text{k}\Omega$	2.0	—	20	75	—	95	
			4.5	—	10	15	—	19	
			6.0	—	9	13	—	16	
Propagation Delay Time	t_{pZL}	$R_L=1\text{k}\Omega$	2.0	—	24	75	—	95	
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Output Capacitance	C_{OUT}		—	10	—	—	—		
Power Dissipation Capacitance	$C_{PD}(1)$		—	5	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per Gate})$$

TC74HC04AP/AF/AFN

HEX INVERTER

The TC74HC04A is a high speed CMOS INVERTER fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages, including buffered output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=6ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NH}=V_{NL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(opr)=2V\sim 6V$
- Pin and Function Compatible with 74LS04



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	Y
L	H
H	L

TC74HC04AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
			$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
			$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	1.0	-	10.0		

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{TiL}					
Propagation Delay Time	t _{pLH}		–	6	12	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{TiL}		2.0	–	30	75	–	95	ns
			4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	–	27	75	–	95	ns
			4.5	–	9	15	–	19	
			6.0	–	8	13	–	16	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		–	20	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6(\text{per Gate})$$

TC74HCT04AP/AF/AFN

HEX INVERTER

The TC74HCT04A is a high speed CMOS INVERTER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=8ns(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A(Max.)$ at $T_a=25^{\circ}C$
- Compatible with TTL outputs ... $V_{IH}=2V(Min.)$
 $V_{IL}=0.8V(Max.)$
- Wide Interfacing ability LSTTL, NMOS, CMOS
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA(Min.)$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Pin and Function Compatible with 74LS04



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	Y
L	H
H	L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		4.5 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V_{IL}		4.5 5.5	-	-	0.8	-	0.8	V	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$		5.5	-	-	±0.1	-	±1.0	μA
				5.5	-	-	1.0	-	10.0	
Quiescent Supply Current	I_C	PER INPUT: $V_{IN} = 0.5\text{V or } 2.4\text{V}$ OTHER INPUT: $V_{CC} \text{ or GND}$	5.5	-	-	2.0	-	2.9	mA	

TC74HCT04AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		–	6	12	ns
	t_{THL}					
Propagation Delay Time	t_{PLH}		–	8	15	
	t_{PHL}					

AC ELECTRICAL CHARACTERISTICS($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH}		4.5	–	8	15	–	19	ns
	t_{THL}		5.5	–	7	13	–	16	
Propagation Delay Time	t_{PLH}		4.5	–	11	18	–	23	
	t_{PHL}		5.5	–	9	16	–	20	
Input Capacitance	C_{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	$C_{PD}(1)$		–	20	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 6(\text{per Gate})$$

TC74HCU04AP/AF/AFN

HEX INVERTER

The TC74HCU04A is a high speed CMOS INVERTER fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Since the internal circuit is composed of a single stage inverter, it can be used in analog applications such as crystal oscillators.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=4ns(\text{typ.})$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A(\text{Max.})$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=10\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2V\sim 6V$
- Pin and Function Compatible with 74LS04



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	Y
L	H
H	L

TC74HCU04AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.7	-	-	1.7	-	V	
			4.5	3.6	-	-	3.6	-		
			6.0	4.8	-	-	4.8	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.3	-	0.3	V	
			4.5	-	-	0.9	-	0.9		
			6.0	-	-	1.2	-	1.2		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.8	2.0	-	1.9	-	V
			4.5	4.0	4.5	-	4.4	-		
			6.0	5.5	5.9	-	5.9	-		
		$V_{IN} = \text{GND}$	$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
			$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.2	-	0.2	V
			4.5	-	0.0	0.5	-	0.5		
			6.0	-	0.1	0.5	-	0.5		
		$V_{IN} = V_{CC}$	$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
			$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	1.0	-	10.0		

AC ELECTRICAL CHARACTERISTICS ($C_L=15\text{pF}, V_{CC}=5\text{V}, T_a=25^\circ\text{C}, \text{Input } t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		-	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		-	4	8	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}, \text{Input } t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH}		2.0	-	25	75	-	95	ns
	t_{THL}		4.5	-	7	15	-	19	
			6.0	-	6	13	-	16	
Propagation Delay Time	t_{pLH}		2.0	-	18	60	-	75	
	t_{pHL}		4.5	-	6	12	-	15	
			6.0	-	5	10	-	13	
Input Capacitance	C_{IN}			-	9	15	-	15	pF
Power Dissipation Capacitance	$C_{PD}(1)$			-	13	-	-	-	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6 (\text{per Gate})$$

TC74HC08AP/AF/AFN

QUAD 2-INPUT AND GATE

The TC74HC08A is a high speed CMOS 2-INPUT AND GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=6ns$ (typ.)at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.)at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(opr)=2V\sim 6V$
- Pin and Function Compatible with 74LS08



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	Y
L	L	L
L	H	L
H	L	L
H	H	H

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{O1} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	1.0	-	10.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0	μA	

TC74HC08AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		–	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		–	6	12	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH}		2.0	–	25	75	–	95	ns
	t_{THL}		4.5	–	7	15	–	19	
			6.0	–	6	13	–	16	
Propagation Delay Time	t_{pLH} t_{pHL}		2.0	–	24	75	–	95	ns
			4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Input Capacitance	C_{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		–	19	–	–	–		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 (\text{per Gate})$$

TC74HC10AP/AF/AFN

TRIPLE 3-INPUT NAND GATE

The TC74HC10A is a high speed CMOS 3-INPUT NAND GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=6ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NHI}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(opr)=2V\sim 6V$
- Pin and Function Compatible with 74LS10



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	C	Y
L	X	X	H
X	L	X	H
X	X	L	H
H	H	H	L

X : Don't Care

TC74HC10AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OLT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OLT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	-	-	-	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	-	-	-	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0		

AC ELECTRICAL CHARACTERISTICS($C_L=15\text{pF}$, $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		—	6	12	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	—	25	75	—	95	ns
			4.5	—	7	15	—	19	
			6.0	—	6	13	—	16	
Propagation Delay Time	t_{pLH} t_{pHL}		2.0	—	27	75	—	95	ns
			4.5	—	9	15	—	19	
			6.0	—	8	13	—	16	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	$C_{PD}(I)$		—	23	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{op})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4(\text{per Gate})$$

TC74HC11AP/AF/AFN

TRIPLE 3-INPUT AND GATE

The TC74HC11A is a high speed CMOS 3-INPUT AND GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 4 stages including a buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd} = 7\text{ns}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 1\ \mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range V_{CC} (opr.) = $2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS11



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	C	Y
L	X	X	L
X	L	X	L
X	X	L	L
H	H	H	H

X : Don't Care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OLT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$. From $T_a = 65^{\circ}C$ to $85^{\circ}C$ a derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0V$)	ns
		0 ~ 500($V_{CC}=4.5V$)	
		0 ~ 400($V_{CC}=6.0V$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}C$				$T_a=-40 \sim 85^{\circ}C$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	1.0	-	10.0		

TC74HC11AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, T_a=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{PLH}		–	7	14	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =–40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	–	25	75	–	95	ns
			4.5	–	7	15	–	19	
			6.0	–	6	13	–	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	–	30	85	–	105	
			4.5	–	10	17	–	21	
			6.0	–	9	14	–	18	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(I)}		–	32	–	–	–		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/3 (\text{per Gate})$$

TC74HC14AP/AF/AFN

HEX SCHMITT INVERTER

The TC74HC14A is a high speed CMOS SCHMITT INVERTER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


Pin configuration and function are the same as the TC74HC04A but the inputs have 25% V_{CC} hysteresis and with its schmitt trigger function, the TC74HC14A can be used as a line receivers which will receive slow input signals.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.



FEATURES:

- High Speed $t_{pd}=11\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=1\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{IH}=1.1\text{V}$ at $V_{CC}=5\text{V}$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS14


SYSTEM DIAGRAM, WAVEFORM



ICE LOGIC SYMBOL



PIN ASSIGNMENT



TRUTH TABLE

A	Y
L	H
H	L

TC74HC14AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
Positive Threshold Voltage	V_P		2.0	1.0	1.25	1.5	1.0	1.5	V	
			4.5	2.3	2.7	3.15	2.3	3.15		
			6.0	3.0	3.5	4.2	3.0	4.2		
Negative Threshold Voltage	V_N		2.0	0.3	0.65	0.9	0.3	0.9	V	
			4.5	1.13	1.6	2.0	1.13	2.0		
			6.0	1.5	2.3	2.6	1.5	2.6		
Hysteresis Voltage	V_H		2.0	0.3	0.6	1.0	0.3	1.0	V	
			4.5	0.6	1.1	1.4	0.6	1.4		
			6.0	0.8	1.2	1.7	0.8	1.7		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH} = -4 \text{ mA}$	4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -5.2 \text{ mA}$	6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
	6.0	-	0.18	0.26	-	0.33				
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	1.0	-	10.0		

AC ELECTRICAL CHARACTERISTICS(C_L =15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		—	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{pLH}		—	11	21	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	—	42	125	—	155	ns
			4.5	—	14	25	—	31	
			6.0	—	12	21	—	26	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	28	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 6(\text{per Gate})$$

TC74HC20AP/AF/AFN

DUAL 4-INPUT NAND GATE

The TC74HC20A is a high speed CMOS 4-INPUT NAND GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including a buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=8ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.) at $T_a=25^{\circ}C$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(opr)=2V \sim 6V$
- Pin and Function Compatible with 74LS20



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	C	D	Y
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H
H	H	H	H	L

X : Don't Care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$. From $T_a = 65^{\circ}C$ to $85^{\circ}C$ a derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0V$)	ns
		0 ~ 500($V_{CC}=4.5V$)	
		0 ~ 400($V_{CC}=6.0V$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}C$				$T_a=-40 \sim 85^{\circ}C$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	1.0	-	10.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	-	-	-		

TC74HC20AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS ($C_L=15\text{pF}, V_{CC}=5\text{V}, T_a=25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	5	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		—	8	15	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}, \text{Input } t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time	t_{pLH} t_{pHL}		2.0	—	44	90	—	115	ns
			4.5	—	11	18	—	23	
			6.0	—	9	15	—	20	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		—	29	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2 (\text{per Gate})$$

TC74HC21AP/AF/AFN

DUAL 4-INPUT AND GATE

The TC74HC21A is a high speed CMOS 4-INPUT AND GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages, including a buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd} = 10\text{ns}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 1\mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}| = I_{OL} = 4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range ... V_{CC} (opr.) = 2V ~ 6V
- Pin and Function Compatible with 74LS21



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

Inputs				Outputs
A	B	C	D	Y
L	X	X	X	L
X	L	X	X	L
X	X	L	X	L
X	X	X	L	L
H	H	H	H	H

X : Don't Care

TC74HC21AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	1.0	-	10.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0	μA	

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, T_a=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		—	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{pLH}		—	10	17	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	—	40	100	—	125	ns
			4.5	—	13	20	—	25	
			6.0	—	11	17	—	21	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD} (I)		—	25	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2(\text{per Gate})$$

TC74HC27AP/AF/AFN

TRIPLE 3-INPUT NOR GATE

The TC74HC27A is a high speed CMOS 3-INPUT NOR GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=7ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC(opr)}=2V\sim 6V$
- Pin and Function Compatible with 74LS27



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	C	Y
H	X	X	L
X	H	X	L
X	X	H	L
L	L	L	H

X : Don't Care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$. From $T_a = 65^{\circ}C$ to $85^{\circ}C$ a derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0V$)	ns
		0 ~ 500($V_{CC}=4.5V$)	
		0 ~ 400($V_{CC}=6.0V$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}C$				$T_a=-40 \sim 85^{\circ}C$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	1.0	-	10.0		

TC74HC27AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		—	7	15	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	—	25	75	—	95	ns
			4.5	—	7	15	—	19	
			6.0	—	6	13	—	16	
Propagation Delay Time	t_{pLH} t_{pHL}		2.0	—	30	90	—	115	
			4.5	—	10	18	—	23	
			6.0	—	9	15	—	20	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		—	25	—	—	—		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{op})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 3 (\text{per Gate})$$

TC74HC30P/F

TC74HC30P/F 8-INPUT NAND GATE

The TC74HC30 is a high speed CMOS 8-INPUT NAND GATE fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 5 stages including buffer output, which enables high noise immunity and stable output.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=12\text{ns}$ (Typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=1\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\%$ V_{CC} (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS30.


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.




PIN ASSIGNMENT




TC74HC30P/F

LOGIC DIAGRAM



INPUT and OUTPUT EQUIVALENT CIRCUIT



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		or V_{IL}	$I_{OH}=-4mA$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
			I _{OL} =4mA	4.5	-	0.0	0.1	-	0.1	
		I _{OL} =5.2mA	6.0	-	0.0	0.1	-	0.1		
			4.5	-	0.17	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	1.0	-	10.0		


AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	-	64	125	-	155	ns
			4.5	-	16	25	-	31	
			6.0	-	14	21	-	26	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD} (1)		-	30	-	-	-		


Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST CIRCUIT



I_{CC}(opr.) TEST CIRCUIT



TC74HC32AP/AF/AFN

QUAD 2-INPUT OR GATE

The TC74HC32A is a high speed CMOS 2-INPUT OR GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=6ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.) at $T_a=25^{\circ}C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays ... $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(opr)=2V\sim 6V$
- Pin and Function Compatible with 74LS32



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	Y
H	H	H
L	H	H
H	L	H
L	L	L

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.			
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V		
			4.5	3.15	-	-	3.15	-			
			6.0	4.2	-	-	4.2	-			
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V		
			4.5	-	-	1.35	-	1.35			
			6.0	-	-	1.8	-	1.8			
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V	
				4.5	4.4	4.5	-	4.4	-		
				6.0	5.9	6.0	-	5.9	-		
				$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13		-
					6.0	5.68	5.80	-	5.63		-
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V	
				4.5	-	0.0	0.1	-	0.1		
				6.0	-	0.0	0.1	-	0.1		
				$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-		0.33
					6.0	-	0.18	0.26	-		0.33
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	± 0.1	-	± 1.0	μA		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	1.0	-	10.0			

TC74HC32AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, T_a=25°C, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		—	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{pLH}		—	6	12	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	25	75	—	95	ns
			4.5	—	7	15	—	19	
			6.0	—	6	13	—	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	—	24	75	—	95	
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	21	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 (\text{per Gate})$$

TC74HC42AP/AF/AFN

BCD-TO-DECIMAL DECODER

The TC74HC42A is a high speed CMOS BCD-to-DECIMAL DECODER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


A BCD code applied to the four inputs (A-D) sets a low level at one of ten decoded outputs. A illegal BCD code such as eleven thru fifteen sets all outputs high. This device can be used as 3-to-8 LINE DECODER when input D is held low.

This device is useful for code conversion, address decoding, memory selection, multiplexing, or readout decoding.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=13ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^{\circ}C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC(opr)}=2V\sim 6V$
- Pin and Function Compatible with 74LS42



PIN ASSIGNMENT



ICE LOGIC SYMBOL




TC74HC42AP/AF/AFN

TRUTH TABLE

CODE No.	BCD INPUTS				DECIMAL OUTPUTS										
	D	C	B	A	\bar{Y}_0	\bar{Y}_1	\bar{Y}_2	\bar{Y}_3	\bar{Y}_4	\bar{Y}_5	\bar{Y}_6	\bar{Y}_7	\bar{Y}_8	\bar{Y}_9	
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H
3	L	L	H	H	H	H	H	L	H	H	H	H	H	H	H
4	L	H	L	L	H	H	H	H	L	H	H	H	H	H	H
5	L	H	L	H	H	H	H	H	H	L	H	H	H	H	H
6	L	H	H	L	H	H	H	H	H	H	L	H	H	H	H
7	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	H	L	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	H	L	H
-	H	X	H	X	H	H	H	H	H	H	H	H	H	H	H
-	H	H	X	X	H	H	H	H	H	H	H	H	H	H	H

X; Don't care

SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
		$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
		$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC42AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		—	13	25	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time	t_{pLH} t_{pHL}		2.0	—	48	145	—	180	ns
			4.5	—	16	29	—	36	
			6.0	—	14	25	—	31	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		—	68	—	—	—		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{op})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per Gate})$$

TC74HC51AP/AF/AFN

DUAL 2 WIDE-2 INPUT AND/OR INVERT GATE

The TC74HC51A is a high speed CMOS 2-WIDE 2-INPUT/3-INPUT AND/OR/INVERT GATE fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


It contains a 2-WIDE 2-INPUT AND/OR/INVERT GATE and a 2-WIDE 3-INPUT AND/OR/INVERT GATE.

The internal circuit is composed of 3 stages (2-INPUT) or 5 stages (3-INPUT) including buffer outputs, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{PD} = 10 \text{ ns (Typ.) at } V_{CC} = 5V$
- Low Power Dissipation $I_{CC} = 1 \mu A \text{ (Max.) at } T_a = 25^\circ C$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (Min.)}$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 4mA \text{ (Min.)}$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC} \text{ (opr)} = 2V \sim 6V$
- Pin and Function Compatible with 74LS51



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TC74HC51AP/AF/AFN

TRUTH TABLE


INPUTS						OUTPUT
1A	1B	1C	1D	1E	1F	1Y
H	H	H	X	X	X	L
X	X	X	H	H	H	L
All other combinations						H

X: Don't care

INPUTS				OUTPUT
2A	2B	2C	2D	2Y
H	H	X	X	L
X	X	H	H	L
All other combinations				H

X: Don't care

SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0	μA	

TC74HC51AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		-	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		-	10	17	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time	t_{pLH} t_{pHL}		2.0	-	39	100	-	125	ns
			4.5	-	13	20	-	25	
			6.0	-	11	17	-	21	
Input Capacitance	C_{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD(I)}$		-	35	-	-	-		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{op})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2 (\text{per Gate})$$

TC74HC73AP/AF

DUAL J-K FLIP FLOP WITH CLEAR

The TC74HC73A is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


Depending on the logic levels applied to J and K input, this device changes state on the negative going transition of clock input pulse (CK).

The clear function is accomplished independently of the clock condition when the clear input (CLR) is taken low.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=55\text{MHz(Typ.)}$ $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=2\mu\text{A(Max.)}$ $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS73



PIN ASSIGNMENT




TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
CLR	J	K	CK	Q	Q-bar	
L	X	X	X	L	H	Clear
H	L	L	↓	Qn	Qn	No Change
H	L	H	↓	L	H	-
H	H	L	↓	H	L	-
H	H	H	↓	Qn	Qn	Toggle
H	X	X	↓	Qn	Qn	No Change

X : Don't Care

IEC LOGIC SYMBOL



TC74HC73AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
			$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
			$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	2.0	-	20.0		

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT
			V _{CC}	TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CLOCK)	t _{W(L)} t _{W(H)}		2.0	-	75	95		ns
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Pulse Width (CLR)	t _{W(L)}		2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Set-up Time	t _s		2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Hold Time	t _h		2.0	-	0	0		
			4.5	-	0	0		
			6.0	-	0	0		
Minimum Removal Time (CLR)	t _{rem}		2.0	-	75	95		
			4.5	-	15	19		
			6.0	-	13	16		
Clock Frequency	f		2.0	-	6	5		MHz
			4.5	-	30	24		
			6.0	-	35	28		

AC ELECTRICAL CHARACTERISTICS(C_L = 15pF, V_{CC} = 5V, Ta = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		-	6	12	ns
	t _{TLL}					
Propagation Delay Time (CLOCK-Q, Q)	t _{pLH}		-	11	21	
	t _{pLL}					
Propagation Delay Time (CLR-Q, Q)	t _{pLH}		-	15	25	
	t _{pHL}					
Maximum Clock Frequency	f _{MAX}		35	75	-	MHz

AC ELECTRICAL CHARACTERISTICS(C_L = 50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t _{TLH} t _{TLL}		2.0	-	30	75	-	95
			4.5	-	8	15	-	19
			6.0	-	7	13	-	16
Propagation Delay Time (CLOCK-Q, Q)	t _{pLH} t _{pLL}		2.0	-	42	125	-	155
			4.5	-	14	25	-	31
			6.0	-	12	21	-	26
Propagation Delay Time (CLR-Q, Q)	t _{pLH} t _{pHL}		2.0	-	54	145	-	180
			4.5	-	18	29	-	36
			6.0	-	15	25	-	31
Maximum Clock Frequency	f _{MAX}		2.0	6	15	-	5	-
			4.5	30	60	-	24	-
			6.0	35	80	-	28	-
Input Capacitance	C _{IN}		-	5	10	-	10	
Power Dissipation Capacitance	C _{PD(1)}		-	35	-	-	-	


Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 2(\text{per F/F})$$

TC74HC73AP/AF

SYSTEM DIAGRAM



TC74HC74AP/AF/AFN

DUAL D-TYPE FLIP FLOP PRESET AND CLEAR

The TC74HC74A is a high speed CMOS D FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CLOCK pulse.

$\overline{\text{CLEAR}}$ and $\overline{\text{PRESET}}$ are independent of the CLOCK and are accomplished by setting the appropriate input to an "L" level.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{\text{MAX}}=77\text{MHz}(\text{typ.})$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=2\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NH}}=V_{\text{NIL}}=28\% V_{\text{CC}}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{\text{OIH}}|=I_{\text{OIL}}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays ... $t_{\text{PLH}} \approx t_{\text{PLL}}$
- Wide Operating Voltage Range ... $V_{\text{CC}}(\text{opr})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS74



PIN ASSIGNMENT




TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
CLR	PR	D	CK	Q	Q̄	
L	H	X	X	L	H	CLEAR
H	L	X	X	H	L	PRESET
L	L	X	X	H	H	—
H	H	L	f	L	H	—
H	H	H	f	H	L	—
H	H	X	⎯	Q _n	Q̄ _n	NO CHANGE

X : Don't care

IEC LOGIC SYMBOL



TC74HC74AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	-	-	-	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	2.0	-	20.0		

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	t _{W(L)} t _{W(H)}		2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Pulse Width (CLR, PR)	t _{W(L)}		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time	t _s		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Hold Time	t _h		2.0	-	0	0	
			4.5	-	0	0	
			6.0	-	0	0	
Minimum Removal Time (CLR, PR)	t _{rem}		2.0	-	25	30	
			4.5	-	5	6	
			6.0	-	4	5	
Clock Frequency	f		2.0	-	6	5	MHz
			4.5	-	31	25	
			6.0	-	36	29	

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		-	6	12	ns
Propagation Delay Time (CLOCK-Q, Q)	t _{pLH} t _{pHL}		-	13	26	
Propagation Delay Time (CLR, PR-Q, Q)	t _{pLH} t _{pHL}		-	14	26	
Maximum Clock Frequency	f _{MAX}		36	77	-	MHz

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK-Q, Q)	t _{pLH} t _{pHL}		2.0	-	48	150	-	190	
			4.5	-	16	30	-	38	
			6.0	-	13	26	-	32	
Propagation Delay Time (CLR, PR-Q, Q)	t _{pLH} t _{pHL}		2.0	-	51	150	-	190	
			4.5	-	17	30	-	38	
			6.0	-	15	26	-	32	
Maximum Clock Frequency	f _{MAX}		2.0	6	21	-	5	-	
			4.5	31	63	-	25	-	
			6.0	36	67	-	29	-	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	34	-	-	-	


Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2(\text{per F/F})$$

TC74HC74AP/AF/AFN

SYSTEM DIAGRAM (1/2package)



TC74HC75AP/AF

4-BIT D TYPE LATCH

The TC74HC75A is a high speed CMOS D-TYPE LATCH fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


It contains two groups of 2-bit latches controlled by an enable input (G1 • 2 or G3 • 4) and each group can be used in different circuits.

Data applied to the data inputs are transferred to the Q and \bar{Q} outputs when the enable input is high. When the enable input is low, the outputs are not affected.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd} = 10\text{ns}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 2\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}| = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays ... $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS75




1
DIP16 (3D16A-P)



1
MFP16 (F16GC-P)

PIN ASSIGNMENT




(TOP VIEW)

TRUTH TABLE

INPUTS		OUTPUTS		FUNCTION
D	G	Q	\bar{Q}	
L	H	L	H	—
H	H	H	L	—
X	L	Qn	$\bar{Q}n$	LATCH

X: Don't care

IEC LOGIC SYMBOL



TC74HC75AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC} = 2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC} = 4.5\text{V}$)	
		0 ~ 400 ($V_{CC} = 6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	2.0	-	20.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	2.0	-	20.0	μA	

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (G)	t _{W(H)}		2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time	t _s		2.0	-	50	65	
			4.5	-	10	13	
			6.0	-	9	11	
Minimum Hold Time	t _h		2.0	-	25	30	
			4.5	-	5	6	
			6.0	-	5	5	

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		-	4	8	ns
	t _{THL}					
Propagation Delay Time (DATA-Q, Q)	t _{pLH}		-	10	18	
	t _{pHL}					
Propagation Delay Time (G-Q, Q)	t _{pLH}		-	10	21	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	25	75	-	95	ns
			4.5	-	7	15	-	19	
			6.0	-	6	13	-	16	
Propagation Delay Time (DATA-Q, Q)	t _{pLH} t _{pHL}		2.0	-	36	110	-	140	
			4.5	-	12	22	-	28	
			6.0	-	10	19	-	24	
Propagation Delay Time (G-Q, Q)	t _{pLH} t _{pHL}		2.0	-	40	125	-	155	
			4.5	-	13	25	-	31	
			6.0	-	11	21	-	26	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	30	-	-	-	


Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per Latch})$$

TC74HC75AP/AF

SYSTEM DIAGRAM



TC74HC76AP/AF

DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR

The TC74HC76A is a high speed CMOS J-K FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


In accordance with the logic level applied to the J and K inputs, the outputs change state on the negative going transition of the clock pulse.

$\overline{\text{CLEAR}}$ and $\overline{\text{PRESET}}$ are independent of the clock and are accomplished by a low logic level on the corresponding input.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{\text{MAX}}=65\text{MHz(Typ.)}$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=2\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NH}}=V_{\text{NIL}} 28\% V_{\text{CC}}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{\text{OH}}|=|I_{\text{OL}}|=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{\text{PLH}} \approx t_{\text{PHL}}$
- Wide Operating Voltage Range ... $V_{\text{CC}}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS76 .



PIN ASSIGNMENT




TRUTH TABLE

INPUTS					OUTPUTS		FUNCTION
CLR	PR	J	K	CK	Q	Q̄	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	
H	H	L	L	↓	Q _n	Q̄ _n	NO CHANGE
H	H	L	H	↓	L	H	
H	H	H	L	↓	H	L	
H	H	H	H	↓	Q̄ _n	Q _n	TOGGLE
H	H	X	X	↓	Q _n	Q̄ _n	NO CHANGE

X: Don't care

IEC LOGIC SYMBOL



TC74HC76AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	2.0	-	20.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	2.0	-	20.0	μA	

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C	UNIT
			V _{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	t _{w(L)} t _{w(H)}		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (CLR,PR)	t _{w(L)}		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time	t _s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time	t _h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (CLR,PR)	t _{rem}		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	31	25	
			6.0	—	36	29	

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		—	4	8	ns
Propagation Delay Time (CLOCK-Q, Q)	t _{pLH} t _{pHL}		—	12	21	
Propagation Delay Time (CLR,PR-Q, Q)	t _{pLH} t _{pHL}		—	14	24	
Maximum Clock Frequency	f _{MAX}		33	65	—	MHz

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (CLOCK-Q, Q)	t _{pLH} t _{pHL}		2.0	—	60	125	—	155	
			4.5	—	15	25	—	31	
			6.0	—	13	21	—	26	
Propagation Delay Time (CLR,PR-Q, Q)	t _{pLH} t _{pHL}		2.0	—	76	140	—	195	
			4.5	—	18	28	—	39	
			6.0	—	16	24	—	33	
Maximum Clock Frequency	f _{MAX}		2.0	6	21	—	5	—	
			4.5	31	63	—	25	—	
			6.0	36	67	—	29	—	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	38	—	—	—		


Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(DD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2(\text{per F/F})$$

TC74HC76AP/AF

SISTEM DIAGRAM (1/2 package)



TC74HC77AP/AF

4-BIT D TYPE LATCH

The TC74HC77A is a high speed CMOS 4-BIT D-TYPE LATCH fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


It contains two groups of 2-bit latches controlled by an enable input (G1, 2 or G3, 4) and these two groups may be used in different circuits.

The data applied to the data inputs are transferred to the respective Q outputs when the enable input is held high. When the enable input is low, the outputs remain at the level at the time the enable goes low.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=10\text{ns}(\text{Typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=2\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS77




PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE



TC74HC77AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$				$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	2.0	-	20.0		

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT
			V _{CC}	TYP.	LIMIT	LIMIT		
Minimum Pulse Width (G)	$t_{W(L)}$ $t_{W(H)}$		2.0	-	75	95		ns
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Set-up Time	t_s		2.0	-	50	65		
			4.5	-	10	13		
			6.0	-	9	11		
Minimum Hold Time	t_h		2.0	-	25	30		
			4.5	-	5	6		
			6.0	-	4	5		

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		-	4	8	ns
Propagation Delay Time (DATA-Q)	t_{pLH} t_{pHL}		-	10	17	
Propagation Delay Time (G-Q)	t_{pLH} t_{pHL}		-	10	17	

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (DATA-Q)	t_{pLH} t_{pHL}		2.0	-	39	100	-	125	
			4.5	-	13	20	-	25	
			6.0	-	11	17	-	21	
Propagation Delay Time (G-Q)	t_{pLH} t_{pHL}		2.0	-	39	100	-	125	
			4.5	-	13	20	-	25	
			6.0	-	11	17	-	21	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	20	-	-	-		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4(\text{per Gate})$$

TC74HC85AP/AF/AFN

4-BIT MAGNITUDE COMPARATOR

The TC74HC85A is a high speed CMOS 4 BIT MAGNITUDE COMPARATOR fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC85A compares two 4-bit words applied to inputs A0~A3 and B0~B3, and provides a high voltage level on one of three outputs: A>B, A<B, or A=B.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd} = 22\text{ns}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = |I_{OL}| = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS85



PIN ASSIGNMENT



IEC LOGIC SYMBOL




TC74HC85AP/AF/AFN

TRUTH TABLE

COMPARING INPUTS				CASCAADING INPUTS			OUTPUTS			
				A>B	A<B	A=B	A>B	A<B	A=B	
A3>B3	X	X	X	X	X	X	H	L	L	
A3=B3	A2>B2	X	X	X	X	X	H	L	L	
A3=B3	A2=B2	A1>B1	X	X	X	X	H	L	L	
A3=B3	A2=B2	A1=B1	A0>B0	X	X	X	H	L	L	
A3=B3 , A2=B2 , A1=B1 , A0=B0				L	L	L	H	H	L	
				X	X	H	L	L	H	H
				L	H	L	L	H	L	L
				H	L	L	L	H	L	L
A3=B3 , A2=B2 , A1=B1 , A0=B0				H	H	L	L	L	L	
				X	X	X	L	H	L	
				X	X	X	L	H	L	
				X	X	X	L	H	L	

X: Don't Care

SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$				$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0	μA	

TC74HC85AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{THL}					
Propagation Delay Time (A, B-OUT)	t _{pLH}		–	22	34	
	t _{pHL}					
Propagation Delay Time (CASCADE-OUT)	t _{pLH}		–	10	18	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH}		2.0	–	30	75	–	95	ns
	t _{THL}		4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time (A, B-OUT)	t _{pLH}		2.0	–	90	195	–	245	
			4.5	–	26	39	–	49	
			6.0	–	22	33	–	42	
Propagation Delay Time (CASCADE-OUT)	t _{pLH}		2.0	–	40	110	–	140	
			4.5	–	13	22	–	28	
			6.0	–	11	19	–	24	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		–	25	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OPP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TYPICAL APPLICATION



TC74HC86P/F

TC74HC86P/F QUAD EXCLUSIVE OR GATE

The TC74HC86 is a high speed CMOS QUAD EXCLUSIVE OR GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Input and output buffer are installed, which enables high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- . High Speed..... $t_{pd}=13ns(Typ.)$ at $V_{CC}=5V$
- . Low Power Dissipation..... $I_{CC}=1\mu A(Max.)$ at $T_a=25^{\circ}C$
- . High Noise Immunity..... $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- . Output Drive Capability.....10 LSTTL Loads
- . Symmetrical Output Impedance... $|I_{OH}|=I_{OL}=4mA(Min.)$
- . Balanced Propagation Delays... $t_{pLH}\cong t_{pHL}$
- . Wide Operating Voltage Range... $V_{CC(opr)}=2V\sim 6V$
- . Pin and Function Compatible with 74LS86



LOGIC DIAGRAM (per Gate)



PIN ASSIGNMENT




ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

* 500mW in the range of Ta=-40°C ~ 65°C. and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

INPUT and OUTPUT EQUIVALENT CIRCUIT



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		V _{IH} or V _{IL}	I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	

TC74HC86P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
Low-Level Output Voltage	V _{OL}	V _{IN} =	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		V _{IH} or V _{IL}	I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	1.0	-	10.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	-	64	120	-	150	ns
			4.5	-	16	24	-	30	
			6.0	-	14	20	-	26	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	34	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \text{ (per Gate)}$$

SWITCHING CHARACTERISTICS TEST CIRCUIT



ICC(opr) TEST CIRCUIT




TC74HC107P/F

TC74HC107P/F DUAL J-K FLIP FLOP WITH CLEAR

The TC74HC107 is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. In accordance with logic level applied to J and K input, this device changes state on the negative going transition of clock input pulse (\overline{CK}). The clear function is accomplished independently of the clock condition when the clear input (\overline{CLR}) is taken low. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=52\text{MHz}$ (Typ.) ($V_{CC}=5\text{V}$)
- Low Power Dissipation $I_{CC}=2\mu\text{A}$ (Max.) ($T_a=25^\circ\text{C}$)
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS107




ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	$500(\text{DIP})^*/180(\text{MFP})$	mW
Storage Temperature	T_{STG}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10 sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.


PIN ASSIGNMENT




TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
$\overline{\text{CLR}}$	J	K	$\overline{\text{CK}}$	Q	$\overline{\text{Q}}$	
L	X	X	X	L	H	Clear
H	L	L		Qn	$\overline{\text{Qn}}$	No Change
H	L	H		L	H	--
H	H	L		H	L	--
H	H	H		$\overline{\text{Qn}}$	Qn	Toggle
H	X	X		Qn	$\overline{\text{Qn}}$	No Change

INPUT and OUTPUT EQUIVALENT CIRCUIT



LOGIC DIAGRAM (1/2 Package)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$)	ns
		0 ~ 500 ($V_{CC}=4.5V$)	
		0 ~ 400 ($V_{CC}=6.0V$)	

TC74HC107P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	2.0	-	20.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time ($\overline{CK} - Q, \overline{Q}$)	t _{pLH} t _{pHL}		2.0	-	84	165	-	205	ns
			4.5	-	21	33	-	41	
			6.0	-	18	28	-	35	
Propagation Delay Time ($\overline{CLR} - Q, \overline{Q}$)	t _{pLH} t _{pHL}		2.0	-	116	220	-	275	
			4.5	-	29	44	-	55	
			6.0	-	25	37	-	47	
Maximum Clock Frequency	f _{MAX}		2.0	6	12	-	5	-	MHz
			4.5	30	48	-	24	-	
			6.0	35	56	-	28	-	

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Minimum Pulse Width (\overline{CK})	$t_w(L)$ $t_w(H)$		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (\overline{CLR})	$t_w(L)$		2.0	-	40	100	-	125	
			4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Minimum Set-up Time	t_s		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Hold Time	t_h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Removal Time (\overline{CLR})	t_{rem}		2.0	-	-	25	-	30	
			4.5	-	-	5	-	6	
			6.0	-	-	5	-	5	
Input Capacitance	C_{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD}(1)$		-	46	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \quad (\text{per Circuit})$$

SWITCHING CHARACTERISTICS TEST WAVEFORM




$I_{CC(opr.)}$ TEST CIRCUIT



TC74HC107P/F

SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HC109AP/AF/AFN

DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR

The TC74HC109A is a high speed CMOS J-K FLIP FLOP fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

In accordance with the logic level applied to the J and K inputs, the outputs change state on the positive going transition of the clock pulse.

CLEAR and PRESET are independent of the clock and are accomplished by a low logic level on the corresponding input.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=63\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS109.


TRUTH TABLE

INPUTS					OUTPUTS		FUNCTION
CLR	PR	J	K	CK	Q	Q̄	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	
H	H	L	H	f	Qn	Qn	NO CHANGE
H	H	L	L	f	L	L	
H	H	H	H	f	H	L	
H	H	H	L	f	Qn	Qn	TOGGLE
H	H	X	X	f	Qn	Qn	NO CHANGE

X: Don't care




PIN ASSIGNMENT



(TOP VIEW)

IEC LOGIC SYMBOL



TC74HC109AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	2.0	-	20.0	μA	

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}C$		$T_a=-40 \sim 85^{\circ}C$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$		2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Pulse Width (PR, CLR)	$t_{W(L)}$		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time	t_s		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Hold Time	t_h		2.0	-	0	0	
			4.5	-	0	0	
			6.0	-	0	0	
Minimum Removal Time (PR, CLR)	t_{rem}		2.0	-	50	65	
			4.5	-	10	13	
			6.0	-	9	11	
Clock Frequency	f		2.0	-	6	5	MHz
			4.5	-	31	25	
			6.0	-	36	29	

AC ELECTRICAL CHARACTERISTICS ($C_L=15pF, V_{CC}=5V, T_a=25^{\circ}C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		-	6	12	ns
Propagation Delay Time (CLOCK-Q, Q)	t_{PLH} t_{PHL}		-	13	26	
Propagation Delay Time (PR, CLR-Q, Q)	t_{PLH} t_{PHL}		-	13	26	
Maximum Clock Frequency	f_{MAX}		33	63	-	MHz

AC ELECTRICAL CHARACTERISTICS ($C_L=50pF, Input t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}C$			$T_a=-40 \sim 85^{\circ}C$		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK-Q, Q)	t_{PLH} t_{PHL}		2.0	-	50	150	-	190	
			4.5	-	16	30	-	38	
			6.0	-	13	26	-	32	
Propagation Delay Time (PR, CLR-Q, Q)	t_{PLH} t_{PHL}		2.0	-	50	150	-	190	
			4.5	-	16	30	-	38	
			6.0	-	13	26	-	32	
Maximum Clock Frequency	f_{MAX}		2.0	6	17	-	5	-	MHz
			4.5	31	59	-	25	-	
			6.0	36	67	-	29	-	
Input Capacitance	C_{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	$C_{PD(1)}$			-	41	-	-	-	


Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(6pd)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 2 (\text{per F/F})$$

TC74HC109AP/AF/AFN

SISTEM DIAGRAM (1/2package)



TC74HC112P/F

TC74HC112P/F DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

The TC74HC112 is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

In accordance with the logic level given J and K input this device changes state on negative going transition of the clock pulse. CLEAR and PRESET are independent of the clock and accomplished by a low logic level on the corresponding input.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=58\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=2\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS112


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP) [*] /180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



PIN ASSIGNMENT




TC74HC112P/F

TRUTH TABLE

INPUTS					OUTPUTS		FUNCTION
$\overline{\text{CLR}}$	$\overline{\text{PR}}$	J	K	$\overline{\text{CK}}$	Q	$\overline{\text{Q}}$	
L	H	X	X	X	L	H	CLEAR
H	L	X	X	X	H	L	PRESET
L	L	X	X	X	H	H	
H	H	L	L	\downarrow	Qn	$\overline{\text{Qn}}$	NO CHANGE
H	H	L	H	\downarrow	L	H	
H	H	H	L	\downarrow	H	L	
H	H	H	H	\downarrow	$\overline{\text{Qn}}$	Qn	TOGGLE
H	H	X	X	\uparrow	Qn	$\overline{\text{Qn}}$	NO CHANGE

X : Don't care


LOGIC DIAGRAM (1/2 Package)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				VCC	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
			I _{OH} =-4mA	4.5	4.4	4.5	-	4.4	-	
		I _{OH} =-5.2mA	6.0	5.9	6.0	-	5.9	-		
		I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
			I _{OL} =4mA	4.5	-	0.0	0.1	-	0.1	
		I _{OL} =5.2mA	6.0	-	0.0	0.1	-	0.1		
		I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	μA
				6.0	-	-	2.0	-	20.0	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	-	2.0	-	20.0	μA

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				VCC	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH}			2.0	-	30	75	-	95	
	t _{THL}			4.5	-	8	15	-	19	
	t _{THL}			6.0	-	7	13	-	16	
Propagation Delay Time ($\overline{\text{CLOCK}}$ - Q, $\overline{\text{Q}}$)	t _{pLH}			2.0	-	76	150	-	190	ns
	t _{pHL}			4.5	-	19	30	-	38	
	t _{pHL}			6.0	-	16	26	-	33	
Propagation Delay Time ($\overline{\text{CLR}}$, $\overline{\text{PR}}$ - Q, $\overline{\text{Q}}$)	t _{pLH}			2.0	-	92	180	-	225	
	t _{pHL}			4.5	-	23	36	-	45	
	t _{pHL}			6.0	-	20	31	-	38	
Maximum Clock Frequency	f _{MAX}			2.0	6	13	-	5	-	MHz
				4.5	30	53	-	24	-	
				6.0	35	62	-	28	-	

TC74HC112P/F


AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Minimum Pulse Width ($\overline{\text{CLOCK}}$)	t _w (L) t _w (H)		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width ($\overline{\text{CLR}}$, $\overline{\text{PR}}$)	t _w (L)		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time	t _s		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Removal Time ($\overline{\text{CLR}}$, $\overline{\text{PR}}$)	t _{rem}		2.0	-	40	100	-	120	
			4.5	-	10	20	-	24	
			6.0	-	9	17	-	21	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD} (1)		-	54	-	-	-		


Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \quad (\text{per circuit})$$


SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{CC}(opr.) TEST CIRCUIT



SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HC113P/F

TC74HC113P/F DUAL J-K FLIP FLOP WITH CLEAR

The TC74HC113 is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

In accordance with logic level applied to J and K input, this device changes state on the negative going transition of clock input pulse (\overline{CK}).

The preset function is accomplished independently of the clock condition when the preset input (\overline{PR}) is taken low.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=63\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=2\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS113


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



PIN ASSIGNMENT




TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
\overline{PR}	J	K	\overline{CK}	Q	\overline{Q}	
L	X	X	X	H	L	Preset
H	L	L	\overline{L}	Q_n	$\overline{Q_n}$	No Change
H	L	H	\overline{L}	L	H	-
H	H	L	\overline{L}	H	L	-
H	H	H	\overline{L}	$\overline{Q_n}$	Q_n	Toggle
H	X	X	\overline{L}	Q_n	$\overline{Q_n}$	No Change

X: DON'T CARE


LOGIC DIAGRAM (1/2 Package)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC113P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
			I _{OH} =-4mA	4.5	4.4	4.5	-	4.4	-	
		I _{OH} =-5.2mA	6.0	5.9	6.0	-	5.9	-		
		I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
			I _{OL} =4mA	4.5	-	0.0	0.1	-	0.1	
		I _{OL} =5.2mA	6.0	-	0.0	0.1	-	0.1		
		I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	μA
				6.0	-	-	2.0	-	20.0	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	-	2.0	-	20.0	μA

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}			2.0	-	30	75	-	95	ns
				4.5	-	8	15	-	19	
				6.0	-	7	13	-	16	
Propagation Delay Time ($\overline{CK} - Q, \overline{Q}$)	t _{pLH} t _{pHL}			2.0	-	68	135	-	170	ns
				4.5	-	17	27	-	34	
				6.0	-	14	23	-	29	
Propagation Delay Time ($\overline{PR} - Q, \overline{Q}$)	t _{pLH} t _{pHL}			2.0	-	80	160	-	200	ns
				4.5	-	20	32	-	40	
				6.0	-	17	27	-	34	
Maximum Clock Frequency	f _{MAX}			2.0	6	15	-	5	-	MHz
				4.5	32	58	-	27	-	
				6.0	38	68	-	32	-	

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	T _a =25°C			T _a =-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Pulse Width (\overline{CK})	t _{w(L)} t _{w(H)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (\overline{PR})	t _{w(L)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time	t _s		2.0	-	25	75	-	95	
			4.5	-	5	15	-	19	
			6.0	-	4	13	-	16	
Minimum Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Removal Time (\overline{PR})	t _{rem}		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD} (1)			-	38	-	-	-	

Noté (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).

Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \quad (\text{per Circuit})$$

I_{CC}(opr.) TEST CIRCUIT



TC74HC113P/F

SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HC123P/F

TC74HC123P/F DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR


The TC74HC123 is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. There are two trigger inputs. One is A INPUT (Negative-edge input), another is B INPUT (Positive-edge input). These inputs are valid for slow rising/falling signal ($t_r=t_f=1$ sec). Because of schmitt-trigger input function. The device may also be triggered by using \overline{CL} INPUT (Positive-edge input). After triggering, Output keeps MONO STABLE STATE for the time period determined by external resistor Rx and by external capacitor Cx. "L" level \overline{CL} input breaks this STABLE STATE. Next coming new trigger in MONO STABLE period is effective, and make MONO STABLE period longer. Limitation for Cx and Rx is as follows.

External capacitor Cx no limitation
 External resistor Rx $V_{CC}=2.0V$ from $5K\Omega$ to $1M\Omega$
 $V_{CC}\geq 3.0V$ from $1K\Omega$ to $1M\Omega$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=28ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation
 Standby State $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
 Active State $I_{CC}=200\mu A$ (Typ.) at $V_{CC}=5V$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}\neq t_{pHL}$
- Wide Output Pulse Width Range $t_w(OUT)=120ns \sim 60s$ over at $V_{CC}=4.5V$




ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^\circ C$
Lead Temperature 10sec	T_L	300	$^\circ C$

* 500mW in the range of $T_a=-40^\circ C \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.

PIN ASSIGNMENT




TC74HC123P/F

TRUTH TABLE

INPUTS			OUTPUTS		NOTE
\bar{A}	B	\bar{CL}	Q	\bar{Q}	
	H	H			OUTPUT ENABLE
X	L	H	L	H	INHIBIT
H	X	H	L	H	INHIBIT
L		H			OUTPUT ENABLE
L	H				OUTPUT ENABLE
X	X	L	L	H	INHIBIT

X: DON'T CARE

BLOCK DIAGRAM



Note (1) Cx, Rx, Dx are external electric parts. Capacitor, resistor and diode.

(2) External diode Dx (CRAMPING DIODE)


External capacitor is charged to V_{CC} level in the state of waiting, i.e. in no trigger state. Supply Voltage is turned off then Cx is discharged mainly through internal (parasitic) diode. See figure. If Cx is sufficiently large and V_{CC} falls down rapidly, there will be some possibility of damaging IC by rushing current or latch-up. If capacitance of voltage supply filter is large enough and V_{CC} falls down slowly, the rushing current is automatically limited and avoid the damaging of IC. The maximum value of forward current of parasitic diode is $\pm 20\text{mA}$. In the case of large Cx, limitation of falling down time of voltage supply is as follows

$$t_f \geq (V_{CC} - 0.7) \cdot C_x / 20\text{mA}$$


(t_f is the time from voltage supply turning off to level of voltage supply becoming $0.4 V_{CC}$)

In the case of "system is not satisfy the above condition", external CRAMPING DIODE is needed for protecting IC from rushing current. See figure.

SYSTEM DIAGRAM



TIMING CHART



FUNCTIONAL DESCRIPTION

(1) Stand-by state

External capacitor is fully charged to V_{CC} level in stand-by state. That means, before triggering, Q_p , Q_n transistors (Connected to Rx/Cx node) are in off state. Two comparators that relate to timing of pulse, and two reference voltage supplier stops their operations. The total supply current is only leakage current.

(2) Trigger operation

Trigger is effective in following three cases. Under the condition \bar{A} INPUT is "L" level and B INPUT have falling down signal. Under the condition B INPUT is "H" level and A INPUT has rising up signal. Under the condition \bar{A} INPUT is "L" level and B INPUT is "H" level and $\bar{C}L$ INPUT has rising up signal. After trigger effective, comparator of C1 and C2 start operating, and Q_n transistor is turned on. Then the charge of external capacitor discharges through Q_n transistor. The voltage level of Rx/Cx node becomes lower. If voltage level of Rx/Cx falls to the internal reference voltage V_{refL} , output of comparator C1 becomes "L". That means flip-flop is reseted and Q_n transistor turns off. At that moment C1 stops but C2 continues its operating.

After turning off of Q_n transistor, the voltage of Rx/Cx starts rising with the time constant of external capacitor Cx and resistor Rx.

By triggering, output Q becomes "H" level, after some delay time of internal F/F and gate. It keeps "H" level even in the voltage level of Rx/Cx changed from falling to rising. When it reaches to the internal reference voltage V_{refH} , output of comparator C2 becomes "L" level and Q output becomes "L" and comparator C2 stops its operations. That means, after triggering the voltage level of Rx/Cx becomes V_{refH} , IC keeps its MONO STABLE STATE. In the case Cx·Rx are large enough and it could be ignored the discharge time of capacitor and delay in IC, the width of output pulse $t_w(OUT)$ is as follows.

$$t_w(OUT) = 0.46 C_x R_x$$

(3) Re-trigger operation

In the case another new trigger in MONO STABLE STATE, the trigger is effective, if IC is in the condition charging capacitor. And the voltage level of Rx/Cx falls down to V_{refL} level again. So that output Q keeps "H" level when next trigger comes in shorter time period than designed period by Cx Rx. In the case 2nd trigger is very close to previous trigger, trigger is not effective, if 2nd trigger comes in the discharge cycle. The minimum time for effective 2nd trigger $t_{rr}(\min.)$ depends on V_{CC} and Cx.


(4) Reset operation

$\bar{C}L$ is normally "H". If $\bar{C}L$ is "L", trigger is not effective because of Q output becomes "L" and trigger control F/F is reseted. And also transistor Q_p is turns on and Cx is charged rapidly to V_{CC} level. This means if $\bar{C}L$ input becomes "L", IC becomes waiting state both in operating and non-operating state.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time (\overline{CL} Only)	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns
External Capacitor	C_x	No Limitation	F
External Resistor ($V_{CC}=2.0V$) ($V_{CC} \geq 3.0V$)	R_x	5K ~ 1M 1K ~ 1M	Ω

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$			$T_a=-40 \sim 85^\circ C$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage (Q, \overline{Q} Output)	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20 \mu A$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH}=-4mA$	4.5	4.4	4.5	-	4.4	-	
			$I_{OH}=-5.2mA$	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage (Q, \overline{Q} Output)	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20 \mu A$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL}=4mA$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL}=5.2mA$	6.0	-	0.0	0.1	-	0.1	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
R/C Terminal Off-State Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.5	-	± 5.0		
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		
Active-State * Supply Current	I_{CC}'	$V_{IN}=V_{CC}$ or GND $R/C_{ext}=0.5V_{CC}$	2.0	-	40	120	-	160	μA	
			4.5	-	0.1	0.3	-	0.4	mA	
			6.0	-	0.2	0.6	-	0.8	mA	

*: per Circuit

TC74HC123P/F

AC ELECTRICAL CHARACTERISTICS ($t_r=t_f=6\text{ns}$, $C_L=50\text{pF}$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (\bar{A} , B - Q, \bar{Q})	t _{PLH} t _{PHL}		2.0	-	124	240	-	300	
			4.5	-	31	48	-	60	
			6.0	-	26	41	-	51	
Propagation Delay Time ($\bar{\text{CLR}}$ TRIGGER - Q, \bar{Q})	t _{PLH} t _{PHL}		2.0	-	136	265	-	330	
			4.5	-	34	53	-	66	
			6.0	-	29	45	-	55	
Propagation Delay Time ($\bar{\text{CLR}}$ - Q, \bar{Q})	t _{PLH} t _{PHL}		2.0	-	100	195	-	245	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	
Minimum Pulse Width (TRIGGER)	t _{w(H)} t _{w(L)}		2.0	-	40	100	-	125	
			4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Minimum Clear Pulse Width	t _{w(L)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Output Pulse Width Error Between Circuits In Same Package	$\Delta t_{w\text{OUT}}$			-	±1	-	-	-	%
Minimum Retrigger Time	t _{rr}	Cx=100pF Rx=1kΩ	4.5	-	74	-	-	-	ns
			6.0	-	63	-	-	-	
		Cx=0.01μF Rx=1kΩ	4.5	-	1.1	-	-	-	μs
			6.0	-	1.0	-	-	-	
Minimum Output Pulse Width (MIN.)	t _{wOUT} (MIN.)	Cx=0 Rx=1kΩ	4.5	-	118	-	-	-	ns
Output Pulse Width	t _{wOUT}	Cx=100pF Rx=10kΩ	4.5	-	1.0	-	-	-	μs
		Cx=0.1μF Rx=100kΩ	4.5	-	4.7	-	-	-	ms
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance (1)	C _{PD}			-	113	-	-	-	


Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot \text{Duty} / 100 + I_{CC} / 2 \quad (\text{per monostable})$$


(I_{CC}' : Active Supply Current)

(Duty : %)


OUTPUT PULSE WIDTH CONSTANT, K-SUPPLY VOLTAGE



$I_{CC(opr.)}$ TEST WAVEFORM




SWITCHING CHARACTERISTICS TEST WAVEFORM




TC74HC123P/F

$t_{wOUT} - C_x$ CHARACTERISTICS (TYP.)



$t_{rr} - V_{CC}$ CHARACTERISTICS (TYP.)



TC74HC125AP/AF/AFN TC74HC126AP/AF

TC74HC125AP/AF/AFN QUAD BUS BUFFER TC74HC126AP/AF QUAD BUS BUFFER

The TC74HC125A/126A are high speed CMOS QUAD BUS BUFFERs fabricated with silicon gate C²MOS technology.


They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC125A requires the 3-state control input \bar{G} to be set high to place the output into the high impedance state, whereas the TC74HC126A requires the control input to be set low to place the output into high impedance.



All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd} = 10\text{ns}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 4\mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 6\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS125/126



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TC74HC125AP/AF/AFN

TC74HC126AP/AF

TRUTH TABLE

TC74HC125A

INPUTS		OUTPUTS
G	A	Y
H	X	Z
L	L	L
L	H	H

X: Don't Care
Z: High Impedance

TC74HC126A

INPUTS		OUTPUTS
G	A	Y
L	X	Z
H	L	L
H	H	H

X: Don't Care
Z: High Impedance

TC74HC125AP/AF/AFN TC74HC126AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -6 \text{ mA}$ $I_{OH} = -7.8 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	-	-	-	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 6 \text{ mA}$ $I_{OL} = 7.8 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	-	-	-	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	-	-	-	4.0	-	40.0		

TC74HC125AP/AF/AFN

TC74HC126AP/AF

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	T _a =25°C			T _a =-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	2.0	-	20	60	-	75	ns
				4.5	-	6	12	-	15	
				6.0	-	5	10	-	13	
Propagation Delay Time	t_{pLH} t_{pHL}		50	2.0	-	30	90	-	115	
				4.5	-	11	18	-	23	
				6.0	-	10	15	-	20	
			150	2.0	-	42	130	-	165	
				4.5	-	14	26	-	33	
				6.0	-	12	22	-	28	
Output Enable time	t_{pZL} t_{pZH}	R _L = 1 kΩ	50	2.0	-	30	90	-	115	
				4.5	-	11	18	-	23	
				6.0	-	10	15	-	20	
			150	2.0	-	42	130	-	165	
				4.5	-	14	26	-	33	
				6.0	-	12	22	-	28	
Output Disable time	t_{pLZ} t_{pHZ}	R _L = 1 kΩ	50	2.0	-	24	100	-	125	
				4.5	-	12	20	-	25	
				6.0	-	10	17	-	21	
Input Capacitance	C _{IN}				-	5	10	-	10	pF
Output Capacitance	C _{OUT}				-	10	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}				-	41	-	-	-	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per Gate})$$

TC74HC131AP/AF

3-TO-8 LINE DECODER/LATCH

The TC74HC131A is a high speed CMOS 3-to-8 LINE DECODER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


It is composed of 3-bit input register with a common CLOCK input and 3-to-8 line decoder with enable inputs G1 and $\bar{G}2$. The 3-bit binary data is stored into input register on the positive going transition of the clock pulse. The value of the binary data determines which one of outputs will go to low.

When enable input G1 held low or $\bar{G}2$ is held high, the decoding function is inhibited and all outputs go high. These enable inputs are provided for cascade connection and for use as an address decoder for memory systems.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=22ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range ... V_{CC} (opr.) = 2V ~ 6V




DIP16 (3D16A-P)





MFP16 (F16GC-P)

PIN ASSIGNMENT



(TOP VIEW)

IEC LOGIC SYMBOL




TC74HC131AP/AF

TRUTH TABLE

INPUTS						OUTPUTS								SELECTED OUTPUT
ENABLE		CLOCK	SELECT			\bar{Y}_0	\bar{Y}_1	\bar{Y}_2	\bar{Y}_3	\bar{Y}_4	\bar{Y}_5	\bar{Y}_6	\bar{Y}_7	
G1	\bar{G}_2		C	B	A									
L	X	X	X	X	X	H	H	H	H	H	H	H	H	NONE
X	H	X	X	X	X	H	H	H	H	H	H	H	H	NONE
H	L	\uparrow	L	L	L	L	H	H	H	H	H	H	H	\bar{Y}_0
H	L	\uparrow	L	L	H	H	L	H	H	H	H	H	H	\bar{Y}_1
H	L	\uparrow	L	H	L	H	H	L	H	H	H	H	H	\bar{Y}_2
H	L	\uparrow	L	H	H	H	H	H	L	H	H	H	H	\bar{Y}_3
H	L	\uparrow	H	L	L	H	H	H	H	L	H	H	H	\bar{Y}_4
H	L	\uparrow	H	L	H	H	H	H	H	H	L	H	H	\bar{Y}_5
H	L	\uparrow	H	H	L	H	H	H	H	H	L	H	H	\bar{Y}_6
H	L	\uparrow	H	H	H	H	H	H	H	H	H	L	H	\bar{Y}_7
H	L	\downarrow	X	X	X	NO CHANGE								

X : DON'T CARE

SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH} = -4 \text{ mA}$	4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -5.2 \text{ mA}$	6.0	5.9	6.0	-	5.9	-	
				4.5	4.13	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
	6.0	-	0.18	0.26	-	0.33				
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC131AP/AF

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}C$		$T_a=-40 \sim 85^{\circ}C$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$		2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time (A, B, C)	t_s		2.0	-	50	65	
			4.5	-	10	13	
			6.0	-	9	11	
Minimum Hold Time (A, B, C)	t_h		2.0	-	0	0	
			4.5	-	0	0	
			6.0	-	0	0	

AC ELECTRICAL CHARACTERISTICS ($C_L=15pF, V_{CC}=5V, T_a=25^{\circ}C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		-	4	8	ns
Propagation Delay Time (CLOCK- \bar{Y})	t_{pLH} t_{pHL}		-	22	35	
Propagation Delay Time (G1, G2- \bar{Y})	t_{pLH} t_{pHL}		-	12	24	

AC ELECTRICAL CHARACTERISTICS ($C_L=50pF, Input t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}C$			$T_a=-40 \sim 85^{\circ}C$		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK- \bar{Y})	t_{pLH} t_{pHL}		2.0	-	78	200	-	240	
			4.5	-	26	40	-	48	
			6.0	-	22	34	-	41	
Propagation Delay Time (G1, G2- \bar{Y})	t_{pLH} t_{pHL}		2.0	-	60	140	-	175	
			4.5	-	15	28	-	35	
			6.0	-	13	24	-	30	
Input Capacitance	C_{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD}(1)$		-	37	-	-	-		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(DD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC132AP/AF/AFN

QUAD 2-INPUT SCHMITT NAND GATE

The TC74HC132A is a high speed CMOS 2-INPUT NAND SCHMITT TRIGGER GATE fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


Pin configuration and function are the same as the TC74HC00A but the inputs have 25% V_{CC} hysteresis and with its schmitt trigger inputs, the TC74HC132A can be used as a line receiver for slow input signals.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.



FEATURES:

- High Speed $t_{pd}=11\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=1\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_H=1.1\text{V}$ at $V_{CC}=5\text{V}$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS132


SYSTEM DIAGRAM, WAVEFORM



IEC LOGIC SYMBOL



PIN ASSIGNMENT



TRUTH TABLE

A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

TC74HC132AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OLT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$						UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
Positive Threshold Voltage	V_P		2.0	1.0	1.25	1.5	1.0	1.5	V	
			4.5	2.3	2.7	3.15	2.3	3.15		
			6.0	3.0	3.5	4.2	3.0	4.2		
Negative Threshold Voltage	V_N		2.0	0.3	0.65	0.9	0.3	0.9	V	
			4.5	1.13	1.6	2.0	1.13	2.0		
			6.0	1.5	2.3	2.6	1.5	2.6		
Hysteresis Voltage	V_H		2.0	0.3	0.6	1.0	0.3	1.0	V	
			4.5	0.6	1.1	1.4	0.6	1.4		
			6.0	0.8	1.2	1.7	0.8	1.7		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	1.0	-	10.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0	μA	

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{TiH}					
Propagation Delay Time	t _{pLH}		–	11	18	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH}		2.0	–	30	75	–	95	ns
	t _{TiH}		4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time	t _{pLH}		2.0	–	42	110	–	140	ns
	t _{pHL}		4.5	–	14	22	–	28	
			6.0	–	12	19	–	24	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{IPD} (1)		–	29	–	–	–		

Note (1) C_{IPD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{IPD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4(\text{per Gate})$$

TC74HC133AP/AF

13-INPUT NAND GATE

The TC74HC133A is a high speed CMOS 13-INPUT NAND GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 7 stages, including a buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd} = 13\text{ns}(\text{Typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 1\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}| = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr.}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS133



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

Inputs	Outputs
All Inputs High	L
All Other Combinations	H

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$) 0 ~ 500 ($V_{CC}=4.5\text{V}$) 0 ~ 400 ($V_{CC}=6.0\text{V}$)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	1.0	-	10.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0		

TC74HC133AP/AF

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, T_a=25°C, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{pLH}		–	13	22	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =–40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH}		2.0	–	25	75	–	95	ns
	t _{THL}		4.5	–	7	15	–	19	
			6.0	–	6	13	–	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	–	42	130	–	165	ns
			4.5	–	16	26	–	33	
			6.0	–	14	22	–	28	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		–	29	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC137AP/AF

3-TO-8 LINE DECODER/LATCH

The TC74HC137A is a high speed CMOS 3-to-8 LINE DECODER ADDRESS LATCH fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It is composed of a 3-bit input latches with a common \overline{GL} enable input and a 3-to-8 line decoder with enable inputs G1 and $\overline{G2}$. The 3-bit binary data is stored into the input latch on the high level of \overline{GL} . The value of this data determines which one of the outputs will go low. When the enable input G1 is held low or $\overline{G2}$ is held high, decoding function is inhibited and all the 8 outputs go high. The two enable inputs are provided to ease cascade connection and permits the application of address decoder for memory system.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=17ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NHI}=V_{NIL}$ 28% V_{CC} (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range ... V_{CC} (opr.) = 2V ~ 6V
- Pin and Function Compatible with 74LS137




PIN ASSIGNMENT



(TOP VIEW)

IEC LOGIC SYMBOL




TC74HC137AP/AF

TRUTH TABLE

INPUTS						OUTPUTS							SELECTED OUTPUT	
ENABLE			ADDRESS			\bar{Y}_0	\bar{Y}_1	\bar{Y}_2	\bar{Y}_3	\bar{Y}_4	\bar{Y}_5	\bar{Y}_6		\bar{Y}_7
$\bar{G}L$	$\bar{G}2$	G1	C	B	A									
X	X	L	X	X	X	H	H	H	H	H	H	H	H	NONE
X	H	X	X	X	X	H	H	H	H	H	H	H	H	NONE
L	L	H	L	L	L	L	H	H	H	H	H	H	H	\bar{Y}_0
L	L	H	L	L	H	H	L	H	H	H	H	H	H	\bar{Y}_1
L	L	H	L	H	L	H	H	L	H	H	H	H	H	\bar{Y}_2
L	L	H	L	H	H	H	H	H	L	H	H	H	H	\bar{Y}_3
L	L	H	H	L	L	H	H	H	H	L	H	H	H	\bar{Y}_4
L	L	H	H	L	H	H	H	H	H	H	L	H	H	\bar{Y}_5
L	L	H	H	H	L	H	H	H	H	H	H	L	H	\bar{Y}_6
L	L	H	H	H	H	H	H	H	H	H	H	H	L	\bar{Y}_7
H	L	H	X	X	X	OUTPUTS are latched at the time when $\bar{G}L$ is taken High level.								

X: Don't care

SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OLT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$				$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC137AP/AF

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C	UNIT
			V _{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (GL)	$t_{W(L)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (A, B, C-GL)	t_s		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Hold Time (A, B, C-GL)	t_h		2.0	—	25	30	
			4.5	—	5	6	
			6.0	—	5	5	

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C, Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		—	4	8	ns
Propagation Delay Time (G1- \bar{Y})	t_{pLH} t_{pHL}		—	11	19	
Propagation Delay Time (G2- \bar{Y})	t_{pLH} t_{pHL}		—	12	19	
Propagation Delay Time (GL- \bar{Y})	t_{pLH} t_{pHL}		—	18	29	
Propagation Delay Time (A, B, C- \bar{Y})	t_{pLH} t_{pHL}		—	17	28	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input $t_r=t_f=6ns$)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (G1- \bar{Y})	t_{pLH} t_{pHL}		2.0	—	45	115	—	145	
			4.5	—	14	23	—	29	
			6.0	—	12	20	—	25	
Propagation Delay Time (G2- \bar{Y})	t_{pHL} t_{pHL}		2.0	—	50	115	—	145	
			4.5	—	15	23	—	29	
			6.0	—	13	20	—	25	
Propagation Delay Time (GL- \bar{Y})	t_{pHL} t_{pHL}		2.0	—	70	170	—	215	
			4.5	—	22	34	—	43	
			6.0	—	19	29	—	37	
Propagation Delay Time (A, B, C- \bar{Y})	t_{pHL} t_{pHL}		2.0	—	70	165	—	205	
			4.5	—	21	33	—	41	
			6.0	—	18	28	—	35	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	56	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TYPICAL APPLICATION



TC74HCT137P/F

TC74HCT137P/F 3-TO-8 LINE DECODER/LATCH

The TC74HCT137 is a high speed CMOS 3-TO-8 LINE DECODER ADDRESS LATCH fabricated with silicon gate C²MOS technology.

This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It is composed of a 3-bit input latches with a common $\overline{G1}$ input and 3-to-8 line decoder with enable input $\overline{G1}$ and $\overline{G2}$. The 3-bit binary data is stored into input latch on the "H" level of $\overline{G1}$, determine which one of outputs will go low. Enable input $\overline{G1}$ is held "L" level or $\overline{G2}$ is held "H" level, decoding function is inhibited and all the 8 outputs go high.

2 enable inputs are provided to ease cascade connection and application of address decoder for memory system.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=23ns(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^\circ C$
- Compatible with TTL outputs $V_{IH}=2V(Min.)$,
 $V_{IL}=0.8V(Max.)$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA(Min.)$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Pin and Function Compatible with 74LS137


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ C \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.




DIP16 (3D16A-P)



MFP16 (F16GC-P)

PIN ASSIGNMENT




(TOP VIEW)

TRUTH TABLE

INPUTS						OUTPUTS							
ENABLE			SELECT			$\overline{Y0}$	$\overline{Y1}$	$\overline{Y2}$	$\overline{Y3}$	$\overline{Y4}$	$\overline{Y5}$	$\overline{Y6}$	$\overline{Y7}$
$\overline{G1}$	$G2$	$G1$	C	B	A								
X	X	L	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	L	H	H	L	H	H	H	H	H	H
L	L	H	L	H	L	H	H	L	H	H	H	H	H
L	L	H	L	H	H	H	H	H	L	H	H	H	H
L	L	H	H	L	L	H	H	H	H	L	H	H	H
L	L	H	H	L	H	H	H	H	H	L	H	H	H
L	L	H	H	H	L	H	H	H	H	H	L	H	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H
L	L	H	H	H	H	H	H	H	H	H	H	H	L
H	L	H	X	X	X	Output corresponding to stored address, L; all others, H							

X : DON'T CARE

LOGIC DIAGRAM




TC74HCT137P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 500	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40\sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		4.5	2.0	-	-	2.0	-	V	
			5.5							
Low-Level Input Voltage	V_{IL}		4.5	-	-	0.8	-	0.8	V	
			5.5							
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH}=-4\text{mA}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL}=4\text{mA}$	4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	5.5	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	5.5	-	-	4.0	-	40.0	mA	
	I_C	Per input: $V_{IN}=0.5\text{V}$ or 2.4V Other inputs: V_{CC} or GND	5.5	-	-	2.0	-	2.9		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH}		4.5	-	8	15	-	19	ns
	t _{THL}								
Propagation Delay Time (G1 - \bar{Y})	t _{pLH}		4.5	-	25	39	-	49	
	t _{pHL}								
Propagation Delay Time ($\bar{G2}$ - \bar{Y})	t _{pLH}		4.5	-	24	37	-	46	
	t _{pHL}								
Propagation Delay Time ($\bar{G1}$ - \bar{Y})	t _{pLH}		4.5	-	34	52	-	65	
	t _{pHL}								
Propagation Delay Time (A, B, C - \bar{Y})	t _{pLH}		4.5	-	29	45	-	56	
	t _{pHL}								
Minimum Pulse Width ($\bar{G1}$)	t _{w(L)}		4.5	-	8	15	-	19	
Minimum Set Up Time (A, B, C - $\bar{G1}$)	t _s		4.5	-	2	10	-	13	
Minimum Hold Time (A, B, C - $\bar{G1}$)	t _h		4.5	-	-	5	-	5	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	68	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HCT137P/F


SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(Opr.)}$ TEST CIRCUIT



TYPICAL APPLICATION



TC74HC138AP/AF/AFN

3-TO-8 LINE DECODER

The TC74HC138A is a high speed CMOS 3-to-8 DECODER fabricated with silicon gate C² MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs ($\bar{Y}0$ – $\bar{Y}7$) will go low.


When enable input G1 is held low or either $\bar{G}2A$ or $\bar{G}2B$ is held high, decoding function is inhibited and all outputs go high.

G1, $\bar{G}2A$, and $\bar{G}2B$ inputs are provided to ease cascade connection and for use as an address decoder for memory systems.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=16\text{ns}$ (Typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS138.



PIN ASSIGNMENT



IEC LOGIC SYMBOL




TRUTH TABLE

INPUTS						OUTPUTS								SELECTED OUTPUT
ENABLE			SELECT			\bar{Y}_0	\bar{Y}_1	\bar{Y}_2	\bar{Y}_3	\bar{Y}_4	\bar{Y}_5	\bar{Y}_6	\bar{Y}_7	
G1	$\bar{G}2A$	$\bar{G}2B$	C	B	A									
L	X	X	X	X	X	H	H	H	H	H	H	H	H	NONE
X	H	X	X	X	X	H	H	H	H	H	H	H	H	NONE
X	X	H	X	X	X	H	H	H	H	H	H	H	H	NONE
H	L	L	L	L	L	L	H	H	H	H	H	H	H	\bar{Y}_0
H	L	L	L	L	H	H	L	H	H	H	H	H	H	\bar{Y}_1
H	L	L	L	H	L	H	H	L	H	H	H	H	H	\bar{Y}_2
H	L	L	L	H	H	H	H	H	L	H	H	H	H	\bar{Y}_3
H	L	L	H	L	L	H	H	H	H	L	H	H	H	\bar{Y}_4
H	L	L	H	L	H	H	H	H	H	H	L	H	H	\bar{Y}_5
H	L	L	H	H	L	H	H	H	H	H	H	L	H	\bar{Y}_6
H	L	L	H	H	H	H	H	H	H	H	H	H	L	\bar{Y}_7

X : Don't Care

LOGIC DIAGRAM



TC74HC138AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	±0.1	-	±1.0	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L = 15pF, V_{CC} = 5V, T_a = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{TiL}		–	4	8	ns
Propagation Delay Time (A, B, C – Y)	t _{pLH} t _{pLi}		–	16	26	
Propagation Delay Time (G, G – Y)	t _{pLi} t _{pLi}		–	15	25	

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a = 25°C			T _a = -40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{TiL}		2.0	–	30	75	–	95	ns
			4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time (A, B, C – Y)	t _{pLH} t _{pLi}		2.0	–	70	150	–	190	
			4.5	–	19	30	–	38	
			6.0	–	16	26	–	32	
Propagation Delay Time (G, G – Y)	t _{pLH} t _{pLi}		2.0	–	65	145	–	180	
			4.5	–	18	29	–	36	
			6.0	–	15	25	–	31	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		–	47	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(6p)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HCT138AP/AF/AFN

3-TO-8 LINE DECODER

The TC74HCT138A is a high speed CMOS 3-to-8 LINE DECODER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs (Y₀-Y₇) will go low.


When enable input G₁ is held low or either \bar{G}_2A or \bar{G}_2B is held high, decoding function is inhibited and all outputs go high.

G₁, \bar{G}_2A , and \bar{G}_2B inputs are provided to ease cascade connection and for use as an address decoder for memory systems.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=17ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- Compatible with TTL outputs $V_{IH}=2V$ (Min.)
 $V_{IL}=0.8V$ (Max.)
- Wide interfacing ability LSTTL, NMOS, CMOS
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Pin and Function Compatible with 74LS138.



PIN ASSIGNMENT



IEC LOGIC SYMBOL




TRUTH TABLE

INPUTS						OUTPUTS							SELECTED OUTPUT	
ENABLE			SELECT			$\bar{Y}0$	$\bar{Y}1$	$\bar{Y}2$	$\bar{Y}3$	$\bar{Y}4$	$\bar{Y}5$	$\bar{Y}6$		$\bar{Y}7$
G1	$\bar{G}2A$	$\bar{G}2B$	C	B	A									
L	X	X	X	X	X	H	H	H	H	H	H	H	H	NONE
X	H	X	X	X	X	H	H	H	H	H	H	H	H	NONE
X	X	H	X	X	X	H	H	H	H	H	H	H	H	NONE
H	L	L	L	L	L	L	H	H	H	H	H	H	H	$\bar{Y}0$
H	L	L	L	L	H	H	L	H	H	H	H	H	H	$\bar{Y}1$
H	L	L	L	H	L	H	H	L	H	H	H	H	H	$\bar{Y}2$
H	L	L	L	H	H	H	H	H	L	H	H	H	H	$\bar{Y}3$
H	L	L	H	L	L	H	H	H	H	L	H	H	H	$\bar{Y}4$
H	L	L	H	L	H	H	H	H	H	H	L	H	H	$\bar{Y}5$
H	L	L	H	H	L	H	H	H	H	H	H	L	H	$\bar{Y}6$
H	L	L	H	H	H	H	H	H	H	H	H	L	L	$\bar{Y}7$

X : Don't Care

LOGIC DIAGRAM



TC74HCT138AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		4.5 } 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V_{IL}		4.5 } 5.5	-	-	0.8	-	0.8	V	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -4 \text{mA}$	4.5	4.18	4.31	-	4.13	-	V
High-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL} = 4 \text{mA}$	4.5	-	0.17	0.26	-	0.33	V
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.1	-	±1.0	μA	
	I_{CC}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	4.0	-	40.0	μA	
Quiescent Supply Current	I_C	PER INPUT: $V_{IN} = 0, 5\text{V}$ or $2, 4\text{V}$ OTHER INPUT: V_{CC} or GND	5.5	-	-	2.0	-	2.9	mA	

AC ELECTRICAL CHARACTERISTICS($C_L=15\text{pF}$, $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		–	4	8	ns
	t_{THL}					
Propagation Delay Time (A,B,C- \bar{Y})	t_{PLH}		–	17	28	
	t_{PHL}					
Propagation Delay Time (G1- \bar{Y})	t_{PLH}		–	15	25	
	t_{PHL}					
Propagation Delay Time (G2- \bar{Y})	t_{PLH}		–	17	28	
	t_{PHL}					

AC ELECTRICAL CHARACTERISTICS($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH}		4.5	–	8	15	–	19	ns
	t_{THL}		5.5	–	7	14	–	18	
Propagation Delay Time (A,B,C- \bar{Y})	t_{PLH}		4.5	–	21	33	–	44	
	t_{PHL}		5.5	–	18	30	–	40	
Propagation Delay Time (G1- \bar{Y})	t_{PLH}		4.5	–	19	30	–	38	
	t_{PHL}		5.5	–	17	27	–	34	
Propagation Delay Time (G2- \bar{Y})	t_{PLH}		4.5	–	22	33	–	41	
	t_{PHL}		5.5	–	20	30	–	37	
Input Capacitance	C_{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		–	55	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\text{ opp}} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$$

TC74HC139AP/AF/AFN

DUAL 2-TO-4 LINE DECODER

The TC74HC139A is a high speed CMOS 2 to 4 LINE DECODER/DEMULTIPLEXER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


The active low enable input can be used for gating or it can be used as a data input for demultiplexing applications.

When the enable input is held "H", all four outputs are fixed at a high logic level independent of the other inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=16ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(opr)=2V\sim 6V$
- Pin and Function Compatible with 74LS139



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

INPUTS			OUTPUTS				SELECTED OUTPUT
ENABLE	SELECT		Y ₀	Y ₁	Y ₂	Y ₃	
G ₁	B	A					
H	X	X	H	H	H	H	NONE
L	L	L	L	H	H	H	Y ₀
L	L	H	H	L	H	H	Y ₁
L	H	L	H	H	L	R	Y ₂
L	H	H	H	H	H	L	Y ₃

X : Don't care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC139AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{THL}					
Propagation Delay Time (A, B–Y)	t _{PLH}		–	12	22	
	t _{PHL}					
Propagation Delay Time (G–Y)	t _{PLH}		–	10	18	
	t _{PHL}					

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH}		2.0	–	30	75	–	95	ns
	t _{THL}		4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time (A, B–Y)	t _{PLH}		2.0	–	45	130	–	165	
			4.5	–	15	26	–	33	
			6.0	–	13	22	–	28	
Propagation Delay Time (G–Y)	t _{PLH}		2.0	–	39	110	–	140	
			4.5	–	13	22	–	28	
			6.0	–	11	19	–	24	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD} (1)		–	46	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2 (\text{per Decoder})$$

TC74HC147P/F

TC74HC147P/F 10-TO-4 LINE PRIORITY ENCODER

The TC74HC147 is a high speed CMOS 10-TO-4 LINE PRIORITY ENCODER fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This encoder features priority encoding of the inputs to ensure that only the highest order data line is encoded. Nine input lines are encoded to a four line BCD output. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. All data inputs and outputs are active at the low logic level.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=16\text{ns}(\text{Typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS147



DIP16(3D16A-P)




MFP16(F16GC-P)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

PIN ASSIGNMENT



(TOP VIEW)

NC : NO CONNECTION


TC74HC147P/F

TRUTH TABLE

INPUTS									OUTPUTS			
1	2	3	4	5	6	7	8	9	D	C	B	A
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	X	L	H	H	H	L	L	L
X	X	X	X	L	H	H	H	H	H	L	L	H
X	X	X	L	H	H	H	H	H	H	L	H	H
X	X	L	H	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

X : Don't Care


LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH}=-4mA$	4.5	4.4	4.5	-	4.4	-	
			$I_{OH}=-5.2mA$	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL}=4mA$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL}=5.2mA$	6.0	-	0.0	0.1	-	0.1	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC147P/F


AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t _{TLH}		2.0	-	30	75	-	ns
	t _{THL}		4.5	-	8	15	-	
			6.0	-	7	13	-	
Propagation Delay Time	t _{pLH}		2.0	-	76	150	-	ns
	t _{pHL}		4.5	-	19	30	-	
			6.0	-	16	26	-	
Input Capacitance	C _{IN}		-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD} (1)		-	37	-	-	-	


Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(Opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{CC(Opr.)} TEST WAVEFORM



TC74HC148P/F

TC74HC148P/F 8-TO-3 LINE PRIORITY ENCODER

The TC74HC148 is a high speed CMOS 8-TO-3 LINE PRIORITY ENCODER fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The encoder detects "L" level of the highest order among eight input signals and outputs the corresponding signal position in binary code. The inputs are eight input signals of 0 through 7 and input EI and when EI is set to "H" level, the encode operation is inhibited making all the outputs at "H" level. The encoded output appears on three signal lines A0 through A2 in binary. Outputs E0 and GS are the outputs to indicate the operational mode of encoder and used when the number of bits is to be increased by cascade connection. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=16\text{ns}(\text{Typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS148


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500 (DIP)*/ 180 (MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



PIN ASSIGNMENT




TC74HC148P/F

TRUTH TABLE

INPUTS									OUTPUTS				
EI	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	L	L
L	X	X	X	X	X	X	X	L	L	L	L	L	L
L	X	X	X	X	X	X	L	H	L	L	H	L	H
L	X	X	X	X	X	L	H	H	L	H	L	L	H
L	X	X	X	X	L	H	H	H	L	H	H	L	H
L	X	X	X	L	H	H	H	H	H	L	L	L	H
L	X	X	L	H	H	H	H	H	H	L	H	L	H
L	X	L	H	H	H	H	H	H	H	H	L	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H

X: Don't Care


LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40\sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		6.0	5.9	6.0	-	5.9	-			
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		6.0	-	0.0	0.1	-	0.1			
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=4\text{mA}$	4.5	-	0.17	0.26	-	0.33	V
				6.0	-	0.18	0.26	-	0.33	
		6.0	-	0.18	0.26	-	0.33			
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC148P/F

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH}		2.0	-	30	75	-	95	ns
	t _{THL}		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (IN - A0, A1, A2)	t _{PLH}		2.0	-	76	150	-	190	
	t _{PHL}		4.5	-	19	30	-	38	
			6.0	-	16	26	-	33	
Propagation Delay Time (IN - E0, GS)	t _{PLH}		2.0	-	84	165	-	205	
	t _{PHL}		4.5	-	21	33	-	41	
			6.0	-	18	28	-	35	
Propagation Delay Time (EI - E0)	t _{PLH}		2.0	-	60	120	-	150	
	t _{PHL}		4.5	-	15	24	-	30	
			6.0	-	13	20	-	26	
Propagation Delay Time (EI - GS)	t _{PLH}		2.0	-	56	115	-	145	
	t _{PHL}		4.5	-	14	23	-	29	
			6.0	-	12	20	-	25	
Propagation Delay Time (EI - A0, A1, A2)	t _{PLH}		2.0	-	64	125	-	155	
	t _{PHL}		4.5	-	16	25	-	31	
			6.0	-	14	21	-	26	
Input Capacitance	C _{IN}			-	5	10		10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	57	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN}$$


SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(opr.)}$ TEST WAVEFORM



TYPICAL APPLICATION



TC74HC151AP/AF/AFN

8-CHANNEL MULTIPLEXER

The TC74HC151A is a high speed CMOS 8-CHANNEL MULTIPLEXER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


One of eight data input signals (D0-D7) is selected by decoding of the three-bit address input (A, B, C). The selected data appears on two outputs : non-inverting (Y) and inverting (W).

The strobe input provides two output conditions ; a low level on the strobe input transfers the selected data to the outputs. A high level on the strobe input sets the Y output low and the W output high without regard to the data or select input conditions.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd} = 15\text{ns (typ.)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 4\mu\text{A (Max.)}$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (Min.)}$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 4\text{mA (Min.)}$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC} \text{ (opr.)} = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS151



PIN ASSIGNMENT




TRUTH TABLE


INPUTS				OUTPUTS	
SELECT			STROBE	Y	W
C	B	A	\overline{ST}		
X	X	X	H	L	H
L	L	L	L	D0	$\overline{D0}$
L	L	H	L	D1	$\overline{D1}$
L	H	L	L	D2	$\overline{D2}$
L	H	H	L	D3	$\overline{D3}$
H	L	L	L	D4	$\overline{D4}$
H	L	H	L	D5	$\overline{D5}$
H	H	L	L	D6	$\overline{D6}$
H	H	H	L	D7	$\overline{D7}$

X : Don't care

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



TC74HC151AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0	μA	

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{TLL}		—	4	8	ns
Propagation Delay Time (D-Y)	t _{pLH} t _{pHL}		—	15	24	
Propagation Delay Time (D-W)	t _{pLH} t _{pHL}		—	15	24	
Propagation Delay Time (ST-Y)	t _{pLH} t _{pHL}		—	10	17	
Propagation Delay Time (ST-W)	t _{pLH} t _{pHL}		—	10	17	
Propagation Delay Time (A, B, C-Y)	t _{pLH} t _{pHL}		—	19	31	
Propagation Delay Time (A, B, C-W)	t _{pLH} t _{pHL}		—	19	31	

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95
			4.5	—	8	15	—	19
			6.0	—	7	13	—	16
Propagation Delay Time (D-Y)	t _{pLH} t _{pHL}		2.0	—	65	140	—	175
			4.5	—	18	28	—	35
			6.0	—	15	24	—	30
Propagation Delay Time (D-W)	t _{pLH} t _{pHL}		2.0	—	65	140	—	175
			4.5	—	18	28	—	35
			6.0	—	15	24	—	30
Propagation Delay Time (ST-Y)	t _{pLH} t _{pHL}		2.0	—	36	100	—	125
			4.5	—	12	20	—	25
			6.0	—	10	17	—	21
Propagation Delay Time (ST-W)	t _{pLH} t _{pHL}		2.0	—	36	100	—	125
			4.5	—	12	20	—	25
			6.0	—	10	17	—	21
Propagation Delay Time (A, B, C-Y)	t _{pLH} t _{pHL}		2.0	—	80	180	—	225
			4.5	—	23	36	—	45
			6.0	—	19	31	—	38
Propagation Delay Time (A, B, C-W)	t _{pLH} t _{pHL}		2.0	—	80	180	—	225
			4.5	—	23	36	—	45
			6.0	—	19	31	—	38
Input Capacitance	C _{IN}		—	5	10	—	10	
Power Dissipation Capacitance	C _{PD(1)}		—	69	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC153P/F

TC74HC253P/F

TC74HC153P/F DUAL 4-CHANNEL MULTIPLEXER

TC74HC253P/F DUAL 4-CHANNEL MULTIPLEXER WITH 3-STATE OUTPUT

The TC74HC153 and TC74HC253 are high speed CMOS DUAL 4-CHANNEL MULTIPLEXERS fabricated with silicon gate C²MOS technology.


Both achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipations.

The designer has a choice of complementary output (HC153) and 3-state output (HC253). Each of these data (1C0-1C3, 2C0-2C3) is selected by the two address inputs A and B. Separate strobe inputs ($\overline{1G}$, $\overline{2G}$) are provided for each of the two four-line sections. The strobe input (\overline{G}) can be used to inhibit the data output; the output of HC153 is fixed in low level and the output of HC253 is disabled to be high impedance unconditionally, while the strobe input is held low.


All inputs are equipped with protection circuit against static discharge or transient excess voltage.

FEATURES:

- . High Speed..... $t_{pd}=14ns$ (Typ.) at $V_{CC}=5V$
- . Low Power Dissipation..... $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- . High Noise Immunity..... $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- . Output Drive Capability.....10 LSTTL Loads
- . Symmetrical Output Impedance... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- . Balanced Propagation Delays... $t_{pLH} \doteq t_{pHL}$
- . Wide Operating Voltage Range... $V_{CC(opr)}=2V \sim 6V$
- . Pin and Function Compatible with 74LS153/253.




DIP16 (3D16A-P)




MFP16 (P16GC-P)

PIN ASSIGNMENT



INPUT and OUTPUT EQUIVALENT CIRCUIT




TRUTH TABLE

SELECT INPUTS		DATA INPUTS				STROBE	OUTPUT Y	
B	A	C ₀	C ₁	C ₂	C ₃	\overline{G}	HC153	HC253
X	X	X	X	X	X	H	L	Z
L	L	L	X	X	X	L	L	L
L	L	H	X	X	X	L	H	H
L	H	X	L	X	X	L	L	L
L	H	X	H	X	X	L	H	H
H	L	X	X	L	X	L	L	L
H	L	X	X	H	X	L	H	H
H	H	X	X	X	L	L	L	L
H	H	X	X	X	H	L	H	H

X : Don't care
Z : High Impedance

TC74HC153P/F TC74HC253P/F

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$, and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}C$			$T_a=-40\sim 85^{\circ}C$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH}=-4mA$	4.5	4.4	4.5	-	4.4	-	
			$I_{OH}=-5.2mA$	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL}=4mA$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL}=5.2mA$	6.0	-	0.0	0.1	-	0.1	
3-State Output Off-State Current	$I_{OZ(1)}$	$V_{IN}=V_{IH}$ or V_{IL} $V_{OUT}=V_{CC}$ or GND	6.0	-	-	± 0.5	-	± 5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0		
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

Note (1) Applied only for TC74HC253P

TC74HC153P/F TC74HC253P/F

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	-	25	75	-	95	ns
			4.5	-	9	15	-	19	
			6.0	-	8	13	-	16	
TC74HC153/253 Propagation Delay Time C _n - Y	t _{pLH} t _{pHL}		2.0	-	68	130	-	165	
			4.5	-	17	26	-	33	
			6.0	-	14	22	-	28	
TC74HC153/253 A, B - Y	t _{pLH} t _{pHL}		2.0	-	100	195	-	245	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	
TC74HC153 Propagation Delay Time G - Y	t _{pLH} t _{pHL}		2.0	-	100	195	-	245	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	
TC74HC253 Output Enable Time	t _{pZL} t _{pZH}	R _L =1kΩ	2.0	-	46	100	-	125	
			4.5	-	12	20	-	25	
			6.0	-	10	17	-	21	
TC74HC253 Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	2.0	-	56	115	-	145	
			4.5	-	14	23	-	29	
			6.0	-	12	20	-	25	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Output Capacitance	C _{OUT}	TC74HC253	-	7	-	-	-		
Power Dissipation Capacitance	C _{PD} (1)	TC74HC153	-	56	-	-	-		
		TC74HC253	-	56	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \quad (\text{per Channel})$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(opr)}$ TEST CIRCUIT



TC74HC154AP

4-T0-16 LINE DECODER

The TC74HC154A is high speed CMOS 4 to 16 LINE DECODER/DEMULTIPLEXER fabricated with silicon gate CMOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

A binary code applied to the four inputs A thru D is decoded within the device. Depending on the binary code, causes one of sixteen outputs to go low, when both the strobe inputs, $\bar{G}1$ and $\bar{G}2$, are held low. When either strobe input is held high, the decoding function is inhibited to keep all outputs high. The strobe function makes it easy to expand the decoding lines through cascading, and simplifies the design of address decoding circuits in a memory control system.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=15\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}, 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS154



PIN ASSIGNMENT



IEC LOGIC SYMBOL




TRUTH TABLE

INPUT						SELECTED OUTPUT(L)
$\bar{G}1$	$\bar{G}2$	D	C	B	A	
L	L	L	L	L	L	$\bar{Y}0$
L	L	L	L	L	H	$\bar{Y}1$
L	L	L	L	H	L	$\bar{Y}2$
L	L	L	L	H	H	$\bar{Y}3$
L	L	L	H	L	L	$\bar{Y}4$
L	L	L	H	L	H	$\bar{Y}5$
L	L	L	H	H	L	$\bar{Y}6$
L	L	L	H	H	H	$\bar{Y}7$
L	L	H	L	L	L	$\bar{Y}8$
L	L	H	L	L	H	$\bar{Y}9$
L	L	H	L	H	L	$\bar{Y}10$
L	L	H	L	H	H	$\bar{Y}11$
L	L	H	H	L	L	$\bar{Y}12$
L	L	H	H	L	H	$\bar{Y}13$
L	L	H	H	H	L	$\bar{Y}14$
L	L	H	H	H	H	$\bar{Y}15$
X	H	X	X	X	X	NONE
H	X	X	X	X	X	NONE

X: Don't care

SYSTEM DIAGRAM



TC74HC154AP

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5~7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2~6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0~1000($V_{CC}=2.0\text{V}$) 0~ 500($V_{CC}=4.5\text{V}$) 0~ 400($V_{CC}=6.0\text{V}$)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} =$	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		V_{IH} or V_{IL}	$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} =$	$I_{OL} = 20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		V_{IH} or V_{IL}	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L = 15pF, V_{CC} = 5V, T_a = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		–	4	8	ns
Propagation Delay Time (A, B, C, D–Y)	t _{pLH} t _{pHL}		–	15	30	
Propagation Delay Time (G1, G2–Y)	t _{pLH} t _{pHL}		–	14	28	

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a = 25°C			T _a = –40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	–	30	75	–	95	ns
			4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time (A, B, C, D–Y)	t _{pLH} t _{pHL}		2.0	–	65	175	–	220	
			4.5	–	19	35	–	44	
			6.0	–	16	30	–	37	
Propagation Delay Time (G1, G2–Y)	t _{pLH} t _{pHL}		2.0	–	55	160	–	200	
			4.5	–	17	32	–	40	
			6.0	–	15	27	–	34	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD} (1)		–	57	–	–	–		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC155AP/AF/AFN

DUAL 2-TO-4 LINE DECODER/DUAL 3-TO-8 LINE DECODER

The TC74HC155A is a high speed CMOS DUAL 2-to-4 LINE DECODER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It features dual 1-to-4 line demultiplexers with individual strobe input (1G and 2G), individual data inputs (1C and 2C) and common binary address inputs (A and B).

When both decoders are enabled by the strobes, the inverted output of 1C data and non-inverted output of 2C data will be brought to the selected output pins of each section.


A 1-to-8 line demultiplexer can be easily built up by providing a data signal to both the 1C and 2C inputs; the output order will be 1Y3(MSB), 1Y2, 1Y1, 1Y0, 2Y3, 2Y2, 2Y1, 2Y0(LSB).

This device can be used as a 2-to-4 line decoder or a 3-to-8 line decoder when 1C is held high and 2C is held low.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd} = 12\text{ns (Typ.) at } V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A (Max.) at } T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC} \text{ (Min.)}$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA (Min.)}$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC} \text{ (opr)} = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS155



PIN ASSIGNMENT



TRUTH TABLE


INPUTS				OUTPUTS			
B	A	1G	1C	1Y0	1Y1	1Y2	1Y3
X	X	H	X	H	H	H	H
L	L	L	H	L	H	H	H
L	H	L	H	H	L	H	H
H	L	L	H	H	H	L	H
H	H	L	H	H	H	H	L
X	X	X	L	H	H	H	H

X : DON'T CARE


INPUTS				OUTPUTS			
B	A	2G	2C	2Y0	2Y1	2Y3	2Y3
X	X	H	X	H	H	H	H
L	L	L	L	L	H	H	H
L	H	L	L	H	L	H	H
H	L	L	L	H	H	L	H
H	H	L	L	H	H	H	L
X	X	X	H	H	H	H	H

X : DON'T CARE

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



TC74HC155AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC} = 2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC} = 4.5\text{V}$)	
		0 ~ 400 ($V_{CC} = 6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$				$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
		$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
		$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{pLH}		–	12	22	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	–	30	75	–	95	ns
			4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	–	45	130	–	165	ns
			4.5	–	15	26	–	33	
			6.0	–	13	22	–	28	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}	(Note 1)	–	53	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC157AP/AF/AFN TC74HC158AP/AF/AFN

TC74HC157AP/AF/AFN QUAD 2-CHANNEL MULTIPLEXER TC74HC158AP/AF/AFN QUAD 2-CHANNEL MULTIPLEXER(INVERTING)

The TC74HC157A and TC74HC158A are high speed CMOS 2-CHANNEL MULTIPLEXERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC158A is an inverting multiplexer while the TC74HC157A is a non-inverting.


When \overline{STROBE} is held high, selection of data is inhibited and all the outputs become low in the case of HC157A or high in the case of HC158A.

The SELECT decoding determines whether the A or B inputs get transferred to their corresponding Y (\overline{Y}) outputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=10ns$ (typ.)at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.)at $T_a=25^\circ C$
- High Noise Immunity $V_{NH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(opr)=2V\sim 6V$
- Pin and Function Compatible with 74LS157/158




TRUTH TABLE

INPUTS				OUTPUTS	
\overline{ST}	SELECT	A	B	Y(157A)	\overline{Y} (158A)
H	X	X	X	L	H
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L


X : Don't Care

PIN ASSIGNMENT



TC74HC157AP/AF/AFN
TC74HC158AP/AF/AFN

IEC LOGIC SYMBOL



TC74HC157AP/AF/AFN

TC74HC158AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$				$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
6.0	-	0.18	0.26	-	0.33					
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC157AP/AF/AFN TC74HC158AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS(C_L = 15pF, V_{CC} = 5V, T_a = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		—	4	8	ns
Propagation Delay Time (A, B-Y)	t _{pLH} t _{pHL}		—	10	16	
Propagation Delay Time (SELECT-Y)	t _{pLH} t _{pHL}		—	13	21	
Propagation Delay Time (STOROBE-Y)	t _{pLH} t _{pHL}		—	10	19	

AC ELECTRICAL CHARACTERISTICS(C_L = 50pF, Input t_r = t_f = 6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a = 25°C			T _a = -40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (A, B-Y)	t _{pLH} t _{pHL}		2.0	—	36	100	—	125	
			4.5	—	12	20	—	25	
			6.0	—	10	17	—	21	
Propagation Delay Time (SELECT-Y)	t _{pLH} t _{pHL}		2.0	—	50	125	—	155	
			4.5	—	16	25	—	31	
			6.0	—	14	21	—	26	
Propagation Delay Time (STOROBE-Y)	t _{pLH} t _{pHL}		2.0	—	36	115	—	145	
			4.5	—	12	23	—	29	
			6.0	—	10	20	—	25	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}	TC74HC157A		57	—	—	—		
		TC74HC158A		53	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(6p)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per bit})$$

TC74HC160AP/AF • TC74HC161AP/AF/AFN TC74HC162AP/AF • TC74HC163AP/AF/AFN

SYNCHRONOUS PRESETTABLE 4-BIT COUNTER
 TC74HC160AP/AF DECADE, ASYNCHRONOUS CLEAR
 TC74HC161AP/AF/AFN BINARY, ASYNCHRONOUS CLEAR
 TC74HC162AP/AF DECADE, SYNCHRONOUS CLEAR
 TC74HC163AP/AF/AFN BINARY, SYNCHRONOUS CLEAR

The TC74HC160A, 161A, 162A and 163A are high speed CMOS SYNCHRONOUS PRESETTABLE COUNTERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent STTL while maintaining the CMOS low power dissipation.

The 74HC160A/162A are BCD decade counters and the TC74HC161A/163A are 4 bit binary counters.

The CLOCK input is active on the rising edge. Both LOAD and CLEAR inputs are active on low logic level.

Presetting of all four IC's is synchronous to the rising edge of CLOCK.


The clear function of the TC74HC162A/163A is synchronous to CLOCK, while the TC74HC160A/161A are cleared asynchronously.

Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{MAX}=63\text{MHz}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS160~163



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TC74HC160AP/AF · TC74HC161AP/AF/AFN TC74HC162AP/AF · TC74HC163AP/AF/AFN

TRUTH TABLE

TC74HC160A/161A					TC74HC162A/163A					OUTPUTS				FUNCTION
INPUTS					INPUTS					Q _A	Q _B	Q _C	Q _D	
CLR	LD	ENP	ENT	CK	CLR	LD	ENP	ENT	CK					
L	X	X	X	X	L	X	X	X	↓	L	L	L	L	RESET TO "0"
H	L	X	X	↓	H	L	X	X	↓	A	B	C	D	PRESET DATA
H	H	X	L	↓	H	H	X	L	↓	NO CHANGE				NO COUNT
H	H	L	X	↓	H	H	L	X	↓	NO CHANGE				NO COUNT
H	H	H	H	↓	H	H	H	H	↓	COUNT UP				COUNT
H	X	X	X	↓	X	X	X	X	↓	NO CHANGE				NO COUNT


Note X : Don't care

A, B, C, D : Logic Level of Data Inputs

Carry : $CARRY = ENT \cdot Q_A \cdot \bar{Q}_B \cdot \bar{Q}_C \cdot Q_D \dots$ (TC74HC160A/162A)


$CARRY = ENT \cdot Q_A \cdot Q_B \cdot Q_C \cdot Q_D \dots$ (TC74HC161A/163A)

TIMING CHART (TC74HC160A/162A:DECADE COUNTER)




TC74HC160AP/AF • TC74HC161AP/AF/AFN
TC74HC162AP/AF • TC74HC163AP/AF/AFN

TIMING CHART (TC74HC161A/163A: BINARY COUNTER)




TC74HC160AP/AF • TC74HC161AP/AF/AFN TC74HC162AP/AF • TC74HC163AP/AF/AFN

SYSTEM DIAGRAM



TC74HC160AP/AF • TC74HC161AP/AF/AFN TC74HC162AP/AF • TC74HC163AP/AF/AFN

SYSTEM DIAGRAM



TC74HC160AP/AF • TC74HC161AP/AF/AFN TC74HC162AP/AF • TC74HC163AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC} = 2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC} = 4.5\text{V}$)	
		0 ~ 400 ($V_{CC} = 6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.7	-	-	1.7	-	V	
			4.5	3.6	-	-	3.6	-		
			6.0	4.8	-	-	4.8	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.3	-	0.3	V	
			4.5	-	-	0.9	-	0.9		
			6.0	-	-	1.2	-	1.2		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	2.0	1.8	2.0	-	1.8	-	V
				4.5	4.0	4.5	-	4.0	-	
				6.0	5.5	5.9	-	5.5	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.2	-	0.2	V
				4.5	-	0.0	0.5	-	0.5	
				6.0	-	0.1	0.5	-	0.5	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0	μA	

TC74HC160AP/AF • TC74HC161AP/AF/AFN TC74HC162AP/AF • TC74HC163AP/AF/AFN

TIMING REQUIREMENTS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^\circ\text{C}$		$T_a = -40 \sim 85^\circ\text{C}$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(H)}$ $t_{W(L)}$	Fig. 1	2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (CLEAR)*	$t_{W(L)}$	Fig. 4	2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (LOAD, ENP, ENT)	t_s	Fig. 2, 3	2.0	—	100	125	
			4.5	—	20	25	
			6.0	—	17	21	
Minimum Set-up Time (A, B, C, D)	t_s	Fig. 2	2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (CLEAR)**	t_s	Fig. 5	2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time	t_h	Fig. 2, 3, 5	2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (CLEAR)*	t_{rem}	Fig. 4	2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	31	25	
			6.0	—	36	29	

AC ELECTRICAL CHARACTERISTICS ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}	Fig. 1	—	4	8	ns
Propagation Delay Time (CLOCK-Q)	t_{PLH} t_{PHL}	Fig. 1	—	13	21	
Propagation Delay Time (CLOCK-CARRY) [Count Mode]	t_{PLH} t_{PHL}	Fig. 1	—	16	26	
Propagation Delay Time (CLOCK-CARRY) [Preset Mode]	t_{PLH}	Fig. 2	—	18	30	
	t_{PHL}		—	20	35	
Propagation Delay Time (ENT-CARRY)	t_{PLH} t_{PHL}	Fig. 6	—	10	17	
Propagation Delay Time (CLEAR-Q)*	t_{PHL}	Fig. 4	—	17	26	
Propagation Delay Time (CLEAR-CARRY)*	t_{PHL}	Fig. 4	—	20	35	
Maximum Clock Frequency	f_{MAX}		36	63	—	MHz

* : for TC74HC160A/161A only

** : for TC74HC162A/163A only

TC74HC160AP/AF • TC74HC161AP/AF/AFN TC74HC162AP/AF • TC74HC163AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	T _a =25°C			T _a =-40 ~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	—	25	75	—	95	ns
			4.5	—	7	15	—	19	
			6.0	—	6	13	—	16	
Propagation Delay Time (CLOCK-Q)	t _{pLH} t _{pHL}	Fig. 1	2.0	—	48	125	—	155	
			4.5	—	16	25	—	31	
			6.0	—	14	21	—	26	
Propagation Delay Time (CLOCK-CARRY) (Count Mode)	t _{pLH} t _{pHL}	Fig. 1	2.0	—	57	150	—	190	
			4.5	—	19	30	—	38	
			6.0	—	16	26	—	33	
Propagation Delay Time (CLOCK-CARRY) (Preset Mode)	t _{pLH}	Fig. 2	2.0	—	66	175	—	220	
			4.5	—	22	35	—	44	
			6.0	—	19	30	—	37	
	t _{pHL}		2.0	—	72	200	—	250	
			4.5	—	24	40	—	50	
			6.0	—	20	34	—	43	
Propagation Delay Time (ENT-CARRY)	t _{pLH} t _{pHL}	Fig. 6	2.0	—	39	100	—	125	
			4.5	—	13	20	—	25	
			6.0	—	11	17	—	21	
Propagation Delay Time (CLEAR-Q)	t _{pHL}	Fig. 4	2.0	—	60	150	—	190	
			4.5	—	20	30	—	38	
			6.0	—	17	26	—	33	
Propagation Delay Time (CLEAR-CARRY)	t _{pHL}	Fig. 4	2.0	—	72	200	—	250	
			4.5	—	24	40	—	50	
			6.0	—	20	34	—	43	
Maximum Clock Frequency	f _{MAX}		2.0	6	18	—	5	—	MHz
			4.5	31	53	—	25	—	
			6.0	36	62	—	29	—	
Input Capacitance	C _{IN}			—	5	10	—	10	pF
Power Dissipation Capacitance	C _{PD(1)}	(注 1)		—	34	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ops)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

When the outputs drive a capacitive load, total current consumption is the sum of C_{PD}, and ΔI_{CC} which is obtained from the following formula:

In case of TC74HC160A/162A:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{5} + \frac{C_{QC}}{10} + \frac{C_{QD}}{10} + \frac{C_{CO}}{10} \right)$$

In case of TC74HC161A/163A:


$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \right)$$

C_{QA}~C_{QD} and C_{CO} are the capacitances at QA~QD and CARRY OUT, respectively.
f_{CK} is the input frequency of the CLOCK.

- (2) * for TC74HC160A/161A only
* * for TC74HC162A/163A only


TC74HC160AP/AF • TC74HC161AP/AF/AFN TC74HC162AP/AF • TC74HC163AP/AF/AFN

SWITCHING CHARACTERISTICS TEST WAVEFORM



**TC74HC160AP/AF • TC74HC161AP/AF/AFN
TC74HC162AP/AF • TC74HC163AP/AF/AFN**

TYPICAL APPLICATION



TC74HC164P/AF/AFN

8-BIT SHIFT REGISTER(S-IN, P-OUT)

The TC74HC164A is a high speed CMOS 8-BIT SERIAL-IN PARALLEL-OUT SHIFT REGISTER fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It consists of a serial-in, parallel-out 8-bit shift register with a CLOCK input and an overriding CLEAR input. Two serial data inputs (A, B) are provided so that one may be used as a data enable.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=58\text{MHz}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS164



PIN ASSIGNMENT




TRUTH TABLE

INPUTS				OUTPUTS			
CLR	CK	SERIAL IN		QA	QB	...	QH
		A	B				
L	X	X	X	L	L	...	L
H	\downarrow	X	X	NO CHANGE			
H	\uparrow	L	X	L	QA _n	...	QG _n
H	\uparrow	X	L	L	QA _n	...	QG _n
H	\uparrow	H	H	H	QA _n	...	QG _n


X: Don't Care

QA_n~QG_n: The level of QA~QG, respectively, before the most recent positive edge of the clock.


IEC LOGIC SYMBOL



SYSTEM DIAGRAM



TIMING CHART



TC74HC164AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0	μA	

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT
			V _{CC}	TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CLOCK)	t _{W(L)} t _{W(H)}		2.0	-	75	95		ns
			4.5	-	15	19		
			6.0	-	13	16		
Minimum Pulse Width (CLEAR)	t _{W(L)}		2.0	-	80	100		
			4.5	-	16	20		
			6.0	-	14	17		
Minimum Set-up Time (A, B)	t _s		2.0	-	50	65		
			4.5	-	10	13		
			6.0	-	9	11		
Minimum Hold Time (A, B)	t _h		2.0	-	5	5		
			4.5	-	5	5		
			6.0	-	5	5		
Minimum Removal Time (CLEAR)	t _{rem}		2.0	-	5	5		
			4.5	-	5	5		
			6.0	-	5	5		
Clock Frequency	f		2.0	-	6	5		MHz
			4.5	-	31	25		
			6.0	-	36	29		

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		-	4	8	ns
	t _{THL}					
Propagation Delay Time (CLOCK-Qn)	t _{plH}		-	15	27	
	t _{pHL}					
Propagation Delay Time (CLEAR-Qn)	t _{pHL}		-	16	30	
Maximum Clock Frequency	f _{MAX}		33	58	-	MHz

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	-	25	75	-	95	ns
			4.5	-	7	15	-	19	
			6.0	-	6	13	-	16	
Propagation Delay Time (CLOCK-Qn)	t _{plH} t _{pHL}		2.0	-	57	160	-	200	
			4.5	-	19	32	-	40	
			6.0	-	16	27	-	34	
Propagation Delay Time (CLEAR-Qn)	t _{pHL}		2.0	-	60	175	-	220	
			4.5	-	20	35	-	44	
			6.0	-	17	30	-	37	
Maximum Clock Frequency	f _{MAX}		2.0	6	18	-	5	-	
			4.5	31	53	-	25	-	
			6.0	36	62	-	29	-	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	107	-	-	-		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC165AP/AF/AFN

8-BIT SHIFT REGISTER (P-IN,S-OUT)

The TC74HC165A is a high speed CMOS 8-BIT PARALLEL/ SERIAL-IN, SERIAL-OUT SHIFT REGISTER fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It consists of parallel-in or serial-in, serial-out 8-bit shift register with gated clock inputs. When the SHIFT/LOAD input is held high, the serial data input is enabled and the eight flip-flops perform serial shifting with each clock pulse.


When the SHIFT/LOAD input is held low, the parallel data is loaded asynchronously into the register at positive going transition of the clock pulse.

The CLOCK-INHIBIT input should be shifted high only when the CLOCK input is held high.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{MAX}=56\text{MHz}$ (typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays ... $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS165



PIN ASSIGNMENT



IEC LOGIC SYMBOL






TRUTH TABLE

SHIFT/ LOAD	CLOCK INH	INPUTS			INTERNAL OUTPUTS		OUTPUTS	
		CLOCK	SERIAL IN	PARALLEL A.....H	QA	QB	QH	\overline{QH}
L	X	X	X	a.....h	a	b	h	\overline{h}
H	L		H	X	H	QA _n	QG _n	$\overline{QG_n}$
H	L		L	X	L	QA _n	QG _n	$\overline{QG_n}$
H		L	H	X	H	QA _n	QG _n	$\overline{QG_n}$
H		L	L	X	L	QA _n	QG _n	$\overline{QG_n}$
H	X	H	X	X	No change			
H	H	X	X	X	No change			

X: Don't Care
 a.....h : The level of steady input voltage at inputs A through H respectively.
 QA_n-QG_n: The level of QA-QG, respectively, before the most recent positive transition of the CLOCK.

TIMING CHART





ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$. From $T_a = 65^{\circ}C$ to $85^{\circ}C$ a derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0V$)	ns
		0 ~ 500($V_{CC}=4.5V$)	
		0 ~ 400($V_{CC}=6.0V$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}C$				$T_a = -40 \sim 85^{\circ}C$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	-	-	-	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	4.0	-	40.0		

TC74HC165AP/AF/AFN

TIMING RECOMMENDED OPERATING CONDITIONS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C	UNIT
			V _{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK, CK INH)	$t_{W(H)}$ $t_{W(L)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (S/L)	$t_{W(L)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (PI-S/L)	t_s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (SI-CK, CK INH)	t_s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (S/L-CK, CK INH)	t_s		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (PI-S/L)	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (SI-CK, CK INH)	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (S/L-CK, CK INH)	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (CK INH-CK) (CK-CK INH)	t_{rem}		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Clock Frequency	f		2.0	—	7	6	MHz
			4.5	—	30	24	
			6.0	—	41	28	

AC ELECTRICAL CHARACTERISTICS (C_L = 15pF, V_{CC} = 5V, Ta = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		—	4	8	ns
Propagation Delay Time (CK, CK INH-QH, QH)	t_{pLH} t_{pHL}		—	15	25	
Propagation Delay Time (S/L-QH, QH)	t_{pLH} t_{pHL}		—	15	25	
Propagation Delay Time (H-QH, QH)	t_{pLH} t_{pHL}		—	14	26	
Maximum Clock Frequency	f_{MAX}		35	56	—	MHz

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40 ~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	—	25	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (CK, CK INH-QH, QH)	t _{PLH} t _{PHL}		2.0	—	55	150	—	190	
			4.5	—	18	30	—	38	
			6.0	—	15	26	—	33	
Propagation Delay Time (S/L-QH, QH)	t _{PLH} t _{PHL}		2.0	—	60	165	—	205	
			4.5	—	19	33	—	41	
			6.0	—	16	28	—	35	
Propagation Delay Time (H-QH, QH)	t _{PHL}		2.0	—	52	135	—	170	
			4.5	—	17	27	—	34	
			6.0	—	14	23	—	29	
Maximum Clock Frequency	f _{MAX}		2.0	7	14	—	6	—	MHz
			4.5	30	46	—	24	—	
			6.0	41	65	—	28	—	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	55	—	—	—		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC166AP/AF/AFN

8-BIT SHIFT REGISTER (P-IN,S-OUT)

The TC74HC166A is a high speed CMOS 8 BIT PARALLEL/SERIAL-IN, SERIAL-OUT SHIFT REGISTER fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It consists of parallel-in or serial-in, serial-out 8-bit shift register with a gated clock input and an overriding clear input. The parallel-in or serial-in modes are controlled by the SHIFT/LOAD input. When the SHIFT/LOAD input is held high, the serial data input is enabled and the eight flip-flops perform serial shifting on each clock pulse. When held low, the parallel data inputs are enabled and synchronous loading occurs on the next clock pulse. Clocking is accomplished on the low-to-high transition of the clock pulse. The CLOCK-INHIBIT input should be shifted high only while the CLOCK input is held high. A direct clear input overrides all other inputs, including the clock, and sets all the flip-flops to zero. Functional details are shown in the truth table and the timing charts.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{MAX}=57\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NHI}=V_{NIL}$ 28% V_{CC} (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA(Min.)}$
- Balanced Propagation Delays $t_{PLH}=t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS166



PIN ASSIGNMENT



IEC LOGIC SYMBOL






TRUTH TABLE

INPUTS						INTERNAL OUTPUTS		OUTPUT
$\overline{\text{CLEAR}}$	$\overline{\text{SHIFT/LOAD}}$	CLOCK INH.	CLOCK	SERIAL IN	PARALLEL A.....H	QA	QB	QH
L	X	X	X	X	X	L	L	L
H	X	X	\downarrow	X	X	No change		
H	L	L	\uparrow	X	a.....h	a	b	h
H	H	L	\uparrow	H	X	H	QA _n	QG _n
H	H	L	\uparrow	L	X	L	QA _n	QG _n
H	X	H	X	X	X	No change		

X : Don't care
 a.....h : The level of steady state input voltage at inputs A through H respectively

TIMING CHART





ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	-	-	-	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	-	-	-	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC166AP/AF/AFN

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	t _{W(H)} t _{W(L)}		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (CLEAR)	t _{W(L)}		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (SI,PI)	t _s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (S/L)	t _s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time (SI,PI)	t _h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (S/L)	t _h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (CLEAR)	t _{rem}		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	31	25	
			6.0	—	36	29	

AC ELECTRICAL CHARACTERISTICS (C_L =15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		—	4	8	ns
Propagation Delay Time (CLOCK-QH)	t _{pLH} t _{pHL}		—	16	26	
Propagation Delay Time (CLEAR-QH)	t _{pHL}		—	15	24	
Maximum Clock Frequency	f _{MAX}		33	57	—	MHz

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40 ~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (CLOCK-QH)	t _{PLH} t _{PHL}		2.0	—	70	150	—	190	
			4.5	—	20	30	—	38	
			6.0	—	16	26	—	32	
Propagation Delay Time (CLEAR-QH)	t _{PHL}		2.0	—	60	135	—	170	
			4.5	—	18	27	—	34	
			6.0	—	14	23	—	29	
Maximum Clock Frequency	f _{MAX}		2.0	6	14	—	5	—	MHz
			4.5	31	50	—	25	—	
			6.0	36	63	—	29	—	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	60	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$


TC74HC173P/F

TC74HC173P/F QUAD D-TYPE REGISTER (3-STATE)


The TC74HC173 is a high speed CMOS D-TYPE REGISTER fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. This device is composed of four-bit register including D-type flip-flops and 3-state buffers. The four flip-flops are controlled by a common clock input (CLOCK) and a common reset input (CLEAR). Signals applied to the data inputs (D₁ - D₄) are stored at the respective flip-flops on the positive going transition of the clock input, only when both clock control inputs (G₁ and G₂) are held low. The reset feature is asynchronous and active high. The stored data are provided on each output only when both output control inputs (M and N) are held low, and otherwise the outputs are in a high-impedance state. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=55\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA(Min.)}$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC(opr.)}=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS173



DIP16 (3D16A-P)




MFP16 (F16GC-P)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±70	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

PIN ASSIGNMENT




(TOP VIEW)

TRUTH TABLE

CLEAR	CLOCK	DATA ENABLE		D _n	OUTPUT CONTROL		Q _n
		G ₁	G ₂		M	N	
X	X	X	X	X	H	X	Z
X	X	X	X	X	X	H	Z
H	X	X	X	X	L	L	L
L		X	X	X	L	L	Q ₀
L		H	X	X	L	L	Q ₀
L		X	H	X	L	L	Q ₀
L		L	L	H	L	L	H
L		L	L	L	L	L	L

X : DON'T CARE
Z : HIGH IMPEDANCE

LOGIC DIAGRAM




TC74HC173P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C				T _a =-40~85°C		UNIT			
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.				
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V			
			4.5	3.15	-	-	3.15	-				
			6.0	4.2	-	-	4.2	-				
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V			
			4.5	-	-	1.35	-	1.35				
			6.0	-	-	1.8	-	1.8				
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V		
				4.5	4.4	4.5	-	4.4	-			
				6.0	5.9	6.0	-	5.9	-			
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-6mA	4.5	4.18	4.31	-	4.13	-	V		
				6.0	5.68	5.80	-	5.63	-			
				Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-		0.0	0.1
4.5	-	0.0	0.1					-	0.1			
6.0	-	0.0	0.1					-	0.1			
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33	V		
				6.0	-	0.18	0.26	-	0.33			
				3-State Output Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	6.0	-	-		±0.5	-
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0				-	-	±0.1	-	±1.0	
			Quiescent Supply Current				I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	25°C			-40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	-	25	60	-	75	ns
			4.5	-	7	12	-	15	
			6.0	-	6	10	-	13	
Propagation Delay Time (CLOCK - Q)	t _{PLH} t _{PHL}		2.0	-	84	165	-	205	
			4.5	-	21	33	-	41	
			6.0	-	18	28	-	35	
Propagation Delay Time (CLEAR - Q)	t _{PLH} t _{PHL}		2.0	-	84	165	-	205	
			4.5	-	21	33	-	41	
			6.0	-	18	28	-	35	
Maximum Clock Frequency	f _{MAX}		2.0	6	12	-	5	-	
			4.5	30	50	-	24	-	
			6.0	35	59	-	28	-	
Minimum Clock Pulse Width	t _{w(H)} t _{w(L)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Clear Pulse Width	t _{w(H)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Clear Removal Time	t _{rem}		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Minimum Set-up Time (G ₁ , G ₂)	t _s		2.0	-	40	100	-	125	
			4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Minimum Set-up Time (D)	t _s		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Hold Time (G ₁ , G ₂ , D)	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
3-State Output Enable Time	t _{PZL} t _{PZH}	R _L =1kΩ	2.0	-	60	120	-	150	pF
			4.5	-	15	24	-	30	
			6.0	-	13	20	-	26	
3-State Output Disable Time	t _{PLZ} t _{PHZ}	R _L =1kΩ	2.0	-	84	150	-	190	
			4.5	-	21	30	-	38	
			6.0	-	18	26	-	33	
Input Capacitance	C _{IN}		-	5	10	-	10		
Output Capacitance	C _{OUT}		-	10	-	-	-		
Power Dissipation Capacitance	C _{PD} (1)		-	30	-	-	-		

Note(1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).

Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \quad (\text{per 1 Circuit})$$

And the total C_{PD} when n pcs of Flip Flop operate can be gained by the following equation.


$$C_{PD(total)} = 14 + 16 \cdot n$$

TC74HC173P/F

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC}(\text{opr.})$ TEST CIRCUIT



TC74HC174AP/AF/AFN

HEX D-TYPE FLIP FLOP WITH CLEAR

The TC74HC174A is a high speed CMOS D-TYPE FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


Information signals applied to the D inputs are transferred to the Q outputs on the positive going edge of the clock pulse.

When the $\overline{\text{CLEAR}}$ input is held low, the Q outputs are in the low logic level independent of the other inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{\text{MAX}}=71\text{MHz}(\text{typ.})$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}}=28\% V_{\text{CC}}(\text{Min.})$
- Symmetrical Output Impedance ... $|I_{\text{OH}}|=I_{\text{OL}}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{\text{PLH}} \approx t_{\text{PHL}}$
- Wide Operating Voltage Range ... $V_{\text{CC}}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS174



PIN ASSIGNMENT




TRUTH TABLE

INPUTS			OUTPUT	FUNCTION
$\overline{\text{CLEAR}}$	D	CLOCK	Q	
L	X	X	L	CLEAR
H	L	\uparrow	L	-
H	H	\uparrow	H	-
H	X	\downarrow	Q _n	NO CHANGE

X : Don't care

IEC LOGIC SYMBOL



TC74HC174AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				2.0	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	±0.1	-	±1.0	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0	μA	

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C	UNIT
			V _{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	t _{W(L)}		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (CLEAR)	t _{W(L)}		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time	t _s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time	t _h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (CLEAR)	t _{rem}		2.0	—	25	30	
			4.5	—	5	6	
			6.0	—	4	5	
Clock Frequency	f		2.0	—	6	4	MHz
			4.5	—	33	26	
			6.0	—	38	30	

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		—	4	8	ns
	t _{THL}					
Propagation Delay Time (CLOCK-Q)	t _{pLH}		—	14	26	
	t _{pHL}					
Propagation Delay Time (CLEAR-Q)	t _{pHL}		—	15	26	
Maximum Clock Frequency	f _{MAX}		39	71	—	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH}		2.0	—	27	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (CLOCK-Q)	t _{pLH}		2.0	—	68	150	—	190	
			4.5	—	17	30	—	38	
			6.0	—	14	26	—	32	
Propagation Delay Time (CLEAR-Q)	t _{pHL}		2.0	—	72	150	—	190	
			4.5	—	18	30	—	38	
			6.0	—	15	26	—	32	
Maximum Clock Frequency	f _{MAX}		2.0	6	15	—	4	—	MHz
			4.5	33	59	—	26	—	
			6.0	38	71	—	30	—	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	40	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:


$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 6 \text{ (per Flip Flop)}$$

And the total C_{PD} when n pcs. of Flip Flop operate can be gained by the following equation:

$$C_{PD}(\text{total}) = 28 + 12 \cdot n$$

TC74HC174AP/AF/AFN

SYSTEM DIAGRAM



TC74HC175AP/AF/AFN

QUAD D-TYPE FLIP FLOP WITH CLEAR

The TC74HC175A is a high speed CMOS D-TYPE FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


Information signals applied to D inputs are transferred to the Q and \bar{Q} outputs on the positive going edge of the clock pulse.

When the $\overline{\text{CLEAR}}$ input is held low, the Q outputs are at the low logic level and the \bar{Q} outputs are at the high logic level independent of the other inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{\text{MAX}}=63\text{MHz}(\text{typ.})$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}}=28\%V_{\text{CC}}(\text{Min.})$
- Symmetrical Output Impedance $|I_{\text{OH}}|=I_{\text{OL}}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{\text{pLH}}=t_{\text{pHL}}$
- Wide Operating Voltage Range $V_{\text{CC}}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS175



PIN ASSIGNMENT




(TOP VIEW)

TRUTH TABLE

INPUTS			OUTPUTS		FUNCTION
$\overline{\text{CLEAR}}$	D	CLOCK	Q	\bar{Q}	
L	X	X	L	H	Clear
H	L		L	H	—
H	H		H	L	—
H	X		Q_n	\bar{Q}_n	No change


X : Don't care

IEC LOGIC SYMBOL



TC74HC175AP/AF/AFN

SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
			Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1
4.5	-	0.0					0.1	-	0.1	
$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	6.0	-				0.0	0.1	-	0.1	
	4.5	-				0.17	0.26	-	0.33	
			6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC175AP/AF/AFN

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT
			V _{CC}	TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CLOCK)	$t_{w(L)}$ $t_{w(H)}$		2.0	—	75	95		ns
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Pulse Width (CLEAR)	$t_{w(L)}$		2.0	—	75	95		
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Set-up Time	t_s		2.0	—	75	95		
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Hold Time	t_h		2.0	—	0	0		
			4.5	—	0	0		
			6.0	—	0	0		
Minimum Removal Time	t_{rem}		2.0	—	75	95		
			4.5	—	15	19		
			6.0	—	13	16		
Clock Frequency	f		2.0	—	6	5		MHz
			4.5	—	31	25		
			6.0	—	36	29		

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Output Transition Time	t_{TLH}		—	4	8	ns	
	t_{THL}						
Propagation Delay Time (CLOCK-Q, Q)	t_{pLH}		—	16	24		
	t_{pHL}						
Propagation Delay Time (CLEAR-Q, Q)	t_{pLH}		—	13	21		
	t_{pHL}						
Maximum Clock Frequency	f_{MAX}		36	63	—		MHz

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (CLOCK-Q, Q)	t_{pLH} t_{pHL}		2.0	—	70	140	—	175	
			4.5	—	19	28	—	35	
			6.0	—	16	24	—	30	
Propagation Delay Time (CLEAR-Q, Q)	t_{pLH} t_{pHL}		2.0	—	50	125	—	160	
			4.5	—	16	25	—	32	
			6.0	—	12	22	—	27	
Maximum Clock Frequency	f_{MAX}		2.0	6	14	—	5	—	MHz
			4.5	31	53	—	25	—	
			6.0	36	63	—	29	—	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	53	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per Flip Flop})$$

And the total C_{PD} when n pcs. of Flip Flop operate can be gained by the following equation:

$$C_{PD(\text{total})} = 32 + 21 \cdot n$$

TC74HC181P

TC74HC181P ARITHMETIC LOGIC UNIT/FUNCTION GENERATOR

The TC74HC181 is a high speed CMOS ARITHMETIC LOGIC UNIT(ALU)/FUNCTION GENERATORS fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This circuit perform 16 binary arithmetic operations on two 4-bit word as shown in Tables 1 and 2. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer.


When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look ahead scheme is made available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (pins 15 and 17) for the four bits in the package.

When used in conjunction with the TC74HC182, full carry look-ahead circuits, high-speed arithmetic operations can be performed.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=30ns(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA(Min.)$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with 74LS181



DIP24 (3D24A-P)

PIN ASSIGNMENT



(TOP VIEW)

*: Open drain Output Structure

PIN DESIGNATIONS

Designations	Pin No.	Function
$\overline{A0}, \overline{A1}, \overline{A2}, \overline{A3}$	2, 23, 21, 19	Word A Inputs
$\overline{B0}, \overline{B1}, \overline{B2}, \overline{B3}$	1, 22, 20, 18	Word B Inputs
S0, S1, S2, S3	6, 5, 4, 3	Function Select Inputs
Cn	7	Inv. Carry Input
M	8	Mode Control Input
$\overline{F0}, \overline{F1}, \overline{F2}, \overline{F3}$	9, 10, 11, 13	Function Outputs
A=B	14	Comparator Outputs
\overline{P}	15	Carry Propagate Output
Cn+4	16	Inv. Carry Output
\overline{G}	17	Carry Generate Output
VCC	24	Supply Voltage
GND	12	Ground

FUNCTIONAL DESCRIPTION

The HC181 will accommodate active-high or active-low data, if the pin designations are interpreted as show below.

Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-low data (Table 1)	$\overline{A0}$	$\overline{B0}$	$\overline{A1}$	$\overline{B1}$	$\overline{A2}$	$\overline{B2}$	$\overline{A3}$	$\overline{B3}$	$\overline{F0}$	$\overline{F1}$	$\overline{F2}$	$\overline{F3}$	\overline{Cn}	$\overline{Cn+4}$	\overline{P}	\overline{G}
Active-high data (Table 2)	A0	B0	A1	B1	A2	B2	A3	B3	F0	F1	F2	F3	Cn	Cn+4	X	Y


Subtraction is accomplished by 1's complement addition where the 1's complement of the subtrahend is generated internally. The resultant output is A-B-1, which requires an end-around or forced carry to produce A-B.

The HC181 also be utilized as a comparator. The A=B output is internally decoder from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A=B). The ALU should be in the subtract mode with Cn=H when performing this comparison. The A=B output is open-drain so that it can be wire-AND connected to give a comparison for more than four bits. The carry output (Cn+4) can also be used to supply relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select input S3, S2, S1, S0 at L, H, H, L, respectively.

Input Cn	Output Cn+4	Active-low data (Figure 1)	Active-high data (Figure 2)
H	H	A ≥ B	A ≤ B
H	L	A < B	A > B
L	H	A > B	A < B
L	L	A ≤ B	A ≥ B

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function select inputs (S0, S1, S2, S3) with the mode control input (M) at a high level to disable the internal carry.

The logic functions and arithmetic operations obtained with signal designations of Figure 1 are given in Table 1; those obtained with signal designations of Figure 2 are given in Table 2.




(Figure 1)

Table 1

Selection S3 S2 S1 S0	Active Low Data		
	M=H Logic Functions	M=L: Arithmetic Operations	
		C _n =L (no carry)	C _n =H (with carry)
L L L L	$F = \bar{A}$	F = A Minus 1	F = A
L L L H	$F = \bar{A}\bar{B}$	F = AB Minus 1	F = AB
L L H L	$F = \bar{A} + B$	F = $\bar{A}\bar{B}$ Minus 1	F = ($\bar{A}\bar{B}$)
L L H H	$F = 1$	F = Minus 1 (2's Compl)	F = Zero
L H L L	$F = \overline{A+B}$	F = A Plus ($A+\bar{B}$)	F = A Plus($A+\bar{B}$) Plus 1
L H L H	$F = \bar{B}$	F = AB Puls ($A+B$)	F = AB Plus($A+\bar{B}$) Plus 1
L H H L	$F = \overline{A\oplus B}$	F = A Minus B Minus 1	F = A Minus B
L H H H	$F = A + \bar{B}$	F = $A + \bar{B}$	F = ($A + \bar{B}$) Plus 1
H L L L	$F = \bar{A}B$	F = A Plus ($A+B$)	F = A Plus($A+B$) Plus 1
H L L H	$F = A\oplus B$	F = A Plus B	F = A Plus B Plus 1
H L H L	$F = B$	F = $\bar{A}\bar{B}$ Plus ($A+B$)	F = $\bar{A}\bar{B}$ Plus($A+B$) Plus 1
H L H H	$F = A + B$	F = A + B	F = ($A + B$) Plus 1
H H L L	$F = 0$	F = A Plus A*	F = A Plus A Plus 1
H H L H	$F = A\bar{B}$	F = AB Plus A	F = AB Plus A Plus 1
H H H L	$F = AB$	F = $\bar{A}\bar{B}$ Plus A	F = $\bar{A}\bar{B}$ Plus A Plus 1
H H H H	$F = A$	F = A	F = A Plus 1

* Each bit is shifted to the next more significant position.



(Figure 2)


Table 2

Selection					Active High Data		
					M=H Logic Functions	M=L: Arithmetic Operations	
						C _n =H (no carry)	C _n =L (with carry)
S3	S2	S1	S0				
L	L	L	L	$F = \bar{A}$	$F = A$	$F = A \text{ Plus } 1$	
L	L	L	H	$F = \overline{A+B}$	$F = A+B$	$F = (A+B) \text{ Plus } 1$	
L	L	H	L	$F = \bar{A}B$	$F = A + \bar{B}$	$F = (A + \bar{B}) \text{ Plus } 1$	
L	L	H	H	$F = 0$	$F = \text{Minus } 1(2\text{'s Compl})$	$F = \text{Zero}$	
L	H	L	L	$F = \overline{AB}$	$F = A \text{ Plus } A\bar{B}$	$F = A \text{ Plus } \overline{AB} \text{ Plus } 1$	
L	H	L	H	$F = \bar{B}$	$F = (A+B) \text{ Plus } A\bar{B}$	$F = (A+B) \text{ Plus } A\bar{B} \text{ Plus } 1$	
L	H	H	L	$F = A \oplus B$	$F = A \text{ Minus } B \text{ Minus } 1$	$F = A \text{ Minus } B$	
L	H	H	H	$F = A\bar{B}$	$F = A\bar{B} \text{ Minus } 1$	$F = A\bar{B}$	
H	L	L	L	$F = \bar{A} + B$	$F = A \text{ Plus } AB$	$F = A \text{ Plus } AB \text{ Plus } 1$	
H	L	L	H	$F = \overline{A \oplus B}$	$F = A \text{ Plus } B$	$F = A \text{ Plus } B \text{ Plus } 1$	
H	L	H	L	$F = B$	$F = (A + \bar{B}) \text{ Plus } AB$	$F = (A + \bar{B}) \text{ Plus } AB \text{ Plus } 1$	
H	L	H	H	$F = AB$	$F = AB \text{ Minus } 1$	$F = AB$	
H	H	L	L	$F = 1$	$F = A \text{ Plus } A^*$	$F = A \text{ Plus } A \text{ Plus } 1$	
H	H	L	H	$F = A + \bar{B}$	$F = (A+B) \text{ Plus } A$	$F = (A+B) \text{ Plus } A \text{ Plus } 1$	
H	H	H	L	$F = A+B$	$F = (A + \bar{B}) \text{ Plus } A$	$F = (A + \bar{B}) \text{ Plus } A \text{ Plus } 1$	
H	H	H	H	$F = A$	$F = A \text{ Minus } 1$	$F = A$	


* Each bit is shifted to the next more significant position.

TC74HC181P

LOGIC DIAGRAM



INPUT and OUTPUT EQUIVALENT CIRCUIT



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	$2 \sim 6$	V
Input Voltage	V_{IN}	$0 \sim V_{CC}$	V
Output Voltage	V_{OUT}	$0 \sim V_{CC}$	V
Operating Temperature	T_{opr}	$-40 \sim 85$	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	$0 \sim 1000 (V_{CC}=2.0V)$ $0 \sim 500 (V_{CC}=4.5V)$ $0 \sim 400 (V_{CC}=6.0V)$	ns

TC74HC181P

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		Any output except A=B	I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH}	I _{OL} =20μA	2.0	-	0.00	0.1	-	0.1	V
				4.5	-	0.00	0.1	-	0.1	
			I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Output Off-State Current	I _{OZ}	V _{IN} =V _{IL} or V _{IH} V _{OUT} =V _{CC}		6.0	-	-	±0.5	-	±5.0	μA
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	μA
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	-	4.0	-	40.0	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	VCC	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (1)	t _{pLH} t _{pHL}		2.0	-	68	135	-	170	
			4.5	-	17	27	-	34	
			6.0	-	14	23	-	29	
Propagation Delay Time (2)	t _{pLH} t _{pHL}		2.0	-	124	240	-	300	
			4.5	-	31	48	-	60	
			6.0	-	26	41	-	51	
Propagation Delay Time (3)	t _{pLH} t _{pHL}		2.0	-	120	235	-	295	
			4.5	-	30	47	-	59	
			6.0	-	26	40	-	50	
Propagation Delay Time (4)	t _{pLH} t _{pHL}		2.0	-	112	215	-	270	
			4.5	-	28	43	-	54	
			6.0	-	24	37	-	46	
Propagation Delay Time (5)	t _{pLH} t _{pHL}		2.0	-	116	225	-	280	
			4.5	-	29	45	-	56	
			6.0	-	25	38	-	48	
Propagation Delay Time (6)	t _{pLH} t _{pHL}		2.0	-	116	220	-	275	
			4.5	-	29	44	-	55	
			6.0	-	25	37	-	47	
Propagation Delay Time (7)	t _{pLH} t _{pHL}		2.0	-	108	210	-	265	
			4.5	-	27	42	-	53	
			6.0	-	23	36	-	45	
Propagation Delay Time (8)	t _{pLH} t _{pHL}		2.0	-	108	210	-	265	
			4.5	-	27	42	-	53	
			6.0	-	23	36	-	45	
Propagation Delay Time (9)	t _{pLH} t _{pHL}		2.0	-	136	265	-	330	
			4.5	-	34	53	-	66	
			6.0	-	29	45	-	56	
Propagation Delay Time (10)	t _{pLH} t _{pHL}		2.0	-	136	265	-	330	
			4.5	-	34	53	-	66	
			6.0	-	29	45	-	56	
Propagation Delay Time (11)	t _{pLH} t _{pHL}		2.0	-	112	215	-	270	
			4.5	-	28	43	-	54	
			6.0	-	24	37	-	46	
3-State Output Enable Time (12)	t _{pZL}	R _L =1kΩ	2.0	-	124	240	-	300	
			4.5	-	31	48	-	60	
			6.0	-	26	41	-	51	
3-State Output Disable Time (12)	t _{pLZ}	R _L =1kΩ	2.0	-	140	260	-	325	
			4.5	-	35	52	-	65	
			6.0	-	30	44	-	55	

TC74HC181P

AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	216	-	-	-	

Note(1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$


PROPAGATION DELAY TIME TEST CONDITIONS

TEST NO.	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS
(1)	C _n	C _{n+4}	
(2)	Any \bar{A} or \bar{B}	C _{n+4}	M=GND, S0=S3=V _{CC} , S1=S2=GND ($\overline{\text{SUM}}$ mode)
(3)	Any \bar{A} or \bar{B}	C _{n+4}	M=GND, S0=S3=GND, S1=S2=V _{CC} ($\overline{\text{DIFF}}$ mode)
(4)	\bar{C}_n	Any \bar{F}	M=GND ($\overline{\text{SUM}}$ or $\overline{\text{DIFF}}$ mode)
(5)	Any \bar{A} or \bar{B}	\bar{G}	M=GND, S0=S3=V _{CC} , S1=S2=GND ($\overline{\text{SUM}}$ mode)
(6)	Any \bar{A} or \bar{B}	\bar{G}	M=GND, S0=S3=GND, S1=S2=V _{CC} ($\overline{\text{DIFF}}$ mode)
(7)	Any \bar{A} or \bar{B}	\bar{F}	M=GND, S0=S3=V _{CC} , S1=S2=GND ($\overline{\text{SUM}}$ mode)
(8)	Any \bar{A} or \bar{B}	\bar{F}	M=GND, S0=S3=GND, S1=S2=V _{CC} ($\overline{\text{DIFF}}$ mode)
(9)	\bar{A}_i or \bar{B}_i	\bar{F}_i	M=GND, S0=S3=V _{CC} , S1=S2=GND ($\overline{\text{SUM}}$ mode)
(10)	\bar{A}_i or \bar{B}_i	\bar{F}_i	M=GND, S0=S3=GND, S1=S2=V _{CC} ($\overline{\text{DIFF}}$ mode)
(11)	\bar{A}_i or \bar{B}_i	\bar{F}_i	M=V _{CC} (Logic mode)
(12)	Any \bar{A} or \bar{B}	A=B	M=GND, S0=S3=GND, S1=S2=V _{CC} ($\overline{\text{DIFF}}$ mode)

$I_{CC(opr.)}$ TEST CIRCUIT



SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HC182P/F

TC74HC182P/F LOOK AHEAD CARRY LOGIC

The TC74HC182 is a high speed CMOS FUNCTION LOOK AHEAD CARRY GENERATOR fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These circuit are capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the pin designation table.


When used in conjunction with the HC181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each HC182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the ALU's are in their true form, and the carry propagate(P) and carry generate(G) are in negated form; therefore, the carry functions (inputs, output, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretation of carry functions as explained on the HC181 data sheet are also applicable to and compatible with the look-ahead generator.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=14ns(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA(Min.)$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with 74LS182



PIN ASSIGNMENT



TRUTH TABLE

FOR \bar{G} OUTPUT

INPUTS							OUTPUT
\bar{G}_3	\bar{G}_2	\bar{G}_1	\bar{G}_0	\bar{P}_3	\bar{P}_2	\bar{P}_1	\bar{G}
L	X	X	X	X	X	X	L
X	L	X	X	L	X	X	L
X	X	L	X	L	L	X	L
X	X	X	L	L	L	L	L
All other combinations							H

FOR \bar{P} OUTPUT

INPUTS				OUTPUT
\bar{P}_3	\bar{P}_2	\bar{P}_1	\bar{P}_0	\bar{P}
L	L	L	L	L
All other combinations				H

FOR C_{n+z} OUTPUT

INPUTS							OUTPUT
\bar{G}_2	\bar{G}_1	\bar{G}_0	\bar{P}_2	\bar{P}_1	\bar{P}_0	C_n	C_{n+z}
L	X	X	X	X	X	X	H
X	L	X	L	X	X	X	H
X	X	L	L	L	X	X	H
X	X	X	L	L	L	H	H
All other combinations							L

FOR C_{n+x} OUTPUT

INPUTS			OUTPUT
\bar{G}_0	\bar{P}_0	C_n	C_{n+x}
L	X	X	H
X	L	H	H
All other combinations			L

FOR C_{n+y} OUTPUT

INPUTS					OUTPUT
\bar{G}_1	\bar{G}_0	\bar{P}_1	\bar{P}_0	C_n	C_{n+y}
L	X	X	X	X	H
X	L	L	X	X	H
X	X	L	L	H	H
All other combinations					L

$$C_{n+x} = G_0 + P_0 C_n$$

$$C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n$$

$$C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n$$

$$\bar{G} = \bar{G}_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0$$

$$\bar{P} = \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{P}_0$$

or

$$\bar{C}_{n+x} = \bar{Y}_0 (X_0 + C_n)$$

$$\bar{C}_{n+y} = \bar{Y}_1 [X_1 + Y_0 (X_0 + C_n)]$$

$$C_{n+z} = Y_2 \{ X_2 + Y_1 [X_1 + Y_0 (X_0 + C_n)] \}$$

$$Y = Y_3 (X_3 + Y_2) (X_3 + X_2 + Y_1) (X_3 + X_2 + X_1 + Y_0)$$

$$X = X_3 + X_2 + X_1 + X_0$$


X: Don't care

Pin Designation

Active "L"	Active "H"	Pin No.	Function
$\bar{G}_0, \bar{G}_1, \bar{G}_2, \bar{G}_3$	G_0, G_1, G_2, G_3	3, 1, 14, 5	Carry Generate Inputs
$\bar{P}_0, \bar{P}_1, \bar{P}_2, \bar{P}_3$	P_0, P_1, P_2, P_3	4, 2, 15, 6	Carry Propagate Inputs
C_n	\bar{C}_n	13	Carry Input
C_{n+z}, C_{n+y}	$\bar{C}_{n+x}, \bar{C}_{n+y}$	12, 11, 9	Carry Outputs
\bar{G}	Y	10	Carry Generate Output
\bar{P}	X	7	Carry Propagate Output
VCC		16	Supply Voltage
GND		8	Ground

TC74HC182P/F

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ and from $T_a = 65^{\circ}\text{C}$ up to 85°C derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$) 0 ~ 500 ($V_{CC}=4.5\text{V}$) 0 ~ 400 ($V_{CC}=6.0\text{V}$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$	$I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		or V_{IL}	$I_{OH} = -4\text{mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
		$I_{OH} = -5.2\text{mA}$	6.0	5.68	5.80	-	5.63	-		

TC74HC182P/F

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		or V _{IL}	I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		


AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH}		2.0	-	30	75	-	95	ns
	t _{THL}		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time ($\overline{G0}, \overline{G1}, \overline{G2} - Cn+x, Cn+y$ $\overline{P0}, \overline{P1}, \overline{P2} - Cn+z$)	t _{pLH}		2.0	-	72	145	-	180	
	t _{pHL}		4.5	-	18	29	-	36	
			6.0	-	15	25	-	31	
Propagation Delay Time ($\overline{G0}, \overline{G1}, \overline{G2}, \overline{G3} - \overline{G}$ $\overline{P1}, \overline{P2}, \overline{P3}$)	t _{pLH}		2.0	-	84	165	-	205	
	t _{pHL}		4.5	-	21	33	-	41	
			6.0	-	18	28	-	35	
Propagation Delay Time ($\overline{P0}, \overline{P1}, \overline{P2}, \overline{P3} - \overline{P}$)	t _{pLH}		2.0	-	80	155	-	195	
	t _{pHL}		4.5	-	20	31	-	39	
			6.0	-	17	26	-	33	
Propagation Delay Time (C _n - C _{n+x} , C _{n+y} , C _{n+z})	t _{pLH}		2.0	-	76	150	-	190	
	t _{pHL}		4.5	-	19	30	-	38	
			6.0	-	16	26	-	33	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	88	-	-	-	


Note(1): CPD is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{CC(opr.)} TEST CIRCUIT





64-BIT ALU, FULL-CARRY LOOK-AHEAD IN THREE LEVELS


TC74HC190P/F TC74HC191P/F

TC74HC190P/F BCD UP/DOWN COUNTER
TC74HC191P/F 4-BIT BINARY UP/DOWN COUNTER

The TC74HC190 and TC74HC191 are high speed CMOS 4-BIT UP/DOWN COUNTERS fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The TC74HC190 is BCD up/down counter and the TC74HC191 is 4-bit binary up/down counter. These devices have asynchronous inputs $\overline{\text{LOAD}}$ ($\overline{\text{LOAD}}$). $\overline{\text{LOAD}}$ is active low and Load the load data. The direction of the count is determined by the level of the $\overline{\text{DOWN/UP}}$ input. When low, the counter counts up and when high, it counts down. These counter change on the positive transition of the clock input. Enable input ($\overline{\text{ENABLE}}$) and two CARRY output ($\overline{\text{RIPPLE CLOCK OUT}}$, MAX/MIN) are provided to enable easy cascading of counters, which facilitates easy implementation of N-bit counters without using external gate. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{\text{MAX}}=45\text{MHz}$ (Typ.) at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}}=28\% V_{\text{CC}}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{\text{OH}}|=|I_{\text{OL}}|=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{\text{pLH}}\approx t_{\text{pHL}}$
- High Operating Voltage Range $V_{\text{CC}}(\text{opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS190/191



TRUTH TABLE


INPUTS				OUTPUTS				FUNCTION
$\overline{\text{LOAD}}$	$\overline{\text{ENABLE}}$	D/ $\overline{\text{U}}$	CLOCK	QA	QB	QC	QD	
L	X	X	X	a	b	c	d	Preset Data
H	L	L	\uparrow	Up Count				Up count
H	L	H	\downarrow	Down Count				Down Count
H	H	X	\uparrow	No Change				No Count
H	X	X	\downarrow	No Change				No Count

Note X: Don't care

a~d: The level of steady state inputs at inputs A through D respectively.

TC74HC190P/F TC74HC191P/F

PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500 (DIP)* / 180 (MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.


RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	$2 \sim 6$	V
Input Voltage	V_{IN}	$0 \sim V_{CC}$	V
Output Voltage	V_{OUT}	$0 \sim V_{CC}$	V
Operating Temperature	T_{opr}	$-40 \sim 85$	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	$0 \sim 1000 (V_{CC}=2.0V)$ $0 \sim 500 (V_{CC}=4.5V)$ $0 \sim 400 (V_{CC}=6.0V)$	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT




LOGIC DIAGRAM - 1



TC74HC190P/F
TC74HC191P/F


LOGIC DIAGRAM - 2

TC74HC191




TIMING CHART

TC74HC190



TC74HC191



TC74HC190P/F TC74HC191P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			I _{OH} =-4mA I _{OH} =-5.2mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			I _{OL} =4mA I _{OL} =5.2mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	VCC	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK - Q)	t _{pLH} t _{pHL}		2.0	-	92	180	-	225	
			4.5	-	23	36	-	45	
			6.0	-	20	31	-	38	
Propagation Delay Time (CLOCK - \overline{RCO})	t _{pLH} t _{pHL}		2.0	-	64	130	-	165	
			4.5	-	16	26	-	33	
			6.0	-	14	22	-	28	
Propagation Delay Time (CLOCK - MAX/MIN)	t _{pLH} t _{pHL}		2.0	-	124	240	-	300	
			4.5	-	31	48	-	60	
			6.0	-	26	41	-	51	

AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time ($\overline{\text{LOAD}} - \overline{\text{Q}}$)	t_{pLH} t_{pHL}		2.0	-	104	205	-	255	ns
			4.5	-	26	41	-	51	
			6.0	-	22	35	-	43	
Propagation Delay Time (DATA - Q)	t_{pLH} t_{pHL}		2.0	-	88	175	-	220	
			4.5	-	22	35	-	44	
			6.0	-	19	30	-	37	
Propagation Delay Time ($\overline{\text{ENABLE}} - \overline{\text{RCO}}$)	t_{pLH} t_{pHL}		2.0	-	64	130	-	165	
			4.5	-	16	26	-	33	
			6.0	-	14	22	-	28	
Propagation Delay Time ($\text{D}/\overline{\text{U}} - \overline{\text{RCO}}$)	t_{pLH} t_{pHL}		2.0	-	92	180	-	225	
			4.5	-	23	36	-	45	
			6.0	-	20	31	-	38	
Propagation Delay Time ($\text{D}/\overline{\text{U}} - \text{MAX}/\text{MIN}$)	t_{pLH} t_{pHL}		2.0	-	80	160	-	200	
			4.5	-	20	32	-	40	
			6.0	-	17	27	-	34	
Maximum Clock Frequency	f_{MAX}		2.0	5	11	-	4	-	MHz
			4.5	25	42	-	20	-	
			6.0	29	49	-	24	-	
Minimum Pulse Width (CLOCK)	$t_{\text{w(H)}}$ $t_{\text{w(L)}}$		2.0	-	45	100	-	125	ns
			4.5	-	11	20	-	25	
			6.0	-	9	17	-	21	
Minimum Pulse Width ($\overline{\text{LOAD}}$)	$t_{\text{w(L)}}$		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Removal Time	t_{rem}		2.0	-	5	50	-	65	
			4.5	-	1	10	-	13	
			6.0	-	1	9	-	11	
Minimum Set-up Time ($\overline{\text{ENABLE}}, \text{D}/\overline{\text{U}}$)	t_{s}		2.0	-	72	150	-	190	
			4.5	-	18	30	-	38	
			6.0	-	15	26	-	33	
Minimum Set-up Time (DATA - $\overline{\text{LOAD}}$)	t_{h}		2.0	-	10	50	-	65	
			4.5	-	3	10	-	13	
			6.0	-	3	9	-	11	
Minimum Hold Time ($\overline{\text{ENABLE}}, \text{D}/\overline{\text{U}}$)	t_{h}		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	

TC74HC190P/F

TC74HC191P/F


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Hold Time (DATA - $\overline{\text{LOAD}}$)	t _h		2.0	-	-	5	-	5	ns
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Input Capacitance	C _{IN}				5	10		10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	124	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(\text{Opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HC190P/F TC74HC191P/F

$I_{CC}(\text{Opr.})$ TEST WAVEFORM



TC74HC192P/F TC74HC193P/F

TC74HC192P/F SYNCHRONOUS UP/DOWN DECADE COUNTER
TC74HC193P/F SYNCHRONOUS UP/DOWN BINARY COUNTER

The TC74HC192 and TC74HC193 are high speed CMOS SYNCHRONOUS 4-BIT UP/DOWN COUNTERS fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These counters have a clear input (CLEAR), a load input (LOAD), load data inputs (A - D), two clock inputs (COUNT UP/COUNT DOWN), four count data outputs (Q_A - Q_D) and carry and borrow outputs. CLEAR is active high and forces Q_A thru Q_D outputs low independently of the other inputs. LOAD is active low and load the load data when CLEAR input is held low. COUNT UP input pulse and COUNT DOWN input pulse independently bring a up-counting or down at the positive going transition of each clock pulse. CARRY and BORROW outputs are provided in order to make a cascade connection without external circuitry. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=32\text{MHz}$ (Typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS192/193


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.




PIN ASSIGNMENT




TC74HC192P/F
TC74HC193P/F

CIRCUIT DIAGRAM




CIRCUIT DIAGRAM




TC74HC193

TC74HC192P/F TC74HC193P/F

TIMING DIAGRAM (TC74HC192)



TIMING DIAGRAM (TC74HC193)



TRUTH TABLE


COUNT UP	COUNT DOWN	$\overline{\text{LOAD}}$	CLEAR	FUNCTION
	H	H	L	COUNT UP
	H	H	L	NO COUNT
H		H	L	COUNT DOWN
H		H	L	NO COUNT
X	X	L	L	PRESET
X	X	X	H	RESET

X : DON'T CARE

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT
EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40\sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH}=-4\text{mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	5.68	5.80	-	5.63	-	

TC74HC192P/F
TC74HC193P/F

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _O L=20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		I _O L=4mA	4.5	-	0.17	0.26	-	0.33		
		I _O L=5.2mA	6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (UP, DOWN - Q)	t _{PLH} t _{PHL}		2.0	-	96	190	-	240	
			4.5	-	24	38	-	48	
			6.0	-	20	32	-	41	
Propagation Delay Time (UP - $\overline{\text{CARRY}}$)	t _{PLH} t _{PHL}		2.0	-	76	140	-	175	
			4.5	-	18	28	-	35	
			6.0	-	15	24	-	30	
Propagation Delay Time (DOWN - $\overline{\text{BORROW}}$)	t _{PLH} t _{PHL}		2.0	-	76	140	-	175	
			4.5	-	18	28	-	35	
			6.0	-	15	24	-	30	
Propagation Delay Time ($\overline{\text{LOAD}}$ - Q)	t _{PLH} t _{PHL}		2.0	-	128	250	-	315	
			4.5	-	32	50	-	63	
			6.0	-	27	43	-	54	
Propagation Delay Time ($\overline{\text{LOAD}}$ - $\overline{\text{CARRY}}$)	t _{PLH} t _{PHL}		2.0	-	160	310	-	390	
			4.5	-	40	62	-	78	
			6.0	-	34	53	-	66	
Propagation Delay Time ($\overline{\text{LOAD}}$ - $\overline{\text{BORROW}}$)	t _{PLH} t _{PHL}		2.0	-	144	280	-	350	
			4.5	-	36	56	-	70	
			6.0	-	31	48	-	60	

AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time (JAM IN - Q)	t _{PLH} t _{PHL}		2.0	-	116	230	-	290	ns
			4.5	-	29	46	-	58	
			6.0	-	25	39	-	49	
Propagation Delay Time (JAM IN - $\overline{\text{CARRY}}$)	t _{PLH} t _{PHL}		2.0	-	172	330	-	415	
			4.5	-	43	66	-	83	
			6.0	-	37	56	-	71	
Propagation Delay Time (JAM IN - $\overline{\text{BORROW}}$)	t _{PLH} t _{PHL}		2.0	-	144	265	-	345	
			4.5	-	36	55	-	69	
			6.0	-	31	47	-	59	
Propagation Delay Time (CLEAR - Q)	t _{PHL}		2.0	-	128	245	-	305	
			4.5	-	32	49	-	61	
			6.0	-	27	42	-	52	
Propagation Delay Time (CLEAR - $\overline{\text{CARRY}}$)	t _{PLH}		2.0	-	148	285	-	355	
			4.5	-	37	57	-	71	
			6.0	-	31	48	-	60	
Propagation Delay Time (CLEAR - $\overline{\text{BORROW}}$)	t _{PHL}		2.0	-	148	285	-	355	
			4.5	-	37	57	-	71	
			6.0	-	31	48	-	60	
Maximum Frequency (CLOCK)	f _{MAX}		2.0	3	7	-	2.5	-	MHz
			4.5	16	29	-	13	-	
			6.0	19	34	-	15	-	
Minimum Pulse Width (CLOCK)	t _{w(H)} t _{w(L)}		2.0	-	70	150	-	190	ns
			4.5	-	17	30	-	38	
			6.0	-	14	26	-	32	
Minimum Pulse Width ($\overline{\text{LOAD}}$)	t _{w(H)}		2.0	-	50	100	-	125	
			4.5	-	12	20	-	25	
			6.0	-	10	17	-	21	
Minimum Pulse Width (CLEAR)	t _{w(H)}		2.0	-	45	100	-	125	
			4.5	-	11	20	-	25	
			6.0	-	9	17	-	21	
Minimum Removal Time ($\overline{\text{LOAD}}$)	t _{rem}		2.0	-	20	75	-	95	
			4.5	-	5	15	-	19	
			6.0	-	4	13	-	16	
Minimum Removal Time (CLEAR)	t _{rem}		2.0	-	5	50	-	65	
			4.5	-	1	10	-	13	
			6.0	-	1	9	-	11	

TC74HC192P/F TC74HC193P/F


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Minimum Set-up Time (DATA - $\overline{\text{LOAD}}$)	t _s		2.0	-	40	100	-	125	ns
			4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Minimum Hold Time (DATA - $\overline{\text{LOAD}}$)	t _h		2.0	-	-	0	-	0	ns
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	66	-	-	-		


Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{DD(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

I_{CC(opr.)} TEST WAVEFORM



SWITCHING CHARACTERISTICS TEST WAVEFORM




TC74HC194P/F

TC74HC194P/F 4-BIT PIPO SHIFT REGISTER


The TC74HC194 a high speed CMOS 4-BIT BIDIRECTIONAL SHIFT REGISTER fabricated with silicon C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists of parallel in, parallel out, 4 bit register with shift right and shift left input. In parallel mode, data of D0~D3 are stored into the internal flip-flops at the low-to-high level transition of the clock pulse. Shift right and shift left inputs are inhibited during parallel operating mode. In shift right and shift left modes, data from shift right and shift left inputs are shifted to the right and to the left by 1 bit, respectively, synchronously with the low-to-high level edge of the clock. A direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=55MHz$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^{\circ}C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V\sim 6V$
- Pin and Function Compatible with 74LS194



DIP16(3D16A-P)




MFP16(F16GC-P)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500 (DIP)* 180 (MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a=-40^{\circ}C\sim 65^{\circ}C$ and from $T_a=65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

PIN ASSIGNMENT



(TOP VIEW)

TRUTH TABLE

CLEAR	INPUTS									OUTPUTS			
	MODE		CLOCK	SERIAL		PARALLEL				QA	QB	QC	QD
	S1	S0		SL	SR	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X		X	X	X	X	X	X	QA0	QB0	QC0	QD0
H	H	H		X	X	a	b	c	d	a	b	c	d
H	L	H		X	H	X	X	X	X	H	QAn	QBn	QCn
H	L	H		X	L	X	X	X	X	L	QAn	QBn	QCn
H	H	L		H	X	X	X	X	X	QBn	QCn	QDn	H
H	H	L		L	X	X	X	X	X	QBn	QCn	QDn	L
H	L	L	X	X	X	X	X	X	X	QA0	QB0	QC0	QD0


X: Don't care


a ~ d: The level of steady state input voltage at input A ~ D respectively

QA0 ~ QD0: No change

QAn ~ QDn: The level of QA, QB, QC, respectively, before the most-recent positive transition of the clock.

TIMING CHART






RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40\sim 85^\circ\text{C}$		UNIT			
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.				
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V			
			4.5	3.15	-	-	3.15	-				
			6.0	4.2	-	-	4.2	-				
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V			
			4.5	-	-	1.35	-	1.35				
			6.0	-	-	1.8	-	1.8				
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V		
				4.5	4.4	4.5	-	4.4	-			
				6.0	5.9	6.0	-	5.9	-			
				4.5	4.18	4.31	-	4.13	-			
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V		
				4.5	-	0.0	0.1	-	0.1			
				6.0	-	0.0	0.1	-	0.1			
				4.5	-	0.17	0.26	-	0.33			
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA			
			Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-		4.0	-	40.0

TC74HC194P/F


AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK - Q)	t _{pLH} t _{pHL}		2.0	-	64	130	-	165	
			4.5	-	16	26	-	33	
			6.0	-	14	22	-	28	
Propagation Delay Time ($\overline{\text{CLEAR}}$ - Q)	t _{pHL}		2.0	-	76	150	-	190	
			4.5	-	19	30	-	38	
			6.0	-	16	26	-	33	
Maximum Clock Frequency	f _{MAX}		2.0	6	12	-	5	-	MHz
			4.5	30	50	-	24	-	
			6.0	35	59	-	28	-	
Minimum Pulse Width (CLOCK)	t _{w(H)} t _{w(L)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width ($\overline{\text{CLEAR}}$)	t _{w(L)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time (S _{IN} , P _{IN})	t _s		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time (S ₀ , S ₁)	t _s		2.0	-	40	100	-	125	
			4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Minimum Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Removal Time	t _{rem}		2.0	-	-	25	-	30	
			4.5	-	-	5	-	6	
			6.0	-	-	5	-	5	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	103	-	-	-		


Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit.) Average operating current can be obtained by the equation hereunder.

$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{CC}(Opr.) TEST CIRCUIT



TC74HC195P/F

TC74HC195P/F 4-BIT PARALLEL SHIFT REGISTER

The TC74HC195 is a high speed CMOS 4-BIT SHIFT REGISTER fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. This register features parallel outputs, J-K serial inputs, shift/load control input, and a direct overriding clear. The parallel-in or serial-in modes are controlled by the SHIFT/ $\overline{\text{LOAD}}$ input. When the SHIFT/ $\overline{\text{LOAD}}$ input is held low, the parallel mode operation is designated. The data of A~D inputs is loaded into the internal register and appears at the outputs after the positive transition of the clock. When the SHIFT/ $\overline{\text{LOAD}}$ input is held high, the serial mode operation having J, $\overline{\text{K}}$ logical inputs is designated and four flip-flops perform shifting at the positive transition of the clock. A direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{\text{MAX}}=55\text{MHz}$ (Typ.) at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}}=28\% V_{\text{CC}}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{\text{OH}}|=I_{\text{OL}}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{\text{pLH}}\doteq t_{\text{pHL}}$
- Wide Operating Voltage Range $V_{\text{CC}}(\text{Opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS195


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{\text{CC}}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{\text{CC}}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_{D}	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^\circ\text{C}$
Lead Temperature 10sec	T_{L}	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



PIN ASSIGNMENT



TRUTH TABLE

$\overline{\text{CLEAR}}$		INPUTS				OUTPUTS							
		$\overline{\text{SHIFT/LOAD}}$	CLOCK	SERIAL		PARALLEL				QA	QB	QC	QD
J	$\overline{\text{K}}$			A	B	C	D						
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L		X	X	a	b	c	d	a	b	c	d	$\overline{\text{d}}$
H	X		X	X	X	X	X	X	QA0	QB0	QC0	QD0	$\overline{\text{QD0}}$
H	H		L	H	X	X	X	X	QA _n	QA _n	QB _n	QC _n	$\overline{\text{QC}}_n$
H	H		L	L	X	X	X	X	L	QA _n	QB _n	QC _n	$\overline{\text{QC}}_n$
H	H		H	H	X	X	X	X	H	QA _n	QB _n	QC _n	$\overline{\text{QC}}_n$
H	H		H	L	X	X	X	X	$\overline{\text{QA}}_n$	QA _n	QB _n	QC _n	$\overline{\text{QC}}_n$


X: Don't care

QA0 ~ AD0: No change

QA_n ~ QD_n: The level of QA, QB, QC, respectively, before the most-recent positive transition of the clock.


a ... d, $\overline{\text{d}}$: The level of steady state input voltage at inputs A ~ D respectively.

LOGIC DIAGRAM



TC74HC195P/F


TIMING CHART



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-		
		I _{OH} =-5.2mA	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33		
		I _{OL} =5.2mA	6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK - Q _n , Q̄ _D)	t _{pLH} t _{pHL}		2.0	-	76	145	-	180	ns
			4.5	-	19	29	-	36	
			6.0	-	16	25	-	31	
Propagation Delay Time (CLR - Q _n , Q̄ _D)	t _{pLH} t _{pHL}		2.0	-	84	160	-	200	
			4.5	-	21	32	-	40	
			6.0	-	18	27	-	34	
Maximum Clock Frequency	f _{MAX}		2.0	6	13	-	5	-	MHz
			4.5	32	51	-	27	-	
			6.0	38	60	-	32	-	

TC74HC195P/F


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	VCC	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Pulse Width (CLOCK)	t _w (L) t _w (H)		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (CLR)	t _w (L)		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set Up Time (PI)	t _s		2.0	-	15	50	-	65	
			4.5	-	4	10	-	13	
			6.0	-	3	9	-	11	
Minimum Set Up Time (J, \bar{K} , S/ \bar{L})	t _s		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Removal Time	t _{rem}		2.0	-	5	25	-	30	
			4.5	-	1	5	-	6	
			6.0	-	1	5	-	5	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	115	-	-	-	


Note(1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC}(\text{opr.})$ TEST CIRCUIT



* : TRANSITION TIME OF INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.

TC74HC221P/F

TC74HC221P/F DUAL MONOSTABLE MULTIVIBRATOR

The TC74HC221 is a high speed CMOS DUAL MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


There are two trigger inputs. One is A INPUT (Negative-edge input), another is B INPUT (Positive-edge input). These inputs are valid for slow rising/falling signal ($t_r=t_f=1$ sec). Because of schmitt-trigger input function. The device may also be triggered by using $\overline{\text{CLR}}$ INPUT (Positive-edge input). After triggering, Output keeps MONOSTABLE STATE for the time period determined by external resistor Rx and by external capacitor Cx. "L" level $\overline{\text{CLR}}$ input breaks this STABLE STATE. Next coming new trigger in MONOSTABLE period is not effected. Limitation for Cx and Rx is as follows.

- External capacitor Cx no limitation
- External resistor Rx $V_{CC}=2.0\text{V}$ from $5\text{k}\Omega$ to $1\text{M}\Omega$
 $V_{CC}\geq 3.0\text{V}$ from $1\text{k}\Omega$ to $1\text{M}\Omega$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=32\text{ns}$ (Typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation
 Standby State $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
 Active State $I_{CC}=200\mu\text{A}$ (Typ.) at $V_{CC}=5\text{V}$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Output Pulse Width Range $t_w(\text{OUT})=150\text{ns}\sim 60\text{s}$
 over at $V_{CC}=4.5\text{V}$
- Pin and Function Compatible with LS221




ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500 (DIP) * 180 (MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

PIN ASSIGNMENT




TRUTH TABLE

INPUTS			OUTPUTS		NOTE
\bar{A}	B	\bar{CL}	Q	\bar{Q}	
	H	H			OUTPUT ENABLE
X	L	H	L Δ	H Δ	INHIBIT
H	X	H	L Δ	H Δ	INHIBIT
L		H			OUTPUT ENABLE
L	H				OUTPUT ENABLE
X	X	L	L	H	INHIBIT

X: DON'T CARE

Δ : EXCEPT FOR MONOSTABLE PERIOD

BLOCK DIAGRAM



- Note (1) Cx, Rx, Dx are external electric parts. Capacitor, resistor and diode.
- (2) External diode Dx (CRAMPING DIODE)

External capacitor is charged to V_{CC} level in the state of waiting, i.e. in no trigger state. Supply Voltage is turned off then Cx is discharged mainly through internal (parasitic) diode. See figure. If Cx is sufficiently large and V_{CC} falls down rapidly, there will be some possibility of damaging IC by rushing current or latch-up. If capacitance of voltage supply filter is large enough and V_{CC} falls down slowly, the rushing current is automatically limited and avoid the damaging of IC. The maximum value of forward current of parasitic diode is $\pm 20\text{mA}$. In the case of large Cx, limitation of falling down time of voltage supply is as follows


$$t_f \geq (V_{CC} - 0.7) \cdot Cx / 20\text{mA}$$

(t_f is the time from voltage supply turning off to level of voltage supply becoming $0.4 V_{CC}$)


In the case of "system is not satisfy the above condition", external CRAMPING DIODE is needed for protecting IC from rushing current. See figure.

TC74HC221P/F

SYSTEM DIAGRAM



TIMING CHART



FUNCTIONAL DESCRIPTION

(1) Stand-by state

External capacitor is fully charged to V_{CC} level in stand-by state. That means, before triggering, Q_p , Q_n transistors (Connected to Rx/Cx node) are in off state. Two comparator that relate to timing of pulse, and two reference voltage supplier stops their operations. The total supply current is only leakage current.

(2) Trigger operation

Trigger is effective in following three cases. Under the condition \bar{A} INPUT is "L" level and B INPUT have falling down signal. Under the condition B INPUT is "H" level and \bar{A} INPUT has rising up signal. Under the condition \bar{A} INPUT is "L" level and B INPUT is "H" level and \overline{CLR} INPUT has rising up signal. After trigger effective, comparator of C1 and C2 start operating, and Q_n transistor is turned on. Then the charge of external capacitor discharges through Q_n transistor. The voltage level of Rx/Cx node becomes lower. If voltage level of Rx/Cx falls to the internal reference voltage V_{refL} , output of comparator C1 becomes "L". That means flip-flop is reseted and Q_n transistor turns off. At that moment C1 stops but C2 continues its operating. After turning off of Q_n transistor, the voltage of Rx/Cx starts rising with the time constant of external capacitor Cx and resistor Rx. By triggering, output Q becomes "H" level, after some delay time of internal F/F and gate. It keeps "H" level even in the voltage level of Rx/Cx changed from falling to rising. When it reaches to the internal reference voltage V_{refH} , output of comparator C2 becomes "L" level and Q output becomes "L" and comparator C2 stops its operations. That means, after triggering the voltage level of Rx/Cx becomes V_{refH} , IC keeps its MONO STABLE STATE. In the case Cx,Rx are large enough and it could be ignored the discharge time of capacitor and delay in IC, the width of output pulse $t_w(OUT)$ is as follows.

$$t_w(OUT) = 0.70 \quad C_x \quad R_x$$

(3) Reset operation


\overline{CLR} is normally "H". If \overline{CLR} is "L", trigger is not effective because of Q output becomes "L" and trigger control F/F is reseted. And also transistor Q_p is turns on and Cx is charged rapidly to V_{CC} level. This means if \overline{CLR} input becomes "L", IC becomes waiting state both in operating and non-operating state.

TC74HC221P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time (\overline{CLR} Only)	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns
External Capacitor	C_x	No Limitation	F
External Resistor ($V_{CC}=2.0V$) ($V_{CC} \geq 3.0V$)	R_x	5K ~ 1M 1K ~ 1M	Ω

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$				$T_a=-40 \sim 85^\circ C$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-		
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5		
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage (Q, \bar{Q} Output)	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.31	-	
Low-Level Output Voltage (Q, \bar{Q} Output)	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0		
			6.0	-	-	± 0.5	-	± 5.0		
R/C Terminal Off-State Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.5	-	± 5.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		
Active-State * Supply Current	I_{CC}'	$V_{IN}=V_{CC}$ or GND $R/C_{ext}=0.5V_{CC}$	2.0	-	40	120	-	160	μA	
			4.5	-	0.1	0.3	-	0.4	mA	
			6.0	-	0.2	0.6	-	0.8	mA	

*: per Circuit

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT		
				MIN.	TYP.	MAX.	MIN.	MAX.			
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns		
			4.5	-	8	15	-	19			
			6.0	-	7	13	-	16			
Propagation Delay Time (\bar{A} , B TRIGGER-Q, \bar{Q})	t _{pLH} t _{pHL}		2.0	-	144	280	-	350			
			4.5	-	36	56	-	70			
			6.0	-	31	48	-	60			
Propagation Delay Time (CLR TRIGGER-Q, \bar{Q})	t _{pLH} t _{pHL}		2.0	-	164	310	-	390			
			4.5	-	41	62	-	78			
			6.0	-	35	53	-	66			
Propagation Delay Time (CLR-Q, \bar{Q})	t _{pLH} t _{pHL}		2.0	-	108	210	-	265			
			4.5	-	27	42	-	53			
			6.0	-	23	36	-	45			
Minimum Trigger Pulse Width	t _{w(H)} t _{w(L)}		2.0	-	30	75	-	95			
			4.5	-	8	15	-	19			
			6.0	-	7	13	-	16			
Minimum Clear Pulse Width	t _{w(L)}		2.0	-	30	75	-	95			
			4.5	-	8	15	-	19			
			6.0	-	7	13	-	16			
Output Pulse Width Error. Between Circuits In same Package	Δt _{wOUT}			-	±1	-	-	%			
Minimum Removal Time (\bar{A} , B TRIGGER)	t _{rem}		2.0	-	-	0	-	0			
			4.5	-	-	0	-	0			
			6.0	-	-	0	-	0			
Minimum Removal Time (CLR TRIGGER)	t _{rem}		2.0	-	-	0	-	0			
			4.5	-	-	0	-	0			
			6.0	-	-	0	-	0			
Minimum Output Pulse Width	t _{wOUT} (MIN)	C _x =0 R _x =5kΩ (V _{CC} =2V) R _x =1kΩ (V _{CC} =4.5, 6V)	2.0	-	490	1450	-	1825			
			4.5	-	190	290	-	365			
			6.0	-	170	260	-	325			
Output Pulse Width	t _{wOUT}	C _x =0.01μF R _x =10kΩ	2.0	72	85	98	72	98	μs		
			4.5	72	80	88	72	88			
			6.0	72	80	88	72	88			
				C _x =0.1μF R _x =10kΩ	2.0	0.67	0.75	0.83	0.67	0.83	ms
					4.5	0.67	0.73	0.79	0.67	0.79	
					6.0	0.67	0.73	0.79	0.67	0.79	
Input Capacitance	C _{IN}			-	5	10	-	10	pF		
Power Dissipation Capacitance	C _{PD(1)}			-	109	-	-	-			


Note(1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test circuit). Average operating current can be obtained by equation hereunder.

$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot \text{Duty}/100 + I_{CC}/2 \text{ (per monostable)}$$


(I_{CC}': Active Supply Current, Duty: %)

TC74HC221P/F


SWITCHING CHARACTERISTICS TEST WAVEFORM




$I_{CC}(\text{opr.})$ TEST WAVEFORM



OUTPUT PULSE WIDTH CONSTANT, K-SUPPLY VOLTAGE



$t_{wOUT} - C_x$ CHARACTERISTICS (TYP.)



TC74HC237P/F

TC74HC237P/F 3-TO-8 LINE DECODER/LATCH

The TC74HC237 is a high speed CMOS 3-TO-8 LINE DECODER ADDRESS LATCH fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It is composed of a 3-bit input latches with a common \overline{GL} input and 3-to-8 line decoder with enable input G1 and $\overline{G2}$. The 3-bit binary data is stored into input latch on the "H" level of \overline{GL} , determine which one of outputs will go high. Enable input G1 is held "L" level or $\overline{G2}$ is held "H" level, decoding function is inhibited and all the 8 outputs go low. 2 enable inputs are provided to ease cascade connection and application of address decoder for memory system. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=2\text{lns(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V}\sim 6\text{V}$
- Inverting type of the 74HC137


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



PIN ASSIGNMENT




TRUTH TABLE

INPUTS						OUTPUTS							
ENABLE			SELECT			Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
$\overline{G1}$	$\overline{G2}$	G1	C	B	A								
X	X	L	X	X	X	L	L	L	L	L	L	L	L
X	H	X	X	X	X	L	L	L	L	L	L	L	L
L	L	H	L	L	L	H	L	L	L	L	L	L	L
L	L	H	L	L	H	L	H	L	L	L	L	L	L
L	L	H	L	H	L	L	L	H	L	L	L	L	L
L	L	H	L	H	H	L	L	L	H	L	L	L	L
L	L	H	H	L	L	L	L	L	L	H	L	L	L
L	L	H	H	L	H	L	L	L	L	L	H	L	L
L	L	H	H	H	L	L	L	L	L	L	L	H	L
L	L	H	H	H	H	L	L	L	L	L	L	L	H

OUTPUT CORRESPONDING TO STORED ADDRESS, H ; ALL OTHERS, L

X : DON'T CARE

LOGIC DIAGRAM




TC74HC237P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40\sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH}=-4\text{mA}$	4.5	4.4	4.5	-	4.4	-	
			$I_{OH}=-5.2\text{mA}$	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL}=4\text{mA}$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL}=5.2\text{mA}$	6.0	-	0.0	0.1	-	0.1	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH}		2.0	-	30	75	-	95	ns
	t _{THL}		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (G1 - Y)	t _{pLH}		2.0	-	76	150	-	190	
	t _{pHL}		4.5	-	19	30	-	38	
			6.0	-	16	26	-	33	
Propagation Delay Time (G2 - Y)	t _{pLH}		2.0	-	76	150	-	190	
	t _{pHL}		4.5	-	19	30	-	38	
			6.0	-	16	26	-	33	
Propagation Delay Time (GL - Y)	t _{pLH}		2.0	-	104	200	-	250	
	t _{pHL}		4.5	-	26	40	-	50	
			6.0	-	22	34	-	43	
Propagation Delay Time (A, B, C - Y)	t _{pLH}		2.0	-	92	180	-	225	
	t _{pHL}		4.5	-	23	36	-	45	
			6.0	-	20	31	-	38	
Minimum Pulse Width (GL)	t _{w(L)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set Up Time (A, B, C - GL)	t _s		2.0	-	12	50	-	65	
			4.5	-	3	10	-	13	
			6.0	-	3	9	-	11	
Minimum Hold Time (A, B, C - GL)	t _h		2.0	-	-	25	-	30	
			4.5	-	-	5	-	6	
			6.0	-	-	5	-	5	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	68	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC237P/F

SWITCHING CHARACTERISTICS TEST WAVEFORM




$I_{CC(opr.)}$ TEST CIRCUIT



※ INPUT TRANSITION TIME IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST

TYPICAL APPLICATION



TC74HC238AP/AF

3-TO-8 LINE DECODER

The TC74HC238A is a high speed CMOS 3-to-8 DECODER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs (Y₀-Y₇) will go high.


When enable input G₁ is held low or either \bar{G}_2A or \bar{G}_2B is held high, decoding function is inhibited and all the outputs go low.

G₁, \bar{G}_2A , and \bar{G}_2B inputs are provided to ease cascade connection and for use as an address decoder for memory systems.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=14ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC(opr)}=2V\sim 6V$
- Pin and Function Compatible with 74LS238



PIN ASSIGNMENT



IEC LOGIC SYMBOL




TRUTH TABLE

INPUTS						OUTPUTS								SELECTED OUTPUT
ENABLE			SELECT			Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	
G1	$\overline{G2A}$	$\overline{G2B}$	C	B	A									
L	X	X	X	X	X	L	L	L	L	L	L	L	L	NONE
X	H	X	X	X	X	L	L	L	L	L	L	L	L	NONE
X	X	H	X	X	X	L	L	L	L	L	L	L	L	NONE
H	L	L	L	L	L	H	L	L	L	L	L	L	L	Y0
H	L	L	L	L	H	L	H	L	L	L	L	L	L	Y1
H	L	L	L	H	L	L	L	H	L	L	L	L	L	Y2
H	L	L	L	H	H	L	L	L	H	L	L	L	L	Y3
H	L	L	H	L	L	L	L	L	L	H	L	L	L	Y4
H	L	L	H	L	H	L	L	L	L	L	H	L	L	Y5
H	L	L	H	H	L	L	L	L	L	L	L	H	L	Y6
H	L	L	H	H	H	L	L	L	L	L	L	L	H	Y7

X: Don't care

SYSTEM DIAERAM



TC74HC238AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
6.0	-	0.18	0.26	-	0.33					
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L = 15pF, V_{CC} = 5V, T_a = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		—	4	8	ns
Propagation Delay Time (A, B, C-Y)	t _{pLH} t _{pHL}		—	14	26	
Propagation Delay Time (G, G-Y)	t _{pLH} t _{pHL}		—	14	26	

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a = 25°C			T _a = -40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (A, B, C-Y)	t _{pLH} t _{pHL}		2.0	—	50	150	—	190	
			4.5	—	17	30	—	38	
			6.0	—	15	26	—	32	
Propagation Delay Time (G, G-Y)	t _{pLH} t _{pHL}		2.0	—	50	150	—	190	
			4.5	—	17	30	—	38	
			6.0	—	15	26	—	32	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	53	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(EPD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC240AP/AF TC74HC241AP/AF TC74HC244AP/AF

OCTAL BUS BUFFER

TC74HC240AP/AF
TC74HC241AP/AF
TC74HC244AP/AF

INVERTED, 3-STATE OUTPUTS
NON-INVERTED, 3-STATE OUTPUTS
NON-INVERTED, 3-STATE OUTPUTS

The TC74HC240A, 241A and 244A are high speed CMOS OCTAL BUS BUFFERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


The 74HC240A is an inverting 3-state buffer having two active-low output enables. The TC74HC241A and TC74HC244A are non-inverting 3-state buffers that differ only in that the 241A has one active-high and one active-low output enable, and the 244A has two active-low output enables.

These devices are designed to be used with 3-state memory address drivers, etc.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=10\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS240/241/244



1
DIP20 (3D20A-P)




1
MFP20 (F20GA-P)

TRUTH TABLE


INPUTS			OUTPUTS	
\bar{G}	G^{Δ}	A_n	Y_n	$\bar{Y}_n^{\Delta\Delta}$
L	H	L	L	H
L	H	H	H	L
H	L	X	Z	Z

- Δ : for TC74HC241A only
- $\Delta\Delta$: for TC74HC240A only
- X : Don't Care
- Z : High Impedance

PIN ASSIGNMENT(TOP VIEW)



IEC LOGIC SYMBOL



TC74HC240AP/AF
TC74HC241AP/AF
TC74HC244AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OLT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 6 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OLT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	2.0	-	25	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	10	-	13	
Propagation Delay Time	t_{pLH}		50	2.0	-	36	90	-	115	
				4.5	-	12	18	-	23	
				6.0	-	10	15	-	20	
	t_{pHL}	150	2.0	-	51	130	-	165		
			4.5	-	17	26	-	33		
			6.0	-	14	22	-	28		
Output Enable time	t_{pZL}	R _L = 1 kΩ	50	2.0	-	48	125	-	155	
				4.5	-	16	25	-	31	
				6.0	-	14	21	-	26	
	t_{pZH}		150	2.0	-	63	165	-	205	
				4.5	-	21	33	-	41	
				6.0	-	18	28	-	35	
Output Disable time	t_{pLZ} t_{pHZ}	R _L = 1 kΩ	50	2.0	-	32	125	-	155	
				4.5	-	15	25	-	31	
				6.0	-	14	21	-	26	
Input Capacitance	C _{IN}				-	5	10	-	10	pF
Output Capacitance	C _{OUT}				-	10	-	-	-	
Power Dissipation Capacitance	C _{PD} (1)	TC74HC240A			-	31	-	-	-	
		TC74HC241A/244A			-	33	-	-	-	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8 (\text{per bit})$$

TC74HCT240AP/AF TC74HCT241AP/AF TC74HCT244AP/AF

OCTAL BUS BUFFER WITH TTL INPUT LEVEL
 TC74HCT240AP/AF INVERTED 3-STATE OUTPUTS
 TC74HCT241AP/AF NON-INVERTED 3-STATE OUTPUTS
 TC74HCT244AP/AF NON-INVERTED 3-STATE OUTPUTS

The TC74HCT240A, HCT241A and HCT244A are high speed CMOS OCTAL BUS BUFFERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


The TC74HCT240A is an inverting 3-state buffer having two active-low output enables. The TC74HCT241A and TC74HCT244A are non-inverting 3-state buffers that differ only in that the HCT241A has one active-high and one active-low output enable, and the HCT244A has two active-low output enables.

These devices are designed to be used with 3-state memory address drivers, etc.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=13\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- Compatible with TTL outputs $V_{IL}=0.8\text{V}(\text{Max.}), V_{IH}=2.0\text{V}(\text{Min.})$
- Wide Interfacing ability LSTTL, NMOS, CMOS
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS240/241/244




TRUTH TABLE

INPUTS			OUTPUTS	
\bar{G}	G^{Δ}	A_n	Y_n	$\bar{Y}_n^{\Delta\Delta}$
L	H	L	L	H
L	H	H	H	L
H	L	X	Z	Z


- Δ : TC74HCT241A Only
- $\Delta\Delta$: TC74HCT240A Only
- X : Don't Care
- Z : High Impedance

PIN ASSIGNMENT(TOP VIEW)



TC74HCT240AP/AF
TC74HCT241AP/AF
TC74HCT244AP/AF

IEC LOGIC SYMBOL



TC74HCT240AP/AF TC74HCT241AP/AF TC74HCT244AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		4.5	2.0	-	-	2.0	-	V	
			5.5							
Low-Level Input Voltage	V_{IL}		4.5	-	-	0.8	-	0.8	V	
			5.5							
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL} = 6 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.5	-	±5.0		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.1	-	±1.0	μA	
			5.5	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	Per input: $V_{IN} = 0.5\text{V}$ or 2.4V Other input: V_{CC} or GND	5.5	-	-	2.0	-	2.9	mA	

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION			Ta=25°C			Ta=-40 ~85°C		UNIT
			CL	V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		50	4.5	—	7	12	—	15	ns
				5.5	—	6	11	—	14	
Propagation Delay Time *	t _{pL1}		50	4.5	—	15	22	—	28	
				5.5	—	13	20	—	25	
	t _{pH}		150	4.5	—	21	30	—	38	
				5.5	—	16	27	—	34	
Propagation Delay Time **	t _{pL1}		50	4.5	—	15	25	—	31	
				5.5	—	13	22	—	28	
	t _{pH}		150	4.5	—	21	33	—	41	
				5.5	—	18	29	—	37	
3-State Output Enable Time	t _{pZL}	R _L = 1 kΩ	50	4.5	—	17	30	—	38	
				5.5	—	14	27	—	34	
	t _{pZ1}		150	4.5	—	23	38	—	48	
				5.5	—	20	34	—	43	
3-State Output Disable Time	t _{pLZ} t _{pHZ}	R _L = 1 kΩ	50	4.5	—	16	30	—	38	
				5.5	—	13	27	—	34	
Input Capacitance	C _{IN}	DIR, G			—	5	10	—	10	pF
Bus Input Capacitance	C _{I/O}	A n			—	13	—	—	—	
Power Dissipation Capacitance (Note 1)	C _{PD}	*			—	33	—	—	—	
		**			—	31	—	—	—	

Note 1 : C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8(\text{per bit})$$

Note 2 : * = TC74HCT240A

** = TC74HCT241A/HCT244A

TC74HC242P/F TC74HC243P/F

QUAD BUS TRANSCEIVER

TC74HC242P/F 3-STATE, INVERTING
TC74HC243P/F 3-STATE, NON-INVERTING

The TC74HC242 and TC74HC243 are high speed CMOS QUAD TRANSCEIVER fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These IC's are intended for two-way asynchronous communication between data buses, and direction of data transmission is determined by $\overline{\text{GAB}}$, GBA. $\overline{\text{GAB}}$ and GBA inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=10\text{ns}(\text{Typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS242/243


TRUTH TABLE

INPUTS		FUNCTION		OUTPUTS	
$\overline{\text{GAB}}$	GBA	A BUS	B BUS	HC242	HC243
H	H	OUTPUT	INPUT	$A = \overline{B}$	$A = B$
L	L	INPUT	OUTPUT	$B = \overline{A}$	$B = A$
H	L	HIGH IMPEDANCE		Z	Z
L	H	HIGH IMPEDANCE		Z	Z

Z: HIGH
IMPEDANCE




DIP14 (3D14A-P)



MFP14 (F14GB-P)


PIN ASSIGNMENT

TC74HC242



(TOP VIEW)

TC74HC243




(TOP VIEW)

NC: NO CONNECTION

NOTICE FOR APPLICATION

It is prohibited to apply a signal to a bus terminal when it is in output mode. And when a bus terminal is floating (high impedance state), it is requested to fix the input level by means of external pull down or pull up resistor or BUS TERMINATOR IC (TC40117BF).

LOGIC DIAGRAM



TC74HC242P/F TC74HC243P/F

ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
Bus Terminal Voltage	$V_{I/O}$	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_D	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of
 $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from
 $T_a = 65^{\circ}C$ up to $85^{\circ}C$
 derating factor of
 $-10mW/^{\circ}C$ shall be a
 applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	$2 \sim 6$	V
Input Voltage	V_{IN}	$0 \sim V_{CC}$	V
Bus Terminal Voltage	$V_{I/O}$	$0 \sim V_{CC}$	V
Operating Temperature	T_{opr}	$-40 \sim 85$	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	$0 \sim 1000 (V_{CC}=2.0V)$ $0 \sim 500 (V_{CC}=4.5V)$ $0 \sim 400 (V_{CC}=6.0V)$	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}C$			$T_a = -40 \sim 85^{\circ}C$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$	$I_{OH} = -20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		or V_{IL}	$I_{OH} = -6mA$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		or V _{IL}	I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				I _{OL} =7.8mA	4.5	-	-	-	-	
6.0	-	-	-		-	-				
6.0	-	-	-		-	-				
3-State Output Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND *	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

* Applicable only to \overline{GAB} , GBA

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	25	60	-	75	
			4.5	-	7	12	-	15	
			6.0	-	6	11	-	13	
Propagation Delay Time	t _{pLH}	TC74HC242	2.0	-	48	100	-	125	ns
			4.5	-	12	20	-	25	
			6.0	-	10	17	-	21	
	t _{pHL}	TC74HC243	2.0	-	44	90	-	115	
			4.5	-	12	18	-	23	
			6.0	-	10	15	-	20	
3-State Output Enable Time	t _{pZL} t _{pZH}	R _L =1kΩ	2.0	-	72	145	-	180	
			4.5	-	18	29	-	36	
			6.0	-	15	25	-	31	
3-State Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	2.0	-	84	150	-	190	
			4.5	-	21	30	-	38	
			6.0	-	18	26	-	33	
Input Capacitance	C _{IN}	\overline{GAB} , GBA		-	5	10	-	10	pF
Bus Terminal Input Capacitance	C _{I/O}	An, Bn		-	13	-	-	-	
Power Dissipation Capacitance	C _{PD} (1)	TC74HC242		-	42	-	-	-	
		TC74HC243		-	36	-	-	-	

Note(1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \quad (\text{per bit})$$

TC74HC242P/F TC74HC243P/F

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(Opr.)}$ TEST CIRCUIT



C_{PD} CALCULATION

C_{PD} is to be calculated with the formula hereunder by using the measured value of $I_{CC(Opr.)}$ in the test circuit drawn left side.

$$C_{PD} = \frac{I_{CC(Opr.)}}{f_{IN} \cdot V_{CC}}$$

At determining the typical value of C_{PD} , a relatively high frequency 1MHz was applied for f_{IN} , in order to eliminate the error from the quiescent supply current.

TC74HC245AP/AF TC74HC640AP/AF TC74HC643AP/AF

OCTAL BUS TRANSCEIVER

- TC74HC245AP/AF 3-STATE, NON-INVERTING
- TC74HC640AP/AF 3-STATE, INVERTING
- TC74HC643AP/AF 3-STATE, INVERTING AND NON-INVERTING

The TC74HC245A, 640A and 643A are high speed CMOS OCTAL BUS TRANSCEIVERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


They are intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input.

The enable input (\bar{G}) can be used to disable the device so that the busses are effectively isolated.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=10\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS245,640,643



1
DIP20 (3D20A-P)




1
MFP20 (F20GA-P)

APPLICATION NOTES


- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

PIN ASSIGNMENT (TOP VIEW)



TC74HC245AP/AF
TC74HC640AP/AF
TC74HC643AP/AF

IEC LOGIC SYMBOL



TRUTH TABLE

INPUTS		FUNCTION		OUTPUTS		
\bar{G}	DIR	A BUS	B BUS	HC245A	HC640A	HC643A
L	L	OUTPUT	INPUT	A=B	A= \bar{B}	A=B
L	H	INPUT	OUTPUT	B=A	B= \bar{A}	B= \bar{A}
H	X	High impedance		Z	Z	Z

X : "H" or "L"
Z : High Impedance

TC74HC245AP/AF
TC74HC640AP/AF
TC74HC643AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			6.0	5.9	6.0	-	5.9	-		
			$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
			$I_{OH} = -7.8 \text{ mA}$	4.5	-	0.0	0.1	-	0.1	
6.0	-	0.0		0.1	-	0.1				
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			6.0	-	0.0	0.1	-	0.1		
			$I_{OL} = 6 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
			$I_{OL} = 7.8 \text{ mA}$	4.5	-	-	-	±0.5	-	
6.0	-	-		-	±0.5	-	±5.0			
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC245AP/AF
TC74HC640AP/AF
TC74HC643AP/AF

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		50	2.0	-	25	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	10	-	13	
Propagation Delay Time	t _{PLH}		50	2.0	-	33	90	-	115	
				4.5	-	12	18	-	23	
				6.0	-	10	15	-	20	
	t _{pHL}		150	2.0	-	48	120	-	150	
				4.5	-	16	24	-	30	
				6.0	-	14	20	-	26	
3-State Output Enable Time	t _{pZL}	R _L = 1 kΩ	50	2.0	-	48	150	-	190	
				4.5	-	16	30	-	38	
				6.0	-	14	26	-	32	
	t _{pZH}		150	2.0	-	63	180	-	225	
				4.5	-	21	36	-	45	
				6.0	-	18	31	-	38	
3-State Output Disable Time	t _{pLZ} t _{pHZ}	R _L = 1 kΩ	50	2.0	-	37	150	-	190	
				4.5	-	17	30	-	38	
				6.0	-	15	26	-	32	
Input Capacitance	C _{IN}	DIR, G			-	5	10	-	10	pF
Bus Input Capacitance	C _{OUT}	An, Bn			-	13	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}	TC74HC245A			-	39	-	-	-	
		TC74HC640A/643A			-	37	-	-	-	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8 (\text{per bit})$$

TC74HCT245AP/AF TC74HCT640AP/AF TC74HCT643AP/AF

OCTAL BUS TRANSCEIVER

TC74HCT245AP/AF 3-STATE, NON-INVERTING
TC74HCT640AP/AF 3-STATE, INVERTING
TC74HCT643AP/AF 3-STATE, INVERTING AND NON-INVERTING

The TC74HCT245A, HCT640A and HCT643A are high speed CMOS OCTAL BUS TRANSCEIVERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


They are intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input.

The enable input (\bar{G}) can be used to disable the device so that the busses are effectively isolated.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=10\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_A=25^\circ\text{C}$
- Compatible with TTL outputs $V_{IL}=0.8\text{V}(\text{Max.})$, $V_{IH}=2.0(\text{Min.})$
- Wide Interfacing ability LSTTL, NMOS, CMOS
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Pin and Function Compatible with 74LS245, 640, 643



DIP20 (3D20A-P)




MFP20 (F20GA-P)

APPLICATION NOTES


- 1) Do not apply a signal to any bus terminal when it is the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

PIN ASSIGNMENT(TOP VIEW)



TC74HCT245AP/AF
TC74HCT640AP/AF
TC74HCT643AP/AF

IEC LOGIC SYMBOL



TRUTH TABLE

INPUTS		FUNCTION		OUTPUTS		
\bar{G}	DIR	A BUS	B BUS	HCT245A	HCT640A	HCT643A
L	L	OUTPUT	INPUT	A=B	A= \bar{B}	A=B
L	H	INPUT	OUTPUT	B=A	B= \bar{A}	B= \bar{A}
H	X	High Impedance		Z	Z	Z

X : "H" or "L"
Z : High Impedance

TC74HCT245AP/AF
TC74HCT640AP/AF
TC74HCT643AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5~5.5	V
Input Voltage	V_{IN}	0~ V_{CC}	V
Output Voltage	V_{OUT}	0~ V_{CC}	V
Operating Temperature	T_{opr}	-40~85	°C
Input Rise and Fall Time	t_r, t_f	0~500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		4.5	2.0	-	-	2.0	-	V	
			5.5							
			4.5							
Low-Level Input Voltage	V_{IL}		4.5	-	-	0.8	-	0.8	V	
			5.5							
			4.5							
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -6 \text{mA}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL} = 6 \text{mA}$	4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	5.5	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND $V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.1	-	±1.0	μA	
			5.5	-	-	4.0	-	40.0		
Quiescent Supply Current	I_C	Per input: $V_{IN} = 0.5\text{V}$ or 2.4V Other input: V_{CC} or GND	5.5	-	-	2.0	-	2.9	mA	

TC74HCT245AP/AF
TC74HCT640AP/AF
TC74HCT643AP/AF

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH}		50	4.5	-	7	12	-	15	ns
	t _{THL}		50	5.5	-	6	11	-	14	
Propagation Delay Time	t _{pLH}		50	4.5	-	13	22	-	28	
	t _{pHL}		50	5.5	-	11	20	-	25	
3-State Output Enable Time	t _{pZL}	R _L = 1 kΩ	150	4.5	-	18	30	-	38	
			150	5.5	-	16	27	-	34	
	50		4.5	-	19	30	-	38		
	50		5.5	-	16	27	-	34		
3-State Output Disable Time	t _{pZH}		150	4.5	-	24	38	-	48	
	t _{pHZ}		150	5.5	-	22	34	-	43	
3-State Output Disable Time	t _{pLZ}	R _L = 1 kΩ	50	4.5	-	17	30	-	38	
	t _{pHZ}	R _L = 1 kΩ	50	5.5	-	16	27	-	34	
Input Capacitance	C _{IN}	DIR, G			-	5	10	-	10	pF
Bus Input Capacitance	C _{I/O}	An, Bn			-	13	-	-	-	
Power Dissipation Capacitance	C _{PD} (1)	TC74HCT245A			-	41	-	-	-	
		TC74HCT640A/T643A			-	39	-	-	-	

Note(1): C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 (\text{per bit})$$

TC74HC251AP/AF

8-CHANNEL MULTIPLEXER (3-STATE)

The TC74HC251A is a high speed CMOS 8-CHANNEL MULTIPLEXER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


One of eight data input signals (D0-D7) is selected by decoding of the address inputs (A, B, C). The selected data appears on two output; non-inverting (Y) and inverting (W).

When the strobe input is held high, both outputs are in the high-impedance state.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=15\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}, 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS251



PIN ASSIGNMENT




TRUTH TABLE

INPUTS				OUTPUTS	
SELECT			STROBE	Y	W
C	B	A	$\overline{\text{ST}}$		
X	X	X	H	Z	Z
L	L	L	L	D0	$\overline{\text{D0}}$
L	L	H	L	D1	$\overline{\text{D1}}$
L	H	L	L	D2	$\overline{\text{D2}}$
L	H	H	L	D3	$\overline{\text{D3}}$
H	L	L	L	D4	$\overline{\text{D4}}$
H	L	H	L	D5	$\overline{\text{D5}}$
H	H	L	L	D6	$\overline{\text{D6}}$
H	H	H	L	D7	$\overline{\text{D7}}$


X : Don't care Z : High Impedance

IEC LOGIC SYMBOL



TC74HC251AP/AF

SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta=-40°C ~ 65°C. From Ta=65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} =2.0V)	ns
		0 ~ 500(V _{CC} =4.5V)	
		0 ~ 400(V _{CC} =6.0V)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~ 85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20 μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			I _{OH} = -4 mA	4.5	4.18	4.31	-	4.13	-	
			6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20 μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			I _{OL} = 4 mA	4.5	-	0.17	0.26	-	0.33	
			6.0	-	0.18	0.26	-	0.33		
3-State Off Leak Current	I _{CZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	-	-	4.0	-	40.0		

TC74HC251AP/AF

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		—	4	8	ns
Propagation Delay Time (D-Y)	t _{PLH} t _{PHL}		—	14	24	
Propagation Delay Time (D-W)	t _{PLH} t _{PHL}		—	15	24	
Propagation Delay Time (A, B, C-Y)	t _{PLH} t _{PHL}		—	19	31	
Propagation Delay Time (A, B, C-W)	t _{PLH} t _{PHL}		—	19	31	
3-State Output Enable Time	t _{pZL} t _{pZH}		—	10	18	

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (D-Y)	t _{PLH} t _{PHL}		2.0	—	65	140	—	175	
			4.5	—	17	28	—	35	
			6.0	—	14	24	—	30	
Propagation Delay Time (D-W)	t _{PLH} t _{PHL}		2.0	—	70	140	—	175	
			4.5	—	18	28	—	35	
			6.0	—	15	24	—	30	
Propagation Delay Time (A, B, C-Y)	t _{PLH} t _{PHL}		2.0	—	80	180	—	225	
			4.5	—	23	36	—	45	
			6.0	—	19	31	—	21	
Propagation Delay Time (A, B, C-W)	t _{PLH} t _{PHL}		2.0	—	80	180	—	225	
			4.5	—	23	36	—	45	
			6.0	—	19	31	—	21	
3-State Output Enable Time	t _{pZL} t _{pZH}		2.0	—	40	105	—	130	
			4.5	—	13	21	—	26	
			6.0	—	10	19	—	22	
3-State Output Disable Time	t _{pLZ} t _{pHZ}		2.0	—	25	105	—	130	
			4.5	—	13	21	—	26	
			6.0	—	11	19	—	22	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	69	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC257AP/AF/AFN TC74HC258AP/AF

TC74HC257AP/AF/AFN 2-CHANNEL MULTIPLEXER(3-STATE)
TC74HC258AP/AF 2-CHANNEL MULTIPLEXER(3-STATE,INVERTING)

The TC74HC257A and TC74HC258A are high speed CMOS MULTIPLEXERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Each is composed of four independent 2-channel multiplexers with common SELECT and OUTPUT ENABLE(OE).

The TC74HC257A is an inverting multiplexer, while the TC74HC258A is non-inverting.


If OE is set low, the outputs are held in a high-impedance state. When SELECT is set low, "A" data inputs are enabled.

Conversely, when SELECT is high, "B" data inputs are enabled.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd} = 10\text{ns}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 4\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS257/258




TRUTH TABLE

INPUTS				OUTPUTS	
$\overline{\text{OE}}$	SELECT	A	B	Y(257A)	$\overline{\text{Y}}(258A)$
H	X	X	X	Z	Z
L	L	L	X	L	H
L	L	H	X	H	L
L	H	X	L	L	H
L	H	X	H	H	L

X : Don't Care
Z : High Impedance


PIN ASSIGNMENT



TC74HC257AP/AF/AFN

TC74HC258AP/AF

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -6 \text{ mA}$	6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
			$I_{OH} = -7.8 \text{ mA}$	6.0	5.68	5.80	-	5.63	-	
				4.5	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 6 \text{ mA}$	6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
			$I_{OL} = 7.8 \text{ mA}$	6.0	-	0.18	0.26	-	0.33	
				4.5	-	-	-	±0.5	-	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC257AP/AF/AFN

TC74HC258AP/AF

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	2.0	-	20	60	-	75	ns
				4.5	-	6	12	-	15	
				6.0	-	5	10	-	13	
Propagation Delay Time (A, B-Y, \bar{Y})	t_{pLH}		50	2.0	-	45	100	-	125	
				4.5	-	13	20	-	25	
				6.0	-	11	17	-	21	
	t_{pHL}		150	2.0	-	62	140	-	175	
				4.5	-	18	28	-	35	
				6.0	-	15	24	-	30	
Propagation Delay Time (SELECT-Y, \bar{Y})	t_{pLH}		50	2.0	-	45	100	-	125	
				4.5	-	13	20	-	25	
				6.0	-	11	17	-	21	
	t_{pHL}		150	2.0	-	62	140	-	175	
				4.5	-	18	28	-	35	
				6.0	-	15	24	-	30	
3-State Output Enable Time	t_{pZL}	$R_L = 1\text{ k}\Omega$	50	2.0	-	40	110	-	140	
				4.5	-	12	22	-	28	
				6.0	-	10	19	-	24	
	t_{pZH}		150	2.0	-	57	150	-	190	
				4.5	-	17	30	-	38	
				6.0	-	14	26	-	33	
3-State Output Disable Time	t_{pLZ} t_{pHZ}	$R_L = 1\text{ k}\Omega$	50	2.0	-	28	140	-	175	
				4.5	-	14	28	-	35	
				6.0	-	13	24	-	30	
Input Capacitance	C_{IN}				-	5	10	-	10	pF
Output Capacitance	C_{OUT}				-	10	-	-	-	
Power Dissipation Capacitance	$C_{PD(1)}$	TC74HC257A			-	47	-	-	-	
		TC74HC258A			-	47	-	-	-	

Note(1): C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4(\text{per bit})$$

TC74HC259P/F

TC74HC259P/F 8-BIT ADDRESSABLE LATCH

The TC74HC259 is a high speed CMOS 8-BIT ADDRESSABLE LATCH fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The respective bits are controlled by A, B and C inputs. When CLEAR input is held "H" level and ENABLE (\bar{G}) input is held "L" level, the data is written into the bit selected by A, B and C inputs, the other bits hold their previous conditions. When both of CLEAR input and ENABLE (\bar{G}) input held "H" level, write of all bits is inhibited regardless of A, B and C input, and their previous conditions are held. When CLEAR input is held "L" level and ENABLE (\bar{G}) input is held "H" level, all bits are reset to "L" level regardless of the other inputs. When both of CLEAR input and ENABLE (\bar{G}) input held "L" level, all bits which isn't selected by A, B and C inputs are reset to "L" level. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=15ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with 74LS259


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^\circ C$
Lead Temperature 10sec	T_L	300	$^\circ C$

* 500mW in the range of $T_a=-40^\circ C \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.



PIN ASSIGNMENT



TC74HC259P/F


TRUTH TABLE

INPUTS		OUTPUT OF ADDRESSED LATCH	EACH OTHER OUTPUT	FUNCTION
CLEAR	\bar{G}			
H	L	D	Q _{i0}	ADDRESSABLE LATCH
H	H	Q _{i0}	Q _{i0}	MEMORY
L	L	D	L	8-LINE DEMULTIPLEXER
L	H	L	L	CLEAR ALL BITS TO "L"

SELECT INPUTS			LATCH ADDRESSED
C	B	A	
L	L	L	Q ₀
L	L	H	Q ₁
L	H	L	Q ₂
L	H	H	Q ₃
H	L	L	Q ₄
H	L	H	Q ₅
H	H	L	Q ₆
H	H	H	Q ₇

D : THE LEVEL AT THE DATA INPUT
 Q_{i0} : THE LEVEL BEFORE THE INDICATED STEADY-STATE INPUT CONDITIONS WERE ESTABLISHED, (i=0,1, ...,7).


LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40\sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH}=-4\text{mA}$	4.5	4.4	4.5	-	4.4	-	
			$I_{OH}=-5.2\text{mA}$	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL}=4\text{mA}$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL}=5.2\text{mA}$	6.0	-	0.0	0.1	-	0.1	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC259P/F

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95
			4.5	-	8	15	-	19
			6.0	-	7	13	-	16
Propagation Delay Time (DATA - Q)	t _{pLH} t _{pHL}		2.0	-	64	130	-	165
			4.5	-	16	26	-	33
			6.0	-	14	22	-	28
Propagation Delay Time (A, B, C - Q)	t _{pLH} t _{pHL}		2.0	-	96	190	-	240
			4.5	-	24	38	-	48
			6.0	-	21	32	-	41
Propagation Delay Time (\bar{G} - Q)	t _{pLH} t _{pHL}		2.0	-	84	165	-	205
			4.5	-	21	33	-	41
			6.0	-	18	28	-	35
Propagation Delay Time ($\overline{\text{CLEAR}}$ - Q)	t _{pHL}		2.0	-	68	135	-	170
			4.5	-	17	27	-	34
			6.0	-	15	23	-	29
Minimum Pulse Width (\bar{G})	t _{w(L)}		2.0	-	30	75	-	95
			4.5	-	8	15	-	19
			6.0	-	7	13	-	16
Minimum Pulse Width ($\overline{\text{CLEAR}}$)	t _{w(L)}		2.0	-	30	75	-	95
			4.5	-	8	15	-	19
			6.0	-	7	13	-	16
Minimum Set-up Time (DATA)	t _s		2.0	-	10	50	-	65
			4.5	-	3	10	-	13
			6.0	-	3	9	-	11
Minimum Set-up Time (A, B, C)	t _s		2.0	-	-	25	-	30
			4.5	-	-	5	-	6
			6.0	-	-	5	-	5
Minimum Hold Time (DATA)	t _h		2.0	-	10	25	-	30
			4.5	-	2	5	-	6
			6.0	-	2	5	-	5
Minimum Hold Time (A, B, C)	t _h		2.0	-	-	0	-	0
			4.5	-	-	0	-	0
			6.0	-	-	0	-	0
Input Capacitance	C _{IN}		-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}		-	32	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM


WAVEFORM 1. ($\bar{G}=L, \overline{CLR}=H, A\sim C=STABLE$)




WAVEFORM 2. ($\bar{G}=L$)




WAVEFORM 3. ($\overline{CLR}=H, A\sim C=STABLE$)



WAVEFORM 4. ($D=H, A\sim C=STABLE$)




WAVEFORM 5. ($\overline{CLR}=H$)



TC74HC259P/F

I_{CC}(Opr.) TEST CIRCUIT



TC74HC266AP/AF TC74HC7266AP/AF

TC74HC266AP/AF
TC74HC7266AP/AF

QUAD EXCLUSIVE NOR GATE (OPEN DRAIN)
QUAD EXCLUSIVE NOR GATE

The TC74HC266A/7266A are high speed CMOS QUAD EXCLUSIVE NOR GATE fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC266A has a high-performance MOS N-channel transistor (OPEN-DRAIN output).

Therefore, with suitable output pullup resistors, this device can be used in wired-AND application.


The TC74HC7266A has an output buffer which is CMOS structure.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.



FEATURES:

- High Speed $t_{pd}=10\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS266


SYSTEM DIAGRAM



IEC LOGIC SYMBOL



PIN ASSIGNMENT



TRUTH TABLE

A	B	Y	
		7266A	266A
L	L	H	Z
L	H	L	L
H	L	L	L
H	H	H	Z

Z: High Impedance

TC74HC266AP/AF

TC74HC7266AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL} (TC74HC7266A)	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ (TC74HC266A)		5.5	-	-	±0.5	-	±0.5	μA
				6.0	-	-	±0.1	-	±1.0	
				6.0	-	-	4.0	-	40.0	
				6.0	-	-	-	-	-	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		—	4	8	ns
Propagation Delay Time *	t _{PLH} t _{PHL}		—	10	17	
Propagation Delay Time **	t _{pLZ}	R _L =1kΩ	—	11	17	
Propagation Delay Time **	t _{pZL}	R _L =1kΩ	—	10	17	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time *	t _{PLH} t _{PHL}		2.0	—	40	100	—	125	
			4.5	—	12	20	—	25	
			6.0	—	10	17	—	21	
Propagation Delay Time **	t _{pLZ}	R _L =1kΩ	2.0	—	26	100	—	125	
			4.5	—	12	20	—	25	
			6.0	—	11	17	—	21	
Propagation Delay Time **	t _{pZL}	R _L =1kΩ	2.0	—	40	100	—	125	
			4.5	—	12	20	—	25	
			6.0	—	10	17	—	21	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Output Capacitance	C _{OUT}		—	3	—	—	—		
Power Dissipation Capacitance	C _{PD} (1)	TC74HC266A	—	16	—	—	—		
		TC74HC7266A	—	30	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OPP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per Gate})$$

* for TC74HC7266A only

** for TC74HC266A only

TC74HC273AP/AF

OCTAL D-TYPE FLIP FLOP WITH CLEAR

The TC74HC273A is a high speed CMOS OCTAL D TYPE FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


Information signals applied to D inputs are transferred to the Q outputs on the positive going edge of the clock pulse.

When the $\overline{\text{CLEAR}}$ input is held "L", the Q outputs are at a low logic level independent of the other inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{\text{MAX}}=48\text{MHz}(\text{typ.})$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}}=28\% V_{\text{CC}}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{\text{OH}}|=I_{\text{OL}}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{\text{pLH}} \approx t_{\text{pHL}}$
- Wide Operating Voltage Range ... $V_{\text{CC}}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS273




1
DIP20 (3D20A-P)



1
MFP20 (F20GA-P)

PIN ASSIGNMENT




TRUTH TABLE

INPUTS			OUTPUTS	FUNCTION
$\overline{\text{CLEAR}}$	D	CLOCK	Q	
L	X	X	L	Clear
H	L		L	—
H	H		H	—
H	X		Q _n	No change

X : Don't care

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$. From $T_a = 65^{\circ}C$ to $85^{\circ}C$ a derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0V$)	ns
		0 ~ 500($V_{CC}=4.5V$)	
		0 ~ 400($V_{CC}=6.0V$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}C$			$T_a=-40 \sim 85^{\circ}C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu A$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } GND$	6.0	-	-	4.0	-	40.0	μA	

TC74HC273AP/AF

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}C$		$T_a=-40 \sim 85^{\circ}C$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (CLEAR)	$t_{W(L)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time	t_s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (CLEAR)	t_{rem}		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	30	24	
			6.0	—	35	28	

AC ELECTRICAL CHARACTERISTICS ($C_L=15pF, V_{CC}=5V, T_a=25^{\circ}C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		—	4	8	ns
Propagation Delay Time (CLOCK-Q)	t_{pLH} t_{pHL}		—	15	25	
Propagation Delay Time (CLEAR-Q)	t_{pLH} t_{pHL}		—	16	27	
Maximum Clock Frequency	f_{MAX}		40	67	—	MHz

AC ELECTRICAL CHARACTERISTICS ($C_L=50pF, Input t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^{\circ}C$			$T_a=-40 \sim 85^{\circ}C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Output Transition Time	t_{TLH} t_{THL}		2.0	—	25	75	—	95	ns	
			4.5	—	7	15	—	19		
			6.0	—	6	13	—	16		
Propagation Delay Time (CLOCK-Q)	t_{pLH} t_{pHL}		2.0	—	54	145	—	180		
			4.5	—	18	29	—	36		
			6.0	—	15	25	—	31		
Propagation Delay Time (CLEAR-Q)	t_{pLH} t_{pHL}		2.0	—	60	160	—	200		
			4.5	—	20	32	—	40		
			6.0	—	17	27	—	34		
Maximum Clock Frequency	f_{MAX}		2.0	6	18	—	5	—		MHz
			4.5	30	56	—	24	—		
			6.0	35	66	—	28	—		
Input Capacitance	C_{IN}		—	5	10	—	10	pF		
Power Dissipation Capacitance	$C_{PD(1)}$		—	43	—	—	—			

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8 (\text{per Flip Flop})$$

And the total C_{PD} when n pcs. of Flip Flop operate can be gained by the following equation:

$$C_{PD(\text{total})} = 32 + 11 \cdot n$$

SYSTEM DIAGRAM



TC74HC279P/F

TC74HC279P/F QUAD S-R LATCH

The TC74HC279 is a high speed CMOS QUAD S-R LATCH fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Each latch has an independent Q output and set and reset inputs. \overline{S} and \overline{R} are accomplished by "L" level. When \overline{S} input is placed at "L", Q output becomes "H" and when \overline{R} input is placed at "L", Q output becomes "L". When both of \overline{S} and \overline{R} are placed at "L", \overline{S} takes precedence resulting Q="H" and when both of \overline{S} and \overline{R} are placed at "H", Q output doesn't change.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=13ns(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=2\mu A(Max.)$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA'(Min.)$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with 74LS279


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	$I_{O\dot{U}T}$	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ C$
Lead Temperature 10sec	T_L	300	$^\circ C$

* 500mW in the range of $T_a=-40^\circ \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.




DIP16(3D16A-P)



MFP16(F16GC-P)

PIN ASSIGNMENT



TRUTH TABLE

INPUTS		OUTPUT
$\overline{S}\#$	\overline{R}	Q
H	H	Q ₀
L	H	H
H	L	L
L	L	H

NOTE :


Q₀=THE LEVEL OF Q BEFORE THE INDICATED INPUT CONDITIONS WERE ESTABLISHED.

FOR LATCHES WITH DOUBLE \overline{S} INPUTS:

H=BOTH \overline{S} INPUTS HIGH

L=ONE OF BOTH INPUTS LOW


LOGIC DIAGRAM (Per Circuit)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC279P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			6.0	5.9	6.0	-	5.9	-		
			I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
			I _{OH} =-5.2mA	4.5	-	0.0	0.1	-	0.1	
6.0	-	0.0		0.1	-	0.1				
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			6.0	-	0.0	0.1	-	0.1		
			I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
			I _{OL} =5.2mA	4.5	-	-	-	-	-	
6.0	-	-		-	-	-				
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	2.0	-	20.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (S ₁ , S ₂ - Q)	t _{pLH} t _{pHL}		2.0	-	64	130	-	165	
			4.5	-	16	26	-	33	
			6.0	-	14	22	-	28	
Propagation Delay Time (S - Q)	t _{pLH} t _{pHL}		2.0	-	48	100	-	125	
			4.5	-	12	20	-	25	
			6.0	-	10	17	-	21	
Propagation Delay Time (R - Q)	t _{pHL}		2.0	-	60	120	-	150	
			4.5	-	15	24	-	30	
			6.0	-	13	20	-	26	


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}			-	26	-	-	-	


Note(1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(Opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \quad (\text{per circuit})$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{CC(Opr.)} TEST CIRCUIT



TC74HC280AP/AF

8-CHANNEL MULTIPLEXER

The TC74HC280A is a high speed CMOS 9-BIT PARITY GENERATOR fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC280A is composed of nine data inputs A thru I and odd/even parity outputs Σ ODD and Σ EVEN.


The odd parity output is high when an odd number of data inputs are high. The even parity output is high when an even number of data inputs are high.

The word-length capability is easily expanded by cascading.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=22ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}$ 28% V_{CC} (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range V_{CC} (opr.)= $2V\sim 6V$
- Pin and Function Compatible with 74LS280




PIN ASSIGNMENT



TRUTH TABLE

Number of inputs A through I that are High	Outputs	
	Σ EVEN	Σ ODD
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.17	0.26	-	0.33	
			$I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC280AP/AF

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{pLH}		–	22	35	ns
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH}		2.0	–	30	75	–	95	ns
	t _{THL}		4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time	t _{pLH}		2.0	–	80	200	–	250	ns
	t _{pHL}		4.5	–	26	40	–	50	
			6.0	–	22	34	–	43	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		–	61	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SYSTEM DIAGRAM



TC74HC283AP/AF/AFN

4-BIT BINARY FULL ADDER

The TC74HC283A is a high speed CMOS 4-BIT BINARY FULL ADDER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Sum (Σ) outputs are provided for each bit and a resultant carry (C4) is obtained from the fourth bit.


This adder features full internal look-ahead across all four bits.

A 4 × n bit binary adder is easily built up by cascading the HC283A without any additional logic.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=17ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC(opr)}=2V \sim 6V$
- Pin and Function Compatible with 74LS283




PIN ASSIGNMENT




TRUTH TABLE(1 bit)

INPUTS			OUTPUTS	
B _n	A _n	cn-1	Σ _n	C _n
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H


BLOCK DIAGRAM



SYSTEM DIAGRAM



IEC LOGIC SYMBOL



TC74HC283AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW .

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
			$I_{OL} = 5.2\text{mA}$	6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		—	4	8	ns
	t _{THL}					
Propagation Delay Time (C ₀ - Σn)	t _{pLH}		—	17	26	
	t _{pHL}					
Propagation Delay Time (C ₀ - C ₄)	t _{pLH}		—	17	26	
	t _{pHL}					
Propagation Delay Time (An, Bn - Σn)	t _{pLH}		—	23	37	
Propagation Delay Time (An, Bn - C ₄)	t _{pLH}		—	21	34	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (C ₀ - Σn)	t _{pLH} t _{pHL}		2.0	—	60	150	—	190	
			4.5	—	20	30	—	38	
			6.0	—	17	26	—	32	
Propagation Delay Time (C ₀ - C ₄)	t _{pLH} t _{pHL}		2.0	—	60	150	—	190	
			4.5	—	20	30	—	38	
			6.0	—	17	26	—	32	
Propagation Delay Time (An, Bn - Σn)	t _{pLH} t _{pHL}		2.0	—	95	210	—	265	
			4.5	—	27	42	—	53	
			6.0	—	22	36	—	45	
Propagation Delay Time (An, Bn - C ₄)	t _{pLH} t _{pHL}		2.0	—	80	195	—	245	
			4.5	—	25	39	—	49	
			6.0	—	20	33	—	42	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PP(1)}		—	126	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$$

TC74HC298AP/AF

QUAD 2-CHANNEL MULTIPLEXER WITH OUTPUT REGISTER

The TC74HC298A is a high speed CMOS 2-CHANNEL MULTIPLEXER fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It contains a 4-bit 2-channel multiplexer and a 4-bit output register. When the word select input (W.S.) is held low, the data of word 1 (A1, B1, C1, D1) is selected and is applied to the registers. When W.S. is held high, the data of word 2 (A2, B2, C2, D2) will be applied to the registers. This selected data is transferred to the output (QA, QB, QC, QD) on the negative going transition of CLOCK.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=73\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS298




1
DIP16 (3D16A-P)




1
MFP16 (F16GC-P)

PIN ASSIGNMENT



IEC LOGIC SYMBOL




TRUTH TABLE

INPUTS		OUTPUTS			
WORD SELECT	$\overline{\text{CK}}$	QA	QB	QC	QD
L		a1	b1	c1	d1
H		a2	b2	c2	d2
X		QA0	QB0	QD0	QD0

X : Don't care (Including transition)
 a1, a2..... : The Level of steady-state Input at A1, A2, etc.
 QA0, QB0... : The level of QA, QB, etc. entered on the most recent negative transition of the clock input.

SYSTEM DIAGRAM



TC74HC298AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC} = 2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC} = 4.5\text{V}$)	
		0 ~ 400 ($V_{CC} = 6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	4.0	-	40.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	4.0	-	40.0	μA	

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{W(L)}$ $t_{W(H)}$		2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time (A, B, C, D)	t_s		2.0	-	50	65	
			4.5	-	10	13	
			6.0	-	9	11	
Minimum Set-up Time (W. S.)	t_s		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Hold Time (A, B, C, D)	t_h		2.0	-	25	30	
			4.5	-	5	6	
			6.0	-	5	5	
Minimum Hold Time (W. S.)	t_h		2.0	-	0	0	
			4.5	-	0	0	
			6.0	-	0	0	
Clock Frequency	f		2.0	-	7	6	MHz
			4.5	-	35	27	
			6.0	-	41	33	

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		-	4	8	ns
Propagation Delay Time (CK-Q)	t_{PLH} t_{PHL}		-	12	21	
Maximum Clock Frequency	f_{MAX}		38	73	-	

AC ELECTRICAL CHARACTERISTICS(C_L=50pF, Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns	
			4.5	-	8	15	-	19		
			6.0	-	7	13	-	16		
Propagation Delay Time (CK-Q)	t_{PLH} t_{PHL}		2.0	-	45	125	-	155		
			4.5	-	15	25	-	31		
			6.0	-	13	21	-	26		
Maximum Clock Frequency	f_{MAX}		2.0	7	22	-	6	-		
			4.5	35	67	-	28	-		
			6.0	41	79	-	33	-		
Input Capacitance	C _{IN}			-	5	10	-	10		pF
Power Dissipation Capacitance	C _{PD(I)}			-	39	-	-	-		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OPP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per bit})$$

And the total C_{PD} when n-bits operate can be gained by the following equation:

$$C_{PD} (\text{total}) = 27 + 12 \cdot n$$

TC74HC299AP/AF TC74HC323AP/AF

TC74HC299AP/AF 8-BIT PIPO SHIFT REGISTER TC74HC323AP/AF 8-BIT PIPO SHIFT REGISTER

WITH ASYNCHRONOUS CLEAR WITH SYNCHRONOUS CLEAR

The TC74HC299A and TC74HC323A are high speed CMOS 8-BIT PIPO SHIFT REGISTER fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


They have four modes (HOLD, SHIFT LEFT, SHIFT RIGHT and LOAD DATA) controlled by the two selection inputs (S0, S1).

When one or both enable ($\overline{G1}$, $\overline{G2}$) are high, the eight I/O outputs are forced to the high-impedance state; however, sequential operation or clearing of the register is not affected. Clear function on the TC74HC299A is asynchronous to CLOCK, while the TC74HC323A is cleared synchronous to CLOCK.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=42\text{MHz}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads For QA~QH
10 LSTTL Loads For QA',QH'
- Symmetrical Output Impedance ...
 $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$ For QA~QH
 $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$ For QA',QH'
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 5\text{V}$
- Pin and Function Compatible with 74LS299/323




DIP20 (3D20A-P)




MFP20 (F20GA-P)

PIN ASSIGNMENT



IEC LOGIC SYMBOL



APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

TRUTH TABLE

MODE	INPUTS									INPUTS/ OUTPUTS		OUTPUTS	
	CLR	FUNCTION SELECT		OUTPUT CONTROL		CK		SERIAL		A/QA	H/QH	QA'	QH'
		S1	S0	$\overline{G1}^*$	$\overline{G2}^*$	(299A)	(323A)	SL	SR				
Z	L	H	H	X	X	X	X	X	X	Z	Z	L	L
CLEAR	L	L	X	L	L	X	\downarrow	X	X	L	L	L	L
	L	X	L	L	L	X	\downarrow	X	X	L	L	L	L
HOLD	H	L	L	L	L	X	X	X	X	QA0	QH0	QA0	QH0
SHIFT	H	L	H	L	L		\downarrow	X	H	H	QGn	H	QGn
RIGHT	H	L	H	L	L		\downarrow	X	L	L	QGn	L	QGn
SHIFT	H	H	L	L	L		\downarrow	H	X	QBn	H	QBn	H
LEFT	H	H	L	L	L		\downarrow	L	X	QBn	L	QBn	L
LOAD	H	H	H	X	X		\downarrow	X	X	a	h	a	h

* When one or both output controls are high, the eight input/output terminals are in the high-impedance state; however sequential or clearing of the register is not affected.

Z :High Impedance


Qn0:The level of An before the indicated steady-state input conditions were established.

Qnn:The level of Qn before the most recent active transition indicated by \downarrow or \uparrow .

a,h :The level of the steady-state inputs A, H, respectively.


X :Don't care

TIMING CHART




TC74HC299AP/AF TC74HC323AP/AF

SYSTEM DIAGRAM (TC74HC299A)



SYSTEM DIAGRAM (TC74HC323A)



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current (Q_H') ($Q_A \sim Q_{11}$)	I_{OUT}	±25 ±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		Q_A', Q_H'	$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				$Q_A \sim Q_{11}$	$I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	
6.0	5.68	5.80	-			5.63	-			
$Q_A \sim Q_{11}$	$I_{OH} = -7.8 \text{ mA}$	4.5	4.18			4.31	-	4.13	-	
		6.0	5.68	5.80	-	5.63	-			
		Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-
4.5	-					0.0	0.1	-	0.1	
6.0	-					0.0	0.1	-	0.1	
Q_A', Q_H'	$I_{OL} = 4 \text{ mA}$			4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				$Q_A \sim Q_{11}$	$I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-
6.0	-	0.18	0.26			-	0.33			
$Q_A \sim Q_{11}$	$I_{OL} = 6 \text{ mA}$	4.5	-			0.17	0.26	-	0.33	
		6.0	-	0.18	0.26	-	0.33			
		$Q_A \sim Q_{11}$	$I_{OL} = 7.8 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
6.0	-			0.18	0.26	-	0.33			
3-State Output Off-State Current	I_{OZ}			$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$	6.0	-	-	±0.5	-	±5.0
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	4.0	-	40.0		

TC74HC299AP/AF

TC74HC323AP/AF

TIMING RECOMMENDED OPERATING CONDITIONS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C	UNIT
			V _{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{W(H)}$ $t_{W(L)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (CLR)*	$t_{W(L)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (SL,SR,A~H)	t_s		2.0	—	100	125	
			4.5	—	20	25	
			6.0	—	17	21	
Minimum Set-up Time (S0,S1)	t_s		2.0	—	100	125	
			4.5	—	20	25	
			6.0	—	17	21	
Minimum Set-up Time (CLR)**	t_s		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (SL,SR,A~H)	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (S0,S1)	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (CLR)**	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (CLR)*	t_{rem}		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	8	10	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	30	24	
			6.0	—	35	23	

Note :* TC74HC299A only

** TC74HC323A only

AC ELECTRICAL CHARACTERISTICS(C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time (QA',QH')	t_{TLH} t_{THL}		—	4	8	ns
Propagation Delay Time (CK-QA',QH')	t_{PLH} t_{PHL}		—	19	30	
Propagation Delay Time (CLR-QA',QH')	t_{PLH} t_{PHL}		—	17	30	
Maximum Clock Frequency	f_{MAX}		35	73	—	MHz

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (QA~QH)	t_{TLH} t_{TIL}		50	2.0	—	25	60	—	75	ns
				4.5	—	7	12	—	15	
				6.0	—	6	10	—	13	
Output Transition Time (QA',QH')	t_{TLH} t_{TIL}		50	2.0	—	30	75	—	95	
				4.5	—	8	15	—	19	
				6.0	—	7	13	—	16	
Propagation Delay Time (CK-QA'QH')	t_{pLH} t_{pHL}		50	2.0	—	85	170	—	215	
				4.5	—	23	34	—	43	
				6.0	—	18	29	—	37	
Propagation Delay Time (CLR-QA',QH')**	t_{pHL}		50	2.0	—	85	175	—	220	
				4.5	—	24	35	—	44	
				6.0	—	18	30	—	37	
Propagation Delay Time (CK-QA~QH)	t_{pLH} t_{pHL}		50	2.0	—	80	160	—	20	
				4.5	—	21	32	—	40	
				6.0	—	17	27	—	34	
			150	2.0	—	100	200	—	250	
				4.5	—	26	40	—	50	
				6.0	—	21	34	—	43	
Propagation Delay Time (CLR-QA~QH)**	t_{pHL}		50	2.0	—	85	190	—	240	
				4.5	—	24	38	—	48	
				6.0	—	18	30	—	38	
			150	2.0	—	105	230	—	90	
				4.5	—	29	46	—	58	
				6.0	—	22	36	—	46	
Output Enable time	t_{pZL} t_{pZH}	$R_L = 1 k\Omega$	50	2.0	—	60	130	—	165	
				4.5	—	17	26	—	33	
				6.0	—	13	22	—	28	
			150	2.0	—	78	170	—	215	
				4.5	—	23	34	—	43	
				6.0	—	17	29	—	36	
Output Disable time	t_{pLZ} t_{pLZ}	$R_L = 1 k\Omega$	50	2.0	—	54	150	—	190	
				4.5	—	19	30	—	38	
				6.0	—	16	26	—	33	
Maximum Clock Frequency	f_{MAX}		50	2.0	6	12	—	5	—	
				4.5	30	58	—	24	—	
				6.0	35	80	—	28	—	
Input Capacitance	C_{IN}				—	5	10	—	pF	
Output Capacitance	C_{OUT}				—	13	—	—		
Power Dissipation Capacitance	$C_{PD}(I)$				—	170	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(6PD)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$$

* TC74HC299A only

** TC74HC323A only

TC74HC354P/F

TC74HC354P/F 8-CHANNEL MULTIPLEXER WITH INPUT REGISTER

The TC74HC354 is a high speed CMOS 8-CHANNEL MULTIPLEXER fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. This device contains 8 channel digital multiplexer with a 8-bit input data register and a 3-bit address input register and with 3-state outputs. The one of eight input data will be provided on the Y output pin (non-inverted output) and W output pin (inverted output) determined by the address data. The information at the data inputs (D0 thru D7) is stored in the 8-bit latch at the negative pulse on \overline{DC} input. The information at the address inputs (S0 thru S2) is stored in the 3-bit latch at the negative pulse on \overline{SC} input. These outputs are disabled to be high-impedance when $\overline{G1}$ input is held high, $\overline{G2}$ input is held high or $\overline{G3}$ input is held low. This device is suitable for interfacing with bus lines in a bus organized system. The TC74HC354 is similar in function to TC74HC356, which has a 8-bit flip-flop as the data registers instead of 8-bit latch. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=33ns(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(max.)$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6mA(Min.)$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(opr.)=2V \sim 6V$
- Pin and Function Compatible with 74LS354


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_D	500 (DIP)*/ 180 (MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ C$
Lead Temperature 10sec	T_L	300	$^\circ C$

* 500mW in the range of $T_a=-40^\circ \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.



PIN ASSIGNMENT



TRUTH TABLE

INPUTS							OUTPUTS	
SELECT #			\overline{DC}	OUTPUT ENABLES			W	Y
S2	S1	S0		G1	G2	G3		
X	X	X	X	H	X	X	Z	Z
X	X	X	X	X	H	X	Z	Z
X	X	X	X	X	X	L	Z	Z
L	L	L	L	L	L	H	$\overline{D0}$	D0
L	L	L	H	L	L	H	$\overline{D0n}$	D0n
L	L	H	L	L	L	H	$\overline{D1}$	D1
L	L	H	H	L	L	H	$\overline{D1n}$	D1n
L	H	L	L	L	L	H	$\overline{D2}$	D2
L	H	L	H	L	L	H	$\overline{D2n}$	D2n
L	H	H	L	L	L	H	$\overline{D3}$	D3
L	H	H	H	L	L	H	$\overline{D3n}$	D3n
H	L	L	L	L	L	H	$\overline{D4}$	D4
H	L	L	H	L	L	H	$\overline{D4n}$	D4n
H	L	H	L	L	L	H	$\overline{D5}$	D5
H	L	H	H	L	L	H	$\overline{D5n}$	D5n
H	H	L	L	L	L	H	$\overline{D6}$	D6
H	H	L	H	L	L	H	$\overline{D6n}$	D6n
H	H	H	L	L	L	H	$\overline{D7}$	D7
H	H	H	H	L	L	H	$\overline{D7n}$	D7n

X : DON'T CARE

Z : HIGH IMPEDANCE


D0n...D7n : THE LEVEL OF STEADY-STATE INPUTS AT INPUT D0 THROUGH D7, RESPECTIVELY, BEFORE THE MOST RECENT LOW-TO-HIGH TRANSITION OF DATA CONTROL.

: THIS COLUMN SHOWS THE INPUT ADDRESS SETUP WITH \overline{SC} LOW.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC354P/F

LOGIC DIAGRAM



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		I _{OH} =-6mA I _{OH} =-7.8mA	4.5	4.18	4.31	-	4.13	-		
			6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		I _{OL} =6mA I _{OL} =7.8mA	4.5	-	0.17	0.26	-	0.33		
			6.0	-	0.18	0.26	-	0.33		
3-State Output Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
Output Transition Time	t _{TLH} t _{THL}			2.0	-	25	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	11	-	13	
Propagation Delay Time (Dn - Y, W)	t _{pLH} t _{pHL}			2.0	-	136	260	-	325	
				4.5	-	34	52	-	65	
				6.0	-	29	44	-	55	
Propagation Delay Time (DC - Y, W)	t _{pLH} t _{pHL}			2.0	-	136	265	-	330	
				4.5	-	34	53	-	66	
				6.0	-	29	45	-	56	

TC74HC354P/F


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time (Sn - Y, W)	t _{pLH} t _{pHL}		2.0	-	152	285	-	355	nS
			4.5	-	38	57	-	71	
			6.0	-	32	48	-	60	
Propagation Delay Time (\overline{SC} - Y, W)	t _{pLH} t _{pHL}		2.0	-	156	295	-	370	
			4.5	-	39	59	-	74	
			6.0	-	33	50	-	63	
Minimum Pulse Width (\overline{DC})	t _{w(L)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (\overline{SC})	t _{w(L)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time (Sn)	t _s		2.0	-	10	75	-	95	
			4.5	-	2	15	-	19	
			6.0	-	2	13	-	16	
Minimum Set-up Time (Dn)	t _s		2.0	-	20	75	-	95	
			4.5	-	5	15	-	19	
			6.0	-	4	13	-	16	
Minimum Hold Time (Sn)	t _h		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Minimum Hold Time (Dn)	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Output Enable Time	t _{pZL} t _{pZH}	R _L =1kΩ	2.0	-	64	125	-	155	
			4.5	-	16	25	-	31	
			6.0	-	14	21	-	26	
Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	2.0	-	88	155	-	195	
			4.5	-	22	31	-	39	
			6.0	-	19	26	-	33	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Output Capacitance	C _{OUT}			-	10	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}			-	84	-	-	-	


Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC}(\text{opr.})$ TEST CIRCUIT



TC74HC356P/F

TC74HC356P/F 8-CHANNEL MULTIPLEXER WITH INPUT REGISTER

GENERAL DESCRIPTION

The TC74HC356 is high speed CMOS 8-CHANNEL MULTIPLEXER fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. This device contains 8 channel digital multiplexer with a 8-bit input data register and a 3-bit address input register and with 3-state outputs. The one of eight input data will be provided on the Y output pin (non-inverted output) and W output pin (inverted output) determined by the address data. The information at the data inputs (D0 thru D7) is stored in the 8-bit flip-flop at the positive going edge of clock input (CLOCK). The information at the address inputs (S0 thru S2) is stored in the 3-bit latch at the negative pulse on \overline{SC} input. These outputs are disabled to be high-impedance when $\overline{G1}$ input is held high, $\overline{G2}$ input is held high or G3 input is held low. This device is suitable for interfacing with bus lines in a bus organized system. The TC74HC356 is similar in function to TC74HC354, which has a 8-bit latch as the data register instead of 8-bit flip-flop. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=29ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(opr.)=2V \sim 6V$
- Pin and Function Compatible with 74LS356


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±70	mA
Power Dissipation	P_D	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

















* 500mW in the range of $T_a=-40^\circ \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.



PIN ASSIGNMENT



TRUTH TABLE

SELECT #			INPUTS				OUTPUTS	
S2	S1	S0	CLOCK	OUTPUT ENABLES			W	Y
				G1	G2	G3		
X	X	X	X	H	X	X	Z	Z
X	X	X	x	X	H	X	Z	Z
X	X	X	X	X	X	L	Z	Z
L	L	L		L	L	H	$\overline{D0}$	D0
L	L	L		L	L	H	$\overline{D0n}$	D0n
L	L	H		L	L	H	$\overline{D1}$	D1
L	L	H		L	L	H	$\overline{D1n}$	D1n
L	H	L		L	L	H	$\overline{D2}$	D2
L	H	L		L	L	H	$\overline{D2n}$	D2n
L	H	H		L	L	H	$\overline{D3}$	D3
L	H	H		L	L	H	$\overline{D3n}$	D3n
H	L	L		L	L	H	$\overline{D4}$	D4
H	L	L		L	L	H	$\overline{D4n}$	D4n
H	L	H		L	L	H	$\overline{D5}$	D5
H	L	H		L	L	H	$\overline{D5n}$	D5n
H	H	L		L	L	H	$\overline{D6}$	D6
H	H	L		L	L	H	$\overline{D6n}$	D6n
H	H	H		L	L	H	$\overline{D7}$	D7
H	H	H		L	L	H	$\overline{D7n}$	D7n

X : DON'T CARE

Z : HIGH IMPEDANCE


DO..... D7: THE LEVEL OF STEADY-STATE INPUTS AT INPUT DO THROUGH D7, RESPECTIVELY, AT THE TIME OF THE LOW-TO-HIGH TRANSITION OF CLOCK.

#: THIS COLUMN SHOWS THE INPUT ADDRESS SETUP WITH SC LOW.

RECOMMENDED OPERATING CONDITIONS


PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC356P/F

LOGIC DIAGRAM



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				VCC	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		6.0	5.9	6.0	-	5.9	-			
		I _{OH} =-6mA	4.5	4.18	4.31	-	4.13	-		
I _{OH} =-7.8mA	6.0	5.68	5.80	-	5.63	-				
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		6.0	-	0.0	0.1	-	0.1			
		I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33		
I _{OL} =7.8mA	6.0	-	0.18	0.26	-	0.33				
3-State Output Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND		6.0	-	-	±0.5	-	±5.0	μA
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	-	4.0	-	40.0	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT
				VCC	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t _{TLH} t _{THL}			2.0	-	25	60	-	75
				4.5	-	7	12	-	15
				6.0	-	6	11	-	13
Propagation Delay Time (CLOCK - Y, W)	t _{pLH} t _{pHL}			2.0	-	136	265	-	330
				4.5	-	34	53	-	66
				6.0	-	29	45	-	56
Propagation Delay Time (Sn - Y, W)	t _{pLH} t _{pHL}			2.0	-	152	285	-	355
				4.5	-	38	57	-	71
				6.0	-	32	48	-	60


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.		MAX.
Propagation Delay Time ($\overline{SC} - Y, W$)	t_{pLH}		2.0	-	156	295	-	370	ns
	t_{pHL}		4.5	-	39	59	-	74	
			6.0	-	33	50	-	63	
Minimum Pulse Width (CLOCK)	$t_w(L)$		2.0	-	30	75	-	95	
	$t_w(H)$		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (\overline{SC})	$t_w(L)$		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time (Sn)	t_s		2.0	-	10	75	-	95	
			4.5	-	2	15	-	19	
			6.0	-	2	13	-	16	
Minimum Set-up Time (Dn)	t_s		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Hold Time (Sn)	t_h		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Minimum Hold Time (Dn)	t_h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Output Enable Time	t_{PZL}	$R_L=1k\Omega$	2.0	-	64	125	-	155	
	t_{PZH}		4.5	-	16	25	-	31	
			6.0	-	14	21	-	26	
Output Disable Time	t_{PLZ}	$R_L=1k\Omega$	2.0	-	88	155	-	195	
	t_{PHZ}		4.5	-	22	31	-	39	
			6.0	-	19	26	-	33	
Input Capacitance	C_{IN}		-	5	10	-	10	pF	
Output Capacitance	C_{OUT}		-	10	-	-	-		
Power Dissipation Capacitance	$C_{PD(1)}$		-	53	-	-	-		


Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(oper.)}$ TEST CIRCUIT, WAVEFORM



TC74HC365P/F TC74HC366P/F

HEX BUS BUFFER
TC74HC365P/F NON-INVERTING
TC74HC366P/F INVERTING

The TC74HC365 and TC74HC366 are high speed CMOS 3-STATE BUS BUFFERS fabricated with silicon gate C²MOS technology.

These devices achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. All six buffers are controlled by the combination of two enable inputs ($\overline{G1}$ and $\overline{G2}$); all outputs of these buffers are enabled only when both $\overline{G1}$ and $\overline{G2}$ inputs are held low, and at the other conditions these output are disabled to be high-impedance.

These outputs are capable of driving up to 15 LSTTL. The designer has a choice of non-inverting outputs (HC365) and inverting outputs (HC366).

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=13ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6mA$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(opr.)=2V\sim 6V$
- Pin and Function Compatible with 74LS365/366

TRUTH TABLE


INPUTS			OUTPUTS	
$\overline{G1}$	$\overline{G2}$	A_n	$Y_n(365)$	$\overline{Y}_n(366)$
L	L	L	L	H
L	L	H	H	L
H	X	X	Z	Z
X	H	X	Z	Z

X : DON'T CARE
Z : HIGH IMPEDANCE




PIN ASSIGNMENT

TC74HC365



TC74HC366



ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±35	mA
DC V _{CC} /Ground Current	I _{CC}	±70	mA
Power Dissipation	P _D	500(DIP)* 180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

* 500mW in the range of Ta=-40° ~ 65°C and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

**INPUT and OUTPUT
EQUIVALENT CIRCUIT**



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V
			4.5	3.15	-	-	3.15	-	
			6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V
			4.5	-	-	1.35	-	1.35	
			6.0	-	-	1.8	-	1.8	

TC74HC365P/F

TC74HC366P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Output Voltage	VOH	VIN=VIH or VIL	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
			I _{OH} =-6mA	4.5	4.4	4.5	-	4.4	-	
			I _{OH} =-7.8mA	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	VOL	VIN=VIH or VIL	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
			I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33	
			I _{OL} =7.8mA	6.0	-	0.18	0.26	-	0.33	
3-State Output Off-State Current	IOZ	VIN=VIH or VIL VOUT=VCC or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	IIN	VIN=VCC or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	ICC	VIN=VCC or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (CL=50pF, INPUT tr=tf=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40 85°C		UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	25	60	-	75	
			4.5	-	7	12	-	15	
			6.0	-	6	10	-	13	
Propagation Delay Time *	t _{PLH} t _{PHL}		2.0	-	60	120	-	150	
			4.5	-	15	24	-	30	
			6.0	-	13	20	-	26	
Propagation Delay Time **	t _{PLH} t _{PHL}		2.0	-	56	115	-	145	ns
			4.5	-	14	23	-	29	
			6.0	-	12	20	-	25	
Output Enable Time	t _{pZL} t _{pZH}	RL=1kΩ	2.0	-	76	150	-	190	
			4.5	-	19	30	-	38	
			6.0	-	16	26	-	33	
Output Disable Time	t _{pLZ} t _{pHZ}	RL=1kΩ	2.0	-	96	175	-	220	
			4.5	-	24	35	-	44	
			6.0	-	20	30	-	37	
Input Capacitance	CIN		-	5	10	-	10	pF	
Output Capacitance	COUT		-	10	-	-	-		

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	
Power Dissipation Capacitance	C _{PD} (1)	TC74HC365		-	33	-	-	pF
		TC74HC366		-	31	-	-	

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6 \quad (\text{per Circuit})$$


- (2) * : for TC74HC365 only.
** : for TC74HC366 only.

SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HC365P/F TC74HC366P/F

I_{CC}(opr.) TEST CIRCUIT



C_{PD} CALCULATION

C_{PD} is to be calculated with the formula hereunder by using the measured value of I_{CC}(opr.) in the test circuit drawn left side.

$$C_{PD} = \frac{I_{CC(opr)}}{f_{IN} \cdot V_{CC}}$$

At determining the typical value of C_{PD}, a relatively high frequency 1MHz was applied for f_{IN}, in order to eliminate the error from the quiescent supply current.

TC74HC367AP/AF/AFN TC74HC368AP/AF/AFN

HEX BUS BUFFER

TC74HC367AP/AF/AFN NON-INVERTED
TC74HC368AP/AF/AFN INVERTED

The TC74HC367A and TC74HC368A are high speed CMOS 3-STATE BUS BUFFERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

They contain six buffers; four buffers are controlled by an enable input ($\overline{G1}$), and the other two buffers are controlled by another enable input ($\overline{G2}$). The outputs of each buffer group are enabled when $\overline{G1}$ and/or $\overline{G2}$ inputs are held low; if held high, these outputs are in a high impedance state.

The TC74HC367A is a non-inverting output type, while the TC74HC368A is an inverting output type.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd} = 11\text{ns}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 4\mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 6\text{mA}$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range V_{CC} (opr.) = 2V ~ 6V
- Pin and Function Compatible with 74LS367/368



TRUTH TABLE

INPUTS		OUTPUTS	
\overline{G}	A_n	Y (367A)	\overline{Y} (368A)
L	L	L	H
L	H	H	L
H	X	Z	Z

X: DON'T CARE Z: HIGH IMPEDANCE




PIN ASSIGNMENT



TC74HC367AP/AF/AFN
TC74HC368AP/AF/AFN

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$				$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -6 \text{ mA}$ $I_{OH} = -7.8 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 6 \text{ mA}$ $I_{OL} = 7.8 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC367AP/AF/AFN

TC74HC368AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			CL	V _{CC}	MIN.	TYP.	MAX.		MIN.
Output Transition Time	t_{TLH} t_{THL}		50	2.0	-	25	60	-	75
				4.5	-	7	12	-	15
				6.0	-	6	10	-	13
Propagation Delay Time	t_{pLH} t_{pHL}		50	2.0	-	36	95	-	120
				4.5	-	12	19	-	24
				6.0	-	10	16	-	20
			150	2.0	-	40	130	-	165
				4.5	-	16	26	-	33
				6.0	-	14	22	-	28
Output Enable Time	t_{pZL} t_{pZH}	$R_L = 1\text{ k}\Omega$	50	2.0	-	36	120	-	150
				4.5	-	12	24	-	30
				6.0	-	10	20	-	26
			150	2.0	-	40	160	-	200
				4.5	-	16	32	-	40
				6.0	-	14	27	-	34
Output Disable Time	t_{pLZ} t_{pHZ}	$R_L = 1\text{ k}\Omega$	50	2.0	-	35	120	-	150
				4.5	-	15	24	-	30
				6.0	-	13	20	-	26
Input Capacitance	C_{IN}				-	5	10	-	10
Output Capacitance	C_{OUT}				-	10	-	-	-
Power Dissipation Capacitance	C_{PDM1}	TC74HC367A			-	36	-	-	-
		TC74HC368A			-	30	-	-	-

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 6 (\text{per bit})$$

TC74HC373AP/AF TC74HC533AP/AF

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT TC74HC373AP/AF NON-INVERTING TC74HC533AP/AF INVERTING

The TC74HC373A and TC74HC533A are high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a latch enable input (LE) and a output enable input (\overline{OE}).


When the \overline{OE} input is high, the eight outputs are in a high impedance state.

The TC74HC373A has non-inverting outputs, and TC74HC533A has inverting outputs.



All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=11\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS373/533



PIN ASSIGNMENT




TRUTH TABLE

INPUTS			OUTPUTS	
\overline{OE}	LE	D	Q(HC373A)	\overline{Q} (HC533A)
H	X	X	Z	Z
L	L	X	Q_n	\overline{Q}_n
L	H	L	L	H
L	H	H	H	L

X : Don't Care
Z : High Impedance
 Q_n (\overline{Q}_n) : Q (\overline{Q}) outputs are latched at the time when the LE input is taken to a low logic level.


TC74HC373AP/AF TC74HC533AP/AF

IEC LOGIC SYMBOL




SYSTEM DIAGRAM

TC74HC373A



TC74HC533A



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				6.0	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
			6.0	-	-	±0.1	-	±1.0		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	-	-	-	4.0	-	40.0		

TC74HC373AP/AF

TC74HC533AP/AF

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C	UNIT
			V _{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (LE)	t_{WGH}		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (Data)	t_s		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Hold Time (Data)	t_h		2.0	—	5	5	
			4.5	—	5	5	
			6.0	—	5	5	

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	2.0	—	20	60	—	75	ns
				4.5	—	6	12	—	15	
				6.0	—	5	10	—	13	
Propagation Delay Time (LE-Q, \bar{Q})	t_{PLH}		50	2.0	—	42	125	—	155	
				4.5	—	14	25	—	31	
				6.0	—	12	21	—	26	
	t_{PHL}		150	2.0	—	57	175	—	220	
				4.5	—	19	35	—	44	
				6.0	—	16	30	—	37	
Propagation Delay Time (D-Q, \bar{Q})	t_{PLH}		50	2.0	—	42	125	—	155	
				4.5	—	14	25	—	31	
				6.0	—	12	21	—	26	
	t_{PHL}		150	2.0	—	57	175	—	220	
				4.5	—	19	35	—	44	
				6.0	—	16	30	—	37	
Output Enable time	t_{pZL}	$R_L = 1\text{ k}\Omega$	50	2.0	—	39	125	—	155	
				4.5	—	13	25	—	31	
				6.0	—	11	21	—	26	
	t_{pZH}		150	2.0	—	54	175	—	220	
				4.5	—	18	35	—	44	
				6.0	—	15	30	—	37	
Output Disable time	t_{pLZ} t_{pHZ}	$R_L = 1\text{ k}\Omega$	50	2.0	—	30	125	—	155	
				4.5	—	14	25	—	31	
				6.0	—	13	21	—	26	
Input Capacitance	C_{IN}				—	5	10	—	10	pF
Output Capacitance	C_{OUT}				—	10	—	—	—	
Power Dissipation Capacitance	$C_{PD(1)}$				—	38	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8 (\text{per Latch})$$

And the total C_{PD} when n pcs. of Latch operate can be gained by the following equation:

$$C_{PD(\text{total})} = 22 + 16 \cdot n$$

TC74HCT373P/F

TC74HCT373P/F OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT

The TC74HCT373 is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

It may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


The TC74HCT373 is controlled by a latch enable input (LE) and a output enable input (\overline{OE}). While the LE input is held in high level, the Q outputs will follow the data input precisely or inversely. When the LE is take low, the Q outputs will be latched precisely or inversely at the logic level of D input data.

While the \overline{OE} input is at low level, the eight outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state.


The TC74HCT373 and the TC74HCT573 have the same function and the same characteristics respectively, but have the different pin layouts. The three-state output configuration and the wide choice of outline will make the bus-organized system simple. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High speed $t_{pd}=19ns(Typ.) (V_{CC}=5V)$
- Low Power Dissipation $I_{CC}=4\mu A(Max.) (Ta=25^{\circ}C)$
- Compatible with TTL outputs $V_{IH}=2V (Min.)$,
 $V_{IL}=0.8V(Max.)$
- Wide interfacing ability LSTTL, NMOS, CMOS
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6mA$
- Pin and Function Compatible with 74LS373



PIN ASSIGNMENT



TRUTH TABLE

INPUTS			OUTPUTS
\overline{OE}	LE	D	Q(HCT373)
H	X	X	Z
L	L	X	No change*
L	H	L	L
L	H	H	H


X: Don't care

Z: High impedance

*: Q output was latched at the time when the LE input is taken low logic level.

TC74HCT373P/F

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	$4.5 \sim 5.5$	V
Input Voltage	V_{IN}	$0 \sim V_{CC}$	V
Output Voltage	V_{OUT}	$0 \sim V_{CC}$	V
Operating Temperature	T_{opr}	$-40 \sim 85$	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	$0 \sim 500$	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		4.5 { 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V _{IL}		4.5 { 5.5	-	-	0.8	-	0.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	4.5	4.4	4.5	-	4.4		-
			I _{OH} =-6mA	4.5	4.18	4.31	-	4.13		-
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	4.5	-	0.0	0.1	-	0.1	
			I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	5.5	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	5.5	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	5.5	-	-	4.0	-	40.0		
	I _C	Per input: V _{IN} =2.4V or 0.5V Other input: V _{CC} or GND	5.5	-	-	2.0	-	2.9	mA	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		4.5	-	7	12	-	15	ns
Propagation Delay Time (LE - Q)	t _{pLH} t _{pHL}		4.5	-	23	35	-	44	
Propagation Delay Time (D - Q)	t _{pLH} t _{pHL}		4.5	-	23	35	-	44	
Minimum Pulse Width (LE)	t _{w(H)}		4.5	-	8	15	-	19	

TC74HCT373P/F

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Minimum Set-up Time	t _s		4.5	-	0	5	-	6	ns
Minimum Hold Time	t _h		4.5	-	3	10	-	13	
Output Enable Time	t _{pZL} t _{pZH}	R _L =1kΩ	4.5	-	23	35	-	44	
Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	4.5	-	21	30	-	38	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Output Capacitance	C _{OUT}			-	10	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}			-	55	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).

Average operating current can be obtained by the equation hereunder.

$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \quad (\text{per Latch})$$

SWITCHING CHARACTERISTICS TEST WAVEFORM




SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)

t_{pLZ} , t_{pZL}

The $1k\Omega$ load resistors should be connected between outputs and V_{CC} line and the $50pF$ load capacitors should be connected between outputs and GND line.


All inputs except \overline{OE} input should be connected to V_{CC} line to GND line such that outputs will be in low logic level while \overline{OE} input is held low.




t_{pHZ} , t_{pZH}

The $1k\Omega$ load resistors and the $50pF$ load capacitors should be connected between each output and GND line.

All inputs except \overline{OE} input should be connected to V_{CC} or GND line such that output will be in high logic level while \overline{OE} input is held low.



$I_{CC}(Opr.)$ TEST CIRCUIT



TC74HC374AP/AF TC74HC534AP/AF

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT TC74HC374AP/AF NON-INVERTING TC74HC534AP/AF INVERTING

The TC74HC374A and TC74HC534A are high speed CMOS OCTAL FLIP-FLOP with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type flip-flops are controlled by a clock input (CK) and a output enable input (\overline{OE}).

When the \overline{OE} input is high, the eight outputs are in a high impedance state.

The TC74HC374A has non-inverting outputs, and TC74HC534A has inverting outputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=77\text{MHz}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\%V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS374/534



TRUTH TABLE

INPUTS			OUTPUTS	
\overline{OE}	CK	D	Q(HC374A)	Q(HC534A)
H	X	X	Z	Z
L		X	Q_n	$\overline{Q_n}$
L		L	L	H
L		H	H	L


X : Don't Care
Z : High Impedance
 $Q_n(Q_n)$: No Change




PIN ASSIGNMENT



IEC LOGIC SYMBOL



SYSTEM DIAGRAM



TC74HC374AP/AF

TC74HC534AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW .

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
			6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 6 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
			6.0	-	0.18	0.26	-	0.33		
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$				UNIT
			V_{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{W(D)}$ $t_{W(L)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (Dn)	t_s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time (Dn)	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	31	25	
			6.0	—	36	29	

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	$T_a=25^\circ C$						UNIT
				V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	2.0	—	20	60	—	75	ns
				4.5	—	6	12	—	15	
				6.0	—	5	10	—	13	
Propagation Delay Time (CK-Q, \bar{Q})	t_{pLH}		50	2.0	—	45	140	—	175	
				4.5	—	15	28	—	35	
				6.0	—	13	24	—	30	
	t_{pHL}		150	2.0	—	60	190	—	240	
				4.5	—	20	38	—	48	
				6.0	—	17	32	—	41	
Output Enable time	t_{pZL}	$R_L = 1 k\Omega$	50	2.0	—	39	135	—	170	
				4.5	—	13	27	—	34	
				6.0	—	11	23	—	29	
	t_{pZH}		150	2.0	—	54	185	—	230	
				4.5	—	18	37	—	46	
				6.0	—	15	31	—	39	
Output Disable time	t_{pLZ} t_{pHZ}	$R_L = 1 k\Omega$	50	2.0	—	30	135	—	170	
				4.5	—	13	27	—	34	
				6.0	—	12	23	—	29	
Maximum Clock Frequency	f_{MAX}		50	2.0	6	18	—	5	—	
				4.5	31	75	—	25	—	
				6.0	36	90	—	29	—	
			150	2.0	4	16	—	3	—	
				4.5	22	54	—	17	—	
				6.0	26	62	—	20	—	
Input Capacitance	C_{IN}			—	5	10	—	10	pF	
Output Capacitance	C_{OUT}			—	10	—	—	—		
Power Dissipation Capacitance	$C_{PD} (1)$			—	47	—	—	—		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 (\text{per Flip Flop})$$

And the total C_{PD} when n pcs. of F/F operate can be gained by the following equation:

$$C_{PD(\text{total})} = 30 + 17 \cdot n$$

TC74HCT374AP/AF TC74HCT534AP/AF

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT TC74HCT374AP/AF NON-INVERTING TC74HCT534AP/AF INVERTING

The TC74HCT374A and HCT534A are high speed CMOS OCTAL FLIP-FLOPS with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels.

These 8-bit D-type flip-flops are controlled by a clock input (CK) and an output enable input (\overline{OE}).

The TC74HCT374A has non-inverting outputs, and the TC74HCT534A has inverting outputs.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=41\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- Compatible with TTL outputs $V_{IH}=2\text{V (Min.)}$
 $V_{IL}=0.8\text{V (Max.)}$
- Wide interfacing ability LSTTL, NMOS, CMOS
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA(Min.)}$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Pin and Function Compatible with 74LS374/534



TRUTH TABLE

INPUTS			OUTPUTS	
\overline{OE}	CK	D	Q(T374A)	\overline{Q} (T534A)
H	X	X	Z	Z
L		X	Q_n	\overline{Q}_n
L		L	L	H
L		H	H	L

X : Don't Care
Z : High Impedance
 $Q_n(\overline{Q}_n)$: No Change




PIN ASSIGNMENT




TC74HCT374AP/AF TC74HCT534AP/AF

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



TC74HCT374AP/AF

TC74HCT534AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V_{IH}		4.5 5.5	2.0	-	-	2.0	-	V
Low-Level Input Voltage	V_{IL}		4.5 5.5	-	-	0.8	-	0.8	V
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL} $I_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL} $I_{OL} = 20 \mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	5.5	-	-	±0.5	-	±5.0	μA
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.1	-	±1.0	μA
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	4.0	-	40.0	μA
	I_C	PER INPUT: $V_{IN} = 0, 5\text{V}$ or $2, 4\text{V}$ OTHER INPUT: V_{IN} or GND	5.5	-	-	2.0	-	2.9	mA

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT
			V _{CC}	TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CK)	t _{W(H)} t _{W(L)}		4.5	—	15	19		ns
			5.5	—	14	17		
Minimum Set-up Time (Dn)	t _s		4.5	—	15	19		
			5.5	—	14	17		
Minimum Hold Time (Dn)	t _h		4.5	—	0	0		
			5.5	—	0	0		
Clock Frequency	f		4.5	—	31	25		MHz
			5.5	—	37	30		

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{TiL}		50	4.5	—	7	12	—	15	ns
				5.5	—	6	11	—	14	
Propagation Delay Time (CK-Q, Q)	t _{pLH} t _{pHL}		50	4.5	—	20	30	—	38	
				5.5	—	17	25	—	31	
			150	4.5	—	25	38	—	48	
				5.5	—	22	33	—	41	
Output Enable time	t _{pZL} t _{pZH}	R _L = 1 kΩ	50	4.5	—	17	30	—	38	
				5.5	—	14	25	—	31	
			150	4.5	—	25	38	—	48	
				5.5	—	19	33	—	41	
Output Disable time	t _{pLZ} t _{pLZ}	R _L = 1 kΩ	50	4.5	—	16	28	—	35	
				5.5	—	14	24	—	30	
Maximum Clock Frequency	f _{MAX}		50	4.5	31	50	—	25	—	
				5.5	37	59	—	30	—	
Input Capacitance	C _{IN}				—	5	10	—	10	pF
Output Capacitance	C _{OUT}				—	10	—	—	—	
Power Dissipation Capacitance	C _{PD(1)}				—	48	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(PD)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8 (\text{per bit})$$

And the total C_{PD} when n pcs. of Flip Flop operate can be gained by the following equation:

$$C_{PD}(\text{total}) = 30 + 18 \cdot n$$

TC74HC375AP/AF

4-BIT D TYPE LATCH

The TC74HC375A is a high speed CMOS D-TYPE LATCH fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


It contains two groups of 2-bit latches controlled by an enable input (G1 • 2 or G3 • 4) and each group can be used in different circuits.

Data applied to the data inputs are transferred to the Q and \bar{Q} outputs when the enable inputs is high. When the enable input is low, the outputs are not affected.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=14ns$ (typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\%V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(opr)=2V\sim 6V$
- Pin and Function Compatible with 74LS375



PIN ASSIGNMENT




TRUTH TABLE

INPUTS		OUTPUTS		FUNCTION
D	G	Q	\bar{Q}	
L	H	L	H	-
H	H	H	L	-
X	L	Q _n	\bar{Q}_n	LATCH

X : Don't care

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC375AP/AF

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$		$T_a=-40 \sim 85^\circ C$		UNIT
				TYP.	LIMIT	LIMIT		
Minimum Pulse Width (G)	t_{WH}		2.0	—	75	95		ns
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Set-up Time	t_s		2.0	—	75	95		
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Hold Time	t_h		2.0	—	0	0		
			4.5	—	0	0		
			6.0	—	0	0		

AC ELECTRICAL CHARACTERISTICS($C_L=15pF, V_{CC}=5V, T_a=25^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	4	8	ns
	t_{THL}					
Propagation Delay Time (DATA-Q, \bar{Q})	t_{PLH}		—	14	20	
	t_{PHL}					
Propagation Delay Time (G-Q, \bar{Q})	t_{PLH} t_{PHL}		—	13	20	

AC ELECTRICAL CHARACTERISTICS($C_L=50pF, Input t_r=t_f=6ns$)


PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$			$T_a=-40 \sim 85^\circ C$		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (DATA-Q, \bar{Q})	t_{PLH} t_{PHL}		2.0	—	60	120	—	150	
			4.5	—	17	24	—	30	
			6.0	—	15	20	—	26	
Propagation Delay Time (G-Q, \bar{Q})	t_{PLH} t_{PHL}		2.0	—	56	120	—	150	
			4.5	—	16	24	—	30	
			6.0	—	14	20	—	26	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		—	55	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 4 (\text{per Latch})$$

SYSTEM DIAGRAM



TC74HC377P/F

TC74HC377P/F OCTAL D-TYPE FLIP-FLOP

The TC74HC377 is high speed CMOS D-TYPE FLIP-FLOP fabricated with silicon C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS Low power dissipation.

These eight flip-flops are controlled by a clock input (CLOCK) and an enable input (\bar{G}). Information signals applied to D inputs are transferred to the Q outputs on the positive-going edge of the clock pulse.

When the enable input (\bar{G}) is held high, each Q output isn't changed.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=55\text{MHz}$ (Typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{PLH}=t_{PHL}$
- Wide Operating Voltage Range V_{CC} (Opr.)= $2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with LSTTL(74LS377)


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.




DIP20(3D20A-P)






MFP20(P20GA-P)

PIN ASSIGNMENT




(TOP VIEW)

TRUTH TABLE

INPUTS			OUTPUTS
\bar{G}	CLOCK	DATA	Q
H	X	X	No Change
L		L	L
L		H	H
X		X	No Change

X ; Don't care

LOGIC DIAGRAM




TC74HC377P/F

INPUT and OUTPUT EQUIVALENT CIRCUIT

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	
Output Voltage	V_{OUT}	0 ~ V_{CC}	
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH}=-4mA$	4.5	4.4	4.5	-	4.4	-	
			$I_{OH}=-5.2mA$	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL}=4mA$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL}=5.2mA$	6.0	-	0.0	0.1	-	0.1	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0	μA	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK - Q)	t _{pLH} t _{pHL}		2.0	-	80	160	-	200	ns
			4.5	-	20	32	-	40	
			6.0	-	17	27	-	34	
Maximum Clock Frequency	f _{MAX}		2.0	6	13	-	5	-	MHz
			4.5	30	50	-	27	-	
			6.0	35	59	-	32	-	
Minimum Pulse Width (CLOCK)	t _{w(H)} t _{w(L)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time (D - CK)	t _s		2.0	-	24	75	-	95	ns
			4.5	-	6	15	-	19	
			6.0	-	5	13	-	16	
Minimum Set-up Time Enable (\bar{G} - CK)	t _s		2.0	-	48	125	-	160	ns
			4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Hold Time	t _h		2.0	-	-	0	-	0	ns
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Input Capacitance	C _{IN}			5	10		10	pF	
Power Dissipation Capacitance	C _{PD} (1)			34					


Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8$$


And the C_{PD} when n pcs of FLIP-FLOP operate, can be gained by following equation. C_{PD}(TOTAL)=22 + 12 × n [pF]

TC74HC377P/F

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(Oper.)}$ TEST CIRCUIT



TC74HC386AP/AF

QUAD EXCLUSIVE OR GATE

The TC74HC386A is a high speed CMOS EXCLUSIVE-OR GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit includes an output buffer, which provides high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd} = 10\text{ns}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 1\ \mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS386



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

TC74HC386P/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0		

AC ELECTRICAL CHARACTERISTICS (C_L = 15pF, V_{CC} = 5V, T_a = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		–	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{pLH}		–	10	17	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a = 25°C			T _a = -40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	–	30	75	–	95	ns
			4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	–	48	100	–	125	ns
			4.5	–	12	20	–	25	
			6.0	–	11	17	–	21	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		–	31	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 (\text{per Gate})$$

TC74HC390AP/AF/AFN

DUAL DECADE COUNTER

The TC74HC390A is a high speed CMOS DUAL DECADE COUNTER LATCH fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It consists of two independent 4-bit counters, each composed of a divide-by-two and a divide-by-five counter. The divide-by-two counter is incremented on the negative going transition of clock A (\overline{CKA}). The divide-by-five counter is incremented on the negative going transition of clock B (\overline{CKB}). The counter can be cascaded to form decade, bi-quinary, or various combinations up to a divide-by-100 counter. When the CLEAR input is set high, the Q outputs are set to low independent of the clock inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{MAX}=84\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA(Min.)}$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range ... V_{CC} (opr.) = 2V~6V
- Pin and Function Compatible with 74LS390




PIN ASSIGNMENT



IEC LOGIC SYMBOL




BLOCK DIAGRAM




TRUTH TABLE

INPUTS			OUTPUTS			
CKA	CKB	CLR	QA	QB	QC	QD
X	X	H	L	L	L	L
$\bar{1}$	X	L	BINARY COUNT UP			
X	$\bar{1}$	L	QUINARY COUNT UP			

SYSTEM DIAGRAM(1/2 package)





ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC} = 2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC} = 4.5\text{V}$)	
		0 ~ 400 ($V_{CC} = 6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$				$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -5.2 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	-	-	-	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$ $I_{OL} = 5.2 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	-	-	-	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or GND}$	6.0	-	-	4.0	-	40.0		

TC74HC390AP/AF/AFN

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(H)}$ $t_{W(L)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (CLR)	$t_{W(H)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Removal Time	t_{rem}		2.0	—	25	30	
			4.5	—	5	6	
			6.0	—	5	5	
Clock Frequency (CKA)	f		2.0	—	6	5	
			4.5	—	32	26	
			6.0	—	38	31	
Clock Frequency (CKB)	f		2.0	—	6	5	
			4.5	—	31	25	
			6.0	—	36	29	

AC ELECTRICAL CHARACTERISTICS ($C_L=15pF, V_{CC}=5V, T_a=25°C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		—	4	8	ns
Propagation Delay Time (CKA-QA)	t_{pLH} t_{pHL}		—	10	20	
Propagation Delay Time (CKA-QC)	t_{pLH} t_{pHL}	QA connected to \overline{CKB}	—	29	51	
Propagation Delay Time (CKB-QB, QD)	t_{pLH} t_{pHL}		—	12	22	
Propagation Delay Time (CKB-QC)	t_{pLH} t_{pHL}		—	17	32	
Propagation Delay Time (CLR-Qn)	t_{pHL}		—	12	26	
Maximum Clock Frequency (CKA)	f_{MAX}		35	84	—	MHz
Maximum Clock Frequency (CKB)	f_{MAX}		33	65	—	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (CKA-QA)	t _{pLH} t _{pHL}		2.0	—	39	120	—	150	
			4.5	—	13	24	—	30	
			6.0	—	11	20	—	26	
Propagation Delay Time (CKA-QC)	t _{pLH} t _{pHL}	QA connected to CKB	2.0	—	102	290	—	365	
			4.5	—	34	58	—	73	
			6.0	—	29	49	—	62	
Propagation Delay Time (CKB-QB, QD)	t _{pLH} t _{pHL}		2.0	—	45	130	—	165	
			4.5	—	15	26	—	33	
			6.0	—	13	22	—	28	
Propagation Delay Time (CKB-QC)	t _{pLH} t _{pHL}		2.0	—	63	185	—	165	
			4.5	—	21	37	—	33	
			6.0	—	18	31	—	28	
Propagation Delay Time (CLR-Qn)	t _{pHL}		2.0	—	45	150	—	190	
			4.5	—	15	30	—	38	
			6.0	—	13	26	—	32	
Maximum Clock Frequency (CKA)	f _{MAX}		2.0	6	20	—	5	—	MHz
			4.5	32	77	—	26	—	
			6.0	38	90	—	31	—	
Maximum Clock Frequency (CKB)	f _{MAX}		2.0	6	15	—	5	—	
			4.5	31	60	—	25	—	
			6.0	36	70	—	29	—	
Input Capacitance	C _{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		—	44	—	—	—		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2(\text{per Counter})$$

TC74HC393AP/AF/AFN

DUAL BINARY COUNTER

The TC74HC393A is a high speed CMOS 4-BIT BINARY COUNTER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


It contains two independent counter circuits in one package, so that counting or frequency division of eight binary bits can be achieved with one IC.

This device changes state on the negative going transition of the $\overline{\text{CLOCK}}$ pulse. The counter can be reset to "0" (Q0~Q3="L") by a high at the CLEAR input regardless of other inputs.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{\text{MAX}}=72\text{MHz}(\text{Typ.})$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}} 28\% V_{\text{CC}}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{\text{OH}}|=I_{\text{OL}}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{\text{PLH}} \approx t_{\text{PHL}}$
- Wide Operating Voltage Range $V_{\text{CC}}(\text{opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS393



PIN ASSIGNMENT



IEC LOGIC SYMBOL




TRUTH TABLE


INPUTS		OUTPUTS			
CK	CLR	QA	QB	QC	QD
X	H	L	L	L	L
\bar{f}	L	COUNT UP			
f	L	NO CHANGE			

X : Don't care

TIMING CHART



SYSTEM DIAGRAM



TC74HC393AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, T_a=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		–	4	8	ns
Propagation Delay Time (CLOCK–QA)	t _{pLH} t _{pHL}		–	12	20	
Propagation Delay Time (CLOCK–QB)	t _{pLH} t _{pHL}		–	16	31	
Propagation Delay Time (CLOCK–QC)	t _{pLH} t _{pHL}		–	21	38	
Propagation Delay Time (CLOCK–QD)	t _{pLH} t _{pHL}		–	25	46	
Propagation Delay Time (CLEAR–Q _n)	t _{pHL}		–	15	26	
Maximum Clock Frequency	f _{MAX}		35	72	–	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =–40 ~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t _{TLH} t _{THL}		2.0	–	25	75	–	95
			4.5	–	7	15	–	19
			6.0	–	6	13	–	16
Propagation Delay Time (CLOCK–QA)	t _{pLH} t _{pHL}		2.0	–	45	120	–	150
			4.5	–	15	24	–	30
			6.0	–	13	20	–	26
Propagation Delay Time (CLOCK–QB)	t _{pLH} t _{pHL}		2.0	–	60	180	–	225
			4.5	–	20	36	–	45
			6.0	–	17	31	–	38
Propagation Delay Time (CLOCK–QC)	t _{pLH} t _{pHL}		2.0	–	80	220	–	275
			4.5	–	25	44	–	55
			6.0	–	21	37	–	47
Propagation Delay Time (CLOCK–QD)	t _{pLH} t _{pHL}		2.0	–	100	260	–	325
			4.5	–	30	52	–	65
			6.0	–	26	44	–	55
Propagation Delay Time (CLEAR–Q _n)	t _{pHL}		2.0	–	55	150	–	190
			4.5	–	18	30	–	38
			6.0	–	15	26	–	33
Maximum Clock Frequency	f _{MAX}		2.0	6	22	–	5	–
			4.5	32	67	–	27	–
			6.0	38	77	–	32	–
Input Capacitance	C _{IN}		–	5	10	–	10	pF
Power Dissipation Capacitance	C _{PD(1)}		–	40	–	–	–	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ODP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC423P/F

TC74HC423P/F DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR


The TC74HC423 is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. There are two trigger inputs. One is A INPUT (Negative-edge input), another is B INPUT (Positive-edge input). These inputs are valid for slow rising/falling signal ($t_r=t_f=1 \text{ sec}$). Because of schmitt-trigger input function. After triggering, Output keeps MONO STABLE STATE for the time period determined by external resistor Rx and by external capacitor Cx. "L" level \overline{CL} input breaks this STABLE STATE. Next coming new trigger in MONO STABLE period is effective, and make MONO STABLE period longer. Limitation for Cx and Rx is as follows.

- External capacitor Cx No limitation
- External resistor Rx $V_{CC} = 2.0V$ from $5K\Omega$ to $1M\Omega$
 $V_{CC} \geq 3.0V$ from $1K\Omega$ to $1M\Omega$


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=28\text{ns}$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation
 Standby State $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
 Active State $I_{CC}=200\mu\text{A}$ (Typ.) at $V_{CC}=5V$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH}\neq t_{pHL}$
- Wide Output Pulse Width Range ... $t_w(\text{OUT})=120\text{ns} \sim 60\mu\text{s}$
 over at $V_{CC}=4.5V$



DIP16(3D16A-P)




MFP16(F16GC-P)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

PIN ASSIGNMENT




TRUTH TABLE

INPUTS			OUTPUTS		NOTE
A	B	\overline{CL}	Q	\overline{Q}	
	H	H			OUTPUT ENABLE
X	L	H	L	H	INHIBIT
H	X	H	L	H	INHIBIT
L		H			OUTPUT ENABLE
X	X	L	L	H	INHIBIT

X : DON'T CARE

BLOCK DIAGRAM



- Note (1) Cx, Rx, Dx are external electric parts. Capacitor, resistor and diode.
 (2) External diode Dx (CRAMPING DIODE)

External capacitor is charged to VCC level in the state of waiting, i.e. in no trigger state. Supply voltage is turned off then Cx is discharged mainly through internal (parasitic) diode. See figure.

If Cx is sufficiently large and VCC falls down rapidly, there will be some possibility of damaging IC by rushing current or latch-up. If capacitance of voltage supply filter is large enough and VCC falls down slowly, the rushing current is automatically limited and avoid the damaging of IC. The maximum value of forward current of parasitic diode is ±20mA. In the case of large Cx, limitation of falling down time of voltage supply is as follows


$$t_f \geq (V_{CC} - 0.7) \cdot C_x / 20mA$$

(t_f is the time from voltage supply turning of to level of voltage supply becoming 0.4 VCC)


In the case of "system is not satisfy the above condition", external CRAMPING DIODE is needed for protecting IC from rushing current. See figure.

TC74HC423P/F

SYSTEM DIAGRAM



TIMING CHART



FUNCTIONAL DESCRIPTION

(1) Stand-by state

External capacitor is fully charged to V_{CC} level in stand-by state. That means, before triggering, Qp, Qn transistors (connected to Rx/Cx node) are in off state. Two comparators that relate to timing of pulse, and two reference voltage suppliers stop their operations. The total supply current is only leakage current.

(2) Trigger operation

Trigger is effective in following two cases. Under the condition \bar{A} INPUT is "L" level and B INPUT has falling down signal. Under the condition B INPUT is "H" level and \bar{A} INPUT has rising up signal. After trigger effective, comparators of C1 and C2 start operating, and Qn transistor is turned on. Then the charge of external capacitor discharges through Qn transistor. The voltage level of Rx/Cx node becomes lower. If voltage level of Rx/Cx falls to the internal reference voltage V_{refL} , output of comparator C1 becomes "L". That means flip-flop is reset and Qn transistor turns off. At that moment C1 stops but C2 continues its operating.

After turning off of Qn transistor, the voltage of Rx/Cx starts rising with the time constant of external capacitor Cx and resistor Rx. By triggering, output Q becomes "H" level, after some delay time of internal F/F and gate. It keeps "H" level even in the voltage level of Rx/Cx changed from falling to rising. When it reaches to the internal reference voltage V_{refH} , output of comparator C2 becomes "L" level and Q output becomes "L" and comparator C2 stops its operations. That means, after triggering the voltage level of Rx/Cx becomes V_{refH} , IC keeps its MONO STABLE STATE. In the case Cx·Rx are large enough and it could be ignored the discharge time of capacitor and delay in IC, the width of output pulse $t_w(OUT)$ is as follows.

$$t_w(OUT) = 0.46 \quad Cx \cdot Rx$$

(3) Re-trigger operation

In the case another new trigger in MONO STABLE STATE, the trigger is effective, if IC is in the condition charging capacitor. And the voltage level of Rx/Cx falls down to V_{refL} level again. So that output Q keeps "H" level when next trigger comes in shorter time period than designed period by Cx Rx. In the case 2nd trigger is very close to previous trigger, trigger is not effective, if 2nd trigger comes in the discharge cycle. The minimum time for effective 2nd trigger $t_{rr}(min.)$ depends on V_{CC} and Cx.

(4) Reset operation


\bar{CL} is normally "H". If \bar{CL} is "L", trigger is not effective because of Q output becomes "L" and trigger control F/F is reset. And also transistor Qp is turned on and Cx is charged rapidly to V_{CC} level. This means if \bar{CL} input becomes "L", IC becomes waiting state both in operating and non-operating state.

TC74HC423P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time (C _L Only)	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns
External Capacitor	C _x	No Limitation	F
External Resistor (V _{CC} =2.0V) (V _{CC} ≥3.0V)	R _x	5K ~ 1M 1K ~ 1M	Ω

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C				T _a =-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-		
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5		
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage (Q, \bar{Q} Output)	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
			I _{OH} =-1mA	4.5	4.4	4.5	-	4.4	-	
			I _{OH} =-5.2mA	6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage (Q, \bar{Q} Output)	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	
			I _{OL} =4mA	4.5	-	0.0	0.1	-	0.1	
			I _{OL} =5.2mA	6.0	-	0.0	0.1	-	0.1	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
R/C Terminal Off-State Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.5	-	±5.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		
Active-State * Supply Current	I _{CC} '	V _{IN} =V _{CC} or GND R/C _{ext} =0.5V _{CC}	2.0	-	40	120	-	160	μA	
			4.5	-	0.1	0.3	-	0.4	mA	
			6.0	-	0.2	0.6	-	0.8	mA	

* : Per Circuit

AC ELECTRICAL CHARACTERISTICS ($t_r=t_f=6ns$, $C_L=50pF$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (\bar{A} , B - Q, \bar{Q})	t_{pLH} t_{pHL}		2.0	-	124	240	-	300	
			4.5	-	31	48	-	60	
			6.0	-	26	41	-	51	
Propagation Delay Time (\overline{CLR} - Q, \bar{Q})	t_{pLH} t_{pHL}		2.0	-	100	195	-	245	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	
Minimum Pulse Width (\bar{A} , B)	$t_w(H)$ $t_w(L)$		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Clear Pulse Width	$t_w(L)$		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Clear Removal Time	t_{rem}		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Output Pulse Width Error Between Circuits In Same Package	ΔT_{wOUT}		-	± 1	-	-	-	%	
Minimum Retrigger Time	t_{rr}	Cx=100pF Rx=1k Ω	4.5	-	74	-	-	-	ns
			6.0	-	63	-	-	-	
		Cx=0.01uF Rx=1k Ω	4.5	-	1.1	-	-	-	μs
			6.0	-	1.0	-	-	-	
Minimum Output Pulse Width	T_{out} (MIN)	Cx=0 Rx=1k Ω	4.5	-	118	-	-	ns	
Output Pulse Width	T_{out}	Cx=100pF Rx=10k Ω	4.5	-	1.0	-	-	μs	
		Cx=0.1uF Rx=100k Ω	4.5	-	4.7	-	-	ms	
Input Capacitance	C_{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD}(1)$		-	113	-	-	-		


Note(1): C_{pd} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC'} \cdot Duty / 100 + I_{CC} / 2 \quad (\text{per monostable})$$


($I_{CC'}$: Active Supply Current) (Duty: %)

TC74HC423P/F


OUTPUT PULSE WIDTH CONSTANT, K-SUPPLY VOLTAGE




$I_{CC(opr.)}$ TEST WAVEFORM




SWITCHING CHARACTERISTICS TEST WAVEFORM



$t_{wOUT} - C_x$ CHARACTERISTICS (TYP.)



$t_{rr} - V_{CC}$ CHARACTERISTICS (TYP.)



TC74HC540AP/AF TC74HC541AP/AF

OCTAL BUS BUFFER

TC74HC540AP/AF INVERTING, 3-STATE OUTPUTS

TC74HC541AP/AF NON-INVERTING, 3-STATE OUTPUTS

The TC74HC540A/TC74HC541A are high speed CMOS OCTRAL BUS BUFFERs fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


The TC74HC540A is a non-inverting type, and the TC74HC541A is an inverting type.

When either $\bar{G}1$ or $\bar{G}2$ are high, the terminal outputs are in the high-impedance state.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=10\text{ns}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS540/541




TRUTH TABLE


INPUTS			OUTPUTS	
$\bar{G}1$	$\bar{G}2$	A_n	Y_n^*	\bar{Y}_n^*
H	X	X	Z	Z
X	H	X	Z	Z
L	L	H	H	L
L	L	L	L	H

X : Don't Care
Z : High Impedance
* : Y_n HC541A
 \bar{Y}_n HC540A

PIN ASSIGNMENT



IEC LOGIC SYMBOL



TC74HC540AP/AF TC74HC541AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
		$I_{OH} = -7.8 \text{ mA}$	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 6 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
		$I_{OL} = 7.8 \text{ mA}$	6.0	-	0.18	0.26	-	0.33		
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{TIL}		50	2.0	-	25	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	10	-	13	
Propagation Delay Time	t_{pLH}		50	2.0	-	36	90	-	115	
				4.5	-	12	18	-	23	
				6.0	-	10	15	-	20	
	t_{pHL}		150	2.0	-	51	130	-	165	
				4.5	-	17	26	-	33	
				6.0	-	14	22	-	28	
Output Enable time	t_{pZL}	$R_L = 1\ k\Omega$	50	2.0	-	45	125	-	155	
				4.5	-	14	25	-	31	
				6.0	-	12	21	-	26	
	t_{pZH}		150	2.0	-	60	165	-	205	
				4.5	-	19	33	-	41	
				6.0	-	16	28	-	35	
Output Disable time	t_{pLZ} t_{pHZ}	$R_L = 1\ k\Omega$	50	2.0	-	40	125	-	155	
				4.5	-	16	25	-	31	
				6.0	-	14	21	-	26	
Input Capacitance	C_{IN}				-	5	10	-	10	pF
Output Capacitance	C_{OUT}				-	10	-	-	-	
Power Dissipation Capacitance	$C_{PD(1)}$		TC74HC540A			-	32	-	-	
		TC74HC541A			-	35	-	-	-	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OPP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8(\text{per bit})$$

TC74HCT540P/F TC74HCT541P/F

TC74HCT540P/F OCTAL BUS BUFFER WITH INVERTED 3-STATE OUTPUTS
TC74HCT541P/F OCTAL BUS BUFFER WITH NONINVERTED 3-STATE OUTPUTS

The TC74HCT540 and TC74HCT541 are high speed CMOS OCTAL BUS BUFFER fabricated with silicon gate C²MOS technology.

This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HCT540 is non-inverting type. The TC74HCT541 is inverting type. If either $\overline{G1}$ or $\overline{G2}$ are high, the terminal outputs are in the high-impedance state. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=13ns(T540)$ at $V_{CC}=5V$
 $16ns(T541)$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^\circ C$
- Compatible with TTL outputs $V_{IH}=2V(Min.)$
 $V_{IL}=0.8V(Max.)$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6mA(Min.)$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Pin and Function Compatible with 74LS540/541


NOTICE FOR APPLICATION

It is prohibited to apply a signal to a bus terminal when it is in output mode.
And when a bus terminal is floating (high impedance state), it is requested to fix the input level by means of external pull down or pull up resistor or BUS TERMINATOR IC (TC40117BP).


TRUTH TABLE

INPUTS			OUTPUTS	
$\overline{G1}$	$\overline{G2}$	A_n	Y_n^*	\overline{Y}_n^*
H	X	X	Z	Z
X	H	X	Z	Z
L	L	H	L	L
L	L	L	L	H


X: Don't Care
Z: High Impedance
*: Y_n HCT541
 \overline{Y}_n HCT540



PIN ASSIGNMENT (TOP VIEW)



CIRCUIT DIAGRAM (Per Circuit)



ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_D	500 (DIP)* 180 (MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	$4.5 \sim 5.5$	V
Input Voltage	V_{IN}	$0 \sim V_{CC}$	V
Output Voltage	V_{OUT}	$0 \sim V_{CC}$	V
Operating Temperature	T_{opr}	$-40 \sim 85$	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	$0 \sim 500$	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HCT540P/F

TC74HCT541P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		4.5	2.0	-	-	2.0	-	V	
			5.5							
Low-Level Input Voltage	V _{IL}		4.5	-	-	0.8	-	0.8	V	
			5.5							
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	4.5	4.4	4.5	-	4.4	-	V
			I _{OH} =-6mA	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	4.5	-	0.0	0.1	-	0.1	V
			I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	5.5	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	5.5	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	5.5	-	-	4.0	-	40.0		
	I _C	Per Input: V _{IN} =2.4V or 0.5V Other Input: V _{CC} or GND	5.5	-	-	2.0	-	2.9	mA	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH}		4.5	-	7	12	-	15	ns
	t _{THL}								
Propagation Delay Time	t _{pLH}	TC74HCT540	4.5	-	16	26	-	32	
	t _{pHL}								
Propagation Delay Time	t _{pLH}	TC74HCT541	4.5	-	19	30	-	36	
	t _{pHL}								
Output Enable Time	t _{pLZ}	R _L =1kΩ	4.5	-	23	36	-	44	
	t _{pZH}								


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	4.5	-	23	33	-	39	ns
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Output Capacitance	C _{OUT}			-	10	-	-	-	
Power Dissipation Capacitance	C _{PD} (1)	TC74HCT540		-	37	-	-	-	
		TC74HCT541		-	39	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \quad (\text{per Gate})$$

SWITCHING CHARACTERISTICS TEST CIRCUIT AND WAVEFORM



TC74HCT540P/F TC74HCT541P/F

ICC(0pr.) TEST CIRCUIT



TC74HC563AP/AF TC74HC573AP/AF

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT TC74HC563AP/AF INVERTING TC74HC573AP/AF NON-INVERTING

The TC74HC563A and TC74HC573A are high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a latch enable input (LE) and a output enable input (\overline{OE}).


When the \overline{OE} input is high, the eight outputs are in a high impedance state.

The TC74HC563A has inverting outputs, and TC74HC573A has non-inverting outputs.



All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=13ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}$ (Min.)
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6mA$ (Min.)
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range V_{CC} (opr.)= $2V\sim 6V$
- Pin and Function Compatible with 74LS563/573



PIN ASSIGNMENT




TRUTH TABLE

INPUTS			OUTPUTS	
\overline{OE}	LE	D	Q(HC573A)	\overline{Q} (HC563A)
H	X	X	Z	Z
L	L	X	Q_n	\overline{Q}_n
L	H	L	L	H
L	H	H	H	L

X : Don't Care
Z : High Impedance
 $Q_n(\overline{Q}_n)$: Q(\overline{Q}) outputs are latched at the time when the LE input is taken to a low logic level.


TC74HC563AP/AF TC74HC573AP/AF

IEC LOGIC SYMBOL




SYSTEM DIAGRAM

TC74HC563A



TC74HC573A



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
			6.0	-	-	±0.1	-	±1.0		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC563AP/AF

TC74HC573AP/AF

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (LE)	$t_{W(H)}$		2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time (Data)	t_s		2.0	-	50	65	
			4.5	-	10	13	
			6.0	-	9	11	
Minimum Hold Time (Data)	t_h		2.0	-	5	5	
			4.5	-	5	5	
			6.0	-	5	5	

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	2.0	-	20	60	-	75	ns
				4.5	-	6	12	-	15	
				6.0	-	5	10	-	13	
Propagation Delay Time (LE-Q, \bar{Q})	t_{PLH}		50	2.0	-	50	115	-	145	
				4.5	-	15	23	-	29	
				6.0	-	13	20	-	25	
	t_{pHL}		150	2.0	-	60	155	-	195	
				4.5	-	20	31	-	39	
				6.0	-	17	26	-	33	
Propagation Delay Time (D-Q, \bar{Q})	t_{pLH}		50	2.0	-	42	110	-	140	
				4.5	-	14	22	-	28	
				6.0	-	12	19	-	24	
	t_{pHL}		150	2.0	-	57	150	-	190	
				4.5	-	19	30	-	38	
				6.0	-	16	26	-	32	
Output Enable time	t_{pZL}	$R_L = 1 k\Omega$	50	2.0	-	55	140	-	175	
				4.5	-	17	28	-	35	
				6.0	-	14	24	-	30	
	t_{pZH}		150	2.0	-	66	180	-	225	
				4.5	-	22	36	-	45	
				6.0	-	19	31	-	38	
Output Disable time	t_{pLZ} t_{pHZ}	$R_L = 1 k\Omega$	50	2.0	-	40	125	-	155	
				4.5	-	17	25	-	31	
				6.0	-	15	21	-	26	
Input Capacitance	C_{IN}				-	5	10	-	10	pF
Output Capacitance	C_{OUT}				-	10	-	-	-	
Power Dissipation	$C_{PD(1)}$	TC74HC563A			-	49	-	-	-	
Capacitance		TC74HC573A			-	51	-	-	-	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 (\text{per Latch})$$

And the total C_{PD} when n pcs. of Latch operate can be gained by the following equation:

$$C_{PD(\text{total})} = 33 + 16 \cdot n \quad (\text{TC74HC563A})$$

$$C_{PD(\text{total})} = 33 + 18 \cdot n \quad (\text{TC74HC573A})$$

TC74HCT563P TC74HCT573P

OCTAL D-TYPE LATCH WITH 3-STATE OUTPUT (TTL INPUT LEVEL)

TC74HCT563P INVERTING

TC74HCT573P NON-INVERTING

The TC74HCT563 and TC74HCT573 are high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate CMOS technology.

These devices may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These 8-bit D-type latches are controlled by a latch enable input(LE) and a output enable input(\overline{OE}). While the LE input is held in high level, the Q outputs will follow the data input precisely or inversely. When the LE is take low, the Q outputs will be latched precisely or inversely at the logic level of D input data. While the \overline{OE} input is at low level, the eight outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state.

The application designer has a choice of combination of inverting and non-inverting outputs. The three-state output configuration and the wide choice of outline will make the bus-organized system simple. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd}=20ns(Typ.) (V_{CC}=5V)$
- Low Power Dissipation $I_{CC}=4\mu A(Max.) (T_a=25^\circ C)$
- Compatible with TTL outputs $V_{IH}=2V(Min.)$,
 $V_{IL}=0.8V(Max.)$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6mA$
- Pin and Function Compatible with 74LS563/573

TRUTH TABLE

INPUTS			OUTPUTS	
\overline{OE}	LE	D	Q (HCT573)	\overline{Q} (HCT563)
H	X	X	HZ	HZ
L	L	X	Q_n	\overline{Q}_n
L	H	L	L	H
L	H	H	H	L

X : DON'T CARE
HZ : HIGH IMPEDANCE


Q_n : Q/\overline{Q} OUTPUTS ARE LATCHED AT THE TIME WHEN THE LE INPUT IS TAKEN LOW LOGIC LEVEL.




DIP20(3D20A-P)

PIN ASSIGNMENT (TOP VIEW)

TC74HCT563




TC74HCT573



TC74HCT563P TC74HCT573P

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS


CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage Range	V_{CC}	-0.5~7	V
DC Input Voltage	V_{IN}	-0.5~ $V_{CC}+0.5$	V
Bus Terminal Voltage	$V_{I/O}$	-0.5~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	-65~150	$^{\circ}C$
Lead Temperature (10 sec)	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	4.5 ~ 5.5	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 500 (V _{CC} =4.5V)	ns

INPUT and OUTPUT
EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V _{IH}		4.5 ≥ 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V _{IL}		4.5 ≥ 5.5	-	-	0.8	-	0.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	4.5	4.4	4.5	-	4.4		-
			I _{OH} =-6mA	4.5	4.18	4.31	-	4.13		-
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	4.5	-	0.0	0.1	-	0.1	
			I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	5.5	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	5.5	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	5.5	-	-	4.0	-	40.0		
Supply Current	I _C	Per input: V _{IN} =2.4V or 0.5V Other input: V _{CC} or GND	5.5	-	-	2.0	-	2.9	mA	

TC74HCT563P

TC74HCT573P

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)





PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		4.5	-	7	12	-	19	ns
Propagation Delay Time (LE - Q, \bar{Q})	t _{pLH} t _{pHL}		4.5	-	24	35	-	44	
Propagation Delay Time (D - Q, \bar{Q})	t _{pLH} t _{pHL}		4.5	-	22	35	-	44	
Minimum Pulse Width (LE)	t _{w(H)}		4.5	-	8	15	-	19	
Minimum Set-up Time	t _s		4.5	-	2	10	-	13	
Minimum Hold Time	t _h		4.5	-	-	5	-	5	
3-State Output Enable Time	t _{pZL} t _{pZH}	R _L =1kΩ	4.5	-	18	35	-	44	
3-State Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	4.5	-	26	37	-	46	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Output Capacitance	C _{OUT}			-	10	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}	TC74HCT563		-	41	-	-	-	
		TC74HCT573		-	41	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).

Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \quad (\text{per Latch})$$

SWITCHING CHARACTERISTICS TEST WAVEFORM




(NOTE)

EACH FLIP-FLOP SHALL BE SET HIGH WHEN SWITCH IS CONNECTED TO GND LINE AND IT SHALL BE SET LOW WHEN SWITCH IS CONNECTED TO V_{CC} LINE.

TC74HCT563P TC74HCT573P

$I_{CC}(\text{Opr.})$ TEST CIRCUIT



TC74HC564AP/AF TC74HC574AP/AF

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT TC74HC564AP/AF INVERTING TC74HC574AP/AF NON-INVERTING

The TC74HC564A and HC574A are high speed CMOS OCTAL FLIP-FLOPs with 3-STATE OUTPUT fabricated with silicon gate CMOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


These 8-bit D-type flip-flops are controlled by a clock input (CK) and an output enable input (\overline{OE}).

The TC74HC564A has inverting outputs, and the TC74HC574A has non-inverting outputs.



All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=62\text{MHz}$ (Typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}$ (Min.)
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS564/574



PIN ASSIGNMENT




TRUTH TABLE

INPUTS			OUTPUTS	
\overline{OE}	CK	D	Q(574A)	\overline{Q} (564A)
H	X	X	Z	Z
L		X	Q_n	\overline{Q}_n
L		L	L	H
L		H	H	L


X : Don't Care
Z : High Impedance
 $Q_n(\overline{Q}_n)$: No Change

TC74HC564P/AF TC74HC574P/AF

IEC LOGIC SYMBOL



SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -6 \text{ mA}$ $I_{OH} = -7.8 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	-	-	-	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 6 \text{ mA}$ $I_{OL} = 7.8 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	-	-	-	-	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	-	-	-	4.0	-	40.0		

TC74HC564AP/AF

TC74HC574AP/AF

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{W(H)}$ $t_{W(L)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (Dn)	t_s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time (Dn)	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	31	24	
			6.0	—	36	28	

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	2.0	—	25	60	—	75	ns
				4.5	—	7	12	—	15	
				6.0	—	6	10	—	13	
Propagation Delay Time (CK-Q, \bar{Q})	t_{pLH} t_{pHL}		50	2.0	—	70	150	—	190	
				4.5	—	20	30	—	38	
				6.0	—	15	26	—	33	
			150	2.0	—	88	190	—	240	
				4.5	—	25	38	—	48	
				6.0	—	19	33	—	41	
Output Enable time	t_{pZL} t_{pZH}	$R_L = 1 k\Omega$	50	2.0	—	48	125	—	155	
				4.5	—	15	25	—	31	
				6.0	—	12	21	—	26	
			100	2.0	—	60	165	—	205	
				4.5	—	20	33	—	41	
				6.0	—	16	28	—	35	
Output Disable time	t_{pLZ} t_{pHZ}	$R_L = 1 k\Omega$	50	2.0	—	34	125	—	155	
				4.5	—	17	25	—	31	
				6.0	—	15	21	—	26	
Maximum Clock Frequency	f_{MAX}		50	2.0	6	17	—	5	—	
				4.5	31	50	—	24	—	
				6.0	36	59	—	28	—	
Input Capacitance	C_{IN}				—	5	10	—	10	pF
Output Capacitance	C_{OUT}				—	10	—	—	—	
Power Dissipation Capacitance	$C_{PD(1)}$				—	54	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OPD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8(\text{per bit})$$

And the total C_{PD} when n pcs. of Flip Flop operate can be gained by the following equation:

$$C_{PD}(\text{total}) = 39 + 15 \cdot n$$

TC74HCT564P TC74HCT574P

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT (TTL INPUT LEVEL)

TC74HCT564P INVERTING




TC74HCT574P NON-INVERTING

The TC74HCT564 and TC74HCT574 are high speed CMOS OCTAL FLIP-FLOP with 3-STATE OUTPUT fabricated with silicon gate C²MOS technology. These devices may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels. These ICs achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These 8-bit D-type flip-flops are controlled by a clock input(CK) and a output enable input(\overline{OE}). On the positive transition of clock, the Q outputs will be set precisely (HCT574) or inversely (HCT564) to the logic state that were setup at the D inputs. While the \overline{OE} input is at low level, the eight outputs will be in a normal logic state (high or low logic level), and while high level, the outputs will be in a high impedance state. The output control does not affect the internal operation of flip-flops. That is, the old data can be retained or the new data can be entered even while the outputs are off. The application engineer has a choice of combination of inverting and non-inverting outputs. The 3-state output configuration and the wide choice of outline will make the bus-organized systems simple. All inputs are equipped with protection circuit against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=41MHz(Typ.) (V_{CC}=5V)$
- Low Power Dissipation $I_{CC}=4\mu A(Max.) (T_a=25^\circ C)$
- Compatible with TTL outputs $V_{IH}=2V(Min.)$,
 $V_{IL}=0.8V(Max.)$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6mA(Min.)$
- Pin and Function Compatible with 74LS564/574

TRUTH TABLE


INPUTS			OUTPUTS	
\overline{OE}	CK	D	Q (HCT574)	\overline{Q} (HCT564)
H	X	X	HZ	HZ
L		X	Q _n	Q _n
L		L	L	H
L		H	H	L

X : DON'T CARE
HZ : HIGH IMPEDANCE
Q_n : NO CHANGE




PIN ASSIGNMENT (TOP VIEW)

TC74HCT564




TC74HCT574



TC74HCT564P TC74HCT574P

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage Range	V _{CC}	-0.5~7	V
DC Input Voltage	V _{IN}	-0.5~V _{CC} +0.5	V
Bus Terminal Voltage	V _{I/O}	-0.5~V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _O UT	±35	mA
DC V _{CC} /Ground Current	I _{CC}	±70	mA
Power Dissipation	P _D	500*	mW
Storage Temperature	T _{stg}	-65~150	°C
Lead Temperature (10 sec)	T _L	300	°C


* 500mW in the range of
T_a=-40°C~65°C and from
T_a=65°C up to 85°C derating
factor of -10mW/°C shall be
applied until 300mW.

TC74HCT564P TC74HCT574P

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	4.5 ~ 5.5	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 500	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40\sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		4.5 2 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V_{IL}		4.5 2 5.5	-	-	0.8	-	0.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	4.5	4.4	4.5	-	4.4		-
			$I_{OH}=-6\text{mA}$	4.5	4.18	4.31	-	4.13		-
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	4.5	-	0.0	0.1	-		0.1
			$I_{OL}=6\text{mA}$	4.5	-	0.17	0.26	-		0.33
3-State Output Off-State Current	I_{OZ}	$V_{IN}=V_{IH}$ or V_{IL} $V_{OUT}=V_{CC}$ or GND	5.5	-	-	± 0.5	-	± 5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	5.5	-	-	± 0.1	-	± 1.0		
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	5.5	-	-	4.0	-	40.0		
Supply Current	I_C	Per input: $V_{IN}=2.4\text{V}$ or 0.5V	5.5	-	-	2.0	-	2.9	mA	
		Other input: V_{CC} or GND								

TC74HCT564P

TC74HCT574P

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t_{TLH}		4.5	-	7	12	-	ns
	t_{THL}						15	
Propagation Delay Time (CLOCK - Q)	t_{PLH}		4.5	-	26	41	-	ns
	t_{PHL}						51	
Maximum Clock Frequency	f_{MAX}		4.5	25	38	-	20	MHz
Minimum Pulse Width (CLOCK)	$t_w(H)$		4.5	-	8	15	-	ns
	$t_w(L)$						19	
Minimum Set-up Time	t_s		4.5	-	1	10	-	13
Minimum Hold Time	t_h		4.5	-	-	5	-	5
3-State Output Enable Time	t_{pZL}	$R_L=1k\Omega$	4.5	-	18	35	-	ns
	t_{pZH}						44	
3-State Output Disable Time	t_{pLZ}	$R_L=1k\Omega$	4.5	-	26	37	-	ns
	t_{pHZ}						46	
Input Capacitance	C_{IN}			-	5	10	-	pF
Output Capacitance	C_{OUT}			-	10	-	-	
Quiescent Supply Current	$C_{PD}(1)$	TC74HCT564		-	60	-	-	pF
		TC74HCT574		-	57	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).

Average operating current can be obtained by the equation hereunder.


$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 \quad (\text{per Flip-Flop})$$

And the C_{PD} when N pcs of FLIP-FLOP operate, can be gained by the following equation.

$$C_{PD(TOTAL)} = 40 + 20 \times N \text{ [pF]} \quad (\text{TC74HCT564})$$


$$C_{PD(TOTAL)} = 37 + 20 \times N \text{ [pF]} \quad (\text{TC74HCT574})$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HCT564P TC74HCT574P

ICC(Opr.) TEST CIRCUIT



TC74HC590P

TC74HC590P 8-BIT BINARY COUNTER/REGISTER WITH 3-STATE OUTPUTS

The TC74HC590 is a high speed CMOS 8-bit counter/register fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal counter counts at positive edge of Counter Clock (CCK) when Counter Clock Enable ($\overline{\text{CCKEN}}$) is held "L" level. If Counter Clear ($\overline{\text{CCLR}}$) is held "L", the internal counter is cleared asynchronous to clock. Data of the internal counter are loaded to register at positive edge of Register Clock (RCK) and Outputs are controlled by Enable Control ($\overline{\text{G}}$). All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES

- High Speed $f_{\text{MAX}}=36\text{MHz}(\text{Typ.})$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}}=28\% V_{\text{CC}}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads (For RCO)
15 LSTTL Loads (For QA ~ QH)
- Symmetrical Output Impedance $|I_{\text{OH}}|=I_{\text{OL}}=6\text{mA}(\text{Min.})$
For QA ~ QH Output
 $|I_{\text{OH}}|=I_{\text{OL}}=4\text{mA}(\text{Min.})$ For RCO Output
- Balanced Propagation Delays $t_{\text{PLH}}=t_{\text{PHL}}$
- Wide Operating Voltage Range $V_{\text{CC}}(\text{Opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with LSTTL (74LS590)

ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{\text{CC}}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{\text{CC}}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35 for QA ~ QH ± 20 for RCO	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_{D}	500*	mW
Storage Temperature	T_{STG}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_{L}	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.







DIP16(3D16A-P)

PIN ASSIGNMENT



TC74HC590P

TRUTH TABLE


INPUTS					FUNCTION
\bar{G}	RCK	\overline{CCLR}	\overline{CCKEN}	CCK	
H	X	X	X	X	Q OUTPUTS DISABLE
L	X	X	X	X	Q OUTPUTS ENABLE
X		X	X	X	COUNTER DATA IS STORED INTO REGISTER.
X		X	X	X	REGISTER STATE IS NOT CHANGED.
X	X	L	X	X	COUNTER CLEAR
X	X	H	L		ADVANCE ONE COUNT.
X	X	H	L		NO COUNT
X	X	H	H	X	NO COUNT

X: Don't care


$$RCO = QA' \cdot QB' \cdot QC' \cdot QD' \cdot QE' \cdot QF' \cdot QG' \cdot QH'$$

(QA' ~ QH': Internal outputs of the counter)


BLOCK DIAGRAM



LOGIC DIAGRAM




TIMING CHART



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	
Output Voltage	V_{OUT}	0 ~ V_{CC}	
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		$\overline{QA} \sim \overline{QH}$	$I_{OH}=-6mA$ $I_{OH}=-7.8mA$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				\overline{RCO}	$I_{OH}=-4mA$ $I_{OH}=-5.2mA$	4.5	4.18	4.31	-	
6.0	5.68	5.80	-			5.63	-			
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$			2.0	-	0.0	0.1	-
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	-1	-	0.1	
Low-Level Output Voltage	V_{OL}	$\overline{QA} \sim \overline{QH}$	$I_{OL}=6mA$ $I_{OL}=7.8mA$	4.5	-	0.17	0.26	-	0.33	V
				6.0	-	0.18	0.26	-	0.33	
				\overline{RCO}	$I_{OL}=4mA$ $I_{OL}=5.2mA$	4.5	-	0.17	0.26	
6.0	-	0.18	0.26			-	0.33			
3-State Output Off-State Current	I_{OZ}	$V_{OUT}=V_{CC}$ or GND	6.0			-	-	± 0.5	-	± 5.0
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0		
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC590P

AC ELECTRICAL CHARACTERISTICS ($t_r=t_f=6\text{ns}$, $C_L=50\text{pF}$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q)	t_{TLH}		2.0	-	25	60	-	75	ns
	t_{THL}		4.5	-	7	12	-	15	
			6.0	-	6	10	-	13	
Output Transition Time ($\overline{\text{RCO}}$)	t_{TLH}		2.0	-	30	75	-	95	
	t_{THL}		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time ($\text{CCK} - \overline{\text{RCO}}$)	t_{pLH}		2.0	-	124	240	-	300	
	t_{pHL}		4.5	-	31	48	-	60	
			6.0	-	26	41	-	51	
Propagation Delay Time ($\text{CCLR} - \overline{\text{RCO}}$)	t_{pLH}		2.0	-	104	200	-	250	
			4.5	-	26	40	-	50	
			6.0	-	22	34	-	43	
Propagation Delay Time ($\text{RCK} - \text{Q}$)	t_{pLH}		2.0	-	92	180	-	225	
	t_{pHL}		4.5	-	23	36	-	45	
			6.0	-	20	31	-	38	
Maximum Clock Frequency	f_{MAX}		2.0	4	8	-	3	-	MHz
			4.5	20	32	-	16	-	
			6.0	24	38	-	19	-	
Minimum Pulse Width (CCK , RCK)	$t_{w(H)}$		2.0	-	48	125	-	160	ns
	$t_{w(L)}$		4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Pulse Width ($\overline{\text{CCLR}}$)	$t_{w(L)}$		2.0	-	92	200	-	250	
			4.5	-	23	40	-	50	
			6.0	-	20	34	-	43	
Minimum Removal Time ($\overline{\text{CLEAR}}$)	t_{rem}		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Minimum Set-up Time ($\overline{\text{CCKEN}} - \text{CCK}$)	t_s		2.0	-	40	100	-	125	
			4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Minimum Set-up Time ($\text{CCK} - \text{RCK}$)	t_s		2.0	-	128	245	-	305	
			4.5	-	32	49	-	61	
			6.0	-	27	42	-	52	
Minimum Hold Time	t_h		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
3-State Output Enable Time	t_{pZL}	$R_L=1\text{k}\Omega$	2.0	-	68	135	-	170	
	t_{pZH}		4.5	-	17	27	-	34	
			6.0	-	14	23	-	29	
3-State Output Disable Time	t_{pLZ}	$R_L=1\text{k}\Omega$	2.0	-	88	155	-	195	
	t_{pHZ}		4.5	-	22	31	-	39	
			6.0	-	19	26	-	33	


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			MIN.	TYP.	MAX.	MIN.	MAX.	
Input Capacitance	C _{IN}		-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD} (1)		-	95	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM




TC74HC590P

SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)



$I_{CC(Oper.)}$ TEST WAVEFORM



TC74HC592P

TC74HC592P 8-BIT BINARY COUNTER WITH INPUT REGISTER

The TC74HC592 is a high speed CMOS 8-bit register/counter fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal counter counts at positive edge of Counter Clock (CCK) when Counter Clock Enable ($\overline{\text{CCKEN}}$) is held "L" level.

If Counter clear ($\overline{\text{CCLR}}$) is held "L", the internal counter is cleared asynchronous to clock.

Input A~H are loaded to register at positive edge of Register Clock (RCK), and register outputs are loaded to Counter when Counter Load ($\overline{\text{CLOAD}}$) is held "L" level.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES

- High Speed $f_{\text{MAX}}=38\text{MHz}$ (Typ.) at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}}=28\% V_{\text{CC}}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{\text{OH}}|=I_{\text{OL}}=4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{\text{pLH}}=t_{\text{pHL}}$
- Wide Operating Voltage Range $V_{\text{CC}}(\text{Opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with LSTTL(74LS592)

ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{\text{CC}}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{\text{CC}}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	+50	mA
Power Dissipation	P_{D}	500*	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^\circ\text{C}$
Lead Temperature 10sec	T_{L}	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



DIP16(3D16A-F)

PIN ASSIGNMENT



TC74HC592P

TRUTH TABLE


INPUTS					FUNCTION
RCK	CLOAD	CCLR	CCKEN	CCK	
X	L	H	X	X	REGISTER DATA IS LOADED INTO COUNTER.
X	H	L	X	X	COUNTER CLEAR
	H	H	X	X	THE DATA OF A THRU H INPUTS IS STORED INTO REGISTER
	H	H	X	X	REGISTER STATE IS NOT CHANGED.
X	H	H	L		COUNTER ADVANCES THE COUNT.
X	H	H	L		NO COUNT
X	H	H	H	X	NO COUNT

X: Don't care


$$\overline{RCO} = QA' \cdot QB' \cdot QC' \cdot QD' \cdot QE' \cdot QF' \cdot QG' \cdot QH'$$


(QA' ~ QH'; Internal outputs of the counter)

BLOCK DIAGRAM



LOGIC DIAGRAM






RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	
Output Voltage	V_{OUT}	0 ~ V_{CC}	
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH}=-4mA$	4.5	4.18	4.31	-	4.13	-	
			$I_{OH}=-5.2mA$	6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL}=4mA$	4.5	-	0.17	0.26	-	0.33	
			$I_{OL}=5.2mA$	6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC592P

AC ELECTRICAL CHARACTERISTICS ($t_r=t_f=6ns$, $C_L=50pF$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CCK - \overline{RCO})	t_{pLH} t_{pHL}		2.0	-	116	225	-	280	
			4.5	-	29	45	-	56	
			6.0	-	25	38	-	48	
Propagation Delay Time (\overline{CLOAD} - \overline{RCO})	t_{pLH} t_{pHL}		2.0	-	164	315	-	395	
			4.5	-	41	63	-	79	
			6.0	-	35	54	-	67	
Propagation Delay Time (CCLR - \overline{RCO})	t_{pLH}		2.0	-	128	245	-	305	
			4.5	-	32	49	-	61	
			6.0	-	27	42	-	52	
Propagation Delay Time (RCK - \overline{RCO})	t_{pLH} t_{pHL}	$\overline{CLOAD}="L"$	2.0	-	188	360	-	450	
			4.5	-	47	72	-	90	
			6.0	-	40	61	-	77	
Maximum Clock Frequency	f_{MAX}		2.0	4	9	-	3.5	-	MHz
			4.5	22	34	-	18	-	
			6.0	26	42	-	21	-	
Minimum Pulse Width (CCK, RCK)	$t_{w(H)}$ $t_{w(L)}$		2.0	-	40	100	-	125	ns
			4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Minimum Pulse Width (CCLR)	$t_{w(L)}$		2.0	-	108	210	-	265	
			4.5	-	27	42	-	53	
			6.0	-	23	36	-	45	
Minimum Pulse Width (\overline{CLOAD})	$t_{w(L)}$		2.0	-	128	250	-	315	
			4.5	-	32	50	-	63	
			6.0	-	27	43	-	54	
Minimum Removal Time (CCLR)	t_{rem}		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Minimum Removal Time (\overline{CLOAD})	t_{rem}		2.0	-	20	75	-	95	
			4.5	-	2	10	-	13	
			6.0	-	2	9	-	11	
Minimum Set-up Time (\overline{CCKEN} - CCK)	t_s		2.0	-	32	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	17	-	16	
Minimum Set-up Time (RCK - \overline{CLOAD})	t_s		2.0	-	64	150	-	190	
			4.5	-	16	30	-	38	
			6.0	-	14	26	-	32	
Minimum Set-up Time (A ~ H - RCK)	t_s		2.0	-	16	50	-	65	
			4.5	-	4	10	-	13	
			6.0	-	3	9	-	11	


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Hold Time	t _h		2.0	-	-	25	-	30	ns
			4.5	-	-	5	-	6	
			6.0	-	-	5	-	5	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}		-	44	-	-	-		

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM




TC74HC592P

SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)



I_{CC(0pr.)} TEST CIRCUIT



TC74HC595AP/AF/AFN

8-BIT SHIFT REGISTER/LATCH(3-STATE)

The TC74HC595A is a high speed 8-BIT SHIFT REGISTER/LATCH fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


The TC74HC595A contains an 8-bit static shift register which feeds an 8-bit storage register.

Shift operation is accomplished on the positive going transition of the SCK input. The output register is loaded with the contents of the shift register on the positive going transition of the RCK input. Since RCK and SCK signal are independent, parallel outputs can be held stable during the shift operation. And, since the parallel outputs are 3-state, it can be directly connected to 8-bit bus. This register can be used in serial-to-parallel conversion, data receivers, etc.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=55\text{MHz(Typ.) at } V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.) at } T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NH}=V_{NL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads For QA~QH
10 LSTTL Loads For QH'
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
For QA~QH
 $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
For QH'
- Balanced Propagation Delays $t_{pHL} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS595



PIN ASSIGNMENT




TRUTH TABLE

INPUTS					FUNCTION
SI	SCK	SCLR	RCK	G-bar	
X	X	X	X	H	QA thru QH outputs disable
X	X	X	X	L	QA thru QH outputs enable
X	X	L	X	X	Shift register is cleared.
L	┌	H	X	X	First stage of S.R. becomes "L". Other stages store the data of previous stage, respectively.
H	┌	H	X	X	First stage of S.R. becomes "H". Other stages store the data of previous stage, respectively.
X	└	H	X	X	State of S.R. is not changed.
X	X	X	┌	X	S.R. data is stored into storage register.
X	X	X	└	X	Storage register state is not changed.


X : DON'T CARE


TC74HC595AP/AF/AFN

TIMING CHART



IEC LOGIC SYMBOL





SYSTEM DIAGRAM

TC74HC595AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current (Q_H , ($Q_A \sim Q_H$))	I_{OUT}	±25 ±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT			
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V		
			4.5	3.15	-	-	3.15	-			
			6.0	4.2	-	-	4.2	-			
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V		
			4.5	-	-	1.35	-	1.35			
			6.0	-	-	1.8	-	1.8			
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V	
				4.5	4.4	4.5	-	4.4	-		
				6.0	5.9	6.0	-	5.9	-		
			Q_H	$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13		-
				$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	-	5.63		-
				$Q_A \sim Q_H$	$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	-		4.31
$I_{OH} = -7.8 \text{ mA}$	6.0	5.68	5.80		-	5.63	-				
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$		2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1		
				6.0	-	0.0	0.1	-	0.1		
			Q_H	$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33	
				$Q_A \sim Q_H$	$I_{OL} = 6 \text{ mA}$	4.5	-	0.17	0.26	-	
$I_{OL} = 7.8 \text{ mA}$	6.0	-	0.18		0.26	-	0.33				
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	6.0		-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0			
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	-	-	-	4.0	-	40.0			

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (SCK,RCK)	t _{w(D)}		2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Pulse Width (SCLR)	t _{w(L)}		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time (SI-SCK)	t _s		2.0	-	50	165	
			4.5	-	10	13	
			6.0	-	9	11	
Minimum Set-up Time (SCK-RCK)	t _s		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time (SCLR-RCK)	t _s		2.0	-	100	125	
			4.5	-	20	25	
			6.0	-	17	21	
Minimum Hold Time	t _h		2.0	-	0	0	
			4.5	-	0	0	
			6.0	-	0	0	
Minimum Removal Time (SCLR)	t _{rem}		2.0	-	50	65	
			4.5	-	10	13	
			6.0	-	9	11	
Clock Frequency	f		2.0	-	6	5	MHz
			4.5	-	30	25	
			6.0	-	35	28	

TC74HC595AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time (Q _H ')	t _{TLH}		–	4	8	ns
	t _{THL}					
Propagation Delay Time (SCK–Q _H ')	t _{PLH}		–	12	21	
	t _{PHL}					
Propagation Delay Time (SCLR–Q _H ')	t _{PLH}		–	15	30	
Maximum Clock Frequency	f _{MAX}		35	77	–	MHz

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT		
			CL	V _{CC}	MIN.	TYP.	MAX.		MIN.	MAX.
Output Transition Time (Q _n)	t _{TLH} t _{THL}		50	2.0	–	25	60	–	75	ns
				4.5	–	7	12	–	15	
				6.0	–	6	10	–	13	
Output Transition Time (Q _H ')	t _{TLH} t _{THL}		50	2.0	–	30	75	–	95	
				4.5	–	8	15	–	19	
				6.0	–	7	13	–	16	
Propagation Delay Time (SCK–Q _H ')	t _{PLH} t _{PHL}		50	2.0	–	45	125	–	155	
				4.5	–	15	25	–	31	
				6.0	–	13	21	–	26	
Propagation Delay Time (SCLR–Q _H ')	t _{PLH} t _{PHL}		50	2.0	–	60	175	–	220	
				4.5	–	18	35	–	44	
				6.0	–	15	30	–	37	
Propagation Delay Time (RCK–Q _n)	t _{PLH} t _{PHL}		50	2.0	–	60	150	–	190	
				4.5	–	20	30	–	38	
				6.0	–	17	26	–	32	
			150	2.0	–	75	190	–	240	
				4.5	–	25	38	–	48	
				6.0	–	22	32	–	41	
Output Enable time	t _{pZL} t _{pZH}	R _L = 1 kΩ	50	2.0	–	45	135	–	170	
				4.5	–	15	27	–	34	
				6.0	–	13	23	–	29	
			150	2.0	–	60	175	–	220	
				4.5	–	20	35	–	44	
				6.0	–	17	30	–	37	
Output Disable time	t _{pLZ} t _{pHZ}	R _L = 1 kΩ	50	2.0	–	30	150	–	190	
				4.5	–	15	30	–	38	
				6.0	–	14	26	–	33	
Maximum Clock Frequency	f _{MAX}		50	2.0	6	17	–	5	–	
				4.5	30	50	–	25	–	
				6.0	35	59	–	28	–	
Input Capacitance	C _{IN}			–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD} (1)			–	184	–	–	–	pF	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC \text{ opp}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC597AP/AF

8-BIT LATCH/SHIFT REGISTER(3-STATE)

The TC74HC597A is a high speed CMOS 8-BIT PARALLEL-IN/SERIAL-IN SERIAL-OUT LATCH/SHIFT REGISTER fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

It consists of an 8-bit data register feeding an 8-bit shift register. The parallel data on the A-H inputs is stored in the input register on the positive going transition of RCK. When the \overline{SLOAD} input is held low, the input register data is passed into the shift registers. When \overline{SLOAD} input is held high, the serial data input (SI) is enabled and the eight flip-flops perform serial shifting on the positive transition of SCK. A direct clear input (SCLR) sets the 8-bit shift register to zero.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=60\text{MHz(Typ.)at } V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)at } T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NH}=V_{NIL} 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{O1}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS597



PIN ASSIGNMENT




TRUTH TABLE

INPUTS					FUNCTION
SI	SCK	SCLR	SLOAD	RCK	
X	X	L	H	X	S. R. is cleared to "L"
X	X	H	L	X	Input register data is stored into S. R.
L	$\overline{\text{f}}$	H	H	X	First stage of S. R. become "L". Other stages store the data of previous stage, respectively.
H	$\overline{\text{f}}$	H	H	X	First stage of S. R. become "H". Other stages store the data of previous stage, respectively.
X	$\overline{\text{f}}$	H	H	X	State of S. R. is not changed.
X	X	X	X	$\overline{\text{f}}$	Input data on A~H line is stored into input register
X	X	X	X	$\overline{\text{f}}$	Storage register state is not changed.


X : DON'T CARE

TC74HC597AP/AF


TIMING CHART



IEC LOGIC SYMBOL



SYSTEM DIAGRAM



TC74HC597AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* / 180(FMP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$				$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
			$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
			$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TIMING REQUIREMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$		$T_a=-40 \sim 85^\circ C$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (SCK, RCK)	$t_{W(D)}$ $t_{W(L)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (SCLR)	$t_{W(L)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (SLOAD)	$t_{W(L)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (RCK-SLOAD)	t_s		2.0	—	100	125	
			4.5	—	20	25	
			6.0	—	17	21	
Minimum Set-up Time (SI-SCK)	t_s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (PI-RCK)	t_s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Removal Time (SCLR, SLOAD)	t_{rem}		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	30	24	
			6.0	—	35	28	

AC ELECTRICAL CHARACTERISTICS($C_L=15pF, V_{CC}=5V, T_a=25^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH} t_{THL}		—	5	8	ns
Propagation Delay Time (SCK-QH')	t_{PLH} t_{PHL}		—	16	25	
Propagation Delay Time (SCLR-QH')	t_{PLH} t_{PHL}		—	20	32	
Propagation Delay Time (SLOAD-QH')	t_{PLH} t_{PHL}		—	18	30	
Propagation Delay Time (RCK-QH')	t_{PLH} t_{PHL}	SLOAD = "L"	—	25	37	
Maximum Clock Frequency	f_{MAX}		30	59	—	MHz

TC74HC597AP/AF

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40 ~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH}		2.0	—	32	75	—	95	ns
	t _{THL}		4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (SCK-QH')	t _{pLH}		2.0	—	78	145	—	180	
	t _{pHL}		4.5	—	20	29	—	36	
			6.0	—	16	25	—	31	
Propagation Delay Time (SCLR-QH')	t _{pLH}		2.0	—	90	175	—	220	
	t _{pHL}		4.5	—	24	35	—	44	
			6.0	—	20	30	—	37	
Propagation Delay Time (SLOAD-QH')	t _{pLH}		2.0	—	80	175	—	220	
	t _{pHL}		4.5	—	22	35	—	44	
			6.0	—	18	30	—	37	
Propagation Delay Time (RCK-QH')	t _{pLH}	SLOAD = "L"	2.0	—	112	210	—	265	
	t _{pHL}		4.5	—	30	42	—	53	
			6.0	—	24	36	—	45	
Maximum Clock Frequency	f _{MAX}		2.0	6	12	—	5	—	MHz
			4.5	30	48	—	24	—	
			6.0	35	50	—	28	—	
Input Capacitance	C _{IN}		—	—	5	10	—	10	pF
Power Dissipation Capacitance	C _{PD(1)}		—	—	60	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OPD)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$$

TC74HC620P TC74HC623P

OCTAL BUS TRANSCEIVER

TC74HC620P 3-STATE, INVERTING
TC74HC623P 3-STATE, NON-INVERTING


The TC74HC620 and TC74HC623 are high speed CMOS QUAD TRANSCEIVER fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These IC's are intended for two-way asynchronous communication between data buses, and direction of data transmission is determined by \overline{GAB} , \overline{GBA} , \overline{GAB} and \overline{GBA} inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=10ns(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC} (Min.)$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance .. $|I_{OH}|=I_{OL}=6mA (Min.)$
- Balanced Propagation Delays $t_{pLH}\doteq t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with 74LS620/623



NOTICE FOR APPLICATION

It is prohibited to apply a signal to a bus terminal when it is in output mode. And when a bus terminal is floating (high impedance state), it is requested to fix the input level by means of external pull down or pull up resistor or BUS TERMINATOR IC (TC40117BP).



DIP20(3D20A-P)

PIN ASSIGNMENT (TOP VIEW)




TC74HC620P

TC74HC623P

TRUTH TABLE

INPUTS		FUNCTION		OUTPUTS	
GAB	\overline{GAB}	A Bus	B Bus	HC620	HC623
L	L	Output	Input	$A = \overline{B}$	$A = B$
H	H	Input	Output	$B = \overline{A}$	$B = A$
L	H	High Impedance		Z	Z
H	L	High Impedance		Z	Z

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
Bus Terminal Voltage	$V_{I/O}$	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	$2 \sim 6$	V
Input Voltage	V_{IN}	$0 \sim V_{CC}$	V
Bus Terminal Voltage	$V_{I/O}$	$0 \sim V_{CC}$	V
Operating Temperature	T_{opr}	$-40 \sim 85$	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	$0 \sim 1000 (V_{CC}=2.0V)$ $0 \sim 500 (V_{CC}=4.5V)$ $0 \sim 400 (V_{CC}=6.0V)$	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}C$			$T_a = -40 \sim 85^{\circ}C$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$	$I_{OH} = -20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		or V_{IL}	$I_{OH} = -6mA$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.9	6.0	-	5.9	-	
		$I_{OH} = -7.8mA$	4.5	4.18	4.31	-	4.13	-		
			6.0	5.68	5.80	-	5.63	-		

TC74HC620P

TC74HC623P

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Bus Terminal 3-State Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND *	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

* Applicable only to GAB, $\overline{\text{GBA}}$ input.

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	25	60	-	75	ns
			4.5	-	7	12	-	15	
			6.0	-	6	11	-	13	
Propagation Delay Time *	t _{pLH} t _{pHL}		2.0	-	48	100	-	125	
			4.5	-	12	20	-	25	
			6.0	-	10	17	-	21	
Propagation Dealy Time **	t _{pLH} t _{pHL}		2.0	-	40	85	-	105	
			4.5	-	11	17	-	21	
			6.0	-	10	14	-	18	
3-State Output Enable Time	t _{pZL} t _{pZH}	R _L =1kΩ	2.0	-	74	150	-	190	
			4.5	-	19	30	-	38	
			6.0	-	10	26	-	33	
3-State Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	2.0	-	100	180	-	225	
			4.5	-	25	36	-	45	
			6.0	-	21	31	-	38	
Input Capacitance	C _{IN}	GAB, $\overline{\text{GBA}}$		-	5	10	-	10	pF
Bus Terminal Input Capacitance	C _{I/O}	An, Bn		-	13	-	-	-	
Power Dissipation Capacitance	C _{PD} (1)	TC74HC620		-	40	-	-	-	
		TC74HC623		-	35	-	-	-	

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC}(\text{Opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN}$$

(2) * TC74HC620 ** TC74HC623

SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{CC}(Opr.) TEST CIRCUIT



C_{pd} CALCULATION

C_{pd} is to be calculated with the formula hereunder by using the measured value of I_{CC}(Opr.) in the test circuit drawn left side.

$$C_{PD} = \frac{I_{CC(Opr.)}}{f_{IN} \cdot V_{CC}}$$

At determining the typical value of C_{pd}, a relatively high frequency 1MHz was applied for f_{IN}, in order to eliminate the error from the quiescent supply current.

TC74HC646AP

TC74HC648AP

OCTAL BUS TRANSCEIVER/REGISTER

TC74HC646AP NON-INVERTING

TC74HC648AP INVERTING

The TC74HC646A/648A are high speed CMOS OCTAL BUS TRANSCEIVER/REGISTERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These devices are bus transceivers with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

When the direction input (DIR) is held high, the A1 thru A8 become inputs and the B1 thru B8 become outputs. When the DIR input is held low, the A1 thru A8 become outputs and the B1 thru B8 become inputs.

The enable input \bar{G} is held high, both the A Bus and B Bus become high impedance.

The select inputs (SAB, SBA) can multiplex stored and real-time (transparent mode) data.


Data on the A Bus or B Bus can be clocked into the registers on the positive going transition of either CAB or CBA clock inputs, respectively.

The TC74HC646A is a non-inverting output type while the TC74HC648A is of the inverting output type.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=73\text{MHz}(\text{typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS646/648.




DIP24(3D24A-P)

PIN ASSIGNMENT



(TOP VIEW)

IEC LOGIC SYMBOL



APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

TRUTH TABLE

TC74HC646A (The truth table for TC74HC648A is the same, but with the outputs inverted)

\bar{G}	DIR	CAB	CBA	SAB	SBA	A	B	Function
H	X	X	X	X	X	INPUTS Z	INPUTS Z	The output functions of A and B Busses are disabled.
		$\bar{\text{f}}$	$\bar{\text{f}}$	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
L	H	X	X*	L	X	INPUTS L H	OUTPUTS L H	The data on the A bus are displayed on the B bus.
		$\bar{\text{f}}$	X*	L	X	L H	L H	The data on the A Bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
		X	X*	H	X	X	Qn	The data in the A storage flip-flops are displayed on the B Bus.
		$\bar{\text{f}}$	X*	H	X	L H	L H	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
L	L	X*	X	X	L	OUTPUTS L H	INPUTS L H	The data on the B bus are displayed on the A bus.
		X*	$\bar{\text{f}}$	X	L	L H	L H	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
		X*	X	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
		X*	$\bar{\text{f}}$	X	H	L H	L H	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.

Notes: X: Don't Care


Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

Z: High Impedance


* The clocks are not internally gated with either \bar{G} or DIR. Therefore, data on the A and/or B Busses may be clocked into the storage flip-flops at any time.

TC74HC646AP TC74HC648AP

TIMING CHART



SYSTEM DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^{\circ}\text{C}$			$T_a=-40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
			$I_{OH} = -7.8 \text{ mA}$	4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			$I_{OL} = 6 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
			$I_{OL} = 7.8 \text{ mA}$	4.5	-	-	-	-	-	
				6.0	-	-	-	-	-	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC646AP

TC74HC648AP

TIMING REQUIRMENTS (Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C	UNIT
			V _{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{w(L)}$ $t_{w(H)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time	t_s		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Minimum Hold Time	t_h		2.0	—	5	5	
			4.5	—	5	5	
			6.0	—	5	5	
Clock Frequency	f		2.0	—	6	5	MHz
			4.5	—	31	25	
			6.0	—	36	29	

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	Ta=25°C			Ta=-40 ~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		50	2.0	—	25	60	—	75	ns
				4.5	—	7	12	—	15	
				6.0	—	6	10	—	13	
Propagation Delay Time (BUS-BUS)	t_{pLH} t_{pHL}		50	2.0	—	74	150	—	190	
				4.5	—	21	30	—	38	
				6.0	—	18	26	—	32	
			150	2.0	—	91	190	—	240	
				4.5	—	26	38	—	48	
				6.0	—	22	32	—	41	
Propagation Delay Time (CAB,CBA-BUS)	t_{pLH} t_{pHL}		50	2.0	—	98	210	—	265	
				4.5	—	28	42	—	53	
				6.0	—	24	36	—	45	
			150	2.0	—	116	250	—	315	
				4.5	—	33	50	—	63	
				6.0	—	28	43	—	54	
Propagation Delay Time (SAB,SBA-BUS)	t_{pLH} t_{pHL}		50	2.0	—	81	170	—	215	
				4.5	—	23	34	—	43	
				6.0	—	20	29	—	37	
			150	2.0	—	98	210	—	265	
				4.5	—	28	42	—	53	
				6.0	—	24	36	—	45	
Output Enable time (\bar{G} ,DIR-BUS)	t_{pZL} t_{pZH}	$R_L = 1 k\Omega$	50	2.0	—	84	175	—	220	
				4.5	—	24	35	—	44	
				6.0	—	20	30	—	37	
			150	2.0	—	102	215	—	270	
				4.5	—	29	43	—	54	
				6.0	—	25	37	—	46	
Output Disable time (\bar{G} ,DIR-BUS)	t_{pLZ} t_{pHZ}	$R_L = 1 k\Omega$	50	2.0	—	60	175	—	220	
				4.5	—	23	35	—	44	
				6.0	—	20	30	—	37	

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6ns$) (Cont'd)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	T _a =25°C			T _a =-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Maximum Clock Frequency	f _{MAX}		50	2.0 4.5 6.0	- - -	19 67 79	6 31 36	- - -	5 25 29	MHz
Input Capacitance	C _{IN}				-	5	10	-	10	pF
Output Capacitance	C _{OUT}				-	13	-	-	-	
Power Dissipation Capacitance	C _{PD}	(注 1)			-	39	-	-	-	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(6pb)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 (\text{per bit})$$

TC74HCT646AP TC74HCT648AP

OCTAL BUS TRANSCEIVER/REGISTER TC74HCT646AP NON-INVERTING TC74HCT648AP INVERTING

The TC74HCT646A/HCT648A are high speed CMOS OCTAL BUS TRANSCEIVER/REGISTERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


These devices are bus transceivers with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

The TC74HCT646A is a non-inverting output type while the TC74HCT648A is of the inverting output type.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{MAX}=60\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- Compatible with TTL Output $V_{IH}=2\text{V(Min.)}$, $V_{IL}=0.8\text{V(Max.)}$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=6\text{mA(Min.)}$
- Balanced Propagation Delays $t_{PLH} \approx t_{PHL}$
- Pin and Function Compatible with 74LS646/648



PIN ASSIGNMENT



IEC LOGIC SYMBOL



APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

TRUTH TABLE

TC74HCT646A (The truth table for TC74HCT648A is the same, but with the outputs inverted)


\bar{G}	DIR	CAB	CBA	SAB	SBA	A	B	Function
H	X	X*	X*	X	X	INPUTS Z	INPUTS Z	The output functions of A and B Busses are disabled.
		\bar{F}	\bar{F}	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
L	H	X*	X*	L	X	INPUTS L H	OUTPUTS L H	The data on the A bus are displayed on the B bus
		\bar{F}	X*	L	X	L H	L H	The data on the A Bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
		X*	X*	H	X	X	Qn	The data in the A storage flip-flops are displayed on the B Bus.
		\bar{F}	X*	H	X	L H	L H	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
L	L	X*	X*	X	L	OUTPUTS L H	INPUTS L H	The data on the B bus are displayed on the A bus.
		X*	\bar{F}	X	L	L H	L H	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
		X*	X	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
		X*	\bar{F}	X	H	L H	L H	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.

- Notes :
- X : Don't Care
 - Qn : The data stored into the internal flip-flops by most recent low to high transition of the clock inputs
 - Z : High Impedance
 - * The clock are not internally gated with either \bar{G} or DIR. Therefore, data on the A and /or B Busses may be clocked into the storage flip-flops at any time.

TC74HCT646AP TC74HCT648AP

TIMING CHART


TC74HCT646A



Note: The timing chart for TC74HCT648A is the same, but with the outputs inverted.

SYSTEM DIAGRAM

TC74HCT648A



Note: In case of TC74HCT646A output inverter marked * at A bus and B bus are eliminated.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5~5.5	V
Input Voltage	V_{IN}	0~ V_{CC}	V
Output Voltage	V_{OUT}	0~ V_{CC}	V
Operating Temperature	T_{opr}	-40~85	°C
Input Rise and Fall Time	t_r, t_f	0~500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		4.5 } 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V_{IL}		4.5 } 5.5	-	-	0.8	-	0.8	V	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -6 \mu\text{A}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL} = 6 \mu\text{A}$	4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.5	-	±5.0		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	4.0	-	40.0		
		I_C	Per input: $V_{IN} = 0.5\text{V}$ or 2.4V Other input: V_{CC} or GND	5.5	-	-	2.0	-	2.9	mA

TC74HCT646AP

TC74HCT648AP

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	Ta=25°C		Ta=-40 ~85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$		4.5	—	15	19	ns
	$t_{W(H)}$		5.5	—	14	17	
Minimum Set-up Time	t_s		4.5	—	10	13	
			5.5	—	9	12	
Minimum Hold Time	t_h		4.5	—	5	5	
			5.5	—	5	5	
Clock Frequency	f		4.5	—	31	25	MHz
			5.5	—	37	30	

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V_{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH}		50	4.5	—	7	12	—	15	ns
	t_{THL}			5.5	—	6	11	—	14	
Propagation Delay Time (BUS-BUS)	t_{PLH}		50	4.5	—	20	30	—	38	
				5.5	—	17	27	—	34	
	t_{PHL}		150	4.5	—	25	38	—	48	
			5.5	—	22	34	—	43		
Propagation Delay Time (CAB, CBA-BUS)	t_{PLH}		50	4.5	—	29	44	—	55	
				5.5	—	26	40	—	50	
	t_{PHL}		150	4.5	—	34	52	—	65	
			5.5	—	31	47	—	59		
Propagation Delay Time (SAB, SBA-BUS)	t_{PLH}		50	4.5	—	24	34	—	43	
				5.5	—	21	31	—	39	
	t_{PHL}		150	4.5	—	29	42	—	53	
			5.5	—	26	38	—	46		
Output Enable time (DIR, \bar{G} -BUS)	t_{pZL}	$R_L = 1 k\Omega$	50	4.5	—	26	38	—	48	
				5.5	—	23	34	—	43	
	t_{pZH}		150	4.5	—	31	46	—	58	
			5.5	—	28	41	—	52		
Output Enable time (DIR, \bar{G} -BUS)	t_{pLZ}	$R_L = 1 k\Omega$	50	4.5	—	26	35	—	44	
	t_{pHZ}			5.5	—	23	32	—	40	
Maximum Clock Frequency	f_{MAX}		50	4.5	31	55	—	25	—	MHz
				5.5	37	61	—	30	—	
Input Capacitance	C_{IN}	DIR, \bar{G} , SAB, SBA, CAB, CBA			—	5	10	—	10	pF
Output Capacitance	C_{OUT}	An, Bn			—	13	—	—	—	
Power Dissipation Capacitance	$C_{PD(1)}$	TC74HCT646A			—	40	—	—	—	
		TC74HCT648A			—	39	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC OPD} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 (\text{per bit})$$

TC74HC651AP TC74HC652AP

OCTAL BUS TRANSCEIVER/REGISTER TC74HC651AP INVERTING TC74HC652AP NON-INVERTING

The TC74HC651A/652A are high speed CMOS OCTAL BUS TRANSCEIVER/REGISTERS fabricated with silicon gate CMOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

These devices are bus transceivers with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

When the enable inputs GAB and $\overline{\text{GBA}}$ are held high, the A1 thru A8 become inputs and the B1 thru B8 become outputs. When the GAB and $\overline{\text{GBA}}$ are held low, the A1 thru A8 become outputs and the B1 thru B8 become inputs. When GAB is low and $\overline{\text{GBA}}$ is high, the outputs functions of the A and B Busses are disabled.

The select inputs (SAB, SBA) can multiplex stort and real-time (transparent mode) data.


Data on the A Bus or B Bus can be clocked into the registers on the positive going transition of either CAB or CAB clock inputs, respectively.

The TC74HC651A is of the inverting output type while the TC74HC652A is a non-inverting output type.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{\text{MAX}}=73\text{MHz}(\text{typ.})$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $I_{\text{CC}}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}} 28\% V_{\text{CC}}(\text{Min.})$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{\text{OH}}|=I_{\text{OL}}=6\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{\text{pLH}}=t_{\text{pHL}}$
- Wide Operating Voltage Range $V_{\text{CC}}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS651/652.



PIN ASSIGNMENT



IEC LOGIC SYMBOL



APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

TC74HC651AP

TC74HC652AP


TRUTH TABLE

TC74HC652A (The truth table for TC74HC651A is the same, but with the outputs inverted)


GAB	GBA	CAB	CBA	SAB	SBA	A	B	Function
L	H	X*	X*	X	X	INPUTS Z	INPUTS Z	The output functions of the A and B Busses are disabled.
		\int	\int	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
L	L	X*	X*	X	L	OUTPUTS L H	INPUTS L H	The data on the B bus are displayed on the A bus.
		X*	\int	X	L	L H	L H	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
		X*	X*	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
		X*	\int	X	H	L H	L H	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.
H	H	X*	X*	L	X	INPUTS L H	OUTPUTS L H	The data on the A bus are displayed on the B bus.
		\int	X*	L	X	L H	L H	The data on the A Bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
		X*	X*	H	X	X	Qn	The data in the A storage flip-flops are displayed on the B Bus.
		\int	X*	H	X	L H	L H	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
H	L	X*	X*	H	H	OUTPUTS Qn	OUTPUTS Qn	The data in the A storage flip-flops are displayed on the B Bus, and the data in the B storage flip-flops are displayed on the A

Notes: X: Don't Care Qn: The data stored into the internal flip-flops by most recent low to high transition of the clock inputs. Z: High Impedance * The clocks are not internally gated with either Output Enables or Select Inputs. Therefore, data on the A and/or B Busses may be clocked into the storage flip-flops at any time.

TIMING CHART



SYSTEM DIAGRAM



TC74HC651AP

TC74HC652AP

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TIMING REQUIRMENTS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =-40 ~85°C		UNIT
			V _{CC}	TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CLOCK)	t _{w(L)} t _{w(H)}		2.0	—	75	95		ns
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Set-up Time	t _s		2.0	—	50	65		
			4.5	—	10	13		
			6.0	—	9	11		
Minimum Hold Time	t _h		2.0	—	5	5		
			4.5	—	5	5		
			6.0	—	5	5		
Clock Frequency	f		2.0	—	6	5		MHz
			4.5	—	31	25		
			6.0	—	36	29		

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	T _a =25°C			T _a =-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		50	2.0	—	25	60	—	75	ns
				4.5	—	7	12	—	15	
				6.0	—	6	10	—	13	
Propagation Delay Time (BUS-BUS)	t _{pLH} t _{pHL}		50	2.0	—	74	150	—	190	
				4.5	—	21	30	—	38	
				6.0	—	18	26	—	32	
	50	2.0	—	91	190	—	240			
		4.5	—	26	38	—	48			
		6.0	—	22	32	—	41			
Propagation Delay Time (CAB,CBA-BUS)	t _{pLH} t _{pHL}		50	2.0	—	98	210	—	265	
				4.5	—	28	42	—	53	
				6.0	—	24	36	—	45	
	150	2.0	—	116	250	—	315			
		4.5	—	33	50	—	63			
		6.0	—	28	43	—	54			
Propagation Delay Time (SAB,SBA-BUS)	t _{pLH} t _{pHL}		50	2.0	—	81	170	—	215	
				4.5	—	23	34	—	43	
				6.0	—	20	29	—	37	
	150	2.0	—	98	210	—	265			
		4.5	—	28	42	—	53			
		6.0	—	24	36	—	45			
Output Enable time (GAB,GBA-BUS)	t _{pZL} t _{pZH}	R _L = 1 kΩ	50	2.0	—	74	175	—	220	
				4.5	—	21	35	—	44	
				6.0	—	18	30	—	37	
	150	2.0	—	91	215	—	270			
		4.5	—	26	43	—	54			
		6.0	—	22	37	—	46			
Output Disable time (GAB,GBA-BUS)	t _{pLZ} t _{pHZ}	R _L = 1 kΩ	50	2.0	—	50	175	—	220	
				4.5	—	21	35	—	44	
				6.0	—	18	30	—	37	

TC74HC651AP

TC74HC652AP

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6ns$) (Cont'd)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	T _a =25°C			T _a =-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Maximum Clock Frequency	f _{MAX}		50	2.0 4.5 6.0	— — —	19 67 79	6 31 36	— — —	5 25 29	MHz
Input Capacitance	C _{IN}				—	5	10	—	10	pF
Output Capacitance	C _{OUT}				—	13	—	—	—	
Power Dissipation Capacitance	C _{PD}	(注 1)			—	39	—	—	—	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 (\text{per bit})$$

TC74HCT651AP TC74HCT652AP

OCTAL BUS TRANSCEIVER/REGISTER TC74HCT651AP NON-INVERTING TC74HCT652AP INVERTING

The TC74HCT651A/HCT652A are high speed CMOS OCTAL BUS TRANSCEIVER/REGISTERS fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


These devices are bus transceivers with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

The TC74HCT651A is of the inverting output type while the TC74HCT652A is a non-inverting output type.

ALL inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=60\text{MHz(Typ.)at } V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)at } T_a=25^\circ\text{C}$
- Compatible with TTL Output $V_{IH}=2\text{V(Min.) } V_{IL}=0.8\text{V(Max.)}$
- Output Drive Capability 15 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA(Min.)}$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Pin and Function Compatible with 74LS651/652




DIP24(3D24A-P)

PIN ASSIGNMENT



IEC LOGIC SYMBOL



APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminal must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

TC74HCT651AP

TC74HCT652AP


TRUTH TABLE

TC74HCT652A (The truth for TC74HCT651A is the same, but with the outputs inverted)


GAB	GBA	CAB	CBA	SAB	SBA	A	B	Function
L	H	X*	X*	X	X	INPUTS Z	INPUTS Z	The output functions of A and B Busses are disabled.
		$\bar{\text{F}}$	$\bar{\text{F}}$	X	X	X	X	Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.
H	H	X*	X*	L	X	INPUTS L H	OUTPUTS L H	The data on the A bus are displayed on the B bus
		$\bar{\text{F}}$	X*	L	X	L H	L H	The data on the A Bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.
		X*	X*	H	X	X	Qn	The data in the A storage flip-flops are displayed on the B Bus.
		$\bar{\text{F}}$	X*	H	X	L H	L H	The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus.
L	L	X*	X*	X	L	OUTPUTS L H	INPUTS L H	The data on the B bus are displayed on the A bus.
		X*	$\bar{\text{F}}$	X	L	L H	L H	The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.
		X*	X*	X	H	Qn	X	The data in the B storage flip-flops are displayed on the A Bus.
		X*	$\bar{\text{F}}$	X	H	L H	L H	The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus.
H	L	X*	X*	H	H	OUTPUTS Qn	OUTPUTS Qn	The data stored to the internal flip-flops are displayed at the A and B bus respectively.

- Notes :
- X : Don't Care
 - Qn : The data stored into the internal flip-flops by most recent low to high transition of the clock inputs
 - Z : High Impedance
 - * The clock are not internally gated with either GAB or $\overline{\text{GBA}}$. Therefore, data on the A and/or B Busses may be clocked into the storage flip-flops at any time.

TIMING CHART



SYSTEM DIAGRAM



TC74HCT651AP

TC74HCT652AP

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35	mA
DC V_{CC} /Ground Current	I_{CC}	±75	mA
Power Dissipation	P_D	500(DIP)*	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5~5.5	V
Input Voltage	V_{IN}	0~ V_{CC}	V
Output Voltage	V_{OUT}	0~ V_{CC}	V
Operating Temperature	T_{opr}	-40~85	°C
Input Rise and Fall Time	t_r, t_f	0~500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		4.5 } 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V_{IL}		4.5 } 5.5	-	-	0.8	-	0.8	V	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -6 \mu\text{A}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL} = 6 \mu\text{A}$	4.5	-	0.17	0.26	-	0.33	
3-State Output Off-State Current	I_{OZ}	$V_{IN} = V_{IH}$ or V_{IL} $V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.5	-	±5.0		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	±0.1	-	±1.0	μA	
	I_{CC}	$V_{IN} = V_{CC}$ or GND	5.5	-	-	4.0	-	40.0		
Quiescent Supply Current	I_C	Per input: $V_{IN} = 0.5\text{V}$ or 2.4V Other input: V_{CC} or GND	5.5	-	-	2.0	-	2.9	mA	

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C	UNIT
			V _{CC}	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CLOCK)	$t_{W(L)}$ $t_{W(H)}$		4.5	—	15	19	ns
			5.5	—	14	17	
Minimum Set-up Time	t_s		4.5	—	10	13	
			5.5	—	9	12	
Minimum Hold Time	t_h		4.5	—	5	5	
			5.5	—	5	5	
Clock Frequency	f		4.5	—	31	25	MHz
			5.5	—	37	20	

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C					Ta=-40 ~85°C		UNIT
			CL	V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH} t_{THL}		50	4.5	—	7	12	—	15	ns
				5.5	—	6	11	—	14	
Propagation Delay Time (BUS-BUS)	t_{pLH}		50	4.5	—	20	30	—	38	
				5.5	—	17	27	—	34	
	t_{pHL}		150	4.5	—	25	38	—	48	
				5.5	—	22	34	—	43	
Propagation Delay Time (CAB, CBA-BUS)	t_{pLH}		50	4.5	—	29	44	—	55	
				5.5	—	26	40	—	50	
	t_{pHL}		150	4.5	—	34	52	—	65	
				5.5	—	31	47	—	59	
Propagation Delay Time (SAB, SBA-BUS)	t_{pLH}		50	4.5	—	24	34	—	43	
				5.5	—	21	31	—	39	
	t_{pHL}		150	4.5	—	29	42	—	53	
				5.5	—	26	38	—	48	
Output Enable time (GAB, \overline{GBA} -BUS)	t_{pZL}	$R_L = 1\text{ k}\Omega$	50	4.5	—	22	33	—	41	
				5.5	—	20	30	—	37	
	t_{pZH}		150	4.5	—	27	41	—	51	
				5.5	—	24	37	—	46	
Output Enable time (GAB, \overline{GBA} -BUS)	t_{pLZ} t_{pHZ}	$R_L = 1\text{ k}\Omega$	50	4.5	—	24	35	—	44	
				5.5	—	22	32	—	40	
Maximum Clock Frequency	f_{MAX}		50	4.5	31	55	—	25	—	MHz
				5.5	37	61	—	30	—	
Input Capacitance	C_{IN}	GAB, \overline{GBA} , SAB, SBA, CAB, CBA			—	5	10	—	10	pF
Output Capacitance	C_{OUT}	A _n , B _n			—	13	—	—	—	
Power Dissipation Capacitance	$C_{PD}(1)$	TC74HCT651A			—	38	—	—	—	
		TC74HCT652A			—	39	—	—	—	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OPD)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 8 (\text{per bit})$$

TC74HC670P

TC74HC670P 4-WORD x 4-BIT REGISTER FILE (3-STATE)

The TC74HC670 is a high speed CMOS 4-WORD x 4-BIT REGISTER FILE fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location. Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the A and B inputs. When the WRITE-ENABLE input is "H", the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the READ-ENABLE input "H", the data outputs are inhibited and go into the high-impedance state. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=21ns(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA(Min.)$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with 74LS670

ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ C \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.



DIP16 (3D16A-P)

PIN ASSIGNMENT



(TOP VIEW)


TRUTH TABLE


WRITE FUNCTION TABLE							READ FUNCTION TABLE						
WRITE INPUTS			WORDS				READ INPUTS			OUTPUTS			
WB	WA	\overline{WE}	0	1	2	3	RB	RA	\overline{RE}	Q1	Q2	Q3	Q4
L	L	L	Q=D	Q ₀	Q ₀	Q ₀	L	L	L	W0B1	W0B2	W0B3	W0B4
L	H	L	Q ₀	Q=D	Q ₀	Q ₀	L	H	L	W1B1	W1B2	W1B3	W1B4
H	L	L	Q ₀	Q ₀	Q=D	Q ₀	H	L	L	W2B1	W2B2	W2B3	W2B4
H	H	L	Q ₀	Q ₀	Q ₀	Q=D	H	H	L	W3B1	W3B2	W3B3	W3B4
X	X	H	Q ₀	Q ₀	Q ₀	Q ₀	X	X	H	Z	Z	Z	Z

NOTES

1. X: DON'T CARE Z: HIGH IMPEDANCE
2. (Q=D)= THE FOUR SELECTED INTERNAL FLIP-FLOP OUTPUTS WILL ASSUME THE STATES APPLIED TO THE FOUR EXTERNAL DATA INPUTS.
3. Q₀= THE LEVEL OF Q BEFORE THE INDICATED INPUT CONDITIONS WERE ESTABLISHED.
4. W0B1= THE FIRST BIT OF WORD 0, etc.

BLOCK DIAGRAM






LOGIC DIAGRAM

TC74HC670P

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
			4.5	4.4	4.5	-	4.4	-		
		I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-		
		I _{OH} =-5.2mA	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
			4.5	-	0.0	0.1	-	0.1		
		I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33		
		I _{OL} =5.2mA	6.0	-	0.18	0.26	-	0.33		
3-State Output Off-State Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

TC74HC670P

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (RA, RB - Qn)	t _{pLH} t _{pHL}		2.0	-	100	195	-	245	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	
Propagation Delay Time (\overline{WE} - Qn)	t _{pLH} t _{pHL}		2.0	-	112	220	-	275	
			4.5	-	28	44	-	55	
			6.0	-	24	37	-	47	
Propagation Delay Time (Dn - Qn)	t _{pLH} t _{pHL}		2.0	-	92	185	-	230	
			4.5	-	23	37	-	46	
			6.0	-	20	31	-	39	
Minimum Pulse Width (\overline{WE})	t _{w(L)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time (Dn - \overline{WE})	t _s		2.0	-	-	25	-	30	
			4.5	-	-	5	-	6	
			6.0	-	-	5	-	5	
Minimum Set-up Time (WA, WB - \overline{WE})	t _s		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Hold Time (Dn - \overline{WE})	t _h		2.0	-	15	50	-	65	
			4.5	-	3	10	-	13	
			6.0	-	3	9	-	11	
Minimum Hold Time (WA, WB - \overline{WE})	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Latch Time (\overline{WE} - RA, RB)	t _{latch} ⁽¹⁾		2.0	-	20	75	-	95	
			4.5	-	5	15	-	19	
			6.0	-	4	13	-	16	
3-State Output Enable Time	t _{pZL} t _{pZH}	R _L =1kΩ	2.0	-	52	110	-	140	
			4.5	-	13	22	-	28	
			6.0	-	11	19	-	24	
3-State Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	2.0	-	68	120	-	150	
			4.5	-	17	24	-	30	
			6.0	-	14	20	-	26	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Output Capacitance	C _{OUT}			-	10	-	-	-	
Power Dissipation Capacitance	C _{PD} (2)			-	44	-	-	-	

Note(1): t_{latch} is the time allowed for the internal output of the latch to assume the state of new data. This is important only when attempting to read from a location immediately after that location has received new data.

(2): C_{pd} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM




TC74HC670P

SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)



ICC(Opr.) TEST CIRCUIT



TC74HC688AP/AF

8-BIT EQUALITY COMPARATOR

The TC74HC688A is a high speed cmos 8-BIT EQUALITY COMPARATOR fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


The TC74HC688A compares two 8-bit binary or BCD words applied inputs P₀~P₇, and inputs Q₀~Q₇, and indicates whether or not they are equal.

A signal active low enable is provided to facilitate cascading of several packages to compare of words greater than 8 bits


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd} = 17ns$ (typ.) at $V_{CC} = 5V$
- Low Power Dissipation $I_{CC} = 4\mu A$ (Max.) at $T_a = 25^\circ C$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}| = I_{OL} = 4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range ... V_{CC} (opr.) = 2V~6V
- Pin and Function Compatible with 74LS688



PIN ASSIGNMENT




TRUTH TABLE

INPUTS		OUTPUT
P, Q	\bar{G}	$\overline{P=Q}$
P = Q	L	L
P ≠ Q	L	H
X	H	H


X : Don't care

TC74HC688AP/AF

SYSTEM DIAGRAM



IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$				$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC688AP/AF

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		–	4	8	ns
Propagation Delay Time (Pn, Qn- \bar{P} = \bar{Q})	t _{pLH} t _{pHL}		–	17	29	
Propagation Delay Time (\bar{G} - \bar{P} = \bar{Q})	t _{pLH} t _{pHL}		–	10	18	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	–	30	75	–	95	ns
			4.5	–	8	15	–	19	
			6.0	–	7	13	–	16	
Propagation Delay Time (Pn, Qn- \bar{P} = \bar{Q})	t _{pLH} t _{pHL}		2.0	–	60	170	–	215	
			4.5	–	21	34	–	43	
			6.0	–	17	29	–	37	
Propagation Delay Time (\bar{G} - \bar{P} = \bar{Q})	t _{pLH} t _{pHL}		2.0	–	40	110	–	140	
			4.5	–	13	22	–	28	
			6.0	–	10	19	–	24	
Input Capacitance	C _{IN}		–	5	10	–	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		–	32	–	–	–		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OB)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC690P TC74HC691P

TC74HC690P DECADE COUNTER REGISTER
TC74HC691P 4-BIT BINARY COUNTER REGISTER

The TC74HC690/691 are high speed CMOS COUNTER/REGISTER fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

TC74HC690 is BCD DECADE COUNTER, TC74HC691 is 4-BIT BINARY COUNTER, these devices have Registers respectively.


If LOAD input (\overline{LOAD}) is held "L", DATA input (A ~ D) are loaded in internal counter at positive edge of counter clock input (\overline{CCK}). And at counter mode, internal counter counts up at positive edge of counter clock. If counter clear input (\overline{CCLR}) is held "L", internal counter cleared asynchronously to counter clock.

Internal counter's outputs are stored in output register at positive edge of register clock (RCK). If register clear input (\overline{RCLR}) is held "L", the register cleared asynchronously to register clock. At this point, internal counter outputs no change. The outputs ($Q_A \sim Q_D$) are selected internal counter outputs or register outputs respectively by output select input (R/\overline{C}). Two enable inputs (ENT and ENP) and carry output (RCO) are provided to enable easy cascading of counters, which facilities easy implementation of N-bit counters without using external gate.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=33MHz(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability 15 LSTTL Loads (For $Q_A \sim Q_D$)
10 LSTTL Loads (For RCO)
- Symmetrical Output Impedance
 $|I_{OH}|=I_{OL}=6mA(Min.)$ for $Q_A \sim Q_D$ Output
 $|I_{OH}|=I_{OL}=4mA(Min.)$ for RCO Output
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with LSTTL(74LS690/691)



DIP20 (3D20A-P)


PIN ASSIGNMENT



(TOP VIEW)

TC74HC690P TC74HC691P

BLOCK DIAGRAM



TRUTH TABLE

INPUTS										OUTPUTS				FUNCTION
CCLR	LOAD	ENP	ENT	CCK	RCLR	RCK	R/C	G	QA	QB	QC	QD		
X	X	X	X	X	X	X	X	H	Z	Z	Z	Z	HIGH IMPEDANCE	
L	X	X	X	X	X	X	L	L	L	L	L	L	COUNTER CLEAR	
H	L	X	X	↓	X	X	L	L	a	b	c	d	LOAD DATA	
H	H	L	X	↓	X	X	L	L	NO CHANGE				COUNT DISABLE NO CHANGE	
H	H	X	L	↓	X	X	L	L	NO CHANGE				COUNT UP	
H	H	H	H	↓	X	X	L	L	NO CHANGE				NO COUNT	
X	X	X	X	X	L	X	H	L	L	L	L	L	REGISTER CLEAR	
X	X	X	X	X	H	↓	H	L	a'	b'	c'	d'	LOAD REGISTER	
X	X	X	X	X	X	↓	H	L	NO CHANGE				NO CHANGE	

X: Don't Care

Z: High Impedance


a~d: The level of steady state input voltage at inputs A~D respectively.

a'~d': The level of internal counter outputs respectively, before the most recent positive edge of the register clock.

TC74HC690 RCO=QA · QD · ENT


TC74HC691 RCO=QA · QB · QC · QD · ENT

LOGIC DIAGRAM TC74HC690




TC74HC690P TC74HC691P

LOGIC DIAGRAM TC74HC691




TIMING CHART TC74HC690




TC74HC690P TC74HC691P

TIMING CHART TC74HC691



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	
DC Output Current	(RCO)	±25	
	(QA ~ QD)	±35	
DC V _{CC} /Ground Current	I _{CC}	±70	
Power Dissipation	P _D	500*	mW
Storage Temperature	T _{STG}	-65 ~ 150	°C
Lead Temperature(10sec)	T _L	300	



* 500mW in the range of Ta=-40°C ~ 65°C and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	
Output Voltage	V _{OUT}	0 ~ V _{CC}	
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		QA ~ QD	I _{OH} =-6mA I _{OH} =-7.8mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	5.68	5.80	-	5.63	-	
RCO	I _{OH} =-4mA I _{OH} =-5.2mA	4.5	4.18	4.31	-	4.13	-			
		6.0	5.68	5.80	-	5.63	-			

TC74HC690P

TC74HC691P

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION		V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		QA ~ QD	I _{OL} =6mA I _{OL} =7.8mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				RCO	I _{OL} =4mA I _{OL} =5.2mA	4.5	-	0.17	0.26	
6.0	-	0.18	0.26			-	0.33			
3-State Off Leak Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND		6.0	-	-	±0.5	-	±5.0	μA
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	-	4.0	-	40.0	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION		V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q)	t _{TLH} t _{THL}			2.0	-	25	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	10	-	13	
Output Transition Time (RCO)	t _{TLH} t _{THL}			2.0	-	30	75	-	95	
				4.5	-	8	15	-	19	
				6.0	-	7	13	-	16	
Propagation Delay Time (CCK - Q)	t _{pLH} t _{pHL}			2.0	-	136	265	-	330	
				4.5	-	34	53	-	66	
				6.0	-	29	45	-	56	
Propagation Delay Time (RCK - Q)	t _{pLH} t _{pHL}			2.0	-	148	285	-	355	
				4.5	-	37	57	-	71	
				6.0	-	31	48	-	60	
Propagation Delay Time (CCK - RCO)	t _{pLH} t _{pHL}			2.0	-	128	250	-	315	
				4.5	-	32	50	-	63	
				6.0	-	27	43	-	54	
Propagation Delay Time (R/ \bar{C} - Q)	t _{pLH} t _{pHL}			2.0	-	104	200	-	250	
				4.5	-	26	40	-	50	
				6.0	-	22	34	-	43	
Propagation Delay Time (ENT - RCO)	t _{pLH} t _{pHL}			2.0	-	56	110	-	140	
				4.5	-	14	22	-	28	
				6.0	-	12	19	-	24	

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Propagation Delay Time (\overline{CCLR} - Q)	t _{pHL}		2.0	-	160	305	-	380	ns
			4.5	-	40	61	-	76	
			6.0	-	12	52	-	65	
Propagation Delay Time (\overline{CCLR} - RCO)	t _{pLH}		2.0	-	132	255	-	320	
			4.5	-	33	51	-	64	
			6.0	-	28	44	-	54	
Propagation Delay Time (\overline{RCLR} - Q)	t _{pHL}		2.0	-	148	285	-	355	
			4.5	-	37	57	-	71	
			6.0	-	31	48	-	60	
Maximum Clock Frequency	f _{MAX}		2.0	4	8	-	3	-	MHz
			4.5	20	30	-	16	-	
			6.0	24	35	-	19	-	
Minimum Pulse Width (CCK, RCK)	t _{w(H)}		2.0	-	40	100	-	125	ns
	t _{w(L)}		4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Minimum Pulse Width (\overline{CCLR} , \overline{RCLR})	t _{w(L)}		2.0	-	44	100	-	125	
			4.5	-	11	20	-	25	
			6.0	-	9	17	-	21	
Minimum Removal Time	t _{rem}		2.0	-	-	25	-	30	
			4.5	-	-	5	-	6	
			6.0	-	-	5	-	5	
Minimum Set up Time (\overline{LOAD} , ENT, ENP)	t _s		2.0	-	80	175	-	220	
			4.5	-	20	35	-	44	
			6.0	-	17	30	-	37	
Minimum Set up Time (A, B, C, D)	t _s		2.0	-	48	125	-	160	
			4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Set up Time (CCK - RCK)	t _s		2.0	-	76	175	-	220	
			4.5	-	19	35	-	44	
			6.0	-	16	30	-	37	
Minimum Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
3-State Output Enable Time	t _{pZL}	R _L =1kΩ	2.0	-	72	145	-	180	
	t _{pZH}		4.5	-	18	29	-	36	
			6.0	-	15	25	-	31	
3-State Output Disable Time	t _{pLZ}	R _L =1kΩ	2.0	-	92	170	-	215	
	t _{pHZ}		4.5	-	23	34	-	43	
			6.0	-	20	29	-	37	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD} ⁽¹⁾			-	80	-	-	-	

TC74HC690P TC74HC691P


Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(0pr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM (Part 1)



SWITCHING CHARACTERISTICS TEST WAVEFORM (Part 2)





t_{pLZ}, t_{pZL}

The $1k\Omega$ load resistors should be connected between outputs and V_{CC} line and the $50pF$ load capacitors should be connected between outputs and GND line. All inputs except \bar{G} input should be connected to V_{CC} line or GND line such that outputs will be in low logic level while \bar{G} input is held low.


t_{pHZ}, t_{pZH}

The $1k\Omega$ load resistors and the $50pF$ load capacitors should be connected between each output and GND line. All inputs except \bar{G} input should be connected to V_{CC} or GND line such that output will be in high logic level while \bar{G} input is held low.



TC74HC690P TC74HC691P

$I_{CC}(\text{Opr.})$ TEST WAVEFORM



TC74HC692P TC74HC693P

TC74HC692P DECADE COUNTER REGISTER
TC74HC693P 4-BIT BINARY COUNTER REGISTER

The TC74HC692/693 are high speed CMOS COUNTER/REGISTER fabricated with silicon gate C²MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

TC74HC692 is BCD DECADE COUNTER, TC74HC693 is 4-BIT BINARY COUNTER, these devices have Registers respectively.

If LOAD input (\overline{LOAD}) is held "L", DATA input (A~D) are loaded in internal counter at positive edge of counter clock input (\overline{CCK}). And at counter mode, internal counter counts up at positive edge of counter clock. If counter clear input (\overline{CLR}) is held "L", internal counter cleared synchronously to counter clock.


Internal counter's outputs are stored in output register at positive edge of register clock (RCK). If register clear input (\overline{RCLR}) is held "L", the register cleared synchronously to register clock. At this point, internal counter outputs no change. The outputs (Q_A~Q_D) are selected internal counter outputs or register outputs respectively by output select input (R/C).

Two enable inputs (ENT and ENP) and carry output (RCO) are provided to enable easy cascading of counters, which facilitates easy implementation of N-bit counters without using external gate.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=33MHz(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^{\circ}C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability 15 LSTTL Loads
(For Q_A~Q_D)
10 LSTTL Loads
(For RCO)
- Symmetrical Output Impedance
 $|I_{OH}|=I_{OL}=6mA(Min.)$ for Q_A~Q_D Output
 $|I_{OH}|=I_{OL}=4mA(Min.)$ for RCO Output
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V\sim 6V$
- Pin and Function Compatible with LSTTL (74LS692/693)



DIP20 (3D20A-P)


PIN ASSIGNMENT



(TOP VIEW)

TC74HC692P TC74HC693P

BLOCK DIAGRAM



TRUTH TABLE


INPUTS										OUTPUTS				FUNCTION
CCLR	LOAD	ENP	ENT	CCK	RCLR	RCK	R/C	G	QA	QB	QC	QD		
X	X	X	X	X	X	X	X	H	Z	Z	Z	Z	HIGH IMPEDANCE	
L	X	X	X	$\bar{1}$	X	X	L	L	L	L	L	L	COUNTER CLEAR	
H	L	X	X	$\bar{1}$	X	X	L	L	a	b	c	d	LOAD DATA	
H	H	L	\bar{x}	$\bar{1}$	X	X	L	L	NO CHANGE				COUNT DISABLE	
H	H	X	L	$\bar{1}$	X	X	L	L	NO CHANGE				NO CHANGE	
H	H	H	H	$\bar{1}$	X	X	L	L	COUNT UP				COUNT UP	
H	X	X	X	$\bar{1}$	X	X	L	L	NO CHANGE				NO COUNT	
X	X	X	X	X	L	$\bar{1}$	H	L	L	L	L	L	REGISTER CLEAR	
X	X	X	X	X	H	$\bar{1}$	H	L	a'	b'	c'	d'	LOAD REGISTER	
X	X	X	X	X	X	$\bar{1}$	H	L	NO CHANGE				NO CHANGE	

X: Don't Care
Z: High Impedance
a~d: The level of steady state input voltage at inputs A~D respectively.
a'~d': The level of internal counter outputs respectively, before the most recent positive edge of the register clock.

TC74HC692 RCO = QA · QD · ENT
TC74HC693 RCO = QA · QB · QC · QD · ENT


TC74HC692P
TC74HC693P

LOGIC DIAGRAM TC74HC692




TC74HC692P TC74HC693P

LOGIC DIAGRAM TC74HC693




TIMING CHART TC74HC692




TC74HC692P TC74HC693P

TIMING CHART TC74HC693



ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	RATING	UNIT
Supply Voltage Range		V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage		V_{IN}	$-0.5 \sim V_{CC}+0.5$	
DC Output Voltage		V_{OUT}	$-0.5 \sim V_{CC}+0.5$	
Input Diode Current		I_{IK}	± 20	mA
Output Diode Current		I_{OK}	± 20	
DC Output Current	(RCO)	I_{OUT}	± 25	
	(QA ~ QD)		± 35	
DC V_{CC} /Ground Current		I_{CC}	± 70	
Power Dissipation		P_D	500*	mW
Storage Temperature		T_{STG}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature(10sec)		T_L	300	



* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	
Output Voltage	V_{OUT}	0 ~ V_{CC}	
Operating Temperature	T_{opr}	$-40 \sim 85$	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC} = 2.0V$)	ns
		0 ~ 500 ($V_{CC} = 4.5V$)	
		0 ~ 400 ($V_{CC} = 6.0V$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}C$			$T_a = -40 \sim 85^{\circ}C$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		QA ~ QD	$I_{OH} = -6mA$ $I_{OH} = -7.8mA$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	5.68	5.80	-	5.63	-	
RCO	$I_{OH} = -4mA$ $I_{OH} = -5.2mA$	4.5	4.18	4.31	-	4.13	-			
		6.0	5.68	5.80	-	5.63	-			

TC74HC692P TC74HC693P

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		QA ~ QD	I _{OL} =6mA I _{OL} =7.8mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				RCO	I _{OL} =4mA I _{OL} =5.2mA	4.5	-	0.17	0.26	
6.0	-	0.18	0.26			-	0.33			
3-State Off Leak Current	I _{OZ}	V _{IN} =V _{IH} or V _{IL} V _{OUT} =V _{CC} or GND	6.0	-	-	±0.5	-	±5.0	μA	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q)	t _{TLH} t _{THL}		2.0	-	25	60	-	75	ns
			4.5	-	7	12	-	15	
			6.0	-	6	10	-	13	
Output Transition Time (RCO)	t _{TLH} t _{THL}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	/	13	-	16	
Propagation Delay Time (CCK - Q)	t _{pLH} t _{pHL}		2.0	-	132	260	-	325	
			4.5	-	33	52	-	65	
			6.0	-	28	44	-	55	
Propagation Delay Time (RCK - Q)	t _{pLH} t _{pHL}		2.0	-	136	260	-	325	
			4.5	-	34	52	-	65	
			6.0	-	29	44	-	55	
Propagation Delay Time (CCK - RCO)	t _{pLH} t _{pHL}		2.0	-	108	210	-	265	
			4.5	-	27	42	-	53	
			6.0	-	23	36	-	45	
Propagation Delay Time (R/C - Q)	t _{pLH} t _{pHL}		2.0	-	92	180	-	225	
			4.5	-	23	36	-	45	
			6.0	-	20	31	-	38	
Propagation Delay Time (ENT - RCO)	t _{pLH} t _{pHL}		2.0	-	48	95	-	120	
			4.5	-	12	19	-	24	
			6.0	-	10	16	-	20	

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Maximum Clock Frequency	f _{MAX}		2.0	4	8	-	3	-	MHz
			4.5	20	30	-	16	-	
			6.0	24	35	-	19	-	
Minimum Pulse Width (CCK, RCK)	t _{w(H)}		2.0	-	48	125	-	160	ns
	t _{w(L)}		4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Set-up Time (LOAD, ENT, ENP)	t _s		2.0	-	68	150	-	190	
			4.5	-	17	30	-	38	
			6.0	-	14	26	-	33	
Minimum Set-up Time (A, B, C, D)	t _s		2.0	-	48	125	-	160	
			4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Set-up Time (CCLR, RCLR)	t _s		2.0	-	48	125	-	160	
			4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Set-up Time (CCK - RCK)	t _s		2.0	-	68	150	-	190	
			4.5	-	17	30	-	38	
			6.0	-	14	26	-	33	
Minimum Data Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
3-State Output Enable Time	t _{pZL}	R _L =1kΩ	2.0	-	64	130	-	165	
	t _{pZH}		4.5	-	16	26	-	33	
			6.0	-	14	22	-	28	
3-State Output Disable Time	t _{pLZ}	R _L =1kΩ	2.0	-	80	145	-	180	
	t _{pHZ}		4.5	-	20	29	-	36	
			6.0	-	17	25	-	31	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Output Capacitance	C _{OUT}			-	10	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}			-	95	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC692P TC74HC693P

SWITCHING CHARACTERISTICS TEST WAVEFORM (Part 1)




SWITCHING CHARACTERISTICS TEST WAVEFORM (Part 2)



t_{pLZ} , t_{pZL}


The $1k\Omega$ load resistors should be connected between outputs and V_{CC} line and the $50pF$ load capacitors should be connected between outputs and GND line.

All inputs except \bar{G} input should be connected to V_{CC} or GND line such that outputs will be in low logic level while \bar{G} input is held low.




t_{pHZ} , t_{pZH}

The $1k\Omega$ load resistors and the $50pF$ load capacitors should be connected between each output and GND line. All inputs except \bar{G} input should be connected to V_{CC} or GND line such that output will be in high logic level while \bar{G} input is held low.



TC74HC692P TC74HC693P

$I_{CC}(\text{Opr.})$ TEST WAVEFORM




TC74HC696P TC74HC697P

TC74HC696P U/D DECADE COUNTER/REGISTER (3-STATE)
TC74HC697P U/D 4-BIT BINARY COUNTER/REGISTER (3-STATE)

The TC74HC696/697 are high speed CMOS up/down counters fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. TC74HC696 is BCD DECADE COUNTER, and TC74HC697 is 4-BIT BINARY COUNTER. Both devices have registers respectively. They count at positive edge of counter clock input (CCK) when selected at "Counter Mode". If input U/ \bar{D} is held "H", internal counter counts up, and held "L", counts down. Internal counter's outputs are memoried in output register at positive edge of register clock (RCK). The outputs (QA~QD) are selected internal counter outputs or register outputs respectively by output select input (R/ \bar{C}). Their clear function are cleared asynchronously to clock. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES

- High Speed $f_{MAX}=33\text{MHz}(\text{Max.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads (For \bar{RCO})
15 LSTTL Loads (For QA~QD)
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
For QA~QD Output
 $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$ For \bar{RCO} Output
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with LSTTL (74LS696/697)




ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35 (QA~QD) ± 20 (RCO)	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

PIN ASSIGNMENT



TC74HC696P TC74HC697P

TRUTH TABLE

INPUTS									OUTPUTS				FUNCTION
\overline{CCLR}	LOAD	\overline{BNP}	\overline{ENT}	\overline{CCK}	U/\overline{D}	RCK	R/\overline{G}	\overline{G}	QA	QB	QC	QD	
X	X	X	X	X	X	X	X	H	Z	Z	Z	Z	HIGH IMPEDANCE
L	X	X	X	X	X	X	L	L	L	L	L	L	CLEAR COUNTER
H	L	X	X	\downarrow	X	X	L	L	a	b	c	d	LOAD COUNTER
H	H	H	X	\downarrow	X	X	L	L	NO CHANGE				NO COUNT
H	H	X	H	\downarrow	X	X	L	L	NO CHANGE				
H	H	L	L	\downarrow	H	X	L	L	COUNT UP				COUNT UP
H	H	L	L	\downarrow	L	X	L	L	COUNT DOWN				COUNT DOWN
H	X	X	X	\downarrow	X	X	L	L	NO CHANGE				NO COUNT
X	X	X	X	X	X	\downarrow	H	L	a'	b'	c'	d'	LOAD REGISTER
X	X	X	X	X	X	\downarrow	H	L	NO CHANGE				NO LOAD

X: Don't care

Z: High Impedance

$a \sim d$: The level of steady state inputs at inputs A through D respectively.


$a' \sim d'$: The level of steady state outputs at internal counter outputs QA' through QD' respectively.

\overline{RCO} Function

$$TC74HC696 \quad \overline{RCO} = (\overline{UP} \cdot QA \cdot QD \cdot ENT + \overline{UP} \cdot QA \cdot \overline{QD} \cdot ENT)$$


$$TC74HC697 \quad \overline{RCO} = (\overline{UP} \cdot QA \cdot QB \cdot QC \cdot QD \cdot ENT + \overline{UP} \cdot QA \cdot \overline{QB} \cdot QC \cdot QD \cdot ENT)$$

BLOCK DIAGRAM




TC74HC696P TC74HC697P

LOGIC DIAGRAM TC74HC696




TC74HC696P TC74HC697P

LOGIC DIAGRAM TC74HC697




TIMING CHART TC74HC696



TC74HC696P TC74HC697P

TIMING CHART TC74HC697




TC74HC696P TC74HC697P

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	
Output Voltage	V_{OUT}	0 ~ V_{CC}	
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT		
				MIN.	TYP.	MAX.	MIN.	MAX.			
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V		
			4.5	3.15	-	-	3.15	-			
			6.0	4.2	-	-	4.2	-			
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V		
			4.5	-	-	1.35	-	1.35			
			6.0	-	-	1.8	-	1.8			
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V	
			QA ~ QH	$I_{OH}=-6mA$	4.5	4.18	4.31	-	4.13		-
				$I_{OH}=-7.8mA$	6.0	5.68	5.80	-	5.63		-
		RCO	$I_{OH}=-4mA$	4.5	4.18	4.31	-	4.13	-		
			$I_{OH}=-5.2mA$	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	V	
			QA ~ QH	$I_{OL}=6mA$	4.5	-	0.17	0.26	-		0.33
				$I_{OL}=7.8mA$	6.0	-	0.18	0.26	-		0.33
		RCO	$I_{OL}=4mA$	4.5	-	0.17	0.26	-	0.33		
			$I_{OL}=5.2mA$	6.0	-	0.18	0.26	-	0.33		
3-State Output Off-State Current	I_{OZ}	$V_{OUT}=V_{CC}$ or GND	6.0	-	-	± 0.5	-	± 5.0	μA		
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0			
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0			

TC74HC696P
TC74HC697P

AC ELECTRICAL CHARACTERISTICS ($t_r=t_f=6ns$, $C_L=50pF$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q)	t _{TLH} t _{THL}		2.0	-	25	60	-	75	ns
			4.5	-	7	12	-	15	
			6.0	-	6	10	-	13	
Output Transition Time (\overline{RCO})	t _{TLH} t _{THL}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CCK - Q)	t _{pLH} t _{pHL}		2.0	-	136	260	-	325	
			4.5	-	34	52	-	65	
			6.0	-	29	44	-	55	
Propagation Delay Time (RCK - Q)	t _{pLH} t _{pHL}		2.0	-	116	225	-	280	
			4.5	-	29	45	-	56	
			6.0	-	25	38	-	48	
Propagation Delay Time (CCK - \overline{RCO})	t _{pLH} t _{pHL}		2.0	-	160	305	-	380	
			4.5	-	40	61	-	76	
			6.0	-	34	52	-	65	
Propagation Delay Time (R/ \overline{C} - Q)	t _{pLH} t _{pHL}		2.0	-	100	195	-	225	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	
Propagation Delay Time (\overline{ENT} - \overline{RCO})	t _{pLH} t _{pHL}		2.0	-	116	225	-	280	
			4.5	-	29	45	-	56	
			6.0	-	25	38	-	48	
Propagation Delay Time (CCLR - Q)	t _{pHL}		2.0	-	148	285	-	355	
			4.5	-	37	57	-	71	
			6.0	-	31	48	-	60	
Propagation Delay Time (CCLR - \overline{RCO})	t _{pHL}		2.0	-	172	325	-	405	
			4.5	-	43	65	-	81	
			6.0	-	37	55	-	69	
Maximum Clock Frequency	f _{MAX}		2.0	4	8	-	3	-	MHz
			4.5	20	30	-	16	-	
			6.0	24	35	-	19	-	
Minimum Pulse Widht (CCK, RCK)	t _{w(H)} t _{w(L)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (CCLR)	t _{w(L)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Removal Time (\overline{CCLR})	t _{rem}		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Minimum Set-up Time (\overline{LOAD} , \overline{ENP} , \overline{ENT})	t _s		2.0	-	96	225	-	280	
			4.5	-	24	45	-	56	
			6.0	-	20	38	-	48	

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Set-up Time (A, B, C, D)	t _s		2.0	-	20	75	-	95	ns
			4.5	-	5	15	-	19	
			6.0	-	4	13	-	16	
Minimum Set-up Time (CCK - RCK)	t _s		2.0	-	52	125	-	160	
			4.5	-	13	25	-	32	
			6.0	-	11	21	-	27	
Minimum Set-up Time (U/D)	t _s		2.0	-	64	150	-	190	
			4.5	-	16	30	-	38	
			6.0	-	14	26	-	32	
Minimum Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
3-State Output Enable Time	t _{pZL}	R _L =1kΩ	2.0	-	64	130	-	165	
	t _{pZH}		4.5	-	16	26	-	33	
			6.0	-	14	22	-	28	
3-State Output Disable Time	t _{pLZ}	R _L =1kΩ	2.0	-	92	185	-	230	
	t _{pHZ}		4.5	-	23	37	-	46	
			6.0	-	20	31	-	39	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD} (1)	TC74HC696		-	90	-	-	-	
		TC74HC697		-	92	-	-	-	

Note(1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC696P TC74HC697P


SWITCHING CHARACTERISTICS TEST WAVEFORM



SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)



ICC(Opr.) TEST CIRCUIT



TC74HC698P


TC74HC699P

TC74HC698P U/D DECADE COUNTER/REGISTER (3-STATE)
 TC74HC699P U/D 4-BIT BINARY COUNTER/REGISTER (3-STATE)

The TC74HC698/699 are high speed CMOS up/down counters fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. TC74HC698 is BCD DECADE COUNTER, and TC74HC699 is 4-BIT BINARY COUNTER. Both devices have registers respectively. They count at positive edge of counter clock input (CCK) when selected at "Counter Mode". If input U/D is held "H", internal counter counts up, and held "L", counts down. Internal counter's outputs are memoried in output register at positive edge of register clock (RCK). The outputs (QA ~ QD) are selected internal counter outputs or register outputs respectively by output select input (R/C). Their clear function are cleared synchronously to clock. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES

- High Speed $f_{MAX}=31\text{MHz}(\text{Max.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads (For $\overline{\text{RCO}}$)
15 LSTTL Loads (For QA ~ QD)
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$
For QA ~ QD Output
 $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$ For $\overline{\text{RCO}}$ Output
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{Opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with LSTTL (74LS698/699)




ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±35 (QA ~ QD) ±25 ($\overline{\text{RCO}}$)	mA
DC V_{CC} /Ground Current	I_{CC}	±70	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10 sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

PIN ASSIGNMENT



TRUTH TABLE

INPUTS									OUTPUTS				FUNCTION
CCLR	LOAD	ENP	ENT	CCK	U/D	RCK	R/C	G	QA	QB	QC	QD	
X	X	X	X	X	X	X	X	H	Z	Z	Z	Z	HIGH IMPEDANCE
L	X	X	X	$\bar{\square}$	X	X	L	L	L	L	L	L	CLEAR COUNTER
H	L	X	X	$\bar{\square}$	X	X	L	L	a	b	c	d	LOAD COUNTER
H	H	H	X	$\bar{\square}$	X	X	L	L	NO CHANGE			NO COUNT	
H	H	X	H	$\bar{\square}$	X	X	L	L	NO CHANGE				
H	H	L	L	$\bar{\square}$	H	X	L	L	COUNT UP			COUNT UP	
H	H	L	L	$\bar{\square}$	L	X	L	L	COUNT DOWN			COUNT DOWN	
H	X	X	X	$\bar{\square}$	X	X	L	L	NO CHANGE			NO COUNT	
X	X	X	X	X	X	$\bar{\square}$	H	L	a'	b'	c'	d'	LOAD REGISTER
X	X	X	X	X	X	$\bar{\square}$	H	L	NO CHANGE			NO LOAD	

X: Don't care

Z: High Impedance

a~d : The level of steady state inputs at inputs A through D respectively.


a'~d': The level of steady state outputs at internal counter outputs QA' through QD' respectively.

\overline{RCO} Function

$$TC74HC698 \quad \overline{RCO} = (\overline{UP \cdot QA \cdot QD \cdot ENT} + \overline{UP \cdot \overline{QA} \cdot \overline{QD} \cdot ENT})$$


$$TC74HC699 \quad \overline{RCO} = (\overline{UP \cdot QA \cdot QB \cdot QC \cdot QD \cdot ENT} + \overline{UP \cdot QA \cdot QB \cdot QC \cdot QD \cdot ENT})$$

BLOCK DIAGRAM




TC74HC698P TC74HC699P

LOGIC DIAGRAM TC74HC698




TC74HC698P TC74HC699P

LOGIC DIAGRAM TC74HC699




TC74HC698P TC74HC699P

TIMING CHART TC74HC698



TIMING CHART TC74HC699




TC74HC698P TC74HC699P

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	
Output Voltage	V_{OUT}	0 ~ V_{CC}	
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-		
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5		
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		QA ~ QD	$I_{OH}=-6mA$ $I_{OH}=-7.8mA$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				RCO	$I_{OH}=-4mA$ $I_{OH}=-5.2mA$	4.5	4.18	4.31	-	
6.0	5.68	5.80	-			5.63	-			
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		QA ~ QD	$I_{OL}=6mA$ $I_{OL}=7.8mA$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				RCO	$I_{OL}=4mA$ $I_{OL}=5.2mA$	4.5	-	0.17	0.26	
6.0	-	0.18	0.26			-	0.33			
3-State Output Off-State Current	I_{OZ}	$V_{OUT}=V_{CC}$ or GND	6.0	-	-	± 0.5	-	± 5.0	μA	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0		
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS ($t_r=t_f=6ns$, $C_L=50pF$)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q)	t_{TLH} t_{THL}		2.0	-	25	60	-	75	ns
			4.5	-	7	12	-	15	
			6.0	-	6	10	-	13	
Output Transition Time (\overline{RCO})	t_{TLH} t_{THL}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CCK - Q)	t_{pLH} t_{pHL}		2.0	-	124	240	-	300	
			4.5	-	31	48	-	60	
			6.0	-	26	41	-	51	
Propagation Delay Time (RCK - Q)	t_{pLH} t_{pHL}		2.0	-	100	195	-	245	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	
Propagation Delay Time (CCK - \overline{RCO})	t_{pLH} t_{pHL}		2.0	-	144	275	-	345	
			4.5	-	36	55	-	69	
			6.0	-	31	47	-	59	
Propagation Delay Time (R/\overline{C} - Q)	t_{pLH} t_{pHL}		2.0	-	92	175	-	220	
			4.5	-	23	35	-	44	
			6.0	-	20	30	-	37	
Propagation Delay Time (\overline{ENT} - \overline{RCO})	t_{pLH} t_{pHL}		2.0	-	96	190	-	240	
			4.5	-	24	38	-	48	
			6.0	-	20	32	-	41	
Maximum Clock Frequency (CCK, RCK)	f_{MAX}		2.0	3.5	7	-	2.5	-	MHz
			4.5	18	28	-	14	-	
			6.0	21	33	-	16	-	
Minimum Pulse Width (CCK, RCK)	$t_{w(H)}$ $t_{w(L)}$		2.0	-	44	100	-	125	ns
			4.5	-	11	20	-	25	
			6.0	-	9	17	-	21	
Minimum Set-up Time (\overline{LOAD} , \overline{ENP} , \overline{ENT})	t_s		2.0	-	84	200	-	250	
			4.5	-	21	40	-	50	
			6.0	-	18	34	-	43	
Minimum Set-up Time (A, B, C, D)	t_s		2.0	-	16	50	-	65	
			4.5	-	4	10	-	13	
			6.0	-	3	9	-	11	

TC74HC698P
TC74HC699P


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	T _a =25°C			T _a =-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Set-up Time (\overline{CCLR})	t _s		2.0	-	12	50	-	65	ns
			4.5	-	3	10	-	13	
			6.0	-	2.5	9	-	11	
Minimum Set-up Time (U/ \overline{D})	t _s		2.0	-	60	150	-	190	
			4.5	-	15	30	-	38	
			6.0	-	13	26	-	32	
Minimum Set-up Time (CCK - RCK)	t _s		2.0	-	48	125	-	160	
			4.5	-	12	25	-	32	
			6.0	-	10	21	-	27	
Minimum Hold Time	t _h		2.0	-	-	25	-	36	
			4.5	-	-	5	-	6	
			6.0	-	-	5	-	5	
3-State Output Enable Time	t _{pZL}	R _L =1kΩ	2.0	-	56	110	-	140	
	t _{pZH}		4.5	-	14	22	-	28	
			6.0	-	12	19	-	24	
3-State Output Disable Time	t _{pLZ}	R _L =1kΩ	2.0	-	80	145	-	180	
	t _{pHZ}		4.5	-	20	29	-	36	
			6.0	-	17	25	-	31	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Output Capacitance	C _{OUT}			-	10	-	-	-	
Power Dissipation Capacitance	C _{PD} (1)			-	113	-	-	-	

Note (1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(Opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM




TC74HC698P
TC74HC699P

SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)



$I_{CC}(\text{Opr.})$ TEST CIRCUIT



TC74HC4002AP/AF

DUAL 4-INPUT NOR GATE

The TC74HC4002A is a high speed CMOS 4-INPUT NOR GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including a buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=10\text{ns}(\text{Typ.})$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=1\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL} 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range ... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 4002B.




DIP14 (3D14A-P)




MFP14 (F14GB-P)

PIN ASSIGNMENT



(TOP VIEW)

IEC LOGIC SYMBOL



TRUTH TABLE

A	B	C	D	Y
H	X	X	X	L
X	H	X	X	L
X	X	H	X	L
X	X	X	H	L
L	L	L	L	H

X : Don't Care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
				4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
			6.0	-	-	1.0	-	10.0		
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	1.0	-	10.0		

TC74HC4002AP/AF

AC ELECTRICAL CHARACTERISTICS ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		-	4	8	ns
	t_{THL}					
Propagation Delay Time	t_{pLH}		-	10	17	
	t_{pHL}					

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH}		2.0	-	30	75	-	95	ns
	t_{THL}		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time	t_{pLH}		2.0	-	40	100	-	125	ns
			4.5	-	13	20	-	25	
			6.0	-	11	17	-	21	
Input Capacitance	C_{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD(1)}$		-	22	-	-	-		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC \text{ (op)}} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 2 \text{ (per Gate)}$$

TC74HC4017P/F

TC74HC4017P/F DECADE COUNTER/DIVIDER

The TC74HC 4017 is a high speed CMOS DECADE JOHNSON COUNTER fabricated with silicon C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It contains 5-stage divided-by-10 Johnson counter with 10 decoded output (Q0 - Q10) and carry-out bit. This counter is advanced on the positive edge of clock signal when \overline{CE} input is held low, or it is advanced on the negative edge of the clock enable signal (\overline{CE}) when CLOCK input is held high, and selected one of ten outputs goes high. Holding high the CLEAR input, this counter is cleared to its zero state without regard to the other input conditions. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=45\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 4017B


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



PIN ASSIGNMENT




TC74HC4017P/F

TRUTH TABLE


CLOCK	\overline{CE}	CLEAR	DECODE OUTPUT (H)
X	X	H	Q ₀
L	X	L	Q _n
X	H	L	Q _n
	L	L	Q _{n+1}
	L	L	Q _n
H		L	Q _n
H		L	Q _{n+1}

X : DON'T CARE
Q_n : NO CHANGE

LOGIC DIAGRAM




TIMING DIAGRAM



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC4017P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		I _{OH} =-4mA I _{OH} =-5.2mA	4.5	4.18	4.31	-	4.13	-		
			6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		I _{OL} =4mA I _{OL} =5.2mA	4.5	-	0.17	0.26	-	0.33		
			6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK, \overline{CE} -Q, CARRY)	t _{pLH} t _{pHL}		2.0	-	100	195	-	245	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	
Propagation Delay Time (CLEAR - Q, CARRY)	t _{pLH} t _{pHL}		2.0	-	100	195	-	245	
			4.5	-	25	39	-	49	
			6.0	-	21	33	-	42	

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.		MAX.
Maximum Clock Frequency	f _{MAX}		2.0	5	10	-	4	MHz	
			4.5	25	41	-	20		
			6.0	29	48	-	24		
Minimum Pulse Width (CLOCK)	t _{w(L)}		2.0	-	30	75	-	95	ns
	t _{w(H)}		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (CLEAR)	t _{w(H)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time	t _s		2.0	-	-	0	-	0	ns
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Hold Time	t _h		2.0	-	30	75	-	95	ns
			4.5	-	7	15	-	19	
			6.0	-	6	13	-	16	
Minimum Removal Time (CLEAR)	t _{rem}		2.0	-	25	75	-	95	ns
			4.5	-	6	15	-	19	
			6.0	-	5	13	-	16	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	74	-	-	-		

Note (1) C_{pd} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC4017P/F

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(opr.)}$ TEST CIRCUIT



TC74HC4020P/F

TC74HC4020P/F 14-STAGE BINARY COUNTER

The TC74HC4020 is a high speed CMOS 14-STAGE BINARY COUNTER/DIVIDER fabricated with silicon gate C²MOS technology. It operates approximately ten times as fast as that of metal-gate CMOS IC (4020B) with the same power dissipation. A clear input is used to reset the counter to the all low level state. A high level at CLEAR accomplishes the reset function. A negative transition on the CLOCK input brings one increment to the counter. Twelve kinds of divided output are provided; 1'st and 4 stage thru 14 stage. And at the last stage, 1/16384 divided frequency will be obtained. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES

- High Speed $f_{max}=60\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A (Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA (Min.)}$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 4020B.


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ\text{C}\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.





PIN ASSIGNMENT




TC74HC4020P/F

TRUTH TABLE

CLOCK	CLEAR	OUTPUT STATE
X	H	ALL OUTPUTS = "L"
	L	NO CHANGE
	L	ADVANCE TO NEXT STATE

X : DON'T CARE


LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40\sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=4\text{mA}$	4.5	-	0.17	0.26	-	0.33	V
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC4020P/F


AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time ($\overline{\text{CLOCK}} - Q_1$)	t _{pLH} t _{pHL}		2.0	-	72	145	-	180	
			4.5	-	18	29	-	36	
			6.0	-	15	25	-	31	
Propagation Delay Time Difference ($Q_n - Q_{n+1}$)	Δt_{pd}		2.0	-	35	75	-	95	
			4.5	-	9	15	-	19	
			6.0	-	8	13	-	16	
Propagation Delay Time (CLEAR)	t _{pHL}		2.0	-	104	205	-	255	
			4.5	-	26	41	-	50	
			6.0	-	22	35	-	43	
Maximum Clock Frequency	f _{MAX}		2.0	6	14	-	5	-	MHz
			4.5	30	55	-	24	-	
			6.0	35	65	-	28	-	
Minimum Pulse Width ($\overline{\text{CLOCK}}$)	t _{w(L)} t _{w(H)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (CLEAR)	t _{w(H)}		2.0	-	60	125	-	155	
			4.5	-	15	25	-	31	
			6.0	-	13	21	-	26	
Minimum Removal Time	t _{rem}		2.0	-	-	50	-	65	
			4.5	-	-	10	-	13	
			6.0	-	-	9	-	11	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	23	-	-	-		


Note(1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(opr.)}$ TEST CIRCUIT



TC74HC4022P/F

TC74HC4022P/F OCTAL COUNTER/DIVIDER

The TC74HC4022 is a high speed CMOS OCTAL COUNTER/DIVIDER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It contains 4-stage divide-by-8 Johnson counter with 8 decoded output (Q₀ - Q₇) and Carry-out bit.

This counter is advanced on the positive edge of clock signal when CLOCK ENABLE input is held low, or is advanced on the negative edge of clock enable signal when CLOCK input is held high, and the selected one of eight outputs goes high.

Holding high the CLEAR input, this counter is cleared to its zero state without regard to the other input conditions.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed f_{MAX}=43MHz(Typ.) at V_{CC}=5V
- Low Power Dissipation I_{CC}= 4μA(Max.) at Ta=25°C
- High Noise Immunity V_{NIH}=V_{NIL}=28% V_{CC}(Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance |I_{OH}|=I_{OL}=4mA(Min.)
- Balanced Propagation Delays t_{pLH}=t_{pHL}
- Wide Operating Voltage Range V_{CC}(opr.)=2V ~ 6V
- Pin and Function Compatible with 4022B


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/ 180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

* 500mW in the range of Ta=-40° ~ 65°C and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.



PIN ASSIGNMENT




TRUTH TABLE

CLOCK	\overline{CE}	CLEAR	DECODE OUTPUT (H)
X	X	H	Q ₀
L	X	L	Q _n
X	H	L	Q _n
	L	L	Q _{n+1}
	L	L	Q _n
H		L	Q _n
H		L	Q _{n+1}


X : DON'T CARE
 Q_n : NO CHANGE

LOGIC DIAGRAM



TC74HC4022P/F


TIMING CHART



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		I _{OH} =-4mA I _{OH} =-5.2mA	4.5	4.18	4.31	-	4.13	-		
			6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		I _{OL} =4mA I _{OL} =5.2mA	4.5	-	0.17	0.26	-	0.33		
			6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	μA
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	-	4.0	-	40.0	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	25°C				-40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
Output Transition Time	t _{TLH} t _{THL}			2.0	-	30	75	-	95	ns
				4.5	-	8	15	-	19	
				6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK - Q, CARRY)	t _{PLH} t _{PHL}			2.0	-	100	195	-	245	ns
				4.5	-	25	39	-	49	
				6.0	-	21	33	-	42	
Propagation Delay Time (CLEAR - Q, CARRY)	t _{PLH} t _{PHL}			2.0	-	100	195	-	245	ns
				4.5	-	25	39	-	49	
				6.0	-	21	33	-	42	

TC74HC4022P/F


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	25°C			-40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Maximum Clock frequency	f _{MAX}		2.0	5	10	-	4	MHz	
			4.5	25	40	-	20		
			6.0	29	47	-	24		
Minimum Pulse Width (CLOCK)	t _{w(L)}		2.0	-	30	75	-	95	ns
	t _{w(H)}		4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (CLEAR)	t _{w(H)}		2.0	-	35	75	-	95	
			4.5	-	9	15	-	19	
			6.0	-	8	13	-	16	
Minimum Set-up Time	t _s		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Hold Time	t _h		2.0	-	35	75	-	95	
			4.5	-	9	15	-	19	
			6.0	-	8	13	-	16	
Minimum Removal Time	t _{rem}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	52	-	-	-		



Note(1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



ICC(opr.) TEST CIRCUIT



TC74HC4024P/F

TC74HC4024P/F 7-STAGE BINARY COUNTER

The TC74HC4024 is a high speed CMOS 7-STAGE BINARY COUNTER/DIVIDER fabricated with silicon gate C²MOS technology.

It operates approximately ten times as fast as that of metal-gate CMOS IC (4024B) with the same power dissipation.

A clear input is used to reset the counter to the all low level state. A high level at CLEAR accomplishes the reset function. A negative transition on the CLOCK input brings one increment to the counter. Seven kinds of divided output are provided; 1st and 4 stage thru 7 stage. And at the last stage, 1/128 divided frequency will be obtained.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{max}=60\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A (Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 4024B.


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500 (DIP)*/ 180 (MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.




DIP14 (3D14A-P)



MFP14 (F14GB-P)

PIN ASSIGNMENT




TRUTH TABLE

CLOCK	CLEAR	OUTPUT STATE
X	H	ALL OUTPUTS = "L"
	L	NO CHANGE
	L	ADVANCE TO NEXT STATE

X : DON'T CARE


LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC4024P/F

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-		
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5		
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
			4.5	4.4	4.5	-	4.4	-		
		I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-		
		I _{OH} =-5.2mA	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	
			4.5	-	0.0	0.1	-	0.1		
		I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33		
		I _{OL} =5.2mA	6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time ($\overline{\text{CLOCK}}$ - Q1)	t _{pLH} t _{pHL}		2.0	-	72	145	-	180	ns
			4.5	-	18	29	-	36	
			6.0	-	15	25	-	31	
Propagation Delay Time Difference (Q _n - Q _{n+1})	Δtpd		2.0	-	28	60	-	75	
			4.5	-	7	12	-	15	
			6.0	-	6	10	-	13	
Propagation Delay Time (CLEAR - Q _n)	t _{pHL}		2.0	-	96	185	-	230	
			4.5	-	24	37	-	46	
			6.0	-	20	31	-	39	
Maximum Clock Frequency	f _{MAX}		2.0	6	14	-	5	-	MHz
			4.5	30	55	-	24	-	
			6.0	35	65	-	28	-	
Minimum Pulse Width ($\overline{\text{CLOCK}}$)	t _{w(L)} t _{w(H)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Pulse Width (CLEAR)	t _w (H)		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Removal Time	t _{rem}		2.0	-	15	50	-	65	ns
			4.5	-	3	10	-	13	
			6.0	-	3	9	-	11	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	CPD(1)			-	42	-	-	-	

Note(1): C_{pd} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(0pr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HC4024P/F

$I_{CC(Opr.)}$ TEST CIRCUIT



TC74HC4028P/F

TC74HC4028P/F BCD-TO-DECIMAL DECODER

The TC74HC4028 is a high speed CMOS DECIMAL DECODER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

A BCD code applied to the four input (A thru D) provides a high level at the selected one of the decimal decoded outputs. A illegal BCD code such as eleven to fifteen gives a low level at all outputs.


The device also can be used as 3-to-8 LINE DECODER, when D input is assigned as a disable input.

The device is useful for code conversion, address decoding, memory selection, demultiplexing, or read out decoding.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- . High Speed..... $t_{pd}=25\text{ns}$ (Typ.) ($V_{CC}=5\text{V}$)
- . Low Power Dissipation..... $I_{CC}=4\mu\text{A}$ (Max.) ($T_a=25^\circ\text{C}$)
- . High Noise Immunity..... $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- . Output Drive Capability.....10 LSTTL Loads
- . Symmetrical Output Impedance.... $|I_{OH}|=I_{OL}=4\text{mA}$ (Min.)
- . Balanced Propagation Delays..... $t_{pLH}\cong t_{pHL}$
- . Wide Operating Voltage Range.... $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- . Pin and Function Compatible with 4028B




DIP16 (3D16A-P)




MFP16 (F16GC-P)

PIN ASSIGNMENT



TC74HC4028P/F

LOGIC DIAGRAM



TRUTH TABLE

INPUTS				OUTPUTS										SELECTED OUTPUT
D	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	
L	L	L	L	H	L	L	L	L	L	L	L	L	L	Y0
L	L	L	H	L	H	L	L	L	L	L	L	L	L	Y1
L	L	H	L	L	L	H	L	L	L	L	L	L	L	Y2
L	L	H	H	L	L	L	H	L	L	L	L	L	L	Y3
L	H	L	L	L	L	L	L	H	L	L	L	L	L	Y4
L	H	L	H	L	L	L	L	L	H	L	L	L	L	Y5
L	H	H	L	L	L	L	L	L	L	H	L	L	L	Y6
L	H	H	H	L	L	L	L	L	L	L	H	L	L	Y7
H	L	L	L	L	L	L	L	L	L	L	L	H	L	Y8
H	L	L	H	L	L	L	L	L	L	L	L	L	H	Y9
H	X	H	X	L	L	L	L	L	L	L	L	L	L	NOTE
H	H	X	X	L	L	L	L	L	L	L	L	L	L	NOTE


X : Don't care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OOUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$. and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC4028P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V)	ns
		0 ~ 500 (V _{CC} =4.5V)	
		0 ~ 400 (V _{CC} =6.0V)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	μA
				Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t _{TLH}		2.0	-	30	75	-	ns
	t _{THL}		4.5	-	8	15	-	
			6.0	-	7	13	-	
Propagation Delay Time (A,B,C,D)	t _{pLH}		2.0	-	116	225	-	ns
	t _{pHL}		4.5	-	29	45	-	
			6.0	-	25	38	-	
Input Capacitance	C _{IN}		-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD} (1)		-	58	-	-	-	

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{CC}(opr) TEST CIRCUIT



TC74HC4040P/F

TC74HC4040P/F 12-STAGE BINARY COUNTER

GENERAL DESCRIPTION

The TC74HC4040 is a high speed CMOS 12-STAGE BINARY COUNTER/DIVIDER fabricated with silicon gate C²MOS technology.

It operates approximately ten times as fast as that of metal-gate CMOS IC (4040B) with the same power dissipation.

A clear input is used to reset the counter to all low level state. A high level at CLEAR accomplishes the reset function. A negative transition on the CLOCK input brings one increment to the counter. All divided output stages are provided, and 1/4096 divided frequency will be obtained at the last stage.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES

- High Speed $f_{max}=60\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A (Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC(\text{Min.})}$
- Output Drive Capability 10LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}|=I_{OL}=4\text{mA (Min.)}$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range $V_{CC(\text{opr})}=2\text{V} \sim 6\text{V}$
- Pin and Functional Compatible with 4040B.


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



PIN ASSIGNMENT




TRUTH TABLE

CLOCK	CLEAR	OUTPUT STATE
X	H	ALL OUTPUTS = "L"
	L	NO CHANGE
	L	ADVANCE TO NEXT STATE

X : DON'T CARE

LOGIC DIAGRAM




TC74HC4040P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$			$T_a=-40\sim 85^\circ\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-4\text{mA}$	4.5	4.18	4.31	-	4.13	-	V
				6.0	5.68	5.80	-	5.63	-	
				Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	2.0	-	
4.5	-	0.0	0.1					-	0.1	
6.0	-	0.0	0.1					-	0.1	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=4\text{mA}$	4.5	-	0.17	0.26	-	0.33	V
				6.0	-	0.18	0.26	-	0.33	
				Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=5.2\text{mA}$	4.5	-	
6.0	-	0.18	0.26					-	0.33	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0					-	-	± 0.1
			Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK - Q ₁)	t _{pLH} t _{pHL}		2.0	-	72	145	-	180	
			4.5	-	18	29	-	36	
			6.0	-	15	25	-	31	
Propagation Delay Time Difference (Q _n - Q _{n+1})	Δt _{pd}		2.0	-	35	75	-	95	
			4.5	-	9	15	-	19	
			6.0	-	8	13	-	16	
Propagation Delay Time (CLEAR)	t _{pHL}		2.0	-	104	205	-	225	
			4.5	-	26	41	-	50	
			6.0	-	22	35	-	43	
Maximum Clock Frequency	f _{MAX}		2.0	6	14	-	5	-	MHz
			4.5	30	55	-	24	-	
			6.0	35	65	-	28	-	
Minimum Pulse Width (CLOCK)	t _{w(L)} t _{w(H)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (CLEAR)	t _{w(H)}		2.0	-	60	125	-	155	
			4.5	-	15	25	-	31	
			6.0	-	13	21	-	26	
Minimum Removal Time	t _{rem}		2.0	-	-	50	-	65	
			4.5	-	-	10	-	13	
			6.0	-	-	9	-	11	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	32	-	-	-		

Note(1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC4040P/F

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(opr.)}$ TEST CIRCUIT



TC74HC4049P/F TC74HC4050P/F


TC74HC4049 P/ F HEX BUFFER/CONVERTER (INVERTING)

TC74HC4050 P/ F HEX BUFFER CONVERTER


The TC74HC4049 and the TC74HC4050 are high speed CMOS HEX BUFFER fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The TC74HC4049 is an inverting buffer, while the TC74HC4050 is a non-inverting buffer. The internal circuit is composed of 3-stage or 2-stage inverters, which enables high noise immunity and stable output. Input protection circuits are different from those of the high speed CMOS IC's. They eliminate diodes of V_{CC} side and enable logic-level conversion from high-level voltage (up to 15V) to low-level voltage. These IC's are useful for battery back up circuits, because input voltage can be applied on IC's which is not biased by V_{CC}.

FEATURES:

- . High Speed.....t_{pd}=10ns(Typ.) at V_{CC}=5V
- . Low Power Dissipation.....I_{CC}=1μA(Max.) at Ta=25°C
- . High Noise Immunity.....V_{NIH}=V_{NIL}=28% V_{CC}(Min.)
- . Output Drive Capability.....15 LSTTL Loads
- . Symmetrical Output Impedance..|I_{OH}|=I_{OL}=6mA(Min.)
- . Balanced Propagation Delays...t_{pLH}≐t_{pHL}
- . Wide Operating Voltage Range..V_{CC(opr)}=2V~6V
- . Pin and Function Compatible with 4049B, 4050B.




PIN ASSIGNMENT



TC74HC4049P/F TC74HC4050P/F

CIRCUIT SCHEMATIC (per Gate)



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim 18^*$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	-20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 35	mA
DC V_{CC} /Ground Current	I_{CC}	± 70	mA
Power Dissipation	P_D	$500(DIP)^{**}/180(MFP)$	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

Note.

*DC input voltage is able to impress $-0.5V$ to $18V$ based on GND without any relation to voltage of V_{CC} . Recommended operating condition is from $0V$ to $15V$ and it is possible to convert logic-level from $15V$ to $5V$ or $5V$ to $2V$.

** $500mW$ in the range of $T_a = -40^{\circ}C \sim 65^{\circ}C$ and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until $300mW$.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	$2 \sim 6$	V
Input Voltage	V_{IN}	$0 \sim 15$	V
Output Voltage	V_{OUT}	$0 \sim V_{CC}$	V
Operating Temperature	T_{opr}	$-40 \sim 85$	$^{\circ}C$
Input Rise and Fall Time	t_r, t_f	$0 \sim 1000(V_{CC}=2.0V)$ $0 \sim 500(V_{CC}=4.5V)$ $0 \sim 400(V_{CC}=6.0V)$	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		V _{IH} or V _{IL}	I _{OH} =-6mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V _{OL}	V _{IN} =	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		V _{IH} or V _{IL}	I _{OL} =6mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	μA
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	-	1.0	-	10.0	

TC74HC4049P/F TC74HC4050P/F

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	-	25	60	-	75	ns
			4.5	-	6	12	-	15	
			6.0	-	5	10	-	13	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	-	48	100	-	125	ns
			4.5	-	12	20	-	25	
			6.0	-	10	17	-	21	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD} (1)		-	25	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6 \text{ (per Gate)}$$

SWITCHING CHARACTERISTICS TEST CIRCUIT



I_{CC(opr)} TEST CIRCUIT



TC74HC4051AP/AF TC74HC4052AP/AF TC74HC4053AP/AF/AFN

TC74HC4051AP/AF 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER
 TC74HC4052AP/AF DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER
 TC74HC4053AP/AF/AFN TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

The TC74HC4051A/4052A/4053A are high speed CMOS ANALOG MULTIPLEXER/DEMULTIPLEXER fabricated with silicon gate C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC4051A has an 8 channel configuration, the TC74HC4052A has a 4 channel × 2 configuration and the TC74HC4053A has a 2 channel × 3 configuration.

The digital signal to the control terminal turns "ON" the corresponding switch of each channel a large amplitude signal ($V_{CC} - V_{EE}$) can then be switched by the small logical amplitude ($V_{CC} - GND$) control signal.

For example, in the case of $V_{CC} = 5V$, $GND = 0V$, $V_{EE} = -5V$, signals between $-5V$ and $+5V$ can be switched from the logical circuit with a single power supply of $5V$. As the ON-resistance of each switch is low, they can be connected to circuits with low input impedance.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd} = 15ns$ (typ.) at $V_{CC} = 5V$, $V_{EE} = 0V$
- Low Power Dissipation $I_{CC} = 4\mu A$ (Max.) at $T_a = 25^\circ C$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- Low ON Resistance $R_{ON} = 50\Omega$ (typ.) at $V_{CC} - V_{EE} = 9V$
- High Degree of Linearity ... $THD = 0.02\%$ (typ.) at $V_{CC} - V_{EE} = 9V$
- Pin and Function Compatible with 4051/4052/4053B


TRUTH TABLE

CONTROL INPUTS				"ON" CHANNEL		
INHIBIT	C*	B	A	HC4051A	HC4052A	HC4053A
L	L	L	L	0	0X, 0Y	0X, 0Y, 0Z
L	L	L	H	1	1X, 1Y	1X, 0Y, 0Z
L	L	H	L	2	2X, 2Y	0X, 1Y, 0Z
L	L	H	H	3	3X, 3Y	1X, 1Y, 0Z
L	H	L	L	4	---	0X, 0Y, 1Z
L	H	L	H	5	---	1X, 0Y, 1Z
L	H	H	L	6	---	0X, 1Y, 1Z
L	H	H	H	7	---	1X, 1Y, 1Z
H	X	X	X	NONE	NONE	NONE

X : DON'T CARE, * : Except HC4052A




PIN ASSIGNMENT



TC74HC4051AP/AF
TC74HC4052AP/AF
TC74HC4053AP/AF/AFN

SYSTEM DIAGRAM



TC74HC4051AP/AF TC74HC4052AP/AF TC74HC4053AP/AF/AFN

ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
Supply Voltage Range	$V_{CC}-V_{EE}$	-0.5 ~ 13	V
Control Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
Switch I/O Voltage	$V_{I/O}$	$V_{EE}-0.5 \sim V_{CC}+0.5$	V
Control Input Diode Current	I_{CK}	± 20	mA
I/O Diode Current	I_{IOK}	± 20	mA
Switch through Current	I_T	± 25	mA
DC V_{CC} or GND Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	2 ~ 6	V
Supply Voltage Range	V_{EE}	-6 ~ 0	V
Supply Voltage Range	$V_{CC}-V_{EE}$	2 ~ 12	V
Control Input Voltage	V_{IN}	0 ~ V_{CC}	V
Switch I/O Voltage	$V_{I/O}$	$V_{EE} \sim V_{CC}$	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Control Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC}=4.5\text{V}$)	
		0 ~ 400 ($V_{CC}=6.0\text{V}$)	

IEC LOGIC SYMBOL



TC74HC4051AP/AF
TC74HC4052AP/AF
TC74HC4053AP/AF/AFN

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST			Ta=25°C			Ta=-40 ~85°C		UNIT
		CONDITION	V _{EE}	V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Control Input Voltage	V _{IHC}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Control Input Voltage	V _{ILC}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
ON Resistance	R _{ON}	V _{IN} =V _{ILC} or V _{IHC}	GND	4.5	-	85	180	-	225	Ω
		V _{I/O} =V _{CC} to V _{EE}	-4.5	4.5	-	55	120	-	150	
		I _{I/O} ≤ 2mA	-6.0	6.0	-	50	100	-	125	
		V _{IN} =V _{ILC} or V _{IHC}	GND	2.0	-	150	-	-	-	
		V _{I/O} =V _{CC} or V _{EE}	GND	4.5	-	70	150	-	190	
		I _{I/O} ≤ 2mA	-4.5	4.5	-	50	100	-	125	
Difference of ON Resistance Between Switches	ΔR _{ON}	V _{IN} =V _{ILC} or V _{IHC}	GND	4.5	-	10	30	-	35	Ω
		V _{I/O} =V _{CC} to V _{EE}	-4.5	4.5	-	5	12	-	15	
		I _{I/O} ≤ 2mA	-6.0	6.0	-	5	10	-	12	
Input/Output Leakage Current (SWITCH OFF)	I _{OFF}	V _{OS} =V _{CC} or GND	GND	6.0	-	-	± 60	-	± 600	nA
		V _{IS} =GND or V _{CC}	-6.0	6.0	-	-	±100	-	±1000	
		V _{IN} =V _{ILC} or V _{IHC}								
Switch Input Leakage Current (SWITCH ON)	I _{IZ}	V _{OS} =V _{CC} or GND	GND	6.0	-	-	± 60	-	± 600	nA
		V _{IN} =V _{ILC} or V _{IHC}	-6.0	6.0	-	-	±100	-	±1000	
Control Input Current	I _{IN}	V _{IN} =V _{CC} or GND	GND	6.0	-	-	±0.1	-	±1.0	μA
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	GND	6.0	-	-	4.0	-	40.0	
				6.0	-	-	8.0	-	80.0	

TC74HC4051AP/AF
TC74HC4052AP/AF
TC74HC4053AP/AF/AFN

AC ELECTRICAL CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns, GND = 0V)

PARAMETER	SYMBOL	TEST CONDITION	T _a = 25°C					T _a = -40 ~ 85°C		UNIT
			V _{CC}	V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Phase difference between Input and Output	φ _{I/O}	ALL TYPES	GND	2.0	—	25	60	—	75	ns
			GND	4.5	—	6	12	—	15	
			GND	6.0	—	5	10	—	13	
			4.5	4.5	—	4	—	—	—	
Output Enable Time	t _{pZL} t _{pZ1}	*1 4051	GND	2.0	—	64	225	—	280	
			GND	4.5	—	18	45	—	56	
			GND	6.0	—	15	38	—	48	
		-4.5	4.5	—	18	—	—	—		
		*1 4052	GND	2.0	—	64	225	—	280	
			GND	4.5	—	18	45	—	56	
	GND		6.0	—	15	38	—	48		
	-4.5	4.5	—	18	—	—	—			
	*1 4053	GND	2.0	—	50	225	—	280		
		GND	4.5	—	14	45	—	56		
		GND	6.0	—	12	38	—	48		
	-4.5	4.5	—	14	—	—	—			
Output Disable Time	t _{pLZ} t _{pLZ}	*1 4051	GND	2.0	—	100	250	—	315	
			GND	4.5	—	33	50	—	63	
			GND	6.0	—	28	43	—	54	
		-4.5	4.5	—	29	—	—	—		
		*1 4052	GND	2.0	—	100	250	—	315	
			GND	4.5	—	33	50	—	63	
	GND		6.0	—	28	43	—	54		
	-4.5	4.5	—	29	—	—	—			
	*1 4053	GND	2.0	—	95	225	—	280		
		GND	4.5	—	30	45	—	56		
		GND	6.0	—	26	38	—	48		
	-4.5	4.5	—	26	—	—	—			
Control Input Capacitance	C _{in}	ALL TYPES	—	—	—	5	10	—	10	
COMMON Terminal Capacitance	C _{IS}	4051	—	—	—	36	70	—	70	
		4052	-5.0	5.0	—	19	40	—	40	
		4053	—	—	—	11	20	—	20	
SWITCH Terminal Capacitance	C _{OS}	4051	—	—	—	7	15	—	15	
		4052	-5.0	5.0	—	7	15	—	15	
		4053	—	—	—	7	15	—	15	
Feedthrough Capacitance	C _{IOS}	4051	—	—	—	0.95	2	—	2	
		4052	-5.0	5.0	—	0.85	2	—	2	
		4053	—	—	—	0.75	2	—	2	
Power Dissipation Capacitance	C _{PD}	4051	—	—	—	70	—	—	—	
		*2 4052	GND	5.0	—	71	—	—	—	
		4053	—	—	—	67	—	—	—	

* 1: R_L = 1kΩ

* 2: C_{PD} is defined as the value of the internal equivalent capacitance of IC which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\text{ (op)}} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$$

TC74HC4051AP/AF
TC74HC4052AP/AF
TC74HC4053AP/AF/AFN

ANALOG SWITCH CHARACTERISTICS(GND=0V,Ta=25°C)



PARAMETER	SYMBOL	TEST CONDITION		TYP.	UNIT		
		V_{CC}	V_{CC}				
Sine Wave Distortion (T.H.D)		$R_L=10k\Omega$ $C_L=50pF$ $f_{IN}=1kHz$	$V_{IN}=4.0V_{P-P}$	-2.25	2.25	0.025	%
			$V_{IN}=8.0V_{P-P}$	-4.5	4.5	0.020	
			$V_{IN}=11.0V_{P-P}$	-6.0	6.0	0.018	
Frequency Response (Switch ON)	f_{MAX}	Adjust f_{IN} Voltage to obtain 0dBm at Vos Increase f_{IN} Frequency until dB Meter reads -3dB $R_L=50\Omega, C_L=10pF$ $f_{IN}=1MHz, \text{Sine Wave}$	* 1 ALL	-2.25	2.25	120	MHz
			* 2 4051			45	
			4052 4053			70 95	
			* 1 ALL	-4.5	4.5	190	
			* 2 4051			70	
			4052 4053			110 150	
* 1 ALL	-6.0	6.0	200				
* 2 4051			85				
4052 4053			140 190				
Feedthrough Attenuation (Switch OFF)		V_{in} is centered at $(V_{CC}-V_{EE})/2$ Adjust input for 0dBm $R_L=600\Omega, C_L=50pF$ $f_{IN}=1MHz, \text{Sine Wave}$	-2.25	2.25	-50	dB	
			-4.5	4.5	-50		
			-6.0	6.0	-50		
Crosstalk (Control Input to Signal Output)		$R_L=600\Omega, C_L=50pF$ $f_{IN}=1MHz, \text{Square Wave } (t_r=t_f \text{ 6 ns})$	-2.25	2.25	60	mV	
			-4.5	4.5	140		
			-6.0	6.0	200		
Crosstalk (Between any switches)		Adjust V_{IN} to obtain 0dBm at Input $R_L=600\Omega, C_L=50pF$ $f_{IN}=1MHz, \text{Sine Wave}$	-2.25	2.25	-50	dB	
			-4.5	4.5	-50		
			-6.0	6.0	-50		

- * 1: Input COMMON Terminal, and measured at SWITCH Terminal.
- * 2: Input SWITCH Terminal, and measured at COMMON Terminal.

NOTE: These characteristics are determined by design of devices.


SWITCHING CHARACTERISTICS TEST CIRCUITS

1. t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}




2. CROSS TALK (CONTROL INPUT-SWITCH OUTPUT)


$f_{in}=1\text{MHz}$ duty=50% $t_r=t_f=6\text{ns}$




5. CROSSTALK (BETWEEN ANY TWO SWITCHES)




3. FEEDTHROUGH ATTENUATION



4. C_{IOS} , C_{IS} , C_{OS}



6. FREQUENCY RESPONSE (SWITCH ON)



TC74HC4060P/F

TC74HC4060P/F 14-STAGE BINARY COUNTER/DIVIDER WITH OSCILLATOR

The TC74HC4060 is a high speed CMOS 14-STAGE BINARY COUNTER fabricated with silicon gate C²MOS technology.

It operates ten times as fast as that of metal-gate C²MOS IC (4060BP) with the same power dissipation.


The oscillator configuration allows designs of either RC or crystal oscillator circuits. A clear input is used to reset the counter to the all low level state and disable the oscillator. A high level at CLEAR accomplishes the reset function.

A negative transition on the clock input increments the counter. Ten kinds of divided output are provided; 4 stage thru 10 stage and 12 stage thru 14 stage. And at the last stage, 1/16384 divided frequency is obtained.


The $\overline{\phi}_I$ input and the CLEAR input are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- . High Speed..... $f_{\max}=60\text{MHz(Typ.)}$ ($V_{CC}=5\text{V}$)
- . Low Power Dissipation..... $I_{CC}=4\mu\text{A(Max.)}$ ($T_a=25^\circ\text{C}$)
- . High Noise Immunity..... $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- . Output Drive Capability.....10 LSTTL Loads
- . Symmetrical Output Impedance... $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- . Balanced Propagation Delays... $t_{pLH}\doteq t_{pHL}$
- . Wide Operating Voltage Range.. $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- . Oscillator ConfigurationRC or Crystal Oscillator
- . Schmitt Trigger Clock Input
- . Pin and Function Compatible with 4060B




DIP16 (3D16A-P)



MFP16 (F16GC-P)

PIN ASSIGNMENT




TRUTH TABLE


INPUTS		FUNCTION
$\overline{\phi I}$	CLEAR	
x	H	Counter is reset to zero state. ϕ_0 output goes to high level $\overline{\phi_0}$ output goes to low level
	L	Count up one step.
	L	No change.

x Don't care

LOGIC DIAGRAM



INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC4060P/F

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

* 500mW in the range of Ta=-40°C ~ 65°C and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} =2.0V) 0 ~ 500(V _{CC} =4.5V) 0 ~ 400(V _{CC} =6.0V)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage (Q Outputs)	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.9	6.0	-	5.9	-	
I _{OH} =-5.2mA	4.5	4.18	4.31	-	4.13	-				
	6.0	5.68	5.80	-	5.63	-				

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Output Voltage ($\phi_0, \bar{\phi}_0$ Output)	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.8	2.0	-	1.8	-	V
				4.5	4.0	4.5	-	4.0	-	
				6.0	5.5	5.9	-	5.5	-	
Low-Level Output Voltage (Q Outputs)	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Low-Level Output Voltage ($\phi_0, \bar{\phi}_0$ Output)	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.2	-	0.2	V
				4.5	-	0.0	0.5	-	0.5	
				6.0	-	0.1	0.5	-	0.5	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	μA
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	-	4.0	-	40.0	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time (Q Outputs)	t _{TLH} t _{THL}			2.0	-	30	75	-	95	
				4.5	-	8	15	-	19	
				6.0	-	7	13	-	16	
Propagation Delay Time $\bar{\phi}_1 - Q_4$	t _{pLH} t _{pHL}			2.0	-	196	370	-	465	ns
				4.5	-	49	74	-	93	
				6.0	-	42	63	-	79	
Propagation Delay Time Difference Q _n - Q _{n+1}	Δt _{pd}			2.0	-	35	75	-	95	
				4.5	-	9	15	-	19	
				6.0	-	8	13	-	16	
Propagation Delay Time CLEAR - Q _n	t _{pLH} t _{pHL}			2.0	-	100	195	-	245	
				4.5	-	25	39	-	49	
				6.0	-	21	33	-	42	
Maximum Clock Frequency	f _{MAX}			2.0	6	14	-	5	-	MHz
				4.5	30	55	-	24	-	
				6.0	35	65	-	28	-	

TC74HC4060P/F

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns) (CONTINUED)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Minimum Pulse Width CLOCK ($\overline{\phi_I}$)	t _w (L) t _w (H)		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
CLEAR	t _w (H)		2.0	-	60	125	-	155	
			4.5	-	15	25	-	31	
			6.0	-	13	21	-	26	
Minimum Removal Time CLEAR	t _{rem}		2.0	-	40	100	-	125	
			4.5	-	10	20	-	25	
			6.0	-	9	17	-	21	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD} (1)		-	33	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$


SWITCHING CHARACTERISTICS TEST WAVEFORM



I_{CC}(opr) TEST CIRCUIT



TYPICAL CLOCK DRIVE CIRCUITS



TC74HC4066P/F


TC74HC4066P/F QUAD BILATERAL SWITCH

The TC74HC4066 is a high speed CMOS QUAD BILATERAL SWITCH fabricated with silicon gate C²MOS technology.


It consists of four independent high speed switches capable of controlling either digital or analog signals with as low power dissipation as that of metal-gate C²MOS IC. C input is provided to control the switch; the switch is ON while the C input is maintained at high level, and the switch is OFF while at low level.

FEATURES:


- . High Speed..... $t_{pd}=12ns$ (Typ.) ($V_{CC}=5V$)
- . Low Power Dissipation..... $I_{CC}=1\mu A$ (Max.) ($T_a=25^\circ C$)
- . High Noise Immunity..... $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- . Low ON Resistance..... $R_{ON}=80\Omega$ (Typ.) ($V_{CC}=5V$)
- . High Degree of Linearity..... $DISTORTION=0.05\%$ (Typ.) ($V_{CC}=5V$)
- . Pin and Function Compatible with 4066B



LOGIC DIAGRAM (PER CHANNEL)



PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)*/180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

* 500mW in the range of Ta=-40°C ~ 65°C and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Control Input Voltage	V _{IH}	Refer to R _{ON} specification	2.0	1.5	-	-	1.5	-	V
			4.5	3.15	-	-	3.15	-	
			6.0	4.2	-	-	4.2	-	
Low-Level Control Input Voltage	V _{IL}	I _{OFF} ≤ 1.0μA	2.0	-	-	0.5	-	0.5	V
			4.5	-	-	1.35	-	1.35	
			6.0	-	-	1.8	-	1.8	
ON Resistance	R _{ON}	V _C =V _{IHC} V _{I/O} =0 ~ V _{CC} I _{I/O} =100μA	2.0	-	2000	-	-	-	Ω
			4.5	-	100	200	-	250	
			6.0	-	60	170	-	210	
Difference of ON Resistance Between Any Two of Four Switches	ΔR _{ON}	V _C =V _{IHC} I _{I/O} =100μA	2.0	-	50	-	-	-	Ω
			4.5	-	3	-	-	-	
			6.0	-	2	-	-	-	

TC74HC4066P/F

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Input/Output Leakage Current (Switch OFF)	I _{OFF}	V _C =V _{IILC} V _{I/O} =6V, V _{O/I} =0V or V _{I/O} =0V, V _{O/I} =6V	6.0	-	-	±0.1	-	±0.1	μA
Input Leakage Current	I _{IN}		6.0	-	-	±0.1	-	±1.0	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	1.0	-	10.0	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input tr=tf=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Phase Difference between Input to Output	φ _{I-O}	R _L =10kΩ	2.0	-	13	50	-	65	ns
			4.5	-	5	10	-	13	
			6.0	-	4	9	-	11	
Output Enable Time	t _{pZH} t _{pZL}	R _L =1kΩ	2.0	-	56	115	-	145	
			4.5	-	14	23	-	29	
			6.0	-	12	20	-	25	
Output Disable Time	t _{pLZ} t _{pHZ}	R _L =1kΩ	2.0	-	64	115	-	145	
			4.5	-	16	23	-	29	
			6.0	-	14	20	-	25	
Sine Wave Distortion		V _{SS} =-2.5V V _{in} =0.88V _{RMS} R _L =10kΩ f=1kHz	2.5	-	0.05	-	-	-	%
Frequency Response (Switch ON) 20 log ₁₀ $\frac{V_{out}}{V_{in}} = -3dB$		V _{SS} =-2.5V V _{in} =0.88V _{RMS} R _L =1kΩ	2.5	-	30	-	-	-	MHz
Feedthrough Attenuation (Switch OFF) 20 log ₁₀ $\frac{V_{out}}{V_{in}} = -50dB$		V _{SS} =-2.5V V _{in} =0.88V _{RMS} R _L =1kΩ	2.5	-	1.0	-	-	-	
Crosstalk (Control Input to Signal Output)		R _{IN} =1kΩ R _L =10kΩ	2.0	-	25	-	-	-	mV
			4.5	-	60	-	-	-	
			6.0	-	75	-	-	-	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns) (CONTINUED)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	
Cross talk (Between any two switches) $20 \log_{10} \frac{V_{out}}{V_{in}} = -50\text{dB}$		V _{SS} =-2.5V V _{Iin} =0.88VRMS R _L =1kΩ	2.5	-	1.5	-	-	MHz
Maximum Control Input Frequency		R _L =1kΩ C _L =15pF V _{OUT} =1/2 V _{CC}	2.0 4.5 6.0	- - -	20 30 30	- - -	- - -	
Control Input Capacitance	C _{IN}		-		5	10	-	pF
Switch Input/Output Capacitance	C _{I/O}		-		6	-	-	
Feedthrough Capacitance	C _{I-O}		-		0.5	-	-	
Power Dissipation Capacitance	C _{PD} (1)		-		13	-	-	

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 \text{ (per CHANNEL)}$$

CHANNEL RESISTANCE (R_{ON}) TEST CIRCUIT





I_{CC(opr)} TEST CIRCUIT




SWITCHING CHARACTERISTICS TEST CIRCUIT


1. t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}




2. CROSSTALK (CONTROL TO OUTPUT)




5. CROSSTALK BETWEEN ANY TWO SWITCHES




3. BANDWIDTH AND FEEDTHROUGH ATTENUATION



4. C_{I-O} , $C_{I/O}$



6. MAXIMUM CONTROL FREQUENCY



TC74HC4072P/F

TC74HC4072P/F DUAL 4-INPUT OR GATE

The TC74HC4072 is a high speed CMOS 4-INPUT OR GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stage including buffer output, which enables high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or excess voltage.

FEATURES:


- . High Speed..... $t_{pd}=11ns$ (Typ.) ($V_{CC}=5V$)
- . Low Power Dissipation..... $I_{CC}=1\mu A$ (Max.) ($T_a=25^\circ C$)
- . High Noise Immunity..... $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- . Output Drive Capability.....10 LSTTL Loads
- . Symmetrical Output Impedance... $|I_{OH}|=I_{OL}=4mA$ (Min.)
- . Balanced Propagation Delays... $t_{pLH}\doteq t_{pHL}$
- . Wide Operating Voltage Range... $V_{CC}(opr)=2V\sim 6V$
- . Pin and Function Compatible with 4072B



LOGIC DIAGRAM (1/2 OF DEVICE SHOWN)



PIN ASSIGNMENT




TC74HC4072P/F

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OOUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500 (DIP) */ 180 (MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a = -40 \sim 65^{\circ}C$. and from $T_a = 65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

INPUT and OUTPUT EQUIVALENT CIRCUIT



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0~1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
			4.5	4.4	4.5	-	4.4	-		
			6.0	5.9	6.0	-	5.9	-		
			I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-	
6.0	5.68	5.80	-	5.63	-					
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
			4.5	-	0.0	0.1	-	0.1		
			6.0	-	0.0	0.1	-	0.1		
			I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
6.0	-	0.18	0.26	-	0.33					
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	1.0	-	10.0		

TC74HC4072P/F

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time	t_{pLH} t_{pHL}		2.0	-	56	110	-	140	
			4.5	-	14	22	-	28	
			6.0	-	12	19	-	24	
Input Capacitance	C_{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{PD}(1)$		-	28	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \quad (\text{per Gate})$$

SWITCHING CHARACTERISTICS TEST CIRCUIT and WAVEFORM



$I_{CC(opr)}$ TEST CIRCUIT



TC74HC4075AP/AF

TRIPLE 3-INPUT OR GATE

The TC74HC4075A is a high speed CMOS 3-INPUT OR GATE fabricated with silicon gate C²MOS technology.


It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 4 stages including a buffer output, which provide high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_{pd} = 8\text{ns}(\text{typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 2\mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 4075B



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TRUTH TABLE

A	B	C	Y
H	X	X	H
X	H	X	H
X	X	H	H
L	L	L	L

X : Don't Care

TC74HC4075AP/AF

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC}=2.0\text{V}$)	ns
		0 ~ 500($V_{CC}=4.5\text{V}$)	
		0 ~ 400($V_{CC}=6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC}$ or GND	$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33	μA
				6.0	-	-	±0.1	-	±1.0	

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, T_a=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH}		-	4	8	ns
	t _{THL}					
Propagation Delay Time	t _{pLH}		-	8	15	
	t _{pHL}					

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =-40 ~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	-	35	90	-	115	ns
			4.5	-	11	18	-	23	
			6.0	-	9	15	-	20	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	27	-	-	-		

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OPP)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/3(\text{per Gate})$$

TC74HC4078P/F

TC74HC4078P/F 8-INPUT NOR GATE

The TC74HC4078 is a high speed CMOS 8-INPUT NOR GATE fabricated with silicon gate C²MOS technology.

It operates ten times as fast as that of metal-gate C²MOS IC (4078B) with the same power dissipation.

Output X is 8-INPUT NOR, output Y is 8-INPUT OR. Both outputs are buffered, which enables high noise immunity and stable output.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=14ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=1\mu A$ (Max.) at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with 4078B


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500 (DIP)*/ 180 (MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^\circ C \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.




DIP14 (3D14A-P)



MFP14 (F14GB-P)


PIN ASSIGNMENT



(TOP VIEW)

NC: No Connection


LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$				$T_a=-40\sim 85^\circ C$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		$I_{OH}=-4mA$	4.5	4.18	4.31	-	4.13	-		
			6.0	5.68	5.80	-	5.63	-		
			$I_{OH}=-5.2mA$	6.0	5.68	5.80	-	5.63	-	

TC74HC4078P/F

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		or V _{IL}	I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	1.0	-	10.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)


PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time	t _{pLH} t _{pHL}		2.0	-	68	130	-	165	ns
			4.5	-	17	26	-	33	
			6.0	-	14	22	-	28	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD(1)}		-	73	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).


Average operating current can be obtained by the equation hereunder.

$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST CIRCUIT



I_{CC(Opr.)} TEST CIRCUIT



TC74HC4094P/F

TC74HC4094P/F 8-BIT SHIFT AND STORE REGISTER (3-STATE)

The TC74HC4094 is a high speed CMOS 8-STAGE SHIFT-AND-STORE REGISTER fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. This device consists of an 8-bit shift register and a 8-bit latch with 3-state output buffer. Data is shifted serially through the shift register on the positive going transition of the clock input signal. The output of the last stage (Qs) can be used to cascade several devices. Data on the Qs output is transferred to a second output (Qs') on the following negative transition of the clock input signal. The data of each stage of the shift register is provided to a latch, which latches data on the negative going transition of the STROBE input signal. When STROBE input is held high, data propagates through the latch to a 3-state output buffer. This buffer is enabled when OUTPUT ENABLE input is taken high. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES

- High Speed $f_{MAX}=42\text{MHz(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 4094B


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.





DIP16 (3D16A-P)




MFP16 (F16GC-P)

PIN ASSIGNMENT





TIMING CHART



TRUTH TABLE


CK	OE	ST	SI	PARA. OUT		SERI. OUT	
				Q ₁	Q _n	Q _s	Q' _s
	H	H	L	L	Q _{n-1}	Q ₇	NC
	H	H	H	H	Q _{n-1}	Q ₇	NC
	H	L	X	NC	NC	Q ₇	NC
	L	X	X	Z	Z	Q ₇	NC
	H	X	X	NC	NC	NC	Q _s
	L	X	X	Z	Z	NC	Q _s

X : DON'T CARE
 NC: NO CHANGE
 Z : HIGH IMPEDANCE

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	T _a =25°C			T _a =-40~85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		or V _{IL}	I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	

DC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.		
Low-Level Output Voltage	VOL	VIN= VIH or VIL	IOL=20µA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		IOL=4mA IOL=5.2mA	4.5	-	0.17	0.26	-	0.33		
6.0	-		0.18	0.26	-	0.33				
3-State Output Off-State Current	IOZ	VIN=VIH or VIL VOUT=VCC or GND	6.0	-	-	±0.5	-	±5.0	µA	
Input Leakage Current	IIN	VIN=VCC or GND	6.0	-	-	±0.1	-	±1.0	µA	
Quiescent Supply Current	ICC	VIN=VCC or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (CL=50pF, INPUT tr=tf=6ns)

PARAMETER	SYMBOL	TEST CONDITION	25°C			-40 ~ 85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	tTLH tTHL		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK - Qn)	tPLH tPHL		2.0	-	140	270	-	340	ns
			4.5	-	35	54	-	68	
			6.0	-	30	46	-	58	
Propagation Delay Time (CLOCK - Qs, Qs')	tPLH tPHL		2.0	-	104	200	-	250	ns
			4.5	-	26	40	-	50	
			6.0	-	22	34	-	43	
Propagation Delay Time (STROBE - Qn)	tPLH tPHL		2.0	-	135	210	-	265	ns
			4.5	-	27	42	-	53	
			6.0	-	23	36	-	45	
Maximum Clock Frequency	fMAX		2.0	4	10	-	3	-	MHz
			4.5	20	38	-	16	-	
			6.0	24	45	-	19	-	
Minimum Clock Pulse Width	tw(H) tw(L)		2.0	-	35	100	-	125	ns
			4.5	-	9	20	-	25	
			6.0	-	8	17	-	21	
Minimum Strobe Pulse Width	tw(H)		2.0	-	35	100	-	125	ns
			4.5	-	9	20	-	25	
			6.0	-	8	17	-	21	


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	25°C			-40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Minimum Serial In Set-up Time	t _s		2.0	-	25	75	-	95	ns
			4.5	-	6	15	-	19	
			6.0	-	5	13	-	16	
Minimum Strobe Set-up Time	t _s		2.0	-	50	150	-	190	
			4.5	-	13	30	-	38	
			6.0	-	11	26	-	33	
Minimum Serial In Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Minimum Strobe Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
3-State Output Enable Time	t _{PZL} t _{PZH}	R _L =1kΩ	2.0	-	76	150	-	190	
			4.5	-	19	30	-	38	
			6.0	-	16	26	-	33	
3-State Output Disable Time	t _{PLZ} t _{PHZ}	R _L =1kΩ	2.0	-	84	150	-	190	
			4.5	-	21	30	-	38	
			6.0	-	18	26	-	33	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD} ⁽¹⁾		-	167	-	-	-		


Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



$I_{CC(opr)}$ TEST WAVEFORM



C_{pD} CALCULATION

C_{pD} is to be calculated with the formula hereunder by using the measured value of $I_{CC(opr)}$ in the test circuit drawn left side.

$$C_{pD} = \frac{I_{CC(opr)}}{f_{IN} \cdot V_{CC}}$$

At determining the typical value of C_{pD} , a relatively high frequency 1MHz was applied for f_{IN} , in order to eliminate the error from the quiescent supply current.


TC74HC40102P TC74HC40103P

TC74HC40102P DUAL BCD PROGRAMMABLE DOWN COUNTER
TC74HC40103P 8-BIT BINARY PROGRAMMABLE DOWN COUNTER

The TC74HC40102 and TC74HC40103 are high speed CMOS PROGRAMMABLE DOWN COUNTER fabricated with silicon gate C²MOS technology. They operate ten times as fast as that of metal-gate C²MOS IC (40102/40103B) with the same power dissipation. Output terminal CO/ZD is placed in active mode at "L" level when the contents of count become zero. As the TC74HC40102 adopts BCD binary coded decimal notation, setting up to 99 counts is possible. The 74HC40103 with 8-bits binary construction, can set up to 255 counts. Each type has $\overline{CI/CE}$ inhibiting clock, \overline{APE} asynchronous preset control input, \overline{SPE} synchronous preset control input and \overline{CLR} control input setting counter to maximum counting mode. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX}=36\text{MHz}$ (Typ.) at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A}$ (Max.) at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}$ (min.)
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range V_{CC} (Opr.)= $2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 40102B, 40103B




ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ\text{C}$
Lead Temperature 10sec	T_L	300	$^\circ\text{C}$

* 500mW in the range of $T_a=-40^\circ\text{C} \sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

PIN ASSIGNMENT




TC74HC40102P TC74HC40103P

TRUTH TABLE

CONTROL INPUT				MODE	FUNCTIONAL DESCRIPTION
CLEAR	APE	SPE	CI/CE		
H	H	H	H	Count inhibit	Even if clock is given, no count is made.
H	H	H	L	Regular count	Down count at rising edge of clock.
H	H	L	X	Synchronous preset	Data of PI terminal is preset at rising edge of clock.
H	L	X	X	Asynchronous preset	Data of PI terminal is asynchronously preset to clock.
L	X	X	X	Clear	Counter is set to maximum count.

Note 1. X: Don't care
2. Maximum count: "99" for TC74HC40102 and "255" for TC74HC40103.


TIMING CHART



LOGIC DIAGRAM

TC74HC40102


14
CO/ZD




TC74HC40102P
TC74HC40103P

LOGIC DIAGRAM

TC74HC40103





FUNCTIONAL DESCRIPTION

The TC74HC40102 and TC74HC40103 are 8-stage presetable synchronous down counters. Carry Out/Zero Detect ($\overline{CO/ZD}$) is output at the "L" level for the period of 1 bit when the readout becomes "0". The TC74HC40102 adopts binary coded decimal notation, making setting up to 99 counts possible. While the TC74HC40103 adopts 8-bit binary counter and can set up to 255 counts.

COUNT OPERATION

At the "H" level of control input of \overline{CLEAR} , \overline{SPE} and \overline{APE} , the counter carries out down count operation one by one at the rise of pulse given to CLOCK input. Count operation can be inhibited by setting Carry Input/Clock Enable ($\overline{CI/CE}$) to the "H" level.

TC74HC40102P

TC74HC40103P

(Continued)

$\overline{CO/ZD}$ is output at the "L" level when the readout becomes "0", but is not output even if the readout becomes "0" when $\overline{CI/CE}$ is at the "H" level, thus maintaining the "H" level.

Synchronous cascade operation can be carried out by using $\overline{CI/CE}$ input and $\overline{CO/ZD}$ output.

The contents of count jump to maximum count (99 for the TC74HC40102 and 255 for the TC74HC40103) if clock is given when the readout is "0". Therefore, operation of 100-frequency division and that of 256-frequency division are carried out for the TC74HC40102 and TC74HC40103, respectively, when clock input alone is given without various kinds of preset operations.

PRESET OPERATION AND RESET OPERATION


When Clear (\overline{CLEAR}) input is set to the "L" level, the readout is set to the maximum count independently of other inputs. When Asynchronous Preset Enable (\overline{APE}) input is set to the "L" level, readouts given on J0 to J7 can be preset asynchronously to counter independently of inputs other than \overline{CLEAR} input. When Synchronous Preset Enable (\overline{SPE}) is set to the "L" level, the readouts given on J0 to J7 can be preset to counter synchronously with the rise of clock.

As to these operation modes, refer to the truth table.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-		
		I _{OH} =-5.2mA	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33		
		I _{OL} =5.2mA	6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (CLOCK - $\overline{CO}/\overline{ZD}$)	t _{pLH} t _{pHL}		2.0	-	128	245	-	305	ns
			4.5	-	32	49	-	61	
			6.0	-	27	42	-	52	
Propagation Delay Time (\overline{APE} - $\overline{CO}/\overline{ZD}$)	t _{pLH} t _{pHL}		2.0	-	156	300	-	375	ns
			4.5	-	39	60	-	75	
			6.0	-	33	51	-	64	

TC74HC40102P

TC74HC40103P

AC ELECTRICAL CHARACTERISTICS (Continued)


PARAMETER	SYMBOL	TEST CONDITION	VCC	Ta=25°C			Ta=-40~85°C		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
Propagation Delay Time ($\overline{\text{CLEAR}}$ - $\overline{\text{CO/ZD}}$)	t_{pLH}		2.0	-	124	240	-	300	ns	
			4.5	-	31	48	-	60		
			6.0	-	27	41	-	51		
Propagation Delay Time ($\overline{\text{CI/CE}}$ - $\overline{\text{CO/ZD}}$)	t_{pLH}		2.0	-	56	115	-	145		
			4.5	-	14	23	-	29		
	t_{pHL}		6.0	-	12	20	-	25		
Maximum Clock Frequency	f_{MAX}		2.0	4	8	-	3	-		MHz
			4.5	20	31	-	16	-		
			6.0	24	36	-	19	-		
Minimum Pulse Width (CLOCK)	$t_{\text{w(H)}}$		2.0	-	30	75	-	95	ns	
	$t_{\text{w(L)}}$		4.5	-	8	15	-	19		
			6.0	-	7	13	-	16		
Minimum Pulse Width ($\overline{\text{CLEAR}}$, $\overline{\text{APE}}$)	$t_{\text{w(L)}}$		2.0	-	30	75	-	95		
			4.5	-	8	15	-	19		
			6.0	-	7	13	-	16		
Minimum Removal Time ($\overline{\text{CLEAR}}$, $\overline{\text{APE}}$)	t_{rem}		2.0	-	20	75	-	95		
			4.5	-	5	15	-	19		
			6.0	-	4	13	-	16		
Minimum Set up Time ($\overline{\text{SPE}}$ - CK)	t_{s}		2.0	-	30	75	-	95	ns	
			4.5	-	7	15	-	19		
			6.0	-	6	13	-	16		
Minimum Set up Time ($\overline{\text{CI/CE}}$ - CK)	t_{s}		2.0	-	56	125	-	160		
			4.5	-	14	25	-	32		
			6.0	-	12	21	-	27		
Minimum Set up Time (Jn - CK)	t_{s}		2.0	-	25	75	-	95		
			4.5	-	6	15	-	19		
			6.0	-	5	13	-	16		
Minimum Set up Time (Jn - $\overline{\text{APE}}$)	t_{s}		2.0	-	30	75	-	95		
			4.5	-	8	15	-	19		
			6.0	-	7	13	-	16		
Minimum Hold Time (All Inputs)	t_{h}		2.0	-	-	5	-	5		
			4.5	-	-	5	-	5		
			6.0	-	-	5	-	5		
Input Capacitance	C_{IN}			-	5	10	-	10	pF	
Power Dissipation Capacitance	$C_{\text{PD(1)}}$	74HC40102		-	110	-	-	-		
		74HC40103		-	128	-	-	-		

Note(1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM


WAVEFORM 1




WAVEFORM 2



WAVEFORM 3




WAVEFORM 4




TC74HC40102P TC74HC40103P

SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)




$I_{CC}(\text{Opr.})$ TEST CIRCUIT




EXAMPLE OF TYPICAL APPLICATION

PROGRAMMABLE DIVIDE-BY-N COUNTER




$$f_{OUT} = \frac{f_{IN}}{N+1}$$

- Timing chart when N="3"
(J0, J1=VCC, J2~J7=GND)





- TC74HC40102P 1/2 to 1/100 are dividable.
- TC74HC40103P 1/2 to 1/256 are dividable.

PARALLEL CARRY CASCADING



* At synchronous cascade connection, huzzerd occurs at CO output after its second stage when digit place changes, due to delay arrival. Therefore, take gate from TC74HC32 or the like, not from CO output at the rear stage directly.

PROGRAMMABLE TIMER



$$t_w = \left(\frac{N}{f_{IN}} + t_s \right)$$

Note: The above formula does not take into account the phase of clock input. Therefore, the real pulse width is the distance between the above formula-1/fIN ~ the above formula.

TC74HC40105AP/AF

FIFO 4 Bit × 16 Word REGISTER

The TC74HC40105A is a high speed CMOS 4bit x 16word first-in, first-out (FIFO) Strage Register fabricated with silicon gate C²MOS technolgy.

It achieves the high speed operation while maintaining the CMOS low power dissipation.

The device is capable of handling 16 four-bit words and it is possible to handle the input and output data at different shifting rates.

When the DATA-IN-READY (DIR) is high, data is written into the registers by a low to high transition of the SHIFT IN (SI) input. And when DATA-OUT-READY (DOR) is high, data is read out of the registers by a high to low transition of the $\overline{\text{SHIFT OUT}}$ (SO) input.

If the MASTER RESET (MR) is high, the DIR goes high and DOR goes low. The data in the internal registers are not changed but are declared invalid.


The TC74HC40105A can be cascaded to form longer registers or wider words.

The DATA OUTPUTS (Q_n) are 3-State Outputs. When $\overline{\text{OUTPUT ENABLE}}$ (OE) is held high, the Q_n's are in high impedance state.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $f_{\text{MAX}}=25\text{MHz}(\text{typ.})$ at $V_{\text{CC}}=5\text{V}$
- Low Power Dissipation $4\mu\text{A}(\text{Max.})$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{\text{NIH}}=V_{\text{NIL}}=28\% V_{\text{CC}}(\text{Min.})$
- Output Drive Capability 10 LSTTL Load
 - { 10(For DIR, DOR)
 - { 15(For Q₀~Q₃)
- Symmetrical Output Impedance ...
 - { $|I_{\text{OH}}|=I_{\text{OL}}=4\text{mA}(\text{Min.})$ (For DIR, DOR)
 - { $|I_{\text{OH}}|=I_{\text{OL}}=6\text{mA}(\text{Min.})$ (For Q₀~Q₃)
- Balanced Propagation Delays $t_{\text{pLH}} \approx t_{\text{pHL}}$
- Wide Operating Voltage Range $V_{\text{CC}}(\text{opr})=2\text{V}\sim 6\text{V}$




PIN ASSIGNMENT




SYSTEM DIAGRAM



TIMING DIAGRAM



BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

1) WRITING DATA

Data can be written into the FIFO whenever DIR is high and a low to high transition occurs on the SI pin. DIR will toggle momentarily until the data has been transferred to the second word register.

SI must be toggled before the next 4-bit word can be written. The first and subsequent words will automatically ripple to the output end of the device even if there is not a full 16 words of input data. When all 16 words are filled with data, DIR will go low and additional data cannot be written into the device.

2) READING DATA

When a data word appears in the sixteenth data register (just before the output buffer), DOR goes high and, if \overline{OE} is low, data can be output on the high to low transition of \overline{SO} .

The data remaining in the registers now ripples to the next higher word position opening the first word position for new data. DIR goes high and additional data can be written in. During the output of data, DOR toggles momentarily after each read. When the data registers become empty, DOR goes low and \overline{SO} is ignored.

3) MASTER REST

When a high is input to MR, the internal control logic is initialized. This causes DIR to go high and DOR to go low. The contents of the data registers are not changed, but are invalid and will be written over when the first word is loaded.

4) CASCADING

The TC74HC40105A can be cascaded to form longer registers simply by connecting DOR of the first device to SI of the second and DIR of the second device to \overline{SO} of the first. Additional devices may be cascaded by repeating the above. Of course, the Q_n outputs of the first device must be connected to the D_n inputs of the second.

In this mode, an MR pulse must be applied after the supply voltage is turned on. For words wider than 4-bits, the DIR and DOR outputs from each FIFO must be ANDed respectively and the SI and \overline{SO} inputs must each be paralleled.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current (DIR, DOR) (Q ₀ ~Q ₃)	I _{OUT}	±25 ±35	mA
DC V _{CC} /Ground Current	I _{CC}	±75	mA
Power Dissipation	P _D	500(DIP)*/180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta=-40°C~65°C. From Ta=65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} =2.0V)	ns
		0 ~ 500(V _{CC} =4.5V)	
		0 ~ 400(V _{CC} =6.0V)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40 ~ 85°C		UNIT		
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.			
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V		
			4.5	3.15	-	-	3.15	-			
			6.0	4.2	-	-	4.2	-			
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V		
			4.5	-	-	1.35	-	1.35			
			6.0	-	-	1.8	-	1.8			
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL} I _{OH} = -20 μA	2.0	1.9	2.0	-	1.9	-	V		
			4.5	4.4	4.5	-	4.4	-			
			6.0	5.9	6.0	-	5.9	-			
			(DIR)	I _{OH} = -4 mA	4.5	4.18	4.31	-		4.13	-
			(DOR)	I _{OH} = -5.2mA	6.0	5.68	5.80	-		5.63	-
			Q ₀ ~Q ₃	I _{OH} = -6 mA	4.5	4.18	4.31	-		4.13	-
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL} I _{OL} = 20 μA	2.0	-	0.0	0.1	-	0.1	V		
			4.5	-	0.0	0.1	-	0.1			
			6.0	-	0.0	0.1	-	0.1			
			(DIR)	I _{OL} = 4 mA	4.5	-	0.17	0.26		-	0.33
			(DOR)	I _{OL} = 5.2mA	6.0	-	0.18	0.26		-	0.33
			Q ₀ ~Q ₃	I _{OL} = 6 mA	4.5	-	0.17	0.26		-	0.33
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	6.0	-	-	±0.5	-	±5.0	μA		
		V _{IN} = V _{CC} or GND	6.0	-	-	±0.1	-	±1.0			
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	-	-	4.0	-	40.0			

TC74HC40105AP/AF

TIMING REQUIREMENTS (Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$		$T_a=-40 \sim 85^\circ C$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (SI)	$t_{W(L)}$ $t_{W(H)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (SO)	$t_{W(L)}$ $t_{W(H)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Pulse Width (MR)	$t_{W(L)}$ $t_{W(H)}$		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time (DATA-SI)	t_s		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	
Minimum Hold Time (DATA-SI)	t_h		2.0	—	100	125	
			4.5	—	20	25	
			6.0	—	17	21	
Minimum Removal Time (MR-SI)	t_{rem}		2.0	—	50	65	
			4.5	—	10	13	
			6.0	—	9	11	
Clock Frequency	f		2.0	—	3	24	MHz
			4.5	—	15	12	
			6.0	—	18	13	

AC ELECTRICAL CHARACTERISTICS ($C_L=15pF, V_{CC}=5V, T_a=25^\circ C$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time (DIR, DOR)	t_{TLH} t_{THL}		—	4	8	ns
Propagation Delay Time (SO, MR-DOR)	t_{pHL}		—	16	30	
Propagation Delay Time (SO-DIR)	t_{pLH}		—	242	365	
Propagation Delay Time (SI, DOR)	t_{pLH}		—	181	273	
Propagation Delay Time (SI-DIR)	t_{pHL}		—	22	35	
Propagation Delay Time (MR-DIR)	t_{pLH} t_{pHL}		—	25	39	

AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q ₀ ~Q ₃)	t _{TLH} t _{THL}		50	2.0	-	21	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	10	-	13	
Output Transition Time (DIR,DOR)	t _{TLH} t _{THL}		50	2.0	-	24	75	-	95	
				4.5	-	8	15	-	19	
				6.0	-	7	13	-	16	
Propagation Delay Time (SO,MR-DOR)	t _{pHL}		50	2.0	-	57	175	-	220	
				4.5	-	19	35	-	44	
				6.0	-	16	30	-	37	
Propagation Delay Time (SO-DIR)	t _{pLH}		50	2.0	-	798	2000	-	2500	
				4.5	-	266	400	-	500	
				6.0	-	226	340	-	425	
Propagation Delay Time (SI-DOR)	t _{pLH}		50	2.0	-	597	1500	-	1875	
				4.5	-	199	300	-	375	
				6.0	-	169	255	-	319	
Propagation Delay Time (SI-DIR)	t _{pHL}		50	2.0	-	78	200	-	250	
				4.5	-	26	40	-	50	
				6.0	-	22	34	-	43	
Propagation Delay Time (SO-Qn)	t _{pLH} t _{pHL}		50	2.0	-	156	400	-	500	
				4.5	-	52	80	-	100	
				6.0	-	44	68	-	85	
			150	2.0	-	171	440	-	550	
				4.5	-	57	88	-	110	
				6.0	-	48	75	-	94	
Propagation Delay Time (SI-Qn)	t _{pLH} t _{pHL}		50	2.0	-	612	1500	-	1875	
				4.5	-	204	300	-	375	
				6.0	-	173	255	-	319	
			150	2.0	-	627	1540	-	1925	
				4.5	-	209	308	-	385	
				6.0	-	178	262	-	327	
Propagation Delay Time (MR-DIR)	t _{pLH} t _{pHL}		50	2.0	-	87	225	-	280	
				4.5	-	29	45	-	56	
				6.0	-	25	38	-	48	
Output Enable time	t _{pZL} t _{pZH}	R _L = 1 kΩ	50	2.0	-	45	125	-	155	
				4.5	-	15	25	-	31	
				6.0	-	13	21	-	26	
			150	2.0	-	60	165	-	205	
				4.5	-	20	33	-	41	
				6.0	-	17	28	-	35	
Output Disable time	t _{pLZ} t _{pHZ}	R _L = 1 kΩ	50	2.0	-	32	125	-	155	
				4.5	-	16	25	-	31	
				6.0	-	14	21	-	26	

TC74HC40105AP/AF

AC ELECTRICAL CHARACTERISTICS (Input $t_r=t_f=6ns$) (Cont'd)

PARAMETER	SYMBOL	TEST CONDITION	CL	V _{CC}	Ta=25°C			Ta=-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Maximum Clock Frequency	f _{MAX}		50	2.0	3	7	-	2.4	-	MHz
				4.5	15	22	-	12	-	
				6.0	18	26	-	14	-	
			150	2.0	2.6	6	-	2	-	
				4.5	13	20	-	10	-	
				6.0	15	24	-	12	-	
Output Pulse Width (DIR)	t _{WHD} t _{WCL}		50	2.0	-	95	-	-	-	ns
				4.5	-	25	-	-	-	
				6.0	-	21	-	-	-	
Output Pulse Width (DOR)	t _{WHD} t _{WCL}		50	2.0	-	95	-	-	-	
				4.5	-	25	-	-	-	
				6.0	-	21	-	-	-	
Input Capacitance	C _{IN}				-	5	10	-	10	pF
Output Capacitance	C _{OUT}				-	10	-	-	-	
Power Dissipation Capacitance	C _{PD}	(注 1)			-	300	-	-	-	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(OP)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$$

TC74HC4511P/F

TC74HC4511P/F BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER

The TC74HC4511 is a high speed CMOS BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER fabricated with silicon gate CMOS technology. It enables high speed latch and decode operation with identical pin connection and function to standard CMOS 4511B.

The segment output driver, which is CMOS construction, has large I_{OH} capability which enables to drive cathode common LED directly.

When lamp test (\overline{LT}) is taken "L", all segment outputs will go to "H", and when blanking (\overline{BI}) is taken "L" and \overline{LT} is taken "H" all segment outputs will go to "L".

These functions are regardless of other inputs and used to test display.


BI input is used to pulse-modulate the brightness of the display.

When error input code (over 10) is applied to BCD input, all segment outputs will go "L" (turn off).


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- . High Speed..... $t_w=15ns$ (Max.) at $V_{CC}=4.5V$
- . Low Power Dissipation..... $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
- . High Noise Immunity..... $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- . Output Drive Capability.....10 LSTTL Loads
- . High Output Current..... $|I_{OH}|=20mA$
- . Wide Operating Voltage Range. $V_{CC(opr)}=2V \sim 6V$
- . Pin and Function Compatible with standard CMOS 4511B.




PIN ASSIGNMENT




TC74HC4511P/F


BLOCK DIAGRAM



DISPLAY MODE



LOGIC DIAGRAM



TRUTH TABLE

INPUTS							OUTPUTS							DISPLAY MODE
LE	$\overline{\text{BI}}$	$\overline{\text{LT}}$	D	C	B	A	a	b	c	d	e	f	g	
X	X	L	X	X	X	X	H	H	H	H	H	H	H	8
X	L	H	X	X	X	X	L	L	L	L	L	L	L	BLANK
L	H	H	L	L	L	L	H	H	H	H	H	H	L	0
L	H	H	L	L	L	H	L	H	H	L	L	L	L	1
L	H	H	L	L	H	L	H	H	L	H	H	L	H	2
L	H	H	L	L	H	H	H	H	H	H	L	L	H	3
L	H	H	L	H	L	L	L	H	H	L	L	H	H	4
L	H	H	L	H	L	H	H	L	H	H	L	H	H	5
L	H	H	L	H	H	L	L	L	H	H	H	H	H	6
L	H	H	L	H	H	H	H	H	H	L	L	L	L	7
L	H	H	H	L	L	L	H	H	H	H	H	H	H	8
L	H	H	H	L	L	H	H	H	H	L	L	H	H	9
L	H	H	H	L	H	X	L	L	L	L	L	L	L	BLANK
L	H	H	H	H	X	X	L	L	L	L	L	L	L	BLANK
H	H	H	X	X	X	X	Hold the stage at the leading edge of LE							


X: Don't care.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} +0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} +0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OUT}	+25/-35	mA
DC V _{CC} /Ground Current	I _{CC}	+150/-50	mA
Power Dissipation	P _D	500(DIP)* / 180(MFP)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

* 500mW in the range of Ta=-40°C ~ 65°C.
and from Ta=65°C up to 85°C derating factor of -10mW/°C shall be applied until 300mW.

INPUT and OUTPUT EQUIVALENT CIRCUIT



TC74HC4511P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH}=-6mA$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL}=4mA$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40~85°C		UNIT	
			VCC	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time Low to High	t _{TLH}		2.0	-	25	60	-	75	ns
			4.5	-	6	12	-	15	
			6.0	-	5	10	-	13	
Output Transition Time High to Low	t _{THL}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time (BCD-Segment)	t _{pLH} t _{pHL}		2.0	-	192	400	-	500	
			4.5	-	48	80	-	100	
			6.0	-	41	68	-	85	
Propagation Delay Time (BI - Segment)	t _{pLH} t _{pHL}		2.0	-	116	250	-	315	
			4.5	-	29	50	-	63	
			6.0	-	25	43	-	54	
Propagation Delay Time (LT - Segment)	t _{pLH} t _{pHL}		2.0	-	72	150	-	190	
			4.5	-	18	30	-	38	
			6.0	-	15	26	-	33	
Propagation Delay Time (LE - Segment)	t _{pLH} t _{pHL}		2.0	-	192	400	-	500	
			4.5	-	48	80	-	100	
			6.0	-	41	68	-	85	
Minimum Pulse Width (LE)	t _{w(L)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Data Set-up Time	t _s		2.0	-	35	75	-	95	
			4.5	-	9	15	-	19	
			6.0	-	8	13	-	16	
Minimum Data Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD} ⁽¹⁾		-	136	-	-	-		


Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit).

Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC4511P/F


ICC(oper) TEST CIRCUIT



SWITCHING CHARACTERISTICS TEST WAVEFORM



APPLICATION CIRCUIT



TC74HC4514P


TC74HC4515P

TC74HC4514P 4-TO-16 LINE DECODER/LATCH
 TC74HC4515P 4-TO-16 LINE DECODER/LATCH (INV.)

The TC74HC4514 and TC74HC4515 are high speed CMOS 4-LINE TO 16-LINE DECODER WITH LATCHED INPUTS fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. A binary code stored in the four input latches (A thru D) provides a high level (HC4514) or a low level (HC4515) at the selected one of sixteen outputs excluding the other fifteen outputs, when the inhibit input (INHIBIT) is held low. When the inhibit input is held high, all outputs are kept low level (HC4514) or high level (HC4515), while the latch function is available. The data applied to the data inputs are transferred to the Q outputs of latches when the strobe input is held high. When the strobe input is taken low, the information data applied to the data input at a time is retained at the output of latches. All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd}=22ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A$ (Max.) at $25^{\circ}C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range V_{CC} (opr.)= $2V \sim 6V$
- Pin and Function Compatible with 4514B/4515B




ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^{\circ}C$
Lead Temperature 10sec	T_L	300	$^{\circ}C$

* 500mW in the range of $T_a=-40^{\circ}C \sim 65^{\circ}C$ and from $T_a=65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.

PIN ASSIGNMENT




TC74HC4514P TC74HC4515P


TRUTH TABLE

INPUTS					SELECTED OUTPUT TC74HC4514P - "H" (TC74HC4515P - "L")
INHIBIT	A	B	C	D	
L	L	L	L	L	S ₀ ($\overline{S_0}$)
L	H	L	L	L	S ₁ ($\overline{S_1}$)
L	L	H	L	L	S ₂ ($\overline{S_2}$)
L	H	H	L	L	S ₃ ($\overline{S_3}$)
L	L	L	H	L	S ₄ ($\overline{S_4}$)
L	H	L	H	L	S ₅ ($\overline{S_5}$)
L	L	H	H	L	S ₆ ($\overline{S_6}$)
L	H	H	H	L	S ₇ ($\overline{S_7}$)
L	L	L	L	H	S ₈ ($\overline{S_8}$)
L	H	L	L	H	S ₉ ($\overline{S_9}$)
L	L	H	L	H	S ₁₀ ($\overline{S_{10}}$)
L	H	H	L	H	S ₁₁ ($\overline{S_{11}}$)
L	L	L	H	H	S ₁₂ ($\overline{S_{12}}$)
L	H	L	H	H	S ₁₃ ($\overline{S_{13}}$)
L	L	H	H	H	S ₁₄ ($\overline{S_{14}}$)
L	H	H	H	H	S ₁₅ ($\overline{S_{15}}$)
H	X	X	X	X	TC74HC4514 - ALL OUTPUTS "L" (TC74HC4515 - ALL OUTPUTS "H")

- o X : DON'T CARE
- o STROBE="H" ; REFER TO TRUTH TABLE
- o STROBE="L" DATA AT THE NEGATIVE GOING TRANSITION OF STROBE SHALL BE PROVIDED ON THE EACH OUTPUT WHILE STROBE IS HELD LOW.



LOGIC DIAGRAM




TC74HC4514P TC74HC4515P

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ\text{C}$				$T_a=-40\sim 85^\circ\text{C}$		UNIT	
			V_{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
		$I_{OH}=-4\text{mA}$ $I_{OH}=-5.2\text{mA}$	4.5	4.18	4.31	-	4.13	-		
			6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
		$I_{OL}=4\text{mA}$ $I_{OL}=5.2\text{mA}$	4.5	-	0.17	0.26	-	0.33		
			6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6nS)


PARAMETER	SYMBOL	TEST CONDITION	25°C				-40 ~ 85°C		UNIT
			VCC	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Rise, Fall Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	nS
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time DATA - S _n , $\overline{S_n}$	t _{PLH} t _{PHL}		2.0	-	108	215	-	270	
			4.5	-	27	43	-	54	
			6.0	-	23	37	-	46	
STROBE - S _n , $\overline{S_n}$	t _{PLH} t _{PHL}		2.0	-	124	245	-	305	
			4.5	-	31	49	-	61	
			6.0	-	26	42	-	52	
INHIBIT - S _n , $\overline{S_n}$	t _{PLH} t _{PHL}		2.0	-	88	175	-	220	
			4.5	-	22	35	-	44	
			6.0	-	19	30	-	37	
Minimum Pulse Width STROBE	t _{w(H)}		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time DATA	t _s		2.0	-	10	50	-	65	
			4.5	-	4	10	-	13	
			6.0	-	3	9	-	11	
Minimum Hold Time DATA	t _h		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	C _{PD} (1)	TC74HC4514P	-	69	-	-	-		
		[TC74HC4515P]	-	[72]	-	-	-		

Note(1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC(opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TC74HC4514P TC74HC4515P

ICC(opr.) TEST WAVEFORM



SWITCHING CHARACTERISTICS TEST WAVEFORM



TC74HC4518P/F TC74HC4520P/F

TC74HC4518P/F DUAL BCD COUNTER
TC74HC4520P/F DUAL 4-BIT BINARY COUNTER

The TC74HC4518 and TC74HC4520 are high speed CMOS DUAL BCD/4-BIT BINARY COUNTER fabricated with silicon gate C²MOS technology. It operates ten times as fast as that of metal-gate C²MOS IC (4518B/4520B) with the same power dissipation. Since both of TC74HC4518 and TC74HC4520 contain two independent circuits of counters with the same functions in one package, counting or frequency division of two BCD digits or eight binary bits can be achieved with one IC. The counters can be reset to "0" (Q₀ ~ Q₃="L") by giving "H" level signal to CLEAR input regardless of other inputs. The counting condition is changed by the positive going transition of CLOCK input if CE="H" or by the negative going transition of CE if CLOCK="L". All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $f_{MAX}=53MHz(Typ.)$ at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(Max.)$ at $T_a=25^{\circ}C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(Min.)$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA(Min.)$
- Balanced Propagation Delays $t_{PLH}\approx t_{PHL}$
- Wide Operating Voltage Range $V_{CC}(Opr.)=2V \sim 6V$
- Pin and Function Compatible with 4518B/4520B


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

* 500mW in the range of $T_a=-40^{\circ} \sim 65^{\circ}C$ and from $T_a=65^{\circ}C$ up to $85^{\circ}C$ derating factor of $-10mW/^{\circ}C$ shall be applied until 300mW.




DIP16 (3D16A-P)



MFP16 (F16GC-P)

PIN ASSIGNMENT



(TOP VIEW)


TC74HC4518P/F TC74HC4520P/F

TRUTH TABLE


INPUTS			FUNCTION
CLOCK	CLOCK ENABLE	CLEAR	
	H	L	INCREMENT COUNTER
L		L	INCREMENT COUNTER
	X	L	NO CHANGE
X		L	NO CHANGE
	L	L	NO CHANGE
H		L	NO CHANGE
X	X	H	Q0 THRU Q3=L

X : DON'T CARE

TIMING CHART




LOGIC DIAGRAM



TC74HC4518P/F TC74HC4520P/F


LOGIC DIAGRAM (Continued)



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C				Ta=-40~85°C		UNIT
				V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}			2.0	1.5	-	-	1.5	-	V
				4.5	3.15	-	-	3.15	-	
				6.0	4.2	-	-	4.2	-	
Low-Level Input Voltage	V _{IL}			2.0	-	-	0.5	-	0.5	V
				4.5	-	-	1.35	-	1.35	
				6.0	-	-	1.8	-	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
		I _{OH} =-4mA	4.5	4.18	4.31	-	4.13	-		
			6.0	5.68	5.80	-	5.63	-		
			I _{OH} =-5.2mA	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
		I _{OL} =4mA	4.5	-	0.17	0.26	-	0.33		
			6.0	-	0.18	0.26	-	0.33		
			I _{OL} =5.2mA	4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND		6.0	-	-	±0.1	-	±1.0	μA
				Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND		6.0	-	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40~85°C		UNIT	
				V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Output Transition Time	t _{TLH} t _{THL}			2.0	-	30	75	-	95	ns
				4.5	-	8	15	-	19	
				6.0	-	7	13	-	16	
Propagation Delay Time (CK, CE - Qn)	t _{pLH} t _{pHL}			2.0	-	100	190	-	240	ns
				4.5	-	25	38	-	48	
				6.0	-	21	32	-	41	
Propagation Delay Time (CLR - Qn)	t _{pHL}			2.0	-	104	205	-	255	ns
				4.5	-	26	41	-	51	
				6.0	-	22	35	-	43	
Maximum Clock Frequency	f _{MAX}			2.0	5	12	-	4	-	MHz
				4.5	25	48	-	20	-	
				6.0	29	56	-	24	-	

TC74HC4518P/F TC74HC4520P/F


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	V _{CC}	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Minimum Pulse Width (CK, CE)	t _{w(L)} t _{w(H)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Pulse Width (CLR)	t _{w(H)}		2.0	-	35	100	-	125	
			4.5	-	9	20	-	25	
			6.0	-	8	17	-	21	
Minimum Removal Time (CLR)	t _{rem}		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Input Capacitance	C _{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	C _{PD(1)}	TC74HC4518		-	145	-	-	-	
		TC74HC4520		-	145	-	-	-	


Note(1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(Oper.)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 \quad (\text{per circuit})$$


SWITCHING CHARACTERISTICS TEST WAVEFORM



SWITCHING CHARACTERISTICS TEST WAVEFORM (Continued)



ICC(Opr.) TEST CIRCUIT



TC74HC4538P/F

TC74HC4538P/F DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

The TC74HC4538 is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. There are two trigger inputs. One is A INPUT (Positive-edge input), another is B INPUT (Negative-edge input). These inputs are valid for slow rising/falling signal ($t_r=t_f=1$ sec). Because of schmitt-trigger input function. After triggering, Output keeps MONO STABLE STATE for the time period determined by external resistor Rx and by external capacitor Cx. "L" level \overline{CD} input breaks this STABLE STATE. Next coming new trigger in MONO STABLE period is effective, and make MONO STABLE period longer. Limitation for Cx and Rx is as follows.

- External capacitor Cx no limitation
- External resistor Rx $V_{CC} = 2.0V$ from $5k\Omega$ to $1M\Omega$
 $V_{CC} \geq 3.0V$ from $1k\Omega$ to $1M\Omega$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_{pd}=27ns$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation
 Standby State $I_{CC}=4\mu A$ (Max.) at $T_a=25^\circ C$
 Active State $I_{CC}=200\mu A$ (Typ.) at $V_{CC}=5V$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA$ (Min.)
- Wide Output Pulse Width Range $t_w(OUT)=120ns \sim 60s$ over at $V_{CC}=4.5V$


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	$-0.5 \sim 7$	V
DC Input Voltage	V_{IN}	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	I_{IK}	± 20	mA
Output Diode Current	I_{OK}	± 20	mA
DC Output Current	I_{OUT}	± 25	mA
DC V_{CC} /Ground Current	I_{CC}	± 50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	$-65 \sim 150$	$^\circ C$
Lead Temperature 10sec	T_L	300	$^\circ C$

* 500mW in the range of $T_a=-40^\circ C \sim 65^\circ C$ and from $T_a=65^\circ C$ up to $85^\circ C$ derating factor of $-10mW/^\circ C$ shall be applied until 300mW.



PIN ASSIGNMENT




TRUTH TABLE

INPUTS			OUTPUTS		NOTE
A	\overline{B}	\overline{CD}	Q	\overline{Q}	
	H	H			OUTPUT ENABLE
X	L	H	L	H	INHIBIT
H	X	H	L	H	INHIBIT
L		H			OUTPUT ENABLE
X	X	L	L	H	INHIBIT

X : DON'T CARE

BLOCK DIAGRAM



- Note (1) Cx, Rx, Dx are external electric parts. Capacitor, resistor and diode.
 (2) External diode Dx (CRAMPING DIODE)

External capacitor is charged to V_{CC} level in the state of waiting, i.e. in no trigger state. Supply voltage is turned off then Cx is discharged mainly through internal (parasitic) diode. See figure. If Cx is sufficiently large and V_{CC} falls down rapidly, there will be some possibility of damaging IC by rushing current or latch-up. If capacitance of voltage supply filter is large enough and V_{CC} falls down slowly, the rushing current is automatically limited and avoid the damaging of IC. The maximum value of forward current of parasitic diode is $\pm 20\text{mA}$. In the case of large Cx, limitation of falling down time of voltage supply is as follows


$$t_f \geq (V_{CC} - 0.7) \cdot C_x / 20\text{mA}$$

(t_f is the time from voltage supply turning off to level of)
 voltage supply becoming $0.4 V_{CC}$.


In the case of "system is not satisfy the above condition", external CRAMPING DIODE is needed for protecting IC from rushing current. See figure.

TC74HC4538P/F

SYSTEM DIAGRAM



TIMING CHART



FUNCTIONAL DESCRIPTION

(1) Stand-by State

External capacitor is fully charged to V_{CC} level in stand-by state. That means, before triggering, Q_p , Q_n transistors (connected to T2 node) are in off state.

Two comparators that relate to timing of pulse, and two reference voltage suppliers stop their operations. The total supply current is only leakage current.

(2) Trigger operation

Trigger is effective in following two cases. Under the condition A INPUT is "L" level and \bar{B} INPUT have falling down signal. Under the condition \bar{B} INPUT is "H" level and A INPUT has rising up signal.

After trigger effective, comparator of C1 and C2 start operating, and Q_n transistor is turned on. Then the charge of external capacitor discharges through Q_n transistor. The voltage level of T2 node becomes lower. If voltage level of T2 falls to the internal reference voltage V_{refL} , output of comparator C1 becomes "L". That means flip-flop is reseted and Q_n transistor turns off. At that moment C1 stops but C2 continues its operating.

After turning off of Q_n transistor, the voltage of T2 starts rising with the time constant of external capacitor C_x and resistor R_x .

By triggering, output Q becomes "H" level, after some delay time of internal F/F and gate. It keeps "H" level even in the voltage level of T2 changed from falling to rising. When it reaches to the internal reference voltage V_{refH} , output of comparator C2 becomes "L" level and Q output becomes "L" and comparator C2 stops its operations.

That means, after triggering the voltage level of T2 becomes V_{refH} , IC keeps its MONO STABLE STATE.

In the case $C_x \cdot R_x$ are large enough and it could be ignored the discharge time of capacitor and delay in IC, the width of output pulse $t_w(OUT)$ is as follows.

$$t_w(OUT) = 0.72 C_x R_x$$

(3) Re-trigger operation

In the case another new trigger in MONO STABLE STATE, the trigger is effective, if IC is in the condition charging capacitor. And the voltage level of T2 falls down to V_{refL} level again. So that output Q keeps "H" level when next trigger comes in shorter time period than designed period by $C_x R_x$. In the case 2nd trigger is very close to previous trigger, trigger is not effective, if 2nd trigger comes in the discharge cycle. The minimum time for effective 2nd trigger $t_{rr}(\text{Min.})$ depends on V_{CC} and C_x .

(4) Reset operation

\bar{CD} is normally "H". If \bar{CD} is "L", trigger is not effective because of Q output becomes "L" and trigger control F/F is reseted. And also transistor Q_p is turns on and C_x is charged rapidly to V_{CC} level.


This means if \bar{CD} input becomes "L", IC becomes waiting state both in operating and non-operating state.

TC74HC4538P/F

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time (\overline{CD} Only)	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns
External Capacitor	C_x	No Limitation	F
External Resistor ($V_{CC}=2.0V$) ($V_{CC} \geq 3.0V$)	R_x	5K ~ 1M 1K ~ 1M	Ω

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a=25^\circ C$			$T_a=-40 \sim 85^\circ C$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage (Q, \overline{Q} Output)	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9	-	V
			$I_{OH}=-4mA$	4.5	4.4	4.5	-	4.4	-	
		$I_{OH}=-5.2mA$	6.0	5.9	6.0	-	5.9	-		
			4.5	4.18	4.31	-	4.13	-		
Low-Level Output Voltage (Q, \overline{Q} Output)	V_{OL}	$V_{IN}=V_{IH}$	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	V
			$I_{OL}=4mA$	4.5	-	0.0	0.1	-	0.1	
			$I_{OL}=5.2mA$	6.0	-	0.0	0.1	-	0.1	
				4.5	-	0.17	0.26	-	0.33	
	6.0	-	0.18	0.26	-	0.33				
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
R/C Terminal Off-State Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.5	-	± 5.0		
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		
Active-State * Supply Current	I_{CC}'	$V_{IN}=V_{CC}$ or GND $R/C_{ext}=0.5V_{CC}$	2.0	-	40	120	-	160		
			4.5	-	0.1	0.3	-	0.4	mA	
			6.0	-	0.2	0.6	-	0.8	mA	

*: per circuit

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns	
			4.5	-	8	15	-	19		
			6.0	-	7	13	-	16		
Propagation Delay Time (A, \bar{B} - Q, \bar{Q})	t _{PLH} t _{PHL}		2.0	-	128	250	-	315		
			4.5	-	32	50	-	63		
			6.0	-	27	43	-	54		
Propagation Delay Time (\bar{CD} - Q, \bar{Q})	t _{PLH} t _{PHL}		2.0	-	100	195	-	245		
			4.5	-	25	39	-	49		
			6.0	-	21	33	-	42		
Output Pulse Width	t _{wOUT}	Cx=12pF Rx=1kΩ	3.0	-	210	-	-	-	μs	
			5.0	-	140	-	-	-		
		Cx=100pF Rx=10kΩ	3.0	-	1.45	-	-	-		
			5.0	-	1.40	-	-	-		
		Cx=1000pF Rx=10kΩ	3.0	-	10.5	-	-	-		
			5.0	-	10.0	-	-	-		
Output Pulse Width Error Between Circuits (In same Package)	Δt _{wOUT}			-	±1	-	-	%		
Minimum Trigger Pulse Width	t _{w(H)} t _{w(L)}	A _{IN} B _{IN}	2.0	-	30	75	-	95	ns	
			4.5	-	8	15	-	19		
			6.0	-	7	13	-	16		
Minimum Clear Pulse Width	t _{w(L)}		2.0	-	30	75	-	95		
			4.5	-	8	15	-	19		
			6.0	-	7	13	-	16		
Minimum Retrigger Time	t _{rr}	Cx=100pF Rx=1kΩ	4.5	-	74	-	-	-		μs
			6.0	-	63	-	-	-		
		Cx=0.01μF Rx=1kΩ	4.5	-	1.1	-	-	-		
			6.0	-	1.0	-	-	-		
Minimum Clear Removal Time	t _{rem}		2.0	-	-	0	-	0	ns	
			4.5	-	-	0	-	0		
			6.0	-	-	0	-	0		
Input Capacitance	C _{OUT}			-	5	10	-	10	pF	
Power Dissipation Capacitance (1)	C _{PD}			-	90	-	-	-		

Note (1) C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.



$$I_{CC}(\text{opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}' \cdot \text{Duty} / 100 + I_{CC} / 2 \quad (\text{per monostable})$$

(I_{CC}' : Active Supply Current)


(Duty: %)

TC74HC4538P/F


OUTPUT PULSE WIDTH CONSTANT, K-SUPPLY VOLTAGE $I_{CC}(\text{opr.})$ TEST WAVEFORM




SWITCHING CHARACTERISTICS TEST WAVEFORM



$t_{wOUT} - C_X$ CHARACTERISTICS (TYP.)



$t_{rr} - V_{CC}$ CHARACTERISTICS (TYP.)



TC74HC4543P/F

TC74HC4543P/F BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER

The TC74HC4543 is a high speed CMOS BCD-TO-7 SEGMENT DECODER WITH LCD DRIVER fabricated with silicon gate C²MOS technology. It achieves the high speed latch and decode operation twenty times as fast as the standard CMOS 4511B while maintaining the CMOS low power dissipation. This device consists of BCD-TO-7 segment decoder with a BCD input latch and a 7-segment driver for the liquid crystal display (LCD). When any illegal BCD input signal is applied or BI input is held high, the display is blanked. In case of driving LCD, a common square wave signal should be applied not only to the PH input of this device but also to the electrically common backplane of the display. For other types of readouts, such as light-emitting diode (LED), some additional drivers, such as transistor array is required. All inputs are equipped with protection circuits against static discharge or transient excess voltage.


FEATURES:

- High Speed $t_w=8\text{ns(Typ.)}$ at $V_{CC}=5\text{V}$
- Low Power Dissipation $I_{CC}=4\mu\text{A(Max.)}$ at $T_a=25^\circ\text{C}$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}\approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr.})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 4543B


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)* 180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C


* 500mW in the range of $T_a=-40^\circ\sim 65^\circ\text{C}$ and from $T_a=65^\circ\text{C}$ up to 85°C derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.



PIN ASSIGNMENT



LOGIC DIAGRAM



TC74HC4543P/F

TRUTH TABLE


INPUTS							OUTPUTS							DISPLAY
LD	BI	PH	D	C	B	A	a	b	c	d	e	f	g	
X	H	L	X	X	X	X	L	L	L	L	L	L	L	BLANK
H	L	L	L	L	L	L	H	H	H	H	H	H	L	0
H	L	L	L	L	L	H	L	H	H	L	L	L	L	1
H	L	L	L	L	H	L	H	H	L	H	H	L	H	2
H	L	L	L	L	H	H	H	H	H	L	L	L	H	3
H	L	L	L	H	L	L	L	H	H	L	L	H	H	4
H	L	L	L	H	L	H	H	L	H	H	L	H	H	5
H	L	L	L	H	H	L	H	L	H	H	H	H	H	6
H	L	L	L	H	H	H	H	H	L	L	L	L	L	7
H	L	L	H	L	L	L	H	H	H	H	H	H	H	8
H	L	L	H	L	L	H	H	H	H	L	H	H	H	9
H	L	L	H	X	H	X	L	L	L	L	L	L	L	BLANK
H	L	L	H	H	X	X	L	L	L	L	L	L	L	BLANK
L	L	L	X	X	X	X	***							***
↑	↑	H	↑				INVERSE OF ABOVE OUTPUT LEVEL							DISPLAY AS ABOVE

X : DON'T CARE

↑ : SAME AS ABOVE COMBINATIONS

*** : DEPENDS UPON THE BCD CODE PREVIOUSLY APPLIED WHEN LD="H"


DISPLAY MODE



RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000 (V _{CC} =2.0V) 0 ~ 500 (V _{CC} =4.5V) 0 ~ 400 (V _{CC} =6.0V)	ns

INPUT and OUTPUT EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C				Ta=-40~85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V _{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V _{OH}	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			I _{OH} =-4mA I _{OH} =-5.2mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.9	6.0	-	5.9	-	
Low-Level Output Voltage	V _{OL}	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			I _{OL} =4mA I _{OL} =5.2mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I _{IN}	V _{IN} =V _{CC} or GND	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, INPUT t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	25°C				-40 ~ 85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t _{TLH} t _{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Propagation Delay Time	t _{pLH} BCD - OUT t _{pHL}		2.0	-	200	385	-	480	ns
			4.5	-	50	77	-	96	
			6.0	-	43	65	-	82	
	t _{pLH} BI - OUT t _{pHL}		2.0	-	124	240	-	300	
			4.5	-	31	48	-	60	
			6.0	-	26	41	-	51	
t _{pLH} PH - OUT t _{pHL}		2.0	-	88	175	-	220		
		4.5	-	22	35	-	44		
		6.0	-	19	30	-	37		

TC74HC4543P/F


AC ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	TEST CONDITION	25°C			-40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.		MAX.
Minimum Pulse Width (LD)	t _{w(H)}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Set-up Time	t _s		2.0	-	30	75	-	95	
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Minimum Hold Time	t _h		2.0	-	-	0	-	0	
			4.5	-	-	0	-	0	
			6.0	-	-	0	-	0	
Input Capacitance	C _{IN}		-	5	10	-	10	pF	
Power Dissipation Capacitance	CPD(1)		-	30	-	-	-		


Note(1) C_{pd} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.

$$I_{CC(opr.)} = CPD \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

SWITCHING CHARACTERISTICS TEST WAVEFORM



ICC(opr.) TEST CIRCUIT



* INPUT WAVEFORM IS THE SAME AS THAT IN CASE OF SWITCHING CHARACTERISTICS TEST.

TC74HCT7007AP/AF

HEX BUFFER

The TC74HCT7007A is a high speed CMOS BUFFER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

The internal circuit is composed of 4 stages including a buffer output, which provides high noise immunity and stable output.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $t_{pd} = 11\text{ns}$ (Typ.) at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 1\mu\text{A}$ (Max.) at $T_a = 25^\circ\text{C}$
- Compatible with TTL outputs $V_{IH} = 2\text{V}$ (Min.)
 $V_{IL} = 0.8\text{V}$ (Max.)
- Wide Interfacing ability LSTTL, NMOS, CMOS
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 4\text{mA}$ (Min.)
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Pin and Function Compatible with 74LS07




DIP14 (3D14A-P)




MFP14 (F14GB-P)

PIN ASSIGNMENT



(TOP VIEW)

IEC LOGIC SYMBOL



TRUTH TABLE

A	Y
L	L
H	H

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	4.5~5.5	V
Input Voltage	V_{IN}	0~ V_{CC}	V
Output Voltage	V_{OUT}	0~ V_{CC}	V
Operating Temperature	T_{opr}	-40~85	°C
Input Rise and Fall Time	t_r, t_f	0~500	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		4.5 } 5.5	2.0	-	-	2.0	-	V	
Low-Level Input Voltage	V_{IL}		4.5 } 5.5	-	-	0.8	-	0.8	V	
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -20 \mu\text{A}$	4.5	4.4	4.5	-	4.4	-	V
			$I_{OH} = -4 \mu\text{A}$	4.5	4.18	4.31	-	4.13	-	
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 20 \mu\text{A}$	4.5	-	0.0	0.1	-	0.1	V
			$I_{OL} = 4 \mu\text{A}$	4.5	-	0.17	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IH} = V_{IL}$ or GND		5.5	-	-	±0.1	-	±1.0	μA
				5.5	-	-	1.0	-	10.0	
Quiescent Supply Current	I_{CC}	$V_{IH} = V_{IL}$ or GND		5.5	-	-	2.0	-	2.9	mA
				5.5	-	-	2.0	-	2.9	
	I_C	PER INPUT: $V_{IN} = 0.5\text{V}$ or 2.4V OTHER INPUT: V_{CC} or GND		5.5	-	-	2.0	-	2.9	mA

TC74HCT7007AP/AF

AC ELECTRICAL CHARACTERISTICS (C_L=15pF, V_{CC}=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t _{TLH} t _{THL}		–	6	12	ns
Propagation Delay Time	t _{PLH} t _{PHL}		–	11	17	

AC ELECTRICAL CHARACTERISTICS (C_L=50pF, Input t_r=t_f=6ns)

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~85°C		UNIT
			V _{CC}	MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t _{TLH} t _{THL}		4.5	–	8	15	–	ns
			5.5	–	7	14	–	
Propagation Delay Time	t _{PLH} t _{PHL}		4.5	–	14	23	–	28
			5.5	–	12	21	–	
Input Capacitance	C _{IN}		–	5	10	–	10	pF
Power Dissipation Capacitance	C _{PD(1)}		–	22	–	–	–	

Note(1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(opp)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/6(\text{per Gate})$$

TC74HC7292P TC74HC7294P



TC74HC7292P PROGRAMMABLE DIVIDER/TIMER
TC74HC7294P PROGRAMMABLE DIVIDER/TIMER

The TC74HC7292 and TC74HC7294 are high speed CMOS PROGRAMMABLE DIVIDER/TIMER fabricated with silicon C²MOS technology. They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These devices are programmable frequency divider. Both types have two clock inputs, either one may be used for clock gating. (See the function table (1)). The TC74HC7292 can divide from 2² to 2³¹, and the TC74HC7294 can divide from 2² to 2¹⁵. Both types feature an active-low clear input to initialize the state of all flip-flops. To facilitate incoming inspection, test points are provided. (TP1, TP2 and TP3 on the 74HC7292 and TP on the 74HC7294). All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MAX} = \begin{matrix} 50\text{MHz} [7292] \\ 60\text{MHz} [7294] \end{matrix}$ (Typ.) at $V_{CC}=5V$
- Low Power Dissipation $I_{CC}=4\mu A(\text{Max.})$ at $T_a=25^\circ C$
- High Noise Immunity $V_{NIH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}|=I_{OL}=4mA(\text{Min.})$
- Balanced Propagation Delays $t_{pLH}=t_{pHL}$
- Wide Operating Voltage Range..... $V_{CC}(\text{Opr.})=2V \sim 6V$
- Pin and Function Compatible with 74LS292/294

PIN ASSIGNMENT



TC74HC7292 TC74HC7294P

TRUTH TABLE

CLEAR	CLOCK1	CLOCK2	Q OUTPUT MODE
L	X	X	Cleared to L
H		L	UP Count
H	L		
H	H	X	NO Change
H	X	H	

TC74HC7292

PROGRAMMING INPUTS	FREQUENCY DIVISION							
	Q		TP1		TP2		TP2	
E D C B A	BINARY	DECIMAL	BINARY	DECIMAL	BINARY	DECIMAL	BINARY	DECIMAL
L L L L L	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit
L L L L H	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit	Inhibit
L L L H L	2 ²	4	2 ⁹	512	2 ¹⁷	131,072	2 ²⁴	16,777,216
L L L H H	2 ³	8	2 ⁹	512	2 ¹⁷	131,072	2 ²⁴	16,777,216
L L H L L	2 ⁴	16	2 ⁹	512	2 ¹⁷	131,072	2 ²⁴	16,777,216
L L H L H	2 ⁵	32	2 ⁹	512	2 ¹⁷	131,072	2 ²⁴	16,777,216
L L H H L	2 ⁶	64	2 ⁹	512	2 ¹⁷	131,072	2 ²⁴	16,777,216
L L H H H	2 ⁷	128	2 ⁹	512	2 ¹⁷	131,072	2 ²⁴	16,777,216
L H L L L	2 ⁸	256	2 ⁹	512	2 ¹⁷	131,072	2 ²	4
L H L L H	2 ⁹	512	2 ⁹	512	2 ¹⁷	131,072	2 ²	4
L H L H L	2 ¹⁰	1,024	2 ⁹	512	2 ¹⁷	131,072	2 ⁴	16
L H L H H	2 ¹¹	2,048	2 ⁹	512	2 ¹⁷	131,072	2 ⁴	16
L H H L L	2 ¹²	4,096	2 ⁹	512	2 ¹⁷	131,072	2 ⁶	64
L H H L H	2 ¹³	8,192	2 ⁹	512	2 ¹⁷	131,072	2 ⁶	64
L H H H L	2 ¹⁴	16,384	2 ⁹	512	Disabled Low		2 ⁸	256
L H H H H	2 ¹⁵	32,768	2 ⁹	512	Disabled Low		2 ⁸	256
H L L L L	2 ¹⁶	65,536	2 ⁹	512	2 ³	8	2 ¹⁰	1,024
H L L L H	2 ¹⁷	131,072	2 ⁹	512	2 ³	8	2 ¹⁰	1,024
H L L H L	2 ¹⁸	262,144	2 ⁹	512	2 ⁵	32	2 ¹²	4,096
H L L H H	2 ¹⁹	524,288	2 ⁹	512	2 ⁵	32	2 ¹²	4,096
H L H L L	2 ²⁰	1,048,576	2 ⁹	512	2 ⁷	128	2 ¹⁴	16,384
H L H L H	2 ²¹	2,097,152	2 ⁹	512	2 ⁷	128	2 ¹⁴	16,384
H L H H L	2 ²²	4,194,304	Disabled Low		2 ⁹	512	2 ¹⁶	65,536
H L H H H	2 ²³	8,388,608	Disabled Low		2 ⁹	512	2 ¹⁶	65,536
H H L L L	2 ²⁴	16,777,216	2 ³	8	2 ¹¹	2,048	2 ¹⁸	262,144
H H L L H	2 ²⁵	33,554,432	2 ³	8	2 ¹¹	2,048	2 ¹⁸	262,144
H H L H L	2 ²⁶	67,108,864	2 ⁵	32	2 ¹³	8,192	2 ²⁰	1,048,576
H H L H H	2 ²⁷	134,217,728	2 ⁵	32	2 ¹³	8,192	2 ²⁰	1,048,576
H H H L L	2 ²⁸	268,435,456	2 ⁷	128	2 ¹⁵	32,768	2 ²²	4,194,304
H H H L H	2 ²⁹	536,870,912	2 ⁷	128	2 ¹⁵	32,768	2 ²²	4,194,304
H H H H L	2 ³⁰	1,073,741,824	2 ⁹	512	2 ¹⁷	131,072	2 ²⁴	16,777,216
H H H H H	2 ³¹	2,147,483,648	2 ⁹	512	2 ¹⁷	131,072	2 ²⁴	16,777,216


TRUTH TABLE

PROGRAMMING INPUTS				FREQUENCY DIVISION			
D	C	B	A	Q		TP	
				BINARY	DECIMAL	BINARY	DECIMAL
L	L	L	L	Inhibit	Inhibit	Inhibit	Inhibit
L	L	L	H	Inhibit	Inhibit	Inhibit	Inhibit
L	L	H	L	2^2	4	2^9	512
L	L	H	H	2^3	8	2^9	512
L	H	L	L	2^4	16	2^9	512
L	H	L	H	2^5	32	2^9	512
L	H	H	L	2^6	64	2^9	512
L	H	H	H	2^7	128	Disabled Low	
H	L	L	L	2^8	256	2^2	4
H	L	L	H	2^9	512	2^3	8
H	L	H	L	2^{10}	1,024	2^4	16
H	L	H	H	2^{11}	2,048	2^5	32
H	H	L	L	2^{12}	4,096	2^6	64
H	H	L	H	2^{13}	8,192	2^7	128
H	H	H	L	2^{14}	16,384	2^8	256
H	H	H	H	2^{15}	32,768	2^9	512

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC}+0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC}+0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500*	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

INPUT and OUTPUT EQUIVALENT CIRCUIT





* 500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ and from $T_a = 65^{\circ}\text{C}$ up to 85°C derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

TC74HC7292P
TC74HC7294P

LOGIC DIAGRAM

TC74HC7292





TC74HC7292P

TC74HC7294P

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	LIMIT	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	
Output Voltage	V_{OUT}	0 ~ V_{CC}	
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC}=2.0V$) 0 ~ 500 ($V_{CC}=4.5V$) 0 ~ 400 ($V_{CC}=6.0V$)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ C$			$T_a=-40\sim 85^\circ C$		UNIT	
				MIN.	TYP.	MAX.	MIN.	MAX.		
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5		
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-20\mu A$	2.0	1.9	2.0	-	1.9		-
				4.5	4.4	4.5	-	4.4		-
				6.0	5.9	6.0	-	5.9		-
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=20\mu A$	2.0	-	0.0	0.1	-	0.1	
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
High-Level Output Voltage	V_{OH}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OH}=-4mA$	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
				6.0	-	0.18	0.26	-	0.33	
Low-Level Output Voltage	V_{OL}	$V_{IN}=V_{IH}$ or V_{IL}	$I_{OL}=4mA$	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
Input Leakage Current	I_{IN}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	± 0.1	-	± 1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN}=V_{CC}$ or GND	6.0	-	-	4.0	-	40.0		

TC74HC7292P
TC74HC7294P

AC ELECTRICAL CHARACTERISTICS ($t_r=t_f=6\text{ns}$, $C_L=50\text{pF}$)

PARAMETER	SYMBOL	TEST CONDITION	VCC	Ta=25°C			Ta=-40~85°C		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (Q)	t_{TLH} t_{THL}		2.0	-	30	75	-	95	ns
			4.5	-	8	15	-	19	
			6.0	-	7	13	-	16	
Output Transition Time (TP)	t_{TLH} t_{THL}		2.0	-	132	255	-	320	
			4.5	-	33	51	-	64	
			6.0	-	28	43	-	54	
Propagation Delay Time (CLOCK - Q) *	t_{pLH} t_{pHL}	B="H" A=C=D=E="L"	2.0	-	264	500	-	625	
			4.5	-	66	100	-	125	
			6.0	-	56	85	-	106	
Propagation Delay Time (CLOCK - Q) **	t_{pLH} t_{pHL}	B="H" A=C=D="L"	2.0	-	236	455	-	570	
			4.5	-	59	91	-	114	
			6.0	-	50	77	-	97	
Propagation Delay Time ($\overline{\text{CLEAR}}$ - Q) *	t_{pHL}		2.0	-	224	425	-	530	
			4.5	-	56	85	-	106	
			6.0	-	48	72	-	90	
Propagation Delay Time ($\overline{\text{CLEAR}}$ - Q) **	t_{pHL}		2.0	-	204	390	-	490	
			4.5	-	51	78	-	98	
			6.0	-	43	66	-	83	
* Maximum Clock Frequency	f_{MAX}		2.0	6	12	-	5	-	MHz
			4.5	32	48	-	26	-	
			6.0	38	56	-	31	-	
** Maximum Clock Frequency	f_{MAX}		2.0	7	14	-	6	-	
			4.5	32	55	-	30	-	
			6.0	44	65	-	35	-	
Minimum Pulse Width (CLOCK)	$t_w(H)$ $t_w(L)$		2.0	-	36	100	-	125	ns
			4.5	-	9	20	-	25	
			6.0	-	8	17	-	21	
Minimum Pulse Width ($\overline{\text{CLEAR}}$) *	$t_w(L)$		2.0	-	60	150	-	190	
			4.5	-	15	30	-	38	
			6.0	-	13	26	-	32	
Minimum Pulse Width ($\overline{\text{CLEAR}}$) **	$t_w(L)$		2.0	-	72	175	-	220	
			4.5	-	18	35	-	44	
			6.0	-	15	30	-	37	
Minimum Removal Time ($\overline{\text{CLEAR}}$)	t_{rem}		2.0	-	-	5	-	5	
			4.5	-	-	5	-	5	
			6.0	-	-	5	-	5	
Input Capacitance	C_{IN}			-	5	10	-	10	pF
Power Dissipation Capacitance	$C_{PD(1)}$	74HC7292		-	22	-	-	-	
		74HC7294		-	23	-	-	-	

TC74HC7292P


TC74HC7294P

Note(1): C_{PD} is defined as the value of internal equivalent capacitance of IC which is calculated from the operating current consumption without load (refer to Test Circuit). Average operating current can be obtained by the equation hereunder.


$$I_{CC}(\text{Opr.}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

- (2): * ; for TC74HC7292
 **; for TC74HC7294

SWITCHING CHARACTERISTICS TEST WAVEFORM




$I_{CC}(\text{Opr.})$ TEST CIRCUIT



11. **OUTLINE DRAWINGS**


DIP 14 PIN OUTLINE DRAWING (3D14A-P)

Unit in mm




DIP 16 PIN OUTLINE DRAWING (3D16A-P)

Unit in mm



DIP 20 PIN OUTLINE DRAWING (3D20A-P)


Unit in mm



Note) Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No. 1 and No. 20 leads.

DIP 24 PIN OUTLINE DRAWING (3D24A-P)


Unit in mm



Note) Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No. 1 and No. 24 leads.


MFP 14 PIN OUTLINE DRAWING (F14GB-P)

Unit in mm




MFP 16 PIN OUTLINE DRAWING (F16GC-P)

Unit in mm



MFP 20 PIN OUTLINE DRAWING (F20GA-P)


Unit in mm



Note) Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No. 1 and No. 20 leads.


150mil BODY SOP 14PIN OUTLINE DRAWING (SOP14-P-225A)

Unit in mm



150mil BODY SOP 16PIN OUTLINE DRAWING (SOP16-P-225A)

Unit in mm



12. **CROSS REFERENCE TABLE**

CROSS REFERENCE TABLE

TOSHIBA	MOTOROLA	TI	RCA	SIGNETICS	NATIONAL SEMICONDUCTOR
TC74HC00A TC74HCT00A TC74HC02A TC74HCT02A TC74HC03A	MC74HC00 MC74HC02 MC74HC03	SN74HC00 SN74HC02 SN74HC03	CD74HC00 CD74HCT00 CD74HC02 CD74HCT02 CD74HC03	PC74HC00 PC74HCT00 PC74HC02 PC74HCT02 PC74HC03	MM74HC00 MM74HCT00 MM74HC02 MM74HC03
TC74HC04A TC74HCU04A TC74HCT04A TC74HC05A TC74HC07A	MC74HC04 MC74HCU04 MC74HCT04 MC74HC05	SN74HC04 SN74HCU04 SN74HC05	CD74HC04 CD74HCU04 CD74HCT04	PC74HC04 PC74HCU04 PC74HCT04	MM74HC04 MM74HCU04 MM74HCT04
TC74HC08A TC74HCT08A TC74HC09A TC74HC10A TC74HC11A	MC74HC08 MC74HC10 MC74HC11	SN74HC08 SN74HC09 SN74HC10 SN74HC11	CD74HC08 CD74HCT08 CD74HC10 CD74HC11	PC74HC08 PC74HCT08 PC74HC10 PC74HC11	MM74HC08 MM74HC10 MM74HC11
TC74HC14A TC74HC20A TC74HC21A TC74HC27A TC74HC30A	MC74HC14 MC74HC20 MC74HC27 MC74HC30	SN74HC14 SN74HC20 SN74HC21 SN74HC27 SN74HC30	CD74HC14 CD74HC20 CD74HC21 CD74HC27 CD74HC30	PC74HC14 PC74HC20 PC74HC21 PC74HC27 PC74HC30	MM74HC14 MM74HC20 MM74HC27 MM74HC30
TC74HC32A TC74HCT32A TC74HC42A TC74HC51A TC74HC73A	MC74HC32 MC74HC42 MC74HC51 MC74HC73	SN74HC32 SN74HC42 SN74HC51 SN74HC73	CD74HC32 CD74HCT32 CD74HC42 CD74HC73	PC74HC32 PC74HCT32 PC74HC42 PC74HC73	MM74HC32 MM74HC42 MM74HC51 MM74HC73
TC74HC74A TC74HCT74A TC74HC75A TC74HC76A TC74HC77A	MC74HC74 MC74HC75 MC74HC76	SN74HC74 SN74HC75 SN74HC76 SN74HC77	CD74HC74 CD74HCT74 CD74HC75	PC74HC74 PC74HCT74 PC74HC75	MM74HC74 MM74HCT74 MM74HC75 MM74HC76
TC74HC85A TC74HC86A TC74HCT86A TC74HC107A TC74HC109A	MC74HC85 MC74HC86 MC74HC107 MC74HC109	SN74HC85 SN74HC86 SN74HC107 SN74HC109	CD74HC85 CD74HC86 CD74HCT86 CD74HC107 CD74HC109	PC74HC85 PC74HC86 PC74HCT86 PC74HC107 PC74HC109	MM74HC85 MM74HC86 MM74HC107 MM74HC109
TC74HC112A TC74HC113A TC74HC123 TC74HC123A TC74HC125A	MC74HC112 MC74HC113 MC74HC123A MC74HC125	SN74HC112 SN74HC113 SN74HC125	CD74HC112 CD74HC123 CD74HC125	PC74HC112 PC74HC123 PC74HC125	MM74HC112 MM74HC113 MM74HC123A MM74HC125
TC74HC126A TC74HC131A TC74HC132A TC74HC133A TC74HC137A	MC74HC126 MC74HC132 MC74HC133 MC74HC137	SN74HC126 SN74HC133 SN74HC137	CD74HC126 CD74HC132 CD74HC137	PC74HC126 PC74HC132 PC74HC137	MM74HC126 MM74HC132 MM74HC133 MM74HC137

CROSS REFERENCE TABLE

TOSHIBA	MOTOROLA	TI	RCA	SIGNETICS	NATIONAL SEMICONDUCTOR
TC74HCT137A TC74HC138A TC74HCT138A TC74HC139A TC74HCT139A	MC74HC138 MC74HC139	SN74HCT137 SN74HC138 SN74HCT138 SN74HC139	CD74HCT137 CD74HC138 CD74HCT138 CD74HC139 CD74HCT139	PC74HCT137 PC74HC138 PC74HCT138 PC74HC139 PC74HCT139	MM74HC138 MM74HCT138 MM74HC139
TC74HC147A TC74HC148A TC74HC151A TC74HC153A TC74HC154A	MC74HC147 MC74HC151 MC74HC153 MC74HC154	SN74HC147 SN74HC148 SN74HC151 SN74HC153 SN74HC154	CD74HC147 CD74HC151 CD74HC153 CD74HC154	PC74HC147 PC74HC151 PC74HC153 PC74HC154	MM74HC147 MM74HC151 MM74HC153 MM74HC154
TC74HC155A TC74HC157A TC74HCT157A TC74HC158A TC74HCT158A	MC74HC157 MC74HC158	SN74HC157 SN74HC158	CD74HC157 CD74HCT157 CD74HC158 CD74HCT158	PC74HC157 PC74HCT157 PC74HC158 PC74HCT158	MM74HC155 MM74HC157 MM74HCT157 MM74HC158 MM74HCT158
TC74HC160A TC74HC161A TC74HC162A TC74HC163A TC74HC164A	MC74HC160 MC74HC161 MC74HC162 MC74HC163 MC74HC164	SN74HC160 SN74HC161 SN74HC162 SN74HC163 SN74HC164	CD74HC160 CD74HC161 CD74HC162 CD74HC163 CD74HC164	PC74HC160 PC74HC161 PC74HC162 PC74HC163 PC74HC164	MM74HC160 MM74HC161 MM74HC162 MM74HC163 MM74HC164
TC74HCT164A TC74HC165A TC74HC166A TC74HC173A TC74HC174A	MC74HC165 MC74HC166 MC74HC173 MC74HC174	SN74HC165 SN74HC166 SN74HC173 SN74HC174	CD74HCT164 CD74HC165 CD74HC166 CD74HC173 CD74HC174	PC74HCT164 PC74HC165 PC74HC166 PC74HC173 PC74HC174	MM74HCT164 MM74HC165 MM74HC173 MM74HC174
TC74HCT174A TC74HC175A TC74HC181A TC74HC182A TC74HC190A	MC74HC175 MC74HC181 MC74HC182 MC74HC190	SN74HC175 SN74HC190	CD74HCT174 CD74HC175 CD74HC181 CD74HC182 CD74HC190	PC74HCT174 PC74HC175 PC74HC181 PC74HC182 PC74HC190	MM74HC175 MM74HC181 MM74HC182 MM74HC190
TC74HC191A TC74HC192A TC74HC193A TC74HC194A TC74HC195A	MC74HC191 MC74HC192 MC74HC193 MC74HC194 MC74HC195	SN74HC191 SN74HC192 SN74HC193 SN74HC194 SN74HC195	CD74HC191 CD74HC192 CD74HC193 CD74HC194 CD74HC195	PC74HC191 PC74HC192 PC74HC193 PC74HC194 PC74HC195	MM74HC191 MM74HC192 MM74HC193 MM74HC194 MM74HC195
TC74HC221 TC74HC221A TC74HC237A TC74HC238A TC74HC240A	MC74HC221A MC74HC237 MC74HC240	SN74HC237 SN74HC238 SN74HC240	CD74HC221 CD74HC237 CD74HC238 CD74HC240	PC74HC221 PC74HC237 PC74HC238 PC74HC240	MM74HC221A MM74HC237 MM74HC238 MM74HC240
TC74HCT240A TC74HC241A TC74HCT241A TC74HC242A TC74HC243A	MC74HCT240 MC74HC241 MC74HCT241 MC74HC242 MC74HC243	SN74HCT240 SN74HC241 SN74HCT241 SN74HC242 SN74HC243	CD74HCT240 CD74HC241 CD74HCT241 CD74HC242 CD74HC243	PC74HCT240 PC74HC241 PC74HCT241 PC74HC242 PC74HC243	MM74HCT240 MM74HC241 MM74HCT241 MM74HC242 MM74HC243

CROSS REFERENCE TABLE

TOSHIBA	MOTOROLA	TI	RCA	SIGNETICS	NATIONAL SEMICONDUCTOR
TC74HC244A	MC74HC244	SN74HC244	CD74HC244	PC74HC244	MM74HC244
TC74HCT244A	MC74HCT244	SN74HCT244	CD74HCT244	PC74HCT244	MM74HCT244
TC74HC245A	MC74HC245	SN74HC245	CD74HC245	PC74HC245	MM74HC245
TC74HCT245A	MC74HCT245	SN74HCT245	CD74HCT245	PC74HCT245	MM74HCT245
TC74HC251A	MC74HC251	SN74HC251	CD74HC251	PC74HC251	MM74HC251
TC74HC253A	MC74HC253	SN74HC253	CD74HC253	PC74HC253	MM74HC253
TC74HC257A	MC74HC257	SN74HC257	CD74HC257	PC74HC257	MM74HC257
TC74HCT257A			CD74HCT257	PC74HCT257	MM74HCT257
TC74HC258A		SN74HC258	CD74HC258	PC74HC258	
TC74HCT258A			CD74HCT258	PC74HCT258	
TC74HC259A	MC74HC259	SN74HC259	CD74HC259	PC74HC259	MM74HC259
TC74HC266A	MC74HC266	SN74HC266			MM74HC266
TC74HC273A	MC74HC273	SN74HC273	CD74HC273	PC74HC273	MM74HC273
TC74HCT273A			CD74HCT273	PC74HCT273	MM74HCT273
TC74HC279A					
TC74HC280A	MC74HC280	SN74HC280	CD74HC280	PC74HC280	MM74HC280
TC74HC283A	MC74HC283		CD74HC283	PC74HC283	MM74HC283
TC74HC298A	MC74HC298	SN74HC298			MM74HC298
TC74HC299A	MC74HC299		CD74HC299	PC74HC299	MM74HC299
TC74HC323A					MM74HC323
TC74HC352A		SN74HC352			
TC74HC353A		SN74HC353			
TC74HC354A	MC74HC354	SN74HC354	CD74HC354	PC74HC354	MM74HC354
TC74HC356A	MC74HC356	SN74HC356	CD74HC356	PC74HC356	MM74HC356
TC74HC365A	MC74HC365	SN74HC365	CD74HC365	PC74HC365	MM74HC365
TC74HC366A	MC74HC366	SN74HC366	CD74HC366	PC74HC366	MM74HC366
TC74HC367A	MC74HC367	SN74HC367	CD74HC367	PC74HC367	MM74HC367
TC74HC368A	MC74HC368	SN74HC368	CD74HC368	PC74HC368	MM74HC368
TC74HC373A	MC74HC373	SN74HC373	CD74HC373	PC74HC373	MM74HC373
TC74HCT373A	MC74HCT373	SN74HCT373	CD74HCT373	PC74HCT373	MM74HCT373
TC74HC374A	MC74HC374	SN74HC374	CD74HC374	PC74HC374	MM74HC374
TC74HCT374A	MC74HCT374	SN74HCT374	CD74HCT374	PC74HCT374	MM74HCT374
TC74HC375A		SN74HC375			
TC74HC377A		SN74HC377	CD74HC377	PC74HC377	
TC74HC386A		SN74HC386			
TC74HC390A	MC74HC390	SN74HC390	CD74HC390	PC74HC390	MM74HC390
TC74HC393A	MC74HC393	SN74HC393	CD74HC393	PC74HC393	MM74HC393
TC74HC423			CD74HC423	PC74HC423	
TC74HC423A					MM74HC423A
TC74HC533A	MC74HC533	SN74HC533	CD74HC533	PC74HC533	MM74HC533
TC74HCT533A	MC74HCT533	SN74HCT533	CD74HCT533	PC74HCT533	MM74HCT533
TC74HC534A	MC74HC534	SN74HC534	CD74HC534	PC74HC534	MM74HC534
TC74HCT534A	MC74HCT534	SN74HCT534	CD74HCT534	PC74HCT534	MM74HCT534
TC74HC540A	MC74HC540	SN74HC540	CD74HC540	PC74HC540	MM74HC540
TC74HCT540A	MC74HCT540	SN74HCT540	CD74HCT540	PC74HCT540	MM74HCT540

CROSS REFERENCE TABLE

TOSHIBA	MOTOROLA	TI	RCA	SIGNETICS	NATIONAL SEMICONDUCTOR
TC74HC541A TC74HCT541A TC74HC563A TC74HCT563A TC74HC564A	MC74HC541 MC74HCT541 MC74HC563 MC74HC564	SN74HC541 SN74HCT541 SN74HC563 SN74HCT563 SN74HC564	CD74HC541 CD74HCT541 CD74HC563 CD74HCT563 CD74HC564	PC74HC541 PC74HCT541 PC74HC563 PC74HCT563 PC74HC564	MM74HC541 MM74HCT541 MM74HC563 MM74HCT563 MM74HC564
TC74HCT564A TC74HC573A TC74HCT573A TC74HC574 TC74HCT574	 MC74HC573 MC74HC574	SN74HCT564 SN74HC573 SN74HCT573 SN74HC574 SN74HCT574	CD74HCT564 CD74HC573 CD74HCT573 CD74HC574 CD74HCT574	PC74HCT564 PC74HC573 PC74HCT573 PC74HC574 PC74HCT574	MM74HCT564 MM74HC573 MM74HCT573 MM74HC574 MM74HCT574
TC74HC590A TC74HC592A TC74HC593A TC74HC595A TC74HC597A	 MC74HC595 MC74HC597		 CD74HC597	 PC74HC597	MM74HC590 MM74HC592 MM74HC593 MM74HC595 MM74HC597
TC74HC620A TC74HC623A TC74HC640A TC74HCT640A TC74HC643A	MC74HC620 MC74HC623 MC74HC640 MC74HCT640 MC74HC643	SN74HC620 SN74HC623 SN74HC640 SN74HCT640 SN74HC643	 CD74HC640 CD74HCT640 CD74HC643	 PC74HC640 PC74HCT640 PC74HC643	 MM74HC640 MM74HCT640 MM74HC643
TC74HCT643A TC74HC646A TC74HCT646A TC74HC648A TC74HCT648A	MC74HCT643 MC74HC646 MC74HCT646 MC74HC648	SN74HCT643 SN74HC646 SN74HCT646 SN74HC648 SN74HCT648	CD74HCT643 CD74HC646 CD74HCT646 CD74HC648 CD74HCT648	PC74HCT643 PC74HC646 PC74HCT646 PC74HC648 PC74HCT648	MM74HCT643 MM74HC646 MM74HC648
TC74HC651A TC74HCT651A TC74HC652A TC74HCT652A TC74HC670A	MC74HC651 MC74HC652 MC74HC670	SN74HC651 SN74HCT651 SN74HC652 SN74HCT652	 CD74HC670	 PC74HC670	
TC74HC688A TC74HCT688A TC74HC690A TC74HC691A TC74HC692A	MC74HC688	SN74HC688	CD74HC688 CD74HCT688	PC74HC688 PC74HCT688	MM74HC688 MM74HCT688
TC74HC693A TC74HC696A TC74HC697A TC74HC698A TC74HC699A					
TC74HC4002A TC74HC4016A TC74HC4017A TC74HC4020A TC74HC4022A	MC74HC4002 MC74HC4016 MC74HC4017 MC74HC4020	SN74HC4002 SN74HC4017 SN74HC4020 SN74HC4022	CD74HC4002 CD74HC4016 CD74HC4017 CD74HC4020	PC74HC4002 PC74HC4016 PC74HC4017 PC74HC4020	MM74HC4002 MM74HC4016 MM74HC4017 MM74HC4020

CROSS REFERENCE TABLE

TOSHIBA	MOTOROLA	TI	RCA	SIGNETICS	NATIONAL SEMICONDUCTOR
TC74HC4024A TC74HC4028A	MC74HC4024	SN74HC4024	CD74HC4024	PC74HC4024	MM74HC4024
TC74HC4040A TC74HC4049A TC74HC4050A	MC74HC4040 MC74HC4049 MC74HC4050	SN74HC4040	CD74HC4040 CD74HC4049 CD74HC4050	PC74HC4040 PC74HC4049 PC74HC4050	MM74HC4040 MM74HC4049 MM74HC4050
TC74HC4051A TC74HC4052A TC74HC4053A TC74HC4060A TC74HC4066A	MC74HC4051 MC74HC4052 MC74HC4053 MC74HC4060 MC74HC4066	SN74HC4060 SN74HC4066	CD74HC4051 CD74HC4052 CD74HC4053 CD74HC4060 CD74HC4066	PC74HC4051 PC74HC4052 PC74HC4053 PC74HC4060 PC74HC4066	MM74HC4051 MM74HC4052 MM74HC4053 MM74HC4060 MM74HC4066
TC74HC4072A TC74HC4075A TC74HC4078A TC74HC4094A TC74HC40102A	MC74HC4075 MC74HC4078	SN74HC4075 SN74HC4078A	CD74HC4075 CD74HC4094 CD74HC40102	PC74HC4075 PC74HC4094 PC74HC40102	MM74HC4075 MM74HC4078
TC74HC40103A TC74HC40105A TC74HC4316A TC74HC4351A TC74HC4352A	MC74HC4316 MC74HC4351 MC74HC4352		CD74HC40103 CD74HC40105 CD74HC4316 CD74HC4351 CD74HC4352	PC74HC40103 PC74HC40105 PC74HC4316 PC74HC4351 PC74HC4352	MM74HC4316
TC74HC4353A TC74HC4511A TC74HC4514A TC74HC4515A TC74HC4518A	MC74HC4353 MC74HC4511 MC74HC4514	SN74HC4514 SN74HC4515	CD74HC4353 CD74HC4511 CD74HC4514 CD74HC4515 CD74HC4518	PC74HC4353 PC74HC4511 PC74HC4514 PC74HC4515 PC74HC4518	MM74HC4511 MM74HC4514 MM74HC4518
TC74HC4520A TC74HC4538A TC74HC4543A TC74HCT7007A TC74HC7240A	MC74HC4538 MC74HC4543		CD74HC4520 CD74HC4538 CD74HC4543	PC74HC4520 PC74HC4538 PC74HC4543	MM74HC4520 MM74HC4538 MM74HC4543
TC74HC7241A TC74HC7244A TC74HC7266A TC74HC7292A TC74HC7294A	MC74HC7266	SN74HC7266	CD74HC7266		
TC74HC7640A TC74HC7643A TC74HC7645A					

The products described in this document contain strategic products subject to COCOM regulations. They should not be exported without authorization from the appropriate governmental authorities.

B'

TOSHIBA CORPORATION

CORPORATE OFFICE

9775 Toledo Way
Irvine, California 92718
Telephone: (714) 455-2000
FAX: (714) 859-3963
Telex: 314-138

NORTH WESTERN REGION

1220 Midas Way
Sunnyvale, CA 94086
(408) 737-9844
FAX: (408) 737-9905

1700 N.W. 167th Place,
Suite 240,
Beaverton, OR 97006
(505) 629-0818

SOUTHWEST REGION

15621 Redhill Ave.
Suite 205
Tustin, CA 92680
(714) 259-0368
FAX: (714) 259-9439

CENTRAL REGION

1 Parkway North
Suite 500
Deerfield, IL 60015
(312) 945-1500
TWX: 29-7131
FAX: (312) 945-1044

SOUTH CENTRAL REGION

777 E. Campbell Rd.
Suite 650
Richardson, TX 75081
(214) 480-0470
FAX: (214) 235-4114

TOSHIBA AMERICA, INC.

9775 Toledo Way
Irvine, California 92718
Telephone: (714) 455-2000
FAX: (714) 859-3963
Telex: 314-138

EASTERN AREA

25 Mall Road
5th Floor
Burlington, MA 01803
(617) 272-4352
FAX: (617) 272-3089
TWX: 710-321-6730
Answerback Toshiba Burl

SOUTH EAST REGION

5555 Triangle Parkway
Suite 300
Norcross, GA 30092
(404) 368-0203
FAX: (404) 368-0075