SN74AS888 SN74AS890 Bit-Slice Processor User's Guide

8-Bit Family

SN74AS888/SN74AS890 User's Guide



SN74AS888/SN74AS890 Bit-Slice Processor

User's Guide



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes in the devices or the device specifications identified in this publication without notice. TI advises its customers to obtain the latest version of device specifications to verify, before placing orders, that the information being relied upon by the customer is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems such testing necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

In the absence of written agreement to the contrary, TI assumes no liability for TI applications assistance, customer's product design, or infringement of patents or copyrights of third parties by or arising from use of semiconductor devices described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

> First printed April 1985 Revised August 1985

Copyright © 1985, Texas Instruments Incorporated

TABLE OF CONTENTS

SEC	CTION				PAGE
1	INTRO	оистю	N		
	1.1	Unders	standing E	Bit-Slice Architecture	1-1
	1.2	The 'As	S888 8-Bit	Processor Slice	1-1
	1.3	The 'As	S890 Micro	osequencer	1-3
	1.4	Suppo	rt Tools .		1-3
	1.5	Design	Support		1-3
	1.6	Design	Expertise	9	1-4
		•	•		
2	'AS888	8-BIT F	ROCESSO	DR SLICE	2-1
	2.1	Archite	ecture		2-1
		2.1.1	Data Flov	N	2-1
		2.1.2	Architect	ural Elements	2-1
			2.1.2.1	Three-Port Register File	2-2
			2.1.2.2	R and S Multiplexers	2-2
			2.1.2.3	DA and DB Buses	2-5
			2.1.2.4	ALU	2-5
			2.1.2.5	ALU and MQ Shifters	2-5
			2.1.2.6	MQ Register	2-5
			2.1.2.7	Y Bus	2-6
			2.1.2.8	Status	2-6
			2.1.2.9	Package Position Pin	2-6
			2.1.2.10	Special Shift Function Pin	2-6
			2.1.2.11	Divide/BCD Flip-Flops	2-7
	2.2	Instruc	tion Set C	Dverview	2-7
		2.2.1	Arithmet	ic/Logic Instructions with Shifts	2-8
		2.2.2	Other Ar	ithmetic Instructions	2-11
		2.2.3	Data Cor	version Instructions	2-11
		2.2.4	Bit and E	Byte Instructions	2-13
		2.2.5	Other Ins	structions	2-13
	2.3	Multip	lication ar	nd Division	2-14
		2.3.1	Division		2-14
			2.3.1.1	Signed Division	2-15
			2.3.1.2	Unsigned Division	2-16
		2.3.2	Multiplic	ation	2-17
			2.3.2.1	Signed Multiplication	2-18
			2.3.2.2	Unsigned Multiplication	2-18
			2.3.2.3	Mixed Multiplication	2-18
	2.4	Decima	al Arithme	etic and Data Converson	2-19
		2.4.1	Excess-6	to Excess-3	2-19
		2.4.2	Binary to	Excess-3	2-20
		2.4.3	BCD to B	linary	2-20
		2.4.4	Excess-3	to USASCII	2-20
	2.5	Instruc	tion Set .		2-21
		ABS			2-22
		ADD			2-24
		ADDI.			2-26
		AND			2-28
		ANDN	R		2-30
		BADD.			2-32
		BAND.			2-34

BCDBIN 2-38 BINCNS 2-38 BINCS 2-42 BINCS 2-44 BINEX3 2-44 BUBR 2-44 BSUBS 2-44 BSUBS 2-44 BSUBS 2-44 BSUBS 2-45 DIVRF 2-55 DIVRF 2-56 EX3C 2-56 INCNS 2-62 INCR 2-62 INCR 2-64 INCS 2-66 LOADMO 2-68 MOSLL 2-70 MOSLL 2-70 MOSRL 2-76 NAND 2-78 NOP 2-80 NOR 2-82 ORI 2-82 DIVIN 2-88 SDIVI 2-93 SDIVI 2-94 SDIVI 2-93 SDIVI 2-94 SDIVI 2-94 SDIVI 2-94 SDIVI 2-94 SDIVI 2-93		
BINCNS 2-38 BINCS 2-40 BINEXS 2-42 BOR 2-44 BSUBR 2-44 BSUBR 2-44 BSUBR 2-44 BSUBR 2-46 BXURR 2-42 DR 2-42 DR 2-42 BOR 2-44 BSUBS 2-44 BXURR 2-50 CLR 2-52 DIVRF. 2-53 DNORM 2-54 EX38C 2-66 INCNS 2-62 INCR 2-66 LOADMO 2-68 MOSL 2-72 MOSRA 2-74 MOSRL 2-72 MOSRA 2-74 MOSRA 2-76 NAND 2-78 NOP 2-80 NOR 2-72 SUVIN 2-89 SDIVIN 2-89 SDIVIN 2-89 SDIVIN 2-90 SDIVIN 2-92 <	BCDBIN	2-36
BINCS 2-40 BINEX3 2-42 BOR 2-44 BSUBR 2-46 BSUBS 2-48 BSUBS 2-48 BSUR 2-46 BSUR 2-46 BSUBS 2-48 BSUR 2-46 BSUR 2-52 DIVRF 2-53 DIVRF 2-54 EX3C 2-56 EX3C 2-56 INCNR 2-60 INCR 2-64 INCS 2-62 INCR 2-64 INCS 2-64 INCS 2-66 LOADMO 2-86 MOSLL 2-70 MGSLL 2-71 MOSRL 2-72 MOSR 2-72 OR 2-72 MOSR 2-72 NOP 2-80 NOP 2-80 SDIVI 2-92 SDIVI 2-93 SET0 2-90 SDIVI 2-93	BINCNS	2-38
BINEX3 2-42 BOR 2-44 BSUBR 2-46 BSUBS 2-48 BXOR 2-50 CLR 2-52 DINRF. 2-53 DNORM 2-54 EX3BC 2-66 EX3C 2-56 EX3C 2-56 INCNR 2-60 INCNS 2-62 INCR 2-60 INCR 2-60 INCNS 2-62 INCR 2-60 INCNS 2-60 INCNS 2-60 INCS 2-60 INCS 2-60 INCS 2-60 INCS 2-60 INCS 2-70 MQSIL 2-72 MQSRA 2-73 MOP 2-80 NOP 2-80 NOR 2-82 OR 2-82 SDIVIN 2-93 SDIVIN 2-93 SDIVIN 2-93 SLA 2-104	BINCS	2-40
BINEAS 2-44 BSUBR 2-46 BSUBS 2-46 BSUBS 2-46 BSUBS 2-46 BSUBS 2-46 BSUBS 2-46 BSUBS 2-52 DIVRF 2-52 DIVRF 2-56 EX3C 2-56 EX3C 2-56 INCNR 2-60 INCNS 2-62 INCR 2-64 INCS 2-66 LOADMO 2-68 MOSL 2-70 MOSIL 2-72 MOSRA 2-74 MOSRA 2-74 NOP 2-60 NOP 2-80 NOP 2-80 OR 2-82 OR 2-82 OR 2-82 DIVIN 2-84 PASS 2-80 SDIVI 2-81 SDIVIS 2-92 SDIVO 2-82 SDIVO 2-82 SLA 2-100		2.42
BOR 2-44 BSUBS. 2-46 BSUBS. 2-48 BXOR 2-52 DIVRF. 2-52 DIVRF. 2-53 DNORM 2-54 EX3BC 2-66 EX3C 2-58 INCNR 2-62 INCR 2-62 MOSL 2-62 MOSL 2-70 MOSRL 2-70 MOSRL 2-70 NOP 2-80 NOP 2-80 NOR 2-82 OR 2-90 SDIVIN 2-90 SDIVIN 2-90 <t< td=""><td></td><td>2-42</td></t<>		2-42
BSUBR. 248 BSUBS. 248 BXOR 250 CLR. 253 DIVRF. 253 DNORM. 254 EX3BC 256 EX3C 258 INCNR 260 INCNS 260 INCR 260 INCR 260 INCR 260 INCR 260 INCR 260 INCAS 260 INCAS 260 MOSL 270 MOSL 270 MOSL 2710 MOSRA 274 MOSRA 274 NOP 278 NOP 280 OR 282 OR 282 OR 283 SDIVIN 284 PASS 286 SDIVIN 288 SDIVIN 294 SET0. 293 SET1 294 SET0. 296 SET1 296 <td>BOR</td> <td>2-44</td>	BOR	2-44
BSUBS. 2-48 BXOR 2-52 DVRF 2-53 DNORM 2-54 EX3BC 2-56 EX3C 2-56 INCNR 2-56 INCR 2-56 INCNR 2-62 INCR 2-62 INCR 2-62 INCR 2-64 INCS 2-64 INCS 2-62 INCR 2-64 INCS 2-62 INCR 2-62 INCR 2-62 INCS 2-62 INCS 2-62 INCS 2-62 INCS 2-64 INCS 2-62 MOSL 2-70 MQSL 2-70 MOSIL 2-70 MOSR 2-74 MSSR 2-76 NAND 2-78 NOP 2-76 NAND 2-76 SUP 2-76 NOR 2-82 OR 2-90 SDIVIN<	BSUBR	2-46
BXOR 2-50 CLR 2-52 DIVRF 2-53 DNORM 2-54 EX3BC 2-56 EX3C 2-58 INCNR 2-60 INCNS 2-64 INCS 2-66 LOADMQ 2-68 MOSL 2-60 MOSL 2-60 MOSL 2-60 MOSL 2-60 MOSRA 2-72 MOSRA 2-74 MOSRL 2-72 MOSRA 2-74 MOSRL 2-72 NOP 2-80 NOP 2-80 NOR 2-80 NOR 2-80 NOR 2-80 SDIVI 2-80 SDIVI 2-80 SDIVI 2-80 SDIVI 2-80 SDIVI 2-90 SDIVIT 2-90 SDIVIS 2-90 SLA 2-102 SLA 2-102 SLA 2-100	BSUBS	2-48
CLR 2-52 DIVRF 2-53 DNORM 2-54 EX3BC 2-56 EX3C 2-56 INCNR 2-60 INCNS 2-62 INCR 2-66 LOADMQ 2-66 LOADMQ 2-66 MOSL 2-72 MQSRA 2-74 MOSSL 2-80 NOP 2-80 NOR 2-82 OR 2-82 OR 2-82 DIVIN 2-84 PASS 2-90 SDIVIN 2-84 SUBIN 2-92 SUVI 2-93 SEL 2-94 SET0 2-90	BXOR	2-50
DIVRF. 2-53 DNORM 2-543 EX3BC. 2-566 EX3C 2-560 INCRR 2-600 INCRS 2-666 LOADMQ 2-666 LOADMQ 2-666 LOADMQ 2-666 LOADMQ 2-700 MQSLL 2-712 MQSRA 2-74 MQSRA 2-766 NAND 2-78 NOP 2-80 NOR 2-82 OR 2-82 SDIVIN 2-82 SDIVIN 2-82 SDIVIS 2-90 SDIVIS 2-90 SET0 2-92 SLA 2-102 SLA 2-102 SLC 2-104 SMULI 2-110 SMOR 2-1102 <	CLR	2-52
DNORM 2-54 EX3BC 2-56 EX3C 2-56 INCNR 2-60 INCNS 2-62 INCR 2-62 INCR 2-62 INCR 2-62 INCR 2-62 INCR 2-66 LOADMQ 2-68 MQSLL 2-72 MQSRL 2-76 NAND 2-76 NAND 2-76 NOR 2-80 NOR 2-80 NOR 2-80 NOR 2-80 SDIVI 2-88 SDIVI 2-88 SDIVI 2-80 SDIVI 2-80 SDIVI 2-91 SDIVI 2-92 SDIVOF 2-93 SEL 2-94 SET0 2-96 SLA 2-100 SLA 2-102 SLA 2-102 SLC 2-104 SMULI 2-110 SNORM 2-112	DIVRE	2-53
DNORM. 2-56 EX3BC. 2-56 EX3C. 2-58 INCRR 2-60 INCRS 2-62 INCR 2-64 INCS 2-66 LOADMQ. 2-68 MOSLL 2-70 MQSRL 2-72 MQSRA 2-74 MOSRA 2-76 NAND 2-78 NOP 2-80 NOR 2-82 QR 2-82 SDIVIN 2-88 SDIVIN 2-88 SDIVIN 2-80 SDIVIS 2-90 SDIVIS 2-90 SDIVIS 2-90 SDIVIS 2-91 SDIVO 2-92 SET1 2-93 SLA 2-100 SLA 2-100 SMUL 2-100 SMUL 2-102 SCL 2-104 SMULI 2-102 SLA 2-102 SLA 2-102 SMULI 2-110 <td></td> <td>2-00</td>		2-00
EX3BC 2-56 EX3C 2-56 NCNR 2-60 INCNS 2-62 INCR 2-64 INCS 2-66 LOADMO 2-68 MQSLC 2-70 MQSRA 2-72 MQSRA 2-72 MQSRA 2-72 NOP 2-80 NOP 2-80 NOR 2-82 OR 2-82 OR 2-82 OR 2-80 NOP 2-80 NOP 2-80 SDIVI 2-80 SDIVIN 2-80 SDIVIN 2-90 SDIVIN 2-91 SDIVOF 2-92 SDIVOF 2-93 SEL 2-94 SET0 2-96 ST1 2-96 SILA 2-102 SLC 2-104 SUBIL 2-112 SRA 2-106 SMUL1 2-110 SURM 2-112 <		2-54
EX3C 2-58 INCNR 2-60 INCNS 2-62 INCR 2-64 INCS 2-66 LOADMO 2-68 MOSLL 2-70 MQSLL 2-72 MQSRA 2-74 MQSRA 2-76 NAND 2-78 NOP 2-80 NOR 2-82 OR 2-84 PASS 2-86 SDIVIN 2-89 SDIVIN 2-89 SDIVIN 2-89 SDIVIN 2-91 SDIVO 2-93 SEL 2-94 SET1 2-96 SIV 2-910 SLA 2-100 SLA 2-102 SLC 2-104 SLC 2-108 SMULI 2-101 SMULI 2-111 SNORM 2-112 SRA 2-114 SRA 2-116 SMULI 2-1118 SRCD 2-1102 <	EX3BC	2-56
INCNR 2-60 INCR 2-62 INCR 2-64 INCS 2-66 LOADMQ 2-68 MQSLC 2-70 MQSRA 2-72 MQSRL 2-72 MQSRA 2-74 MOSRL 2-76 NAND 2-78 NOP 2-80 NOR 2-82 OR 2-82 OR 2-82 OR 2-83 SDIVI 2-88 SDIVIN 2-88 SDIVIN 2-88 SDIVIS 2-90 SDIVIS 2-91 SDIVOF 2-93 SEL 2-94 SET0 2-96 SLA 2-100 SLA 2-100 SLA 2-102 SLC 2-104 SMUL1 2-110 SMUL1 2-110 SRA 2-110 SMUL1 2-111 SNORM 2-112 SRA 2-112	EX3C	2-58
INCNS 2-62 INCR 2-64 INCS 2-66 LOADMQ 2-68 MQSLC 2-70 MQSL 2-72 MQSRA 2-74 MQSRL 2-72 NOP 2-76 NAND 2-78 NOP 2-80 NOR 2-82 OR 2-82 OR 2-82 OR 2-82 OR 2-83 SDIVIN 2-89 SDIVIN 2-90 SDIVIN 2-92 SDIVOF 2-93 SEL 2-94 SET0 2-96 SLA 2-100 SLA 2-100 SLA 2-102 SLC 2-104 SUCD 2-102 SMULI 2-110 SMULI 2-110 SMULI 2-110 SRA 2-112 SRA 2-112 SRA 2-112 SRA 2-112	INCNR	2-60
INCR 2-64 INCS 2-66 LOADMQ 2-68 MQSLC 2-70 MQSRA 2-72 MQSRA 2-74 MQSRA 2-74 MQSRA 2-74 MQSRA 2-74 MQSRA 2-72 MQSRA 2-74 MQSRA 2-72 MQSRA 2-74 MQSRA 2-74 MQSRA 2-72 MQSRA 2-72 MQSRA 2-72 MQSRA 2-72 MQSRA 2-74 MQSRA 2-72 MQSRA 2-74 MQSRA 2-72 MQSRA 2-72 MQSRA 2-80 SDIVIN 2-81 SDIVIN 2-91 SDIVO 2-93 SEL 2-93 SEL 2-93 SEL 2-94 SLA 2-102 SLA 2-102 SMULI 2-104 SMULI 2-104	INCNS	2-62
INCS 2-66 LOADMQ 2-68 MQSLC 2-70 MQSLL 2-72 MQSRA 2-74 MQSRL 2-76 NAND 2-78 NOP 2-80 OR 2-82 OR 2-82 OR 2-84 PASS 2-86 SDIVI 2-80 SDIVIN 2-89 SDIVIN 2-90 SDIVIN 2-91 SDIVOF 2-93 SEL 2-94 SET0 2-96 SET1 2-96 SLA 2-102 SLC 2-102 SMUL1 2-110 SMUL1 2-110 SMUL1 2-110 SMUL1 2-111 SRA 2-110 SRA 2-111 SRA 2-111 SRA 2-110 SMUL1 2-111 SNORM 2-112 SRA 2-111 SRA 2-112	INCB	2-64
INCS 2-68 MQSLC 2-70 MQSLL 2-72 MQSRA 2-74 MQSRA 2-72 MQSRA 2-74 MQSRA 2-74 MQSRA 2-72 MQSRA 2-74 MOSRL 2-76 NAND 2-78 NOP 2-80 NOR 2-82 QR 2-82 OR 2-83 SDIVI 2-84 PASS 2-86 SDIVI 2-83 SDIVIN 2-84 PASS 2-86 SDIVIN 2-88 SDIVIN 2-90 SDIVOF 2-91 SDIVOF 2-92 SET0 2-92 SET1 2-98 SLA 2-102 SLA 2-102 SLA 2-102 SMULI 2-111 SNORM 2-112 SMULI 2-111 SNORM 2-112 SRA 2-112 <		2 66
LOADMU. 2-80 MQSLC 2-70 MQSRA 2-74 MQSRL 2-76 NAND 2-78 NOP. 2-80 NOR 2-82 OR. 2-82 OR. 2-82 OR 2-82 SDIVIN 2-83 SDIVIN 2-90 SDIVIN 2-910 SEL 2-93 SEL 2-94 SET0 2-96 SET1 2-93 SLAD 2-100 SLAD 2-102 SLAD 2-102 SMULI 2-110 SMULI 2-110 SMULI 2-111 SRA 2-112 SRCD		2-00
MQSLL 2-70 MQSRA 2-74 MQSRL 2-76 NAND 2-78 NOP 2-80 NOR 2-82 OR 2-82 SDIVI 2-83 SDIVIN 2-91 SDIVO 2-93 SEL 2-93 SEL 2-93 SEL 2-93 SLA 2-100 SLA 2-100 SLA 2-102 SLA 2-102 SLC 2-104 SMULI 2-102 SMULI 2-110 SNR 2-112 SRA 2-114 SRCD 2-116 SRC 2-118 SRLD 2-12		2-08
MQSLL 2-72 MQSRA 2-74 MQSRL 2-76 NAND 2-78 NOP 2-80 NOR 2-82 OR 2-82 OR 2-83 SDIVI 2-86 SDIVI 2-86 SDIVI 2-86 SDIVI 2-86 SDIVI 2-86 SDIVI 2-86 SDIVI 2-80 SDIVI 2-80 SDIVIN 2-80 SDIVIN 2-80 SDIVIS 2-91 SDIVOF 2-93 SEL 2-93 SEL 2-94 SET0 2-93 SEL 2-94 SET1 2-98 SLA 2-100 SLA 2-100 SLA 2-100 SLA 2-104 SMUL1 2-104 SMUL1 2-110 SMUL1 2-110 SRA 2-112 SRA 2-112	MQSLC	2-70
MQSRA 2-74 MQSRL 2-76 NAND 2-78 NOP 2-80 NR 2-82 OR 2-82 OR 2-84 PASS 2-86 SDIVI 2-88 SDIVIN 2-89 SDIVIS 2-91 SDIVO 2-92 SDIVO 2-93 SEL 2-94 SET1 2-98 SLA 2-100 SLA 2-100 SLC 2-102 SLC 2-104 SMULI 2-110 SMULI 2-110 SRA 2-110 SRA 2-110 SRDIVIT 2-111 SNORM 2-112 SRD 2-116 SRC 2-116 SRC 2-116 SRL 2-112 SRL 2-112 SRL 2-120 SRL 2-112 SRL 2-112 SRL 2-112 <t< td=""><td>MQSLL</td><td>2-72</td></t<>	MQSLL	2-72
MQSRL 2-76 NAND 2-78 NOP 2-80 NOR 2-82 OR 2-84 PASS 2-86 SDIVI 2-88 SDIVI 2-89 SDIVIS 2-90 SDIVIS 2-91 SDIVQF 2-92 SEL 2-94 SET0 2-96 SET1 2-98 SLA 2-100 SLAD 2-104 SLCD 2-104 SLCD 2-104 SMUL1 2-110 SMUL1 2-111 SNORM 2-114 SRA 2-116 SRC 2-116 SRC 2-116 SRC 2-116 SRC 2-116 SRC 2-116 SRC 2-112 SRLD 2-120 SRL 2-120 SRL 2-120 SRL 2-120 SRL 2-120 SRL 2-120	MQSRA	2-74
NAND 2-78 NOP 2-80 NOR 2-82 OR 2-84 PASS 2-86 SDIVI 2-88 SDIVIN 2-88 SDIVIN 2-89 SDIVIS 2-90 SDIVOF 2-91 SDIVOF 2-93 SEL 2-94 SET0 2-96 SET1 2-98 SLA 2-102 SLC 2-102 SLC 2-104 SLCD 2-106 SMULI 2-111 SNORM 2-112 SRA 2-114 SRA 2-114 SRA 2-116 SRC 2-118 SRCD 2-118 SRCD 2-120 SRL 2-124	MOSRL	2-76
NOP 2-80 NOR 2-82 OR 2-84 PASS 2-86 SDIVI 2-88 SDIVIN 2-89 SDIVIS 2-90 SDIVIS 2-91 SDIVO 2-92 SDIVO 2-93 SEL 2-94 SET0 2-93 SEL 2-94 SET0 2-93 SLA 2-100 SLA 2-100 SLA 2-102 SLC 2-104 SLCD 2-106 SMULI 2-111 SNORM 2-112 SRA 2-114 SRA 2-114 SRA 2-114 SRA 2-116 SRC 2-118 SRCD 2-1202 SRL 2-1202 SRL 2-122 SRL 2-122 SRL 2-124 SUBI 2-124	ΝΔΝD	2-78
NOR 2-82 OR 2-82 OR 2-82 SDIVI 2-88 SDIVI 2-89 SDIVIS 2-90 SDIVIT 2-91 SDIVO 2-92 SDIVOF 2-93 SEL 2-94 SET0 2-93 SET1 2-94 SET1 2-96 SET1 2-98 SLA 2-100 SLA 2-100 SLC 2-104 SLC 2-104 SMULI 2-110 SMULI 2-110 SMULI 2-110 SMULI 2-110 SMULI 2-110 SRA 2-110 SRA 2-110 SMULI 2-110 SRA 2-111 SNORM 2-112 SRA 2-114 SRA 2-114 SRCD 2-124 SUBI 2-124 SUBI 2-124	NOP	2_80
NOR 2-84 PASS 2-86 SDIVI 2-88 SDIVIN 2-89 SDIVIS 2-90 SDIVIT 2-91 SDIVOF 2-92 SDIVOF 2-93 SEL 2-94 SET1 2-94 SLA 2-90 SLA 2-91 SLA 2-93 SLA 2-94 SLA 2-100 SLA 2-102 SLC 2-104 SLCD 2-102 SMULI 2-111 SNORM 2-112 SRA 2-114 SRA 2-114 SRA 2-116 SRC 2-118 SRCD 2-126 SRL 2-122 SRLD 2-124 SUBI 2-124		2-00
OR 2-84 PASS 2-86 SDIVI 2-88 SDIVIN 2-89 SDIVIN 2-90 SDIVIS 2-91 SDIVO 2-92 SDIVQF 2-93 SEL 2-94 SET0 2-93 SLA 2-94 SET1 2-93 SLA 2-102 SLC 2-102 SLC 2-102 SLC 2-104 SLC 2-106 SMULI 2-110 SMULI 2-110 SMULI 2-110 SMULI 2-112 SRA 2-114 SRAD 2-116 SRC 2-120 SRL 2-120 SRL 2-1212 SRA 2-111 SNORM 2-112 SRA 2-114 SRD 2-124 SRL 2-122 SRL 2-124 SUBI 2-124 <td></td> <td>2-82</td>		2-82
PASS 2-86 SDIVI 2-89 SDIVIN 2-89 SDIVIS 2-90 SDIVIT 2-91 SDIVOF 2-93 SEL 2-94 SET0 2-96 SET1 2-96 SEL 2-96 SEL 2-96 SET1 2-98 SLA 2-100 SLAD 2-102 SLC 2-104 SLCD 2-106 SMULI 2-110 SMULI 2-111 SNORM 2-112 SRA 2-114 SRAD 2-116 SRCD 2-116 SRCD 2-116 SRL 2-120	OR	2-84
SDIVI 2-88 SDIVIN 2-89 SDIVIS 2-90 SDIVIT 2-91 SDIVO 2-92 SDIVOF 2-93 SEL 2-94 SET0 2-93 SEL 2-94 SET0 2-96 SET1 2-98 SLA 2-100 SLA 2-100 SLA 2-102 SLC 2-104 SLCD 2-106 SMULI 2-110 SMULI 2-110 SMULI 2-110 SRCD 2-116 SRC 2-112 SRA 2-114 SRAD 2-116 SRCD 2-120 SRL 2-120	PASS	2-86
SDIVIN 2-89 SDIVIS 2-90 SDIVIT 2-91 SDIVO 2-92 SDIVOF 2-93 SEL 2-94 SET0 2-96 SET1 2-98 SLA 2-100 SLA 2-100 SLC 2-102 SLC 2-104 SMUL1 2-108 SMUL1 2-111 SNORM 2-112 SRA 2-114 SRA 2-116 SRC 2-118 SRC 2-120 SRL 2-120 SRL 2-120 SRA 2-112 SRA 2-112 SRA 2-112 SRA 2-112 SRA 2-112 SRL 2-120	SDIVI	2-88
SDIVIS 2-90 SDIVIT 2-91 SDIVO 2-92 SDIVQF 2-93 SEL 2-94 SET0 2-96 SET1 2-98 SLA 2-100 SLA 2-102 SLC 2-104 SLC 2-102 SLC 2-104 SMUL1 2-106 SMUL1 2-108 SMUL1 2-111 SNORM 2-112 SRA 2-114 SRAD 2-116 SRC 2-118 SRCD 2-120 SRL 2-122 SRL 2-124 SUB 2-124	SDIVIN	2-89
SDIVIT 2-91 SDIVOF 2-92 SEL 2-94 SET0 2-94 SET1 2-96 SLA 2-100 SLA 2-102 SLC 2-104 SLCD 2-106 SMULI 2-110 SMULI 2-110 SNORM 2-112 SRA 2-114 SRCD 2-116 SRC 2-118 SRCD 2-118 SRL 2-120 SRL 2-120 SRL 2-124 SUBI 2-124	SDIVIS	2-90
SDIVI 2-91 SDIVQF 2-93 SEL 2-94 SET0 2-96 SET1 2-98 SLA 2-100 SLA 2-102 SLC 2-102 SLC 2-102 SLC 2-104 SLC 2-102 SLC 2-102 SLC 2-108 SMULI 2-110 SMULI 2-111 SNORM 2-112 SRA 2-114 SRC 2-118 SRCD 2-120 SRL 2-122 SRLD 2-124 SUBI 2-126	SDIVIT	2-91
SDIVO 2-92 SDIVQF 2-93 SEL 2-94 SET0 2-96 SET1 2-98 SLA 2-100 SLAD 2-102 SLC 2-104 SLCD 2-106 SMULI 2-108 SMULI 2-110 SMULT 2-111 SNORM 2-112 SRA 2-114 SRA 2-116 SRC 2-118 SRCD 2-120 SRL 2-124 SUBI 2-126		2-01
SDIVUF 2-93 SEL 2-94 SET0 2-96 SET1 2-98 SLA 2-100 SLAD 2-102 SLC 2-104 SLCD 2-106 SMULI 2-108 SMULI 2-110 SMOLT 2-111 SNORM 2-112 SRA 2-114 SRA 2-116 SRC 2-118 SRCD 2-120 SRL 2-124 SUBI 2-124		2-92
SEL. 2-94 SET0. 2-96 SET1. 2-98 SLA. 2-100 SLAD. 2-102 SLC. 2-104 SLCD. 2-106 SMTC. 2-108 SMULI 2-110 SMULT. 2-111 SNORM. 2-112 SRA 2-114 SRCD. 2-120 SRL. 2-120 SRL. 2-118 SRCD. 2-120 SRL. 2-120 SRLD. 2-124 SUBI. 2-126	SDIVQF	2-93
SET0. 2-96 SET1. 2-98 SLA. 2-100 SLD. 2-102 SLC. 2-104 SLCD. 2-106 SMTC. 2-108 SMULI 2-110 SMULT. 2-110 SRA 2-112 SRA 2-114 SRCD 2-116 SRCD 2-116 SRL 2-118 SRLD 2-120 SRLD 2-124 SUBI. 2-124	SEL	2-94
SET1. 2-98 SLA. 2-100 SLAD 2-102 SLC 2-104 SLCD 2-106 SMTC 2-108 SMULI 2-110 SMULT 2-110 SNORM 2-112 SRA 2-114 SRCD 2-116 SRC 2-116 SRL 2-116 SRL 2-120 SRL 2-120 SRL 2-120 SRL 2-122 SRLD 2-124 SUBI 2-126	SET0	2-96
SLA. 2-100 SLAD 2-102 SLC 2-104 SLCD 2-106 SMTC 2-108 SMULI 2-110 SNORM 2-111 SRA 2-112 SRA 2-114 SRCD 2-116 SRCD 2-118 SRL 2-120 SRL 2-120 SRL 2-124 SUBI 2-126	SET1	2-98
SLAD 2-102 SLC 2-104 SLCD 2-106 SMTC 2-108 SMULI 2-110 SMULT 2-111 SNORM 2-112 SRA 2-114 SRAD 2-116 SRC 2-118 SRCD 2-120 SRL 2-120 SRL 2-120 SRLD 2-124 SUBI 2-126	SLA	2-100
SLC 2-104 SLCD 2-106 SMTC 2-108 SMULI 2-110 SMULT 2-111 SNORM 2-112 SRA 2-114 SRAD 2-116 SRC 2-118 SRCD 2-120 SRL 2-120 SRLD 2-124 SUBI 2-126	SLAD	2-102
SLCD 2-104 SLCD 2-106 SMTC 2-108 SMULI 2-110 SMULT 2-111 SNORM 2-112 SRA 2-114 SRAD 2-116 SRC 2-118 SRCD 2-120 SRL 2-120 SRL 2-120 SRL 2-120 SRLD 2-124 SUBI 2-126		2-104
SLCD 2-106 SMTC 2-108 SMULI 2-110 SMULT 2-111 SNORM 2-112 SRA 2-114 SRAD 2-116 SRC 2-118 SRCD 2-120 SRL 2-120 SRL 2-124 SUBI 2-126		2-104
SMTC. 2-108 SMULI 2-110 SMULT. 2-111 SNORM. 2-112 SRA 2-114 SRAD. 2-116 SRC 2-118 SRCD. 2-120 SRL. 2-122 SRLD. 2-124 SUBI. 2-126		2-100
SMULI 2-110 SMULT 2-111 SNORM 2-112 SRA 2-114 SRAD 2-116 SRC 2-118 SRCD 2-120 SRL 2-122 SRLD 2-124 SUBI 2-126	SMIC	2-108
SMULT. 2-111 SNORM. 2-112 SRA 2-114 SRAD. 2-116 SRC 2-118 SRCD. 2-120 SRL 2-122 SRLD. 2-124 SUBI. 2-126	SMULI	2-110
SNORM. 2-112 SRA 2-114 SRAD. 2-116 SRC 2-118 SRCD. 2-120 SRL 2-122 SRLD. 2-124 SUBI. 2-126	SMULT	2-111
SRA 2-114 SRAD 2-116 SRC 2-118 SRCD 2-120 SRL 2-122 SRLD 2-124 SUBI 2-126	SNORM	2-112
SRAD. 2-116 SRC 2-118 SRCD. 2-120 SRL 2-122 SRLD 2-124 SUBI. 2-126	SBA	2-114
SRC 2-118 SRCD 2-120 SRL 2-122 SRLD 2-124 SUBI 2-126	SRAD	2-116
SRC 2-116 SRCD 2-120 SRL 2-122 SRLD 2-124 SUBI 2-126		2 1 10
SRCD 2-120 SRL 2-122 SRLD 2-124 SUBI 2-126		2-110
SRL 2-122 SRLD 2-124 SUBI 2-126	SKLD	2-120
SRLD 2-124 SUBI 2-126	SRL	2-122
SUBI	SRLD	2-124
	SUBI	2-126
SUBR	SUBR	2-128
	SUBS	2-130
	SRL SRLD SUBI	2-12 2-12 2-12
	SUBS	2-130

		ТВ0					2-132
		TR1					2-134
							2-104
			•••••		• • • • • • • • • • • • • • • • • • • •	•••••	2-130
				••••••			2-137
		UDIVIT	• • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •		• • • • • • • • • • • • • • • • • •	2-138
		UMULI	• • • • • • • • • •				2-139
		XOR	•••••	••••••		•••••	2-140
2	1A 6 900	MICRO	SECHENC	D			2 1
3	A3030		SEQUENC	n	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • •	3-1
	3.1	Overvie	ew	••••••	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • •	3-1
	3.2	Archite	cture		• • • • • • • • • • • • • • • • • • • •	•••••	3-3
		3.2.1	Y Output	/luitiplexer		• • • • • • • • • • • • • • • • • •	3-5
		3.2.2	Microprog	ram Counter		• • • • • • • • • • • • • • • • • • • •	3-5
		3.2.3	Register/C	ounters		• • • • • • • • • • • • • • • • • • • •	3-5
		3.2.4	Stack			••••	3-6
			3.2.4.1	Stack Pointer			3-6
			3.2.4.2	Read Pointer			3-6
			3.2.4.3	Stack Warning/Read E	rror Pin		3-6
		3.2.5	Interrupt	eturn Register			3-6
	3.3	Microp	rogrammi	g the 'AS890			3-7
		3.3.1	Address S	election			3-7
		3.3.2	Stack Cor	rols			3-8
		3.3.3	Register (ontrols			3-9
		334	Continue/	eneat Instructions			3-10
		335	Branch In	tructions			3-11
		336	Condition	I Branch Instructions			3-11
		227	Loop Inst	ictione		• • • • • • • • • • • • • • • • • • •	2_12
		2.2.7	Subroutin			• • • • • • • • • • • • • • • • • • • •	2.16
		3.3.0 2 2 0	Subroutin	; Calls . Doturno		•••••	2 16
		3.3.9	Subroutin			• • • • • • • • • • • • • • • • • • • •	3-10
		3.3.10	Reset	• • • • • • • • • • • • • • • • • • • •			3-16
		3.3.11	Clear Poir	ers	•••••••	•••••	3-17
		3.3.12	Read Stac			• • • • • • • • • • • • • • • • • •	3-18
		3.3.13	Interrupts	••••••			3-18
	3.4	Examp	les	••••••			3-18
		3.4.1	Required	et-Up			3-18
			Clear Poir	ers			3-19
			Continue				3-20
			Branch				3-22
			Condition	I Branch			3-24
			Loop				3-26
			Jump to \$	ubroutine			3-32
			Return fro	n Subroutine			3-34
			Reset				3-36
4	32-BIT	CPU DE	SIGN MET	HODOLOGY			4-1
	4.1	Designi	ing a 32-B	System			4-2
		4.1.1	Construct	on of the ALU			4-2
		4.1.2	Construct	on of the CCU			4-3
	4.2	Tracina	through a	32-Bit Computer			4-6
	4.3	Definin	g the Mac	ocode Instruction For	mat		4-11
	4.4	Tracing	a Macroo	de Instruction			4-11
	4.5	System	Enhancer	ents			4-12
	4.6	Timing	and Syste	n Throughput			4-14
		461	Fetch And	weie	• • • • • • • • • • • • • • • • • • • •		יייד ⊿_1/
		162	Multiplica	on Analysis	• • • • • • • • • • • • • • • • • • • •		A-14
		4.0.2	muniplica	on Analysis		• • • • • • • • • • • • • • • • • •	4-14

5	FLOAT	ING-POINT SYSTEM DESIGN	5-1
	5.1	Choose a Floating-Point Number System	5-2
	5.2	Choose an Algorithm for Sin(x)	5-2
	5.3	Make 'AS888 Register Assignments	5-3
	5.4	Substitute Registers for Variables in the Algorithm	5-4
	5.5	Decompose Steps in the Algorithm into Simple Operations	5-4
	5.6	Translate into 'AS888/890 Instructions; Identify Subroutines	5-5
	5.7	Expand Subroutines into 'AS888/890 Operations	5-6
		5.7.1 Floating-Point Multiplication	5-7
		5.7.2 Floating-Point Addition	5-9
	5.8	Evaluate Tradeoffs and Block Diagram the Hardware	5-11
	5.9	Define Microinstruction Fields During Detailed Hardware Design	5-13
	5.10	Assemble the Microprogram	5-13

LIST OF APPENDICES

APPENDIX

PAGE

A	'AS888 and 'AS890 Pin Descriptions and Assignments	A-1
---	--	-----

LIST OF ILLUSTRATIONS

FIGURE

PAGE

1-1	Bit-Slice System Block Diagram	1-2
2-1	Internal Data Flow for 'AS888	2-2
2-2	Functional Block Diagram of 'AS888	2-3
2-3	Essential 'AS888 Interconnections	2-4
2-4	'AS888 Package Connections for Bit and Byte Instructions	2-12
3-1	Typical Microprogrammed Processor	3-2
3-2	Functional Block Diagram for 'AS890	3-4
4-1	System Design Approach	4-1
4-2	CCU Block Diagram	4-4
4-3	ALU Block Diagram	4-5
4-4	Cascaded 'AS888 Packages	4-7
5-1	Block Diagram of Floating Point Processor	5-12
A1	'AS888 Pin Assignments	A-2
A2	'AS890 Pin Assignments	A-4

LIST OF TABLES

TABLE

PAGE

2-1	ALU Source Operand Selects	2-3				
2-2	Destination Operand Select/Enables	2-5				
2-3	Required 'AS888 Shift Pin Connections (External)					
2-4	Combined 'AS888 Arithmetic-Logical Shift Operations	2-7				
2-5	Other 'AS888 Instructions	2-8				
2-6	AS888 Instruction Set	2-9				
2-7	Shift Definitions	2-11				
2-8	Signed Division Algorithm	2-16				
2-9	Unsigned Division Algorithm	2-17				
2-10	Excess-3 Representation	2-19				
3-1	Response to Control Inputs	3-3				
3-2	Y Output Control	3-8				
3-3	Stack Control	3-9				
3-4	Register Control	3-9				
3-5	Continue/Repeat Encodings	3-10				
3-6	Branch Encodings	3-12				
3-7	Conditional Branch Encodings	3-14				
3-8	Decrement and Branch on Non-Zero Encodings	3-15				
3-9	Call Encodings without Register Decrements	3-16				
3-10	Call Encodings with Register Decrements	3-17				
3-11	Reset Encoding	3-17				
3-12	Return Encodings without Register Decrements	3-17				
3-13	Return Encodings with Register Decrements	3-17				
4-1	Microcode Definition	4-8				
4-2	Functional Listing of Fetch	4-9				
4-3	Assembler Listing of Fetch	4-9				
4-4	Microcode Listing of Fetch	4-10				
4-5	Possible Instruction Formats	4-11				
4-6	Functional Listing of Multiply	4-12				
4-7	Assembler Code of Multiply	4-13				
4-8	Microcode Listing of Multiply	4-15				
4-9	Fetch Timing Comparison	4-16				
4-10	Multiply Timing Comparison	4-16				
5-1	Floating Point Sin(x) Microprogram	5-14				
A1	'AS888 Pin Descriptions	A3				
A2	'AS890 Pin Descriptions	A5				

1 Introduction

With the introduction of the 'AS888, Texas Instruments Incorporated offers an LSI building block that can be cascaded to form an ALU of any word width with a significant increase in efficiency and speed over older 4-bit-slice systems. The 8-bit slice and its companion microsequencer, the 'AS890, increase processing throughput per unit area to an extent never before realized in bit-slice systems.

These innovations are the result of a new Texas Instruments technology called IMPACT. The new processing technique reduced feature size to two microns, enabling the development of about six to eight times the number of gates possible with Schottky and low-power Schottky TTL. The increased gate density permitted expansion of the slice to an 8-bit width and the development of special on-board circuitry for decoding high-level operations into microoperations. The result is a flexible, multi-function chip that provides rapid multiplication and division; supports sign-magnitude, BCD, excess-3, single- or double-precision arithmetic; and offers additional specialized features such as operations on selected bits or bytes.

This section of the User's Guide introduces the 'AS888 and 'AS890 and outlines the support tools available for system development. Section 2 looks at the architecture and instruction set of the 'AS888. The microsequencer is the subject of section 3, beginning with a functional description of the chip and looking at its flexible instruction set. Possible applications for the 'AS888/'AS890 are explored in sections 4 and 5. The first approaches high-speed CPU design using the 8-bit slice; the second develops a design for a floating point processor.

1.1 Understanding Bit-Slice Architecture

Figure 1.1 illustrates a simple bit-slice system. The three basic components are an arithmetic/logic unit, a sequencer and a memory. The program that resides in this memory is commonly called the microprogram, while the memory is referred to as a micromemory or control store. The ALU performs all the required operations on data brought in from the external environment (main memory or peripherals, for example), while the sequencer is dedicated to generating the next address to the micromemory. The ALU and sequencer operate in parallel so that data processing and next-address generation are carried out concurrently.

The microprogram instruction, or microinstruction, consists of control information to the ALU and sequencer. Unlike a microprocessor opcode, the microinstruction consists of a number of fields of code that directly access and control the ALU, registers, bus transceivers, multiplexers and other system components. This high degree of parallelism offers greater speed and flexibility than a typical microprocessor, although the microinstruction serves the same purpose as a microprocessor instruction: it specifies control information by which the user is able to implement desired data processing operations in a desired sequence. The microinstruction cycle is synchronized to a system clock by latching the instruction in the microinstruction, or pipeline, register once for each clock cycle. Status results are collected in a status register which the sequencer samples to produce conditional branches within the microprogram.

1.2 The 'AS888 8-bit processor slice

The 'AS888 is engineered to support high-speed, high-level operations. The slice, described in detail in section 2, contains an 8-bit ALU, a 16-word by 8-bit register file, two shifters to support double-precision arithmetic and three independent, bidirectional data ports.



Figure 1-1. Bit-Slice System Block Diagram

1-2

The slice's thirteen basic arithmetic and logic instructions can be combined with a single-or double-precision shift operation in one instruction cycle. Other instructions support data conversions, bit and byte operations and other specialized functions.

The chip's configuration enhances processing throughout in arithmetic and radix conversion. Internal generation and testing of status results in fast processing of division and multiplication algorithms. This decision logic is transparent to the user; the reduced overhead assures shorter microprograms, reduced hardware complexity and shorter software development time.

1.3 'AS890 Microsequencer

To complement these innovations in bit-slice processor technology, Texas Instruments also developed the 'AS890. Implemented with Advanced Schottky and Schottky-transistor logic, the microsequencer performs double-nested loops, multiway branching, do-while loops, compound if...then...else expressions, interrupt processing and other complex instructions. Fast memory devices and the high-speed microsequencer make possible to construct from a handful of components a bit-slice system executing high-level operations.

Like the 'AS888, the 'AS890 is expandable. The 9-word stack can be increased externally using a stack status pin. Two register/counters can be read or loaded externally to permit operations such as array indexing while looping in a microprogram.

Diagnostics are also supported. Conditions that cause stack overflow can be traced by reading the stack, reducing software development time and monitoring runtime errors.

1.4 Support Tools

Texas Instruments provides a low-cost, real-time development and evaluation module (EVM) to aid initial hardware and software design. The 16-bit, self-contained system provides a quick and easy way to test and debug simple microcode, allowing software and hardware evaluation at or near rated execution speeds.

The EVM incorporates a single-chip 8-bit microcomputer to handle user interface and communications. An EPROM-based monitor program gives the user complete control over all important functions, registers and buses of the target system, as well as the high-speed writable control store. Further information is given in the document, 74AS EVM-1 Bit-Slice Evaluation System User's Guide.

1.5 Design Support

Texas Instruments Regional Technology Centers, staffed with systems-oriented engineers, offer a training course to assist users of TI's LSI products and their application to digital processor systems. Specific attention is given to the understanding and generation of design techniques which implement efficient algorithms designed to match high-performance hardware capabilities with desired performance levels.

Information on courses for bit-slice design using the 'AS888 and 'AS890 can be obtained from the following Regional Technology Centers:

Atlanta

Texas Instruments Incorporated 3300 N.E. Expressway, Building 8 Atlanta, GA 30341 404/452-4682

Boston

Texas Instruments Incorporated 400-2 Totten Pond Rd. Waltham, MA 02154 617/890-6671

Northern California Texas Instruments Incorporated 5353 Betsy Ross Drive Santa Clara, CA 95054 408/748-2220

Chicago

Texas Instruments Incorporated 515 Algonquin Arlington Heights, IL 60005 312/640-2909

Dallas

Texas Instruments Incorporated 10001 E. Campbell Road Richardson, TX 75081 214/680-5066

Southern California Texas Instruments Incorporated 17891 Cartwright Drive Irvine, CA 92714 714/660-8140

The VLSI Systems Engineering Group maintains a computer bulletin board to assist bit-slice users. The board can be accessed by dialing 214/995-4569.

1.6 Design Expertise

Texas Instruments can provide in-depth technical design assistance through consultations with contract design services. Contact your local Field Sales Engineer for current information or contact VLSI Systems Engineering at 214/995-4720.

2 'AS888 8-Bit Processor Slice

The 'AS888 is an 8-bit ALU/register slice designed for use in high-performance digital computers or controllers. Slices can be cascaded to any word width 16 bits or greater.

Key elements include a 16-word by 8-bit register file and a high-speed ALU. Three independent 4-bit port addresses allow a two-operand fetch and an operand write to be performed at the register file simultaneously. The 8-bit ALU can perform seven arithmetic and six logical instructions, followed by conditional arithmetic, logical or circular shifts. The result can be returned to the register file or output through the Y port.

The ALU also supports a wide range of arithmetic and logical functions, such as multiplication, division, normalization, add and subtract immediate, cyclic redundancy character accumulation, and data conversions such as BCD, excess-3, USASCII and sign magnitude. Double precision operations can be implemented using a multiplierquotient register and shifter designed to operate alone or in parallel with the register file and ALU shifter.

An internal ALU bypass path increases the speeds of multiply, divide and normalize instructions by eliminating many common types of test and branch instructions. The path is also used by 'AS888 instructions that permit bits and bytes to be manipulated.

2.1 Architecture

2.1.1 Data Flow

Data flow through the 'AS888 is shown in Figure 2-1. Data enters the chip from three primary sources: the bidirectional Y port, which is used in an input mode to pass data to the register file; and the bidirectional DA and DB ports, used to input data to the R and S buses serving the ALU. Data enters the ALU through two multiplexers: R MUX, which selects the R bus operand from the DA port or the register file addressed by A3-A0; and S MUX, which selects data from the DB port, the register file addressed by B3-B0, or the multiplier-quotient (MQ) register.

The result of the ALU operation is passed on the F bus to the ALU shifter, where it can be shifted or passed without shift to the Y bus for output from the 'AS888 and/or storage in the internal register file. The MQ shifter, which operates in parallel with the ALU shifter, can be loaded from the ALU via the F bus, or the MQ register. The MQ shift result is passed to the MQ register, where it can be routed through the S MUX to the ALU.

Data can be output from three bidirectional ports: the Y port and the DA and DB ports. DA and DB can be used to read ALU input data on the R and S buses for debug or other special purposes.

2.1.2 Architectural Elements

Figure 2-2 is a functional diagram of the 'AS888. Key elements of the slice are discussed below.



Figure 2-1. Internal Data Flow for 'AS888

2.1.2.1 Three-Port Register File

Sixteen 8-bit registers are accessed by three address ports. C3-C0 address the destination register during write operations; A3-A0 and B3-B0 address any two registers during read operations. Data is written into the register file when \overline{WE} is low and a low-to-high clock transition occurs. Under certain conditions, the address buses are used to furnish immediate data to the ALU: A3-A0 to provide constant data for the add and subtract immediate instructions; A3-A0 and C3-C0 to provide masks for set, reset and test bit operations.

2.1.2.2 R and S Multiplexers

ALU inputs are selected by the R and S multiplexers. Controls which affect operand selection for instructions other than those using constants or masks are shown in Table 2-1.



Figure 2-2. Functional Block Diagram of 'AS888

R-BUS OPERAND SELECT EA	S-BUS OPERAND SELECT EB1-EB0	RESULT DESTINATION ← SOURCE OPERAND
0		R bus \leftarrow Register File addressed by A3-A0
1		R bus ← DA port
	0 0	S bus \leftarrow Register File addressed by B3-B0
	01	S bus ← MQ Register
	10	S bus ← DB Port
	11	S bus ← MQ Register





2.1.2.3 DA and DB Buses

The DA and DB buses can be used to read S bus or R bus inputs from the register file or to load the S bus and/or R bus directly from an external source. See Tables 2-1 and 2-2 for the selects and enables which affect DA and DB.

REGISTER FILE WRITE ENABLE WE	Y BUS OUTPUT ENABLE OEY	Y BUS SELECT SELY	DA PORT OUTPUT ENABLE OEA	DB PORT OUTPUT ENABLE OEB	RESULT DESTINATION ← SOURCE OPERAND
0	0	Х			Y port and Register File ← ALU Shifter
1	0	X			Y port ← ALU Shifter
0	1	0			Register File ← ALU Shifter
0	1	1			Register File ← Y port
			1		DA port ← R bus
			0		DA port ← Hi-Z
				1	DB port ← S bus
				0	DB port ← Hi-Z

Table 2-2. Destination Operand Select/Enables

2.1.2.4 ALU

The ALU can perform seven arithmetic and six logical instructions on two 8-bit operands. It also supports multiplication, division, normalization, bit and byte operations and data conversion, including excess-3 BCD arithmetic. The 'AS888 instruction set is discussed in section 2.2 and presented in detail in section 2.5.

2.1.2.5 ALU and MQ Shifters

The ALU and MQ shifters are used in all of the shift, multiply, divide, and normalize functions. They can be used exclusively for single precision or concurrently for double precision shifts. Shifts can be made conditional, using the Special Shift Function (SSF) pin.

The shifters of adjacent slices are connected by four bidirectional pins: \overline{SIOO} and $\overline{SIO7}$, \overline{OIOO} and $\overline{OIO7}$. These pins allow serial data to be shifted between packages and also serve to transfer data between the MQ and ALU shifters for double precision and other operations. Figure 2-3 shows four interconnected packages. The shift pins on all cascaded 'AS888s must be wired as shown in the figure and in Table 2-3.

Status connections will vary according to system design. The system shown uses ripple carry. For large word widths (four or more slices), a look-ahead carry generator may be desired. This can be implemented using the generate (\overline{G}) and propagate (\overline{P}) signals. A schematic using carry look-ahead can be found in Section 4.

2.1.2.6 MQ Register

The MQ register and the MQ shifter function as a shift register and can be loaded from the ALU, register file or external data buses. The register has specific functions in multiplication, division, and data conversion and can also be used as a temporary storage register.

Table 2-3. Required 'AS888 Shift P	Pin Connections	(External)
------------------------------------	-----------------	------------

INTERMEDIATE PACKAGES	END PACKAGES
$\overline{SIO7}$ to $\overline{SIO0}$ of next most significant package	$\overline{\text{SIO7}}$ on most significant package to $\overline{\text{SIO0}}$ of least significant package
$\overline{\text{QIO7}}$ to $\overline{\text{QIO0}}$ of next most significant package	$\overline{\text{QIO7}}$ on most significant package to $\overline{\text{QIOO}}$ of least significant package
$\overline{SIO0}$ to $\overline{SIO7}$ of next least significant package $\overline{QIO0}$ to $\overline{QIO7}$ of next least significant package	

2.1.2.7 Y Bus

The Y bus contains the output of the ALU shifter if \overline{OEY} is low and can be used as an input if \overline{OEY} is high. SELY controls the flow of data to the register file. If SELY is low, ALU shifter output will be passed to the register file; if SELY is high, the Y port becomes an input to the register file.

2.1.2.8 Status

Four status signals are generated by the most significant slice: overflow (OVR), sign (N), carry-out (C_{n+8}) and ZERO. C_{n+8} indicates carry-out of the ALU, regardless of shift. OVR, N and ZERO indicate status from the ALU shifter. ZERO must be wire-ANDed as shown in Figure 2-3.

2.1.2.9 Package Position Pin

The package position pin (PPP) defines the position of the slice in the system. Intermediate positions are selected by leaving the pin open. Tying the pin to V_{CC} makes the slice the most significant package; tying the pin to GND makes it the least significant.

2.1.2.10 Special Shift Function Pin

Conditional shifting algorithms may be implemented using the SSF pin under hardware or firmware control. SSF is a bidirectional pin and is used in certain 'AS888 instructions to transmit information between slices, eliminating many types of test and branch instructions. During multiplication, for example, the least significant bit of the multiplier determines whether an add/shift or shift operation is to be performed. In this case, the SSF pin of the least significant package is used as an output pin, while all other packages become input pins. Similarly, during normalization, the required operation depends on whether the two most significant bits of the operand are the same or different. Here, the SSF pin of the most significant package becomes an output pin while those on all other packages become input pins.

During instructions that force the SSF pin during execution, SSF must be left in the high-Z state, as shown in Figure 2-3. Use of SSF is discussed for individual instructions in section 2.5.

2.1.2.11 Divide/BCD Flip-Flops

Internal multiply/divide flip-flops are used by certain multiply and divide instructions to maintain status between instructions. Internal excess-3 BCD flip-flops preserve the carry from each nibble in excess-3 BCD operations. The BCD flip-flops are affected by all instructions except NOP and are cleared when a CLR instruction is executed. These flip-flops are not directly accessible by the user.

2.2 Instruction Set Overview

Bits 17-I0 are used as instruction inputs to the slice. Instructions are summarized in Tables 2-4 and 2-5. Table 2-6 lists all instructions, divided into five groups, with their opcodes and mnemonics. Group 1, a set of ALU arithmetic and logic operations, can be combined with the user-selected shift operations in Group 2 in one instruction cycle. The other groups contain instructions for bit and byte operations, division and multiplication, data conversion, and other functions such as sorting, normalization and polynomial code accumulation.

A brief overview of the instruction set follows. Details about individual instructions, including operand, status and control information, can be found in section 2.5.

GROUP 1		GROUP 2	
Arithmetic		Shift ALU	Shift MQ Register
Add	$R + S + C_n$	Arithmetic Right	Arithmetic Right
Subtract	$\overline{R} + S + C_n$	Arithmetic Left	Logical Right
	$R + \overline{S} + C_n$	Logical Right	Logical Left
Increment	R + C _n	Circular Left	Circular Left
	S + C _n	Circular Right	
	$\overline{R} + C_n$		Load MQ Register
	$\overline{S} + C_n$	Shift ALU and MQ Register	Load MQ with ALU
Logical	R AND S	Arithmetic Right	
	R AND S	Arithmetic Left	Pass ALU Result Unshifted
	R OR S	Logical Right	Pass ALU to specified output
	R XOR S	Circular Left	destination without shift
	R NAND S	Circular Right	
	R NOR S		

Table 2-4. Combined 'AS888 Arithmetic-Logical/Shift Operations

GROUPS 3–5				
Arithmetic Operations	Bit Operations	Data Conversion		
Add Immediate	Set Bit	Absolute Value		
Subtract Immediate	Reset Bit	Sign Magnitude/Two's Complement		
Signed Divide	Test Bit (One)	Single Length Normalize		
Signed Divide Initialize	Test Bit (Zero)	Double Length Normalize		
Signed Divide Overflow Check		BCD to Binary		
Signed Divide Start	Byte Operations	Binary to Excess-3		
Signed Divide Iterate	Add R to S	Excess-3 Byte Correction		
Signed Divide Terminate	Subtract S from R	Excess-3 Word Correction		
Signed Divide Quotient Fix	Subtract R from S			
Divide Remainder Fix	Increment S	Other		
Unsigned Divide	Increment Negative S	Select S or R		
Unsigned Divide Start	XOR R and S			
Unsigned Divide Iterate	AND R and S			
Unsigned Divide Terminate	OR R and S			
Divide Remainder Fix				
Multiply				
Signed Multiply Iterate				
Signed Multiply Terminate				
Unsigned Multiply Iterate				

Table 2-5. Other 'AS888 Instructions

2.2.1 Arithmetic/Logic Instructions with Shifts

The seven Group 1 arithmetic instructions operate on data from the R and/or S multiplexers and the carry-in. Carry-out is evaluated after ALU operation; other status pins are evaluated after the accompanying shift operation. Group 1 logic instructions do not use carry-in; carry-out is forced to zero.

Fourteen single- and double-precision shifts can be specified, or the ALU result can be passed unshifted to the MQ shifter or to the specified output destination by using the LOADMQ or PASS instructions. Table 2-7 summarizes possible shift instructions. When using the shift registers for double-precision operations, the least significant half should be placed in the MQ register and the most significant half in the register file for passage to the ALU shifter.

All shift operations require that cascaded packages be wired as shown in Figure 2-3.

GROUP 1 INSTRUCTIONS				
INSTRUCTION BITS (13-10) HEX CODE	MNEMONIC	FUNCTION		
0		Used to access Group 4 instructions		
1	ADD	$R + S + C_n$		
2	SUBR	$\overline{R} + S + C_n$		
3	SUBS	$R + \overline{S} + C_n$		
4	INCS	$S + C_n$		
5	INCNS	$\overline{S} + C_n$		
6	INCR	$R + C_n$		
7	INCNR	$\overline{R} + C_n$		
8		Used to access Group 3 instructions		
9	XOR	R XOR S		
A	AND	R AND S		
В	OR	R OR S		
С	NAND	R NAND S		
D	NOR	R NOR S		
E	ANDNR	R AND S		
F		Used to access Group 5 instructions		
GROUP 2 INSTRUCTIONS				
INSTRUCTION BITS (17-14) HEX CODE	MNEMONIC	FUNCTION		
0	SRA	Arithmetic Right Single		
1	SRAD	Arithmetic Right Double		
2	SRL	Logical Right Single		
3	SRLD	Logical Right Double		
4	SLA	Arithmetic Left Single		
5	SLAD	Arithmetic Left Double		
6	SLC	Circular Left Single		
7	SLCD	Circular Left Double		
8	SRC	Circular Right Single		
9	SRCD	Circular Right Double		
Α	MQSRA	Pass (Y \leftarrow F) and Arithmetic Right MQ		
В	MQSRL	Pass ($Y \leftarrow F$) and Logical Right MQ		
C	MQSLL	Pass (Y ← F) and Logical Left MQ		
D	MQSLC	Pass ($Y \leftarrow F$) and Circular Left MQ		
E	LUADIVIQ	Pass (Y \leftarrow F) and Load MU (MU \leftarrow F)		

Table 2-6. 'AS888 Instruction Set

GROUP 3 INSTRUCTIONS			
INSTRUCTION BITS (17-10) HEX CODE	MNEMONIC	FUNCTION	
08	SET1	Set Bit	
18	SET0	Reset Bit	
28	TB1	Test Bit (ONE)	
38	TB0	Test Bit (ZERO)	
48	ABS	Absolute Value	
58	SMTC	Sign Magnitude/Two's Complement	
68	ADDI	Add Immediate	
78	SUBI	Subtract Immediate	
88	BADD	Byte Add R to S	
98	BSUBS	Byte Subtract S from R	
A8	BSUBR	Byte Subtract R from S	
B8	BINCS	Byte Increment S	
C8	BINCNS	Byte Increment Negative S	
D8	BXOR	Byte XOR R and S	
E8	BAND	Byte AND R and S	
- F8	BOR	Byte OR R and S	
	GROUP 4 INS	TRUCTIONS	
00		Reserved	
10	SEL	Select S/R	
20	SNORM	Single Length Normalize	
30	DNORM Double Length Normalize		
40	DIVRF	Divide Remainder Fix	
50	SDIVQF	Signed Divide Quotient Fix	
60	SMULI	Signed Multiply Iterate	
70	SMULT	Signed Multiply Terminate	
80	SDIVIN	Signed Divide Initialize	
90	SDIVIS	Signed Divide Start	
A0	SDIVI	Signed Divide Iterate	
BO	UDIVIS	Unsigned Divide Start	
CO	UDIVI	Unsigned Divide Iterate	
D0	UMULI	Unsigned Multiply Iterate	
EO	SDIVIT	Signed Divide Terminate	
F0	UDIVIT	Unsigned Divide Terminate	
	GROUP 5 INS	TRUCTIONS	
0F	CLR	Clear	
1F	CLR	Clear	
2F	CLR	Clear	
3F	CLR	Clear	
4F	CLR	Clear	
5F	CLR	Clear	
6F	CLR	Clear	
7F	BCDBIN	BCD to Binary	
8F	EX3BC	Excess-3 Byte Correction	
9F	EX3C	Excess-3 Word Correction	
AF	SDIVO	Signed Divide Overflow Test	
BF	CLR	Clear	
	CLR		
	BINEX3	Binary to Excess-3	
l - FF		No Uperation	

Table 2-6. 'AS888 Instruction Set (Continued)

SHIFT TYPE	NOTES
Left	Moves a bit one position towards the most significant bit
Right	Moves a bit one position towards the least significant bit
Arithmetic right	Retains the sign
Arithmetic left	May lose the sign bit if an overflow occurs. A zero is filled into the
	least significant bit unless the bit is set externally
Circular right	Fills the least significant bit in the most significant bit position
Circular left	Fills the most significant bit in the least significant bit position
Logical right	Fills a zero in the most significant bit position unless the bit is set externally
Logical left	Fills a zero in the least significant bit position unless the bit is set externally

Table 2-7. Shift Definitions

2.2.2 Other Arithmetic Instructions

The 'AS888 supports two immediate arithmetic operations. ADDI and SUBI (Group 3) add or subtract a constant between the values of 0 and 15 from an operand on the S bus. The constant value is specified in bits A3-A0.

Twelve Group 4 instructions support serial division and multiplication. Signed, unsigned and mixed multiplication are implemented using three instructions: SMULI, which performs a signed times unsigned iteration; SMULT, which provides negative weighting of the sign bit of a negative multiplier in signed multiplication; and UMULI, which performs an unsigned multiplication iteration. Algorithms using these instructions are given in section 2.3.2 and include: signed multiplication, which performs an 8N + 2 clock two's complement multiplication; unsigned multiplication, which produces an unsigned times unsigned product in 8N + 2 clocks; and mixed multiplication which multiplies a signed multiplicand by an unsigned multiplier to produce a signed result in 8N + 2 clocks, where N is the number of cascaded packages.

Instructions that support division include start, iterate and terminate instructions for unsigned division routines (UDIVIS, UDIVI and UDIVIT); initialize, start, iterate and terminate instructions for signed division (SDIVIN, SDIVIS, SDIVI and SDIVIT); and correction instructions for these routines (DIVRF and SDIVQF). A Group 5 instruction, SDIVO, is available for optional overflow testing. Algorithms for signed and unsigned division are given in section 2.3.1. These use a nonrestoring technique to divide a 16N-bit integer dividend by an 8-bit integer divisor to produce an 8N-bit integer quotient and remainder.

2.2.3 Data Conversion Instructions

Conversion of binary data to one's and two's complement can be implemented using the INCNR instruction (Group 1). SMTC (Group 3) permits conversion from two's complement representation to sign magnitude representation, or vice versa. Two's complement numbers can be converted to their positive value, using ABS (Group 3).

SNORM and DNORM (Group 4) provide for normalization of signed, single- and doubleprecision data. The operand is placed in the MQ register and shifted toward the most significant bit until the two most significant bits are of opposite value. Zeros are shifted into the least significant bit. SNORM allows the number of shifts to be counted and stored in one of the register files to provide the exponent.



Figure 2-4. 'AS888 Package Connections for Bit and Byte Instructions

2-12

Data stored in binary-coded decimal form can be converted to binary using BCDBIN (Group 5). A routine for this conversion, which accompanies the discussion of BCDBIN in section 2.5, allows the user to convert an N-digit BCD number to a 4N-bit binary number in 4N + 8 clock cycles.

BINEX3, EX3BC and EX3C assist binary to excess-3 conversion. Using BINEX3, an N-bit binary number can be converted to an N/4-digit excess-3 number in 2N + 3 clocks; N is the number of cascaded packages. For an algorithm, see the BINEX3 entry in section 2.5.

2.2.4 Bit and Byte Instructions

Four Group 3 instructions allow the user to test or set selected bits within a byte. SET1 and SET0 force selected bits of a selected byte (or bytes) to one and zero, respectively. TB1 and TB0 test selected bits of a selected byte (or bytes) for ones and zeros. The bits to be set or tested are specified by an 8-bit mask formed by the concatenation of register file address ports C3-C0 and A3-A0. The register file addressed by B3-B0 is used as the source and destination for the test bit instructions and as the destination operand for the set bit instructions. Bytes to be operated on are selected by forcing SIOO low.

Individual bytes of data can also be manipulated using eight Group 3 byte arithmetic/logic instructions. Bytes can be added, subtracted, incremented, ORed, ANDed and exclusive ORed. Like the bit instructions, bytes are selected by forcing SIOO low, but multiple bytes can be operated on only if they are adjacent to one another; at least one byte must be non-selected.

To implement bit and byte instructions, tri-state drivers must be connected to the slices, as shown in Figure 2.4.

2.2.5 Other Instructions

SEL (Group 4) selects one of the ALU's two operands, depending on the state of the SSF pin. This instruction could be used in sort routines to select the larger or smaller of two operands by performing a subtraction and sending the status result to SSF.

CLR (Group 5) forces the ALU output to zero and clears the internal BCD flip-flops used in excess-3 BCD operations. NOP forces the ALU output to zero, but does not affect the flip-flops.

2.3 Divison and Multiplication

2.3.1 Division

Ten 'AS888 instructions support binary division of signed or unsigned integers:

Instruction Code	Instruction
(17-10)	instruction
(nex)	
BO	Unsigned Divide Start (UDIVIS)
CO	Unsigned Divide Iterate (UDIVI)
FO	Unsigned Divide Terminate (UDIVIT)
80	Signed Divide Initialize (SDIVIN)
AF	Signed Divide Overflow Test (SDIVO)
90	Signed Divide Start (SDIVIS)
A0	Signed Divide Iterate (SDIVI)
EO	Signed Divide Terminate (SDIVIT)
40	Divide Remainder Fix (DIVRF)
50	Signed Divide Quotient Fix (SDIVQF)

These are designed for use with an efficient division algorithm known as nonrestoring division:

- 1. Subtract the divisor from the dividend.
- 2. If the result is positive, then
 - a. Set the quotient bit
 - b. Shift the result
 - c. Go to Step 1.
- 3. If the result is negative, then
 - a. Clear the quotient bit
 - b. Shift the result
 - c. Add the divisor to the dividend
 - d. Go to Step 2.

The iteration proceeds until the desired number of quotient bits is obtained. Whenever a result is negative, the dividend must be restored by the amount subtracted. Since another shift and subtract must be performed anyway, the restore, shift and subtract can be combined efficiently into a single shift and add operation. These are equivalent, since restore, shift and subtract are identical to add, multiply by two and subtract, which is identical to a single addition.

The division instructions preclude the need to test and branch in the microprogram; whether addition or subtraction is to be carried out is decided by an internal flag which indicates whether or not the previous operation gave a negative result.

Overflow will occur during division whenever the divisor is zero or greater than the dividend. Overflow detection is also built into the division instructions and does not require special test and branch or normalizing instructions in the microprogram.

The following algorithms for signed and unsigned division produce an 8N-bit integer quotient and remainder, given a 16N-bit integer dividend and an 8N-bit integer divisor, where N is the number of cascaded packages.

All algorithms begin with a LOADMQ instruction. This must be implemented even if the proper value is already in the MQ register. The LOADMQ instruction initializes internal flip-flops used by the multiplication and division routines.

2.3.1.1 Signed Division

LOADMQ LSHDIV	Load MQ register with the least significant half of the dividend.
SDIVIN DIVSOR, DIVMSH, REM	Shift dividend and store sign. R bus = Divisor
	S bus = Most significant half of dividend
SDIVO DIVSOR, REM	Optional test for overflow (may be omitted if OVR pin is ignored; WE must be high to avoid writing back to the register file if used). R bus = Divisor S bus = Result of SDIVIN
SDIVIS DIVSOR, REM, REM	Calculate difference between divisor and most significant half of the dividend to compute first quotient bit. R bus = Divisor S bus = Result of SDIVIN
REPEAT 8N – 2 TIMES:	
SDIVI DIVSOR, REM, REM	Calculate difference between divisor and most significant half of the dividend to compute subsequent quotient bits. R bus = Divisor S bus = Result of SDIVIS (or SDIVI)
(END REPEAT)	
SDIVIT DIVSOR, REM, REM	Generate last quotient bit. Test for remainder equal to zero. R bus = Divisor S bus = Result of SDIVI
DIVRF DIVSOR, REM, REM	Correct remainder if needed. R bus = Divisor S bus = Result of SDIVIT
SDIVQF DIVSOR, MQ	Correct quotient if needed. Test for overflow. R bus = Divisor S bus = MQ register

The remainder is correct at the end of the DIVRF instruction. The quotient is correct after the SDIVQF instruction.

The quotient is stored in the MQ register; the remainder is stored in REM. Inputs, outputs and number of cycles required for this algorithm are shown in Table 2.8.

OP CODE	MNEMONIC	CLOCK CYCLES	INPUT S PORT	INPUT R PORT	OUTPUT Y PORT
E4	LOADMO	1	Dividend (LS Half)	_	Dividend (LS Half)
80	SDIVIN	1	Dividend (MS Half)	Divisor	Remainder (N)
AF	SDIVO	1	Remainder (N)	Divisor	Test Result
90	SDIVIS	1	Remainder (N)	Divisor	Remainder (N)
A0	SDIVI	8N – 2*	Remainder (N)	Divisor	Remainder (N)
E0	SDIVIT	1	Remainder (N)	Divisor	Remainder (Unfixed)
40	DIVRF	1	Remainder (Unfixed)	Divisor	Remainder
50	SDIVQF	1	MQ Register	Divisor	Quotient

Table 2-8. Signed Division Algorithm

* N = Number of cascaded packages.

2.3.1.2 Unsigned Division

LOADMQ LSHDIV	Load MQ with least significant half of dividend.
UDIVIS DIVSOR, MSHDIV, REM	Begin iterate procedure; test for quotient overflow and division by zero. R bus = Divisor S bus = Most significant half of dividend.
REPEAT 8N – 1 TIMES:	
UDIVI DIVSOR, REM, REM	Generates one quotient bit through iterative subtract/shift or add/shift operations of the divisor and dividend. R bus = Divisor S bus = Result of UDIVIS (or UDIVI)
(END REPEAT)	
UDIVIT DIVSOR, REM, REM	Generate last quotient bit. R bus = Divisor S bus = Result of UDIVI
DIVRF DIVSOR, REM, REM	Correct the remainder. R bus = Divisor S bus = Result of UDIVIT

The remainder is correct following the DIVRF instruction. The quotient is stored in the MQ register at the completion of the routine and does not require correction.

Inputs, outputs and number of cycles required for this algorithm are shown in Table 2.9.

OP CODE	MNEMONIC	CLOCK CYCLES	INPUT S PORT	INPUT R PORT	OUTPUT Y PORT
E4	LOADMQ	1	Dividend (LS Half)	_	Dividend (LS Half)
В0	UDIVIS	1	Dividend (MS Half)	Divisor	Remainder (N)
CO	UDIVI	8N – 1*	Remainder (N)	Divisor	Remainder (N)
F0	UDIVIT	1	Remainder (N)	Divisor	Remainder (Unfixed)
40	DIVRF	1	Remainder (Unfixed)	Divisor	Remainder

Table 2-9. Unsigned Division Algorithm

* N = Number of cascaded packages.

2.3.2 Multiplication

The ALU performs three types of N by N multiplication by repeated addition: signed times signed, unsigned times unsigned, and mixed (signed times unsigned). Each produces a 2N-bit result, where N is the number of cascaded 'AS888 packages.

All three types of multiplication proceed by the following recursion:

 $P(J+1) = 2[P(J) + Multiplicand \times M(8N-J)]$

where

 $\begin{array}{l} \mathsf{P}(\mathsf{J}+\mathsf{1}) = \mathsf{partial} \ \mathsf{product} \ \mathsf{at} \ \mathsf{iteration} \ \mathsf{number} \ \mathsf{J}+\mathsf{1}; \\ \mathsf{J} = \mathsf{0} \ \mathsf{to} \ \mathsf{8N} \ - \ \mathsf{1}, \ \mathsf{depending} \ \mathsf{on} \ \mathsf{iteration} \ \mathsf{number}. \\ (\mathsf{N} = 2 \ \mathsf{for} \ \mathsf{a} \ \mathsf{16} \ \mathsf{by} \ \mathsf{16} \ \mathsf{multiplication}); \\ \mathsf{2} = \mathsf{some} \ \mathsf{type} \ \mathsf{of} \ \mathsf{shift} \ (\mathsf{unique} \ \mathsf{to} \ \mathsf{multiplication} \ \mathsf{instructions}); \\ \mathsf{P}(\mathsf{J}) = \mathsf{partial} \ \mathsf{product} \ \mathsf{at} \ \mathsf{iteration} \ \mathsf{number} \ \mathsf{J}; \\ \mathsf{M}(\mathsf{8N}-\mathsf{J}) = \mathsf{mode} \ \mathsf{bit}, \ \mathsf{depending} \ \mathsf{on} \ \mathsf{multiplication} \ \mathsf{type}; \\ \mathsf{N} = \mathsf{number} \ \mathsf{of} \ '\mathsf{AS888} \ \mathsf{packages} \ \mathsf{that} \ \mathsf{are} \ \mathsf{cascaded}. \end{array}$

Multiplication instructions are listed below, followed by algorithms for signed, unsigned and mixed multiplication.

Instruction Code (I7-I0) (hex)	Instruction
60	Signed Multiply Iterate (SMULI)
70	Signed Multiply Terminate (SMULT)
DO	Unsigned Multiply Iterate (UMULI)

2.3.2.1 Signed Multiplication

Signed multiplication performs an 8N+2 clock, two's complement multiplication.

XOR ACC, ACC, ACC	Zero register to be used for accumulator
LOADMQ MUL	Load MQ with multiplier
REPEAT 8N-1 TIMES:	
SMULI, MULT, ACC, ACC	Perform a signed times signed iteration. R bus = Multiplicand S bus = Accumulator
(END REPEAT)	
SMULT MULT, ACC, ACC	Perform a signed times signed iteration. R bus = Multiplicand S bus = Accumulator

The accumulator now contains the 8N most significant bits of the product, and the MQ the 8N least significant bits.

2.3.2.2 Unsigned Multiplication

Unsigned multiplication produces an unsigned times unsigned product in 8N + 2 clocks.

XOR ACC, ACC, ACC	Zero the register to be used for accumulator.
LOADMQ MUL	Load MQ register with multiplier.
REPEAT 8N TIMES:	
UMULI MULT, ACC, ACC	Perform an unsigned multiplication iteration.
	R bus = Multiplicand
	S bus = Accumulator

(END REPEAT)

The accumulator now contains the 8N most significant bits of the product. The MQ register contains the 8N least significant bits.

2.3.2.3 Mixed Multiplication

Mixed multiplication computes a signed multiplicand times an unsigned multiplier, producing a signed result in 8N + 2 clocks.

XOR ACC, ACC, ACC	Zero the register to be used for accumulator.
LOADMQ MUL	Load MQ with unsigned multiplier.
REPEAT 8N TIMES:	
SMULI MULT, ACC, ACC	Perform a signed times signed iteration. R bus = Multiplicand S bus = Accumulator

(END REPEAT)

The accumulator now contains the 8N most significant bits of the product. The MQ register contains the 8N least significant bits.

2.4 Decimal Arithmetic and Data Conversion

Excess-3 is a binary decimal code in which each digit (0-9) is represented by adding three to its NBCD (natural binary coded decimal) representation, as shown in Table 2.10. Excess-3 code has the useful property that it allows decimal arithmetic to be carried out in binary hardware. Carries from one digit to another during addition in BCD occur when the sum of the two digits plus the carry-in is greater than or equal to ten. If both numbers are excess-3, the sum will be excess-6, which will produce the proper carries. Therefore, every addition or subtraction operation may use the binary adder.

DECIMAL	NBCD	EXCESS-3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

Table 2-10. Excess-3 Representation

2.4.1 Excess-6 to Excess-3

To convert the result from excess-6 to excess-3, one must consider two cases resulting from a BCD digit add: one where a carry-out is produced, and one where a carry-out is not produced. If a carry-out is not produced, three must be subtracted from the resulting digit. If a carry is produced, the digit is correct as a BCD number. For example, if BCD 5 is added to BCD 6, the excess-3 result would be 8 + 9 = 1 (with a carry). A carry rolls the number through the illegal BCD representations into a correct BCD representation. A binary 3 must be added to digit positions that produce a carry-out to correct the result to an excess-3 representation.

Every addition and subtraction instruction stores the carry generated from each 4-bit digit location for use by the excess-3 correction functions. These correction instructions (EX3BC for byte corrections and EX3C for word corrections) must be executed in the clock cycle immediately after the addition or subtraction operation.

Signed numbers may be represented in ten's complement form by complementing the excess-3 number. An example is given with the BINEX3 instruction in section 2.5. Complements of excess-3 numbers may be generated by subtracting the excess-3 number from an excess-3 zero followed by an excess-3 correct (EX3C).

2.4.2 Binary to Excess-3

Binary numbers can be converted to excess-3 representation using the BINEX3 instruction. An algorithm for this conversion accompanies the discussion of BINEX3 in section 2.5.

2.4.3 BCD to Binary

Binary decimal code can be coverted to binary using BCDBIN. For an algorithm, see BCDBIN in section 2.5.

2.4.4 Excess-3 to USASCII

Input/output devices or files represent numbers differently than high-speed central processing units. I/O devices handle all alphanumeric data similarly. CPUs handle more numeric data than alphabetic data and store numeric data in packed form to minimize calculation throughput and reduce memory requirements.

To represent the amount 1096, the I/O device would handle the four USASCII characters ('11'', ''0'', ''9'' and ''6'') separately, requiring four bytes of storage. In packed BCD, the number could be stored in two bytes of data as 1096 (0001 0000, 1001 0110). The 'AS888 can be programmed to perform data format conversions such as excess-3 BCD to USASCII.

An algorithm to convert a packed word of excess-3 BCD to two unpacked words of USASCII code is given below.

ALGORITHM:

Μ	ain 1	READ NUM	Read packed excess-3 number (1096) into NUM.
Μ	ain 2	XOR OFFSET, OFFSET, OFFSET	Clear register to hold offset constant 2D2D (Hex) to convert excess-3 numbers to USASCII.
Μ	ain 3	SET1 OFFSET, Mask(2D), OFFSET MSH, LSH	Store 2D (Hex) in both bytes of offset.
Μ	ain 4	MOVE NUM, TEMP1, JSR UNPACK	Copy NUM into TEMP1 to set up subroutine parameters; call Unpack procedure.
Μ	ain 5	MOVE TEMP1, TEMP2	Store TEMP1 in TEMP2.
Μ	ain 6	ADD NUM, NUM, NUM, SLC	Rotate NUM two places.
Μ	ain 7	ADD NUM, NUM, NUM, SLC	Rotate NUM two places.
Μ	ain 8	ADD NUM, NUM, NUM, SLC	Rotate NUM two places.
М	ain 9	ADD NUM, NUM, NUM(0), SLC, JSR (UNPACK)	Rotate NUM two places; call Unpack procedure.
М	ain 10	STORE TEMP2	Store two USASCII characters in TEMP2.
М	ain 11	STORE TEMP1	Store two USASCII characters in TEMP1.
U	npack 1	SETO, TEMP1, Mask(FF), MSH	Clear upper byte of TEMP1, leaving OC09 (Hex).
U	npack 2	ADD TEMP1, TEMP1, TEMP3, SLC	Rotate TEMP1 two places; Store result in TEMP3.
U	npack 3	ADD TEMP3, TEMP3, TEMP3, SLC	Rotate TEMP3 two places.
U	npack 4	OR TEMP1, TEMP3, TEMP1	OR TEMP1 and TEMP2; Store result (OCD9 Hex) in TEMP1.
U	npack 5	SETO TEMP1, Mask(F0), LSH, MSH	Clear most significant four bits in each byte leaving 0C09 (Hex).
U	npack 6	ADD TEMP1, OFFSET, TEMP1, RTS	Add 2D2D (Hex) to TEMP1 to produce 3936 (Hex), the USASCII representation of 96. Return to Main 5.

2.5 Instruction Set

The 'AS888's instruction set is presented in alphabetical order on the following pages. The discussion of each instruction includes a functional description, list of possible operands, data flow schematic and notes on status and control bits affected by the instruction. Microcoded examples or algorithms are also shown.

Mnemonics and op codes are given at the top of each page. An asterisk (*) in the left side of an op code box means that an op code can be selected from the Group 2 instructions on page 2-9; an asterisk in the right side indicates a Group 1 instruction.

FUNCTION

Computes the absolute value of two's complement data on the S bus.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Available S Bus Source Operands

ļ	RF (B3-B0)	DB Port	MQ Register		
	•	•	•		

Available Destination Operands

Shift Operations

RF (C3-C0)	RF (B3-B0)	Y Port	ALU	MQ
•		• *	None	Non

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Carries result of sign bit test from MSP.
SIO0 SIO7 QIO0 QIO7	No No No	Inactive Inactive Inactive Inactive
C _n	Yes	Should be programmed high for proper conversion.

Status Signals

ZERO = 1 if result = 0

N = 1 if MSB (input) = 1

OVR = 1 if input of most-significant package is 80_{16} and inputs in all other packages are 00_{16} .

 $C_{n+8} = 1 \text{ if } S = 0$

DESCRIPTION

Two's complement data on the S bus is converted to its absolute value. The carry must be set by the user for proper conversion. ABS causes \overline{S} + C_n to be computed; the state of the sign bit determines whether S or \overline{S} + C_n will be selected as the result. SSF is used to transmit the sign of S to each slice.

EXAMPLES (assume a 24-bit cascaded system)

Convert the two's complement number in register 1 to its positive value and store the result in register 4.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	[WE	Destinatio Select SELY	n OEY	Carry-in C _n
0100 1000	XXXX	0001	X 00	0100	0	0	1	1

Example 1: Assume register file 1 holds F6D84016.



Example 2: Assume register file 1 holds 0927C0₁₆.


Adds data on the R and S buses to the carry-in.

DATA FLOW



DESCRIPTION

Data on the R and S buses is added with carry. The sum appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (17-14) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ
•	•

Control/Data Signals

Signal	User Programmable	Use
SSF <u>SIO0</u> <u>SIO7</u> <u>QIO0</u> <u>QIO7</u>	No No No No	Affect shift instructions programmed in bits I7-I4 of instruction field.
Cn	Yes	Increments sum if set to one.

Status Signals†

ZERO	=	1 if result = 0
Ν	-	1 if MSB = 1
OVR	=	1 if signed arithmetic overflow
C_{n+8}	=	1 if carry-out = 1

 $^{+}$ C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

Add data in register 1 to data on the DB bus with carry-in and pass the result to the MQ register.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	I WE	Destinatio Select SELY	n OEY	Carry-in C _n
1110 0001	0001	XXXX	0 10	XXXX	1	х	1	0

Assume register file 1 holds $08C618_{16}$ and DB bus holds 007530_{16} .



Adds four-bit immediate data on A3-A0 with carry to S-bus data.

DATA FLOW



DESCRIPTION

Immediate data in the range 0 to 15, supplied by the user on A3-A0, is added with carry to S.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
	•		

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ	
None	None	

Control/Data Signals

Signal	User Programmable	Use
SSF SIO0 SIO7 QIO0 QIO7 C _n	No No No No Yes	Inactive Inactive Inactive Inactive Inactive Increments sum if set to one.

Status Signals

ZERO	=	if result $= 0$
N	-	1 if MSB = 1
OVR	=	1 if signed arithmetic overflow
C_{n+8}		1 if carry-out = 1



68

EXAMPLE (assumes a 24-bit cascaded system)

Add the value 12 to data on the DB bus with carry-in and store the result to register file 1.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	C WE	Destinatio Select SELY	n OEY	Carry-in C _n
0110 1000	1100	xxxx	X 10	0001	0	0	1	0

Assume bits A3-A0 hold C_{16} and DB bus holds 000100₁₆.



Evaluates the logical expression R AND S.

DATA FLOW



DESCRIPTION

Data on the R bus is ANDed with data on the S bus. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (17-14) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0) RF (B3-B0) Y Port

Shift Operations

ALU	MQ
•	•

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Affect shift instructions programmed
SIO0 SIO7 QIO0 QIO7	No No No No	In bits 17-14 of instruction field.
Cn	No	Inactive

Status Signals†

ZERO	=	1 if result = 0	
Ν	=	1 if MSB = 1	
OVR	_	0	
Cn+8	=	0	

 $^{+}$ C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

Logically AND the contents of register 3 and register 5 and store the result in register 5.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Opera Sele EA EB	and ect 1-EB0	Destination Address C3-C0	D WE	estinatio Select SELY	n OEY	Carry-in C _n
1111 1010	0011	0101	0	00	0101	0	0	1	х

Assume register file 3 holds F6D840₁₆ and register file 5 holds F6D842₁₆.



Computes the logical expression S AND NOT R.

DATA FLOW



DESCRIPTION

The logical expression S AND NOT R is computed. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (I7-I4) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ
•	•

Control/Data Signals

Signal	User Programmable	Use
SSF <u>SIO0</u> <u>SIO7</u> <u>QIO0</u> <u>QIO7</u>	No No No No	Affect shift instructions programmed in bits I7-I4 of instruction field.
Cn	No	Inactive

Status Signals†

ZERO	=	1 if result = 0
N	_	1 if MSB = 1
OVR	=	0
C_{n+8}	=	0

 $^{+}$ C_{n +8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



Invert the contents of register 3, logically AND the result with data in register 5 and store the result in register 10.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	T WE	Destinatio Select SELY	on OEY	Carry-in C _n
1111 1110	0011	0101	0 00	0101	0	0	1	х

Assume register file 3 holds F6D840₁₆ and register file 5 holds F6D842₁₆.



Adds S with carry-in to a selected slice or selected adjacent slices of R.

DATA FLOW



Available R Bus Source Operands

			A3-A0
DE (A2 A0)	A3-A0	DA Port	: : C2 C0 Maak
NF (A3-AU)	Innneulate	DA POIL	C3-CU Wask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF	(C3-C0)	RF (B3-B0)	Y Port
	•		•

Shift Operations

ALU	MQ
None	None

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Passes overflow from most- significant selected byte
<u>SIO0</u> SIO7	Yes No	Byte select Senses most-significant selected byte
<u>QIO0</u> QIO7	No No	Inactive Inactive
Cn	Yes	Propagates through non-selected packages; increments selected byte(s) if programmed high.

Status Signals

ZERO	=	1 if result (selected bytes) $= 0$
N	=	1 if MSB of most-significant selected byte = 1
OVR	=	1 if signed arithmetic overflow (selected bytes)
C _{n+8}	=	1 if carry-out (most-significant selected byte) = 1

DESCRIPTION

Slices with $\overline{SIO0}$ programmed low compute R + S + C_n. Slices with $\overline{SIO0}$ programmed high or floating pass S unaltered. Multiple slices can be selected only if they are adjacent to one another. At least one slice must be nonselected.

Add bytes 1 and 2 of register 3 with carry to bytes 0, 1 and 2 of register 1; store the result in register 11.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Op S EA	erand elect EB1-EB0	Byte Select SIO0	Destination Address C3-C0	E WE	Destinatio Select SELY	n OEY	Carry-in C _n
0100 1000	0011	0001	0	00	001	1011	0	0	1	1

Assume register file 3 holds 018181₁₆ and register file 1 holds 8FBE3E₁₆.

	Most Significant Package Byte 2 (selected)	Next Most Significant Package Byte 1 (selected)	Least Significant Package Byte 0 (not selected)	
Source	0000 0001	1000 0001	1000 0001	R _n ← RF(1) _n
Source	1000 1111	1011 1110	0011 1110	S _n ← RF(1) _n
ALU	1001 0001	0100 0000	1011 1111	$F_n \leftarrow R_n + S_n + C_n$
Destination	1001 0001	0011 1111	0011 1110	RF(11) _n ← F _n or S _n †

 \uparrow F = ALU result

n = nth package

Register file 11 gets F if byte selected, S if byte not selected.

Evaluates the logical AND of selected slices of R-bus and S-bus data.

DATA FLOW



Available R Bus Source Operands

-			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

	RF (B3-B0)	DB Port	MQ Register	
i	•	•	•	

Available Destination Operands

Shift Operations

ALU	MQ		
None	None		

Control/Data Signals

•

	User	
Signal	Programmable	Use
SSF	No	Forced low
SIO0	Yes	Byte select
SI07	No	Senses most-significant selected
		byte
0100	No	Inactive
Q107	No	Inactive
Cn	No	Inactive

٠

Status Signals

ZERO	=	1 if result (selected bytes) $= 0$
Ν	=	0
OVR	=	0

 $\begin{vmatrix} \mathbf{C}_{n+8} &= \mathbf{0} \end{vmatrix}$

DESCRIPTION

Slices with $\overline{SIO0}$ programmed low compute R AND S. Slices with $\overline{SIO0}$ programmed high or floating pass S unaltered. Multiple slices can be selected only if they are adjacent to one another. At least one slice must be nonselected.

Logically AND bytes 1 and 2 of register 3 with bytes 0, 1 and 2 on the DB bus; store the result in register 3.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Byte Select SIO0	Destination Address C3-C0	(WE	Destination Select SELY	n OEY	Carry-in C _n
1110 1000	0011	xxxx	0 10	001	0011	0	0	1	х

Assume register file 3 holds ${\rm 8FBEBE}_{\rm 16}$ and the DB bus holds ${\rm 90BFBF}_{\rm 16}.$

	Most Significant Package Byte 2 (selected)	Next Most Significant Package Byte 1 (selected)	Least Significant Package Byte 0 (not selected)	
Source	1000 1111	1011 1110	1011 1110	R _n ← RF(3) _n
Source	1001 0000	1011 1111	1011 1111	S _n ← DB _n
Destination	1000 0000	1011 1110	1011 1111	$RF(3)_{n} \leftarrow F_{n} \text{ or } S_{n}^{\dagger}$

† F = ALU result

n = nth package

Register file 3 gets F if byte selected, S if byte not selected.

Converts a BCD number to binary.

DESCRIPTION

This instruction allows the user to convert an N-digit BCD number to a 4N-bit binary number in 4(N-1) + 8 clocks. The instruction sums the R and S buses with carry.

An arithmetic left shift is performed on the ALU result. The contents of the ALU are shifted one bit to the left. A zero is filled into bit 0 of the least significant package unless \overline{SIOO} is set to zero; this will force bit 0 to one. Bit 7 is passed through $\overline{SIO7}$ - $\overline{SIO0}$ to bit 0 of the next-most-significant package. Bit 7 of the most-significant package is dropped.

Simultaneously, the contents of the MQ register are rotated one bit to the left. Bit 7 of the least-significant package is passed through $\overline{QIO7}$ - $\overline{QIO0}$ to bit 0 of the next-most-significant package. Bit 7 of the most-significant package is passed through $\overline{SIO7}$ - $\overline{SIO0}$ to bit 0 of the least-significant package.

Recommended R Bus Source Operands

	,		A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•			

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Registe
•	•	

Recommended Destination

 Operands
 Shift Operations

 RF (C3-C0)
 RF (B3-B0)
 Y Port
 ALU
 MQ

 •
 Left
 Left
 Left

Control/Data Signals

Signal	User	
SSF	No	Inactive
<u>SIO0</u> SIO7	Yes No	Link cascaded ALU shifters. SIO0 fills a zero in LSB of ALU shifter if high or floating; sets MSB to one if low.
<u>QIO0</u> QIO7	No No	Link ca <u>scad</u> ed MQ shifters. Output of MSP's QIO7 is MSB of MQ shifter (inverted).
Cn	Yes	Should be programmed low for proper conversion.

Status Signals

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	=	1 if signed arithmetic overflow
C _{n+8}	=	1 if carry-out = 1

DATA FLOW

SERIAL DATA IN



7 F

t

¥

The following code converts an N-digit BCD number to a 4N-bit binary number in 4(N-1) + 8 clocks. It employs the standard conversion formula for a BCD number (shown here for 32 bits):

 $ABCD = [(A \times 10 + B) \times 10 + C] \times 10 + D.$

The conversion begins with the most-significant BCD digit. Addition is performed in radix 2.

LOADMQ NUM	Load MQ with BCD number.
SUBR ACC, ACC, ACC, MQSLC	Clear accumulator; Circular left shift MQ.
SUB MSK, MSK, MSK, MQSLC	Clear mask register; Circular left shift MQ.
MQSLC	Circular left shift MQ.
MQSLC	Circular left shift MQ.
ADDI ACC, MSK, 15 ₁₀	Store 15 ₁₀ in mask register.
Repeat N – 1 times: (N = number of BCD digits)	
AND MQ, MSK, R1, MQSLC	Extract one digit; Circular left shift MQ.
ADD, ACC, R1, R1, MQSLC	Add extracted digit to accumulator, and store result in R1; Circular left shift MQ.
BCDBIN R1, R1, ACC	Perform BCDBIN instruction, and store result in accumulator [4 \times (ACC $+$ digit)]; Circular left shift MQ.
BCDBIN ACC, R1, ACC	Perform BCDBIN instruction, and store result in accumulator [10 \times (ACC $+$ digit)]; Circular left shift MQ.
(END REPEAT)	
AND MQ, MSK, R1	Fetch last digit.
ADD ACC, R1, ACC	Add in last digit and store result in accumulator.

MQ

None

FUNCTION

Computes \overline{S} + C_n for selected slices of S.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register

Available Destination Operands

Shift Operations ALU

None

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Passes overflow from most- significant selected byte
SIO0 SIO7 QIO0 QIO7	Yes No No No	Byte select Inactive Inactive Inactive
Cn	Yes	Propagates through non-selected packages; increments selected byte(s) if programmed high.

Status Signals

ZERO	=	1 if result (selected bytes) $= 0$
N	=	1 if MSB of most-significant selected by

te = 1 OVR = 1 if signed arithmetic overflow (selected byte) = 1 $C_{n+8} = 1$ if carry-out (most-significant selected byte) = 1

DESCRIPTION

 $\begin{array}{l} Slices \ with \ \overline{SIO0} \ programmed \ low \ compute \ \overline{S} \ + \ C_n. \ Slices \\ with \ \overline{SIO0} \ programmed \ high \ or \ floating \ pass \ S \ unaltered. \end{array}$ Multiple slices can be selected only if they are adjacent to one another. At least one slice must be non-selected.

Invert bytes 0 and 1 of register 3 and add them to the carry. Store the result in register 3 (byte 2 is not changed).

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Byte Select SIO0	Destination Address C3-C0	[WE	Destinatio Select SELY	on OEY	Carry-in C _n
1100 1000	XXXX	0011	X 00	100	0011	0	0	1	1

Example 1: Assume register file 3 holds 018181₁₆.



† F = ALU result

n = nth package

Register file 3 gets F if byte selected, S if byte not selected.

Increments selected slices of S if the carry is set.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

Shift Operations

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

ALU	MQ
None	None

1

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Passes overflow from most- significant selected byte
<u>SIO0</u> SIO7	Yes No	Byte select Senses most-significant selected byte
0100	No	Inactive
<u>QI07</u>	No	Inactive
Cn	Yes	Propagates through non-selected packages; increments selected byte(s) if programmed high.

Status Signals

ZERO	=	1 if result (selected bytes) $= 0$
Ν	=	1 if MSB of most-significant selected byte = 1
OVR	=	1 if signed arithmetic overflow (selected bytes)
Cn+8	=	1 if carry-out (most-significant selected byte) =

DESCRIPTION

Slices with $\overline{SIO0}$ programmed low compute S + C_n. Slices with $\overline{SIO0}$ programmed high or floating pass S unaltered. Multiple slices can be selected only if they are adjacent to one another. At least one slice must be non-selected.

B 8

Add bytes 1 and 2 of register 7 to the carry; store the result in register 2 (byte 0 is not changed).

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Byte Select SIO0	Destination Address C3-C0	I WE	Destinatio Select SELY	n OEY	Carry-in C _n
1011 1000	XXXX	0111	X 00	001	0010	0	0	1	1

Assume register file 3 holds 8FBEBE₁₆.



 \dagger F = ALU result

n = nth package

Register file (3) gets F if byte selected, S if byte not selected.

Converts a binary number to excess-3 representation.

DESCRIPTION

This instruction allows the user to convert an N-bit binary number to N/4 bit excess-3 number representation in 2N + 3 clocks. The data on the R and S buses are added to the carry-in, which contains bit 7 of the most-significant package's MQ register.

The contents of the MQ register are rotated one bit to the left. Bit 7 of the least-significant package is passed through $\overline{\Omega | 07}$ - $\overline{\Omega | 00}$ to bit 0 of the next-most-significant package. Bit 7 of the most-significant package is passed through SIO7-SIO0 to bit 0 of the least-significant package.

If this instruction is used with carry look-ahead, data on the R and S buses should be the same, as in the accompanying algorithm. Otherwise, incorrect carry lookahead will be generated.

Recommended R Bus Source Operands

			A3-/	40
	A3-A0		:	:
RF (A3-A0)	Immediate	DA Port	C3-C0	Mask
•				

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	

Recommended Destination Onerande

Operands			Shift Operat	ions
RF (C3-C0) RF (B3-B0)		- (C3-C0) RF (B3-B0) Y Port	ALU	MQ
•			None	Left

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Inactive
<u>SIO0</u> SIO7	No No	Link cascaded ALU shifters. Ouput value of MSP's SIO7 is MSB of MQ shifter (inverted).
<u>0100</u> 0107	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is MSB of MQ shifter (inverted).
Cn	No	Holds MSB of MQ register.

Status Signals

ZERO	=	1	if result = 0

= 1 if MSB = 1 N

OVR = 1 if signed arithmetic overflow $C_{n+8} = 1$ if carry-out = 1



DATA FLOW

DF

The following code converts an N-bit binary number to an N/4 digit excess-3 number in 2N + 3 clocks. It employs the standard conversion formula for a binary number:

 $a_n 2^n \ + \ a_{n-1} 2^{n-1} \ + \ a_{n-2} 2^{n-2} \ + \ ... \ + \ a_0 \ = \ \{[(2a_n \ + \ a_{n-1}) \ \times \ 2 \ + \ a_{n-2}] \ \times \ 2 \ + \ ... \ + \ a_0\} \ \times \ 2 \ + \ a^o.$

Perform excess-3 correction.

The conversion begins with the most-significant binary bit. Addition during the BINEX3 instruction is performed in radix 10 (excess-3).

LOADMQ NUM	Load MQ with binary number.
SUB ACC, ACC, ACC	Clear accumulator;
SET1 ACC, 33 ₁₆	Store 33 ₁₆ in all bytes of accumulator.
Repeat N times:	

(N = number of bits in binary number)

Double accumulator and add in most-significant bit of MQ register. Circular left shift MQ.

EX3C ACC, ACC

BINEX3 ACC, ACC, ACC

(END REPEAT)

Evaluates R OR S of selected slices of a cascaded system.

DATA FLOW



Available R Bus Source Operands

			A3-A	0
	A3-A0		: :	
RF (A3-A0)	Immediate	DA Port	C3-C0 N	lask
•		•		

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0) RF (B3-B0) Y Port ٠ •

Shift Operations				
ALU	MQ			
None	None			

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Forced low
SIO0	Yes	Byte select
SI07	No	Senses most-significant selected
		byte
0100	No	Inactive
<u>QI07</u>	No	Inactive
Cn	No	Inactive

Status Signals

ZERO =	1	if result	(selected	bytes	0 = 0	
--------	---	-----------	-----------	-------	-------	--

N = 1 if MSB of most-significant selected byte = 1 OVR = 1 if signed arithmetic overflow (selected bytes)

 $C_{n+8} = 1$ if carry-out (most-significant selected byte) = 1

DESCRIPTION

Slices with SIO0 programmed low evaluate R OR S. Slices with SIO0 programmed high or floating pass S unaltered. Multiple slices can be selected only if they are adjacent to one another. At least one slice must be non-selected.



Logically OR bytes 1 and 2 of register 12 with bytes 1 and 2 on the DB bus. Concatenate the result with DB byte 0 and store in register 12.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Byte Select SIO0	Destination Address C3-C0	(WE	Destinatio Select SELY	n OEY	Carry-in C _n
1111 1000	1100	хххх	0 10	001	1100	0	0	1	х

Assume register file 3 holds $8FBEBE_{16}$ and the DB bus holds $90BEBE_{16}$.



† F = ALU result

n = nth package

Register file 3 gets F if byte selected, S if byte not selected.

Subtracts R from S in selected slices of a cascaded system.

DATA FLOW



DESCRIPTION

Slices with $\overline{SIO0}$ programmed low compute $\overline{R} + S + C_n$. Slices with $\overline{SIO0}$ programmed high or floating pass S unaltered. Multiple slices can be selected only if they are adjacent to one another. At least one slice must be non-selected.

Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

Shift Operations

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

ALU	MQ
None	None

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Passes overflow from most- significant selected byte
SI00 SI07	Yes No	Byte select Senses most-significant selected byte
<u>0100</u> 0107	No No	Inactive Inactive
Cn	Yes	Propagates through non-selected packages; increments selected bytes(s) if programmed high.

Status Signals

ZERO = 1 if result (selected bytes) = 0

N = 1 if MSB of most-significant selected byte = 1

OVR = 1 if signed arithmetic overflow (selected bytes) $C_{n+8} = 1$ if carry-out (most-significant selected byte) = 1

2-46

8

Subtract bytes 1 and 2 of register 1 with carry from bytes 1 and 2 of register 3. Concatenate the result with byte 0 of register 3, and store the result in register 11.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Byte Select SIO0	Destination Address C3-C0	I WE	Destinatio Select SELY	n OEY	Carry-in C _n
1010 1000	0001	0011	0 00	001	1011	0	0	1	1

Assume register file 1 holds 1B5858₁₆ and register file 3 holds 3A9898₁₆.



 \dagger F = ALU result

n = nth package

Register file 11 gets F if byte selected, S if byte not selected.

Subtracts S from R in selected slices of a cascaded system.

DATA FLOW



DESCRIPTION

Slices with $\overline{SIO0}$ programmed low compute R + \overline{S} + C_n. Slices with $\overline{SIO0}$ programmed high or floating pass S unaltered. Multiple slices can be selected only if they are adjacent to one another. At least one slice must be nonselected.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•		•

Available Destination Operands

Shift Operations

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

ALU	MQ
None	None

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Passes overflow from most- significant selected byte
<u>SIO0</u> SIO7	Yes No	Byte select Senses most-significant selected
<u>0100</u> 0107	No No	Inactive Inactive
Cn	Yes	Propagates through non-selected packages; increments selected byte(s) if programmed high.

Status Signals

 $\begin{array}{rcl} \mbox{ZERO} &=& 1 \mbox{ if result (selected bytes)} = 0 \\ \mbox{N} &=& 1 \mbox{ if MSB of most-significant selected byte} = 1 \\ \mbox{OVR} &=& 1 \mbox{ if signed arithmetic overflow (selected bytes)} \\ \mbox{C}_{n+8} &=& 1 \mbox{ if carry-out (most-significant selected byte)} = 1 \end{array}$

9 8

Subtract bytes 1 and 2 of register 3 with carry from bytes 1 and 2 of register 1. Concatenate the result with byte 0 of register 3 in register 11.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0		perand Select EB1-EB0	Byte Select SIO0	Destination Address C3-C0	T WE	Destinatio Select SELY	n OEY	Carry-in C _n
1010 1000	0001	0011	0	00	001	1011	0	0	1	1

Assume register file 1 holds 88B8B8₁₆ and register file 3 holds 3A9898₁₆.



 \dagger F = ALU result

n = nth package

Register file 11 gets F if byte selected, S if byte not selected.

Evaluates R exclusive OR S in selected slices of a cascaded system.

DATA FLOW



Available R Bus Source Operands

	A3-A0		A3-A0
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
٠	•	•

Available Destination Operands

Shift Operations

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

ALU	MQ
None	None

Control/Data Signals

Signal	User Programmable	Use
SSF SIO0	No	Forced low Byte select
<u>SI00</u> SI07	No	Senses most-significant selected
<u>QIO0</u> QIO7 C _n	No No No	byte Inactive Inactive Inactive

Status Signals

ZERO = 1	if result	(selected	bytes)	=	0
----------	-----------	-----------	--------	---	---

N = 1 if MSB of most-significant selected byte = 1

 $\begin{array}{rcl} OVR & = & 0 \\ C_{n+8} & = & 0 \end{array}$

DESCRIPTION

Slices with SIO0 programmed low evaluate R exclusive OR S. Slices with SIO0 programmed high or floating pass S unaltered. Multiple slices can be selected only if they are adjacent to one another. At least one slice must be nonselected.



Exclusive OR bytes 1 and 2 of register 6 with bytes 1 and 2 on the DB bus; concatenate the result with DB byte 0 and store the result in register 10.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Byte Select SIO0	Destination Address C3-C0	I WE	Destinatio Select SELY	n OEY	Carry-in C _n
1101 1000	0110	xxxx	0 10	001	1010	0	0	1	x

Assume register file 3 holds 8FBEBE₁₆ and the DB bus holds 90BEBE₁₆.



† F = ALU result

٨

n = nth package

Register file 3 gets F if byte selected, S if byte not selected.

Forces ALU output to zero and clears the BCD flip-flops.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Available S Bus Source Operands

RF (B3-B0)	DB /Port	MQ Register

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ
None	None

Status Signals

ZERO	=	1						
N	=	0						
OVR	=	0						
C _{n+8}	=	0						

DESCRIPTION

ALU output is forced to zero and the BCD flip-flops are cleared.

† This instruction may also be coded with the following opcodes:

1	F	, 2 F	, 3	F],[4 F	, 5 F	l,L	6 F	, В	F	, <u> </u> C	F	, E	F
---	---	-------	-----	------	-----	-------	-----	-----	-----	---	--------------	---	-----	---

Corrects the remainder of nonrestoring division routine if correction is needed. A description of nonrestoring division and an algorithm using this instruction are given in section 2.3.1.

DATA FLOW



Recommended R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•			

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	

Recommended Destination

Operands				Shift Operati	ions
RF (C3-C0)	RF (B3-B0)	Y Port]	ALU	MQ
•				None	None

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Indicates whether quotient fix is required in next instruction.
$\frac{\overline{SIO0}}{SIO7}$ $\frac{\overline{O100}}{\overline{O107}}$ C_n	No No No Yes	Inactive Inactive Inactive Inactive Should be programmed high

Status Signals

ZERO	-	1 if remainder = 0
N	=	0
OVR	==	0
C_{n+8}	=	1 if carry-out = 1

DESCRIPTION

DIVRF tests the result of the final step in nonrestoring division iteration: SDIVIT (for signed division) or UDIVIT (for unsigned division). An error in the remainder results when it is non-zero and the signs of the remainder and dividend are different. SSF is used to indicate that a fix is required.

The R bus must be loaded with the divisor and the S bus with the most-significant half of the previous result. The least-significant half is in the MQ register. The Y bus result must be stored in the register file for use during the subsequent SDIVQF instruction. DIVRF tests SSF (used to signal whether a fix is required) and evaluates:

$$\begin{array}{l} Y \leftarrow S + R + C_n \text{ if } SSF = 1 \\ Y \leftarrow S + R & \text{ if } SSF = 0. \end{array}$$

Overflow is reported to OVF at the end of the division routine (after SDIVQF).

Tests the two most-significant bits of a double precision number. If they are the same, shifts the number to the left.

DESCRIPTION

This instruction is used to normalize a two's complement, double precision number by shifting the number one bit to the left and filling a zero into the LSB via the \overline{OlOO} input. The S bus holds the most-significant half; the MQ register holds the least-significant half.

Normalization is complete when overflow occurs. The SSF pin inhibits the shift whenever normalization is attempted on a number already normalized.

Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•		

Recommended Destination

Operands			Shift Operati	ions
RF (C3-C0)	RF (B3-B0)	Y Port	ALU	MQ
•			Left	Left

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Inhibits shift if normalization is complete.
<u>SIO0</u> SIO7	No No	Link casc <u>aded</u> ALU shifters. Output of MSP's SIO7 is MSB of MQ shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded MQ shifters. $\overline{\text{QIOO}}$ of LSP fills a zero into LSB of MQ shifter.
Cn	No	Inactive

Status Signals

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	==	1 if MSB XOR 2nd MSB = 1
C _{n+8}	===	1 if carry-out = 1

DATA FLOW



Normalize a double-precision number.

(This example assumes that the MSH of the number to be normalized is in register 3 and the LSH is in the MQ register. The zero on the OVR pin at the end of the instruction cycle indicates that normalization is not complete and the instruction should be repeated).

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0		Destination Address C3-C0	D WE	Destination Select WE SELY OEY		Carry-in C _n
0011 0000	0011	XXXX	0	хх	0011	0	0	1	х

Assume register file 3 holds F6D84E₁₆ and MQ register holds F6D843₁₆.



[†] Normalization not complete at the end of this instruction cycle.

Corrects the result of excess-3 addition or subtraction.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•		

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift	Operations
JIIII	Operations

ALU	MQ
Left	Left

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Passes overflow from most- significant selected byte.
$\frac{\overline{SIO0}}{\underline{SIO7}}$ $\frac{\underline{O100}}{\underline{O107}}$ C_{n}	Yes No No No No	Byte select Inactive Inactive Inactive Inactive

Status Signals

ZERO	=	0
N	=	1 if MSB = 1
OVR	=	1 if arithmetic signed overflow
C_{n+8}	=	1 if carry-out = 1

DESCRIPTION

This instruction corrects excess-3 additions or subtractions in the byte mode. For correct excess-3 arithmetic, this instruction must follow each add or subtract. The operand must be on the S bus.

Data on the S bus is added to a constant on the R bus determined by the state of the BCD flip flops and previous overflow condition reported on the SSF pin. Slices with SIO0 programmed low evaluate the correct excess-3 representation. Slices with SIO0 programmed high or floating pass S unaltered.

Add selected BCD digits and store the sum in register 3. Assume data comes in on DB bus.

- 1) Clear accumulator (SUB ACC, ACC, ACC)
- 2) Store 33₁₆ in all bytes of register (SET1 R2, H/33/)
- 3) Add 33₁₆ to first BCD number (ADDI DB, R2, R1)
- 4) Add 33₁₆ to second BCD number (ADDI DB, R2, R3)
- 5) Add selected bytes of registers 1 and 3 (BADD, R1, R3, R3)
- 6) Correct the result (EX3BC, R3, R3)

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Ope Se EA E	erand elect EB1-EB0	Byte Select SIO0	Destination Address C3-C0	C WE	Destinatio Select SELY	on OEY	Carry-in C _n
1111 0010 0000 1000 1111 0001 1111 0001 1000 1000 1000 1111	0010 0010 0010 0010 0001 XXXX	0010 XXXX XXXX XXXX 0011 0011	0 0 0 0 0 X	00 XX 10 10 00 00	XXX XXX XXX XXX 100 100	0010 0010 0001 0011 0011 0011	0 0 0 0 0 1	0 0 0 0 0	1 1 1 1 1	1 X 0 0 0 0

Assume DB bus holds 336912₁₀ at second instruction and 437162₁₀ at fourth instruction.



EX3BC

Corrects the result of excess-3 addition or subtraction.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•		

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port

Shift Operations

ALU	MQ
Left	Left

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Passes overflow.
SIO0	No	Inactive
SI07	No	Inactive
Q100	No	Inactive
Q107	No	Inactive
Cn	No	Inactive

Status Signals

=	0
=	1 if MSB = 1
=	1 if arithmetic signed overflow
=	1 if carry-out = 1

DESCRIPTION

This instruction corrects excess-3 additions or subtractions in the word mode. For correct excess-3 arithmetic, this instruction must follow each add or subtract. The operand must be on the S bus.

Data on the S bus is added to a constant on the R bus determined by the state of the BCD flip flop and previous overflow condition reported on the SSF pin.

9 F

EXAMPLE (assumes a 24-bit cascaded system)

Add selected BCD digits and store the sum in register 3. Assume data comes in on DB bus.

- 1) Clear accumulator (SUB ACC, ACC, ACC)
- 2) Store 33₁₆ in all bytes of register (SET1 R2, H/33/)
- 3) Add 33₁₆ to first BCD number (ADDI DB, R2, R1)
- 4) Add 33₁₆ to second BCD number (ADDI DB, R2, R3)
- 5) Add the excess-3 data (ADD R1, R3, R3)
- 6) Correct the result (EX3C, R3, R3)

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0		Destination Address C3-C0	Destination Select WE SELY OEY		Carry-in C _n	
1111 0010	0010	0010	0	00	0010	0	0	1	1
0000 1000	0011	0010	0	XX	0011	0	0	1	X
1111 0001	0010	XXXX	0	10	0001	0	0	1	0
1111 0001	0010	XXXX	0	10	0011	0	0	1	0
1111 0001	0001	0011	0	00	0011	0	0	1	0
1001 1111	XXXX	0011	X	00	0011	1	0	1	0

Assume DB bus holds 33691210 at second instruction and 43716210 at fourth instruction.


Evaluates $\overline{R} + C_n$.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register

Available Destination Operands

Shift Operations

•

RF (C3-C0)	RF (B3-B0)	Y Port
٠		•

ALU MQ

•

Control/Data Signals

Signal	User Programmable	Use
<u>SSF</u> <u>SIO0</u> <u>SIO7</u> <u>QIO0</u> QIO7	No No No No	Affect shift instructions programmed in bits I7-I4
Cn	Yes	Increments if programmed high.

Status Signals†

ZERO	= 1 if result $=$ 0
N	= 1 if MSB = 1
OVR	= 1 if signed arithmetic overflow
C_{n+8}	= 1 if carry-out = 1

⁺ C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

DESCRIPTION

Data on the R bus is inverted and added with carry. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (17-14) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Convert the data on the DA bus to two's complement and store the result in register 4.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	U WE	Destinatio Select SELY	on OEY	Carry-in C _n
1111 0111	XXXX	XXXX	1 XX	0100	0	0	1	1

Assume register file 1 holds 91FEF6₁₆.



Evaluates $\overline{S} + C_n$.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Available S Bus Source Operands

RF (B3-B0) DB Port		MQ Register	
•	•	•	

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ
•	٠

Control/Data Signals

Signal	User Programmable	Use
SSF SIO0 SIO7 QIO0 QIO7	No No No No	Affect shift instructions programmed in bits I7-I4 of instruction field.
C _n	Yes	Increments if programmed high.

Status Signals†

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	=	1 if signed arithmetic overflow
C _{n+8}	=	1 if carry-out = 1

[†] C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

DESCRIPTION

Data on the S bus is inverted and added to the carry. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (I7-I4) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Convert the data in the MQ register to one's complement and store the result in register 4.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	T WE	Destinatio Select SELY	n OEY	Carry-in C _n
1111 0101	XXXX	xxxx	X 11	0100	0	0	1	0

Assume MQ register holds 91FEF6₁₆.

.



Increments R if the carry is set.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ
•	•

Control/Data Signals

Signal	User Programmable	Use
<u>SSF</u> <u>SIO0</u> <u>SIO7</u> <u>QIO0</u> QIO7	No No No No	Affect shift instructions programmed in bits I7-I4 of instruction field.
Cn	Yes	Increments R if programmed high.

Status Signals†

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	=	1 if signed arithmetic overflow
C_{n+8}	=	1 if carry-out = 1

 † C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

DESCRIPTION

Data on the R bus is added to the carry. The sum appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (17-14) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Increment the data on the DA bus and store the result in register 4.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	WE	Destinatio Select SELY	n OEY	Carry-in C _n
1111 0110	XXXX	XXXX	1 XX	0100	0	0	1	1

Assume register file 1 holds 91FEF6₁₆.



Increments S if the carry is set.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ
٠	٠

Control/Data Signals

Signal	User Programmable	Use
<u>SSF</u> <u>SIO0</u> <u>SIO7</u> <u>QIO0</u> QIO7	No No No No No	Affect shift instructions programmed in bits I7-I4 of instruction field.
Cn	Yes	Increments S if programmed high.

Status Signals†

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	=	1 if signed arithmetic overflow
C_{n+8}	-	1 if carry-out = 1

 † C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

DESCRIPTION

Data on the S bus is added to the carry. The sum appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (I7-I4) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Increment the data in the MQ register and store the result in register 4.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0		Destinatio Select SELY	n OEY	Carry-in C _n
1111 0010	XXXX	XXXX	X 11	0100	0	0	1	1

Assume MQ register holds FF00FF16.



Passes the result of the ALU instruction specified in the lower nibble of the instruction field to Y and the MQ register.

DATA FLOW



* *Arithmetic/logic function specified in I3-I0

DESCRIPTION

The result of the arithmetic or logical operation specified in the lower nibble of the instruction field (I3-I0) is passed unshifted to Y and the MQ register.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
None	None

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		٠

Control/Data Signals

	User	
Signal	Programmable	Use
SSF	No	Outputs MQ0 of LSP.
SI00	No	Inactive
SI07	No	Inactive
0100	No	Inactive
Q107	No	Inactive
C _n	No	Inactive

Status Signals†

 $C_{n+8} = 0$

If arithmetic instruction specified in I3-I0:

 $\begin{array}{rcl} \mbox{ZERO} &=& 1 \mbox{ if result} = 0 \\ \mbox{N} &=& 1 \mbox{ if MSB of result} = 1 \\ &=& 0 \mbox{ if MSB of result} = 0 \\ \mbox{OVR} &=& 1 \mbox{ if signed arithmetic overflow} \\ \mbox{C}_{n+8} &=& 1 \mbox{ if carry-out} = 1 \\ \mbox{If logic instruction specified in I3-I0:} \\ \mbox{ZERO} &=& 1 \mbox{ if result} = 0 \\ \mbox{N} &=& 1 \mbox{ if mSB of result} = 1 \\ &=& 0 \mbox{ if MSB of result} = 0 \\ \mbox{OVR} &=& 0 \end{array}$

 $^{+}$ C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

Load the MQ register with data from register 1, and pass the data to the Y port.

(In this example, data is passed to the ALU by an INCR instruction without carry-in).

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	T WE	Destinatic Select SELY	on OEY	Carry-in C _n
1110 0110	0001	XXXX	0 XX	XXXX	1	0	1	0

Assume register file 1 holds 08C618₁₆.



Passes the result of the ALU instruction specified in the lower nibble of the instruction field to Y. Performs a circular left shift on MQ.

DESCRIPTION

The result of the arithmetic or logical operation specified in the lower nibble of the instruction field (I3-I0) is passed unshifted to Y.

The contents of the MQ register are rotated one bit to the left. Bit 7 of the least-significant package is passed through $\overline{\text{QIO7-QIO0}}$ to bit 0 of the next-most-significant package. Bit 7 of the most-significant package is passed through $\overline{\text{SIO7-SIO0}}$ to bit 0 of the least-significant package.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to the MQ register. If SSF is low, the MQ register will not be altered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
None	Circular Left

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; retains MQ without shift if low.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of MSP's SIO7 is MSB of MQ shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's \overline{O} is MSB of MQ shifter (inverted).
Cn	No	Affects arithmetic operation programmed in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0:

ZERO = 1 if result = 0 Ν = 1 if MSB of result = 1 = 0 if MSB of result = 0 OVR = 1 if signed arithmetic overflow $C_{n+8} = 1$ if carry-out = 1 If logic instruction specified in I3-I0: ZERO = 1 if result = 0 = 1 if MSB of result = 1 Ν = 0 if MSB of result = 0 OVR = 0 $C_{n+8} = 0$

 † C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



Add data in register 1 to data on the DB bus with carry-in and store the unshifted result in register 1. Circular shift the contents of the MQ register one bit to the left.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	(WE	Destinatio Select SELY	n OEY	Carry-in C _n
1101 0001	0001	XXXX	0 10	0001	0	0	1	1

Assume register file 1 holds 08C618₁₆, DB bus holds 007530₁₆, and MQ register holds A99A0E₁₆.



Passes the result of the ALU instruction specified in the lower nibble of the instruction field to Y. Performs a left shift on MQ.

DESCRIPTION

The result of the arithmetic or logical operation specified in the lower nibble of the instruction field (I3-I0) is passed unshifted to Y.

The contents of the MQ register are shifted one bit to the left. A zero is filled into bit 0 of the least-significant package unless \overline{SIOO} is programmed low; this will force the least-significant bit to one. Bit 7 is passed through $\overline{QIO7}$ - $\overline{QIO0}$ to bit 0 of the next-most-significant package. Bit 7 of the most-significant package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to the MQ register. If SSF is low, the MQ register will not be altered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

DATA FLOW

ALU Shifter	MQ Shifter
None	Logical Left

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		٠

Control/Data Signals

	User	
Signal	Programmable	Use
SSF	Yes	Passes shift result if high or floating; retains MQ without shift if low.
SIOO	Yes	SIO0 fills a zero in LSB of MQ shifter if high or floating; sets LSB to one if low.
SI07	No	Inactive
<u>QIO0</u> QIO7	No No	Link ca <u>scad</u> ed MQ shifters. Output of MSP's QIO7 is MSB of MQ shifter (inverted).
Cn	No	Affects arithmetic operation programmed in bits I3-10 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0:

ZERO = 1 if result = 0 N = 1 if MSB of result = 1 = 0 if MSB of result = 0OVR = 1 if signed arithmetic overflow

 $C_{n+8} = 1$ if carry-out = 1

If logic instruction specified in I3-I0:

 $\begin{array}{rcl} {\sf ZERO} &=& 1 \mbox{ if result} = 0 \\ {\sf N} &=& 1 \mbox{ if MSB of result} = 1 \\ &=& 0 \mbox{ if MSB of result} = 0 \\ {\sf OVR} &=& 0 \\ {\sf C}_{{\sf n}+{\sf 8}} &=& 0 \end{array}$

⁺ C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



SERIAL DATA OUT

Add data in register 7 to data on the DB bus with carry-in and store the unshifted result in register 7. Shift the contents of the MQ register one bit to the left, filling a zero into the least-significant bit.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select C3-C0	End Fill EA EB1-EB0	Destination Address SIO0	C WE	Destinatio Select SELY	n OEY	Carry-in C _n
 1100 0001	0111	XXXX	0 10	1	0111	0	0	1	1

Assume register file 1 holds 08C618₁₆, DB bus holds 007530₁₆ and MQ register holds A99A0E₁₆.



Passes the result of the ALU instruction specified in the lower nibble of the instruction field to Y. Performs a arithmetic right shift on MQ.

DESCRIPTION

The result of the arithmetic or logical operation specified in the lower nibble of the instruction field (I3-I0) is passed unshifted to Y.

The contents of the MQ register are shifted one bit to the right. The sign bit of the most-significant package is retained. Bit 0 is passed through $\overline{\Omega | OO}$ - $\overline{\Omega | O7}$ to bit 7 of the next-most-significant package. Bit 0 of the least-significant package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to the MQ register. If SSF is low, the MQ register will not be altered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
None	Arithmetic Right

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; retains MQ without shift if low.
SIO0	No	Output value of LSP's SIO0 is LSB of MQ shifter (inverted).
<u>SI07</u>	No	Inactive
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ</u> shifters. Output value of LSP's QIO0 is LSB of MQ shifter (inverted).
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0:

ZERO = 1 if result = 0 = 1 if MSB of result = 1 N = 0 if MSB of result = 0 OVR = 1 if signed arithmetic overflow $C_{n+8} = 1$ if carry-out = 1 If logic instruction specified in I3-I0: **ZERO** = 1 if result = 0 N = 1 if MSB of result = 1 = 0 if MSB of result = 0 OVR = 0 = 0 C_{n+8}

 † C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



Add data in register 1 to data in register 10 with carry-in and store the unshifted result in register 1. Shift the contents of the MQ register one bit to the right, retaining the sign bit.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	C WE	Destinatio Select SELY	n OEY	Carry-in C _n
1010 0001	0001	1010	0 00	0001	0	0	1	1

Assume register file 1 holds 08C618₁₆, DB bus holds 007530₁₆, and MQ register holds A99A0E₁₆.



Passes the result of the ALU instruction specified in the lower nibble of the instruction field to Y. Performs a right shift on $M\Omega$.

DESCRIPTION

The result of the arithmetic or logical operation specified in the lower nibble of the instruction field (I3-I0) is passed unshifted to Y.

The contents of the MQ register are shifted one bit to the right. A zero is placed in the sign bit of the most-significant package unless $\overline{\text{QIO7}}$ is set to zero; this will force the sign bit to 1. Bit 0 is passed through $\overline{\text{QIO0-QIO7}}$ to bit 7 of the next-most-significant package. Bit 0 of the least-significant package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to the MQ register. If SSF is low, the MQ register will not be altered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
None	Logical Right

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; retains MQ without shift if low.
SIO0	No	Output value of LSP's SIO0 is LSB of MQ shifter (inverted).
SIO7	No	Inactive
<u>QIO0</u> QIO7	No Yes	Link cascaded MQ shifters. QIO7 fills a zero into MSB of MQ register if high or floating; sets MSB to one if low.
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals[†]

lf arithme	tic instruction specified in I3-I0:
ZERO	= 1 if result = 0 - 1 if MSB of result = 1
	= 0 if MSB of result $= 0$
OVR	= 1 if signed arithmetic overflow
C _{n+8}	= 1 if carry-out = 1
If logic in	struction specified in I3-I0:
ZERO	= 1 if result $= 0$
N	= 1 if MSB of result $=$ 1
	= 0 if MSB of result $=$ 0
OVR	= 0
C_{n+8}	= 0

 † C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.





SERIAL DATA IN



Add data in register 1 to data on the DB bus with carry-in and store the unshifted result in register 1. Shift the contents of the MQ register one bit to the left.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select C3-C0	End Fill EA EB1-EB0	Destination Address SIO0	(WE	Destinatio Select SELY	n OEY	Carry-in C _n
1011 0001	0001	хххх	0 10	1	0001	0	0	1	1

Assume register file 1 holds 08C618₁₆, DB bus holds 007530₁₆, and MQ register holds A99A0E₁₆.

	Most Significant Package	Next Most Significant Package	Least Significant Package	
Source	0000 1000	1100 0110	0001 1000	R ← RF(1)
Source	0000 0000	0111 0101	0011 0000	S ← DB bus
Destination	0000 1001	0011 1011	0100 1001	$\left] RF(1) \leftarrow R + S + C_{n} \right.$
Source	1010 1001	1001 1010	0000 1110	MQ shifter ← MQ register
Destination	0101 0100	1100 1101	0000 0111	MQ register ← MQ shifter

Evaluates the logical expression R NAND S.

DATA FLOW



DESCRIPTION

Data on the R bus is NANDed with data on the S bus. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (I7-I4) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

CLILL	^ -	
SHIT	UD	erations

ALU	MQ
٠	•

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Affect shift instructions programmed
<u>SIO0</u> <u>SIO7</u>	NO NO	In dits 17-14 of instruction field.
<u>0100</u> 0107	No No	
Cn		Inactive

Status Signals†

ZERO	=	$1 ext{ if result} = 0$
N	=	1 if MSB = 1
OVR	=	0
C _{n+8}	=	0

 $^{+}$ C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

* **C**

EXAMPLE (assumes a 24-bit cascaded system)

Logically NAND the contents of register 3 and register 5 and store the result in register 5.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	(WE	Destinatio Select SELY	n OEY	Carry-in C _n
1111 1100	0011	0101	0 00	0101	0	0	1	x

Assume register file 3 holds F6D84016 and register file 5 holds F6D84216.



Forces ALU output to zero.

DATA FLOW



DESCRIPTION

This instruction forces the ALU output to zero. The BCD flip-flops retain their old value. Note that the clear instruction (CLR) forces the ALU output to zero and clears the BCD flip-flops.

Available R Bus Source Operands

			A3-A0
BE (43-40)	A3-A0 Immediate	DA Port	: : C3-C0 Mask
	Innealate	DATOR	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register	

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ
None	None

Status Signals

ZERO	=	1				
N	-	0				
	_	0				

Clear register 12.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	I WE	Destinatio Select SELY	n OEY	Carry-in C _n
1111 1111	XXXX	xxxx	x xx	1100	0	0	1	x



Evaluates the logical expression R NOR S.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

(C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ
٠	٠

Control/Data Signals

RF

Signal	User Programmable	Use
SSF SIO0 SIO7 QIO0 QIO7	No No No No	Affect shift instructions programmed in bits I7-I4 of instruction field.
C _n	No	Inactive

Status Signals†

ZERO	=	1 if result $= 0$
N	=	1 if MSB = 1
OVR	=	0
C _{n+8}	=	0

⁺ C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

DESCRIPTION

Data on the R bus is NORed with data on the S bus. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (I7-I4) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

* D

EXAMPLE (assumes a 24-bit cascaded system)

Logically NOR the contents of register 3 and register 5 and store the result in register 5.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	E WE	Destinatio Select SELY	n OEY	Carry-in C _n
1111 1011	0011	0101	0 00	0101	0	0	1	х

Assume register file 3 holds F6D84016 and register file 5 holds F6D84216.





Evaluates the logical expression R OR S.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		٠

2			~						
-	n	ITT		n	or	21	 n	n	c
-				•		•	 v		-

ALU	MQ
٠	•

Control/Data Signals

Signal	User	
Signal	Frogrammable	Use
SSF	No	Affect shift instructions programmed
SI00	No	in bits I7-I4 of instruction field.
SI07	No	
<u>0100</u>	No	
Q107	No	
Cn	No	Inactive

Status Signals†

ZERO	=	1 if result = 0
N	-	1 if MSB = 1
OVR	=	0
C _{n+8}	=	0

[†] C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

DESCRIPTION

Data on the R bus is ORed with data on the S bus. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (17-14) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

* B

OR

EXAMPLE (assumes a 24-bit cascaded system)

Logically OR the contents of register 5 and register 3 and store the result in register 3.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	T WE	Destinatio Select SELY	on OEY	Carry-in C _n
1111 1011	0101	0011	0 00	0011	0	0	1	х

Assume register file 3 holds F6D840_{16} and register file 5 holds F6D842_{16}.





Passes the result of the ALU instruction specified in the lower nibble of the instruction field to Y.

DATA FLOW



* *Arithmetic/logic function specified in I3-I0

DESCRIPTION

The result of the arithmetic or logical operation specified in the lower nibble of the instruction field (I3-I0) is passed unshifted to Y.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Available Destination Operands

RF (C3-C0) RF (B3-B0) Y Port

٠

Shift Operations

ALU	MQ
None	None

Control/Data Signals

٠

Signal	User Programmable	Use
SSF SIO0 SIO7 QIO0 QIO7	No No No No	Inactive Inactive Inactive Inactive Inactive
Cn	Νο	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithme	If arithmetic instruction specified in I3-I0:				
ZERO	= 1 if result $=$ 0				
N	= 1 if MSB of result = 1				
	= 0 if MSB of result = 0				
OVR	= 1 if signed arithmetic overflow				
C_{n+8}	= 1 if carry-out condition				
If logic in	struction specified in I3-I0:				
7500	1 if we made to 0				
ZERU	= 1 if result $=$ 0				
N	= 1 if MSB of result = 1				
	= 0 if MSB of result = 0				
OVR	= 0				
Cn+8	= 0				
If logic in ZERO N OVR C _{n+8}	struction specified in I3-I0: = 1 if result = 0 = 1 if MSB of result = 1 = 0 if MSB of result = 0 = 0 = 0				

 $^{+}$ C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

F | *

EXAMPLE (assumes a 24-bit cascaded system)

Add data in register 1 to data on the DB bus with carry-in and store the unshifted result in register 10.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	(WE	Destinatic Select SELY	on OEY	Carry-in C _n
1111 0001	0001	xxxx	0 10	1010	0	0	1	1

Assume register file 3 holds $08C618_{16}$ and DB bus holds 007530_{16} .



Performs one of N-2 iterations of nonrestoring signed division by a test subtraction of the N-bit divisor from the 2N-bit dividend. A description of nonrestoring signed division and an algorithm using this instruction are given in section 2.3.1.

DESCRIPTION

SDIVI performs a test subtraction of the divisor from the dividend to generate a quotient bit. The test subtraction passes if the remainder is positive and fails if negative. If it fails, the remainder will be corrected during the next instruction.

SDIVI tests SSF, which holds the pass/fail result of the test subtraction from the previous instruction, and evaluates

$$\begin{split} F &\leftarrow R + S & \text{if SSF} = 0 \\ F &\leftarrow \overline{R} + S + C_n \text{ if SSF} = 1. \end{split}$$

A double precision left shift is performed; bit 7 of the most-significant package of the MQ shifter is transferred through SIO7-SIO0 to bit 1 of the least-significant package of the ALU shifter. Bit 7 of the most-significant package of the ALU shifter is lost. The unfixed quotient bit is circulated into the least-significant bit of MQ through QI07-QI00.

The R bus must be loaded with the divisor, the S bus with the most-significant half of the result of the previous instruction (SDIVI during iteration or SDIVIS at the beginning of iteration). The least-significant half of the previous result is in the MQ register. Carry-in should be programmed high. Overflow occurring during SDIVI is reported to OVF at the end of the signed divide routine (after SDIVQF).

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
٠	•	

Recommended Destination Operands

Shift Operations RF (C3-C0) RF (B3-B0) Y Port ALU MQ Left Left

Control/Data Signals

•

Signal	User Programmable	Use
SSF	No	Preserves result of test subtraction for next instruction.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of MSP's SIO7 is MSB of MQ shifter (inverted).
<u>0100</u> 0107	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is unfixed quotient sign result.
Cn	Yes	Should be programmed high.

Status Signals

ZERO	=	1 if intermediate result = 0
N	=	0
OVR	=	0
C _{n+8}	=	1 if carry-out



Initializes 'AS888 for nonrestoring signed division by shifting the dividend left and internally preserving the sign bit. A description of nonrestoring signed division and an algorithm using this instruction are given in section 2.3.1.

DESCRIPTION

This instruction prepares for signed divide iteration operations by shifting the dividend and storing the sign for future use.

The preceding instruction should load the MQ register with the least-significant half of the dividend. During SDIVIN, the S bus should be loaded with the mostsignificant half of the dividend, and the R bus with the divisor. Y-output should be written back to the register file for use in the next instruction.

A double precision logical left shift is performed; bit 7 of the most-significant package of the MQ shifter is transferred through $\overline{SIO7}$ - $\overline{SIO0}$ to bit 0 of the leastsignificant package of the ALU shifter. Bit 7 of the mostsignificant package of the ALU shifter is lost. The unfixed quotient sign bit (QBT) is shifted into the least-significant bit of MQ through $\overline{QIO7}$ - $\overline{QIO0}$. SSF preserves the dividend's sign bit.

Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register	
•	•		

Recommended Destination

Operands			Shift Operati	ions
RF (C3-C0)	RF (B3-B0)	Y Port	ALU	MQ
•			Left	Left

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Preserves dividend's sign bit.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of MSP's SIO7 is MSB of MQ shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is unfixed quotient sign (QBT).
Cn	No	Inactive

Status Signals

ZERO	=	1 if divisor $= 0$
N	=	0
OVR	=	0
C _{n+8}	=	0



Computes the first quotient bit of nonrestoring signed division. A description of nonrestoring signed division and an algorithm using this instruction are given in section 2.3.1.

DESCRIPTION

SDIVIS computes the first quotient bit during nonrestoring signed division by subtracting the divisor from the dividend, which was left-shifted during the prior SDIVIN instruction. The resulting remainder due to subtraction may be negative; SSF is used to signal the subsequent SDIVI instruction to restore the remainder during the next subtraction.

The R bus must be loaded with the divisor and the S bus with the most-significant half of the remainder. The result on the Y bus should be loaded back into the register file for use in the next instruction. The least-significant half of the remainder is in the MQ register. Carry-in should be programmed high.

SDIVIS computes

F ← R	+	S			if	SSF	=	0
F←R	+	S	+	Cn	if	SSF	=	1

A double precision left shift is performed; bit 7 of the most-significant package of the MQ shifter is transferred through SIO7-SIO0 to bit 0 of the least-significant package of the ALU shifter. Bit 7 of the most-significant package of the ALU shifter is lost. The unfixed quotient bit is circulated into the least-significant bit of MQ through $\overline{OIO7}$ - $\overline{OIO0}$.

Overflow occurring during SDIVIS is reported to OVF at the end of the signed division routine (after SDIVQF).

Available R Bus Source Operands

•	minediate	•	
BE (43-40)	A3-A0	DA Port	A3-A0 : : C3-C0 Mask
			12 10

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	

Recommended Destination

 Operands
 Shift Operations

 RF (C3-C0)
 RF (B3-B0)
 Y Port
 ALU
 MQ

 •
 Left
 Left
 Left

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Preserves result of test subtraction for next instruction.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of MSP's SIO7 is MSB of MQ shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is unfixed quotient sign (QBT).
Cn	Yes	Should be programmed high.

Status Signals

ZERO	=	1 if intermediate result $= 0$
N	=	0
OVR	=	0
C_{n+8}	-	1 if carry out



Solves the final quotient bit during nonrestoring signed division. A description of nonrestoring signed division and an algorithm using this instruction are given in section 2.3.1.

DESCRIPTION

SDIVIT performs the final subtraction of the divisor from the remainder during nonrestoring signed division. SDIVIT is preceded by N-2 iterations of SDIVI, where N is the number of bits in the dividend.

The R bus must be loaded with the divisor, the S bus must be loaded with the most-significant half of the result of the last SDIVI instruction. The least-significant half lies in the MQ register. The Y bus result must be loaded back into the register file for use in the subsequent DIVRF instruction. Carry-in should be programmed high.

SDIVIT tests SSF, which holds the pass/fail result of the previous instruction's test subtraction, and evaluates

 $\begin{array}{ll} Y \leftarrow R + S & \text{if SSF} = 0 \\ Y \leftarrow \overline{R} + S + C_n & \text{if SSF} = 1. \end{array}$

The contents of the MQ register are shifted one bit to the left; the unfixed quotient bit is circulated into the least-significant bit through $\overline{\Omega IO7}$ - $\overline{\Omega IO0}$.

SSF is used to indicate to all slices whether the remainder must be corrected in the subsequent instruction. Overflow during this instruction is reported to OVF at the end of the signed division routine (after SDIVQF).

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•			

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	

Recommended Destination

Operands			Shift Operati	ons
RF (C3-C0)	RF (B3-B0)	Y Port	ALU	MQ
•			Left	Left

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Indicates whether remainder fix is required in next instruction.
<u>SIO0</u> SIO7	No No	Inactive Inactive
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is unfixed quotient sign (QBT).
Cn	Yes	Should be programmed high

Status Signals

ZERO	=	1 if intermediate result $= 0$
N	=	0
OVR	=	0
C _{n+8}	=	1 if carry-out



MQ

None

FUNCTION

Tests for overflow during nonrestoring signed division. A description of nonrestoring signed division and an algorithm using this instruction are given in section 2.3.1.

DATA FLOW



$$\frac{R}{R} + S + 0$$
 if $SSF = 0$

DESCRIPTION

This instruction performs an initial test subtraction of the divisor from the dividend. If overflow is detected, it is preserved internally and reported at the end of the divide routine (after SDIVQF). If overflow status is ignored, the SDIVO instruction may be omitted.

The divisor must be loaded onto the R bus; the mostsignificant half of the previous SDIVIN result must be loaded onto the S bus. The least-significant half is in the MQ register. The instruction tests SSF (sign of dividend) and then evaluates

 $\begin{array}{l} Y \xleftarrow{} R + S & \text{if SSF} = 0 \\ Y \xleftarrow{} \overline{R} + S + C_n \text{ if SSF} = 1. \end{array}$

The result on the Y bus should not be stored back into the register file; WE should be programmed high.

Carry-in should also be programmed high. SSF is used to preserve the sign bit.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	

Recommended Destination

Operands			Shift Oper	ations
RF (C3-C	0) RF (B3-B0)) Y Port	ALU	
•			None	1

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Preserves dividend's sign bit from previous instruction.
<u>SIO0</u> <u>SIO7</u> <u>QIO0</u> QIO7 C _n	No No No Yes	Inactive Inactive Inactive Inactive Should be programmed high.

Status Signals

ZERO	=	1 if divisor $= 0$
N		0
OVR	=	0
C _{n+8}	=	1 if carry out

Tests the quotient result after nonrestoring signed division and corrects it if necessary. A description of nonrestoring signed division and an algorithm using this instruction are given in section 2.3.1.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	

Recommended Destination

Operands			Shift Operati	ions
RF (C3-C0)	Y Port	ALU	MQ	
٠		•	None	None

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Indicates whether quotient fix is required in this instruction; inactive at end of instruction cycle.
$\frac{\overline{SIO0}}{\overline{SIO7}}$ $\frac{\overline{O100}}{\overline{O107}}$ C_n	No No No No No	Inactive Inactive Inactive Inactive Inactive

Status Signals

DESCRIPTION

SDIVQF is the final instruction required to compute the quotient of a 2N-bit dividend by an N-bit divisor. It corrects the quotient if the signs of the divisor and dividend are different and the remainder is nonzero.

SSF is used to signal to all slices that correction is needed. The fix is implemented by adding SSF to S:

 $\begin{array}{l} Y \leftarrow S \ + \ 1 \ if \ SSF \ = \ 1 \\ Y \leftarrow S \ + \ 0 \ if \ SSF \ = \ 0. \end{array}$

The R bus must be loaded with the divisor, and the S bus with the most-significant half of the result of the preceding DIVRF instruction. The least-significant half is in the MQ register.

Selects S if SSF is high; otherwise selects R.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register			
•	•	•			

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

-	
ALU	MQ
None	None

Control/Data Signals

	User	
Signal	Programmable	Use
SSF	Yes	Selects S if high, R if low.
SI00	No	Inactive
SI07	No	Inactive
0100	No	Inactive
Q107	No	Inactive
Cn	Yes	Increments R if programmed high.

Status Signals

ZERO	I	1 if result = 0
N	=	1 if MSB = 1
OVR	=	0
C _{n+8}	=	0

DESCRIPTION

Data on the S bus is passed to Y if SSF is programmed high or floating; data on the R bus is passed with carry to Y if SSF is programmed low.

Compare the two's complement numbers in registers 1 and 3 and store the larger in register 5.

- 1) Subtract (SUBS) data in register 3 from data in register 1 and pass the result to the Y bus.
- 2) Perform Select S/R instruction and pass result to register 5.

(This example assumes that SSF is set by the negative status (N) from the previous instruction).

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	C WE	Destinatio Select SELY	n OEY	Carry-in C _n
1111 0011	0001	0011	0 00	XXXX	1	X	X	1
0001 0000	0001	0011	0 00	0101	0	0	1	0

Assume register file 1 holds 0084D0₁₆ and register file 3 holds 01C350₁₆.


Resets bits in selected bytes of S-bus data using mask in C3-C0::A3-A0.

DATA FLOW



Available R Bus Source Operands

	42.40		A3-A0
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
			•

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•		

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		٠

Shift Operation	perations
-----------------	-----------

ALU	MQ
None	None

Control/Data Signals

Signal	User Programmable	Use
SSF SIO0 SIO7 QIO0 QIO7 C _n	No No No No No	Inactive Byte-select Inactive Inactive Inactive Inactive

Status Signals

ZERO	=	1 if result (selected bytes) $= 0$
N	=	0
OVR	=	0
C _{n + 8}	=	0

DESCRIPTION

The register addressed by B3-B0 is both the source and destination for this instruction. The source word is passed on the S bus to the ALU, where it is compared to an 8-bit mask, consisting of a concatenation of the C3-C0 and A3-A0 address ports (C3-C0::A3-A0). The mask is input via the R bus. All bits in the source word that are in the same bit position as ones in the mask are reset. Slices with SIO0 programmed low perform the Reset Bit instruction. Slices with SIO0 programmed high or floating pass S unaltered.

8

EXAMPLE (assumes a 24-bit cascaded system)

Set bits 3-0 of bytes 1 and 2 of register file 8 to zero and store the result back in register 8.

Instruction Code 17-10	Mask (LSH) A3-A0	Operand and Destination Address B3-B0	Mask (MSH) C3-C0	Operand Select EA EB1-EB0	Byte Select SIO0	ו WE	Destinatio Select SELY	on OEY	Carry-in C _n
1001 1000	1111	1000	0000	X 00	001	0	0	1	х

Assume register file 8 holds 83BEBE₁₆.

	Most Significant Package Byte 2 (selected)	Next Most Significant Package Byte 1 (selected)	Least Significant Package Byte 0 (not selected)	
Mask	0000 1111	0000 1111	0000 1111	R _n ← C3-C0: :A3-A0
Source	1000 0011	1011 1110	1011 1110	$S_n \leftarrow RF(3)_n$
ALU	1000 0000	1011 0000	1011 0000	$F_n \leftarrow S_n AND R_n$
Destination	1000 0000	1011 0000	1011 1110	$RF(8)_{n} \leftarrow F_{n} \text{ or } S_{n}^{\dagger}$

† F = ALU result

n = nth packageRegister file 8 gets F if byte selected, S if byte not selected.

Sets bits in selected bytes of S-bus data using mask in C3-C0::A3-A0.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
			•

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•		

Available Destination Operands

Shift Operations

ALU	MQ	
None	None	

Control/Data Signals

۲

Signal	User Programmable	Use
<u>SSF</u>	No	Inactive
<u>SIO0</u>	Yes	Byte-select
<u>SIO7</u>	No	Inactive
<u>QIO0</u>	No	Inactive
QIO7	No	Inactive
C _n	No	Inactive

•

Status Signals

ZERO	=	1 if result (selected bytes) $= 0$
N	=	0
OVR	=	0
C _{n+8}	=	0

DESCRIPTION

The register addressed by B3-B0 is both the source and destination for this instruction. The source word is passed on the S bus to the ALU, where it is compared to an 8-bit mask, consisting of a concatenation of the C3-C0 and A3-A0 address ports (C3-C0::A3-A0). The mask is input via the R bus. All bits in the source word that are in the same bit position as ones in the mask are forced to a logical one. Slices with SIO0 programmed low perform the Set Bit instruction. Slices with SIO0 programmed high or floating pass S unaltered.

Set bits 3-0 of byte 1 of register file 1 to one and store the result back in register 1.

Instruction Code I7-I0	Mask (LSH) A3-A0	Operand and Destination Address B3-B0	Mask (MSH) C3-C0	Operand Select EA EB1-EB0	Byte Select SIO0	[WE	Destinatio Select SELY	n OEY	Carry-in C _n
0000 1000	1111	0001	0000	X 00	101	0	0	1	х

Assume register file 1 holds 83BEBE₁₆.

	Most Significant Package Byte 2 (not selected)	Next Most Significant Package Byte 1 (selected)	Least Significant Package Byte 0 (not selected)	
Mask	0000 1111	0000 1111	0000 1111	R _n ← (C3-C0∷A3-A0)
Source	1000 0011	1011 1110	1011 1110	S _n ← RF(1) _n
ALU	1001 1111	1011 1111	1011 1111	$F_n \leftarrow S_n \text{ OR } R_n$
Destination	1000 0011	1011 1111	1011 1110	RF(1) _n ← F _n or S _n †

SHIFT FUNCTION

Performs arithmetic left shift on result of ALU operation specified in lower nibble of instruction field.

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is shifted one bit to the left. A zero is filled into bit 0 of the least significant package unless \overline{SIOO} is programmed low; this will force bit 0 to one. Bit 7 is passed through $\overline{SIO7}$ - \overline{SIOO} to bit 0 of the next-most-significant package. Bit 7 of the most-significant package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y. If SSF is low, F will be passed unaltered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

DATA FLOW

ALU Shifter	MQ Shifter
Arithmetic Left	None

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result if low.
<u>SIO0</u> SIO7	Yes No	Link cascaded ALU shifters. SIO0 fills a zero in LSB of ALU shifter if high or floating; sets MSB to one if low.
<u>0100</u> 0107	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's <u>QIO7</u> is MSB of ALU shifter (inverted).
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-10:

ZERO = 1 if result = 0 Ν = 1 if MSB of result = 1 = 0 if MSB of result = 0 OVR 1 if signed arithmetic overflow or if ALU result = MSB XOR MSB-1 = 1 $C_{n+8} = 1$ if carry-out condition If logic instruction specified in I3-I0: ZERO = 1 if result = 0 = 1 if MSB of result = 1 Ν = 0 if MSB of result = 0 OVR = 0 $C_{n+8} = 0$

⁺ C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



SERIAL DATA INPUT

Perform the computation A = 2(A + B), where A and B are single precision, two's complement numbers. Let A be stored in register 1 and B be input via the DB bus.

Instruction Code 17-10	Operand Address 0001	Operand Address B3-B0	Op S EA	erand elect EB1-EB0	End Fill SIO0	Destination Address C3-C0	C WE	Destinatio Select SELY	n OEY	Carry-in C _n
0100 0001	0001	xxxx	0	10	0	0001	0	0	1	0

Assume register file 1 holds $08C618_{16}$ and DB bus holds 007530_{16} .



Performs arithmetic left shift on MQ register (LSH) and result of ALU operation specified in lower nibble of instruction field (MSH).

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is used as the upper half of a double precision word; the contents of the MQ register as the lower half.

The contents of the MQ register are shifted one bit to the left. A zero is filled into bit 0 of the least-significant package unless SIO0 is set to zero; this will force bit 0 to one. Bit 7 is passed through QIO7-QIO0 to bit 0 of the next-most significant package. Bit 7 of the most-significant package is passed through QIO7-QIO0 to to bit 0 of the least-significant package of the ALU. Bit 7 of the least-significant package's ALU is passed through SIO7-SIO0 to bit 0 of the most-significant-package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y and the MQ register. If SSF is low, F will be passed unaltered, and the MQ register will not be changed.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter		
Arithmetic Left	Arithmetic Left		

Available Destination Operands

ALU Shifter:							
RF (C3-C0)	RF (B3-B0)	Y-Port					
•		•					

Control/Data Signals

	User	
Signal	Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result and retains MQ register if low.
<u>SIO0</u> SIO7	Yes No	Link cascaded ALU shifters. SIO0 fills a zero in LSB of MQ shifter if high or floating; sets LSB to one if low.
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is MSB of MQ shifter (inverted).
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-10:

 $\begin{array}{rcl} \text{ZERO} &=& 1 \text{ if result} = 0 \\ \text{N} &=& 1 \text{ if MSB of result} = 1 \\ &=& 0 \text{ if MSB of result} = 0 \\ \text{OVR} &=& 1 \text{ if signed arithmetic overflow or if ALU result} \\ \text{MSB XOR MSB} -1 &=& 1 \\ \text{C}_{n+8} &=& 1 \text{ if carry-out condition} \end{array}$

If logic instruction specified in I3-I0:

ZERO	=	1 if result = 0
Ν	=	1 if MSB of result $= 1$
	=	0 if MSB of result $=$ 0
OVR	=	0
C_{n+8}	=	0

[†] C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

SERIAL DATA INPUT



5 *

Perform the computation A = 2(A + B), where A and B are two's complement numbers. Let A be a double precision number residing in register 1 (MSH) and the MQ register (LSH). Let B be a single precision number which is input through the DB bus.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Op Se EA E	erand elect EB1-EB0	End Fill SIO0	Destination Address C3-C0	C WE	Destinatic Select SELY	on OEY	Carry-in C _n
0101 0001	0001	XXXX	0	10	0	0001	0	0	1	0

Assume register file 1 holds 08C618₁₆, DB bus holds 007530₁₆ and MQ register holds A99A0E₁₆.



Performs circular left shift on result of ALU operation specified in lower nibble of instruction field.

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is rotated one bit to the left. Bit 7 of the least-significant package is passed through $\overline{SIO7}$ - $\overline{SIO0}$ to bit 0 of the next-most significant package. Bit 7 of the most-significant package is passed to bit 0 of the least-significant package.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y. If SSF is low, F will be passed unaltered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
Circular Left	None

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result if low.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of MSP's SIO7 is MSB of ALU (inverted).
<u>QIO0</u> QIO7	No No	Inactive Inactive
C _n	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0:

ZERO = 1 if result = 0 = 1 if MSB of result = 1 N = 0 if MSB of result = 0 OVR = 1 if signed arithmetic overflow $C_{n+8} = 1$ if carry-out condition If logic instruction specified in I3-I0: ZERO = 1 if result = 0 = 1 if MSB of result = 1 Ν = 0 if MSB of result = 0 OVR = 0 $C_{n+8} = 0$

 † C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



Perform a circular left shift of register 6 and store the result in register 1.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	I WE	Destinatio Select SELY	n OEY	Carry-in C _n
0110 0110	0110	XXXX	0 X	0001	0	0	1	0

Assume register file 6 holds 88C618₁₆.



Performs circular left shift on MQ register (LSH) and result of ALU operation specified in lower nibble of instruction field (MSH).

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is used as the upper half of a double precision word; the contents of the MQ register as the lower half.

The contents of the MQ and ALU registers are rotated one bit to the left. Bit 7 of the least-significant package of the MQ register is passed through $\overline{\Omega}$ IO7- $\overline{\Omega}$ IO0 to bit 0 of the next-most-significant package. Bit 7 of the mostsignificant package is passed through $\overline{\Omega}$ IO7- $\overline{\Omega}$ IO0 to bit 0 of the least-significant package of the ALU. Bit 7 of the least-significant package's ALU is passed through \overline{S} IO7- \overline{S} IO0 to bit 0 of the next-most-significant package. Bit 7 of the most-significant package is passed through \overline{S} IO7- \overline{S} IO0 to bit 0 of the next-most-significant package. Bit 7 of the most-significant package is passed through \overline{S} IO7- \overline{S} IO0 to bit 0 of the least-significant package's MQ register.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y and to the MQ register. If SSF is low, F is passed unaltered, and the MQ register will not be changed.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
Circular Left	Circular Left

Available Destination Operands

ALU Shifter	:	
RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result and retains MQ register if low.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of MSP's SIO7 is MSB of ALU shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is MSB of MQ shifter (inverted).
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0:

 $\begin{array}{rcl} {\sf ZERO} &=& 1 \mbox{ if result } = 0 \\ {\sf N} &=& 1 \mbox{ if MSB of result } = 1 \\ &=& 0 \mbox{ if MSB of result } = 0 \\ {\sf OVR} &=& 1 \mbox{ if signed arithmetic overflow} \\ {\sf C}_{n+8} &=& 1 \mbox{ if carry-out condition} \\ \\ {\sf If logic instruction specified in 13-10:} \end{array}$

 $\begin{array}{rcl} \text{ZERO} &=& 1 \text{ if result} = 0 \\ \text{N} &=& 1 \text{ if MSB of result} = 1 \\ &=& 0 \text{ if MSB of result} = 0 \\ \text{OVR} &=& 0 \\ \text{C}_{n+8} &=& 0 \end{array}$

† C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



Perform a circular left double precision shift of data in register 6 (MSH) and MQ (LSH), and store the result back in register 6 and the MQ register.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	WE	Destinatio Select SELY	on OEY	Carry-in C _n
0111 0110	0110	XXXX	0 XX	0110	0	0	1	0

Assume register file 6 holds $08C618_{16}$ and MQ register holds $A99A0E_{16}$.



Converts data on the S bus from sign magnitude to two's complement or vice versa.

DATA FLOW



DESCRIPTION

The S bus is the source word for this instruction. The number is converted by inverting S and adding the result to the carry-in, which should be programmed high for proper conversion; the sign bit of the result is then inverted. An error condition will occur if the source word is a negative zero (negative sign and zero magnitude). In this case, SMTC generates a positive zero, and the OVR pin is set high to reflect an illegal conversion.

The sign bit of the selected operand in the mostsignificant package is tested; if it is high, the SSF pin is pulled low, and the converted number is passed to the destination operands. If the SSF pin is high, the operand is passed unaltered. The SSF signal from the mostsignificant package is used as an input to all other packages to determine whether the operand is passed altered or unaltered.

Available R Bus Source Operands

			A3-	A0
	A3-A0		:	:
RF (A3-A0)	Immediate	DA Port	C3-C0	Mask

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	٠

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift	Op	era	tio	ns
-------	----	-----	-----	----

ALU	MQ	
None	None	

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Carries result of sign bit test from MSP
SIO0 SIO7 QIO0 QIO7	No No No No	Inactive Inactive Inactive Inactive
Cn	Yes	Should be programmed high for proper conversion

Status Signals

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	=	1 if input of most-significant package is 80 ₁₆
		and results in all other packages are 00 ₁₆ .
C_{n+8}	=	1 if S = 0

Convert the two's complement number in register 1 to signed magnitude representation and store the result in register 4.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	U WE	Destinatio Select SELY	n OEY	Carry-in C _n
0101 1000	xxxx	0001	X 00	0100	0	0	1	1

Example 1: Assume register file 1 holds F6D840₁₆.



Example 2: Assume register file 1 holds 0927C0₁₆.



Computes one of N-1 signed or N mixed multiplication iterations for computing an N-bit by N-bit product. Algorithms for signed and mixed multiplication using this instruction are given in section 2.3.2.

DESCRIPTION

SMULI tests SSF to determine whether the multiplicand should be added with the present partial product. The instruction evaluates

 $\begin{array}{l} F \leftarrow R \ + \ S \ + \ C_n \ if \ SSF \ = \ 1 \\ F \leftarrow S \ \qquad if \ SSF \ = \ 0 \end{array}$

A double precision right shift is performed. Bit 0 of the least-significant package of the ALU shifter is passed through $\overline{\Omega |OO-\Omega |O7}$ to bit 7 of the most-significant package of the MQ shifter; carry-out is passed to the most-significant bit of the ALU shifter.

The S bus should be loaded with the contents of an accumulator and the R bus with the multiplicand. The Y bus result should be written back to the accumulator after each iteration of UMULI. The accumulator should be cleared and the MQ register loaded with the multiplier before the first iteration.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	٠	

Recommended Destination Operands

Shift Operations

(C3-C0)	RF (B3-B0)	Y Port	ALU	MQ
•			Right	Right

Control/Data Signals

RF

Signal	User Programmable	Use
SSF	No	Indicates whether multiplicand should be added with partial product.
SIO0 SIO7	No No	Link cascaded ALU shifters.
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ</u> shifters. Output value of MSP's QIO7 is LSB of ALU shifter (inverted).
Cn	Yes	Should be programmed low.

Status Signals

ZERO	=	1 if result $= 0$
N	=	1 if MSB = 1
OVR	=	0
C _{n+8}	=	1 if carry-out



Performs the final iteration for computing an N-bit by Nbit signed product. An algorithm for signed multiplication using this instruction is given in section 2.3.2.

DESCRIPTION

SMULT tests SSF, which holds the present multiplier bit (the least-significant bit of the MQ register) to determine whether the multiplicand should be added with the present partial product. The instruction evaluates

 $\begin{array}{l} F \leftarrow \overline{R} \ + \ S \ + \ C_n \ if \ SSF \ = \ 1 \\ F \leftarrow S \ + \ 0 \qquad \qquad if \ SSF \ = \ 0 \end{array}$

with the correct sign in the product.

A double precision right shift is performed. Bit 0 of the least-significant package of the ALU shifter is passed through <u>QIO0-QIO7</u> to bit 7 of the most-significant package of the MQ shifter.

The S bus must be loaded with the contents of the register file holding the previous iteration result; the R bus must be loaded with the multiplicand. After executing SMULT, the Y bus contains the most-significant half of the product, and MQ contains the least-significant half.

Available R Bus Source Operands

			A3-A0
	A3-A0	DA Port	: : C2 C0 Mack
HE (AS-AU)	IIIIIeulate	DAFOIL	C3-CU Wask
•		•	

•

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	

Available Destination Operands RF (C3-C0) RF (B3-B0) Y Port

ALU	MQ	
Right	Right	

Control/Data Signals

•

Signal	User Programmable	Use
SSF	No	Inactive
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Input value of MSP's SIO7 is sign remainder fix (SRF).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ</u> shifters. Output value of MSP's QIO0 is LSB of ALU shifter.
Cn	Yes	Should be programmed high.

Status Signals

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	=	0
C _{n+8}	-	1 if carry-out



Tests the two most-significant bits of the MQ register. If they are the same, shifts the number to the left.

DESCRIPTION

This instruction is used to normalize a two's complement number in the MQ register by shifting the number one bit to the left and filling a zero into the LSB via the \overline{OlOO} input. Data on the S bus is added to the carry, permitting the number of shifts performed to be counted and stored in one of the register files.

The SSF pin inhibits the shift and the S bus increment whenever normalization is attempted on a number already normalized. Normalization is complete when overflow occurs.

Available R Bus Source Operands

			A3-	A0
	A3-A0		:	:
RF (A3-A0)	Immediate	DA Port	C3-C0	Mask

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•		

Available Destination Operands RF (C3-C0) RF (B3-B0) Y Port

Shift Operations

[ALU	MQ
	None	Left

Control/Data Signals

•

Signal	User Programmable	Use
SSF	No	Inhibits shift if normalization is complete.
<u>SIO0</u> SIO7	No No	Inactive Inactive
<u>QIO0</u> QIO7	No No	Link cascaded MQ shifters. $\overline{\text{QIOO}}$ fills a zero into LSB of MQ shifter.
Cn	Yes	Increments S bus (shift count) if set to one.

Status Signals

ZERO	=	1 if MQ result = 0
N	=	1 if MSB of MQ register = 1
OVR	-	1 if MSB of MQ register XOR 2nd MSB = 1
C _{n+8}	=	1 if carry-out = 1



Normalize the number in the MQ register, storing the number of shifts in register 3.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	۲ WE	Destinatio Select SELY	on OEY	Carry-in C _n
0010 0000	0011	XXXX	0 XX	0011	1	0	1	1

Assume register file 3 holds 000003_{16} and MQ register holds $36D84E_{16}.$

Operand:		Most Significant Package	Next Most Significant Package	Least Significant Package	
	Source	0011 0110	1101 1000	0100 1110	$MQ \ shifter \leftarrow MQ \ register$
	Destination	0110 1101	1011 0000	1001 1100	MQ register \leftarrow MQ shift result
Count:		[]	[]	[]	
	Source	0000 0000	0000 0000	0000 0011	S ← RF(3)
	Destination	0000 0000	0000 0000	0000 0100	$RF(3) \leftarrow S + C_n$

Performs arithmetic right shift on result of ALU operation specified in lower nibble of instruction field.

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is shifted one bit to the right. The sign bit of the most-significant package is retained if the ALU calculation does not produce an overflow. If an overflow condition occurs, the sign bit is inverted. Bit 0 is passed through SIO0-SIO7 to bit 7 of the next-most-significant package. Bit 0 of the least-significant package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y. If SSF is low, F will be passed unaltered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
Arithmetic Right	None

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shifted output if high or floating; passes ALU result if low.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of LSP's SIO0 is LSB of ALU (inverted).
<u>0100</u> 0107	No No	Inactive Inactive
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithme	atic instruction specified in I3-I0:	
ZERO	= 1 if result $=$ 0	
N	= 1 if MSB of result = 1	
	= 0 if MSB of result = 0	
OVR	= 1 if signed arithmetic overflow	
C _{n + 8}	= 1 if carry-out condition	
If logic in	struction specified in I3-I0:	
ZERO	= 1 if result $=$ 0	
Ν	= 1 if MSB of result = 1	
	= 0 if MSB of result = 0	
OVR	= 0	
Cn+8	= 0	

 $^{+}$ C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.





Perform the computation A = (A + B)/2, where A and B are single-precision two's complement numbers. Let A be residing in register 1 and B be input via the DB bus.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	T WE	Destinatio Select SELY	on OEY	Carry-in C _n
0000 0001	0001	XXXX	0 10	0001	0	0	1	0

Assume register file 1 holds $08C618_{16}$ and DB bus holds 007530_{16} .

	Most Significant Package	Next Most Significant Package	Least Significant Package	
Source	0000 1000	1100 0110	0001 1000	R ← RF(1)
Source	0000 0000	0111 0101	0011 0000	S ← DB bus
Intermediate Result	0000 1001	0011 1011	0100 1000	ALU Shifter $\leftarrow R + S + C_n$
Destination	0000 0100	1001 1101	1010 0100	$RF(1) \leftarrow ALU shift result$



Performs arithmetic right shift on MQ register (LSH) and result of ALU operation specified in lower nibble of instruction field (MSH).

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is used as the upper half of a double precision word; the contents of the MQ register as the lower half.

The contents of the ALU are shifted one bit to the right. The sign bit of the most-significant package is retained if the ALU operation does not produce an overflow. If an overflow condition occurs, the sign bit is inverted. Bit 0 is passed through $\overline{SIO0}$ - $\overline{SIO7}$ to bit 7 of the next-most-significant package. Bit 0 of the least-significant package is passed through $\overline{QIO0}$ - $\overline{QIO7}$ to bit 7 of the most-significant package of the MQ register. Bit 0 of the MQ register's most-significant package is passed through $\overline{QIO0}$ - $\overline{QIO7}$ to bit 7 of the most-significant package of the MQ register. Bit 0 of the MQ register's most-significant package is passed through $\overline{QIO0}$ - $\overline{QIO7}$ to bit 7 of the next-most-significant package. Bit 0 of the MQ register's least significant package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y and the MQ register. If SSF is low, F will be passed unaltered, and the MQ register will not be changed.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
Arithmetic Right	Arithmetic Right

Available Destination Operands

ALU Shifter		
RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result and retains MQ register if low.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of LSP's SIO0 is LSB of MQ shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ</u> shifters. Output value of LSP's QIO0 is LSB of ALU shifter (inverted).
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0:

 $\begin{array}{rcl} ZERO &=& 1 \mbox{ if result }=& 0 \\ N &=& 1 \mbox{ if MSB of result }=& 1 \\ &=& 0 \mbox{ if MSB of result }=& 0 \\ OVR &=& 1 \mbox{ if signed arithmetic overflow} \\ C_{n+8} &=& 1 \mbox{ if carry-out condition} \end{array}$

If logic instruction specified in I3-I0:

ZERO	=	1 if result = 0
N	=	1 if MSB of result = 1
		0 if MSB of result = 0
OVR	==	0
C_{n+8}	=	0

 $^{+}$ C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



(CRU) SERIAL DATA OUT

*

Perform the computation A = (A + B)/2, where A and B are two's complement numbers. Let A be a double precision number residing in register 1 (MSH) and MQ (LSH). Let B be a single precision number which is input through the DB bus.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	U WE	Destinatio Select SELY	on OEY	Carry-in C _n
0001 0001	0001	XXXX	0 10	0001	0	0	1	0

Assume register file 1 holds 08C618₁₆, DB bus holds 007530₁₆, and MQ register holds 299A0F₁₆.



Performs circular right shift on result of ALU operation specified in lower nibble of instruction field.

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is shifted one bit to the right. Bit 0 of the most-significant package is passed through $\overline{SIO0}$ - $\overline{SIO7}$ to bit 7 of the next-most-significant package. Bit 0 of the least-significant package is passed through $\overline{SIO0}$ - $\overline{SIO7}$ to bit 7 of the most-significant package.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y. If SSF is low, F will be passed unaltered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
Circular Right	None

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result if low.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of LSP's SIO0 is LSB of ALU (inverted).
<u>0100</u> 0107	No No	Inactive Inactive
C _n	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0:

[†] C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



Perform a circular right shift of register 6 and store the result in register 1.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	Destir Sel WE SE	ation ect LY OEY	Carry-in C _n
1000 0110	0110	XXXX	0 XX	0001	0 0	1	0

Assume register file 6 holds 88C618₁₆.



Performs circular right shift on MQ register (LSH) and result of ALU operation specified in lower nibble of instruction field (MSH).

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is used as the upper half of a double precision word; the contents of the MQ register as the lower half.

The contents of the ALU and MQ shifters are rotated one bit to the right. Bit 0 of the most-significant package's ALU shifter is passed through SIO0-SIO7 to bit 7 of the nextmost-significant package. Bit 0 of the least-significant package is passed through QIO0-QIO7 to bit 7 of the mostsignificant package of the MQ register. Bit 0 of the leastsignificant package is passed through SIO0-SIO7 to bit 7 of the most-significant package's ALU.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y and the MQ register. If SSF is low, F will be passed unaltered, and the MQ register will not be changed.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
Circular Right	Circular Right

Available Destination Operands ALU Shifter:

RF (C3-C0)	RF (B3-B0)	Y-Port
•		•

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result and retains MQ register if low.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of LSP's SIO0 is LSB of MQ shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ</u> shifters. Output value of LSP's QIO0 is LSB of ALU shifter (inverted).
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0: ZERO = 1 if result = 0 N = 1 if MSB of result = 1 = 0 if MSB of result = 0 OVR = 1 if signed arithmetic overflow $C_{n+8} = 1$ if carry-out condition If logic instruction specified in I3-I0: ZERO = 1 if result = 0 N = 1 if MSB of result = 1 = 0 if MSB of result = 0 OVR = 0 $C_{n+8} = 0$

 $^{+}$ C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



Perform a circular right double precision shift of the data in register 6 (MSH) and MQ (LSH), and store the result back in register 5 and the MQ register.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	C WE	Destinatio Select SELY	n OEY	Carry-in C _n
1001 0110	0110	XXXX	0 XX	0110	0	0	1	0

Assume register file holds 88C618₁₆ and MQ register holds A99AOF₁₆.



Performs logical right shift on result of ALU operation specified in lower nibble of instruction field.

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is shifted one bit to the right. A zero is placed in bit 7 of the most-significant package unless SIO7 is programmed low; this will force the sign bit to one. Bit 0 of the most-significant package is passed through SIO0-SIO7 to bit 7 of the next-most-significant package. Bit 0 of the least-significant package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y. If SSF is low, F will be passed unaltered.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
Logical Right	None

Available Destination Operands ALU Shifter:

	•	
RF (C3-C0)	RF (B3-B0)	Y-Port
•		٠

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result if low.
<u>SIO0</u> SIO7	No Yes	Link cascaded ALU shifters. SIO7 fills a zero in MSB of ALU shifter if high or floating; sets MSB to one if low.
<u>0100</u> 0107	No No	Link c <u>asca</u> ded MQ shifters. Output of LSP's QIO0 is LSB of ALU shifter (inverted).
Cn	No	Inactive

* C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

DATA FLOW

Perform a logical right single precision shift on data on the DA bus, and store the result in register 1.

Instruction Code I7-I0	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	END Fill SIO7	Destination Address C3-C0	[WE	Destination Select SELY	n OEY	Carry-in C _n
0010 0110	XXXX	XXXX	1 XX	1	0001	0	0	1	0

Assume DA bus holds A8C61516.



Performs logical right shift on MQ register (LSH) and result of ALU operation specified in lower nibble of instruction field (MSH).

DESCRIPTION

The result of the ALU operation specified in instruction bits I3-I0 is used as the upper half of a double precision word; the contents of the MQ register as the lower half.

The contents of the ALU are shifted one bit to the right. A zero is placed in the sign bit of the most-significant package unless SIO7 is programmed low; this will force the sign bit to one. Bit 0 of the most-significant package's ALU is passed through SIO0-SIO7 to bit 7 of the next-most-significant package. Bit 0 of the least-significant package is passed through QIO0-QIO7 to bit 7 of the most-significant package of the MQ register. Bit 0 of the MQ register's most-significant package is passed through QIO0-QIO7 to bit 7 of the MQ register's most-significant package is passed through QIO0-QIO7 of the next-most-significant package. Bit 0 of the least-significant package is passed through QIO0-QIO7 of the next-most-significant package. Bit 0 of the least-significant package is dropped.

The shift may be made conditional on SSF. If SSF is high or floating, the shift result will be sent to Y and the MQ register. If SSF is low, F will be passed unaltered, and the MQ register will not be changed.

* A list of ALU operations that can be used with this instruction is given on page 2-9.

Shift Operations

ALU Shifter	MQ Shifter
Logical Right	Logical Right

Available Destination Operands

ALU Shifter:								
RF (C3-C0)	RF (B3-B0)	Y-Port						
•		•						

Control/Data Signals

Signal	User Programmable	Use
SSF	Yes	Passes shift result if high or floating; passes ALU result and retains MQ register if low.
<u>SIO0</u> SIO7	No Yes	Link cascaded ALU shifters. SIO7 fills a zero in MSB or ALU shifter if high or floating; sets MSB to one if low.
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ</u> shifters. Output value of LSP's QIO0 is LSB of ALU shifter (inverted).
Cn	No	Affects arithmetic operation specified in bits I3-I0 of instruction field.

Status Signals†

If arithmetic instruction specified in I3-I0:

 $\begin{array}{rcl} {\sf ZERO} &=& 1 \mbox{ if result} = 0 \\ {\sf N} &=& 1 \mbox{ if MSB of result} = 1 \\ &=& 0 \mbox{ if MSB of result} = 0 \\ {\sf OVR} &=& 1 \mbox{ if signed arithmetic overflow} \\ {\sf C}_{n+8} &=& 1 \mbox{ if carry-out condition} \end{array}$

If logic instruction specified in I3-I0:

ZERO	=	$1 ext{ if result} = 0$
N	=	1 if MSB of result = 1
	=	0 if MSB of result $= 0$
OVR	=	0
C_{n+8}	=	0

 $^{+}$ C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.



Perform a logical right double precision shift of the data in register 1 (MSH) and MQ (LSH), filling a one into the mostsignificant bit, and store the result back in register 1 and the MQ register.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	END Fill SIO7	Destination Address C3-C0	I WE	Destinatio Select SELY	n OEY	Carry-in C _n
0011 0110	xxxx	0001	X 00	0	0001	0	0	1	0

Assume register file 1 holds A8C615₁₆ and MQ register holds A99AOE₁₆.



Subtracts four-bit immediate data on A3-A0 with carry from S-bus data.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
	٠		

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
٠	•	•

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift	Operations
-------	------------

ALU	MQ
None	None

Control/Data Signals

Signal	User Programmable	Use
SSF SIO0 SIO7 QIO0 QIO7	No No No No	Inactive Inactive Inactive Inactive Inactive
C _n	Yes	Two's complement subtraction if programmed high.

Status Signals

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	=	1 if arithmetic signed overflow
C_{n+8}	=	1 if carry-out $= 1$

DESCRIPTION

Immediate data in the range 0 to 15, supplied by the user on A3-A0, is inverted and added with carry to S.

Subtract the value 12 from data on the DB bus, and store the result in register file 1.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0		Destinatio Select SELY	n OEY	Carry-in C _n
0111 1000	1100	XXXX	X 10	0001	0	0	1	1

Assume bits A3-A0 hold C_{16} and DB bus holds 000100_{16} .



Subtracts data on the R bus from S with carry.

DATA FLOW



DESCRIPTION

Data on the R bus is subtracted with carry from data on the S bus. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (17-14) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0) DB Port MQ Register

Available I	De	stination O	perands
BE 102 CO	"	RE (82-80)	V Port

Shift Operation

ALU	MQ
•	•

Control/Data Signals

.

	User	
Signal	Programmable	Use
SSF	No	Affect shift instructions programmed
SIO0	No	in bits I7-I4 of instruction field.
SI07	No	
<u>QIO0</u>	No	
QI07	No	
C _n	Yes	Two's complement subtraction if
		programmed high.

.

Status Signals†

ZERO	=	1 if result = 0
N		1 if MSB = 1
OVR	=	1 if signed arithmetic overflow
C _{n+8}	=	1 if carry-out

 † C_{n + 8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

Subtract data in register 1 from data on the DB bus, and store the result in the MQ register.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	(WE	Destinatio Select SELY	n OEY	Carry-in C _n
1110 0010	0001	xxxx	0 10	XXXX	0	х	х	1

Assume register file 1 holds $0084D0_{16}$ and DB bus holds $00C350_{16}.$

.



Subtracts data on the S bus from R with carry.

DATA FLOW



DESCRIPTION

Data on the S bus is subtracted with carry from data on the R bus. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (I7-I4) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		٠

Shift Operations

ALU	MQ
٠	٠

Control/Data Signals

Signal	User Programmable	Use
<u>SSF</u> <u>SIO0</u> <u>SIO7</u> <u>QIO0</u> QIO7	No No No No	Affect shift instructions programmed in bits I7-I4 of instruction field.
Cn	Yes	Two's complement subtraction if programmed high.

Status Signals[†]

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	==	1 if signed arithmetic overflow
C_{n+8}	=	1 if carry-out

[†] C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

Subtract data on the DB bus from data in register 1, and store the result in the MQ register.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	[WE	Destinatio Select SELY	n OEY	Carry-in C _n
1110 0011	0001	XXXX	0 10	XXXX	1	х	х	1

Assume register file 1 holds $0084D0_{16}$ and DB bus holds $00C350_{16}$.


Tests bits in selected bytes of S-bus data for zeros using mask in C3-C0::A3-A0.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
			•

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	•

Control/Data Signals

	User	
Signal	Programmable	Use
SSF	No	Inactive
SIOO	Yes	Byte-Select
SIO7	No	Inactive
Q100	No	Inactive
Q107	No	Inactive
C _n	No	Inactive

Status Signals

ZERO	=	1 if result (selected bytes) = Pass
N	=	0
OVR	=	0

 $|C_{n+8}| = 0$

DESCRIPTION

The S bus is the source word for this instruction. The source word is passed to the ALU, where it is compared to an 8-bit mask, consisting of a concatenation of the C3-C0 and A3-A0 address ports (C3-C0::A3-A0). The mask is input via the R bus. The test will pass if the selected byte has zeros at all bit locations specified by the ones of the mask. Bytes are selected by programming SIO0 low. Test results are indicated on the ZERO output, which goes to one if the test passes and SIO0 is low. If SIO0 is high, a zero will be output on the ZERO pin. The write enable pin (WE) is internally disabled during this instruction.

38

EXAMPLE (assumes a 24-bit cascaded system)

Test bits 7, 6 and 5 of bytes 0 and 2 of data in register 3 for zeros.

Instruction Code I7-I0	Mask (LSH) A3-A0	Operand and Destination Address B3-B0	Mask (MSH) C3-C0	Operand Select EA EB1-EB0	Byte Select SIO0	(WE	Destinatio Select SELY	on OEY	Carry-in C _n
0011 1000	0000	0011	1110	X 00	010	x	х	х	х

Assume register file 3 holds 1CD003₁₆.



 \dagger n = nth package

Tests bits in selected bytes of S-bus data for ones using mask in C3-C0::A3-A0.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
			•

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register		
•	•	•		

Control/Data Signals

	User	
Signal	Programmable	Use
SSF	No	Inactive
SIO0	Yes	Byte-Select
SI07	No	Inactive
0100	No	Inactive
Q107	No	Inactive
Cn	No	Inactive

Status Signals

ZERO	=	1 if result (selected bytes) = Pass
N	=	0
OVR	=	0
Cn+8	=	0

DESCRIPTION

The S bus is the source word for this instruction. The source word is passed to the ALU, where it is compared to an 8-bit mask, consisting of a concatenation of the C3-C0 and A3-A0 address ports (C3-C0::A3-A0). The mask is input via the R bus. The test will pass if the selected byte has ones at all bit locations specified by the ones of the mask. Bytes are selected by programming SIO0 low. Test results are indicated on the ZERO output, which goes to one if the test passes and SIO0 is low. If SIO0 is high, a zero will be output on the ZERO pin. The write enable pin (WE) is internally disabled during this instruction.

EXAMPLE (assumes a 24-bit cascaded system)

Test bits 7, 6 and 5 of bytes 1 and 2 of register 3 for ones.

Instruction Code I7-I0	Mask (LSH) A3-A0	Operand and Destination Address B3-B0	Mask (MSH) C3-C0	Operand Select EA EB1-EB0	Byte Select SIO0	I WE	Destinatio Select SELY	on OEY	Carry-in C _n
0010 1000	0000	0011	1110	X 00	0001	X	х	х	х

Assume register file 3 holds 1CF003₁₆.



 \dagger n = nth package

Performs one of N-2 iterations of nonrestoring unsigned division by a test subtraction of the N-bit divisor from the 2N-bit dividend. A description of nonrestoring unsigned division and an algorithm using this instruction are given in section 2.3.1.

DESCRIPTION

UDIVI performs a test subtraction of the divisor from the dividend to generate a quotient bit. The test subtraction may pass or fail and is corrected in the subsequent instruction if it fails. Similarly a failed test from the previous instruction is corrected during evaluation of the current UDIVI instruction.

The R bus must be loaded with the divisor, the S bus with the most-significant half of the result of the previous instruction (UDIVI during iteration or UDIVIS at the beginning of iteration). The least-significant half of the previous result is in the MQ register.

UDIVI tests SSF (used to signal pass/fail of previous test) and then evaluates

 $\begin{array}{l} \mathsf{F} \leftarrow \mathsf{R} + \mathsf{S} & \text{if SSF} = \mathsf{0} \\ \mathsf{F} \leftarrow \overline{\mathsf{R}} + \mathsf{S} + \mathsf{C}_{\mathsf{n}} & \text{if SSF} = \mathsf{1}. \end{array}$

A double precision left shift is performed; bit 7 of the most-significant package of the MQ shifter is transferred through $\overline{SIO7}$ - $\overline{SIO0}$ to bit 1 of the least-significant package of the ALU shifter. Bit 7 of the most-significant package of the ALU shifter is lost. The unfixed quotient bit is circulated into the least-significant bit of MQ through $\overline{QIO7}$ - $\overline{QIO0}$.

Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	

Recommended Destination

Operands			Shift Operations		
RF (C3-C0)	RF (B3-B0)	Y Port	ALU	MQ	
•			Left	Left	

Control/Data Signals

	User	
Signal	Programmable	Use
SSF	No	Preserves result of test subtraction for next instruction.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of MSP's SIO7 is MSB of MQ shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ</u> shifters. Output value of MSP's QIO7 is unfixed quotient bit (MQF).
Cn	Yes	Should be programmed high.

Status Signals

ZERO	=	1 if intermediate result = 0
N	=	0
OVR	=	0 '
C_{n+8}	=	1 if carry-out



Computes the first quotient bit of nonrestoring unsigned division. A description of nonrestoring unsigned division and an algorithm using this instruction are given in section 2.3.1.

DESCRIPTION

UDIVIS computes the first quotient bit during nonrestoring unsigned division by subtracting the divisor from the dividend. The resulting remainder due to subtraction may be negative; SSF is used to signal the subsequent UDIVI instruction to restore the remainder during the next subtraction.

The R bus must be loaded with the divisor and the S bus with the most-significant half of the dividend. The result on the Y bus should be loaded back into the register file for use in the next instruction. The least-significant half of the dividend is in the MQ register.

UDIVIS computes

$$F \leftarrow \overline{R} + S + C_n$$

A double precision left shift is performed; bit 7 of the most-significant package of the MQ shifter is transferred through SIO7-SIO0 to bit 0 of the least-significant package of the ALU shifter. Bit 7 of the most-significant package of the ALU shifter is lost. The unfixed quotient bit is circulated into the least-significant bit of MQ through QIO7-QIO0.

Available R Bus Source Operands

			A3-A0
	A3-A0		: :
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Registe
•	•	

Recommended Destination

operatios			Shint Operation	10115	
RF (C3-C0)	RF (B3-B0)	Y Port	ALU	MQ	_
•			Left	Left	

Shift Operations

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Preserves result of test subtraction for next instruction.
<u>SIO0</u> SIO7	No No	Link cascaded <u>ALU</u> shifters. Output value of MSP's SIO7 is MSB of MQ shifter (inverted).
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is unfixed quotient bit (MQF).
Cn	Yes	Should be programmed high.

Status Signals

ZERO	=	1 if intermediate result $= 0$
N	=	0
OVR	=	1 if divide overflow
C_{n+8}	=	1 if carry-out



Solves the final quotient bit during nonrestoring unsigned division. A description of nonrestoring unsigned division and an algorithm using this instruction are given in section 2.3.1.

DESCRIPTION

UDIVIT performs the final subtraction of the divisor from the remainder during nonrestoring signed division. UDIVIT is preceded by N-1 iterations of UDIVI, where N is the number of bits in the dividend.

The R bus must be loaded with the divisor; the S bus must be loaded with the most-significant half of the result of the last UDIVI instruction. The least-significant half lies in the MQ register. The Y bus result must be loaded back into the register file for use in the subsequent DIVRF instruction.

UDIVIT tests SSF (used to signal pass/fail of previous test) and evaluates

 $\begin{array}{lll} Y \leftarrow R \ + \ S & \text{if SSF} \ = \ 0 \\ Y \leftarrow \overline{R} \ + \ S \ + \ C_n \ \text{if SSF} \ = \ 1. \end{array}$

The contents of the MQ register are shifted one bit to the left; the unfixed quotient bit is circulated into the leastsignificant bit through $\overline{\Omega | O7}$ - $\overline{\Omega | O0}$.

SSF is used to indicate to all slices whether the remainder must be corrected in the subsequent instruction.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ	Register
•	•		

Recommended Destination Operands

Shift Operations RF (C3-C0) RF (B3-B0) Y Port

ALU	MQ
None	Left

Control/Data Signals

٠

Signal	User Programmable	Use
SSF	No	Carries result of remainder correction test.
<u>SIO0</u> SIO7	No No	Inactive Inactive
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ s</u> hifters. Output value of MSP's QIO7 is unfixed quotient bit (MQF).
Cn	Yes	Should be programmed high.

Status Signals

ZERO	=	1 if intermediate result $= 0$
N	=	0
OVR	=	0
-		

 $C_{n+8} = 1$ if carry-out



Performs one of N unsigned multiplication iterations for computing an N-bit by N-bit product. An algorithm for unsigned multiplication using this instruction is given in section 2.3.1.

DESCRIPTION

UMULI tests SSF to determine whether the multiplicand should be added with the present partial product. The instruction evaluates

 $\begin{array}{l} F \leftarrow R \ + \ S \ + \ C_n \ if \ SSF \ = \ 1 \\ F \leftarrow S \ + \ C_n \ if \ SSF \ = \ 0. \end{array}$

A double precision right shift is performed. Bit 0 of the least-significant package of the ALU shifter is passed through QIO0-QIO7 to bit 7 of the most-significant package of the MQ shifter; carry-out is passed to the most-significant bit of the ALU shifter.

The S bus should be loaded with the contents of an accumulator and the R bus with the multiplicand. The Y bus result should be written back to the accumulator after each iteration of UMULI. The accumulator should be cleared and the MQ register loaded with the multiplier before the first iteration.

Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Recommended S Bus Source Operands

RF (B3-B0)	DB Port	MQ Registe
•	•	

Recommended Destination

 Operands
 Shift Operations

 RF (C3-C0)
 RF (B3-B0)
 Y Port
 ALU
 MQ

 •
 Right
 Right

Control/Data Signals

Signal	User Programmable	Use
SSF	No	Holds LSB of MQ.
<u>SIO0</u> SIO7	No No	Link cascaded A <u>LU</u> shifters. Input value of MSP's SIO7 is carry-out.
<u>QIO0</u> QIO7	No No	Link cascaded <u>MQ</u> shifters. Output value of MSP's QIO7 is LSB of ALU shifter (inverted).
Cn	Yes	Should be programmed low.

Status Signals†

ZERO	=	1 if result $= 0$
N	=	1 if MSB = 1
OVR	=	0
C _{n+8}	=	1 if carry-out

† Valid only on final execution of multiply iteration



Evaluates the logical expression R XOR S.

DATA FLOW



Available R Bus Source Operands

			A3-A0
	A3-A0		::
RF (A3-A0)	Immediate	DA Port	C3-C0 Mask
•		•	

Available S Bus Source Operands

RF (B3-B0)	DB Port	MQ Register
•	•	٠

Available Destination Operands

RF (C3-C0)	RF (B3-B0)	Y Port
•		•

Shift Operations

ALU	MQ		
٠	٠		

Control/Data Signals

Signal	User Programmable	Use
<u>SSF</u> <u>SIO0</u> <u>SIO7</u> <u>QIO0</u> QIO7	No No No No	Affect shift instructions programmed in bits I7-I4 of instruction field.
Cn	No	Inactive

Status Signals†

ZERO	=	1 if result = 0
N	=	1 if MSB = 1
OVR	=	0
C _{n+8}	=	0

[†] C_{n+8} is ALU carry out and is evaluated before shift operation. ZERO and N (negative) are evaluated after shift operation. OVR (overflow) is evaluated after ALU operation and after shift operation.

DESCRIPTION

Data on the R bus is exclusive ORed with data on the S bus. The result appears at the ALU and MQ shifters.

* The result of this instruction can be shifted in the same microcycle by specifying a shift instruction in the upper nibble (I7-I4) of the instruction field. The result may also be passed without shift. Possible instructions are listed on page 2-9.

* 9

EXAMPLE (assumes a 24-bit cascaded system)

Exclusive OR the contents of register 3 and register 5 and store the result in register 5.

Instruction Code 17-10	Operand Address A3-A0	Operand Address B3-B0	Operand Select EA EB1-EB0	Destination Address C3-C0	I WE	Destinatio Select SELY	n OEY	Carry-in C _n
1111 1001	0011	0101	0 00	0101	0	0	1	х

Assume register file 3 holds F6D84016 and register file 5 holds F6D84216.



3 'AS890 Microsequencer

3.1 Overview

The 'AS890 is a high performance microsequencer which is used in fast, low power microprogrammed processors. The bipolar device is fabricated in low voltage Schottky Transistor Logic (STL) with TTL compatible inputs and outputs.

The 14-bit device addresses 16,384 micromemory locations. Short routines which perform complex operations can be realized, especially when the 'AS888 is used as the ALU. The net result for the user is reduced hardware complexity and fewer and shorter execution cycles. Parallel independent control of onboard circuitry allows the user to merge basic operations, such as doubly nested loops, n-way branches, conditional branches and subroutine calls and returns to create complex single instructions such as Decrement and Branch on Non-Zero, Decrement and Return on Non-Zero, Decrement and Branch to A on Non-Zero Else Branch to B, or Exit Loop on Condition Code or at End of Loop.

Figure 3-1 illustrates the architecture of a typical microprogrammmed processor: the micromemory, or control store, in which the user's microprogram resides; the instruction register, which synchronizes the instructions with the system clock; the microsequencer, which computes the next address based on the instruction and the state of the system; the ALU, which processes data based on the microinstruction; and the status register, which samples the status at each instruction cycle. At the beginning of an instruction cycle, the state of the system is as follows:

- 1. The microinstruction register contains the instruction currently being executed.
- The ALU has just executed an instruction and has the current status ready at its output pins.
- 3. The status register contains the status results of the previous instruction.
- 4. The next microaddress is being generated while the current instruction is being executed.

The system shown allows many arithmetic, logical, conversion and mask/test instructions to be implemented. The 'AS890 reduces overhead in processing loops, iterations, flag tests, subroutines and interrupts. The three-port device lends itself to a number of hardware configurations to support a wide range of applications. The Y-port drives the microaddress bus and can be disabled for operations such as loading interrupt vectors. The DRA and DRB ports can be used to load or save branch addresses or loop counts from the microprogram and load, save or read branch addresses or loop counts to and from other user hardware.

Best hardware configuration is arrived at by test coding the most critical operations of the application in order to determine which of the Figure 3-1 paths are required. For example, a floating-point CPU may need to compute loop counts in the ALU (see section 5) while a real-time digital filter may be concerned with fixed loops and interrupt processing. The former will require a path between hardware and DRA or DRB, while the latter may only require a path between the instruction register and DRA or DRB.



Figure 3-1. Typical Microprogrammed Processor

3.2 Architecture

The 'AS890 block diagram is given in Figure 3-2. The chip is made up of the following components:

- 1) A 14-bit microprogram counter (MPC) consisting of a register and incrementer which generates the next sequential address
- 2) Two register/counters (RCA and RCB) for counting loops and iterations, storing branch addresses or driving external devices
- 3) A 9 \times 14 LIFO stack which allows subroutine calls and interrupts at the microprogram level and is expandable and readable by external hardware
- 4) An interrupt return register and Y output enable for interrupt processing at the microinstruction level
- 5) A Y output multiplexer by which the next address can be selected from MPC, RCA, RCB, external buses DRA and DRB, or the stack.

'AS890 control pins are summarized in Table 3-1. Those signals which typically originate from the instruction register are Y output multiplexer controls, MUX2-MUX0, which select the source of the next address; stack operation controls, S2-S0; register/counter operation controls, RC2-RC0; OSEL, which allows the stack to be read for diagnostics; DRA and DRB output enables, RAOE and RBOE; and INT, used during the first cycle of interrupt service routines to push the address in the interrupt return register address onto the stack.

	LOGIC LEVEL			
PIN NAME	HIGH	LOW		
RAOE	DRA output in high-Z state	DRA output active		
RBOE	DRB output in high-Z state	DRB output active		
YOE	Y output in high-Z state	Y output active		
ÎNT	MPC to stack	INT RT register to stack		
OSEL	Stack to DRA buffer input	RCA to DRA buffer input		
INC	Y output plus one to MPC	Y output to MPC		
MUX2-MUX0	See Table 3.2	See Table 3.2		
S2-S0	See Table 3.3	See Table 3.3		
RC2-RC0	See Table 3.4	See Table 3.4		

Table 3-1. Response to Control Inputs

Control and data signals which commonly orginate from the microinstruction and from other hardware sources include INC, which determines whether to increment the MPC; DRA and DRB, used to load or read loop counters and/or next addresses; and \overline{CC} , the condition code input. The microsequencer not increment the address if INC is off, allowing wait states and repeat until flag instructions to be implemented. If INC originates from status, repeat until flag instructions are possible.



Figure 3-2. Functional Block Diagram for 'AS890

 $\overline{\text{CC}}$ typically originates from ALU status to permit test and branch instructions. However, it must also be asserted under microprogram control to implement other instructions such as continue or loop. Therefore, $\overline{\text{CC}}$ will normally be generated by the output of a status multiplexer. In this case, whether $\overline{\text{CC}}$ is to be forced high, forced low or taken from ALU status will be determined by a status MUX select field in the microinstruction.

Control signals which generally originate from hardware are B3-B0, which can be used as a 4-bit variable to support 16- and 32-way branches; and YOE, which allows interrupt hardware to place an address on the microaddress bus.

Status from the 'AS890 is provided by ZERO, which is set at the beginning of a cycle in which either of the register/counters will decrement to zero; and STKWRN/RER, set at the beginning of the cycle in which the bottom of stack is read or in which the eighth of nine locations is written. In the latter case, STKWRN/RER remains high until the stack pointer is decremented to seven.

3.2.1 Y Output Multiplexer

Address selection is controlled by the Y output multiplexer and the RAOE and RBOE enables. Addresses can be selected from eight sources:

- 1) the microprogram counter register, used for repeat (INC off) and continue (INC on) instructions
- 2) the stack, which supports subroutine calls and returns as well as iterative loops and returns from interrupts
- 3) the DRA and DRB ports, which provide two additional paths from external hardware by which microprogram addresses can be generated
- 4) register counters RCA and RCB, which can be used for additional address storage
- 5) B3-B0, whose contents can replace the four least-significant bits of the DRA and DRB buses to support 16-way and 32-way branches
- 6) an external input onto the bidirectional Y port to support external interrupts.

Use of MUX controls to program the 'AS890 is discussed in section 3.3.

3.2.2 Microprogram Counter

The Y bus generates the next address in the microprogram. Usually the incrementer adds one to the address on the Y bus to compute next address plus one. Next address plus one is stored in the microprogram register at the beginning of the subsequent instruction cycle. During the next instruction this "continue" address will be ready at the Y output MUX for possible selection as the source of the subsequent instruction. The incrementer thus looks two addresses ahead of the address in the instruction register to set up a continue (increment by one) or repeat (no increment) address.

Selecting INC from status is a convenient means of implementing instructions that must repeat until some condition is satisfied; for example, Shift ALU Until MSB = 1 or Decrement ALU Until Zero. The MPC is also the standard path to the stack. The next address is pushed onto the stack during a subroutine call, so that the subroutine will return to the instruction following that from which it was called.

3.2.3 Register/Counters

Addresses or loop counts may be loaded directly into register/counters RCA and RCB through the direct data ports DRA13-DRA0 and DRB13-DRB0. The values stored in these registers may either be held, decremented or read. Independent control of both the registers during a single cycle is supported with the exception of a simultaneous decrement of both registers.

3.2.4 Stack

The positive-edge-triggered 14-bit address stack allows up to nine levels of nested calls or interrupts and can be used to support branching and looping. Six stack operations are possible:

- 1) reset, which pulls all Y outputs low and clears the stack pointer and read pointer
- 2) clear, which sets the stack pointer and read pointer to zero
- 3) pop, which causes the stack pointer to be decremented
- 4) push, which puts the contents of the MPC onto the stack and increments the stack pointer
- 5) read, which makes the address pointed to by the read pointer available at the DRA port
- 6) hold, which causes the address of the stack and read pointers to remain unchanged.

3.2.4.1 Stack Pointer

The stack pointer (SP) operates as an up/down counter; it increments whenever a push occurs and decrements whenever a pop occurs. Although push and pop are twoevent operations (store then increment SP, or decrement SP then read), the 'AS890 accomplishes both events within a single cycle.

3.2.4.2 Read pointer

The read pointer (RP) is provided as a tool for debugging microcoded systems. It permits a nondestructive, sequential read of the stack contents from the DRA port. This capability provides the user with a method of backtracking through the address sequence to determine the cause of overflow without affecting program flow, the status of the stack-pointer or the internal data of the stack.

3.2.4.3 Stack Warning/Read Error Pin

The STKWRN/RER pin alerts the system to a potential stack overflow or underflow condition. STKWRN/RER becomes active under two conditions. If seven of the nine stack locations (0-8) are full (the stack pointer is at 7) and a push occurs, the STKWRN/RER pin will produce a high-level signal to warn that the stack is approaching its capacity and will be full after one more push. Knowledge that overflow potential exists allows bit-slice-based systems to continuously process real-time interrupt vectors. This signal will remain high if hold, push or pop instructions occur, until the stack pointer is decremented to seven. Should a push instruction occur when the stack is full, the new address will be written over the address in stack location 8.

The user may be protected from attempting to pop an empty stack by monitoring STKWRN/RER before pop operations. A high level at this pin signifies that the last address has been removed from the stack (SP=0). This condition remains until an address is pushed onto the stack and the stack pointer is incremented to one.

3.2.5. Interrupt Return Register

Unlike the MPC register, which normally gets next address plus one, the interrupt return register simply gets next address. This permits interrupts to be serviced with zero latency, since the interrupt vector simply replaces the pending address.

The interrupting hardware disables the Y-output and jams the vector onto the microaddress bus. This event must be synchronized with the system clock. The first address of the service routine must program INT low and perform a push to put the contents of the interrupt return register on the stack.

3.3 Microprogramming the 'AS890

Microprogramming is unlike programming monolithic processors for several reasons. First, the width of the microinstuction word is only partially constrained by the basic signals required to control the sequencer. Since the main advantage of a microprogrammed processor is speed, many operations are often supported by or carried out in special purpose hardware. Lookup tables, extra registers, address generators, elastic memories and data acquisition circuits may also be controlled by the microinstruction. The number of slices in the ALU is user defined, which makes the microinstruction width even more application dependent. Types of instructions resulting from manipulation of the sequencer's basic controls are discussed below, followed by examples of some commonly used instructions in section 3.4.

The following abbreviations are used in the tables in this section:

BR A	Y ← DRA
BR A'	Y ← DRA′
BR B	Y ← DRB
BR B'	Y ← DRB′
BR S	Y ← STK
CALL A	$Y \leftarrow DRA; STK \leftarrow MPC; SP \leftarrow SP + 1$
CALL B	$Y \leftarrow DRB; STK \leftarrow MPC; SP \leftarrow SP + 1$
CALL A'	$Y \leftarrow DRA'$; STK $\leftarrow MPC$; SP \leftarrow SP + 1
CALL B'	$Y \leftarrow DRB'$; STK $\leftarrow MPC$; SP \leftarrow SP + 1
CALL S	$Y \leftarrow STK; STK \leftarrow MPC; SP \leftarrow SP + 1$
CLR SP/RP	$SP \leftarrow 0; RP \leftarrow 0$
CONT/RPT	$Y \leftarrow MPC + 1$ if INC = H; $Y \leftarrow MPC$ if INC = L
DRA	Bidirectional data port (can be loaded externally or from RCA)
DRA'	DRA13-DRA 4::B3-B0
DRB	Bidirectional data port (can be loaded externally or from RCB)
DRB'	DRB13-DRB4::B3-B0
MPC	Microprogram counter
POP	SP ← SP − 1
PUSH	STK \leftarrow MPC; SP \leftarrow SP + 1
RCA	Register/counter A
RCB	Register/counter B
READ	$Y \leftarrow STK; RP \leftarrow RP - 1$
RESET	$Y \leftarrow 0$; SP $\leftarrow 0$; RP $\leftarrow 0$
RP	Read pointer
SP	Stack pointer
STK	Stack

3.3.1 Address Selection

Y-output multiplexer controls, MUX2-MUX0, select one of eight three-source branches as shown in Table 3-2. The state of \overline{CC} and ZERO determine which of the three sources is selected as the next address. ZERO is set at the beginning of any cycle in which one of the register/counters will decrement to zero.

By programming \overline{CC} high or low without decrementing registers, only one outcome is possible; thus "unconditional" branches or continues can be implemented by forcing the condition code. Alternatively, \overline{CC} can be selected from status, in which case Branch A on Condition Code Else Branch B instructions are possible, where A and B are the address sources determined by MUX2-MUX0. Decrement and Branch on Non-Zero instructions, creating loops that repeat until a terminal count is reached, can be implemented by programming \overline{CC} low and decrementing a register/counter. If \overline{CC} is selected from status and registers are decremented, more complex instructions such as Exit on Condition Code or End of Loop, are possible.

When MUX2-MUX0 = HLH, the B3-B0 inputs can replace the four least-significant bits of DRA or DRB to create 16-way branches, or when \overline{CC} is based on status, 32-way branches.

MUX		Y-OUTPUT SOURCE		
CONTROL	RESET		= L	
MUX2-0		ZERO = L	ZERO = H	СС = п
XXX	Yes	All Low	All Low	All Low
LLL	No	STК	MPC	DRA
LLH	No	STK	MPC	DRB
LHL	No	STK	DRA	MPC
LHH	No	STK	DRB	MPC
HLL	No	DRA	MPC	DRB
HLH	No	DRA' [†]	MPC	DRB ^{7‡}
HHL	No	DRA	STK	MPC
ннн	No	DRB	STK	MPC

Table 3-2. Y Output Control

[†]DRA13 – DRA4::B3-B0 [‡]DRB13 – DRB4::B3-B0

3.3.2 Stack Controls

As in the case of the MUX controls, each stack control coding is a three-way choice based on \overline{CC} and ZERO (See Table 3-3). This allows push, pop or hold stack operations to occur in parallel with the aforementioned branches. A subroutine call is accomplished by combining a branch and push, while returns result from coding a branch to stack with a pop.

Combining stack and MUX controls with status and register decrements permits even greater complexity, for example, Return on Condition Code or End of Loop; Call A on Condition Code Else Branch to B; Decrement and Return on Non-Zero; Call 16-Way.

Diagnostic stack dumps are possible using Read (S2-S0 = HHH), while asserting OSEL.

STACK		STACK OPERATION			
CONTROL	OSEL		= L		
S2-S0		ZERO = L	ZERO = H	UU = H	
LLL	х	Reset/Clear	Reset/Clear	Reset/Clear	
LLH	Х	Clear SP/RP	Hold	Hold	
LHL	x	Hold	Рор	Рор	
LHH	x	Рор	Hold	Hold	
HLL	x	Hold	Push	Push	
HLH	x	Push	Hold	Hold	
HHL	x	Push	Hold	Push	
ННН	н	Read	Read	Read	
ннн	L	Hold	Hold	Hold	

Table 3-3. Stack Control

3.3.3 Register Controls

Unlike stack and MUX control, register control is not dependent upon \overline{CC} and ZERO. Registers can be independently loaded, decremented or held using register control inputs R2-R0 (see Table 3-4). All combinations are supported with the exception of simultaneous register decrements. The register control inputs can be used to store branch address and loop counts and to decrement loop counts to facilitate the complex branching instructions described above.

The contents of RCA are accessible to the DRA port when OSEL is low and the output bus is enabled by RAOE being low. Data from RCB is available when DRB is enabled by RBOE being low.

REGISTER CONTROL RC2-RC0	REG A	REG B
LLL	Hold	Hold
LLH	Decrement	Hold
LHL	Load	Hold
LHH	Decrement	Load
HLL	Load	Load
HLH	Hold	Decrement
HHL	Hold	Load
ннн	Load	Decrement

Table 3-4. Register Control

3.3.4. Continue/Repeat Instructions

The most commonly used instruction is a continue or microprogram counter advance, implemented by selecting MPC at the Y output MUX and forcing INC high. If MPC is selected and INC is off, the instruction will simply be repeated.

A repeat instruction can be implemented in two ways. A programmed repeat (INC forced low) may be useful in generating wait states, for example, wait for interrupt. A conditional repeat (INC originates from status) may be useful in implementing Do While operations. Several bit patterns in the MUX control field of the microinstruction will place MPC on the microaddress bus; these are summarized in Table 3-5.

	62.60	005	INSTRUCTION
	32-30	USEL	$\overline{CC} = H$
HHL	ннн	L	CONT/RPT
HHL	LHL	х	CONT/RPT: POP
HHL	HLL	Х	CONT/RPT: PUSH
HHL	LHH	Х	CONT/RPT
HHL	LLH	Х	CONT/RPT
HHL	ННН	н	CONT/RPT: READ
ннн	ННН	L	CONT/RPT
ннн	LHL	Х	CONT/RPT: POP
ннн	HLL	Х	CONT/RPT: PUSH
ннн	LHH	Х	CONT/RPT
ННН	LLH	Х	CONT/RPT
ннн	ННН	н	CONT/RPT: READ
LHL	ННН	L	CONT/RPT
LHH	ННН	L	CONT/RPT
LHL	LHL	Х	CONT/RPT: POP
LHH	LHL	Х	CONT/RPT: POP
LHL	HLL	Х	CONT/RPT: PUSH
LHH	HLL	Х	CONT/RPT: PUSH
LHL	LLH	Х	CONT/RPT
LHH	LLH	Х	CONT/RPT
LHL	ННН	н	CONT/RPT: READ
LHH	ННН	н	CONT/RPT: READ

Table 3-5. Continue/Repeat Encodings

3.3.5 Branch Instructions

A branch or jump to a given microaddress can also be coded several ways. RCA, DRA, RCB, DRB and STK are possible sources for branch addresses (see Table 3-2). Branches to register or stack are useful whenever the branch address could be stored to reduce overhead.

The simplest branches are to DRA and DRB, since they require only one cycle and the branch address is supplied in the microinstruction. Use of registers or stack require an initial load cycle (which may be combined with a preceding instruction), but may be more practical when an entry point is referenced over and over throughout the microprogram, for example in error handling routines. Branches to stack or register also enhance sequencing techniques in which a branch address is dynamically computed or multiple branches to a common entry point are used, but the entry point varies according to the system state. In this case the state change would precipitate reloading the stack or register.

In order to force a branch to DRA or DRB, \overline{CC} must be programmed high or low. A branch to stack is only possible when \overline{CC} is forced low (See Table 3-2). When \overline{CC} is low, the ZERO flag is tested, and if a register decrements to zero, the branch will be transformed into a Decrement and Branch on Non-Zero instruction. Therefore registers should not be decremented during branch instructions using $\overline{CC} = 0$, unless it is certain the register will not reach terminal count.

Branch instructions are summarized in Table 3-6.

3.3.6 Conditional Branch Instructions

Perhaps the most useful of all branches is the conditional branch. The 'AS890 permits three modes of conditional branching: Branch on Condition Code; Branch 16-Way from DRA or DRB; and Branch on Condition Code 16-Way from DRA Else Branch 16-Way from DRB. This increases the versatility of the system and the speed of processing status tests because both single-bit (\overline{CC}) and four-bit status (using B3-B0) are allowed. Testing single bit status is preferred when the status can be set up and selected through a status MUX prior the conditional branch. Four-bit status allows the 'AS890 to process instructions based on Boolean status expressions, such as Branch if Overflow and Not Carry or if Zero or if Negative. It also permits true n-way branches, such as If Negative Then Branch to X Else if Overflow and Not Carry then Branch to Y. The tradeoff is speed versus program size. Since multiway branching occurs relatively infrequently in most programs, users will enjoy increased speed at a negligible cost. Table 3-7 lists conditional branching codes.

MODZ-MUX032-30OSEL $\overline{CC} = H$ HLLHHHLBR BHLLLHLXBR BHLLLHHXBR BHLLLHHXBR BHLLLHHXBR BHLLHHHHBR B' (16-way)HLHHHHLHXHLHLHHXBR B' (16-way)HLHLHHXBR B' (16-way)HLHLHHXBR B' (16-way)HLHHHHHBR B' (16-way)HLHHHHLBR ALLLHHHKBR ALLHHHHLBR ALLHHHHKBR ALLHHHHHBR ALLHHHHHBR ALLHLHHXBR ALLHHHHHBR ALLHHHHHBR ALLHHHHHBR ALLHHHHHBR AHHLHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHHHHHHBR AHHHHHHHBR AHHHHHHHBR AHHHHHHHBR AHHLHHHHBR AHHLHHHHBR AHHH		63 60	OPEI	INSTRUCTION	
HLLHHHLBR BHLLLHLXBR B: POPHLLLHHXBR BHLLLHHXBR BHLLHHHHBR B: READHLHHHHHBR B' (16-way) : POPHLHLHHXBR B' (16-way) : POPHLHLHHXBR B' (16-way) : READHLHLHHXBR A' (16-way) : READLLLHHHLBR ALLLLHLXBR B' (16-way) : READLLHHHHLBR ALLHHHHKBR BLLHHHHHBR BLLHHHHKBR ALLHHHHHBR ALLHHHHHBR ALLHHHHHBR ALLHHHHHBR ALLHHHHHBR ALLHHHHHBR AHLLHHHHBR AHHLHHHKBR AHHLHHHLBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHHBR AHHLHHH <th></th> <th>52-50</th> <th>USEL</th> <th>$\overline{CC} = H$</th>		52-50	USEL	$\overline{CC} = H$	
HLLLHLXBR B: POPHLLLHHXBR BHLLLLHXBR BHLLHHHKBR B' (16-way)HLHHHHLHXBR B' (16-way): POPHLHLHHXBR B' (16-way)HLHLLHXBR B' (16-way)HLHLHHXBR A'LLLHHHLBR ALLLLHLXBR B' (16-way): READLLLLHLXBR A'LLHHHHLBR ALLHHHHKBR BLLHHHHHBR BLLHHHHHBR ALLHHHHHBR ALLHHHHHBR A: POPLLHHHHHBR A: READLLHHHHHBR A: READLLHHHHHBR A: READLHHHHHLBR AHHLHHHLBR AHHLHHHXBR AHHLHHHXHHLHHHHHLKHHLHHHHLKHHLHHHHLKHHLHHHHLKHHLHHHHHHHLHHHHHHHLHHHHHHHLHHHHHHHHHHH	HLL	ннн	L	BR B	
HLLLHHXBR BHLLLLHXBR BHLLHHHHBR B: READHLHHHHLBR B' (16-way) : POPHLHLHLXBR B' (16-way) : POPHLHLHLXBR B' (16-way) : POPHLHLHXBR B' (16-way) : READHLHLHHXBR B' (16-way): READLLLHHHHBR B' (16-way): READLLLHHHLBR ALLLLHLXBR A: POPLLHLHLXBR BLLHLHHXBR ALLHLHHXBR ALLHHHHHBR A: READLLHHHHHBR A: READLLHHHHHBR A: READLHHHHHHBR AHHLHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHHXBR AHHLHHLXBR AHHLHHXBR AHHLHHXBR AHHLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR B: CLR SP/RPHHLHHHHBR B: READHHHHHHBR B: READHHHHHKBR B: POPHHHHHKBR B: CLR SP/RPHHHHHXBR B: READHHH	HLL	LHL	Х	BR B: POP	
HLLLLHXBR BHLLHHHHBR B: READHLHHHHLBR B' (16-way)HLHLHLXBR B' (16-way): POPHLHLHHXBR B' (16-way)HLHLHHXBR B' (16-way): READLLLHHHLBR A: POPLLLHHHLBR A: POPLLHLHLXBR B: POPLLHLHHXBR ALLHLHHXBR ALLHHHHHBR ALLHLHHXBR ALLHHHHHBR ALLHHHHHBR ALLHHHHHBR AHLHHHHHBR AHHLHHHHBR AHHLHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLHHHHBR A: READHHLHHHHBR A: READHHLHHHHBR BHHHHHBR B: POPHHLHHHHHHHHHBR B: READHHHHHHHH<	HLL	LHH	х	BR B	
HLLHHHHBR B: READHLHHHHLBR B' (16-way)HLHLHLXBR B' (16-way) : POPHLHLHHXBR B' (16-way)HLHLLHXBR B' (16-way)HLHHHHHBR B' (16-way): READLLLHHHHBR B' (16-way): READLLLHHHLBR A'LLLHHHLBR A'LLHHHHLBR A'LLHHHHKBR BLLHLHLXBR B-LLHLHLXBR A'LLHHHHHBR A'LLHHHHHBR A'HLHHHHHBR A'HHLHHHHHHLHHHHHHLHHHLHHLHHHLHHLHHHLHHLHHHLHHLHHHLHHLHHHHHHLHHHHLHHHHLHHHHLHHHHLHHHHLHHHHLHHHHLHHHHLHHHHBR A: CLR SP/RPHHLHHH <t< td=""><td>HLL</td><td>LLH</td><td>Х</td><td>BR B</td></t<>	HLL	LLH	Х	BR B	
HLHHHHLBR B' (16-way)HLHLHLXBR B' (16-way)HLHLHHXBR B' (16-way)HLHLLHXBR B' (16-way)HLHHHHHBR B' (16-way)HLHHHHLBR ALLLHHHLBR ALLLLHLXBR A: POPLLHHHHLBR BLLHLHHXBR B: POPLLHLHHXBR ALLHHHHHBR A: READLLHHHHHBR A: READLLHHHHHBR A: READLHHHHHHBR A: READLHHHHHKBR AHHLHHHLBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR A: CLR SP/RPHHLLHHXBR A: CLR SP/RPHHLHHHHBR A: READHHHHHBR B: READHHHHHKBR BHHHHHHHHHHHHBR B: POPHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH <td>HLL</td> <td>ННН</td> <td>н</td> <td>BR B: READ</td>	HLL	ННН	н	BR B: READ	
HLHLHLXBR B' (16-way) : POPHLHLHHXBR B' (16-way)HLHLLHXBR B' (16-way): READLLLHHHHBR A' (16-way): READLLLHHHLBR ALLLLHLXBR A: POPLLHLHHXBR BLLHLHHXBR BLLHLHHXBR ALLHLHHXBR ALLHLHHXBR ALLHLHHXBR ALLHLHHXBR ALLHHHHHBR A: READLLHHHHHBR A: READLLHHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR A: READHHLHHHHBR A: READHHHHHHHBR A: READHHHHHHHBR B: POPHHHHHHHHBR B: POPHHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: REA	HLH	ННН	L	BR B′ (16-way)	
HLHLHHXBR B' (16-way)HLHLLHXBR B' (16-way): READHLHHHHHBR B' (16-way): READLLLHHHLBR ALLLLHLXBR A. POPLLHLHLXBR B.LLHLHXBR B.LLHLHXBR A.LLHLHXBR A.LLHLHXBR A.LLHLHXBR A.LLHHHHHBR A.LLHHHHHBR A.HHLHHHHBR A.HHLHHHLBR A.HHLHHHLBR A.HHLHHHLBR A.HHLHHHLBR A.HHLHHHXBR A.HHLHHHXBR A.HHLHHHXBR A.HHLHHHXBR A.HHLHHHXBR A.HHLHHHXBR A.HHLHHHXBR A.HHLLHHXBR A.HHLHHHHBR A.HHLHHHHBR A.HHLHHHHBR A.HHHHHHBR A.HHHHHHBR A.HHHHHHBR A.HHHHHHHHHBR A.HHHHHHHHHHHH </td <td>HLH</td> <td>LHL</td> <td>х</td> <td>BR B' (16-way) : POP</td>	HLH	LHL	х	BR B' (16-way) : POP	
HLHLLHXBR B' (16-way)HLHHHHHBR B' (16-way): READLLLHHHLBR ALLLLHLXBR A: POPLLHLHLXBR B: POPLLHLHHXBR ALLHLHXBR ALLHLHXBR ALLHLHXBR ALLHLHXBR ALLHHHHHBR A: READLLHHHHHBR A: READLLHHHHHBR A: READHHLHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHHXBR AHHLHHHXBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR AHHLHHHKBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR A: READHHLHHHHBR A: READHHHHHHHBR A: READHHHHHHKBR B: POPHHHHHHHBR B: CLR SP/RPHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READ <td>HLH</td> <td>LHH</td> <td>х</td> <td>BR B′ (16-way)</td>	HLH	LHH	х	BR B′ (16-way)	
HLHHHHHBR B' (16-way): READLLLHHHLBR ALLLLHLXBR A: POPLLHHHHLBR BLLHLHHXBR B: POPLLLLLHXBR ALLHLHHXBR ALLHHHHHBR A: READLLHHHHHBR B: READHHLHHHHBR AHHLHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHHXBR AHHLHHHXBR AHHLHHHXBR AHHLHHHXBR AHHLHHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR A: READHHLHHHHBR A: READHHLHHHHBR B: READHHHHHHKBR BHHHHHHXBR BHHHHHHKBR BHHHHHHKBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHKBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHH <td>HLH</td> <td>LLH</td> <td>х</td> <td>BR B′ (16-way)</td>	HLH	LLH	х	BR B′ (16-way)	
LLLHHHLBR ALLLLHLXBR A: POPLLHHHHLBR BLLHLHHXBR B: POPLLLLLHXBR ALLHLLHXBR ALLHHHHHBR A: READLLHHHHHBR B: READLLHHHHHBR A: READLLHHHHHBR A: READLLHHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHHLXBR AHHLHHHKBR AHLLHHHXBR AHLLHHHXBR A: POPHLLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR A: READHHLHHHHBR A: READHHLHHHHBR B: READHHHHHHXBR BHHHHHHXBR BHHHHHHKBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READ <t< td=""><td>HLH</td><td>ННН</td><td>н</td><td>BR B' (16-way): READ</td></t<>	HLH	ННН	н	BR B' (16-way): READ	
LLLLHLXBR A: POPLLHHHHLBR BLLHLHLXBR B: POPLLLLLHXBR ALLHLHHXBR BLLLHHHHBR B: READLLHHHHHBR B: READMUX2-MUX0S2-S0OSELCC = LHHLHHHLBR AHHLLHLXBR AHHLLHLXBR AHHLHLLXBR AHHLHLLXBR AHHLHHHLBR AHHLHHHXBR AHLLHHHXBR A:HHLLHHXBR A:HHLLHHXBR A:HHLLHHXBR A:HHLLHHXBR A: CLR SP/RPHHLLHHXBR A: READHHLHHHHBR A: READHHLHHHHBR B:HHHHHHKBR BHHHHHHKBR BHHHHHHKBR B: POPHHHHHHHHBR B: READHHHHHHHBR B: READHHH<	LLL	ннн	L	BR A	
LLHHHHLBR BLLHLHLXBR B: POPLLLLLHXBR ALLHLHHXBR BLLHHHHHBR A: READMUX2-MUX0S2-S0OSELCC = LHHLHHHHBR AHHLLHLXBR AHHLLHLXBR AHHLHHHLBR AHHLHHHLBR AHHLHHHXBR AHHLHHHXBR AHHLHHHXBR AHHLLHHXBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHHLLHHXBR A: CLR SP/RPHHLHHHHBR A: READHHLHHHHBR A: READHHHHHHKBR BHHHHHHKBR BHHHHHHKBR BHHHHHHKBR BHHHHHHKBR BHHHHHHHBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR A' (16-way)HLHHHHHHSR A' (16-way)	LLL	LHL	х	BR A: POP	
LLHLHLXBR B: POPLLLLLHXBR ALLHLHHXBR BLLHHHHHBR A: READLLHHHHHBR B: READMUX2-MUX0S2-S0OSELCC = LMHLHHHLBR AHHLHHHLBR AHHLHHLXBR AHHLHLLXBR AHHLHHLXBR AHHLHHLXBR AHHLHHHLBR AHHLLHHXBR AHLLHHHXBR AHHLLHHXBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR A: READHHLHHHHBR A: READHHHHHHHBR BHHHHHHKBR BHHHHHHKBR BHHHHHHKBR BHHHHHHKBR BHHHHHHHBR BHHHHHHHBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR A' (16-way)HLHHHHHBR A' (16-way)	LLH	ннн	L	BR B	
LLLLLHXBR ALLHLLHXBR BLLLHHHHBR A: READLLHHHHHBR A: READMUX2-MUX0S2-S0OSELCC = LMHLHHHLBR AHHLHHHLBR AHHLHHHLBR AHHLHLLXBR AHHLHLLXBR AHHLHHHLBR AHLLHHHXBR AHLLHHHXBR AHHLLHHXBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR A: CLR SP/RPHHLLHHXBR A: READHHLHHHHBR A: READHHHHHHKBR BHHHHHHKBR BHHHHHHKBR BHHHHHHKBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READ <td>LLH</td> <td>LHL</td> <td>х</td> <td>BR B: POP</td>	LLH	LHL	х	BR B: POP	
LLHLLHXBR BLLLHHHHBR A: READLLHHHHHBR B: READMUX2-MUX0S2-S0OSELCC = LHHLHHHLBR AHHLLHLXBR AHHLLHLXBR AHHLHLLXBR AHLLHHHLBR AHLLHHHXBR AHLLLHLXBR AHLLLHLXBR AHLLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR A: CLR SP/RPHHLLHHHBR A: READHHLHHHHBR B: READHHLHHHKBR BHHHHHHKBR BHHHHHHKBR BHHHHHHKBR B: POPHHHLHHXBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHKBR A' (16-way)HLHHHHHBR A' (16-way)	LLL	LLH	х	BR A	
LLLHHHHBR A: READLLHHHHHBR B: READMUX2-MUX0S2-S0OSEL $\overline{CC} = L$ HHLHHHLBR AHHLLHLXBR AHHLLHLXBR AHHLHLLXBR AHHLHHHLBR AHLLLHLXBR AHLLLHHXBR AHLLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHHLLHHXBR A: CLR SP/RPHHLLHHKBR A: READHHLHHHHBR A: READHHHHHHBR A: READHHHHHHBR B: READHHHLHHXBR B: POPHHHLHHXBR B: READHHHLHHXBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	LLH	LLH	х	BR B	
LLHHHHHBR B: READMUX2-MUX0S2-S0OSEL $\overline{CC} = L$ HHLHHHLBR AHHLLHLXBR AHHLHLLXBR AHHLHHHLBR AHLLHHHXBR AHLLLHLXBR AHLLLHLXBR AHLLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHHLLHHXBR A: CLR SP/RPHHLLLHXBR A: READHHLHHHHBR A: READHHLHHHKBR B: READHHHHHHKBR BHHHHHHKBR BHHHLHHXBR BHHHHHHHBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	LLL	ннн	н	BR A: READ	
MUX2-MUX0S2-S0OSEL $\overrightarrow{CC} = L$ HHLHHHLBR AHHLLHLXBR AHHLHLLKBR AHLLHHHLBR AHLLHHHLBR AHLLLHLXBR AHLLLHLXBR AHLLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLHHXBR A: CLR SP/RPHHLLHHXBR A: READHHLHHHHBR A: READHHLHHHHBR B: POPHHLHHHHBR B: POPHHHLHHXBR B: CLR SP/RPHHHHHHHBR B: READHHHLHHXBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHLHLXHHHHHHLHLHH	LLH	ннн	н	BR B: READ	
HHLHHHLBR AHHLLHLXBR AHHLHLLXBR AHLLHHHLBR AHLLLHLXBR AHLLLHLXBR AHLLHLLXBR AHLLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLLHXBR A: CLR SP/RPHLLLLHXBR A: READHHLHHHHBR A: READHHLHHHHBR A: READHHHHHHKBR BHHHLHLXBR BHHHLHHXBR BHHHLHHXBR B: POPHHHLHHXBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHKBR B: READHHHHHHLHXHHHHHHLHHHHHHLHHHHHHLHHHHHHKHHHHHHKHH	MUX2-MUX0	S2-S0	OSEL	$\overline{CC} = L$	
HHLLHLXBR AHHLHLLKBR AHLLHHHLBR AHLLHHHLBR AHLLLHLXBR AHLLHLLXBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHLLLLHXBR A: CLR SP/RPHLLLLHXBR A: READHHLHHHHBR A: READHHLHHHHBR A: READHHHHHHKBR BHHHHHHXBR BHHHLHLXBR BHHHLHHXBR B: POPHHHLHHXBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHLHHXBR B: READHHHHHHHBR B: READHHHHHHLHLXBR A: (16-way)HLHHLHLHLXBR A' (16-way)	HHL	ннн	L	BR A	
HHLHLLXBR AHLLHHHLBR AHLLHHHLBR AHLLLHLXBR AHLLHLLXBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHHLLLHXBR A: CLR SP/RPHHLLLHXBR A: READHLLHHHHBR A: READHHLHHHHBR A: READHHLHHHHBR BHHHHHHXBR BHHHHHLXBR BHHHLHHXBR B: POPHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHKBR B: READHHHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	HHL	LHL	x	BR A	
HLLHHHLBR AHLLLHLXBR AHLLLHLXBR AHLLHLLXBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHHLLLHXBR A: CLR SP/RPHLLLLHXBR A: READHHLHHHHBR A: READHHLHHHHBR A: READHHHHHHKBR BHHHHHHXBR BHHHLHLXBR BHHHLHHXBR B: POPHHHLHHXBR B: READHHHHHHHBR B: READHHHHHHHBR B: READHHHHHHKBR B: READHHHHHHKBR A: READHHHHHHKBR B: READHHHHHHKBR B: READHHHHHHKBR A' (16-way)HLHLHLXBR A' (16-way)	HHL	HLL	X	BRA	
HLLLHLXBR AHLLHLLXBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHHLLLHXBR A: CLR SP/RPHLLLLHXBR A: READHHLHHHHBR A: READHHLHHHHBR A: READHHLHHHKBR BHHHHHHKHHHHHHKHHHHHHLHHHHHHHHHKHHHHHHHHHKHHHHHHHHHKHHH	HLL	ннн	L	BR A	
HLLHLLXBR AHHLLHHXBR A: POPHLLLHHXBR A: CLR SP/RPHHLLLHXBR A: CLR SP/RPHLLLLHXBR A: READHHLHHHHBR A: READHHLHHHHBR A: READHHHHHHKBR BHHHHHHXBR BHHHLHLXBR BHHHLHHXBR BHHHLHHXBR B: POPHHHLHHXBR B: CLR SP/RPHHHHHHHBR B: READHHHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	HLL	LHL	x	BR A	
HHLLHHXBR A: POPHLLLHHXBR A: POPHHLLLHXBR A: CLR SP/RPHLLLLHXBR A: CLR SP/RPHHLHHHHBR A: READHHLHHHHBR A: READHHHHHHLBR BHHHHHLXBR BHHHHLLXBR BHHHLHLXBR BHHHLHHXBR B: POPHHHLHHXBR B: CLR SP/RPHHHHHHHBR B: READHHHHHHHBR B: READHLHHHHKBR A' (16-way)HLHLHLXBR A' (16-way)	HLL	HLL	X	BR A	
HLLLHHXBR A: POPHHLLLHXBR A: CLR SP/RPHLLLLHXBR A: CLR SP/RPHHLHHHHBR A: READHLLHHHHBR A: READHHHHHHLBR BHHHHHHLBR BHHHLHLXBR BHHHLHLXBR BHHHLHHXBR B: POPHHHLHHXBR B: CLR SP/RPHHHHHHHBR B: READHHHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	HHL	LHH	X	BR A: POP	
HHLLLHXBR A: CLR SP/RPHLLLLHXBR A: CLR SP/RPHHLHHHHBR A: READHLLHHHHBR A: READHHHHHHLBR BHHHLHLXBR BHHHHLLXBR BHHHLHLXBR BHHHLHHXBR B: POPHHHLHHXBR B: CLR SP/RPHHHHHHHBR B: READHHHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	HLL	LHH	X	BR A: POP	
HLLLLHXBR A: CLR SP/RPHHLHHHHBR A: READHLLHHHHBR A: READHHHHHHLBR BHHHLHLXBR BHHHHLLXBR BHHHLHHXBR BHHHLHHXBR B: POPHHHLLHXBR B: CLR SP/RPHHHHHHHBR B: READHHHHHHHBR B: READHLHHHHXBR A' (16-way)HLHLHLXBR A' (16-way)	HHL	LLH	х	BR A: CLR SP/RP	
HHLHHHHBR A: READHLLHHHHBR A: READHHHHHHLBR BHHHLHLXBR BHHHHLLXBR BHHHLHHXBR B: POPHHHLLHXBR B: CLR SP/RPHHHHHHHBR B: READHHHHHHHBR B: READHLHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	HLL	LLH	X	BR A: CLR SP/RP	
HLLHHHHBR A: READHHHHHHLBR BHHHLHLXBR BHHHHLLXBR BHHHLHHXBR B: POPHHHLHHXBR B: CLR SP/RPHHHHHHHBR B: READHHHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	HHL	ННН	н	BR A: READ	
HHHHHHLBR BHHHLHLXBR BHHHHLLXBR BHHHLHHXBR B: POPHHHLHHXBR B: CLR SP/RPHHHHHHHBR B: READHLHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	HLL	ННН	н	BR A: READ	
HHHLHLXBR BHHHHLLXBR BHHHLHHXBR B: POPHHHLHHXBR B: CLR SP/RPHHHHHHHBR B: READHLHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	ннн	ннн	L	BRB	
HHHHLLXBR BHHHLHHXBR B: POPHHHLLHXBR B: CLR SP/RPHHHHHHHBR B: READHLHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	ннн	LHL	×	BRB	
HHHLHHXBR B: POPHHHLLHXBR B: CLR SP/RPHHHHHHHBR B: READHLHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	ннн	HLL	x	BRB	
HHHLLHXBR B: CLR SP/RPHHHHHHHBR B: READHLHHHHLBR A' (16-way)HLHLHLXBR A' (16-way)	ннн	LHH	x	BR B: POP	
HHH HHH H BR B: READ HLH HHH L BR A' (16-way) HLH LHL X BR A' (16-way)	ннн	LLH	x	BR B: CLR SP/RP	
HLH HHH L BR A' (16-way) HLH LHL X BR A' (16-way)	ННН	ннн	н	BR B: READ	
HLH LHL X BR A' (16-way)	HLH	ннн	L	BR A' (16-way)	
	HLH	LHL	x	BR A' (16-way)	
HIH HII X BBA' (16-way)	нн	HU	x	BB A' (16-way)	
HLH LHH X BR A' (16-way): POP	HLH	LHH	x	BR A' (16-way): POP	
HLH LLH X BR A' (16-way): CLR SP/RP	нин		x	BR A' (16-way): CLR SP/RP	
HIH HHH H BR A' (16-way): READ	нн	ННН	Ĥ	BR A' (16-way): RFAD	
LHL HHH L BRS		ННН	1	BRS	
		ннн	-	BBS	
	1 HI	I HI	x	BBS	
			x	BRS	

Table 3-6. Branch Encodings

			INSTRUCTION
	32-30	USEL	$\overline{CC} = L$
LHL	HLL	х	BR S
LHH	HLL	х	BR S
LLL	ННН	L	BR S
LLL	LHL	х	BR S
LLL	HLL	Х	BR S
LLH	ННН	L	BR S
LLH	LHL	Х	BR S
LLH	HLL	Х	BR S
LHL	LLH	Х	BR S: CLR SP/RP
LHH	LLH	Х	BR S: CLR SP/RP
LLL	LLH	Х	BR S: CLR SP/RP
LLH	LLH	Х	BR S: CLR SP/RP
LHL	ННН	н	BR S: READ
LHH	ннн	Н	BR S: READ
LLL	ннн	Н	BR S: READ
LLH	ннн	Н	BR S: READ

Table 3-6. Branch Encodings (continued)

3.3.7 Loop Instructions

Up to two levels of nested loops are possible when both counters are used simultaneously. Loop count and levels of nesting can be increased by adding external counters if desired. The simplest and most widely used of the loop instructions is Decrement and Branch on Non-Zero, in which \overline{CC} is forced low while a register is decremented. As before, many forms are possible, since the top-of-loop address can originate from RCA, DRA, RCB, DRB or the stack (See Table 3-2). Upon terminal count, instruction flow can either drop out of the bottom of the loop or branch elsewhere.

When loops are used in conjunction with \overline{CC} as status, B3-B0 as status and/or stack manipulation, many useful instructions are possible, including Decrement and Branch on Non-Zero else Return, Decrement and Call on Non-Zero; and Decrement and Branch 16-Way on Non-Zero. Possible variations are summarized in Table 3-8.

Another level of complexity is possible if \overline{CC} is selected from status while looping. This type of loop will exit either because \overline{CC} is true or because a terminal count has been reached. This makes it possible, for example, to search the ALU for a bit string. If the string is found, the match forces \overline{CC} high. However, if no match is found, it is necessary to terminate the process when the entire word has been scanned. This complex process can then be implemented in a simple compact loop using Conditional Decrement and Branch on Non-Zero.

	<u> </u>	0051	INSTRUCTION		
	52-50	USEL	$\overline{CC} = L$	$\overline{CC} = H$	
HHL	ННН	L	BR A	CONT/RPT	
HHL	LHL	Х	BR A	CONT/RPT: POP	
HHL	HLL	Х	BR A	CONT/RPT: PUSH	
HLL	ннн	L	BR A	BR B	
HLL	LHL	х	BR A	BR B: POP	
HLL	HLL	Х	BR A	CALL B	
HHL	LHH	х	BR A: POP	CONT/RPT	
HLL	LHH	х	BR A: POP	BR B	
HHL	LLH	х	BR A: CLR SP/RP	CONT/RPT	
HLL	LLH	х	BR A: CLR SP/RP	BR B	
HHL	ннн	н	BR A: READ	CONT/RPT: READ	
HLL	ннн	н	BR A: READ	BR B: READ	
ННН	ннн	L	BR B	CONT/RTP	
ННН	LHL	х	BR B	CONT/RPT: POP	
ННН	HLL	х	BR B	CONT/RPT: PUSH	
ННН	LHH	х	BR B: POP	CONT/RPT	
ННН	LLH	x	BR B: CLR SP/RP	CONT/RPT	
ннн	ннн	н	BR B: READ	CONT/RPT: READ	
HLH	ннн	L	BR A′ (16-way)	BR B' (16-way)	
HLH	LHL	х	BR A' (16-way)	BR B' (16-way): POP	
HLH	HLL	х	BR A' (16-way)	CALL B' (16-way)	
HLH	LHH	х	BR A' (16-way): POP	BR B' (16-way)	
HLH	LLH	x	BR A' (16-way): CLR SP/RP	BR B' (16-way)	
HLH	ННН	н	BR A' (16-way): READ	BR B' (16-way): READ	
LHL	ннн	L	BR S	CONT/RPT	
LHH	ННН	L	BR S	CONT/RPT	
LHL	LHL	х	BR S	CONT/RPT: POP	
LHH	LHL	х	BR S	CONT/RPT: POP	
LHL	HLL	X	BR S	CONT/RPT: PUSH	
LHH	HLL	х	BR S	CONT/RPT: PUSH	
LLL	ННН	L	BR S	BR A	
LLL	LHL	х	BR S	BR A: POP	
LLL	HLL	х	BR S	CALL A	
LLH	ннн	L	BR S	BR B	
LLH	LHL	х	BR S	BR B: POP	
LLH	HLL	х	BR S	CALL B	
LHL	LLH	х	BR S: CLR SP/RP	CONT/RPT	
LHH	LLH	Х	BR S: CLR SP/RP	CONT/RPT	
LLL	LLH	Х	BR S: CLR SP/RP	BR A	
LLH	LLH	Х	BR S: CLR SP/RP	BR B	
LHL	HHH	Н	BR S: READ	CONT/RPT: READ	
LHH	ннн	Н	BR S: READ	CONT/RPT: READ	
LLL	ННН	н	BR S: READ	BR A: READ	
LLH	HHH	н	BR S: READ	BR B: READ	

			INSTRUCTION				
MUX2-	62.60		<u>55</u>				
MUX0	52-50	USEL	ZERO = L	ZERO = H	CC = H		
HLL	ннн	L	BR A	CONT/RPT	BR B		
HLL	LHL	x	BR A	CONT/RPT: POP	BR B: POP		
HLL	HLL	х	BR A	CONT/RPT: PUSH	CALL B		
HHL	ннн	L	BR A	BR S	CONT/RPT		
HHL	LHL	Х	BR A	RET	CONT/RPT: POP		
HHL	HLL	х	BR A	CALL S	CONT/RPT: PUSH		
HLL	LLH	х	BR A: CLR SP/RP	CONT/RPT	BR B		
HHL	LLH	Х	BR A: CLR SP/RP	BR S	CONT/RPT		
HLL	ннн	Н	BR A: READ	CONT/RPT: READ	BR B: READ		
HHL	ннн	н	BR A: READ	BR S: READ	CONT/RPT: READ		
HLL	LHH	х	BR A: POP	CONT/RPT	BR B		
HHL	LHH	х	BR A: POP	BR S	CONT/RPT		
ннн	ннн	L	BR B	BR S	CONT/RPT		
ннн	LHL	х	BR B	RET	CONT/RPT: POP		
ннн	HLL	Х	BR B	CALL S	CONT/RPT: PUSH		
ннн	LHH	Х	BR B: POP	BRS	CONT/RPT		
ннн	LLH	Х	BR B: CLR SP/RP	BR S	CONT/RPT		
ннн	ннн	Н	BR B: READ	BR S: READ	CONT/RPT: READ		
HLH	ннн	L	BR A' (16-way)	CONT/RPT	BR B′ (16-way)		
HLH	LHL	Х	BR A' (16-way)	CONT/RPT: POP	BR B' (16-way): POP		
HLH	HLL	х	BR A′ (16-way)	CONT/RPT: PUSH	CALL B' (16-way)		
HLH	LHH	Х	BR A' (16-way): POP	CONT/RPT	BR B′ (16-way)		
HLH	LLH	х	BR A′ (16-way):	CONT/RPT	BR B′ (16-way)		
			CLR SP/RP				
HLH	ннн	н	BR A' (16-way): READ	CONT/RPT: READ	BR B' (16-way): READ		
LLL	ннн	L	BR S	CONT/RPT	BR A		
	LHL	Х	BRS	CONT/RPT: POP	BR A: POP		
LLL	HLL	X	BRS	CONT/RPT: PUSH	CALL A		
LLH	ннн	L	BRS	CONT/RPT	BR B		
	LHL	X	BRS	CONT/RPT: POP	BR B: POP		
	HLL	x	BRS	CONT/RPT: PUSH	CALL B		
	ннн	L	BRS	BR A	CONT/RPT		
	LHL	X	BRS	BR A: POP	CONT/RPT: POP		
	HLL	X	BRS		CONT/RPT: PUSH		
	ннн	L	BRS				
		X	BRS		CONT/RPT: POP		
		Ň					
		×			BRA		
		~ ~					
		×					
	UUUU						
	ппп ЦЦЦ	n L			DN A DD D		
	ппп	п ц					
	плп ЦЦЦ	п	BR S. READ				
			· · · · · · · · · · · · · · · · · · ·				

Table 3-8. Decrement and Branch on Non-Zero Encodings

3.3.8 Subroutine Calls

The various branch instructions described above can be merged with a push instruction to implement subroutine calls in a single cycle. Calls, conditional calls and Decrement and Call on Non-Zero are the most obvious.

Since a push is conditional on \overline{CC} and ZERO, many hybrid instructions are also possible, such as Call X on Condition Code Else Branch; Decrement and Return on Non-Zero Else Branch. Codes that cause subroutine calls are summarized in Table 3-9 (with decrement) and Table 3-10 (without decrement).

	60.60	OCEL	INSTRUCTION		
	32-30	USEL	$\overline{CC} = L$	$\overline{CC} = H$	
HHL	HLH	х	CALL A	CONT/RPT	
HHL	HHL	Х	CALL A	CONT/RPT: PUSH	
HLL	HLH	Х	CALL A	BR B	
HLL	HHL	Х	CALL A	CALL B	
ННН	HLH	Х	CALL B	CONT/RPT	
ННН	HHL	Х	CALL B	CONT/RPT: PUSH	
HLH	HLH	Х	CALL A' (16-way)	BR B′ (16-way)	
HLH	HHL	Х	CALL A' (16-way)	CALL B' (16-way)	
LHL	HLH	X	CALL S	CONT/RPT	
LHH	HLH	Х	CALL S	CONT/RPT	
LHL	HHL	Х	CALL S	CONT/RPT: PUSH	
LHH	HHL	Х	CALL S	CONT/RPT: PUSH	
LLL	HLH	Х	CALL S	BR A	
LLL	HHL	Х	CALL S	CALL A	
LLH	HLH	Х	CALL S	BR B	
LLH	HHL	Х	CALL S	CALL B	

Table 3-9. Call Encodings without Register Decrements

3.3.9 Subroutine Returns

A return from subroutine can be implemented by coding a branch to stack with a pop. Since pop is also conditional on \overline{CC} and ZERO, the complex forms discussed in section 3.3.7 also apply to return instructions: Decrement and Return on Non-Zero; Return on Condition Code; Branch on Condition Code Else Return. Return encodings are summarized in Table 3-12 (without decrements) and Table 3-13 (with decrements).

3.3.10 Reset

Pulling the S2-S0 pins low clears the stack and read pointers, and zeros the Y output multiplexer (See Table 3-3).

;	1			INSTRUCTION	N
MUX2-MUX0	S2-S0	OSEL	= 33	L	
			ZERO = L	ZERO = H	CC = H
LLL	HLH	х	CALL S	CONT/RPT	BR A
LLH	HLH	х	CALL S	CONT/RPT	BR B
LLL	HHL	х	CALL S	CONT/RPT	CALL A
LLH	HHL	х	CALL S	CONT/RPT	CALL B
LHL	HLH	х	CALL S	BR A	CONT/RPT
LHL	HHL	х	CALL S	BR A	CONT/RPT: PUSH
LHH	HLH	Х	CALL S	BR B	CONT/RPT
LHH	HHL	Х	CALL S	BR B	CONT/RPT: PUSH
HLL	HLH	х	CALL A	CONT/RPT	BR B
HLL	HHL	х	CALL A	CONT/RPT	CALL B
HHL	HLH	х	CALL A	BR S	CONT/RPT
HHL	HHL	х	CALL A	BR S	CONT/RPT: PUSH
ннн	HLH	Х	CALL B	BR S	CONT/RPT
ннн	HHL	Х	CALL B	BR S	CONT/RPT: PUSH
HLH	HLH	х	CALL A' (16-way)	CONT/RPT	BR B' (16-way)
HLH	HHL	х	CALL A' (16-way)	CONT/RPT	CALL B' (16-way)

Table 3-10. Call Encodings with Register Decrements

Table 3-11. Reset Encoding

				INSTRUCTION					
MUX2-MUX0	S2-S0	OSEL							
			ZERO = L	ZERO = L ZERO = H					
XXX	LLL	х	RESET	RESET					

Table 3-12. Return Encodings without RegisterDecrements

			INSTRUCTION				
MUX2-MUX0	S2-S0	OSEL	$\overline{CC} = L$	$\overline{CC} = H$			
LHL	LHH	х	RET	CONT/RPT			
LHH	LHH	Х	RET	CONT/RPT			
LLL	LHH	х	RET	BR A			
LLH	LHH	х	RET	BR B			

Table 3-13. Return	Encodings wit	h Register Dec	rements
--------------------	---------------	----------------	---------

MUX2-MUX0	S2-S0	OSEL			
			ZERO = L ZERO = H		$\overline{CC} = H$
LLL	LHH	х	RET	CONT/RPT	BR A
LLH	LHH	Х	RET	CONT/RPT	BR B
LHL	LHH	Х	RET	BR A	CONT/RPT
LHH	LHH	Х	RET	BR B	CONT/RPT

3.3.11 Clear Pointers

The stack and read pointers may be cleared without affecting the Y output multiplexer by setting S2-S0 to LLH and forcing \overline{CC} low (See Table 3-3).

3.3.12 Read Stack

Placing a high value on all of the stack inputs (S2-S0) and OSEL places the 'AS890 into the read mode. At each low-to-high clock transition, the address pointed to by the read pointer is available at the DRA port and the read pointer is decremented. The bottom of the stack is detected by monitoring the stack warning/read error pin (STKWRN/RER). A high will appear when the stack contains one word and a read instruction is applied to the S2-S0 pins. This signifies that the last address has been read.

The stack pointer and stack contents are unaffected by the read operation. Under normal push and pop operations the read pointer is updated with the stack pointer and contains identical information.

3.3.13 Interrupts

Real-time vectored interrupt routines are supported for those applications where polling would impede system throughput. Any instruction, including pushes and pops, may be interrupted. To process an interrupt, the following procedure should be followed:

- 1. Place the bidirectional Y bus into a high-impedance state by forcing YOE high.
- 2. Force the interrupt entry point vector onto the Y bus. INC should be high.

The first instruction of the interrupt routine must push the address stored in the interrupt return register onto the stack so that proper return linkage is maintained. This is accomplished by forcing INT low and coding a push.

3.4 Examples

Representative examples of instructions using the 'AS890 are given on the following pages. The examples assume the system shown in Figure 3-1, in which the address and contents of the next instruction are being fetched while the current instruction is being executed, and the ALU status register contains the status results of the previous instruction.

3.4.1 Required Set-Up

Since the incrementer looks two addresses ahead of the address in the instruction register to set up some instructions such as continue or repeat (see section 3.2.2), a set-up instruction has been included with each example. This shows the required state of both INC and \overline{CC} . \overline{CC} must be set up early because the status register on which Y-output selection is typically based contains the results of the previous instruction (see Figure 3-1).

CLEAR POINTERS

To Continue (instruction 10), this example uses the first instruction in Table 3-5 with CONT/RPT in the instruction column. INC must be high; CC must be programmed high in the previous instruction (See Section 3.4.1).

To Clear the Stack and Read Pointers and Branch to address 20 (instruction 11), this example uses the first BR A: Clear SP, RP instruction in Table 3-7. \overline{CC} is programmed low in instruction 10 to set up the Branch. To avoid a ZERO = H condition, registers are not decremented during instruction 11.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL		INC	DRA	DRB
(Set-up) 10 11	Continue BR A and Clear SP, RP	XXX 110 110	XXX 111 001	XXX 000 000	X O X	1 0 X	1 X X	XXXX 0020 XXXX	XXXX XXXX XXXX



Clear Pointers

*no register decrement

Flow diagrams and suggested code for representative Continue instructions are given below. Numbers inside the circles are microword address locations. For a discussion of sequencing instructions, see Section 3.3.4.

CONTINUE

To Continue (instruction 10), this example uses the first instruction in Table 3-5 with CONT/RPT in the instruction column. INC and CC must be programmed high one cycle ahead of instruction 10 (See Section 3.4.1).

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	Continue	XXX	XXX	XXX	X	1	1	xxxx	XXXX
10		110	111	XXX	0	X	X	xxxx	XXXX

CONTINUE AND POP

To Continue and decrement the stack pointer (Pop), this example uses the first instruction in Table 3-5 with CONT/RPT: POP in the instruction column. INC and \overline{CC} are forced high in the previous instruction (See Section 3.4.1).

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	Continue/Pop	XXX	XXX	XXX	X	1	1	xxxx	xxxx
10		110	010	XXX	X	X	X	xxxx	xxxx

CONTINUE AND PUSH

To Continue and push the microprogram counter onto the stack (Push), this example uses the first instruction in Table 3-5 with CONT/RPT: PUSH in the instruction column. INC and \overline{CC} are forced high one cycle ahead of instruction 10 (See Section 3.4.1).

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	Continue/Push	XXX	XXX	XXX	X	1	1	XXXX	XXXX
10		110	100	XXX	0	X	X	XXXX	XXXX





Continue and Pop

Continue and Push



Flow diagrams and suggested code for representative Branch instructions are shown below. Numbers inside the circles are microaddresses. Coding of branch instructions is discussed in Section 3.3.5.

BRANCH EXAMPLE 1

To Branch from address 10 to address 20, this example uses the first BR A instruction from the \overline{CC} = H column of Table 3-6. \overline{CC} must be programmed high one cycle ahead of instruction 10 (See Section 3.4.1).

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	BR A	XXX	XXX	XXX	X	1	x	XXXX	XXXX
10		000	111	XXX	0	X	x	0020	XXXX

BRANCH EXAMPLE 2

To Branch from address 10 to address 20, this example uses the first BR A instruction from the \overline{CC} = L column of Table 3-6. \overline{CC} is programmed low in the previous instruction; as a result, a ZERO test follows the condition code test in instruction 10. To ensure that a ZERO = H condition will not occur, registers should not be decremented during this instruction.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	BR A	XXX	XXX	XXX	X	0	x	XXXX	XXXX
10		110	111	000	0	X	x	0020	XXXX

16-WAY BRANCH

To Branch 16-Way, this example uses the first BR B' instruction in Table 3-6. \overline{CC} is programmed high in the previous instruction. The branch address is derived from the concatenation DRB13-DRB4::B3-B0.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	BR B'	XXX	XXX	XXX	X	1	x	XXXX	XXXX
10		101	111	XXX	0	X	x	XXXX	0040





*no register decrement

16-Way Branch



Flow diagrams and suggested code for representative Conditional Branch instructions are shown below. Numbers inside the circles are microaddresses. Further information concerning conditional branches can be found in Section 3.3.6.

CONDITIONAL BRANCH

To Branch to address 20 Else Continue to address 11, this example uses the first instruction from Table 3-7 with BR A in the \overline{CC} = L column and CONT/RPT in the \overline{CC} = H column. INC is set high in the preceding instruction to set up the Continue.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	BR A else Continue	XXX	XXX	XXX	X	1	1	XXXX	XXXX
10		110	111	000	0	X	X	0020	XXXX

THREE-WAY BRANCH

To Continue (instruction 10), this example uses the first instruction in Table 3-5 with CONT/RPT in the instruction column. INC and CC must be programmed high in the previous instruction. Register A is loaded using Table 3-4.

To Branch 3-Way, this example uses the first instruction from Table 3-8 with BR A in the ZERO = L column, CONT/RPT in the ZERO = H column and BR B in the \overline{CC} = H column. To enable the ZERO = H path, register A must decrement to zero during this instruction (see Table 3-4 for possible register operations).

INC is programmed high in instruction 10 to set up the Continue.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	Continue and Lond	xxx	xxx	xxx	×	1	1	хххх	хххх
10	Reg A	110	111	010	о	*	1	xxxx	xxxx
11	Decrement Reg A; Branch 3-Way	100	111	001	0	x	x	0020	0030

* Selected from external status

THIRTY-TWO-WAY BRANCH

To Branch 32-Way, this example uses the first instruction from Table 3-7 with BR A' in the \overline{CC} = L column and BR B' in the \overline{CC} = H column. The four least-significant bits of the DRA' and DRB' addresses must be input at the B3-B0 port; these are concatenated with the ten most-significant bits of DRA and DRB to provide new addresses DRA' (DRA13-DRA4::B3-B0) and DRB' (DRB13-DRB4::B3-B0).

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
10	32-way Branch	101	111	000	0	х	х	0040	0030



*no register decrement





*no register decrement


Flow diagrams and suggested code for representative Loop instructions are shown below. Numbers inside the circles are microaddresses. Further information concerning loop routines can be found in Section 3.3.7.

REPEAT

To Repeat (instruction 10), this example uses the first instruction in Table 3-5 with CONT/RPT in the instruction column. INC must be programmed low and \overline{CC} high one cycle ahead of instruction 10 (See Section 3.4.1).

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	Continue	XXX	XXX	XXX	X	1	0	XXXX	XXXX
10		110	111	XXX	0	X	1	XXXX	XXXX

REPEAT ON STACK

To Continue and push the microprogram counter onto the stack (Push), this example uses the first instruction in Table 3-5 with CONT/RPT: PUSH in the instruction column. INC and CC must be forced high one cycle ahead (See Section 3.4.1).

To Repeat (instruction 12), the first BR S instruction from the ZERO = L column of Table 3-6 is used. To avoid a ZERO = H condition, registers are not decremented during this instruction (see Table 3-4 for possible register operations). \overline{CC} and INC are programmed high in instruction 12 to set up the Continue in instruction 11.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up) 10 11 12	Continue/Push Continue BR Stack	XXX 110 110 010	XXX 100 111 111	XXX XXX XXX 000	X X 0 0	1 1 0 1	1 1 X X	XXXX XXXX XXXX XXXX	XXXX XXXX XXXX XXXX





*no register decrement

3–27

REPEAT UNTIL $\overline{CC} = H$

To Continue and push the microprogram counter onto the stack (Push), this example uses the first instruction in Table 3-5 with CONT/RPT: PUSH in the instruction column. INC and CC must be forced high one cycle ahead (See Section 3.4.1).

To Repeat Until $\overline{CC} = H$ (instruction 12), the first instruction from Table 3-7 with BR S in the $\overline{CC} = L$ column and CONT/RPT: POP in the $\overline{CC} = H$ column is used. To avoid a ZERO = H condition, registers are not decremented (See Table 3-4 for possible register operations). \overline{CC} and INC are programmed high in instruction 12 to set up the Continue in instruction 11. A repercussion of this is that the instruction following 13 cannot be conditional.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up) 10 11 12	Continue/Push Continue BR Stack else Continue	XXX 110 110 010	XXX 100 111 111	XXX XXX XXX 000	X X 0	1 1 * 1	1 1 1	XXXX XXXX XXXX XXXX	XXXX XXXX XXXX XXXX

LOOP UNTIL ZERO

To Continue and push the microprogram counter onto the stack (Push), this example uses the first instruction in Table 3-5 with CONT/RPT: PUSH in the instruction column. INC and \overline{CC} are forced high one cycle ahead (See Section 3.4.1). Register A is loaded with the loop counter using a Load A instruction from Table 3-4.

To decrement the loop count, a decrement register A and hold register B instruction from Table 3-4 is used. To Repeat Else Continue and Pop (decrement the stack pointer), the first instruction from Table 3-8 with BR S in the ZERO = L column and CONT/RPT: POP in the ZERO = H column is used. \overline{CC} is programmed low in instruction 11 to force the ZERO test in instruction 12; it is programmed high in instruction 12 to set up the Continue in instruction 11.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)		xxx	xxx	xxx	х	1	1	xxxx	хххх
10	Continue/Push	110	100	XXX	0	1	1	XXXX	XXXX
11	Continue/Load								
	Reg A	110	111	010	0	0	1	XXXX	XXXX
12	Decrement Reg A;						1		
	BR S else								
	Continue: Pop	000	010	001	1	1	1	XXXX	XXXX





CONDITIONAL LOOP UNTIL ZERO

Two examples of a Conditional Loop on Stack with Exit are shown below. Both use the microcode shown below to branch to the stack on non-zero, continue and pop on zero, and branch to DRA with a pop if $\overline{CC} = H$. In the first example, the value on the DRA bus is the same as the value in the microprogram counter, making the exit destinations on the \overline{CC} and ZERO tests the same. In the second, the values are different, generating a two-way exit, as shown in the figure opposite.

To Continue and push the microprogram counter onto the stack (Push), these examples use the first instruction in Table 3-5 with CONT/RPT: PUSH in the instruction column. INC must be high. CC is forced high in the preceding instruction (See Section 3.4.1).

To Continue (instruction 11), these examples use the first instruction in Table 3-5 with CONT/RPT in the instruction column. INC must be high. \overline{CC} must be programmed high in the previous instruction. INC is programmed high to set up the Continue in instruction 12.

To Decrement and Branch else Exit (instruction 12), the first instruction from Table 3-8 with BR S in the ZERO = L column, CONT/RPT: POP in the ZERO = H column and BR A: POP in the \overline{CC} = H column is used.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)		xxx	xxx	ххх	x	1	1	xxxx	xxxx
10	Continue/Push; Load Reg A	110	111	010	0	1	1	XXXX	XXXX
11 12	Continue Decrement Reg A; BR S else Continue:	110	111	XXX	0	*	1	XXXX	XXXX
	Pop else BR A: Pop	000	010	001	X	X	1	0013	XXXX

* Selected from external status

Example 2:

Example 1:

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)		xxx	xxx	xxx	х	1	1	xxxx	XXXX
10	Continue/Push Load Reg A	110	111	010	0	1	1	XXXX	XXXX
11 12	Continue Decrement Reg A; BR S else Continue:	110	111	XXX	0	*	1	XXXX	XXXX
	Pop else BR A: Pop	000	010	001	X	X	1	0025	XXXX

* Selected from external status



Conditional Loop Until Zero (Example 2)

Flow diagrams and suggested code for representative jump to subroutine (Call) instructions are given below. Numbers inside the circles are microaddresses. Further information about Call instructions is given in Section 3.3.8.

JUMP TO SUBROUTINE

To Call a Subroutine at address 30, this example uses the first instruction from Table 3-9 with CALL A in the \overline{CC} = H column. \overline{CC} is programmed high in the previous instruction. INC is programmed high to set up the push.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	Call A	XXX	XXX	XXX	x	1	1	XXXX	XXXX
10		000	110	XXX	x	X	X	0030	XXXX

CONDITIONAL JUMP TO SUBROUTINE

To conditionally Call a Subroutine at address 20, this example uses the first instruction from Table 3-9 with CALL A in the \overline{CC} = L column and CONT/RPT in the \overline{CC} = H column. \overline{CC} is generated by external status during the preceding instruction. INC is programmed high in the preceding instruction to set up the Continue. To avoid a ZERO = H condition, registers should not be decremented during instruction 10.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)		xxx	xxx	ххх	x	*	1	хххх	хххх
10	Continue	110	101	000	×	x	1	0020	xxxx

* Selected from external status

TWO-WAY JUMP TO SUBROUTINE

To perform a Two-Way Call to Subroutine at address 20 or address 30, this example uses the first instruction from Table 3-9 with CALL A in the $\overline{CC} = L$ column and CALL B in the $\overline{CC} = H$ column. In this example, \overline{CC} is generated by external status during the preceding (set-up) instruction. INC is programmed high in the preceding instruction to set up the Push. To avoid a ZERO = H condition, registers should not be decremented during instruction 10.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)		ххх	ххх	xxx	х	*	1	xxxx	хххх
23	Call B	100	110	000	x	x	х	0020	0030

* Selected from external status







*no register decrement



Two-Way Jump to Subroutine

Conditional Jump to Subroutine

Flow diagrams and suggested code for representative Return from Subroutine instructions are shown below. Numbers inside the circles are microaddresses. For more information about Return instructions, see Section 3.3.9.

RETURN FROM SUBROUTINE

To Return from a subroutine, this example uses the first instruction from Table 3-12 with RET in the \overline{CC} = L column. \overline{CC} is programmed low in the previous instruction. To avoid a ZERO = H condition, registers are not decremented during instruction 23.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	Return	XXX	XXX	XXX	X	0	x	xxxx	XXXX
23		010	011	000	X	0	x	xxxx	XXXX

CONDITIONAL RETURN FROM SUBROUTINE

To conditionally Return from a Subroutine, this example uses the first instruction from Table 3-12 with RET in the $\overline{CC} = L$ column and CONT/RPT in the $\overline{CC} = H$ column. \overline{CC} is selected from external status in the previous instruction. To avoid a ZERO = H condition, registers are not decremented during instruction 23.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL	CC	INC	DRA	DRB
(Set-up)	Paturn alaa	ххх	ххх	xxx	x	*	1	xxxx	хххх
23	Continue	010	011	000	×	1	x	xxxx	хххх

* Selected from external status



* no register decrement

Return from Subroutine

Conditional Return from Subroutine



*no register decrement

RESET

To Reset the 'AS890, pull the S2-S0 pins low. This clears the stack and read pointers and places the Y bus into a low state.

Address	Instruction	MUX2-MUX0	S2-S0	R2-R0	OSEL		INC	DRA	DRB
(Set-up)	Reset	xxx	XXX	XXX	X	1	x	xxxx	XXXX
10		xxx	000	XXX	X	X	x	xxxx	XXXX



4. 32-Bit CPU Design Methodology

Microprogramming and bit-slice technology have made possible the development of powerful systems using flexible instructions sets and wide address/data buses to access more than one Gigaword of physical main memory. This section discusses one design approach to such a system, using 'AS888 bit-slice and 'AS890 microsequencer components.

A structured approach to system design, such as that illustrated in Figure 4-1, is recommended in developing custom bit-slice designs. The product specification gives a starting point or basis for the project. In this example, four 'AS888 bit slices are used to implement the 32-bit arithmetic portion of the CPU, and an 'AS890 microsequencer is used for ALU and system control. A group of PROMs stores the microinstructions; a writable control store could also be implemented using additional control logic and components to load and modify the microprogram memory. The system is designed to access more than one Gigaword of memory.



Figure 4-1. System Design Approach

Since speed is a concern, carry look-ahead rather than ripple-through logic is recommended. If ripple-through logic were used, the system clock would need to be slowed down to allow the propagation of the carry bits through the various 'AS888 stages. By using carry look-ahead, the amount of time needed for the data to stabilize is greatly reduced by anticipating the carry across the 'AS888 packages.

So that the scratchpad area can be used for address calculations and mathematical computations, the 'AS888's internal register file is dedicated for system functions. To provide the system user with a macrolevel equivalent of register locations, a 16-word external register file is also included. Access to the external register file will be under microprogram control, allowing address selection to come from the microcode itself or from one of the three operand fields of the instruction register.

PROMs eliminate the use of main memory as a source for constants used in initialization or table look-up functions. Accessing main memory for table values would require time and slow system throughput; by placing fixed values in fast PROMs, access time is kept to a minimum and system throughput is not altered.

Control, data and address buses shared by the system are accessed by three-state registers. The control register, as explained in section 4.1.2, supplies the non-CPU part of a computer system with control signals. The data bus allows the ALU to supply data for the rest of the system and can also be a source of data for the ALU; this is accomplished by using three-state registers to drive the bi-directional data bus, along with registers to sample the bus. The address bus uses one of the external register file locations to maintain a program counter, thus allowing a 32-bit address bus capable of addressing about four Gigawords of main memory. Using three-state drivers for this bus enables other subsystems to take control of the system buses.

A pipeline register supplies the microsequencer and the ALU with both data and instructions. To get macrocode into the system, an instruction register and a mapping PROM are used to convert the opcode to a microprogram routine address. The condition code signal, used for testing various conditions, is supplied by a register-input based PAL. PAL inputs can be fixed values or combinations of the status signals coming from the ALU. The read address select pins for the 'AS888's internal B register can be sourced from the microword itself or from three nibbles of the macroword, to provide offsets for the N-way branches to various microcode routines.

4.1 Designing a 32-Bit System

A typical 32-bit system block diagram using the 'AS888 bit-slice and 'AS890 microsequencer is shown in Figures 4-2 and 4-3. It can be broken down into two sections, the ALU (arithmetic logic unit) and the CCU (computer control unit). The ALU section performs all manipulation of data both to and from main memory, such as arithmetic and logical operations. The CCU section controls instruction (macrocode) flow and any miscellaneous control operations, such as fetching instructions or supplying addresses for main memory access.

4.1.1 Construction of the ALU

To cascade the four 'AS888s to obtain the 32-bit arithmetic unit shown in Figure 4-4, the shift multiplex SIOO and QIOO terminals are connected to the SIO7 and QIO7 terminals of adjacent packages, and the least significant package's signals are connected to the most-significant package's. Optionally, SN74ALS240 inverting gates can be connected to the SIOO-SIO7 terminals and the byte inputs to implement byte and bit control. Another chip, the SN74AS182 look-ahead carry generator, provides a ripple-carry function, to help system throughput.

The design includes a 16-word register file, the SN74AS870 (see Figure 4-3). This allows the user to access 16 working areas for temporary data storage or address calculations such as indexing. In this design example, the 'AS888's internal register file is not accessible directly by the user; it is reserved for microcode operations, such as address computation and temporary storage for arithmetic operations. Addressing the register files is permitted through the microprogram or from the macrocode instruction register under microcode control.

The transfer register connected to the 'AS888's Y and DB buses allows for feedback into the 'AS888 under microprogram control. Since the constant PROMs and the external register file share the A bus, they cannot be accessed at the same time. The transfer register enables data from the external register file to be transmitted to the B bus, making possible the addition of operands from the constant PROMs and the external register file, for example.

Constant PROMs are also included to simplify the programming and operation of the ALU by supplying fixed data for various operations, such as:

- 1) Clearing the system register files for initialization. This will bring the system up to a known state.
- 2) Supplying a correction value to the offset in a branch instruction, i.e., converting a 16-bit offset to a true 32-bit address.
- 3) Table look-up for fixed mathematical operations, such as computing sines and cosines.

4.1.2 Construction of the CCU

Sequencing and branching operations at speeds compatible with the 'AS888 are supplied by the 'AS890, a microprogrammed controller working as a powerful microsequencer (see Figure 3-1). Features of the 'AS890 include:

- Stack capability. The 9-word stack can be accessed by using a stack pointer or a read pointer; the latter is designed for non-destructive dumping of the stack contents.
- 2) Register/counter facility. Two registers, DRA and DRB, can be used for latching data from the external data buses or as counters for loops. A ZERO signal is generated when the decremented counter reaches a zero value.
- 3) Interrupt control. A register for temporarily holding the return address is supplied; upon entering the interrupt routine, the contents of the return register must be pushed onto the stack for later use.
- 4) Next address generation. The Y output multiplexer offers a selection of same or incremented address, address from DRA or DRB buses, address from stack, or a concatenation of DRA13-DRA4 and B3-B0.

A microprogram memory/pipeline register supplies the microsequencer and the rest of the system with instructions (see Figure 4-2). The memory might consist of ROMs, or it could be a writable-control store with support logic to allow loading or updating of the control store. For a general purpose machine with a fixed instruction set, ROMs would be more economic.

Some 'AS890 instructions are influenced by the \overline{CC} input. Many are variations of branch and jump instructions. To form and supply \overline{CC} , a register can be used to latch the state of the 'AS888 and supply inputs to a PAL for decoding, based upon the microcode's needs. Combinatorial logic in the PAL allows multiple or single events to be selected or provides a fixed value of "1" or "0" for forced conditions.

To supply the microsequencer with the proper address of the microcode-equivalent version of the macrocode instruction, an instruction register and mapping PROM are needed. Under microprogram control, the instruction register samples the data bus to get the macrocode instruction. The opcode portion is passed to the mapping PROM to form an address to the microcode routine. When the microcode is ready to jump to the routine, it turns off the Y bus output of the 'AS890 and enables the output of the mapping PROM. An optional means of altering the address uses B3-B0 inputs of the 'AS890 to implement a N-way branch routine. In this method, the ten most significant address bits of DRA or DRA are concatenated with the B3-B0 bits to supply an address.

Control information is supplied to the rest of the system via the control register and bus. By setting various bits within the control register, information can be passed to other subsystems, such as memory and I/O peripherals. Bit 0 could represent the read/write control line while bit 1 could select memory or I/O for the read/write. Bit 2 might function to enable interrupts and bit 3 to indicate when the system should enter a ''wait'' state for slow memory. The remaining control bits can be programmed by the system designer to indicate additional condition states of the ''macrosystem''.



Figure 4-2. CCU Block Diagram

4-4





Addressing of the register files, both the 'AS888 internal and the 'AS870 external, is done through the use of two 1-of-2 selector banks. The first bank selects address source; this design offers a choice for operand processing of fixed values from the microcode or values from the macroinstruction latched in the instruction register. The second bank selects the first or second operand as an address source for port 0 of the external register file; port 1 uses the third operand as an address source.

It should be noted that the design presented in Figure 4-2 for the computer control unit is a one-level pipeline that is instruction-data based. The address and contents of the next instruction are being fetched while the current instruction is being executed. Tracing through the data flow, the following can be observed:

- 1) The pipeline register contains the current instruction being executed;
- The ALU has just executed its instruction, and has the current status ready at its output pins;
- The status register that is attached to the ALU contains the previous instruction's resulting status;
- 4) The contents of the next microprogram word are being fetched at the same time that the current instruction is being executed.

4.2 Tracing through a 32-Bit Computer

With the 'AS888 and 'AS890 as foundation chips, the typical 32-bit supermini of Figures 4-2 and 4-3 can now be functionally traced. First, note that the data of the main program is handled separately from that of the microcode — each on its own bus. The system is initialized by setting the ''clear'' signal high — this causes a forced jump to the beginning of the microcode memory. Instructions carried out by the microcode at this point might run system diagnostics, clear all registers throughout the 'AS888-based system, and set up the initial macrocode program address. In this design, the first program address to fetch an instruction from main memory comes from a fixed value in the microcode memory; it is possible to allow the address to be retrieved from a permanent location in main memory or from either a front panel or console, by modifying the microcode program slightly.

Table 4-1 illustrates the microcode format for this design. Note that it contains control signals for all chips involved in the design. Some of these, such as TRANSLATCH and MARLATCH, are used with the system clock to provide controlled loading of the various holding registers. Others supply necessary addressing information, directing input from either the main data bus or from the microcode word itself.

The FETCH routine is shown in functional, assembler and microcoded forms in Tables 4-2, 4-3 and 4-4. First, the program counter is read from the external register file and stored into the memory address register. After the program counter is placed on the address bus, the program counter is updated and stored while the data from memory is allowed to settle down to a stable condition. The data is then latched in both the instruction register and data-in register.

The opcode field of the instruction register is passed through the mapping PROM to convert the opcode to an equivalent microcode routine address. When YOE is forced high by the microcode, the 'AS890 is tri-stated from the Y bus, and the mapping PROM's output is taken out of the tri-state mode to supply an address to the control store (microprogram memory); a forced jump is made to the microcode routine to perform the instruction.

After the routine is complete, a jump is made back to the FETCH routine using the next-address supplied by the microprogram. It is up to the system designer/programmer to make sure that all system housekeeping is performed so that nothing causes a fatal endless loop.



Figure 4-4. Cascaded 'AS888 Packages

4-7

MICROCODE FIELD	PIN NAME	INPUT TO	FUNCTION
0–13	DRA13-DRA0	'AS890	Used for next-address branches
14–27	DRB13-DRB0	'AS890	Used for loading counter
28–30	RC2-RC0	'AS890	Register/counter controls
31–33	S2-S0	'AS890	Stack control
34-36	MUX2-MUX0	'AS890	MUX control of Y output bus
37	INT	'AS890	Interrupt control
38	RAOE	'AS890	Enables DRA output
39	RBOE	'AS890	Enables DRB output
40	OSEL	'AS890	Mux control for DRA source
41	INC	'AS890	Incrementer control
42	YOE	'AS890	Enables Y output bus
43-50	17-10	'AS888	Instruction inputs
51	OEA	'AS888	DA bus enable
52	ĒĀ	'AS888	ALU input operand select
53	OEB	'AS888	DB bus enable
54	OEY	'AS888	Y bus output enable
55	SELY	'AS888	Y bus select
56-57	EB1-EB0	'AS888	ALU input operand selects
58	WE	'AS888	Register file write enable
59	MAP	PROM	Enables mapping PROM to 'AS890 Y bus
60	ĪR	Latch	Latches data bus to instruction register
61	CR	Latch	Latches control data to bus
62–69	CTRL7-CTRL0	Latch	Data for control latch
70-71	BSEL1-BSEL0	Multiplexer	Selects data for 'AS890
72–75	B3B0	Multiplexer	Microcode data to switch
76	CONDCD	Latch	Controls latch of 'AS888 status
77-80	SELC3-SELC0	PAL	Selects combination of 'AS888 status
81	DTALATCHI	Latch	Controls latching of data-in
82	DTAIN	Latch	Enables data-in output to bus
83	DTALATCHO	Latch	Controls latching of data-out
84	DTAOUT	Latch	Enables data-out output to DB bus
85	MARLATCH	Latch	Controls latching of address
86	MAR	Latch	Enables MAR output to address bus
87	CONSTPROM	PROM	Enables PROM to DA bus
88-99	A11-A0	PROM	Address of constant in PROM
100	SWITCH2	Multiplexer	Selects microcode or Instruction Register data
101	SWITCH1	Multiplexer	Selects microcode or Instruction Register data
102-105	A3-A0	Multiplexer	Register file address ('AS888)
106-109	B3-B0	Multiplexer	Register file address ('AS888)
110-113	C3–C0	Multiplexer	Register file address ('AS888)
114	REGUWR	Register File	Port 0 write enable
115	REGLWR	Register File	Port 1 write enable
116	REGU	Register File	Chip enable on port 0
117	REGL	Register File	Chip enable on port 1
118	TRANSLATCH	Latch	Controls latch between Y and DB bus
119	TRANS	Latch	Enables output to DB bus
120	SELCN2	Multiplexer	Supplies carry input to 'AS888
121	SELCN1	Multiplexer	Supplies carry input to 'AS888
122	REGUB	Multiplexer	Selects address for external register file
123–126	BYTE3 - BYTE0	Three-state	Enables data for byte/bit operations

Table 4-1. Microcode Definition

Table 4-2. Functional Listing of Fetch

FETCH: MAR = PC, Enable MAR output PC = PC + 1 IR = DIR = data bus, Disable 'AS890 Y bus, Enable mapping PROM to Y bus

Table 4-3. Assembler Listing of Fetch

FETCH: OP890 ,,,111,10;INC;	Set 'AS890 for continue
OP888 NOP,GROUP5,10,,,1111;	Perform NOP and read external register 15
OEY;SELY;	Enable Y bus output
CR;CTRL 00000011;	Generate external control bus signals
SELC 01;	Select fixed CC value to 'AS890
MARLATCH;MAR;	Latch value on Y bus and enable output
SWITCH 00;REGL;	Select address source and enable port
TRANSLATCH	Latch Y bus for transfer to B bus
OP890 ,,,111,10;INC;	Set 'AS890 for continue
OP888 PASS,INCS,00,,,1111;	Increment program counter
OEB;OEY;	Enable Y bus output
SELC 01;	Select fixed CC value to 'AS890
MAR;	Output address to address bus
REGLWR;REGL;	Update program counter in register file
TRANS;	Enable transfer latch output to B bus
SELCN 01	Select carry input to LSP to be "1"
OP890 ,,,111,10;	Set 'AS890 for continue
OP888 NOP,GROUP5,10;	Perform NOP
MAP;	Enable mapping PROM to 'AS890 Y bus
IR;	Latch data bus to get macrolevel code
SELC 01	Select fixed CC value to 'AS890
DTALATCHI;	Put data bus also in data register
MAR	Output address to address bus

Key to Table 4-3

OP888 a,b,c,d,e,f

where:

- a = upper bits of instruction, 17-14
- b = lower bits of instruction, 13-10
- c = value of EB1-EB0
- d = A address of register files
- e = B address of register files
- f = C address of register files

OP890 v,w,x,y,z

where:

- v = DRA value, 14-bits
- w = DRB value, 14-bits
- x = RC2-RC0
- y = S2-S0
- z = MUX2-MUX0

DRA13- DRA0	DRB13- DRB0	RC2-RC0	S2-S0	MUX2-MUX0	INT RAOE RBOE OSEL INC YOE	17-10	ME ME ME ME ME ME ME ME ME ME ME ME ME M	<u>M</u> AP CR
	0000000000000000	000	111	010	111010	111111111	11101101	110
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000000000000000	000	111	010	111010	11110100	11000001	111
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000	111	010	111001	11111111	011111010	001

Table 4-4. Microcode Listing of Fetch

Table 4-4. Microcode Listing of Fetch (continued)

		C. C	TR	8L7 RL(7- 0			BSEL1-BSEL0			B3-B0		CONDCO	CONDCO		SELC3-SELC0			DTALATCHI	DTAIN	DTALATCHO	DIAUUI	MAKLAICH	CONSTRROM					,	41	1-#	40					SWITCH2-SWITCH1			A3-A0				B3-B0				c3-c0		REGI IMR	REGLWR	REGU	REGL	TRANSLAICH	SELCNO	SELCN1	REGUB		BYTE3-BYTE0		
0	0	0 (0	0	0	1 1		0 0	0	0	0	0	1		0	0	01	I	1 1	ŀ	1 1) () 1	0) () (0 0) () (0 (0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1 (0 0) 1	0	0	0	1	1 '	1 ·	1
0	0	0 (0	0	0	0 0		0 0	0	0	0	0	1	ı	0	0	01	I	1 1	1	1 1	1	1 () 1	0) () () () () (0 (0	0	0	0 0	0	0 0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	1 (D 1	0	0	1	0	1	1 '	1 '	1
0	0	0 0	0	0	0	0 0	1	0 0	0	0	0	0	1	1	0	0	01	I	0 1	1.1	11	1	1 () 1) () () (0	0	0 (0	0	0	0 0	1	0 0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	11	1	0	0	0	1	1 '	1 '	۱l

4.3 Defining the Macrocode Instruction Format

Since this is a 32-bit design, a variety of instruction formats are available. The size of the opcode, along with the types of addressing used, will affect both system size and performance. The formats shown in Table 4-5 will be used for discussion.

All Table 4-5 formats have an opcode field of 11 bits and source/destination fields of 7 bits; the first three bits of the latter designate the address type, and the remaining four bits are used for register access. The opcode length allows 2,048 macrocoded instructions to be mapped to equivalent microcoded routines. The address fields can specify any of the following modes: register, relative, autoincrement/autodecrement, indexed, absolute, and deferred. The offset used in the Type 0 instruction can be used for branch-based instructions, for an offset range of ± 32727 .

Table 4-5. Possible Instruction Formats

TYPE 0 — OPCODE + 16-BIT OFFSET

0 — 10	11 — 15	16 — 31
Opcode	Not Used	Offset

TYPE 1 — OPCODE + DESTINATION

0 — 10	11 — 24	25 — 31
Opcode	Not used	Destination

TYPE 2 — OPCODE + SOURCE + DESTINATION

0 — 10	11 — 17	18 — 24	25 — 31
Opcode	Not used	Source	Destination

TYPE 3 — OPCODE + SOURCE1 + SOURCE2 + DESTINATION

0 — 10	11 — 17	18 — 24	25 — 31
Opcode	Source	Source	Destination

4.4 Tracing a Macrocode Instruction

Microcode for a Type 3 multiplication instruction is shown in Table 4-6, using the following assumptions:

- Code for retrieving the operands will not be shown. Jumps will be made to routines that will place the temporary operands into internal register locations 2 and 3 of the 'AS888, after being fetched from main memory.
- 2) A jump to a routine to store the product in the destination will be handled similarly.
- 3) Multiplication will be unsigned; the result will be placed in two temporary locations of the 'AS888.
- 4) An update to the program status word, which the user can access at the macrocode level must also be performed, but is not shown.

Assembler code is shown in Table 4-7; a microcode listing is given in Table 4-8. The first two lines of microcode are subroutine jumps to opcode fetching routines, which store the operands in register files 2 and 3 in the 'AS888. The next two instructions load up the 'AS890 with a counter constant for performing the multiply loop, load the MQ register of the 'AS888 with the multiplier and clear the register that is temporarily used for the accumulator.

Table 4-6. Functional Listing of Multiply

```
UMULI3:
 JUMPSUB SOURCE1
 JUMPSUB SOURCE2,
   BCOUNT = 32
 REG 9 = 0
 MQ = REG 2
LOOP:
 UMULI WITH REG 3
   DECREMENT BCOUNT,
   BRANCH TO LOOP IF NOT ZERO.
   LATCH 'AS888 STATUS,
   REG 9 = ALU
 REG 8 = MQ
 JUMPSUB STORPSW
 JUMPSUB MDEST
 JUMP FETCH
```

Get first operand Get second operand Load DB counter register Clear temporary accumulator Load multiplier

Issue the multiply Decrement the DB counter Loop back until done Store 'AS888 flags Store intermediate result Store intermediate result Update macro program status Store result at destination Get next instruction

-16

A loop is then entered to perform the multiply instruction 32 times to form the product, with the multiplicand coming from the internal register file of the 'AS888. Upon exiting the loop, the MQ register is stored in a temporary register location in the 'AS888. The MQ register now contains the least-significant bits of the result and the temporary accumulator the most significant bits. A subroutine jump is made to the program status word update routine; this will take the status flags of the last multiplication iteration and change the macrolevel status word. The next subroutine jump is to a destination routine, which is followed by a branch to the FETCH routine to get the next macro instruction to be executed.

4.5 System Enhancements

The above example provides a broad overview of 32-bit system design using the 'AS888 and 'AS890. Certain additional options may enhance system performance. These include:

- Status latching. The design does not take into account changes that need to be examined at the microlevel while retaining macrolevel status information. One solution would be to include another register in parallel to the status latch and provide control to choose between the two to form the condition code value.
- 2) Interrupts. To efficiently use a computer system, interrupts are used to alter program flow in the case of I/O programming and real-time applications (involving hardware timers). To include this capability, external hardware must be included and the microcode modified accordingly. Information on interrupt implementation is given in section 3.
- 3) Control store. One way of implementing microprogram memory is to use a ROMbased design. It is becoming more common to design a writable control store, a completely RAM-based or part RAM, part ROM storage system, that can be altered by system operation, such as initialization from a floppy disk subsystem, or by the user to optimize or implement new macrolevel instructions. The cost of implementation must be weighed with the risks involved in changing instructions which may not be supported by other sites.
- 4) Instruction word definitions. Changing the instruction word definitions will have an effect on both system design and performance. Removing Type 3 instructions from the design, for example, will have an effect on both hardware and software: the external register file addressing must be changed and the 1-of-2 selector

UMULI3:	
OP890 SOURCE1,,,110,110;	Perform a subroutine branch
INC;YOE;	Increment address and enable Y bus
OP888 NOP;GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address buss
OP890 SOURCE2,00000000100000,110,110,110;	Perform subroutine branch and load B
	counter
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOP,GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address bus
OP890 ,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 CLEAR,GROUP5,,,,1001;	Zero out register file accumulator
WE;	Enable writing to register file
SELC 0001;	Set CC to "1" to set up 'AS890 continue
MAR	Maintain address on main address buss
OP890 LOOP,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 LOADMQ,INCS,,,0010;	Load MQ register with S $+$ Cn, from external
	register file
MAR	Maintain address on main address bus
LOOP:	
OP890 LOOP,,101,111,100;	Decrement B and loop til ZERO $= 1$
INC;YOE;	Increment microaddress and enable Y bus
OP888 UMULI,GROUP4,01,0011,,1001;	Perform unsigned multiply on accumulator
WE;	Update register file accumulator
MAR	Maintain address on main address bus
OP890 ,,,111,110;	Perform a continue instruction
INC;YOE;	Increment microaddress and enable Y bus
OP888 PASS,INCS,,,,1000;	Put S + Cn in temporary register file
WE;	Allow updating of register file
MAR	Maintain address on main address bus
OP890 STORPSW,,,110,110;	Perform a subroutine branch
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOP,GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001;	Set CC to "1" for set up 'AS890 continue
MAR	Maintain address on main address bus
OP890 FETCH,,,111;	Perform a branch to FETCH routine
INC;YOE;	Increment microaddress and enable Y bus
OP888 NOP,GROUP5;	Tell 'AS888 to do nothing during jump
SELC 0001	Set CC to "1" for 'AS890 continue

Table 4-7. Assembler Code of Multiply

Key to Table 4-7.

OP	888	a,b,c,d,e,f	OP8	90	v,w,x,y,z
whe	ere:		whe	ere:	
а	=	upper bits of instruction, 17-14	v	=	DRA value, 14-bits
b	=	lower bits of instruction, 13-10	w	=	DRB value, 14-bits
с	=	value of EB1-EB0	x	=	RC2-RC0
d	=	A address of register files	У	=	S2-S0
е	=	B address of register files	z	=	MUX2-MUX0
f	-	C address of register files			

removed. Likewise, changing the opcode length may restrict the instruction address capability and also cause either an increase or decrease in the microcode size.

- 5) Dynamic memory access (DMA). The above system does not support dynamic memory access. To include this function requires a change in the address output control, along with support circuitry for the type of DMA selected. Some error detection and correction logic for main memory might also be included.
- 6) Computer control unit. The design presented here shows a one-level pipeline architecture that is instruction-data based. System throughput may be increased by converting to a pipeline of greater depth, or using another variety of one-level pipeline, such as instruction-address based or address-data based. Care must be taken when increasing the size of the pipeline, especially when handling branch/jump situations. The reader is advised to carefully research this area before implementing any design.

4.6 Timing and System Throughput

A critical path analysis was undertaken to determine the maximum clock rate for the proposed system. The longest delay path is the multiplication data path, which involves the internal register file and the shift function of the 'AS888. Table 4-9 contains the critical delay calculations for both the ALU and CCU. Since both portions of the system must be satisfied, a clock rate of 90 ns was selected for the following comparisons.

4.6.1 Fetch Analysis

Most microprocessors perform an instruction fetch in a pipeline mode; the next instruction is fetched while the current instruction is executing. The fetch code shown earlier requires a minimum of four cycles: three to issue the code and one to break the pipeline for processing the branch. This results in a total time of 360 ns, based on a 90 ns cycle time. Fetch times for the representative microprocessors have been estimated from data books and are shown in Table 4-10; wait states for slow memory are not included. As can be seen from the table, the 'AS888 design example is estimated to run from 1.1 to 2.1 times faster than the 16-bit microprocessors.

4.6.2 Multiplication Analysis

This analysis assumes that multiplication is unsigned integer and register to register based. No account is taken of time needed for instruction fetch or operand fetch or store.

The basic loop for the multiply takes 35 cycles: 2 for accumulator and multiplier set up, 32 for actual multiply loop and 1 to store the least-significant bits in an internal register file. Given a cycle time of 90 ns, a 32 by 32 bit multiplication can be implemented in 2.275 microseconds. A 16-bit multiply requires 16 iterations of the inner loop; both timings are included in Table 4-11 for comparison. Values for the 16-bit multiplies of the representative microprocessors have been estimated from data books.

As shown in Table 4-11, the 16 by 16 multiply can be performed with the 'AS888 at a faster rate than the 16-bit microprocessors. Even comparing the 32 by 32 multiply of the application design, one can see that the 'AS888 based system has a better macroinstruction execution speed. Using the 'AS888 and 'AS890 in a system design will allow high throughput and permit a flexible architecture.

DRA13- DRA0	DRB13- DRB0	RC2-RC0 S2-S0	MUX2-MUX0 <u>INT</u> RAOE REDE OSEL VOE	17-10	0EA EA 0EB 0EV SELV EB1 WE	MAP CR
00000000001100	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000110	110 111010	11111111	11110001	111
00000000010000	00000000100000	110110	110 111010	11111111	11110001	111
000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000111	110 111010	11110000	11100000	111
0000100001000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000111	110 111010	11100100	11100001	111
0000100001000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	101111	100 111010	11010000	11100010	111
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000111	101111010	11111111	11100010	111
0000000010100	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000110	110111010	11111111	11110001	111
0000000011000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000110	110111010	11111111	11110001	111
00000000000011	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000111	000111010	11111111	11110001	111

Table 4-8. Microcode Listing of Multiply

Table 4-8. Microcode Listing of Multiply (continued)

CTRL7- CTRL0	BSEL1-BSEL0 B3-B0	CONDCO SELC3-SELC0 SELC3-SELC0 DTALATCHI DTALATCHI DTALATCHI MARLATCH MAR MAR CONSTPRROM	A11-A0	SWITCH2-SWITCH1 A3-A0 B3-B0	C3-C0	REGUWR REGLWR REGL REGL TRANSLATCH TRANSLATCH TRANS SELCN2 SELCN1 SELCN1 REGUB	ВҮТЕЗ-ВҮТЕО
0 0 0 0 0 0 0 0	000000	0 1 0 0 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000	111111000	1111
0 0 0 0 0 0 0 0 0	000000	0 1 0 0 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000	111111000	1111
0 0 0 0 0 0 0 0 0	000000	0 1 0 0 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1001	11111000	1 1 1 1
0 0 0 0 0 0 0 0 0	000000	0 0 0 0 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 0	0000	110111000	1 1 1 1
0 0 0 0 0 0 0 0 0	000000	0 0 0 0 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 1 1 0 0 0 0	1001	101011000	1111
0 0 0 0 0 0 0 0 0	000000	0 0 0 0 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1000	101011000	1111
0 0 0 0 0 0 0 0	000000	0 0 0 0 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000	111111000	1111
0 0 0 0 0 0 0 0 0	000000	0 1 0 0 0 1 1 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000	11111000	1111
0 0 0 0 0 0 0 0	000000	0 1 0 0 0 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000	111111000	1111

Table 4-9. Critical Delay Pa	nth Anal	ysis
------------------------------	----------	------

CONTROL PATH				DATA PATH	
Pipeline Reg.	Clock to Output	9	'AS888-1	Clock to C _n	46
MUX	Select to Output	13	'AS182	C_n to C_{n+z}	5
'AS890-1	CC to Output	25	'AS888-1	C _n to SIO	25
PROM	Access Time	20	'AS888-1	SIO to Y	14
Pipeline Reg.	Setup Time	_2			90 ns
		69 ns			

Table 4-10. Fetch Timing Comparison

FETCH	′AS888 32-BIT	Z8001	8086-1	80286	68000L
Data width	32	16	16	16	16
No. of cycles	4	3	4	4	4
Clock rate	11.11 MHz	4 MHz	10 MHz	10 MHz	8 MHz
Total time	360 ns	750 ns	400 ns	400 ns	600 ns

Table 4-11. Multiply Timing Comparison

MULTIPLY	′AS888 32-BIT	′AS888 16-BIT	Z8001	8086-1	80286	68000L
Size	32 × 32	16 × 16	16 × 16	16 × 16	16 × 16	16 × 16
No. of cycles	35	19	70	128	21	≤74
Clock rate	11.11 MHz	10.98 MHz	4 MHz	10 MHz	10 MHz	8 MHz
Total time	3.150 μs	1.729 μs	17.5 μs	12.8 μs	2.1 μs	≪9.25 μs

5. Floating-Point System Design

Bit-slice processor architecture addresses the problem of optimizing system performance while allowing the user to balance hardware complexity against software flexibility. Bit-slice systems usually operate at or near the speed of the most primitive of programmable processors, the PROM state sequencer. Of course, bit-slice architecture incorporates circuitry dedicated not only to sequencing, but also data processing (ALU) operations. In keeping with the trend of these programmable devices to track the speed of fast discrete hardware, the 'AS888 8-bit slice ALU and 'AS890 microsequencer have been produced in Advanced Schottky bipolar technology. In addition to sheer speed, the components feature greater density (2 micron geometry) for greater functionality (more special purpose circuitry on board). The impact will be faster, more powerful systems in applications which previously pushed the limits of bit-slice processors.

Consider an application in which bit-slice architecture has dominated for years: CPU design. The microprogrammed CPU itself spans a spectrum of uses ranging from general purpose minicomputers to compact airborne computers. A specific example which illustrates various facets of design using the 'AS888 and 'AS890 is a CPU with a floating-point utility to compute sin(x).

The design process can be subject to many influences, including personal preference, available development tools, peculiarities of the application, and constraints from the user, customer or manufacturing environment. No hard and fast design rules could be applied universally, but most designers will start with a specific plan in mind.

The goal of this example is to produce the hardware and microprogram which will implement the sin(x) function in floating-point arithmetic. Before the microprogram can be assembled, the hardware must be defined since the fields of the microinstruction are dedicated to specific hardware once the microinstruction register is hardwired to the devices it controls. Since the final architecture chosen depends on tradeoffs between implementing certain operations in hardware or software, critical applications will require that a cursory analysis of the software be made before the hardware is cast in concrete. Attempting to develop microcode for a tentative architecture will force the issue on which operations are better suited for hardware. Before the architecture or the microprogram requirements can be known, the algorithms which describe the application processes must be defined. Once an algorithm is formulated it can be broken down into operations involving variable and constant quantities. The variables can be assigned to registers and then the algorithm can be translated into a microprogram. The following steps illustrate the plan for this CPU design example incorporating a floating-point sin(x) utility:

- Step 1: Choose a floating-point number system
- Step 2: Choose an algorithm for approximating sin(x)
- Step 3: Make 'AS888 register assignments
- Step 4: Substitute registers for variables in the algorithm
- Step 5: Decompose steps of the algorithm into simple operations
- Step 6: Translate into 'AS888/890 operations; identify subroutines
- Step 7: Translate subroutines into 'AS888/890 operations
- Step 8: Evaluate tradeoffs and block diagram the hardware
- Step 9: Define microinstruction fields during detailed hardware design
- Step 10: Assemble the microprogram

5.1 Choose a Floating-Point Number System

An IEEE floating-point format will be chosen for this example for portability of data and software. It is important to note that the IEEE defines many standards in arithmetic processing, but for simplicity this example will encompass only number format. Furthermore, while several formats are IEEE compatible, only the basic single-precision format will be considered.

The IEEE basic single-precision format is defined as a 32-bit representation in which the component fields are a 1-bit sign s, an 8-bit biased exponent e and a 23-bit fraction f which are assembled in the following order:



The quantity is evaluated as $(-1)^{s} 2^{e-127} (1.f)$. Not-a-number, zero and infinity have special representations. The one preceding the binary point is implied and is called the implicit one or implicit bit. It coincides with the fact that the digits are normalized (left justified).

5.2 Choose an Algorithm for Sin(x)

Many algorithms are discussed in the literature for approximating useful quantities like sin(x). Literature research is a good place to start to familiarize oneself with various algorithms and tradeoffs for a particlar application. Computer simulation is also useful to compare algorithms for speed and accuracy. R.F. Ruckdeschel in *BASIC Scientific Subroutines*, Vol. 1 (BYTE, McGraw-Hill Publications Co. New York, N.Y., 1981, pp. 159–191 discusses tradeoffs and provides a simulation in BASIC for a sin(x) algorithm. An adaptation of this material has been chosen for this example:

A) Reduce angle range to first quadrant. ($0 \le x \le \pi/2$)

B) Compute
$$sin(x) \simeq \sum_{n=0}^{6} A_n x^{2n-1}$$
. The coefficients are:

Coefficient	Decimal	IEEE hex
AO	1.000000	3F80 0000
A1	-0.1666667	BE2A AAAD
A ₂	0.008333333	3C08 8888
A3	-0.0001984127	B950 0D01
A4	0.000002755760	3638 EF99
A5	-0.0000002507060	B2D7 5AD5
A ₆	0.000000001641060	2F34 6FBC

The algorithm can be implemented in the following steps:

A) Reduce angle range to first quadrant. ($0 \le x \le \pi/2$)

1) SIGN = SGN(x) 2) ABSX = ||x||3) XNEW = ABSX - $2\pi \times INT(ABSX/2\pi)$ 4) If XNEW > π then SIGN = -SIGN and XNEW = XNEW - π 5) If XNEW > $\pi/2$ then XNEW = π - XNEW

where

$$SGN(x) = \begin{cases} +1 & \text{if } x \ge 0\\ -1 & \text{if } x < 0 \end{cases}$$

INT(x) = integer function

B) Compute
$$sin(x) \approx \sum_{n=0}^{6} A_n x^{2n-1}$$
.
1) Let XSQR = XNEW²; INITIALIZE SINX = 0
2) Do i = 6 to 1 step -1
SINX = XSQR × SINX + A(i)
Enddo
3) SINX = SIGN × XNEW × SINX

Step B-2 computes the summation in a geometric series for economy. The major difference between steps A and B is that A requires more diverse ALU operations while B uses only multiplication and addition recursively.

5.3 Make 'AS888 Register Assignments

Just as in assembly language programming, registers must be allocated for variables. Using Rn to denote the 'AS888 register whose address is n, where $0 \le n \le F$ (hex), the following register assignments can be made:

 $\begin{array}{rcl} \mathsf{RO} &=& \mathsf{X} \\ \mathsf{R1} &=& \mathsf{SIGN} \\ \mathsf{R2} &=& \mathsf{ABSX} \\ \mathsf{R3} &=& \mathsf{XNEW} \\ \mathsf{R4} &=& \mathsf{XSQR} \\ \mathsf{R5} &=& \mathsf{SINX} \end{array}$

The following constants can also be defined:

Constant	Decimal	IEEE hex
$PI = \pi$	3.141593	4059 OFDB
$PIOVR2 = \pi/2$	1.570797	3FC9 OFDB
$2PI = 2\pi$	6.283185	40C9 OFDB
$10VR2PI = 1/2\pi$	0.159155	3E22 F981

5.4 Substitute Registers for Variables in the Algorithm

Now the algorithm can be rewritten with registers replacing variables:

A) Reduce angle range to first quadrant ($0 \le x \le \pi/2$). 1) R1 = SGN(RO) 2) R2 = ||RO||3) R3 = R2 - $2\pi \times INT(R2/2\pi)$ 4) If R3> π then R1 = -R1; R3 = R3 - π 5) If R3 > $\pi/2$ then R3 = π - R3 B) Compute sin(x) $\simeq \sum_{n=0}^{6} A_n x^{2n-1}$. 1) Let R4 = RO²; INITIALIZE R5 = 0 2) Do i=6 to 1 step -1 R5 = R4 × R5 + A(i) Enddo 3) R5 = R1 × R0 × R5

Since various references to constants are made, it is probably best to load constants as needed rather than attempt to allocate registers for them. Constants can be loaded from a constant field in the microinstruction or from ROM. The tradeoff is 32 bits by 16K of micromemory versus 32 bits by the number of constants (typically less than 16K). For this example, it will be assumed that a constant field in the microinstruction is acceptable.

5.5 Decompose Steps in the Algorithm into Simple Operations

The sin(x) function can be microprogrammed as a subroutine; let FSIN be its entry address. R0 would be loaded with x before FSIN were called. Upon return, R5 would contain sin(x). Now decompose the steps in the algorithm into simple arithmetic and logical operations. Other operations can be left as functions to be defined later.

FSIN: SUBROUTINE

; A) Reduce angle range to first quadrant. ($0 \le x \le \pi/2$)

R1 = SGN(R0)	; 1) Let $R1 = Sign of R0$
R2 = ABS(R0)	; 2) R2 = R0
R3 = R2 * 10VR2PIR3 = INT(R3)R3 = R3 * 2PIR3 = R2 - R3	; 3) R3 = R2 - $2\pi * INT(R2/2\pi)$; ;
Y = R3 - PI Jump if Negative to Step A-5 R1 = -R1 R3 = R3 - PI	; 4) If R3 > π , ; ; then R1 = -R1; ; R3 = R3 - π
Y = PIOVR2 - R3 Jump if Negative to Step B-1 R3 = PI - R3	; ; 5) If R3 > $\pi/2$; then R3 = π - R3

; B) Compute sin(x) $\simeq \sum_{n=0}^{6} A_n x^{2n-1}$; 1) Let $R4 = R0^2$. Let R5 = 0R4 = R0 * R0R5 = 0R5 = R4 * R52) Do i = 6 to 1 step -1R5 = R5 + A6 $R5 = R4 \times R5 + A(i)$; R5 = R4 * R5Enddo ; R5 = R5 + A5; R5 = R4 * R5(To implement a loop, ; R5 = R5 + A4use an 'AS890 counter ; R5 = R4 * R5to index a memory containing ; R5 = R5 + A3the constants.) R5 = R4 * R5R5 = R5 + A2R5 = R4 * R5R5 = R5 + A1R5 = R4 * R5R5 = R5 + A0R5 = R0 * R53) R5 = R1 \times R0 \times R5 ; R5 = R5 * R1 : RETURN

END SUBROUTINE

5.6 Translate into 'AS888/890 Instructions; Identify Subroutines

The simplified steps of the algorithm can be represented fairly easily as 'AS888/890 instructions. Necessary functions (and suggested names) can be identified by inspection as:

- 1) FMUL Floating-point multiplication
- 2) FADD Floating-point addition
- 3) FINT Floating-point integer conversion
- 4) FINV Floating-point additive inverse (to subtract using FADD)
- 5) FABS Floating-point absolute value
- 6) FSGN Floating-point sign test
- 7) FCHS Floating-point change of sign (to multiply by SIGN)

"Function" in this context refers to a special operation regardless of how it is coded. In fact, FMUL and FADD are fairly complex and require detailed explanation. FINV, FABS, FSGN and FCHS are single instruction operations that mask or mask and test. FINT requires several inline instructions or a subroutine and will be left to the interested reader as an exercise. Now the steps of the algorithm can be translated into 'AS888/890 operations which include references to these functions.

FSIN: SUBROUTINE

; A) Reduce angle range to first quadra	nt. ($0 \le x \le \pi/2$)
R1 = FSGN(R0) $R2 = FABS(R0)$ $R3 = FMUL(R2, 10VR2PI)$ $R3 = FINT(R3)$ $R3 = FADD(R3, 2PI)$ $R3 = FADD(R2, INV(R3))$ $Y = FADD(R3, NEGPI) : TEST NEG$ $JT SIN1$ $R1 = FINV(R1)$ $R3 = FADD(R3, NEGPI)$ $SIN1:Y = PIOVR2 - R3 : TEST NEG$ $JT SIN2$ $R3 = FADD(PI, FINV(R3))$; Get sign bit (MSB) ; Take absolute value (clear MSB) ; Multiply register and constant ; Floating-point integer conversion ; Multiply register and constant ; Subtract registers by adding inverse ; Subtract by adding negative constant ; Jump if true (jump if negative) ; Complement sign of R1 ; Subtract by adding negative constant ; Subtract to compare (don't store) ; Jump if true (jump if negative) ; Subtract by adding negative register
; B) Compute $sin(x) \approx \sum_{n=0}^{6} A_n \chi^{2n-1}$	
SIN2: $R4 = FMUL(R0,R0)$ R5 = A6 R5 = FMUL(R4,R5) R5 = FADD(R5,A5) R5 = FAUL(R4,R5) R5 = FAUL(R4,R5) R5 = FMUL(R4,R5) R5 = FAUD(R5,A3) R5 = FAUU(R4,R5) R5 = FAUU(R4,R5) R5 = FAUU(R4,R5) R5 = FAUU(R4,R5) R5 = FMUL(R4,R5) R5 = FMUL(R4,R5) R5 = FMUL(R4,R5) R5 = FMUL(R4,R5) R5 = FMUL(R4,R5) R5 = FMUL(R4,R5) R5 = FMUL(R0,R5) R5 = FCHS(R5,R1) : RETURN	 ; Square by multiplying ; Initialize series ; Multiply registers ; Add coefficient ; Multiply registers ; Change MSB of R5 to MSB of R1

END SUBROUTINE

This contrived language has a syntax which may be suitable for a source program. For the sake of illustration, it can be assumed that the microassembler recognizes this particular syntax. The series was computed inline instead of using a loop since it is relatively short. If a loop were used, a means of indexing the constants would be required.

5.7 Expand Subroutines into 'AS888/890 Operations

FMUL and FADD algorithms can now be expanded. Since they are called extensively from FSIN, they are more critical to the efficiency of the final design. Wherever possible, it is desirable to reduce the execution time of both in order to maintain efficiency.

5.7.1 Floating-Point Multiplication

Let M1 be the multiplier and M2 be the multiplicand whose product is P. Let the sign, exponent and fraction fields of their IEEE representation be:

M1 : |S1|E1|F1| M2 : |S2|E2|F2| P : |S3|E3|F3|

P is found by multiplying mantissas (fraction plus implicit one) and adding exponents. Since M1 and M2 are normalized, the range of $1.F1 \times 1.F2$ is

$$1.00...0 \leq 1.F1 \times 1.F2 \leq 11.1...10$$

The implicit bit may "overflow" into bit position 24. This type of overflow must be detected so that the result can be normalized. Normalization requires right shifting the result of $1.F1 \times 1.F2$ and incrementing E3. The implicit bit is then cleared when S3, E3 and M3 are packed to form P. The floating-point multiplication algorithm may then be defined as follows:

- 1) Unpack M1 into signed fraction (SF1) and exponent (E1)
- 2) Set the implicit bit in SF1
- 3) Unpack M2 into signed fraction (SF2) and exponent (E2)
- 4) Set the implicit bit in SF2
- 5) Perform SF3 = SF1 \times SF2 using signed integer multiplication
- 6) Perform E3 = E1 + E2
- 7) Test SF3 for overflow into bit 24
- 8) If true, then increment E3 and right shift SF3
- 9) Clear the implicit bit in SF3
- 10) Pack E3 and SF3 to get P

As before, the steps of this algorithm can be broken down into simpler operations:

- Unpack M1 into signed fraction (SF1) and exponent (E1) E1 = FEXP(M1) SF1 = FRAC(M1)
- 2) Set the implicit bit in SF1 SF1 = SF1 OR BIT23
- 3) Unpack M2 into signed fraction (SF2) and exponent (E2)
 E2 = FEXP (M2)
 SF2 = FRAC (M2)
- 4) Set the implicit bit in SF2 SF2 = SF2 OR BIT23
- 5) Perform SF3 = SF1 \times SF2 using signed integer multiplication SF3 = IMUL (SF1, SF2)
- 6) Perform E3 = E1 + E2E3 = E1 + E2
- 7) Test SF3 for overflow into bit 24 TEST (SF3 AND BIT24) JUMP IF FALSE to step 9
- 8) If true, then increment E3 and right shift SF3 INC E3 SF3 = RSHFT (SF3)

- Clear the implicit bit in SF3.
 SF3 = SF3 AND NOT_BIT23
- 10) Pack E3 and SF3 to get P P = SF3 OR E3

FEXP, FRAC, testing bit 24 and setting/clearing bit 23 are all mask operations that translate into single 'AS888 instructions. The integer multiplication (IMUL) is simply the multiplication algorithm supported by the 'AS888 instruction set. No significant hardware features are required to do floating-point multiplication, nor are any subroutines required to support it.

Register assignments can now be made as before. Since FSIN uses registers in the lower half of the register file, it might be preferable to restrict FMUL to the upper registers. For example:

RF = P RE = M1, F1, SF1 RD = M2, F2, SF2 RC = E1 RB = E2

RE and RD can share variables that need not be preserved. Using this assignment, FMUL computes RF = FMUL(RE,RD). RE and RD must be loaded prior to calling FMUL and RF must be stored upon return. By substituting registers for variables and reorganizing operations in the FMUL algorithm to better fit 'AS888/890 operations the following source program may be created:

FMUL: SUBROUTINE

	RC = FEXP(RE) RE = FRAC(RE) RE = RE OR BIT23 MQ = SMTC(RE)	; Unpack M1 into exponent ; and fraction ; Set implicit bit ; Prepare to multiply
	RB = FEXP(RD) RD = FMAG(RD) RD = RD OR BIT23 RD = SMTC(RD)	; Unpack M2 into exponent ; and fraction ; Set implicit bit ; Prepare to multiply
	$\begin{array}{llllllllllllllllllllllllllllllllllll$; Initialize to multiply ; Integer multiplication iteration ; Final step in signed multiply TEST Z ; Test ''overflow'' ; Jump if false (exponent ok)
	INEX(RC) RE = SRA(RE)	; Increment exponent: add 00800000 ; Shift fraction to normalize
FMUL1	:RC = RC + RB : TEST CARRY JT ERROR	; Add exponents and test carry ; Jump if carry true to handler
	RE = SMTC(RE) RE = RE AND #807F_FFFh RF = RE OR RC : RETURN	; Get sign magnitude fraction ; Clear implicit bit ; Pack fraction and exponent

5.7.2 Floating-Point Addition

The floating-point addition algorithm (FADD) is slightly more complex than FMUL, since the two addends will usually not have the same exponent. Therefore the smaller (absolute value) addend must first be chosen by comparing exponents. Then it must be denormalized to align its digits with the digits of the larger addend. In other words, the two addends must have the same exponent before their fractions can be added. This process can be described by the following algorithm:

- 1) Unpack A1 to get SF1 and E1
- 2) Set implicit bit in SF1
- 3) Unpack A2 to get SF2 and E2
- 4) Set implicit bit in SF2
- 5) If E2 > E1 then go to step 9
- $(||A1|| \leq ||A2||)$
- 6) Let DIFF = E1 E2
- 7) Do i = 1 to DIFF SF2 = RSHFT(SF2) (Arithmetic right shift) Enddo
- 8) Let E3 = E1, go to step 12 (||A2|| > ||A1||)
- 9) Let DIFF = E2 E1
- 10) Do i = 1 to DIFF SF1 = RSHFT(SF1) (Arithmetic right shift) Enddo
- 11) Let E3 = E2
- 12) SF3 = SF1 + SF2
- 13) Test "overflow" into bit 24
- 14) Jump if false to step 17
- 15) Increment exponent E3
- 16) Normalize signed fraction with right arithmetic shift
- 17) Clear implicit bit
- 18) Pack: SUM = SF3 or E3
- 19) Return

Register assignments for variables must now be made. Since FSIN uses registers in the lower half of the 'AS888 register file, it is necessary to use the upper registers:

RF = SUMRE = A1, F1, SF1RD = A2, F2, SF2RC = E1RB = E2

By slightly reorganizing the sequence to better fit 'AS888/890 operations, the following microprogram to perform FADD can be created:

FADD: SUBROUTINE

; 1) Unpack A1 to get SF1 and E1	
RC = FEXP(RE)	; Get exponent (E1)
RE = FRAC(RE)	; Get signed fraction (SF1)
; 2) Set implicit bit in SF1	
MQ = RE OR BIT23	; Set implicit bit
RE = SMTC(RE)	; Convert to two's compleme

; Convert to two's complement
; 3)	Unpack A2 to get SF2 and A2 RB = FEXP(RD) RD = FRAC(RD)	; Get exponent (E2) ; Get signed fraction (SF2)
; 4)	Set implicit bit in SF2 RD = RD OR BIT23 RD = SMTC(RD)	; Set implicit bit ; Convert to two's complement
; 5)	If E2 > E1 then go to step 9 RF = RC - RB : TEST NEGATIVE JT FADD1 : RCA = #8	; Compare A2 from A1 ; Jump if E2 > E1; set up loop count
; 6)	Let DIFF = E1 - E2. Y/RF = SLC(RF) : LOOP RCA RCA = Y/RF	; Rotate 8 times to get difference ; Load difference in loop counter
; 7)	Do i = 1 to DIFF SF2 = RSHFT(SF2) Enddo	. Ovient divite of smaller addand
. 0)	HD = SHA(HD) : LOOP HCA	, Onent digits of smaller addend
; 8)	RB = RC : JUMP FADD2	; Swap registers and branch
; 9)	Let DIFF = $E2 - E1$	
FAD	D1: RF = NOT(RF) Y/RF = SLC(RF) : LOOP RCA RCA = Y/RF	; Complement result of E1 – E2 ; Shift 8 times to get DIFF ; Load DIFF in loop counter
;10)	Do i = 1 TO DIFF SF1 = RSHFT(SF1) Enddo BE = SBA(BE) + LOOP BCA	· Alian SE1 with SE2
. 1 1 \	Let $E^2 = E^2 / e^2$ instruction required	PB already has 52 in it)
;11)		- ND alleady has E2 in it)
;12)	5F3 = 5F1 + 5F2	
FADI	D2: RF = RD + RE $RF = SMTC(RF)$; Add ; Convert to sign-magnitude
;13)	Test ''overflow'' into bit 24 RF = TBO (RF, BIT24)	; Check for normalization
;14)	Jump if false to step 17 JF FADD3	; If so, finish and exit
;15)	Else increment exponent INC RB : TEST NEG	; Test for exponent overflow
;16)	Normalize signed fraction RF = SRA(RF) : JT ERROR	; Jump to error handler if overflow
;17)	Clear implicit bit	
FAD	D3: RF = SETO (RF, BIT23)	; Reset bit 23 of RF
;18)	Pack: SUM = SF3 OR E3 RF = RF OR RB : RETURN	; Or signed fraction and exponent

There is an important consequence of FADD which impacts the hardware. Since the number of shifts required to denormalize the small addend is data dependent (computed in the ALU) it is necessary to provide a path between the ALU Y bus and the 'AS890 DRA bus. All the other operations are simple 'AS888/890 instructions, including the FRAC and FEXP mask operations discussed during the development of FMUL. ERROR is a floating-point overflow error handler.

5.8 Evaluate Tradeoffs and Block Diagram the Hardware

A rough estimate of the FSIN worst case execution time can be arrived at by making the following observations about FSIN, FMUL and FADD:

FMUL

integer recursion ≈ 22 cycles other instructions ≈ 18 cycles total ≈ 40 cycles

FADD

denormalization $\simeq 23$ cycles other instructions $\simeq 25$ cycles total $\simeq 50$ cycles

FSIN

number of calls to FMUL = 12number of calls to FADD = 11number of other cycles ≈ 10

Approximate worst case total = $10 + (12 \times 40) + (11 \times 50) = 1040$ cycles. At 50 nanoseconds per cycle, this requires approximately 52 microseconds. There are few improvements that could be made in hardware to speed this time, except perhaps the addition of a flash multiplier which would reduce the integer computation by about 20 cycles (an overall reduction of about two percent). A barrel shifter could have the same benefit during floating-point addition for a total reduction of about 4 percent. For the sake of simplicity, it will be assumed that 52 microseconds is acceptable for the sin(x) computation.

Another issue which must be considered is the problem of loading the 'AS888 and 'AS890 with constants. A slight materials cost reduction might be realized by storing constants in table PROMs rather than in control store memory. An interesting use of the DRA and DRB ports on the 'AS890 would be to use the output of RCA or RCB to index data in the constant PROM. This would allow long series to be implemented in loop form rather than the inline method used in FSIN. Once again, the constant PROM will not be implemented for the sake of simplicity.

Now the architecture can be designed to meet the requirements identified throughout this analysis:

- 1) A path between the 'AS888 Y bus and the 'AS890 DRA bus.
- 2) A path between the microinstruction register and the 'AS890 DRA bus for loading loop counts and branch addresses.
- 3) A path between the microinstruction register and the 'AS888 Y bus for loading constants.
- 4) Independent control of SIOO in each 'AS888 slice to allow bit/byte instructions.
- 5) A status register to store 'AS888 status for testing.
- 6) A status mux to test the 'AS888 status, bit 23 of the 'AS888 Y bus, bit 24 of the 'AS888 Y bus and hardwired 0 and 1.

A system having these features is illustrated in Figure 5.1.



Figure 5-1. Block Diagram of Floating-Point Processor

5.9 Define Microinstruction Fields During Detailed Hardware Design

The detailed hardware design will produce a wiring diagram that fixes the position within the microinstruction of each of the various control signals that are connected from the microinstruction register to the 'AS888, 'AS890, status mux and any other special hardware. Once this design is complete it is possible for the assembler to sort the control bits of each instruction so that they will be properly oriented when the microprogram is installed in the target system.

5.10 Assemble the Microprogram

TI is currently developing an 'AS888/890 microassembler. Several microassemblers are commercially available, and many users prefer to write their own. The microprogram shown in Table 5-1 was hand-assembled, but has a syntax that is suitable for interpretation by a user-written assembler.

		WE	A3-A0 B2 B0	02-00	EA	EB1-EB0	OEA	OEB	0EY seiv	SELT Cn		01-21		C	32 Cor	2-b 1st	it ant	t		<u>SI00</u>	<u>SI08</u>	SI016	SI024	RC2-RC0	MUX2-MUX0	34-00	DRI DR	313- 1B0		RBOE	INC	SEL
0000 SIN:	* R1 = FSGN(R0) R1 = R0 AND #8000 0000h	0))	< 1	0	2	1 '	1 '	10	0	F	A	8	0 () (0 () () (0	1	1	1	1	0 :	27	' X	: x	X	X 1	1	1	7
0001 0002	* R2 = FABS(R0) R2 = R0 R2 = R0 SET0 #80h : BYTE=#1000b	0 0))) 2	< 2 2 8	0 0	X 0	1 [.] 1 [.]	1 · 1 ·	10 10	000	F 1	6 8	x X	X X X X	<	x	<	$\langle \rangle$	(1	1 1	1 1	1	0 : 0 :	27 27	' X ' X	X X	X X	X 1 X 1	1 1	1 1	7 7
0003 0004 0005 0006	* R3 = FMUL(R2,10VR2PI) RE = R2 RD = #3EA2 F984h JSR FMUL R3 = RF	0 2	2	< E < D < X < 3	0 X X 0	X X X X	1 · 1 · 1 · 1 ·	1 · 1 · 1 ·	10 11 1X) 0 X X 0 0	F F F	6 F F 6	X 3 X X	X	<	x	<	<	(X 3 4 (X (X	1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	0 : 0 : 0 :	27 27 14 27			X : X : 6 X	X 1 X 1 0 1 X	1 1 1 1	1 1 1 1	7 7 7 7
0007 0008 0009	* R3 = FINT(R3) RF = R3 JSR FINT [EXERCISE FOR READER] R3 = RF	0 : 1) 0	3	< F < X < 3	0 X 0	X X X	1 ⁻ 1 ⁻ 1 ⁻	1 ⁻ 1 ⁻ 1 ⁻	10 1X 10) 0 (X) 0	F F F	6 F 6	X X X	X	<) <) <)	x) x) x)	<	() () ()	(1	1 1 1	1 1 1	1 1 1	0	27 14 27	' X . / X	: X : : X	x : ·	X 1 . 1 X 1	1 1 1	1 1 1	7 7 7
000A 000B 000C 000D	* R3 = FMUL(R3,2PI) RE = R3 RD = #40C9 0FDBh JSR FMUL R3 = RF	0 3	3	(E (D (X (3	0 X X 0	X X X X	1 · 1 · 1 ·		0 0 X 0) 0) X (X) 0	F F F	6 F F 6	X 4 X X	X X 0 (X X X X	< > < > < > < >	x	<	<	(X) B (X (X	1 1 1	1 1 1 1	1 1 1	1 1 1 1	0 : 0 : 0 :	27 27 14 27	X X 0 X	X X 0 X	X : X : 6 X :	X 1 X 1 0 1 X 1	1 1 1 1	1 1 1 1	7 7 7 7
000E 000F 0010 0011	* R3 = FADD(R2,INV(R3)) RE = R2 RD = R5 XOR #8000 0000h JSR FADD R3 = RF	0 2	2	(E (D (X (3	0 0 X 0	X 2 X X	1 · 1 · 1 ·		0 0 X 0	0 0 0 0 0 0	FFFF	6 9 F 6	X 8 X X	X	<	x	< >) (< > < >	((X) 0 (X (X	1 1 1 1 1	1 1 1 1	1 1 1	1 1 1 1	0 : 0 : 0 :	27 27 14 27		X X 0 X	X] X] 7 X	X 1 X 1 4 1 X 1	1 1 1	1 1 1 1	7 7 7 7

Table 5.1. Floating Point Sin(x) Microprogram

		WE	A3-A0 R3-R0	200	EA	EB1-EB0	0EA DEB	OEY	SELY	c	01-21			32 Con	-bii sta	nt		SIO0	SI08	SI024	RC2-RC0	MUX2-MUX0	06-26	DRI DR	313- B0	DADE	RBOE	INC	SEL
* 0012 0013 0014 0015 0016	Y = FADD(R2,NEGPI) RE = R2 RD = #C059 0FDBh JSR FADD Y = RF : TEST NEG JT SIN1	0 0 1 1	2 X X X X X F X X X	(E (D (X (X (X	0 X X 0 X	X X X X X	1 1 1 1 1 1 1 1 1 1	1 1 1 0 1	0 0 X 0 X	0 F X F X F 0 F X F	6 F F 6 F	X C X X X X	X	< X 5 9 < X < X < X	X 0 X X X	X	< X) B < X < X < X	1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	0 0 0 0 0	2 2 1 2 1	7	< X < X) 0 < X) 0	X X 7 X 0	X 1 X 1 4 1 X 1 0	1 1 1 1	1 1 1 1	7 7 7 2 7
* 0017	R1 = FINV(R1) R1 = R1 XOR #8000 0000h	0	1 X	(1	0	2	11	1	0	0 F	: 9	8	0 0	0 0	0	0 0	0 0	1	1 1	11	0	2	7)	<	х	X 1	1	1	7
0018 0019 001A 001B	R3 = FADD(R3, NEGPI) $RE = R3$ $RD = #C059 0FDBh$ $JSR FADD$ $R3 = RF$	0 0 1 0	3 X 3 X X X F X	(E (D (X (3	0 X X 0	X X X X	1 1 1 1 1 1 1 1	1 1 1 1	0 1 X 0	0 F X F X F 0 F	= 6 = F = F = 6	x c x x	X > 0 5 X > X >	(X 5 9 (X (X	X 0 X X	X	< X) В < X < X	1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1 1	0 0 0 0	2 2 1 2	7) 7) 4(7)	< X < X) 0 < X	X X 7 X	X 1 X 1 4 1 X '	1 1 1	1 1 1 1	7 7 7 7
* SIN1: 001C SIN1: 001D 001E 001F 0020	Y = FADD (PIOVR2,INV(R3)) : TEST NEG RE = #3FC9 0FDBh RD = R3 XOR #8000 0000h JSR FADD Y = RF : TEST NEG JT SIN2	0 0 1 1	X X 3 X X X F X X X	(E (D (X (X (X	X 0 X 0 X	X · 2 · X · X ·	1 1 1 1 1 1 1 1 1 1	1 1 1 0 1	1 0 X 0 X	0 F 0 F X F 0 F X F	- 6 - 9 - F - 6 - F	3 8 X X X X	5 (0 (X) X) X)) 0 (X (X (X	0 0 X X X X	F [0 (X) X) X)) B) 0 (X (X (X	1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	00000	2 2 1 2 1	7) 7) 4(7) 7(< X < X) 0 < X) 0	X X 7 X 0	X 1 X 1 4 1 X 1 0	1 1 1 1	1 1 1 1 1	7 7 7 2 7
* 0021 0022 0023 0024	R3 = FADD(PI,FINV(R3)) RE = #4059 0FDBh RD = R3 XOR #8000 0000h JSR FADD R3 = RF	0 0 1 0	X X 3 X X X F X	(E (D (X (3	X 0 X 0	X ⁻ 2 ⁻ X ⁻ X ⁻	1 1 1 1 1 1 1 1	1 1 1 1	1 0 X 0	0 F 0 F X F 0 F	= 6 = 9 = F = 6	4 8 X X	0 5 0 (X) X)	59) 0 (X (X	0 0 X X	F [0 (X) X)) B) 0 (X (X	1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1	0 0 0 0	2 2 1 2	7) 7) 4(7)	< X < X) 0 < X	X X 7 X	X 1 X 1 4 1 X '	1 1 1 1	1 1 1 1	7 7 7 7
* SIN2: 0025 SIN2: 0026 0027 0028	R4 = FMUL(R0,R0) RE = R0 RD = R0 JSR FMUL R4 = RF	0 0 1	0 X 0 X X X F X	(E (D (X (4	0 0 X 0	X X X X	1 1 1 1 1 1 1 1	1 1 1 1	0 0 X 0	0 F 0 F X F 0 F	= 6 = 6 = F = 6	X X X X X	X	(X X X X X	X	<	1 1 1	1 1 1 1 1 1 1 1	1 1 1 1	0 0 0 0	2 2 1 2	7) 7) 4(7)	(X (X) 0 (X	X X 6 X	X 1 X 1 0 1 X 1	1 1 1	1 1 1 1	7 7 7 7

		WE 83-A0 63-A0 63-C0 61 05 05 05 05 8 8 1 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	은 32-bit 5 드 Constant	SIOD SIOB SIOB SIO16 SIO24 RIO24 MUX2-MUX0 S2-S0 MUX2-MUX0 S2-S0 MUX2-MUX0 S2-S0 MUX2-MUX0 S2-S0 MUX2-MUX0 S2-S0 S
0029	* R5 = A6 R5 = #2F34 6FBCh	0 X X 5 0 X 1 1 1 1	0 F 6 2 F 3 4 6 F B C	1 1 1 1 0 2 7 X X X X 1 1 1 7
002A 002B 002C 002D	* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF	0 4 X E 0 X 1 1 1 0 0 5 X D 0 X 1 1 1 0 1 X X X X X 1 1 1 X 0 F X 5 0 X 1 1 1 0	0 F 6 X X X X X X X X X 0 F 6 X X X X X X X X X X F F X X X X X X X X	(1 1 1 1 1 0 2 7 X X X X 1 1 1 7 1 1 1 1 0 2 7 X X X X 1 1 1 7 1 1 1 1 0 1 4 0 0 6 0 1 1 1 7 1 1 1 1 0 2 7 X X X X 1 1 1 7
002E 002F 0030 0031	* R5 = FADD(R5,A5) RE = R5 RD = #B2D7 5AD5h JSR FADD R5 = RF	0 5 X E 0 X 1 1 1 0 0 X X D X X 1 1 1 1 1 X X X X X 1 1 1 X 0 F X 5 0 X 1 1 1 0	0 F 6 X X X X X X X X X X F F B 2 D 7 5 A D 5 X F F X X X X X X X X 0 F 6 X X X X X X X X	1 1 1 0 2 7 X X X 1 1 1 7 1 1 1 1 0 2 7 X X X 1 1 1 7 1 1 1 1 0 2 7 X X X 1 1 1 7 1 1 1 1 0 1 4 0 0 7 4 1 1 1 7 1 1 1 0 2 7 X X X 1 1 1 7
0032 0033 0034 0035	* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF	0 4 X E 0 X 1 1 1 0 0 5 X D 0 X 1 1 1 0 1 X X X X X 1 1 1 X 0 F X 5 0 X 1 1 1 0	0 F 6 X X X X X X X X X 0 F 6 X X X X X X X X X F F X X X X X X X X 0 F 6 X X X X X X X X X	(1 1 1 1 1 0 2 7 X X X X 1 1 1 7 1 1 1 1 0 2 7 X X X X 1 1 1 7 1 1 1 1 0 1 4 0 0 6 0 1 1 1 7 1 1 1 1 0 2 7 X X X 1 1 1 7
0036 0037 0038 0039	* R5 = FADD(R5,A4) RE = R5 RD = #3638 EF99h JSR FADD R5 = RF	0 5 X E 0 X 1 1 1 0 0 X X D X X 1 1 1 1 1 X X X X X 1 1 1 X 0 F X 5 0 X 1 1 1 0	0 F 6 X X X X X X X X X X F F 3 6 3 8 E F 9 9 X F F X X X X X X X X 0 F 6 X X X X X X X X	(1 1 1 1 1 0 2 7 X X X X 1 1 1 7 1 1 1 1 0 2 7 X X X X 1 1 1 7 (1 1 1 1 0 0 1 4 0 0 7 4 1 1 1 7 (1 1 1 1 0 2 7 X X X X 1 1 1 7 (1 1 1 1 0 2 7 X X X X 1 1 1 7
003A 003B 003C 003D	* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF	0 4 X E 0 X 1 1 1 0 0 5 X D 0 X 1 1 1 0 1 X X X X X 1 1 1 X 0 F X 5 0 X 1 1 1 0	0 F 6 X X X X X X X X X 0 F 6 X X X X X X X X X F F X X X X X X X X 0 F 6 X X X X X X X X X	(1 1 1 1 0 2 7 X X X 1 1 1 7 1 1 1 1 0 2 7 X X X 1 1 1 7 1 1 1 1 0 1 4 0 0 6 0 1 1 1 7 1 1 1 1 0 2 7 X X X 1 1 1 7

	WF	A3-A0	B3-B0	<u>ເ</u>	EA	EB1-EB0	OEA	OEB	OEY	SELY	c	12-10			C	32- ons	bit	nt		<u>einn</u>	SIOR	SI016	SI024	RC2-RC0		SZ-S0	Df	RB1 RB	3- 0	RAOE	RBOE	INC	SEL
* R5 = FADD(R5,A3) RE = R5 RD = #B950 0D01h JSR FADD R5 = RF	0 0 1 0	5 X X F	X X X X X	E D X 5	0 X X 0	X X X X	1 1 1 1	1 1 1 1	1 (1) 1) 1 (0 (1) X) 0 (0 X X 0	F6 FF FF	X B X X	X 9 X X	X 5 X X	X 0 X X			X X 0 1 X X X X	(1 1 (1	1 1 1	1 1 1 1	1 1 1 1	0 0 0 0	2 2 1 2	7 7 4 7		<	< X < X 7 4 < X	(1 (1 (1 (1	1 1 1 1	1 1 1 1	7 7 7 7 7
* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF	0 0 1 0	4 5 X F	X X X X	E D X 5	0 0 X 0	X X X X	1 1 1	1 1. 1 1	1 (1 (1) 1 (0 (0 (X X 0 (0 0 X 0	F 6 F 6 F F F 6	X X X X X	X X X X	X X X X X	X X X X X	X	x x x x x x	× × × × × ×		1 1 1 1	1 1 1 1	1 1 1 1	0 0 0 0	2 2 1 2	7 7 4 7	x x x x 0 (x x	<	(X (X 6 0 (X	(1 (1 (1 (1	1 1 1 1	1 1 1 1	7 7 7 7
* R5 = FADD(R5,A2) RE = R5 RD = #3C08 8888h JSR FADD R5 = RF	0 0 1 0	5 X X F	X X X X	E D X 5	0 X X 0	X X X X	1 1 1 1	1 · 1 · 1 ·	1 1 1 1	0 (1) X) 0 (0 X X 0	F6 FF FF	X 3 X X	X C X X	X 0 X X	X 8 X X	X	K X B X X X	X X 8 8 X X X X	(1 8 1 (1	1 1 1 1	1 1 1 1	1 1 1 1	0 0 0 0	2 2 1 2	7 7 4 7	x x x x 0 (x x	<	(X (X 7 4 (X	(1 (1 (1 (1	1 1 1 1	1 1 1 1	7 7 7 7
* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF	0 0 1 0	4 5 X F	X X X X	E D X 5	0 0 X 0	X X X X	1 1 1	1 · 1 · 1 ·	1 1 1 2	0 (0 (X) 0 (0 0 X 0	F 6 F 6 F 6 F 6	X X X X	X X X X	X X X X X	X X X X X	X	x x x x x x x x	× × × × × × × ×		1 1 1 1	1 1 1 1	1 1 1 1	0 0 0 0	2 2 1 2	7 7 4 7	X X X X 0 (X X	x > x > 0 6 x >	< X < X 5 0 < X	(1 (1 (1 (1	1 1 1 1	1 1 1 1	7 7 7 7
* R5 = FADD(R5,A1) RE = R5 RD = #BE2A AAADh JSR FADD R5 = RF	0 0 1 0	5 X F	X X X X	E D X 5	0 X X 0	X X X X	1 1 1	1 1 1 1	1 1 1 2 1	0 (1 ⁻ X X	0 1 X 0	F6 FF FF	X B X X	X E X X	X 2 X X	X A X X	X) A / X) X)	X X X X X X	X X A C X X X X		1 1 1 1	1 1 1 1	1 1 1 1	0 0 0 0	2 2 1 2	7 7 4 7	X X X X 0 (X X	x > x > 7 7 x >	(X (X 7 4 (X	(1 (1 (1 (1	1 1 1 1	1 1 1 1	7 7 7 7 7
* R5 = FMUL(R4,R5) RE = R4 RD = R5 JSR FMUL R5 = RF	0 0 1 0	4 5 X F	X X X X	E D X 5	0 0 X 0	X X X X	1 1 1 1	1 1 1 1	1 1 1 1	0 0 0 0 X X	0 0 X 0	F 6 F 6 F F F 6	X X X X	X X X X	X X X X X	X X X X X	X X X X X	x : x : x : x :	x		1 1 1	1 1 1 1	1 1 1 1	0 0 0 0	2 2 1 2	7 7 4 7	x x x z 0 (x z	x > x > 0 0 x >	< X < X 6 0 < X	(1 (1 (1 (1	1 1 1 1	1 1 1 1	7 7 7 7

5-17

003E 003F 0040 0041

0042

0043

0044 0045

0046 0047 0048

0049

004A 004B

004C

004D

004E

004F

0050 0051

0052 0053

0054

0055

												, - 										3.									
	WE	A3-A0	B3-B0		EB1-EB0	OEA	OEB	ОЕҮ	SELY	5	0 -2			C	32- ons	bit	nt		<u>sioo</u>	SIO8	SI016	SI024	RC2-RC0	S2-S0	C	DRE	813- B0	RADE	RBOE	INC	SEL
* R5 = FADD(R5,A0) RE = R5 RD = #3F80 0000h JSR FADD R5 = RF	0 0 1 0	5 X X F				1 1 1 1	1 1 1	1 1 1 1	0 1 X 0	0 X X 0	F 6 F F F F F 6	X 3 X X	X F X X	X 8 X X	X 0 X X	X 0 X X	X	x x 0 0 x x x x	1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	0 2 0 2 0 1 0 2	7 7 4 7	X X 0 X	X X 0 X	X X X X 7 4 X X	× 1 × 1 4 1 × 1	1 1 1 1	1 1 1 1	7 7 7 7
* R5 = FMUL(R0,R5) RE = R0 RD = R5 JSR FMUL R5 = RF	0 0 1 0	0 5 X F	X I X I X X X X) X) X (X) X	1 1 1 1	1 1 1	1 1 1	0 0 X 0	0 0 X 0	F 6 F 6 F F F 6	X X X X		X X X X	X X X X	X X X X	X : X : X : X :	x x x x x x x x	1	1 1 1 1	1 1 1 1	1 1 1 1	02 02 01 02	7 7 4 7	X X 0 X	X X 0 X	X	× 1 × 1 > 1 × 1	1 1 1 1	1 1 1 1	7 7 7 7
* R5 = FCHS(R5,R1) : RETURN R1 = R1 OR #7FFF FFFFh R5 = R5 XOR R1 : RETURN	0 0	1 5	X ' 1 !	10 50	2	1 1	1 1	1 1	0 0	0 0	FB F0	B	7 (X	FX	F X	F X	F X :	F F X X	1	1 1	1 1	1	02	2 2	x x	x x	X X X X	X 1 X 1	1 1	1	7 7
* RC = FEXP(RE) RC = RE AND #7F80 0000h	0	Е	х	C 0	2	1	1	1	0	0	FΑ	7	F	8	0	0	0	0 0	1	1	1	1	02	: 7	х	х	х :	K 1	1	1	7
* RE = FRAC(RE) RE = RE AND #807F FFFFh	0	E	х	Ξ 0	2	1	1	1	0	0	FΑ	8	0	7	F	F	F	FF	1	1	1	1	02	27	х	x	х :	K 1	1	1	7
* RE = RE OR bit23 RE = RE OR #0080 0000h	0	E	хι	FO	2	1	1	1	0	0	FΒ	0	0	8	0	0	0	0 0	1	1	1	1	02	: 7	х	х	х :	X 1	1	1	7
* MQ = SMTC(RE) RE = SMTC(RE) LOADMQ : PASS	0 1	X E	E E X_X	≡× ≺o	(0 X	1 1	1 1	1 1	1 1	0 0	58 E6	××	XX	X X	x x	x x	X X X X	x x x x	1	1 1	1	1	02	: 7 : 7	x x	x X	x	K 1 K 1	1 1	1	7 7 7
* RB = FEXP(RD) RB = RD AND #7F80 0000h	0	D	XE	3 0	2	1	1	1	0	0	FΑ	7	F	8	0	0	0	0 0	1	1	1	1	02	7	х	х	х	K 1	1	1	7

0056

0057

0058

0059

005A

005B

005C

005D

005E

005F

0061

0062

0063 0064

0065

0060 FMUL:

		WE	A3-A0 B3-B0	C3-C0	EV	EB1-EB0	OEB	OEY	SELY	5	17-10			3: Coi	2-bi 1sta	t		SIO0	SIO8	SI016 SI024	RC2-RC0	MUX2-MUX0	00-20	DRB	;13- B0	RANF	RBOE	INC	SEL
*	RD = FRAC(RD)			_									~															1	1
0066	RD = RD AND #807F FFFFh	0	DХ	D	0	2	1	1	0	0 F	= A	8	07	7 F	F	FΙ	F	1	1 '	11	0	2	7)	< X	X,	X 1	. 1	1	7
0067	RD = RD OR bit23	0	D X	D	0	2	1	1	0	0 F	= B	0	08	30	0	0 (0 (1	1	11	0	2	7)	< X	Х	X 1	1	1	7
0068	RD = SMTC(RD)	0		D	X	0	11	1	1	D	58	X	XX	(X	X	XX	×Χ	1	1	11	0	2	7)	X	X	X 1	. 1	1	7
0069	RE = 0 : RCB = #22D $RE = SMUU RD : LOOP RCB$			E	0	U A	1 1 1 1	1	1	0 6	- 9		0 (X)) U (Y	v	U X X	1 b 7 Y	1	1	11	6	6	/ / 7 ((X) 0	. Х. 6	ΑI Δ1	1		4
006B	RE = SMULT RD	0	DE	E	ŏ	0 ·	1 1	1	ò	07	70	x	x ź	ς χ	x	x	čΧ	1	1.	1 1	0	6	7)	, 0 (X	x	X 1	1	1	7
006C	TB0(RE,bit1) : BYTE = #0100b : TEST Z	0	0 F	0	0	0	1 1	1	1	0 3	38	X	x	(X	Х	XX	< X	1	0	1 1	0	2	7)	(X	Х	X 1	1	1	4
006D	JT FMUL1	1	хх	X	Х	X X	K 1	1	1	ΧF	F	X	X)	(X	Х	X X	×х	1	1 '	11	0	1	7)	< X	Х	X 1	1	1	7
*	INEX RC																												
006E	RC = RC ADD #0080 0000h	0	сх	С	0	2	1	1	0	0 F	= 1	0	0 8	3 0	0	0 (0 0	1	1 '	11	0	2	7)	(X	Х	X 1	1	1	7
006F	RE = SRA(RE)	0	ЕХ	E	0	X	11	1	0	0 () 6	X	x	X	X	X	< X	1	1 '	11	0	2	7)	<	X.	X 1	1	1	7
0070 FMUL1:	RC = RC ADD RB : TEST CARRY	0	СВ	С	0	0	11	1	0	0 F	= 1	X	х)	< X	X	X X	< X	1	1 '	11	0	2	7)	< X	Х	X 1	1	1	0
0071	JT ERROR	1.	хх	X	X	X	11	1	Х	XI	FF	X	x	<	X	X	(X	1	1	11	0	1	7)	(X	X	X 1	1	1	7
0072	RE = SMTC(RE)	0	ХE	E	х	0	11	1	1	0 5	58	X	х)	< X	X	X X	< X	1	1 '	11	0	2	7)	< X	X	X 1	1	1	7
0073	RE = RE AND #807F FFFFh	0	ЕХ	E	0	2	11	1	0	0 6	= A	8	0 7	7 F	F	FΙ	F	1	1 '	11	0	2	7)	< X	X	X 1	1	1	7
* FADD:	RC = FEXP(RE)		_																										
0074 FADD:	RC = RC AND #7F80 0000	0	сх	C	0	2	11	1	0	0 1	FA	7	Fξ	30	0	0 (0 0	1	1	1 1	0	2	7)	<	X.	X 1	1	1	7
*	RE = FRAC(RE)													_															
0075	RE = RE AND #807F FFFFh	0	ЕХ	E	0	2	11	1	0	0 1	FA	8	0 7	7 F	F	FI	F	1	1 '	11	0	2	7)	(X	X	X 1	1	1	7
0076	MQ = RE OR bit23	1	ЕX	X	0	1	11	1	0	0 E	ΞВ	0	08	3 0	0	0 (0 (1	1	11	0	2	7)	< X	Х	X 1	1	1	7
0077	RE = SMTC(RE)	0	ЕХ	E	0	2	11	1	0	0	F A	8	0 7	7 F	F	FI	- F	1	1 '	11	0	2	7)	(X	X	X 1	1	1	7
*	RB = FEXP(RD)																												
0078	RB = RD AND #7F80 0000	0	DХ	ίВ	0	2	11	1	0	0 F	FΑ	7	F 8	30	0	0 () ()	1	1 '	11	0	2	7)	< X	Χ.	X 1	1	1	7

Table 5.1. Floating Point Sin(x) Microprogram (continued)

5--19

	WE	A3-A0	B3-B0	C3-C0	EA	EB1-EB0	OEA	OEB	OEY	SELY	c	<u></u>	0-71			С	32 2011	-bi	it	1		<u>SI00</u>	SI08	SIO16	SI024	RC2-RC0	MUX2-MUX0	S2-S0	D	DR	313 B0	3 -	RAOE	RBOE	INC	SEL
	0 0 0	E D X	X X D	E D D	0 0 X	2 2 0	1 1 1	1 1 1	1 1 1	0 0 1	0 0 0	F F 5	A B 8	8 0 X	0 0 X	7 8 X	F 0 X	F 0 X	F 0 X	F 0 X	F 0 X	1 1 1	1 1 1	1 1 1	1 1 1	0 0 0	2 2 2	7 7 7	X X X	X X X	X X X	X X X	1 1 1	1 1 1	1 1 1	7 7 7
NEG	0 1	C X	B X	F X	0 X	0 X	1 1	1 1	1 1	0 X	0 X	F F	3 F	X X	X X	X X	X X	X X	X X	X X	X 8	1 1	1 1	1 1	1 1	0 6	2 1	7 7	X X	X X	X X	X X	1 1	1 1	1 1	2 4
	0 1	F X	X X	F X	0 X	X X	1 1	1 1	0 0	X 0	0 X	6 F	6 F	X X	X X	X X	X X	X X	X X	X X	X X	1 1	1 1	1 1	1 1	5 2	6 7	7 7	0 0	0 0	7 8	E 0	1 1	1 1	1 1	4 7
	0 0	D C	X X	D B	0 0	X X	1 1	1 1	1 1	0 0	0 X	0 F	6 F	X X	X X	X X	X X	X X	X X	X X	X X	1 1	1 1	1 1	1 1	1 0	6 2	7 7	0 X	0 X	7 X	E X	1 1	1 1	1 1	4 7
	0 0 1 0	F F X E	X X X X	F F X E	0 0 X 0	X X X X	1 1 1 1	1 1 1 1	1 0 0 1	0 0 0	0 0 X 0	F 6 F 0	7 6 F 6	X X X X	X X X X	X X X X X	X X X X X	X X X X	X X X X X	X X X X X	X X X X	1 1 1	1 1 1 1	1 1 1 1	1 1 1 1	0 6 5 2	2 1 6 7	7 7 7 7	X X 0 0	X X 0 0	X X 8 8	X X 4 6	1 1 1 1	1 1 1 1	1 1 1 1	7 4 4 7
	0000	D X 0	E F F	F F 0	0 X 0	0 0 0	1 1 1	1 1 1	1 1 1	0 1 1	0 0 0	F 5 3	1 8 8 5	X X X X	X X X X V	X X X X	X X X X V	X X X X	X X X X V	X X X X V	X X X X	1 1 0	1 1 1	1 1 1	1 1 1	0 0 0	2 2 2	7 7 7 7	X X X X	X X X X	X X X X	X X X X	1 1 1	1 1 1	1 1 1	7 7 4 7
	00000	A B F 7	^ X 7 F D	A B F 0	× 0 0 0 0	× X X 0	1 1 1 1	1 1 1	1 1 1 1	× 1 0 1	A 1 0	F 6 1	F 6 6 8 8	× X X X	× × × × × ×	× × × × × ×	× × × × × ×	× × × × ×	× × × × × ×	× × × × × × ×	× × × ×	1 1 1	1 1 0	1 1 1	1 1 1	00000	4 2 1 2	/ 7 7 7 7	X X X X X X	X X X X X	X X X X X	X X X X X X	1 1 1 1	1 1 1 1	1 1 1 1	7 3 7 7
	10	г	D	٢	0	U	1	1	1	U	U	<u> </u>	D	<u>^</u>	<u>^</u>	_	_	<u> </u>	<u>^</u>	_	_			1	1	U	2	2	~	<u> </u>	<u> </u>	<u> </u>	1	1	1	1

0079 007A 007B	RE = RE AND #807F FFFFh RD = RD OR bit23 RD = SMTC(RD)
007C 007D	RF = RC - RB : C0 = 0: TEST NEG JT FADD1 : RCB = #8
007E 007F	Y/RF = SLC(RF) : LOOP RCB Y = RF : RCA = Y
0080 0081	RD = SRA(RD) : LOOP RCA RB = RC : JUMP FADD2
0082 FADD1: 0083 0084 0085	$ \begin{array}{l} RF = NOT \; RF \\ Y/RF = SLC(RF) : LOOP \; RCB \\ Y = RF : RCA = Y \\ RE = SRA(RE) : LOOP \; RCA \end{array} $
0086 FADD2: 0087 0088 0089 008A 008A 008B 008C FADD3:	RF = RD + RE RF = SMTC(RF) RF = TB0 (RF, bit24) : TEST Z JF FADD3 INC RB : TEST NEG RF = SRA(RF) : JT ERROR RF = SET0 (RF, bit23)
008D	RF = RF OR RB : RETURN

* RD = FRAC(RD)

A 'AS888 and 'AS890 Pin Descriptions

Pin descriptions and assignments for the 'AS888 bit-slice processor and 'AS890 microsequencer are given on the following pages.



PIN	PIN	PIN	PIN	PIN	PIN	PIŅ	PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
A-2	Cn	B-9	ŌEY	F-10	Y3	K-4	C2
A-3	SIOO	B-10	Y0	F-11	DB2	K-5	A0
A-4	0100	B-11	Y1	G-1	DA2	K-6	A3
A-5	Q107	C-1	15	G-2	DA0	K-7	WE
A-6	C _{n+8}	C-2	V _{CC2}	G-10	DB0	K-8	DB7
A-7	G/N	C-10	Y4	G-11	DB3	К-9	OEB
A-8	P/OVR	C-11	Y6	H-1	DA3	K-10	EB0
A-9	ZERO	D-1	16	H-2	DA1	K-11	EB1
A-10	PPP	D-2	V _{CC1}	H-10	DB6	L-2	СК
B-1	12	D-10	Y5	H-11	DB4	L-3	C1
B-2	13	D-11	Y7	J-1	DA4	L-4	C3
B-3	11	E-1	17	J-2	DA5	L-5	A1
B-4	10	E-2	OEA	J-10	SELY	L-6	A2
B-5	14	E-10	Y2	J-11	DB5	L-7	B3
B-6	SI07	E-11	DB1	K-1	DA6	L-8	B2
B-7	SSF	F-1	ĒĀ	K-2	DA7	L-9	B1
B-8		F-2	GND	К-З	C0	L-10	B0

Figure A1. 'AS888 Pin Assignments for	GB	Package
---------------------------------------	----	---------

Table A1. 'AS888 Pin Descriptions

NAME	INPUT/OUTPUT	DESCRIPTION
WE	Input	Register file (RF) write enable. Data is written into RF when WE is low and a low-to-high clock
		transition occurs. RF write is inhibited when WE is high.
B3-B0	Input	Register file B port read address select. ($O = LSB$).
OEB	Input	DB bus enable, low active.
DB7-DB0	Input/Output	B port data bus. Outputs register data ($\overline{OEB} = 0$) or used to input external data ($\overline{OEB} = 1$). (0 = LSB).
Y7-Y0	Input/Output	Y port data bus. Outputs instruction results $\overline{(OEY} = 0)$ or used to input external data into register file. (OEY = 1).
OEY	Input	Y bus output enable, low active.
PPP	Input	Package position pin. Tri-level input used to define package significance during instruction execution. Leave open for intermediate positions, tie to V _{CC} for most significant package, and tie to GND for least significant package.
SSF	Input/Output	Special shift function. Used to transfer required information between packages during special instruction execution.
ZERO	Input/Output	Device zero detection, open collector. Input during certain special instructions.
P/OVR	Output	ALU active low propagate/instruction overflow for most significant package.
G/N	Output	ALU active low generate/negative result for most significant package.
C _{n + 8}	Output	ALU ripple carry output.
SI07	Input/Output	Bidirectional shift pin, low active.
<u>QI07</u>	Input/Output	Bidirectional shift pin, low active.
0010	Input/Output	Bidirectional shift pin, low active.
<u>5100</u>	Input/Output	Bidirectional shift pin, low active.
Cn	Input	ALU carry input.
17-10	Input	Instruction inputs.
V _{CC2}		Low voltage power supply (2 V).
V _{CC1}		I/O interface supply voltage (5 V).
ĒĀ	Input	ALU input operand select. High state selects external DA bus and low state selects register file.
GND		Ground pin.
DA7-DA0	Input/Output	A port data bus. Outputs register file data ($\overline{EA} = 0$) or inputs external data ($\overline{EA} = 1$).
СК	Input	Clocks all synchronous registers on positive edge.
C3-C0	Input	Register file write address select.
A3-A0	Input	Register file A port read address select.
OEA	Input	DA bus enable, low active.
SELY	Input	Y bus select, high active.
EB1, EBO	Input	ALU input operand selects. These inputs select the source of data that the S multiplexer provides for the S bus. Independent control of the DB bus and data path selection allow the user to isolate the DB bus while the R-ALU continues to process data.
GND		Ground pin.



PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME
A-2	DRB10	B-9	STKWRN/RER	F-10	V _{CC1}	K-4	DRA13
A-3	DRB9	B-10	ZERO	F-11	MUX2	K-5	DRA11
A-4	DRB8	B-11	СК	G-1	Y5	K-6	DRA8
A-5	DRB7	C-1	Y13	G-2	YOE	K-7	DRA7
A-6	DRB6	C-2	Y10	G-10	RC1	K-8	DRA0
A-7	DRB5	C-10	CC	G-11	MUX1	K-9	DRA1
A-8	DRB4	C-11	S1	H-1	Y4	K-10	DRA3
A-9	DRB3	D-1	Y12	H-2	Y6	K-11	DRA2
A-10	DRB1	D-2	Y9	H-10	B0	L-2	B2
B-1	DRB13	D-10	S2	H-11	MUX0	L-3	INC
B-2	INT	D-11	S0	J-1	Y3	L-4	DRA12
B-3	DRB12	E-1	Y11	J-2	Y2	L-5	DRA10
B-4	DRB11	E-2	Y8	J-10	RC2	L-6	DRA9
B-5	B3	E-10	V _{CC2}	J-11	OSEL	L-7	RAOE
B-6	RBOE	E-11	RC0	K-1	Y1	L-8	DRA6
B-7	DRB2	F-1	Y7	K-2	Y0	L-9	DRA5
B-8	DRB0	F-2	GND	К-3	B1	L-10	DRA4

Figure A2. 'AS890 Pin Assignments for GB Package

PIN NAME	I/O	PIN FUNCTION		
RAOE	In	Enables DRA output, active low		
DRA6-DRA0 In/Out		Seven LSBs of the A direct data I/O port		
OSEL	In	MUX control for the source to DRA. Low selects RA, high selects stack.		
MUX0-MUX2	In	MUX control for Y output bus (see Table 1)		
RC0-RC2	In	Register/counter controls (see Table 3)		
S0-S2	In	Stack control (see Table 2)		
CC In		Condition code		
V _{CC1}		5-volt supply for TTL compatible I/O		
V _{CC2}		2-volt supply for internal STL		
СК	In	Clock		
ZERO	Out	Zero detect flag for register A and B		
STKWRN/RER	Out	Stack overflow, underflow/read error flag		
DRB0-DRB6	In/Out	Seven LSBs of the B direct data I/O port (O=LSB)		
RBOE	In	Enables DRB output, active low		
DRB7-DRB13	In/Out	Seven MSBs of the B direct data I/O port		
INT	In	Active low selects INT RT register to stack		
Y13-Y8	In/Out	Six MSBs of bidirectional Y port		
GND		Ground		
Y7	In/Out	Seventh bit of bidirectional Y port		
YOE	In	Enables Y output bus, active low		
Y6-Y0	In/Out	Seven LSBs of bidirectional Y port (O=LSD)		
INC	In	Incrementer control		
DRA13-DRA7	In/Out	Seven MSBs of direct B data I/O		
B0-B3	In	16-way branch inputs on		

Table A2. 'AS890 Pin Descriptions

TI Sales Offices TI Distributors

ALABAMA: Huntsville (205) 837-7530. ARIZONA: Phoenix (602) 995-1007.

CALIFORNIA: Irvine (714) 660-8187; Sacramento (916) 929-1521; San Diego (619) 278-9601; Santa Clara (408) 980-9000; Torrance (213) 217-7010; Woodland Hills (818) 704-7759.

COLORADO: Aurora (303) 368-8000.

CONNECTICUT: Wallingford (203) 269-0074.

FLORIDA: Ft. Lauderdale (305) 973-8502; Maitland (305) 660-4600; Tampa (813) 870-6420. GEORGIA: Norcross (404) 662-7900

ILLINOIS: Arlington Heights (312) 640-2925.

INDIANA: Ft. Wayne (219) 424-5174; Indianapolis (317) 248-8555.

IOWA: Cedar Rapids (319) 395-9550. MARYLAND: Baltimore (301) 944-8600 MASSACHUSETTS: Waltham (617) 895-9100. MICHIGAN: Farmington Hills (313) 553-1500. MINNESOTA: Eden Prairie (612) 828-9300.

MISSOURI: Kansas City (816) 523-2500; St. Louis (314) 569-7600.

NEW JERSEY: Iselin (201) 750-1050.

NEW MEXICO: Albuquerque (505) 345-2555.

NEW YORK: East Syracuse (315) 463-9291; Endicott (607) 754-3900; Melville (516) 454-6600; Pittsford (716) 385-6770; Poughkeepsie (914) 473-2900.

NORTH CAROLINA: Charlotte (704) 527-0930; Raleigh (919) 876-2725.

OHIO: Beachwood (216) 464-6100; Dayton (513) 258-3877.

OKLAHOMA: Tulsa (918) 250-0633.

OREGON: Beaverton (503) 643-6758. PENNSYLVANIA: Ft. Washington (215) 643-6450; Coraopolis (412) 771-8550.

PUERTO RICO: Hato Rey (809) 753-8700

TEXAS: Austin (512) 250-7655; Houston (713) 778-6592; Richardson (214) 680-5082; San Antonio (512) 496-1779.

UTAH: Murray (801) 266-8972.

VIRGINIA: Fairfax (703) 849-1400.

WASHINGTON: Redmond (206) 881-3080.

WISCONSIN: Brookfield (414) 785-7140.

CANADA: Nepean, Ontario (613) 726-1970; Richmond Hill, Ontario (416) 884-9181; St. Laurent, Quebec (514) 334-3635.

TI Regional Technology Centers

CALIFORNIA: Irvine (714) 660-8140, Santa Clara (408) 748-2220. GEORGIA: Norcross (404) 662-7945. ILLINOIS: Arlington Heights (312) 640-2909. MASSACHUSETTS: Waltham (617) 890-6671, TEXAS: Richardson (214) 680-5066. CANADA: Nepean, Ontario (613) 726-1970

Technical Support Center

TOLL FREE: (800) 232-3200

TI AUTHORIZED DISTRIBUTORS IN USA

Arrow Electronics Diplomat Electronics General Radio Supply Company Graham Electronics Harrison Equipment Co. International Electronics **JACO Electronics Kierulff Electronics** LCOMP, Incorporated Marshall Industries Milgray Electronics Newark Electronics Rochester Radio Supply Time Electronics R.V. Weatherford Co. Wyle Laboratories

TI AUTHORIZED DISTRIBUTORS IN CANADA

Arrow/CESCO Electronics, Inc. **Future Electronics ITT Components** L.A. Varah, Ltd.

ALABAMA: Arrow (205) 882-2730; Kierulff (205) 883-6070; Marshall (205) 881-9235.

ARIZONA: Arrow (602) 968-4800; Kierulff (602) 243-4101; Marshall (602) 968-6181; Wyle (602) 866-2888.

Wyle (602) 865-2888. **CALIFORNIA: Los Angeles/Orange County:** Arrow (818) 701-7500, (714) 838-5422; Kieruiff (213) 725-0325, (714) 731-5711, (714) 220-6300; Marshall (818) 999-5001, (818) 442-7204, (714) 660-0951; R.V. Weatherford (714) 634-9600, (213) 849-3451, (714) 623-1261; Wyle (213) 322-8100, (818) 880-9001, (714) 683-9953; Sacramento: Arrow (916) 925-7456; Wyle (916) 638-5282; San Diego: Arrow (619) 565-4800; Kieruiff (619) 278-2112; Marshall (619) 578-9600; Wyle (619) 578-51171; San Francisco Bay Area: Arrow (408) 745-6600; (415) 487-4600; Kieruiff (408) 771-2600; Marshall (408) 732-1100; Wyle (408) 727-2500; Santa Barbara: R.V. Weatherford (855) 965-8551. COL 0BAD. Arcow: (203) 696 1111;

COLORADO: Arrow (303) 696-1111; Kierulff (303) 790-4444; Wyle (303) 457-9953.

CONNECTICUT: Arrow (203) 265-7741; Diplomat (203) 797-9674; Kierulff (203) 265-1115; Marshall (203) 265-3822; Milgray (203) 795-0714.

FLORIDA: Ft. Lauderdale: Arrow (305) 429-8200; Diplomat (305) 974-8700; Kierulff (305) 486-4004; **Orlando:** Arrow (305) 725-1480; Milgray (305) 647-5747; **Tampa:** Arrow (813) 576-8995; Diplomat (813) 443-4514; Kierulff (813) 576-1966.

GEORGIA: Arrow (404) 449-8252; Kierulff (404) 447-5252; Marshall (404) 923-5750.



and services for you.

ILLINOIS: Arrow (312) 397-3440; Diplomat (312) 595-1000; Kierulff (312) 250-0500; Marshall (312) 490-0155; Newark (312) 784-5100.

INDIANA: Indianapolis: Arrow (317) 243-9353; Graham (317) 634-8202; Marshall (317) 297-0483; Ft. Wayne: Graham (219) 423-3422.

IOWA: Arrow (319) 395-7230.

KANSAS: Kansas City: Marshall (913) 492-3121; Wichita: LCOMP (316) 265-9507.

MARYLAND: Arrow (301) 995-0003; Diplomat (301) 995-1226; Kierulff (301) 636-5800; Milgray (301) 793-3993.

MASSACHUSETTS: Arrow (617) 933-8130; Diplomat (617) 935-6611; Kierulff (617) 667-8331; Marshall (617) 272-8200; Time (617) 935-8080.

MICHIGAN: Detroit: Arrow (313) 971-8220; Marshall (313) 525-5850; Newark (313) 967-0600; Grand Rapids: Arrow (616) 243-0912.

MINNESOTA: Arrow (612) 830-1800; Kierulff (612) 941-7500; Marshall (612) 559-2211. MISSOURI: Kansas City: LCOMP (816) 221-2400; St. Louis: Arrow (314) 567-6888; Kierulff (314) 739-0855.

NEW HAMPSHIRE: Arrow (603) 668-6968.

NEW JERSEY: Arrow (201) 575-5300, (609) 596-8000; Diplomat (201) 785-1830; General Radio (609) 964-8560; Kierulff (201) 575-6750; (609) 235-1444; Marshall (201) 882-0320, (609) 234-9100; Milgray (609) 983-5010.

NEW MEXICO: Arrow (505) 243-4566; International Electronics (505) 345-8127.

 International Electronics (505) 543-6127.

 NEW YORK: Long Island: Arrow (516) 231-1000;

 Diplomat (516) 454-6400; JACO (516) 273-5500;

 Marshall (516) 273-2053; Milgray (516) 420-9800;

 Rochester: Arrow (716) 427-0300;

 Marshall (716) 235-7620;

 Rochester: Arrow (715) 652-1000;

 Syracuse: Arrow (715) 652-5000;

 Marshall (315) 652-5000;

NORTH CAROLINA: Arrow (919) 876-3132, (919) 725-8711; Kierulff (919) 872-8410.

OHIO: Cincinnati: Graham (513) 772-1661; Cleveland: Arrow (216) 248-3990; Kierulff (216) 587-6558; Marshall (216) 248-1788. Columbus: Graham (614) 895-1590; Dayton: Arrow (513) 435-5563; Kierulff (513) 439-0045; Marshall (513) 236-8088.

OKLAHOMA: Kierulff (918) 252-7537

OREGON: Arrow (503) 684-1690; Kierulff (503) 641-9153; Wyle (503) 640-6000; Marshall (503) 644-5050.

PENNSYLVANIA: Arrow (412) 856-7000, (215) 928-1800; General Radio (215) 922-7037.

RHODE ISLAND: Arrow (401) 431-0980

HKODE ISLAND: Arrow (401) 431-0980

 TEXAS: Austin: Arrow (512) 835-4180;

 Kierulff (512) 835-2090; Marshall (512) 837-1991;

 Wyle (512) 835-2090; Marshall (512) 837-1991;

 Wyle (512) 835-2090; Marshall (512) 837-1991;

 Kierulff (214) 343-2400; Marshall (214) 233-5200;

 Wyle (214) 235-9953;

 El Paso: International Electronics (915) 598-3406;

 Houston: Arrow (713) 530-4700;

 Marshall (713) 789-6600;

 Harrison Equipment (713) 879-2600;

 Kierulff (713) 530-7030; Wyle (713) 879-9953.

UTAH: Diplomat (801) 486-4134; Kierulff (801) 973-6913; Wyle (801) 974-9953.

VIRGINIA: Arrow (804) 282-0413.

WASHINGTON: Arrow (206) 643-4800; Kierulff (206) 575-4420; Wyle (206) 453-8300; Marshall (206) 747-9100.

WISCONSIN: Arrow (414) 764-6600; Kierulff (414) 784-8160.

(414) 784-8160. CANADA: Calgary: Future (403) 235-5325; Varah (403) 255-9550; Edmonton: Future (403) 486-0974; Varah (403) 437-2755; Montreal: Arrow/CESCO (514) 735-5511; Future (514) 694-7710; ITT Components (514) 735-1177; Ottawa: Arrow/CESCO (613) 226-6903; Future (613) 820-8313; ITT Components (613) 226-7406; Varah (613) 726-8884; Quebec City: Arrow/CESCO (418) 687-4231; Toronto: CESCO (416) 661-0220; Future (416) 683-4771; ITT Components (416) 736-1144; Varah (416) 842-8484; Vancouver: Future (604) 438-5545; Varah (604) 873-3211; Winnipeg: Varah (204) 633-6190 Bi BL

