

<b>General Information</b>	<b>1</b>
<b>Data Transceivers/Multiplexers</b>	<b>2</b>
<b>Address Buffers/Latches/Flip-Flops</b>	<b>3</b>
<b>Clock-Distribution Circuits</b>	<b>4</b>
<b>SDRAMs</b>	<b>5</b>
<b>Application Report</b>	<b>6</b>
<b>Mechanical Data</b>	<b>7</b>

# ***High-Speed Memory Interface Logic Data Book***

***Address Drivers, Data Transceivers,  
Clock Drivers, and Synchronous DRAMs***



Printed on Recycled Paper

## INTRODUCTION

Texas Instruments (TI) Advanced System Logic group has a broad portfolio of devices designed for high-speed memory interfacing. Sections 2, 3, and 4—Data Transceivers/Multiplexers, Address Buffers/Latches/Flip-Flops, and Clock-Distribution Circuits—contain devices that have set the industry standards for fast propagation-delay speeds, bus hold, and low simultaneous-switching noise. Device families within this text include:

**ALVC** – One of the highest-performance 3.3-V bus-interface device families is ALVC. These specially designed 3.3-V products are processed in 0.6- $\mu$  CMOS technology, giving propagation of delays less than 3 ns, along with current drive of 24 mA and static power consumption of 40  $\mu$ A for bus-interface functions. The ALVC devices have bus-hold cells on inputs to eliminate the need for external pullup/pulldown resistors for floating inputs. The family also includes innovative functions with integrated series-damping resistors for memory interleaving, multiplexing, and interfacing to synchronous DRAMS.

**SSTL** – TI is the first to offer interface logic based on the new SSTL\_3 (stub series terminated logic) standard. With both an address driver and a clock driver that conform to this standard, TI continues to innovate logic for future generations of SDRAM.

**LVT** – The specially designed 3.3-V LVT family uses the latest 0.8- $\mu$  BiCMOS-process technology for bus-interface functions. LVT can provide up to 24 mA of drive, 4-ns propagation delays, and, in addition, consumes less than 100  $\mu$ A of standby current. The inputs have the bus-hold feature to eliminate the need for external pullup/pulldown resistors and I/Os that can tolerate up to 7 volts, which can allow them to act as 5-V/3.3-V translators.

**ALB** – The specially designed 3.3-V ALB family uses the latest in 0.6- $\mu$  technology for bus-interface functions. ALB provides 25 mA of drive at 3.3 V and boasts a maximum propagation delay of 2.2 ns, making it the fastest TI logic family to date. The inputs have clamping diodes to eliminate signal overshoot and undershoot.

**CDC** – TI's CDCs provide accurate clock-generation circuitry fundamental to every digital system, producing timing signals that are used to synchronize system activity. To meet the stringent clock-signal timing requirements of today's systems, TI offers a series of low-propagation delay and skew, high-fan-out clock drivers designed to effectively drive high-performance clocking systems.

**CBT** – The CBT (crossbar technology) family is the industry's bus switch of choice. CBT enables a bus-interface device to function in one of two valuable roles. When the switch is closed, it is a very fast bus switch, effectively isolating buses. When the switch is open, it offers very little propagation delay. These devices can function as high-speed bus interfaces for computer-system components such as the central processing unit (CPU) and memory.

For more information on these or other TI products, please contact your local TI representative, authorized distributor, the TI technical support hotline at 972-644-5580, or visit the TI home page at <http://www.ti.com>.

For a complete listing of all TI logic products, please order the Logic Selection Guide (literature number SDYU001) by calling our literature response center at 1-800-477-8924.

# Contents

<b>Section 1 – General Information</b> .....	<b>1-1</b>
Alphanumeric Index .....	1-3
Glossary .....	1-5
Explanation of Function Tables .....	1-9
D Flip-Flop and Latch Signal Conventions .....	1-11
Thermal Information .....	1-12
Device Names and Package Designators .....	1-14
<b>Section 2 – Data Transceivers/Multiplexers</b> .....	<b>2-1</b>
<b>Universal Bus Transceivers (UBT™)</b>	
SN74ALVCH16500 .....	2-3
SN74ALVCH16501 .....	2-11
SN74ALVCH16600 .....	2-19
SN74ALVCH16601 .....	2-27
SN74ALVCH162601 .....	2-35
SN74ALVCH16901 .....	2-43
SN54LVT16500, SN74LVT16500 .....	2-53
SN54LVT16501, SN74LVT16501 .....	2-61
<b>Multilevel Registered Transceivers</b>	
SN74ALVCH16524 .....	2-69
SN74ALVCH16525 .....	2-77
SN74ALVCH162525 .....	2-85
<b>Multiplexers</b>	
SN74ALVCH16260 .....	2-93
SN74ALVCH162260 .....	2-101
SN74ALVCH162268 .....	2-109
SN74ALVCH16269 .....	2-117
SN74ALVCHR162269 .....	2-125
SN74ALVCH16270 .....	2-133
SN74ALVCH16271 .....	2-141
SN74ALVCH16272 .....	2-145
SN74ALVCH16282 .....	2-151
SN74ALVCH16409 .....	2-159
SN74ALVCHR162409 .....	2-167
SN74CBT16232 .....	2-175
SN74CBT16233 .....	2-179
<b>Section 3 – Address Buffers/Latches/Flip-Flops</b> .....	<b>3-1</b>
<b>8 Bit (1-to-4 fan-out)</b>	
SN74ALVCH16344 .....	3-3
SN74ALVCH162344 .....	3-11
<b>9 Bit (1-to-4 fan-out)</b>	
SN74ALVCH16831 .....	3-19
SN74ALVCH162831 .....	3-27
<b>10 Bit (1-to-2 fan-out)</b>	
SN74ALVCH16820 .....	3-35
SN74ALVCH162820 .....	3-41

<b>Section 4 – Clock-Distribution Circuits</b> .....	<b>4-1</b>
CDC509 .....	4-3
CDC2509 .....	4-9
CDC516 .....	4-15
CDC2516 .....	4-23
CDC536 .....	4-31
CDC2536 .....	4-41
CDC582 .....	4-49
CDC2582 .....	4-59
CDC586 .....	4-69
CDC2586 .....	4-79
CDC587 .....	4-89
CDC2587 .....	4-97
<b>Section 5 – SDRAMs</b> .....	<b>5-1</b>
TMS626162 .....	5-3
TMS626812 .....	5-51
TMS664414, TMS664814, TMS664164 .....	5-93
<b>Section 6 – Application Report</b> .....	<b>6-1</b>
Timing Differences of 10-pF Versus 50-pF Loading .....	6-3
<b>Section 7 – Mechanical Data</b> .....	<b>7-1</b>
Ordering Instructions .....	7-3
DBB (R-PDSO-G**) .....	7-5
DGE (R-PDSO-G50) .....	7-6
DGG (R-PDSO-G**) .....	7-7
DGV (R-PDSO-G**) .....	7-8
DL (R-PDSO-G**) .....	7-9
PAH (S-PQFP-G52) .....	7-10
PW (R-PDSO-G**) .....	7-11

<b>General Information</b>	<b>1</b>
<b>Data Transceivers/Multiplexers</b>	<b>2</b>
<b>Address Buffers/Latches/Flip-Flops</b>	<b>3</b>
<b>Clock-Distribution Circuits</b>	<b>4</b>
<b>SDRAMs</b>	<b>5</b>
<b>Application Report</b>	<b>6</b>
<b>Mechanical Data</b>	<b>7</b>

# ALPHANUMERIC INDEX

DEVICE	PAGE	DEVICE	PAGE
CDC509	4-3	SN74ALVCH16830	3-171
CDC516	4-15	SN74ALVCH16831	3-19
CDC536	4-31	SN74ALVCH16835	3-137
CDC582	4-49	SN74ALVCH16836	3-183
CDC586	4-69	SN74ALVCH16841	3-209
CDC587	4-89	SN74ALVCH16843	3-157
CDC2509	4-9	SN74ALVCH16901	2-43
CDC2516	4-23	SN74ALVCH162244	3-69
CDC2536	4-41	SN74ALVCH162260	2-101
CDC2582	4-59	SN74ALVCH162268	2-109
CDC2586	4-79	SN74ALVCH162344	3-11
CDC2587	4-97	SN74ALVCH162525	2-85
SN74ALB16244	3-57	SN74ALVCH162601	2-35
SN74ALVCH16244	3-63	SN74ALVCH162721	3-223
SN74ALVCH16260	2-93	SN74ALVCH162820	3-41
SN74ALVCH16269	2-117	SN74ALVCH162827	3-203
SN74ALVCH16270	2-133	SN74ALVCH162830	3-177
SN74ALVCH16271	2-141	SN74ALVCH162831	3-27
SN74ALVCH16272	2-145	SN74ALVCHR162269	2-125
SN74ALVCH16282	2-151	SN74ALVCHR162409	2-167
SN74ALVCH16334	3-49	SN54ALVTH16244	3-75
SN74ALVCH16344	3-3	SN54ALVTH162244	3-83
SN74ALVCH16373	3-105	SN74CBT16232	2-175
SN74ALVCH16374	3-121	SN74CBT16233	2-179
SN74ALVCH16409	2-159	SN54LVT16500	2-53
SN74ALVCH16500	2-3	SN54LVT16501	2-61
SN74ALVCH16501	2-11	SN74LVT16835	3-145
SN74ALVCH16524	2-69	SN54LVTH16244A	3-91
SN74ALVCH16525	2-77	SN54LVTH16373	3-113
SN74ALVCH16600	2-19	SN54LVTH16374	3-129
SN74ALVCH16601	2-27	SN54LVTH162244	3-99
SN74ALVCH16721	3-217	SN74SSTL16837	3-191
SN74ALVCH16820	3-35	TMS626162	5-3
SN74ALVCH16821	3-231	TMS626812	5-51
SN74ALVCH16823	3-161	TMS664164	5-93
SN74ALVCH16825	3-151	TMS664414	5-93
SN74ALVCH16827	3-197	TMS664814	5-93

---

## INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

### operating conditions and characteristics (in sequence by letter symbols)

<b>C<sub>i</sub></b>	<b>Input capacitance</b> The internal capacitance at an input of the device
<b>C<sub>io</sub></b>	<b>Input/output capacitance</b> Input-to-output internal capacitance; transcapacitance
<b>C<sub>o</sub></b>	<b>Output capacitance</b> The internal capacitance at an output of the device
<b>C<sub>pd</sub></b>	<b>Power dissipation capacitance</b> Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$
<b>f<sub>max</sub></b>	<b>Maximum clock frequency</b> The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification
<b>I<sub>CC</sub></b>	<b>Supply current</b> The current into* the V <sub>CC</sub> supply terminal of an integrated circuit
<b>ΔI<sub>CC</sub></b>	<b>Supply current change</b> The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V <sub>CC</sub>
<b>I<sub>CEX</sub></b>	<b>Output high leakage current</b> The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition V <sub>O</sub> = 5.5 V
<b>I<sub>I(hold)</sub></b>	<b>Input hold current</b> Input current that holds the input at the previous state when the driving device goes to a high-impedance state
<b>I<sub>IH</sub></b>	<b>High-level input current</b> The current into* an input when a high-level voltage is applied to that input
<b>I<sub>IL</sub></b>	<b>Low-level input current</b> The current into* an input when a low-level voltage is applied to that input
<b>I<sub>off</sub></b>	<b>Input/output power-off leakage current</b> The current into a circuit mode when the device or a portion of the device affecting that circuit node is in the off state
<b>I<sub>OH</sub></b>	<b>High-level output current</b> The current into* an output with input conditions applied that, according to the product specification, establish a high level at the output

---

\*Current out of a terminal is given as a negative value.





---

<b>t<sub>PHL</sub></b>	<p><b>Propagation delay time, high-to-low level output</b></p> <p>The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level</p>
<b>t<sub>PHZ</sub></b>	<p><b>Disable time (of a 3-state output) from high level</b></p> <p>The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to the high-impedance (off) state</p>
<b>t<sub>PLH</sub></b>	<p><b>Propagation delay time, low-to-high level output</b></p> <p>The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level</p>
<b>t<sub>PLZ</sub></b>	<p><b>Disable time (of a 3-state output) from low level</b></p> <p>The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state</p>
<b>t<sub>PZH</sub></b>	<p><b>Enable time (of a 3-state output) to high level</b></p> <p>The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined high level</p>
<b>t<sub>PZL</sub></b>	<p><b>Enable time (of a 3-state output) to low level</b></p> <p>The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined low level</p>
<b>t<sub>sk(l)</sub></b>	<p><b>Input skew</b></p> <p>The difference between any two propagation delay times that originate at different inputs and terminate at a single output. Input skew describes the ability of a device to manipulate (stretch, shrink, or chop) a clock signal. This is typically accomplished with a multiple-input gate wherein one of the inputs acts as a controlling signal to pass the clock through. <math>t_{sk(l)}</math> describes the ability of the gate to shape the pulse to the same duration regardless of the input used as the controlling input.</p>
<b>t<sub>sk(l)</sub></b>	<p><b>Limit skew</b></p> <p>The difference between 1) the greater of the maximum specified values of <math>t_{PLH}</math> and <math>t_{PHL}</math> and 2) the lesser of the minimum specified values of <math>t_{PLH}</math> and <math>t_{PHL}</math>. Limit skew is not directly observed on a device but rather is calculated from the data sheet limits for <math>t_{PLH}</math> and <math>t_{PHL}</math>. <math>t_{sk(l)}</math> quantifies for the designer how much variation in propagation delay time will be induced by operation over the entire ranges of supply voltage, temperature, output load, and other specified operating conditions. Specified as such, <math>t_{sk(l)}</math> also accounts for process variation. In fact, all other skew specifications [<math>t_{sk(o)}</math>, <math>t_{sk(i)}</math>, <math>t_{sk(p)}</math>, and <math>t_{sk(pr)}</math>] are subsets of <math>t_{sk(l)}</math>; they are never greater than <math>t_{sk(l)}</math>.</p>
<b>t<sub>sk(o)</sub></b>	<p><b>Output Skew</b></p> <p>The difference between any two propagation delay times when a single switching input or multiple inputs switching simultaneously cause multiple outputs to switch, as observed across all switching outputs. This parameter is used to describe the fanout capability of a clock driver and is of concern when making decisions on clock buffering and distribution networks.</p>
<b>t<sub>sk(p)</sub></b>	<p><b>Pulse Skew</b></p> <p>The difference between propagation delay times <math>t_{PHL}</math> and <math>t_{PLH}</math> when a single switching input causes one or more outputs to switch. <math>t_{sk(p)}</math> quantifies the duty cycle characteristic of a clock driver. Certain applications require a fixed duty cycle for proper operation. As an example, the CLK2 input of an MC68020 processor operating at 40 MHz requires a duty cycle of <math>50 \pm 5\%</math>. <math>t_{sk(p)}</math> is a measure of a clock driver's ability to supply such a precisely controlled pulse.</p>



---

## EXPLANATION OF FUNCTION TABLES

The following symbols are used in function tables on TI data sheets:

H	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
→	=	value/level or resulting value/level is routed to indicated destination
↶	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state output
a . . . h	=	the level of steady-state inputs A through H respectively
$Q_0$	=	level of Q before the indicated steady-state input conditions were established
$\overline{Q}_0$	=	complement of $Q_0$ or level of $\overline{Q}$ before the indicated steady-state input conditions were established
$Q_n$	=	level of Q before the most recent active transition indicated by ↓ or ↑
	=	one high-level pulse
	=	one low-level pulse
Toggle	=	each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.


If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L,  $Q_0$ , or  $\overline{Q}_0$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

## D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called  $\bar{Q}$ . An input that causes a Q output to go high or a  $\bar{Q}$  output to go low is called preset (PRE). An input that causes a  $\bar{Q}$  output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits  $\bar{D}$  and Q.

In some applications, it may be advantageous to redesignate the data input from D to  $\bar{D}$  or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.



The figures show that when Q and  $\bar{Q}$  exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\triangleright$ ) on  $\overline{\text{PRE}}$  and  $\overline{\text{CLR}}$  remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at D (or  $\bar{D}$ ), Q, and  $\bar{Q}$ . Pin 5 (Q or  $\bar{Q}$ ) is still in phase with the data input (D or  $\bar{D}$ ); their active levels change together.

DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)




Figure 2




Figure 3




Figure 4




Figure 5

<b>General Information</b>	<b>1</b>
<b>Data Transceivers/Multiplexers</b>	<b>2</b>
<b>Address Buffers/Latches/Flip-Flops</b>	<b>3</b>
<b>Clock-Distribution Circuits</b>	<b>4</b>
<b>SDRAMs</b>	<b>5</b>
<b>Application Report</b>	<b>6</b>
<b>Mechanical Data</b>	<b>7</b>

# SN74ALVCH16500 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES023C – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{CLKAB}$ . Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, and  $\overline{CLKBA}$ . The output enables are complementary (OEAB is active high, and  $\overline{OEBA}$  is active low).

To ensure the high-impedance state during power up or power down,  $\overline{OEBA}$  should be tied to  $V_{CC}$  through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16500 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16500 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## DGG OR DL PACKAGE (TOP VIEW)

OEAB	1	56	GND
LEAB	2	55	$\overline{CLKAB}$
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
$V_{CC}$	7	50	$V_{CC}$
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
$V_{CC}$	22	35	$V_{CC}$
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	$\overline{CLKBA}$
LEBA	28	29	GND

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN74ALVCH16500 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES023C - JULY 1995 - REVISED NOVEMBER 1996

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	$\pm 50$ mA
Continuous current through each $V_{CC}$ or GND	$\pm 100$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, $T_{stg}$	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**SN74ALVCH16500**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES023C – JULY 1995 – REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	LE high	3.3		3.3		3.3		ns
		CLK high or low	3.3		3.3		3.3		
t <sub>su</sub>	Setup time	Data before CLK↓	1.7		1.4		1.3		ns
		Data before LE↓, CLK high	1.1		1		1		
		Data before LE↓, CLK low	1.9		1.6		1.4		
t <sub>h</sub>	Hold time	Data after CLK↓	1.7		1.6		1.3		ns
		Data after LE↓, CLK high	2		1.8		1.5		
		Data after LE↓, CLK low	1.6		1.5		1.2		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
t <sub>pd</sub>	A or B	B or A	1	5.7		4.7	1	3.9	ns
	LEAB or LEBA	A or B	1	6.5		5.5	1	4.7	
	CLKAB or CLKBA	A or B	1	7.2		6.6	1.1	5.5	
t <sub>en</sub>	OEAB	B	1	6.2		5.4	1	4.6	ns
t <sub>dis</sub>	OEAB	B	1.7	6.3		5.7	1.5	5	ns
t <sub>en</sub>	OEBA	A	1	6.7		6.2	1	5.2	ns
t <sub>dis</sub>	OEBA	A	1	5.6		4.6	1	4.3	ns

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	40	51	pF
	Outputs enabled		6	6	
	Outputs disabled				










# SN74ALVCH16500 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES023C - JULY 1995 - REVISED NOVEMBER 1996

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 2. Load Circuit and Voltage Waveforms**

# SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES024A - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB

is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OEBA}$  should be tied to  $V_{CC}$  through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high and  $\overline{OEBA}$  is active low).

The SN74ALVCH16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16501 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## DGG OR DL PACKAGE (TOP VIEW)

OEAB	1	56	GND
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
$V_{CC}$	7	50	$V_{CC}$
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
$V_{CC}$	22	35	$V_{CC}$
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	CLKBA
LEBA	28	29	GND

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES024A – JULY 1995 – REVISED NOVEMBER 1996

logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**SN74ALVCH16501**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES024A – JULY 1995 – REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	LE high	3.3		3.3		3.3		ns
		CLK high or low	3.3		3.3		3.3		
t <sub>su</sub>	Setup time	Data before CLK↑	2.2		2.1		1.7		ns
		Data before LE↓, CLK high	1.9		1.6		1.5		
		Data before LE↓, CLK low	1.3		1.1		1		
t <sub>h</sub>	Hold time	Data after CLK↑	0.6		0.6		0.7		ns
		Data after LE↓, CLK high or low	1.4		1.7		1.4		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
t <sub>pd</sub>	A or B	B or A	1.2	5.4	4.5	1	3.9	ns	
	LE	A or B	1.6	6.3	5.3	1.3	4.6		
	CLK	A or B	1.7	6.7	5.6	1.4	4.9		
t <sub>en</sub>	OEAB	B	1.1	6.3	5.3	1	4.6	ns	
t <sub>dis</sub>	OEAB	B	2.2	6.4	5.7	1.4	5	ns	
t <sub>en</sub>	$\overline{\text{OEBA}}$	A	1.4	6.8	6	1.1	5	ns	
t <sub>dis</sub>	$\overline{\text{OEBA}}$	A	2	5.5	4.6	1.3	4.2	ns	

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF, f = 10 MHz	44	54	pF
		Outputs disabled		6	6	







PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
D. The outputs are measured one at a time with one transition per measurement.  
E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

# SN74ALVCH16600

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES030A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)

OEAB	1	56	CLKENAB
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V <sub>CC</sub>	7	50	V <sub>CC</sub>
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V <sub>CC</sub>	22	35	V <sub>CC</sub>
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA	28	29	CLKENBA

### description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16600 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable ( $\overline{LEAB}$  and  $\overline{LEBA}$ ), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when  $\overline{LEAB}$  is high. When  $\overline{LEAB}$  is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If  $\overline{LEAB}$  is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{CLKAB}$ . Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ ,  $\overline{LEBA}$ ,  $\overline{CLKBA}$ , and  $\overline{CLKENBA}$ .

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16600 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16600 is characterized for operation from -40°C to 85°C.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN74ALVCH16600

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES030A – JULY 1995 – REVISED NOVEMBER 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

### recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN74ALVCH16600**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES030A - JULY 1995 - REVISED NOVEMBER 1996

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5 V \pm 0.2 V$		$V_{CC} = 2.7 V$		$V_{CC} = 3.3 V \pm 0.3 V$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150		150		150		MHz
$t_{pd}$	A or B	B or A	1	5.7	4.7		1	4	ns
	LEAB or LEBA	A or B	1	6.5	5.5		1	4.8	
	$\overline{CLKAB}$ or $\overline{CLKBA}$	A or B	1.4	7.9	6.8		1.3	5.7	
$t_{en}$	$\overline{OEAB}$ or $\overline{OEBA}$	A or B	1.1	7.1	6.3		1.1	5.2	ns
$t_{dis}$	$\overline{OEAB}$ or $\overline{OEBA}$	A or B	1.7	5.7	4.7		1.2	4.4	ns

operating characteristics,  $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5 V \pm 0.2 V$	$V_{CC} = 3.3 V \pm 0.3 V$	UNIT
			TYP	TYP	
$C_{pd}$	Power dissipation capacitance	$C_L = 50$ pF, $f = 10$ MHz	43	56	pF
	Outputs enabled		6	6	
	Outputs disabled				




# SN74ALVCH16600

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES030A - JULY 1995 - REVISED NOVEMBER 1996

### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 2. Load Circuit and Voltage Waveforms**

# SN74ALVCH16601

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES027A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- **UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode**
- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

### description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16601 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16601 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### DGG OR DL PACKAGE (TOP VIEW)



EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16601**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES027A – JULY 1995 – REVISED NOVEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**SN74ALVCH16601**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES027A - JULY 1995 - REVISED NOVEMBER 1996


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50$  pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150		150		150		MHz
$t_{pd}$	A or B	B or A	1.3	4.9	4.6		4.1		ns
	LEAB or LEBA	A or B	1.2	5.6	5.3		4.7		
	CLKAB or CLKBA	A or B	1.7	6.2	5.8		5		
$t_{en}$	$\overline{OEAB}$ or $\overline{OEBA}$	A or B	1.2	6.1	6.1		5.2		ns
$t_{dis}$	$\overline{OEAB}$ or $\overline{OEBA}$	A or B	2.1	5.4	4.8		4.4		ns

operating characteristics,  $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT
			TYP	TYP	
$C_{pd}$	Power dissipation capacitance	$C_L = 50$ pF, $f = 10$ MHz	41	52	pF
	Outputs enabled		6	6	
	Outputs disabled				

PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

**SN74ALVCH162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES026A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

**DGG OR DL PACKAGE**  
(TOP VIEW)

$\overline{OEAB}$	1		56	$\overline{CLKENAB}$
LEAB	2		55	CLKAB
A1	3		54	B1
GND	4		53	GND
A2	5		52	B2
A3	6		51	B3
V <sub>CC</sub>	7		50	V <sub>CC</sub>
A4	8		49	B4
A5	9		48	B5
A6	10		47	B6
GND	11		46	GND
A7	12		45	B7
A8	13		44	B8
A9	14		43	B9
A10	15		42	B10
A11	16		41	B11
A12	17		40	B12
GND	18		39	GND
A13	19		38	B13
A14	20		37	B14
A15	21		36	B15
V <sub>CC</sub>	22		35	V <sub>CC</sub>
A16	23		34	B16
A17	24		33	B17
GND	25		32	GND
A18	26		31	B18
$\overline{OEBA}$	27		30	CLKBA
LEBA	28		29	CLKENBA

**description**

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH162601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .

The B-port outputs include 26-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES026A - JULY 1995 - REVISED NOVEMBER 1996

logic diagram (positive logic)



**SN74ALVCH162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES026A - JULY 1995 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub> (B port)	I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
	I <sub>OH</sub> = -4 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	1.9			
	I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	3 V	2.4			
	I <sub>OH</sub> = -8 mA,	V <sub>IH</sub> = 2 V	2.7 V	2			
I <sub>OH</sub> = -12 mA,	V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OH</sub> (A port)	I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
	I <sub>OH</sub> = -6 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	2			
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA,	V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OL</sub> (B port)	I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2	V
	I <sub>OL</sub> = 4 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
	I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.55	
		V <sub>IL</sub> = 0.8 V	3 V			0.55	
	I <sub>OL</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.6	
I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.8		
V <sub>OL</sub> (A port)	I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2	V
	I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.7	
		V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μA
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V		2.3 V	45		μA	
	V <sub>I</sub> = 1.7 V			-45			
	V <sub>I</sub> = 0.8 V		3 V	75			
	V <sub>I</sub> = 2 V			-75			
	V <sub>I</sub> = 0 to 3.6 V‡		3.6 V	±500			
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V			±10	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0		3.6 V			40	μA
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND		3 V to 3.6 V			750	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	4			pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	8			pF

† All typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.






**SN74ALVCH162601**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**


SCES026A - JULY 1995 - REVISED NOVEMBER 1996

**PARAMETER MEASUREMENT INFORMATION**  
 $V_{CC} = 2.5 V \pm 0.2 V$




**LOAD CIRCUIT**


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**



**SN74ALVCH16901**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH PARITY GENERATORS/CHECKERS**

SCES010B - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus+*™ Family
- *EPIC*™ (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Simultaneously Generates and Checks Parity
- Option to Select Generate Parity and Check or Feed-Through Data/Parity in A-to-B or B-to-A Directions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package

**DGG PACKAGE**  
(TOP VIEW)

1CLKENAB	1	64	1CLKENBA
LEAB	2	63	LEBA
CLKAB	3	62	CLKBA
1ERRA	4	61	1ERRB
1APAR	5	60	1BPAR
GND	6	59	GND
1A1	7	58	1B1
1A2	8	57	1B2
1A3	9	56	1B3
V <sub>CC</sub>	10	55	V <sub>CC</sub>
1A4	11	54	1B4
1A5	12	53	1B5
1A6	13	52	1B6
GND	14	51	GND
1A7	15	50	1B7
1A8	16	49	1B8
2A1	17	48	2B1
2A2	18	47	2B2
GND	19	46	GND
2A3	20	45	2B3
2A4	21	44	2B4
2A5	22	43	2B5
V <sub>CC</sub>	23	42	V <sub>CC</sub>
2A6	24	41	2B6
2A7	25	40	2B7
2A8	26	39	2B8
GND	27	38	GND
2APAR	28	37	2BPAR
2ERRA	29	36	2ERRB
OEAB	30	35	OEBA
SEL	31	34	ODD/EVEN
2CLKENAB	32	33	2CLKENBA

**description**

This 18-bit (dual-octal) noninverting registered transceiver is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can generate/check parity from the two 8-bit data buses in either direction.

The SN74ALVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable (1CLKENAB or 1CLKENBA) inputs. It also provides parity-enable (SEL) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by OEAB and OEBA. When SEL is low, the parity functions are enabled. When SEL is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Widebus+, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16901**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH PARITY GENERATORS/CHECKERS**  
SCES010B – JULY 1995 – REVISED NOVEMBER 1996

**FUNCTION TABLE†**

INPUTS					OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B <sub>0</sub> ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B <sub>0</sub> ‡
L	L	L	H	X	B <sub>0</sub> §

† A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low



**SN74ALVCH16901**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH PARITY GENERATORS/CHECKERS**  
SCES010B – JULY 1995 – REVISED NOVEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3) .....	1 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN74ALVCH16901**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH PARITY GENERATORS/CHECKERS**  
SCES010B – JULY 1995 – REVISED NOVEMBER 1996

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			125		125		125		MHz
$t_{pd}$	A or B	B or A	1.5	5.8		4.8	1	4.4	ns
	A or B	BPAR or APAR	2.5	9.5		7.6	2	6.7	
	APAR or BPAR	BPAR or APAR	1.5	6.3		5.2	1	4.7	
	APAR or BPAR	$\overline{ERRA}$ or $\overline{ERRB}$	2.5	10.3		8.7	2	7.5	
	ODD/EVEN	$\overline{ERRA}$ or $\overline{ERRB}$	2	9.3		7.9	1.5	6.8	
	ODD/EVEN	BPAR or APAR	2	8.9		7.6	1.5	6.5	
	SEL	BPAR or APAR	1.5	6.7		5.9	1	5.1	
	CLKAB or CLKBA	A or B	1.5	7		5.8	1	5.1	
	CLKAB or CLKBA	BPAR or APAR parity feedthrough	2	7.7		6.3	1.5	5.6	
	CLKAB or CLKBA	BPAR or APAR parity generated	3	10.8		8.7	2	7.7	
	CLKAB or CLKBA	$\overline{ERRA}$ or $\overline{ERRB}$	3	11.1		8.9	2	7.9	
	LEAB or LEBA	A or B	1.5	6.6		5.5	1	4.8	
	LEAB or LEBA	BPAR or APAR parity feedthrough	2	7.3		6	1.5	5.3	
LEAB or LEBA	BPAR or APAR parity generated	3	10.4		8.3	2	7.4		
LEAB or LEBA	$\overline{ERRA}$ or $\overline{ERRB}$	3	10.5		8.5	2	7.5		
$t_{en}$	$\overline{OEAB}$ or $\overline{OEBA}$	B, BPAR or A, APAR	1.5	6.8		6.1	1	5.3	ns
$t_{dis}$	$\overline{OEAB}$ or $\overline{OEBA}$	B, BPAR or A, APAR	2	6.3		5.2	1.5	4.9	ns
$t_{en}$	$\overline{OEAB}$ or $\overline{OEBA}$	$\overline{ERRA}$ or $\overline{ERRB}$	1.5	6.7		5.5	1	4.9	ns
$t_{dis}$	$\overline{OEAB}$ or $\overline{OEBA}$	$\overline{ERRA}$ or $\overline{ERRB}$	2	7.5		6.5	1	5.7	ns
$t_{en}$	SEL	$\overline{ERRA}$ or $\overline{ERRB}$	1.5	7.2		6.5	1	5.5	ns
$t_{dis}$	SEL	$\overline{ERRA}$ or $\overline{ERRB}$	2	6.6		5.4	1.5	4.9	ns

operating characteristics,  $T_A = 25^\circ\text{C}$





PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT	
			TYP	TYP		
$C_{pd}$	Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	22	27	pF
		Outputs disabled		5	8	



**PARAMETER MEASUREMENT INFORMATION**  
 **$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$**



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 2. Load Circuit and Voltage Waveforms**

# SN54LVT16500, SN74LVT16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS146D – MAY 1992 – REVISED NOVEMBER 1996

- **State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Members of the Texas Instruments *Widebus™* Family**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )**
- **Support Unregulated Battery Operation Down to 2.7 V**
- ***UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode**
- **Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Support Live Insertion**
- **Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVT16500 . . . WD PACKAGE  
SN74LVT16500 . . . DGG OR DL PACKAGE  
(TOP VIEW)

OEAB	1	56	GND
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
$V_{CC}$	7	50	$V_{CC}$
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
$V_{CC}$	22	35	$V_{CC}$
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	CLKBA
LEBA	28	29	GND

## description

The 'LVT16500 are 18-bit universal bus transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN54LVT16500, SN74LVT16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



**SN54LVT16500, SN74LVT16500**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS146D – MAY 1992 – REVISED NOVEMBER 1996

**recommended operating conditions (see Note 4)**

		SN54LVT16500		SN74LVT16500		UNIT	
		MIN	MAX	MIN	MAX		
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V	
V <sub>IH</sub>	High-level input voltage	2		2		V	
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V	
V <sub>I</sub>	Input voltage		5.5		5.5	V	
I <sub>OH</sub>	High-level output current		-24		-32	mA	
I <sub>OL</sub>	Low-level output current		48		64	mA	
ΔV/Δv	Input transition rise or fall rate	Outputs enabled			10	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LVT16500, SN74LVT16500**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS146D - MAY 1992 - REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVT16500				SN74LVT16500				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		0	150	0	125	0	150	0	125	MHz
t <sub>w</sub>	Pulse duration	LE high	3.3		3.3		3.3		3.3		ns
		CLK high or low	3.3		3.3		3.3		3.3		
t <sub>su</sub>	Setup time	A before $\overline{\text{CLK}}\text{A}\downarrow$	1.8		1.1		1.8		1.1		ns
		B before $\overline{\text{CLK}}\text{B}\downarrow$	1.9		1.2		1.9		1.2		
		A or B before LE $\downarrow$ , $\overline{\text{CLK}}$ high	2.2		1.3		2.2		1.3		
		A or B before LE $\downarrow$ , $\overline{\text{CLK}}$ low	2.7		1.9		2.7		1.9		
t <sub>h</sub>	Hold time	A or B after $\overline{\text{CLK}}\downarrow$	1.2		1.2		1.2		1.2		ns
		A or B after LE $\downarrow$	0.9		1.1		0.9		1.1		

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16500				SN74LVT16500				UNIT						
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V								
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX					
f <sub>max</sub>			150		125		150		125		MHz						
t <sub>PLH</sub>	B or A	A or B	1.7		5.8		7		1.7		3		5.4		6.8		ns
t <sub>PHL</sub>			1.6		6		7.8		1.6		3.2		5.9		7.7		
t <sub>PLH</sub>	LEBA or LEAB	A or B	2.3		7.3		8.9		2.3		4		7		8.5		ns
t <sub>PHL</sub>			2.7		8.2		9.8		2.7		4.3		7.9		9.7		
t <sub>PLH</sub>	$\overline{\text{CLK}}\text{B}\text{A}$ or $\overline{\text{CLK}}\text{A}\text{B}$	A or B	2		7		8.8		2		4.1		7		8.3		ns
t <sub>PHL</sub>			2.4		8.1		10		2.4		4.4		7.9		9.9		
t <sub>PZH</sub>	$\overline{\text{OE}}\text{B}\text{A}$ or $\text{OEAB}$	A or B	1.2		5.2		6.1		1.2		3		5		5.9		ns
t <sub>PZL</sub>			1.5		5.9		7		1.5		3		5.8		6.9		
t <sub>PHZ</sub>	$\overline{\text{OE}}\text{B}\text{A}$ or $\text{OEAB}$	A or B	2.7		7.7		8.6		2.7		4.6		7.4		8.3		ns
t <sub>PLZ</sub>			2.8		7.3		7.7		2.8		4.7		6.7		7.2		

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

- **State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Members of the Texas Instruments Widebus™ Family**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode**
- **Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Support Live Insertion**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVT16501...WD PACKAGE  
SN74LVT16501...DGG OR DL PACKAGE  
(TOP VIEW)



## description

The LVT16501 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

**recommended operating conditions (see Note 4)**

		SN54LVT16501		SN74LVT16501		UNIT
		MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage	2.7	3.6	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	2		2		V
V <sub>IL</sub>	Low-level input voltage	0.8		0.8		V
V <sub>I</sub>	Input voltage	5.5		5.5		V
I <sub>OH</sub>	High-level output current	-24		-32		mA
I <sub>OL</sub>	Low-level output current	48		64		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
T <sub>A</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN54LVT16501, SN74LVT16501**  
**3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVT16501				SN74LVT16501				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	125	0	150	0	125	MHz	
t <sub>w</sub>	Pulse duration	LE high	3.3	3.3	3.3	3.3	3.3	3.3	3.3	ns	
		CLK high or low	3.3	3.3	3.3	3.3	3.3	3.3	3.3		
t <sub>su</sub>	Setup time	A before CLKAB↑	1.6	2.1	1.6	2.1	1.6	2.1	1.6	ns	
		B before CLKBA↑	1.6	2.1	1.6	2.1	1.6	2.1	1.6		
		A or B before LE↓, $\overline{\text{CLK}}$ high	3.1	2.7	2.6	1.9	2.6	1.9	2.6		
		A or B before LE↓, $\overline{\text{CLK}}$ low	2.6	2.0	2	1.3	2	1.3	2		
t <sub>h</sub>	Hold time	A or B after CLK↑	2	2.1	2	2.1	2	2.1	2	ns	
		A or B after LE↓	1.3	1.2	0.9	1.2	0.9	1.2	0.9		

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT16501				SN74LVT16501				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f <sub>max</sub>			150		125		150		125	MHz	
t <sub>PLH</sub>	B or A	A or B	1.7	5.4	6.8		1.7	3	5.4	6.8	ns
t <sub>PHL</sub>			1.6	6	7.8		1.6	3.2	5.9	7.7	
t <sub>PLH</sub>	LEBA or LEAB	A or B	2.3	7.3	9		2.3	4	7	8.5	ns
t <sub>PHL</sub>			2.7	8.2	9.8		2.7	4.3	7.9	9.7	
t <sub>PLH</sub>	CLKBA or CLKAB	A or B	2.5	8.3	9.7		2.5	4.1	7.9	9.2	ns
t <sub>PHL</sub>			3.5	9.4	10.7		3.5	5.4	8.9	10.4	
t <sub>PZH</sub>	$\overline{\text{OEBA}}$ or OEAB	A or B	1.2	5.1	6.1		1.2	3	5	5.9	ns
t <sub>PZL</sub>			1.5	5.9	7		1.5	3	5.8	6.9	
t <sub>PHZ</sub>	$\overline{\text{OEBA}}$ or OEAB	A or B	2.7	7.5	8.5		2.7	4.6	7.4	8.3	ns
t <sub>PLZ</sub>			2.8	6.8	7.5		2.8	4.7	6.7	7.2	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

# SN74ALVCH16524

## 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES080 – JULY 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ) and clock enable ( $\overline{CLKENBA}$ ) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of  $\overline{SEL}$ .

Data is stored in the internal registers on the low-to-high transition of the CLK input, provided that the appropriate  $\overline{CLKENBA}$  input is low. The B-to-A data transfer is synchronized with the CLK input.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16524 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH16524 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### DGG OR DL PACKAGE (TOP VIEW)



EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16524**  
**18-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**  
 SCES080 – JULY 1996

**FUNCTION TABLE**  
**B-TO-A STORAGE (OEBA = L)**

INPUTS				OUTPUT
CLKENBA	CLK	SEL	B	A
H	X	X	X	A <sub>0</sub> <sup>†</sup>
L	↑	H	L	L
L	↑	H	H	H
L	↑	L	L	L <sup>‡</sup>
L	↑	L	H	H <sup>‡</sup>

<sup>†</sup> Output level before the indicated steady-state input conditions were established

<sup>‡</sup> Four positive CLK edges are needed to propagate data from B to A when SEL is low.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



**SN74ALVCH16524**  
**18-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES080 – JULY 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> - 0.2			V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2				
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2					
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V				0.7
		V <sub>IL</sub> = 0.8 V	2.7 V				0.4
I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
I <sub>hold</sub>	V <sub>I</sub> = 0.7 V	2.3 V	45			μA	
	V <sub>I</sub> = 1.7 V		-45				
	V <sub>I</sub> = 0.8 V	3 V	75				
	V <sub>I</sub> = 2 V		-75				
	V <sub>I</sub> = 0 to 3.6 V‡	3.6 V			±500		
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3	pF	
C <sub>O</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		7	pF	

† All typical values are at V<sub>CC</sub> = 3.3, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.


**timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)**

		V <sub>CC</sub> = 2.5 V ±0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ±0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency	0	120	0	125	0	150	MHz	
t <sub>w</sub>	Pulse duration, CLK high or low	3.2		3.2		3		ns	
t <sub>su</sub>	Setup time	B data before CLK↑		1.5		1.2		1.1	
		SEL before CLK↑		2.7		2.4		2.1	
		CLKENB <sub>A</sub> before CLK↑		2.7		2.6		2	
t <sub>h</sub>	Hold time	B data after CLK↑		1		0.6		1.2	
		SEL after CLK↑		0.5		0.2		0.8	
		CLKENB <sub>A</sub> after CLK↑		0.1		0.1		0.3	




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCH16525

## 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES059A – NOVEMBER 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ) and clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of  $\overline{SEL}$ .

Data is stored in the internal registers on the low-to-high transition of the CLK input, provided that the appropriate  $\overline{CLKEN}$  inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16525 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### DGG OR DL PACKAGE (TOP VIEW)

$\overline{CLKENAB}$	1	56	$\overline{SEL}$
$\overline{OEAB}$	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
$V_{CC}$	7	50	$V_{CC}$
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
$V_{CC}$	22	35	$V_{CC}$
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
$\overline{OEBA}$	27	30	CLK1BA
$\overline{CLKENBA}$	28	29	CLK2BA

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16525**  
**18-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES059A – NOVEMBER 1995 – REVISED NOVEMBER 1996

**Function Tables**

**A-TO-B STORAGE ( $\overline{OEAB} = L$ )**

INPUTS			OUTPUT
CLKENAB	CLKAB	A	B
H	X	X	$B_0^\dagger$
L	$\uparrow$	L	L
L	$\uparrow$	H	H

$\dagger$  Output level before the indicated steady-state input conditions were established

**B-TO-A STORAGE ( $\overline{OEBA} = L$ )**

INPUTS					OUTPUT
CLKENB $\overline{A}$	CLK2BA	CLK1BA	SEL	B	A
H	X	X	X	X	$A_0^\dagger$
L	$\uparrow$	X	H	L	L
L	$\uparrow$	X	H	H	H
L	$\uparrow$	$\uparrow$	L	L	$L^\ddagger$
L	$\uparrow$	$\uparrow$	L	H	$H^\ddagger$

$\dagger$  Output level before the indicated steady-state input conditions were established

$\ddagger$  Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>§</sup>**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**SN74ALVCH16525**  
**18-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES059A – NOVEMBER 1995 – REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

		V <sub>CC</sub> = 2.5 V ±0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	120	0	125	0	150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.2		3.2		3		ns
t <sub>su</sub>	A data before CLKAB↑	1.3		1.3		1.3		ns
	B data before CLK2BA↑	2.1		1.8		1.7		
	B data before CLK1BA↑	1.3		1.2		1.1		
	$\overline{SEL}$ before CLK2BA↑	3.3		3.3		3.3		
	$\overline{CLKENAB}$ before CLKAB↑	2.1		1.9		1.6		
	$\overline{CLKENBA}$ before CLK1BA↑	2.7		2.5		2.1		
t <sub>h</sub>	CLKENB $\overline{A}$ before CLK2BA↑	2.7		2.5		2.2		ns
	A data after CLKAB↑	0.7		0.4		0.9		
	B data after CLK2BA↑	0.4		0		0.6		
	B data after CLK1BA↑	0.8		0.4		1		
	$\overline{SEL}$ after CLK2BA↑	0		0		0.1		
	$\overline{CLKENAB}$ after CLKAB↑	0.1		0.3		0.3		
$\overline{CLKENBA}$ after CLK1BA↑		0		0		0.1		
	$\overline{CLKENBA}$ after CLK2BA↑	0		0		0		

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			120		125		150		MHz
t <sub>pd</sub>	CLKAB or CLK2BA	A or B	1	5.1	4.4		1	4.2	ns
t <sub>en</sub>	$\overline{OEAB}$ or $\overline{OEBA}$	A or B	1	6.6	6.1		1	5.1	ns
t <sub>dis</sub>	$\overline{OEAB}$ or $\overline{OEBA}$	A or B	1	6.5	5.4		1	4.9	ns


operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	160	160	pF
	Outputs enabled				
	Outputs disabled				





# SN74ALVCH16525 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES059A – NOVEMBER 1995 – REVISED NOVEMBER 1996

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 2. Load Circuit and Voltage Waveforms**

# SN74ALVCH162525

## 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES058A - NOVEMBER 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ) and clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of  $\overline{SEL}$ .

Data is stored in the internal registers on the low-to-high transition of the CLK input, provided that the appropriate  $\overline{CLKEN}$  inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.


The B outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162525 is characterized for operation from -40°C to 85°C.

DGG OR DL PACKAGE  
(TOP VIEW)



EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH162525**  
**18-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES058A – NOVEMBER 1995 – REVISED NOVEMBER 1996

**Function Tables**

**A-TO-B STORAGE ( $\overline{OEAB} = L$ )**

INPUTS			OUTPUT
CLKENAB	CLKAB	A	B
H	X	X	B <sub>0</sub> <sup>†</sup>
L	↑	L	L
L	↑	H	H

† Output level before the indicated steady-state input conditions were established

**B-TO-A STORAGE ( $\overline{OEB\bar{A}} = L$ )**

INPUTS					OUTPUT
CLKENB $\bar{A}$	CLK2BA	CLK1BA	SEL	B	A
H	X	X	X	X	A <sub>0</sub> <sup>†</sup>
L	↑	X	H	L	L
L	↑	X	H	H	H
L	↑	↑	L	L	L <sup>‡</sup>
L	↑	↑	L	H	H <sup>‡</sup>

† Output level before the indicated steady-state input conditions were established

‡ Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when  $\overline{SEL}$  is low.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>§</sup>**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

<sup>§</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



**SN74ALVCH162525**  
**18-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES058A – NOVEMBER 1995 – REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub> (A port)	I <sub>OH</sub> = -100 µA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
	I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	2			
		V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA	V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OH</sub> (B port)	I <sub>OH</sub> = -100 µA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
	I <sub>OH</sub> = -4 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.9			
		V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
	I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 2 V	3 V	2.4			
		V <sub>IH</sub> = 2 V	2.7 V	2			
I <sub>OH</sub> = -8 mA	V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OL</sub> (A port)	I <sub>OL</sub> = 100 µA		2.3 V to 3.6 V			0.2	V
	I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
		V <sub>IL</sub> = 0.7 V	2.3 V			0.7	
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
		V <sub>IL</sub> = 0.8 V	3 V			0.55	
I <sub>OL</sub> = 24 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55		
V <sub>OL</sub> (B port)	I <sub>OL</sub> = 100 µA		2.3 V to 3.6 V			0.2	V
	I <sub>OL</sub> = 4 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
		V <sub>IL</sub> = 0.7 V	2.3 V			0.55	
	I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55	
		V <sub>IL</sub> = 0.8 V	2.7 V			0.6	
I <sub>OL</sub> = 8 mA	V <sub>IL</sub> = 0.8 V	3 V			0.8		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	µA
I <sub>hold</sub>	V <sub>I</sub> = 0.7 V		2.3 V	45			µA
	V <sub>I</sub> = 1.7 V			-45			
	V <sub>I</sub> = 0.8 V		3 V	75			
	V <sub>I</sub> = 2 V			-75			
	V <sub>I</sub> = 0 to 3.6 V‡		3.6 V			±500	
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V			±10	µA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0		3.6 V			40	µA
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND		3 V to 3.6 V			750	µA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			3	pF
C <sub>o</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			7	pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.


§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



**SN74ALVCH162525**  
**18-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**


SCES058A – NOVEMBER 1995 – REVISED NOVEMBER 1996

**PARAMETER MEASUREMENT INFORMATION**  
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCH16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES046A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 12-bit to 24-bit multiplexed D-type latch is designed for 2.3-V to 3.6- $V_{CC}$  operation.

The SN74ALVCH16260 is used in applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data

transfer. The output-enable ( $\overline{OE1B}$ ,  $\overline{OE2B}$ , and  $\overline{OEA}$ ) inputs control the bus transceiver functions. The  $\overline{OE1B}$  and  $\overline{OE2B}$  control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16260 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16260 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DGG OR DL PACKAGE  
(TOP VIEW)



EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES046A - JULY 1995 - REVISED NOVEMBER 1996

logic diagram (positive logic)



**SN74ALVCH16260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES046A – JULY 1995 – REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2			
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
	I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V
		I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.7	
		V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55		
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA
I <sub>I</sub> (hold)		V <sub>I</sub> = 0.7 V	2.3 V	45		μA	
		V <sub>I</sub> = 1.7 V		-45			
		V <sub>I</sub> = 0.8 V	3 V	75			
		V <sub>I</sub> = 2 V		-75			
		V <sub>I</sub> = 0 to 3.6 V‡	3.6 V	±500			
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			3.5	pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			9	pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B	1.4		1.1		1.1		ns
t <sub>h</sub>	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B	1.6		1.9		1.5		ns


# SN74ALVCH16260

## 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS





SCES046A – JULY 1995 – REVISED NOVEMBER 1996

### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



TEST	S1
$t_{pd}$	Open
$t_{pLZ}/t_{pZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{pLZ}$  and  $t_{pHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{pZL}$  and  $t_{pZH}$  are the same as  $t_{en}$ .
  - G.  $t_{pLH}$  and  $t_{pHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

# SN74ALVCH162260

## 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS570B – MARCH 1996 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Thin-Shrink Small-Outline (DGG) and Plastic Shrink Small-Outline (DL) Packages

DGG OR DL PACKAGE  
(TOP VIEW)

OE $\bar{A}$	1	56	OE $\bar{2B}$
LE1B	2	55	LEA2B
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
V $\bar{C}C$	7	50	V $\bar{C}C$
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
V $\bar{C}C$	22	35	V $\bar{C}C$
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
LE2B	27	30	LEA1B
SEL	28	29	OE $\bar{1B}$

### description

This 12-bit to 24-bit multiplexed D-type latch is designed for 2.3-V to 3.6-V $\bar{C}C$  operation.

The SN74ALVCH162260 is used in applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable (OE $\bar{1B}$ , OE $\bar{2B}$ , and OE $\bar{A}$ ) inputs control the bus transceiver functions. The OE $\bar{1B}$  and OE $\bar{2B}$  control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, OE $\bar{}$  should be tied to V $\bar{C}C$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH162260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCAS570B - MARCH 1996 - REVISED NOVEMBER 1996

logic diagram (positive logic)





**SN74ALVCH162260**  
**12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCAS570B – MARCH 1996 – REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
V <sub>OH</sub> (A port)		I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V	
		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2				
		I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
			V <sub>IH</sub> = 2 V	2.7 V	2.2			
			V <sub>IH</sub> = 2 V	3 V	2.4			
		I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OH</sub> (B port)		I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V	
		I <sub>OH</sub> = -4 mA, V <sub>IH</sub> = 1.7 V	2.3 V	1.9				
		I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
			V <sub>IH</sub> = 2 V	3 V	2.4			
			I <sub>OH</sub> = -8 mA, V <sub>IH</sub> = 2 V	2.7 V	2			
		I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OL</sub> (A port)		I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V	
		I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V		0.4		
			V <sub>IL</sub> = 0.8 V	2.7 V		0.7		
			I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V	2.7 V		0.4		
		I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55		
V <sub>OL</sub> (B port)		I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V	
		I <sub>OL</sub> = 4 mA	V <sub>IL</sub> = 0.7 V	2.3 V		0.4		
			V <sub>IL</sub> = 0.8 V	2.3 V		0.55		
			I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.8 V	3 V		0.55		
			I <sub>OL</sub> = 8 mA, V <sub>IL</sub> = 0.8 V	2.7 V		0.6		
		I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V	3 V			0.8		
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
I <sub>I</sub> (hold)		V <sub>I</sub> = 0.7 V	2.3 V		45		μA	
		V <sub>I</sub> = 1.7 V			-45			
		V <sub>I</sub> = 0.8 V	3 V		75			
		V <sub>I</sub> = 2 V			-75			
		V <sub>I</sub> = 0 to 3.6 V‡	3.6 V			±500		
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA	
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA	
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3.5		pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		4.5		pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.


‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCH162268 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018B – AUGUST 1995 – REVISED JANUARY 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH162268 is used for applications where data must be transferred from a narrow high-speed bus to a wide, lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ( $\overline{CLKEN}$ ) inputs are low. The select ( $\overline{SEL}$ ) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB}$ ). These control terminals are registered so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162268 is characterized for operation from -40°C to 85°C.

**DGG OR DL PACKAGE  
(TOP VIEW)**

$\overline{OEA}$	1	56	$\overline{OEB}$
$\overline{CLKEN1B}$	2	55	$\overline{CLKEN2B}$
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
$V_{CC}$	7	50	$V_{CC}$
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
$V_{CC}$	22	35	$V_{CC}$
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
$\overline{CLKEN2B}$	27	30	$\overline{CLKEN1B}$
$\overline{SEL}$	28	29	CLK

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

**SN74ALVCH162268**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES018B - AUGUST 1995 - REVISED JANUARY 1997

logic diagram (positive logic)



**SN74ALVCH162268**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES018B - AUGUST 1995 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub> (B port)	I <sub>OH</sub> = -100 µA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
	I <sub>OH</sub> = -4 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	1.9			
	I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	3 V	2.4			
	I <sub>OH</sub> = -8 mA,	V <sub>IH</sub> = 2 V	2.7 V	2			
I <sub>OH</sub> = -12 mA,	V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OL</sub> (B port)	I <sub>OL</sub> = 100 µA		2.3 V to 3.6 V			0.2	V
	I <sub>OL</sub> = 4 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
	I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.55	
		V <sub>IL</sub> = 0.8 V	3 V			0.55	
	I <sub>OL</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.6	
I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.8		
V <sub>OH</sub> (A port)	I <sub>OH</sub> = -100 µA		2.3 V to 3.6 V			V <sub>CC</sub> -0.2	V
	I <sub>OH</sub> = -6 mA,	V <sub>IH</sub> = 1.7 V	2.3 V	2			
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA,	V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OL</sub> (A port)	I <sub>OL</sub> = 100 µA		2.3 V to 3.6 V			0.2	V
	I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.7	
		V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
	I <sub>OL</sub> = 24 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55	
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	µA
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V		2.3 V	45		µA	
	V <sub>I</sub> = 1.7 V			-45			
	V <sub>I</sub> = 0.8 V		3 V	75			
	V <sub>I</sub> = 2 V			-75			
	V <sub>I</sub> = 0 to 3.6 V‡		3.6 V	±500			
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V	±10		µA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0		3.6 V	40		µA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND		3 V to 3.6 V	750		µA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3.5		pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	9		pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.


§ For I/O ports, the parameter I<sub>OZ</sub> includes the input-leakage current.

**SN74ALVCH162268**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES018B - AUGUST 1995 - REVISED JANUARY 1997


**PARAMETER MEASUREMENT INFORMATION**

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




**LOAD CIRCUIT**


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

# SN74ALVCH16269

## 12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES019B – JULY 1995 – REVISED JANUARY 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 12-bit to 24-bit registered bus transceiver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable ( $\overline{CLKENA}$ ) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select ( $\overline{SEL}$ ) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB1}$ ,  $\overline{OEB2}$ ).

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16269 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16269 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### DGG OR DL PACKAGE (TOP VIEW)

$\overline{OEA}$	1	56	$\overline{OEB2}$
$\overline{OEB1}$	2	55	$\overline{CLKENA2}$
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
$V_{CC}$	7	50	$V_{CC}$
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
$V_{CC}$	22	35	$V_{CC}$
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
NC	27	30	$\overline{CLKENA1}$
$\overline{SEL}$	28	29	CLK

NC – No internal connection

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

**SN74ALVCH16269**  
**12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES019B - JULY 1995 - REVISED JANUARY 1997

logic diagram (positive logic)





**SN74ALVCH16269**  
**12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES019B - JULY 1995 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2				
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2					
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V				0.7
		V <sub>IL</sub> = 0.8 V	2.7 V				0.4
I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V	2.3 V	45			μA	
	V <sub>I</sub> = 1.7 V		-45				
	V <sub>I</sub> = 0.8 V	3 V	75				
	V <sub>I</sub> = 2 V		-75				
	V <sub>I</sub> = 0 to 3.6 V‡	3.6 V			±500		
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3.5		pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	9		pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input-leakage current.




# SN74ALVCH16269

## 12-BIT TO 24-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES019B - JULY 1995 - REVISED JANUARY 1997


### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCHR162269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES050B – AUGUST 1995 – REVISED JANUARY 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCHR162269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed micro-processors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock enable ( $\overline{CLKENA}$ ) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB1}$ , and  $\overline{OEB2}$ ).


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

All outputs are designed to sink up to 12 mA and include 26-Ω resistors to reduce overshoot and undershoot.

The SN74ALVCHR162269 is characterized for operation from -40°C to 85°C.

DGG OR DL PACKAGE  
(TOP VIEW)



NC – No internal connection

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

**SN74ALVCHR162269**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES050B - AUGUST 1995 - REVISED JANUARY 1997

logic diagram (positive logic)



**SN74ALVCHR162269**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES050B – AUGUST 1995 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> - 0.2			V
	I <sub>OH</sub> = -4 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.9		
		V <sub>IH</sub> = 2 V	2.7 V	2.2		
	I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7		
		V <sub>IH</sub> = 2 V	3 V	2.4		
I <sub>OH</sub> = -8 mA, I <sub>OH</sub> = -12 mA,	V <sub>IH</sub> = 2 V	2.7 V	2			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V
	I <sub>OL</sub> = 4 mA	V <sub>IL</sub> = 0.7 V	2.3 V		0.4	
		V <sub>IL</sub> = 0.8 V	2.7 V		0.4	
	I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V		0.55	
		V <sub>IL</sub> = 0.8 V	3 V		0.55	
I <sub>OL</sub> = 8 mA, I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	2.7 V		0.6		
		3 V		0.8		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V	2.3 V		45		μA
	V <sub>I</sub> = 1.7 V			-45		
	V <sub>I</sub> = 0.8 V	3 V		75		
	V <sub>I</sub> = 2 V			-75		
	V <sub>I</sub> = 0 to 3.6 V	3.6 V			±500	
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND‡	3.6 V			±10	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3.5	pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		9	pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.


§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

# SN74ALVCHR162269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES050B – AUGUST 1995 – REVISED JANUARY 1997



## PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCH16270 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES028B - JULY 1995 - REVISED JANUARY 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16270 is used in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate  $\overline{CLKEN}$  inputs are low. The select ( $\overline{SEL}$ ) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A to 2B path. Proper control of the  $\overline{CLKEN}$  inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB}$ ). The control terminals are registered to synchronize the bus direction changes with CLK.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16270 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16270 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DGG OR DL PACKAGE  
(TOP VIEW)



EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

**SN74ALVCH16270**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES028B - JULY 1995 - REVISED JANUARY 1997

logic diagram (positive logic)





**SN74ALVCH16270**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES028B - JULY 1995 - REVISED JANUARY 1997

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA		2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
	I <sub>OH</sub> = -6 mA	V <sub>IH</sub> = 1.7 V	2.3 V	2			
		V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 2 V	3 V	2.4			
V <sub>IH</sub> = 2 V		3 V	2				
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA		2.3 V to 3.6 V			0.2	V
	I <sub>OL</sub> = 6 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
		V <sub>IL</sub> = 0.7 V	2.3 V			0.7	
		V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.8 V	3 V			0.55	
V <sub>IL</sub> = 0.8 V		3 V					
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V			±5	μA
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V		2.3 V	45			μA
	V <sub>I</sub> = 1.7 V			-45			
	V <sub>I</sub> = 0.8 V		3 V	75			
	V <sub>I</sub> = 2 V			-75			
	V <sub>I</sub> = 0 to 3.6 V‡		3.6 V			±500	
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V			±10	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0		3.6 V			40	μA
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND		3 V to 3.6 V			750	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			3.5	pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			9	pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.




**SN74ALVCH16270**  
**12-BIT TO 24-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES028B - JULY 1995 - REVISED JANUARY 1997


**PARAMETER MEASUREMENT INFORMATION**

**$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$**




TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND


**LOAD CIRCUIT**




**VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS  
 PULSE DURATION**



**VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**

# SN74ALVCH16271

## 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017B - JULY 1995 - REVISED JANUARY 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 12-bit to 24-bit bus exchanger is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16271 is intended for applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the  $\overline{CLKENA}$  inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port.

Transparent latches in the B-to-A path allow asynchronous operation in order to maximize memory access throughput. These latches transfer data when the latch-enable ( $\overline{LE}$ ) inputs are low. The select ( $\overline{SEL}$ ) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB}$ ).


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16271 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16271 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DGG OR DL PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

**SN74ALVCH16271**  
**12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES017B – JULY 1995 – REVISED JANUARY 1997

**Function Tables**

**OUTPUT ENABLE**

INPUTS		OUTPUTS	
$\overline{OE\bar{A}}$	$\overline{OE\bar{B}}$	A	1B, 2B
H	H	Z	Z
H	L	Z	Active
L	H	Active	Z
L	L	Active	Active

**A-TO-B STORAGE ( $\overline{OE\bar{B}} = L$ )**

INPUTS				OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	1B <sub>0</sub> <sup>†</sup>	2B <sub>0</sub> <sup>†</sup>
L	X	↑	L	L	X
L	X	↑	H	H	X
X	L	↑	L	X	L
X	L	↑	H	A <sub>0</sub>	H

**B-TO-A STORAGE ( $\overline{OE\bar{A}} = L$ )**

INPUTS				OUTPUT A
$\overline{LE}$	SEL	1B	2B	
H	X	X	X	A <sub>0</sub> <sup>†</sup>
H	X	X	X	A <sub>0</sub> <sup>†</sup>
L	H	L	X	L
L	H	H	X	H
L	L	X	L	L
L	L	X	H	H

† Output level before the indicated steady-state input conditions were established

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**PRODUCT PREVIEW**



# SN74ALVCH16272 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES057B – OCTOBER 1995 – REVISED JANUARY 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 12-bit to 24-bit bus exchanger is designed for 2.3-V to 3.3-V  $V_{CC}$  operation.

The SN74ALVCH16272 is intended for applications where two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

Data from the A inputs is stored in the internal registers on the low-to-high transition of the clock (CLK) input, when the  $\overline{CLKENA}$  inputs are low. A two-stage pipeline is provided in each of the A-to-1B and A-to-2B paths to serve as a shallow write buffer.

Transparent latches are provided in the B-to-A path to allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable ( $\overline{LE}$ ) inputs are low. The select ( $\overline{SEL}$ ) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables ( $\overline{OEA}$ ,  $\overline{OEB}$ ).

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16272 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16272 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

DGG OR DL PACKAGE  
(TOP VIEW)

$\overline{OEA}$	1	56	$\overline{OEB}$
$\overline{LE1B}$	2	55	$\overline{CLKENA2}$
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
$V_{CC}$	7	50	$V_{CC}$
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
$V_{CC}$	22	35	$V_{CC}$
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
$\overline{LE2B}$	27	30	$\overline{CLKENA1}$
$\overline{SEL}$	28	29	CLK

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

**SN74ALVCH16272**  
**12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES057B – OCTOBER 1995 – REVISED JANUARY 1997

**Function Tables**

**OUTPUT ENABLE**

INPUTS		OUTPUTS	
OEA	OEB	A	1B, 2B
H	H	Z	Z
H	L	Z	Active
L	H	Active	Z
L	L	Active	Active

**A-TO-B STORAGE ( $\overline{\text{OEB}} = \text{L}$ )**

INPUTS				OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	1B <sub>0</sub> <sup>†</sup>	2B <sub>0</sub> <sup>†</sup>
L	X	↑	L	L <sup>†</sup>	X
L	X	↑	H	H <sup>†</sup>	X
X	L	↑	L	X	L
X	L	↑	H	A <sub>0</sub>	H

† Two CLK edges are needed to propagate data.

**B-TO-A STORAGE ( $\overline{\text{OEA}} = \text{L}$ )**

INPUTS				OUTPUT
LE	SEL	1B	2B	A
H	X	X	X	A <sub>0</sub> <sup>‡</sup>
H	X	X	X	A <sub>0</sub> <sup>‡</sup>
L	H	L	X	L
L	H	H	X	H
L	L	X	L	L
L	L	X	H	H

‡ Output level before the indicated steady-state input conditions were established

**PRODUCT PREVIEW**

**SN74ALVCH16272**  
**12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES057B - OCTOBER 1995 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> - 0.2			V
		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2			
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
	I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V
		I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V			0.7	
		V <sub>IL</sub> = 0.8 V	2.7 V			0.4	
		I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55	
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA
I <sub>I</sub> (hold)		V <sub>I</sub> = 0.7 V	2.3 V	45		μA	
		V <sub>I</sub> = 1.7 V		-45			
		V <sub>I</sub> = 0.8 V	3 V	75			
		V <sub>I</sub> = 2 V		-75			
		V <sub>I</sub> = 0 to 3.6 V‡	3.6 V	±500			
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V				pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V				pF

† Typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

PRODUCT PREVIEW



**TEXAS**  
**INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74ALVCH16282

## 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES036A – JULY 1995 – REVISED AUGUST 1996

- Member of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Sub-Micron Process
- ESD Protection Exceeds 2000 V Per MIL-STD883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package

### description

The SN74ALVCH16282 is an 18-bit to 36-bit registered bus exchanger designed for 2.3-V to 3.6-V  $V_{CC}$  operation. This part is intended for use in applications where data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the CLK input. For data transfer in the B-to-A direction,  $\overline{SEL}$  selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output enable ( $\overline{OE}$ ) and the DIR input. The DIR control pin is registered to synchronize the bus direction changes with the clock.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16282 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

### DBB PACKAGE (TOP VIEW)

$V_{CC}$	1	80	$V_{CC}$
GND	2	79	GND
2B9	3	78	1B10
1B9	4	77	2B10
2B8	5	76	1B11
GND	6	75	GND
1B8	7	74	2B11
2B7	8	73	1B12
1B7	9	72	2B12
$V_{CC}$	10	71	$V_{CC}$
2B6	11	70	1B13
1B6	12	69	2B13
2B5	13	68	1B14
1B5	14	67	2B14
GND	15	66	GND
2B4	16	65	1B15
1B4	17	64	2B15
2B3	18	63	1B16
1B3	19	62	2B16
$V_{CC}$	20	61	$V_{CC}$
GND	21	60	GND
2B2	22	59	1B17
1B2	23	58	2B17
2B1	24	57	1B18
1B1	25	56	2B18
$V_{CC}$	26	55	$V_{CC}$
A1	27	54	A18
A2	28	53	A17
A3	29	52	A16
GND	30	51	GND
A4	31	50	A15
A5	32	49	A14
A6	33	48	A13
$V_{CC}$	34	47	$V_{CC}$
A7	35	46	A12
A8	36	45	A11
A9	37	44	A10
GND	38	43	GND
CLK	39	42	$\overline{OE}$
$\overline{SEL}$	40	41	DIR

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated



**SN74ALVCH16282**  
**18-BIT TO 36-BIT REGISTERED BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES036A - JULY 1995 - REVISED AUGUST 1996

logic diagram (positive logic)



# SN74ALVCH16282

## 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES036A - JULY 1995 - REVISED AUGUST 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2			
		I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	1.7			
			V <sub>IH</sub> = 2 V	2.2			
		I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2.4			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V
		I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V			0.7	
			V <sub>IL</sub> = 0.8 V			0.4	
		I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55	
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA
I <sub>I</sub> (hold)		V <sub>I</sub> = 0.7 V	2.3 V	45		μA	
		V <sub>I</sub> = 1.7 V		-45			
		V <sub>I</sub> = 0.8 V	3 V	75			
		V <sub>I</sub> = 2 V		-75			
		V <sub>I</sub> = 0 to 3.6 V‡	3.6 V	±500			
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			4	pF
C <sub>IO</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			8.5	pF

† Typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	150		150		150		MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time	A data before CLK↑	2.4	2.3	2		ns	
		B data before CLK↑	2.2	2.2	1.8			
		DIR before CLK↑	2.2	2.1	1.7			
		SEL before CLK↑	2	2	1.8			
t <sub>h</sub>	Hold time	A data after CLK↑	0.5	0.5	0.7		ns	
		B data after CLK↑	0.5	0.5	0.6			
		DIR after CLK↑	0.5	0.5	0.5			
		SEL after CLK↑	0.7	0.7	0.8			


# SN74ALVCH16282

## 18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES036A - JULY 1995 - REVISED AUGUST 1996


### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms


# SN74ALVCH16409

## 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES022A - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus+*™ Family
- *EPIC*™ (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBE*™ (Universal Bus Exchanger) Allows Synchronous Data Exchange
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



### description

This 9-bit, 4-port universal bus exchanger is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16409 allows synchronous data exchange between four different buses.

Data flow is controlled by the select (SEL0–SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input if the select-enable ( $\overline{SELEN}$ ) input is low. Once a data-flow state has been established, data is stored in the flip-flop on the rising edge of CLK if  $\overline{SELEN}$  is high.

The data-flow control logic is designed to allow glitch-free data transmission.

To ensure the high-impedance state during power up or power down,  $\overline{SELEN}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16409 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16409 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

Widebus+, EPIC, and UBE are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16409**  
**9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES022A - JULY 1995 - REVISED NOVEMBER 1996

**DATA-FLOW CONTROL FUNCTION TABLE**

INPUTS							DATA FLOW
SELEN	CLK	SEL0	SEL1	SEL2	SEL3	SEL4	
H	↑	X	X	X	X	X	No change
L	↑	0	0	0	0	0	None, all I/Os off
L	↑	0	0	0	0	1	Not used
L	↑	0	0	0	1	0	Not used
L	↑	0	0	0	1	1	Not used
L	↑	0	0	1	0	0	Not used
L	↑	0	0	1	0	1	Not used
L	↑	0	0	1	1	0	Not used
L	↑	0	0	1	1	1	Not used
L	↑	0	1	0	0	0	2A to 1A and 1B to 2B
L	↑	0	1	0	0	1	2A to 1A
L	↑	0	1	0	1	0	2B to 1B
L	↑	0	1	0	1	1	2A to 1A and 2B to 1B
L	↑	0	1	1	0	0	1A to 2A and 1B to 2B
L	↑	0	1	1	0	1	1A to 2A
L	↑	0	1	1	1	0	1B to 2B
L	↑	0	1	1	1	1	1A to 2A and 2B to 1B
L	↑	1	0	0	0	0	1A to 1B and 2B to 2A
L	↑	1	0	0	0	1	1A to 1B
L	↑	1	0	0	1	0	2A to 2B
L	↑	1	0	0	1	1	1A to 1B and 2A to 2B
L	↑	1	0	1	0	0	1B to 1A and 2A to 2B
L	↑	1	0	1	0	1	1B to 1A
L	↑	1	0	1	1	0	2B to 2A
L	↑	1	0	1	1	1	1B to 1A and 2B to 2A
L	↑	1	1	0	0	0	2B to 1A and 2A to 1B
L	↑	1	1	0	0	1	1B to 2A
L	↑	1	1	0	1	0	2B to 1A
L	↑	1	1	0	1	1	2B to 1A and 1B to 2A
L	↑	1	1	1	0	0	1A to 2B and 1B to 2A
L	↑	1	1	1	0	1	1A to 2B
L	↑	1	1	1	1	0	2A to 1B
L	↑	1	1	1	1	1	1A to 2B and 2A to 1B

# SN74ALVCH16409

## 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES022A - JULY 1995 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> - 0.2			V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2				
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2					
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V				0.7
		V <sub>IL</sub> = 0.8 V	2.7 V				0.4
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V	2.3 V	45			μA	
	V <sub>I</sub> = 1.7 V		-45				
	V <sub>I</sub> = 0.8 V	3 V	75				
	V <sub>I</sub> = 2 V		-75				
	V <sub>I</sub> = 0 to 3.6 V‡	3.6 V			±500		
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
C <sub>i</sub>	Control inputs V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			4	pF	
C <sub>IO</sub>	A or B ports V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			8	pF	

† All typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.


§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	120	0	120	0	120	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4.2		4.2		3		ns
t <sub>su</sub>	Setup time	A or B before CLK↑		1.9		1.4		ns
		SEL before CLK↑		5.1		3.5		
		SELEN before CLK↑		2.5		1.8		
		PRE before CLK↑		1		0.7		
t <sub>h</sub>	Hold time	A or B after CLK↑		0.8		1		ns
		SEL after CLK↑		0		0		
		SELEN after CLK↑		0.5		0.8		



PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$





LOAD CIRCUIT




TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCHR162409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES056A – SEPTEMBER 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus+*™ Family
- *EPIC*™ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors are Required
- *UBE*™ (Universal Bus Exchanger) Allows Synchronous Data Exchange
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 9-bit 4-port universal bus exchanger is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCHR162409 allows synchronous data exchange between four different buses. Data flow is controlled by the select (SEL0–SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input, provided the select-enable ( $\overline{SELEN}$ ) input is low. Once a data-flow state is established, data is stored in the flip-flop on the rising edge of the CLK, provided  $\overline{SELEN}$  is high.

The data-flow control logic is designed to allow glitch-free data transmission.

The B outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{SELEN}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCHR162409 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCHR162409 is characterized for operation from –40°C to 85°C.

## DGG OR DL PACKAGE (TOP VIEW)

PRE	1	56	CLK
SEL0	2	55	$\overline{SELEN}$
1A1	3	54	1B1
GND	4	53	GND
1A2	5	52	1B2
1A3	6	51	1B3
$V_{CC}$	7	50	$V_{CC}$
1A4	8	49	1B4
1A5	9	48	1B5
1A6	10	47	1B6
GND	11	46	GND
1A7	12	45	1B7
1A8	13	44	1B8
1A9	14	43	1B9
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
$V_{CC}$	22	35	$V_{CC}$
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2A9	26	31	2B9
SEL1	27	30	SEL4
SEL2	28	29	SEL3

Widebus+, EPIC, and UBE are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated



**SN74ALVCHR162409**  
**9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES056A – SEPTEMBER 1995 – REVISED NOVEMBER 1996

**DATA-FLOW CONTROL FUNCTION TABLE**

INPUTS							DATA FLOW
SELEN	CLK	SEL0	SEL1	SEL2	SEL3	SEL4	
H	↑	X	X	X	X	X	No change
L	↑	0	0	0	0	0	None, all I/Os off
L	↑	0	0	0	0	1	Not used
L	↑	0	0	0	1	0	Not used
L	↑	0	0	0	1	1	Not used
L	↑	0	0	1	0	0	Not used
L	↑	0	0	1	0	1	Not used
L	↑	0	0	1	1	0	Not used
L	↑	0	0	1	1	1	Not used
L	↑	0	1	0	0	0	2A to 1A and 1B to 2B
L	↑	0	1	0	0	1	2A to 1A
L	↑	0	1	0	1	0	2B to 1B
L	↑	0	1	0	1	1	2A to 1A and 2B to 1B
L	↑	0	1	1	0	0	1A to 2A and 1B to 2B
L	↑	0	1	1	0	1	1A to 2A
L	↑	0	1	1	1	0	1B to 2B
L	↑	0	1	1	1	1	1A to 2A and 2B to 1B
L	↑	1	0	0	0	0	1A to 1B and 2B to 2A
L	↑	1	0	0	0	1	1A to 1B
L	↑	1	0	0	1	0	2A to 2B
L	↑	1	0	0	1	1	1A to 1B and 2A to 2B
L	↑	1	0	1	0	0	1B to 1A and 2A to 2B
L	↑	1	0	1	0	1	1B to 1A
L	↑	1	0	1	1	0	2B to 2A
L	↑	1	0	1	1	1	1B to 1A and 2B to 2A
L	↑	1	1	0	0	0	2B to 1A and 2A to 1B
L	↑	1	1	0	0	1	1B to 2A
L	↑	1	1	0	1	0	2B to 1A
L	↑	1	1	0	1	1	2B to 1A and 1B to 2A
L	↑	1	1	1	0	0	1A to 2B and 1B to 2A
L	↑	1	1	1	0	1	1A to 2B
L	↑	1	1	1	1	0	2A to 1B
L	↑	1	1	1	1	1	1A to 2B and 2A to 1B



**SN74ALVCHR162409**  
**9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**

SCES056A – SEPTEMBER 1995 – REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V
		I <sub>OH</sub> = -4 mA, V <sub>IH</sub> = 1.7 V	2.3 V	1.9			
		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 2 V	3 V	2.4			
		I <sub>OH</sub> = -8 mA, V <sub>IH</sub> = 2 V	2.7 V	2			
	I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2 V	3 V	2				
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V
		I <sub>OL</sub> = 4 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
		I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.55	
		I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55	
		I <sub>OL</sub> = 8 mA, V <sub>IL</sub> = 0.8 V	2.7 V			0.6	
	I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V	3 V			0.8		
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA
I <sub>I</sub> (hold)		V <sub>I</sub> = 0.7 V	2.3 V	45		±500	μA
		V <sub>I</sub> = 1.7 V		-45			
		V <sub>I</sub> = 0.8 V	3 V	75			
		V <sub>I</sub> = 2 V		-75			
		V <sub>I</sub> = 0 to 3.6 V‡	3.6 V				
I <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			4	pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			8	pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**


		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	120	0	120	0	120	MHz
t <sub>w</sub>	Pulse duration	CLK high or low		4.2	4.2	3		ns
t <sub>su</sub>	Setup time	A or B before CLK↑		1.9	1.9	1.4		ns
		SEL before CLK↑		5.1	4.2	3.5		
		SELEN before CLK↑		2.5	2.5	1.8		
		PRE before CLK↑		1	1	0.7		
t <sub>h</sub>	Hold time	A or B after CLK↑		0.8	0.8	1		ns
		S after CLK↑		0	0	0		
		SELEN after CLK↑		0.5	0.5	0.8		



**SN74ALVCHR162409**  
**9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER**  
**WITH 3-STATE OUTPUTS**


SCES056A – SEPTEMBER 1995 – REVISED NOVEMBER 1996

**PARAMETER MEASUREMENT INFORMATION**  
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms



# SN74CBT16232

## SYNCHRONOUS 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS009F – MAY 1995 – REVISED AUGUST 1996

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

### description

The SN74CBT16232 is a 16-bit to 32-bit synchronous switch used in applications in which two separate datapaths must be multiplexed onto, or demultiplexed from, a single path.


Two select inputs (S0 and S1) control the data flow. A clock (CLK) and a clock enable ( $\overline{\text{CLKEN}}$ ) synchronize the device operation. When  $\overline{\text{CLKEN}}$  is high, the bus switch remains in the last clocked function.

The SN74CBT16232 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

S1	S0	CLK	$\overline{\text{CLKEN}}$	FUNCTION
X	X	X	H	Last state
L	L	↑	L	Disconnect
L	H	↑	L	A = B1 and A = B2
H	L	↑	L	A = B1
H	H	↑	L	A = B2

DGG OR DL PACKAGE  
(TOP VIEW)



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN74CBT16232

## SYNCHRONOUS 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS009F – MAY 1995 – REVISED AUGUST 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS				MIN	TYPT†	MAX	UNIT
$V_{IK}$		$V_{CC} = 4.5\text{ V}$ ,	$I_I = -18\text{ mA}$				-1.2	V	
$I_I$		$V_{CC} = 5.5\text{ V}$ ,	$V_I = 5.5\text{ V or GND}$				$\pm 1$	$\mu\text{A}$	
$I_{CC}$		$V_{CC} = 5.5\text{ V}$ ,	$I_O = 0$ ,	$V_I = V_{CC}\text{ or GND}$			3	$\mu\text{A}$	
$\Delta I_{CC}^\ddagger$	Control pins	$V_{CC} = 5.5\text{ V}$ ,	One input at $3.4\text{ V}$ ,		Other inputs at $V_{CC}\text{ or GND}$		2.5	mA	
$C_I$	Control pins	$V_I = 3\text{ V or 0}$					4.5	pF	
$C_{io}(\text{OFF})$	A port	$V_O = 3\text{ V or 0}$ ,	$\overline{\text{CLKEN}} = 0$ ,	$S_0 = 0$ ,	$S_1 = 0$		6.5	pF	
	B port					4			
$r_{on}^\S$		$V_{CC} = 4\text{ V}$ ,	$V_I = 2.4\text{ V}$ ,	$I_I = 15\text{ mA}$			14	20	$\Omega$
		$V_{CC} = 4.5\text{ V}$	$V_I = 0$ ,	$I_I = 64\text{ mA}$			5	7	
			$V_I = 0$ ,	$I_I = 30\text{ mA}$			5	7	
			$V_I = 2.4\text{ V}$ ,	$I_I = 15\text{ mA}$			10	15	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER		$V_{CC} = 5\text{ V}$ $\pm 0.5\text{ V}$		$V_{CC} = 4\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	150	MHz
$t_w$	Pulse duration	CLK high or low		3.3	3.3	ns
$t_{su}$	Setup time	$S_0, S_1$ before $\text{CLK}\uparrow$		1.9	2.2	ns
		$\overline{\text{CLKEN}}$ before $\text{CLK}\uparrow$		1.9	2.4	
$t_h$	Hold time	$S_0, S_1$ after $\text{CLK}\uparrow$		1	0.5	ns
		$\overline{\text{CLKEN}}$ after $\text{CLK}\uparrow$		1.8	1.9	

**switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5\text{ V}$ $\pm 0.5\text{ V}$		$V_{CC} = 4\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
$f_{\text{max}}$			150		150		MHz
$t_{pd}^{\parallel}$	A or B	B or A	0.25		0.25		ns
$t_{pd}$	CLK	A or B	2	5.8	6.1		ns
$t_{en}$	CLK	A, B1, B2	1.8	6.2	6.8		ns
$t_{en}$	CLK	B1 or B2	3.1	7.9	8.5		ns
$t_{dis}$	CLK	A or B	1.9	6.2	5.8		ns

$\parallel$  This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of  $50\text{ pF}$ , when driven by an ideal voltage source (zero output impedance).



# SN74CBT16233

## 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS010D - MAY 1995 - REVISED AUGUST 1996

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

### description

The SN74CBT16233 is a 16-bit to 32-bit switch used in applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single path. This device can be used for memory interleaving, where two different banks of memory need to be addressed simultaneously. The SN74CBT16233 can be used as two 8-bit to 16-bit multiplexers or as one 16-bit to 32-bit multiplexer.

Two select inputs (SEL1 and SEL2) control the data flow. When the TEST inputs are asserted, the A port is connected to both the B1 and the B2 ports. SEL1, SEL2, and the TEST inputs can be driven with a 5-V CMOS, a 5-V TTL, or a low-voltage TTL driver.


The SN74CBT16233 is specified by design not to have through current when switching directions.

The SN74CBT16233 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS		FUNCTION
SEL	TEST	
L	L	A = B1
H	L	A = B2
X	H	A = B1 and A = B2

### DGG OR DL PACKAGE (TOP VIEW)



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN74CBT16233

## 16-BIT TO 32-BIT FET MULTIPLEXER/DEMULTIPLEXER

SCDS010D – MAY 1995 – REVISED AUGUST 1996

### recommended operating conditions

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	4.75	5.25	V
$V_{IH}$	High-level control input voltage	2		V
$V_{IL}$	Low-level control input voltage		0.8	V
$T_A$	Operating free-air temperature	0	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
$V_{IK}$		$V_{CC} = 4.75\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2	V	
$I_I$		$V_{CC} = 0$	$V_I = 5.25\text{ V}$			10	$\mu\text{A}$	
		$V_{CC} = 5.25\text{ V}$ ,	$V_I = 5.25\text{ V or GND}$			$\pm 1$	$\mu\text{A}$	
$I_{CC}$		$V_{CC} = 5.25\text{ V}$ ,	$I_O = 0$ ,			3	$\mu\text{A}$	
$\Delta I_{CC}^\ddagger$		$V_{CC} = 5.5\text{ V}$ ,	One input at 3.4 V, Other inputs at $V_{CC}$ or GND			2.5	mA	
$C_I$	Control pins	$V_I = 3\text{ V or } 0$				4.5	pF	
$C_{IO}(\text{OFF})$		$V_O = 3\text{ V or } 0$				4	pF	
$r_{on}^\S$		$V_{CC} = 4.75\text{ V}$	$V_I = 0$ ,	$I_I = 64\text{ mA}$		5	7	$\Omega$
			$V_I = 2.4\text{ V}$ ,	$I_I = 30\text{ mA}$		5	7	
			$V_I = 2.4\text{ V}$ ,	$I_I = 15\text{ mA}$		7	12	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

§ Measured by the voltage drop between A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A, B) terminals.

### switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 0^\circ\text{C TO } 70^\circ\text{C}$		UNIT
			MIN	MAX	
$t_{pd}^{\parallel}$	A or B	B or A		0.25	ns
$t_{pd}$	SEL	A	1.6	5.3	ns
$t_{en}$	TEST or SEL	B	1.3	5.2	ns
$t_{dis}$			1	5.3	

<sup>||</sup> This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).



<b>General Information</b>	<b>1</b>
<b>Data Transceivers/Multiplexers</b>	<b>2</b>
<b>Address Buffers/Latches/Flip-Flops</b>	<b>3</b>
<b>Clock-Distribution Circuits</b>	<b>4</b>
<b>SDRAMs</b>	<b>5</b>
<b>Application Report</b>	<b>6</b>
<b>Mechanical Data</b>	<b>7</b>



**SN74ALVCH16344**  
**1-TO-4 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES054B – SEPTEMBER 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

**description**

The SN74ALVCH16344 is a 1-bit to 4-bit address driver used in applications where four separate memory locations must be addressed by a single address.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16344 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16344 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**DGG OR DL PACKAGE**  
**(TOP VIEW)**



**FUNCTION TABLE**

INPUTS		OUTPUT
$\overline{OE}$	A	BN
L	H	H
L	L	L
H	H	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16344**  
**1-TO-4 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES054B – SEPTEMBER 1995 – REVISED NOVEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN74ALVCH16344**  
**1-TO-4 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES054B – SEPTEMBER 1995 – REVISED NOVEMBER 1996

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figures 1 and 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$t_{pd}$	A	B	1.3	5.2		4.6	1.4	4	ns
$t_{en}$	$\overline{OE}$	B	1.1	6.7		6.2	1.2	5.1	ns
$t_{dis}$	$\overline{OE}$	B	1.5	5.3		4.4	1.2	4	ns
$t_{sk(o)}^\dagger$								0.35	ns
$t_{sk(o)}^\ddagger$								0.5	ns

$^\dagger$  Skew between outputs of same bank and same package (same transition). This parameter is warranted but not production tested.


$^\ddagger$  Skew between outputs of all banks and same package (A1 through A8 tied together). This parameter is warranted but not production tested.

**operating characteristics,  $T_A = 25^\circ\text{C}$**

PARAMETER			TEST CONDITIONS		$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
					TYP	TYP	TYP	TYP	
$C_{pd}$	Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}$	$f = 10\text{ MHz}$	68	84			pF
		Outputs disabled			11	14			




PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$




TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND

LOAD CIRCUIT




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

Figure 2. Load Circuit and Voltage Waveforms

**SN74ALVCH162344**  
**1-TO-4 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES085A – AUGUST 1996 – REVISED OCTOBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DGG) and Thin Shrink Small-Outline (DL) Packages

**description**

The SN74ALVCH162344 is a 1-bit-to-4-bit address driver used in applications where four separate memory locations must be addressed by a single address.

The outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH162344 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH162344 is characterized for operation from -40°C to 85°C.

**DGG OR DL PACKAGE**  
**(TOP VIEW)**



**A-TO-B FUNCTION TABLE**

INPUTS		OUTPUT
$\overline{OE}$	A	$B_n$
L	H	H
L	L	L
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**PRODUCT PREVIEW**

**SN74ALVCH162344**  
**1-TO-4 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES085A – AUGUST 1996 – REVISED OCTOBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**PRODUCT PREVIEW**



**SN74ALVCH162344**  
**1-TO-4 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES085A – AUGUST 1996 – REVISED OCTOBER 1996

**operating characteristics,  $T_A = 25^\circ\text{C}$**


PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$	UNIT
			TYP	TYP	
$C_{pd}$ Power dissipation capacitance	Outputs enabled	$C_L = 0, \quad f = 10\text{ MHz}$			pF
	Outputs disabled				

**PRODUCT PREVIEW**




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



**SN74ALVCH16831**  
**1-TO-4 ADDRESS REGISTER/DRIVER**  
**WITH 3-STATE OUTPUTS**  
 SCES083 – AUGUST 1996

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- High-Impedance State During Power Up
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic 300-mil Thin Shrink Small-Outline Package

**description**

This 1-bit-to-4-bit address register/driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation. The device is ideal for use in applications where a single address bus is driving four separate memory locations. The SN74ALVCH16831 can be used as a buffer or a register, depending on the logic level of the select ( $\overline{SEL}$ ) input.

When  $\overline{SEL}$  is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable ( $\overline{OE}$ ) controls. Each  $\overline{OE}$  controls two groups of nine outputs.


When  $\overline{SEL}$  is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers.  $\overline{OE}$  controls operate the same as in buffer mode.

When  $\overline{OE}$  is logic low, the outputs are in a normal logic state (high or low logic level). When  $\overline{OE}$  is logic high, the outputs are in the high-impedance state.

$\overline{SEL}$  or  $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

**DBB PACKAGE**  
(TOP VIEW)



NC – No internal connection

**PRODUCT PREVIEW**

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16831**  
**1-TO-4 ADDRESS REGISTER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES083 – AUGUST 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through each $V_{CC}$ or GND .....	$\pm 100$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3) .....	0.84 W
Storage temperature range, $T_{stg}$ .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to $2.7$ V	1.7	V
		$V_{CC} = 2.7$ V to $3.6$ V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to $2.7$ V	0.7	V
		$V_{CC} = 2.7$ V to $3.6$ V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		$\mu\text{s/V}$
$T_A$	Operating free-air temperature	-40	85	$^\circ\text{C}$

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**PRODUCT PREVIEW**



**SN74ALVCH16831**  
**1-TO-4 ADDRESS REGISTER/DRIVER**  
**WITH 3-STATE OUTPUTS**  
SCES083 – AUGUST 1996

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$   
(unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150		150		150		MHz
$t_{pd}$	A	Y							ns
	CLK								
	$\overline{\text{SEL}}$								
$t_{en}$	$\overline{\text{OE}}$	Y						ns	
$t_{dis}$	$\overline{\text{OE}}$	Y						ns	

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5 \text{ V}$ $\pm 0.2 \text{ V}$		$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		UNIT
			TYP	TYP	TYP	TYP	
$C_{pd}$	Power dissipation capacitance	Outputs enabled	$C_L = 0 \text{ pF}, f = 10 \text{ MHz}$				pF
		Outputs disabled					


PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

**SN74ALVCH162831**  
**1-TO-4 ADDRESS REGISTER/DRIVER**  
**WITH 3-STATE OUTPUTS**  
 SCES084 – AUGUST 1996

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- High-Impedance State During Power Up
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Plastic 300-mil Thin Shrink Small-Outline Package

**description**

This 1-bit-to-4-bit address register/driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation. The device is ideal for use in applications where a single address bus is driving four separate memory locations. The SN74ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select ( $\overline{SEL}$ ) input.

When  $\overline{SEL}$  is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable ( $\overline{OE}$ ) controls. Each  $\overline{OE}$  controls two groups of nine outputs.

When  $\overline{SEL}$  is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers.  $\overline{OE}$  controls operate the same as in buffer mode.

When  $\overline{OE}$  is logic low, the outputs are in a normal logic state (high or low logic level). When  $\overline{OE}$  is logic high, the outputs are in high-impedance state.

$\overline{SEL}$  or  $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

**DBB PACKAGE**  
**(TOP VIEW)**

4Y1	1	80	1Y2
3Y1	2	79	2Y2
GND	3	78	GND
2Y1	4	77	3Y2
1Y1	5	76	4Y2
$V_{CC}$	6	75	$V_{CC}$
NC	7	74	1Y3
A1	8	73	2Y3
GND	9	72	GND
NC	10	71	3Y3
A2	11	70	4Y3
GND	12	69	GND
NC	13	68	1Y4
A3	14	67	2Y4
$V_{CC}$	15	66	$V_{CC}$
NC	16	65	3Y4
A4	17	64	4Y4
GND	18	63	GND
CLK	19	62	1Y5
$\overline{OE1}$	20	61	2Y5
$\overline{OE2}$	21	60	3Y5
$\overline{SEL}$	22	59	4Y5
GND	23	58	GND
A5	24	57	1Y6
A6	25	56	2Y6
$V_{CC}$	26	55	$V_{CC}$
A7	27	54	3Y6
NC	28	53	4Y6
GND	29	52	GND
A8	30	51	1Y7
NC	31	50	2Y7
GND	32	49	GND
A9	33	48	3Y7
NC	34	47	4Y7
$V_{CC}$	35	46	$V_{CC}$
4Y9	36	45	1Y8
3Y9	37	44	2Y8
GND	38	43	GND
2Y9	39	42	3Y8
1Y9	40	41	4Y8

NC – No internal connection

**PRODUCT PREVIEW**

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1996, Texas Instruments Incorporated

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3) .....	0.84 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-6	mA
		$V_{CC} = 2.7$ V	-8	
		$V_{CC} = 3$ V	-12	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		μs/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**PRODUCT PREVIEW**

**SN74ALVCH162831**  
**1-TO-4 ADDRESS REGISTER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES084 – AUGUST 1996

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{max}$			150		150		150		MHz
$t_{pd}$	A	Y							ns
	CLK								
	SEL								
$t_{en}$	$\overline{OE}$	Y							ns
$t_{dis}$	$\overline{OE}$	Y							ns


operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	UNIT
			TYP	TYP	
$C_{pd}$	Power dissipation capacitance	Outputs enabled	$C_L = 0 \text{ pF}, f = 10 \text{ MHz}$		
		Outputs disabled			

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{pLZ}/t_{pZL}$	6 V
$t_{pHZ}/t_{pZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{pLZ}$  and  $t_{pHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{pZL}$  and  $t_{pZH}$  are the same as  $t_{en}$ .  
 G.  $t_{pHL}$  and  $t_{pLH}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



# SN74ALVCH16820 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS

SCES035A - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 10-bit flip-flop is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The flip-flops of the SN74ALVCH16820 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the ten outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16820 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16820 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## DGG OR DL PACKAGE (TOP VIEW)

$\overline{1OE}$	1	56	CLK
1Q1	2	55	D1
1Q2	3	54	NC
GND	4	53	GND
2Q1	5	52	D2
2Q2	6	51	NC
$V_{CC}$	7	50	$V_{CC}$
3Q1	8	49	D3
3Q2	9	48	NC
4Q1	10	47	D4
GND	11	46	GND
4Q2	12	45	NC
5Q1	13	44	D5
5Q2	14	43	NC
6Q1	15	42	D6
6Q2	16	41	NC
7Q1	17	40	D7
GND	18	39	GND
7Q2	19	38	NC
8Q1	20	37	D8
8Q2	21	36	NC
$V_{CC}$	22	35	$V_{CC}$
9Q1	23	34	D9
9Q2	24	33	NC
GND	25	32	GND
10Q1	26	31	D10
10Q2	27	30	NC
$\overline{2OE}$	28	29	NC

NC - No internal connection

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16820**  
**3.3-V 10-BIT FLIP-FLOP**  
**WITH DUAL OUTPUTS**

SCES035A – JULY 1995 – REVISED NOVEMBER 1996

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.3	3.6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0.8	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.3 V	-12	mA
		V <sub>CC</sub> = 2.7 V	-12	
		V <sub>CC</sub> = 3 V	-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.3 V	12	mA
		V <sub>CC</sub> = 2.7 V	12	
		V <sub>CC</sub> = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**


PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2		V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2			
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7		
		V <sub>IH</sub> = 2 V	2.7 V	2.2		
	I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2.4			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V	0.2		V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V	0.4			
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V	0.7		
		V <sub>IL</sub> = 0.8 V	2.7 V	0.4		
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V	0.55			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V	±5		μA	
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V	2.3 V	45		μA	
	V <sub>I</sub> = 1.7 V		-45			
	V <sub>I</sub> = 0.8 V	3 V	75			
	V <sub>I</sub> = 2 V		-75			
	V <sub>I</sub> = 0 to 3.6 V‡	3.6 V	±500			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V	±10		μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V	40		μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V	750		μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.5		pF	
	Data inputs		6			
C <sub>o</sub>	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	7		pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.




PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCH162820

## 3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

SCES012A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required.
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

### description

This 10-bit flip-flop is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH162820 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

### DGG OR DL PACKAGE (TOP VIEW)

$1\overline{OE}$	1		56	CLK
1Q1	2		55	D1
1Q2	3		54	NC
GND	4		53	GND
2Q1	5		52	D2
2Q2	6		51	NC
$V_{CC}$	7		50	$V_{CC}$
3Q1	8		49	D3
3Q2	9		48	NC
4Q1	10		47	D4
GND	11		46	GND
4Q2	12		45	NC
5Q1	13		44	D5
5Q2	14		43	NC
6Q1	15		42	D6
6Q2	16		41	NC
7Q1	17		40	D7
GND	18		39	GND
7Q2	19		38	NC
8Q1	20		37	D8
8Q2	21		36	NC
$V_{CC}$	22		35	$V_{CC}$
9Q1	23		34	D9
9Q2	24		33	NC
GND	25		32	GND
10Q1	26		31	D10
10Q2	27		30	NC
$2\overline{OE}$	28		29	NC

NC – No internal connection

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH162820**  
**3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS**  
**AND 3-STATE OUTPUTS**

SCES012A – JULY 1995 – REVISED NOVEMBER 1996

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.3	3.6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0.8	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.3 V	-6	mA
		V <sub>CC</sub> = 2.7 V	-8	
		V <sub>CC</sub> = 3 V	-12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.3 V	6	mA
		V <sub>CC</sub> = 2.7 V	8	
		V <sub>CC</sub> = 3 V	12	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**SN74ALVCH162820**  
**3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS**  
**AND 3-STATE OUTPUTS**

SCES012A – JULY 1995 – REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.7		1.8		1.4		ns
t <sub>h</sub>	Hold time, data after CLK↑	1.1		1.1		1		ns

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
t <sub>pd</sub>	CLK	Q	1	7	6.2		1	5.4	ns
t <sub>en</sub>	OE	Q	1	7.4	6.8		1	5.6	ns
t <sub>dis</sub>	OE	Q	1.3	6.4	5.5		1	5	ns

operating characteristics, T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	68	66	pF
	Outputs enabled		39	47	
	Outputs disabled				



**SN74ALVCH162820**  
**3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS**  
**AND 3-STATE OUTPUTS**

SCES012A – JULY 1995 – REVISED NOVEMBER 1996

**PARAMETER MEASUREMENT INFORMATION**  
 **$V_{CC} = 2.7\text{ V}$  AND  $3.3\text{ V} \pm 0.3\text{ V}$**



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

**Figure 2. Load Circuit and Voltage Waveforms**

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Member of the Texas Instruments Widebus™ Family**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

**description**

This 16-bit universal bus driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.


Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ) input. The device operates in the transparent mode when the latch-enable ( $\overline{LE}$ ) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If  $\overline{LE}$  is high, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16334 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16334 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**DGG OR DL PACKAGE  
(TOP VIEW)**



NC – No internal connection

**PRODUCT PREVIEW**

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated



**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This value is limited to 4.6 V maximum.
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**PRODUCT PREVIEW**

**SN74ALVCH16334**  
**16-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**  
 SCES090 – OCTOBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2				
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2					
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V				0.7
		V <sub>IL</sub> = 0.8 V	2.7 V				0.4
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
I <sub>hold</sub>	V <sub>I</sub> = 0.7 V	2.3 V	45			μA	
	V <sub>I</sub> = 1.7 V		-45				
	V <sub>I</sub> = 0.8 V	3 V	75				
	V <sub>I</sub> = 2 V		-75				
	V <sub>I</sub> = 0 to 3.6 V‡	3.6 V			±500		
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND				pF	
	Data inputs						
C <sub>o</sub>	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			pF	

† All typical values are at V<sub>CC</sub> = 3.3 V.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.


timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency							MHz
t <sub>w</sub>	Pulse duration	LE low						ns
		CLK high or low						
t <sub>su</sub>	Setup time	Data before CLK↑						ns
		Data before LE↑, CLK high						
		Data before LE↑, CLK low						
t <sub>h</sub>	Hold time	Data after CLK↑						ns
		Data after LE↑, CLK high or low						

PRODUCT PREVIEW




PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND



VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW


# SN74ALB16244

## 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCBS647A – AUGUST 1995 – REVISED OCTOBER 1996

- **State-of-the-Art Advanced Low-Voltage BICMOS Technology (ALB) Design for 3.3-V Operation**
- **Member of the Texas Instruments *Widebus*™ Family**
- **Schottky Diodes on All Inputs to Eliminate Overshoot and Undershoot**
- **Industry Standard '16244 Pinout**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

DGG OR DL PACKAGE  
(TOP VIEW)



### description

The SN74ALB16244 16-bit buffer and line driver is designed for high-speed, low-voltage (3.3-V) V<sub>CC</sub> operation. This device is intended to replace the conventional driver in any speed-critical path. The small propagation delay is achieved using a unity gain amplifier on the input and feedback resistors from input to output, which allows the output to track the input with a small offset voltage.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

The SN74ALB16244 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALB16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCBS647A – AUGUST 1995 – REVISED OCTOBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ : Except I/O ports (see Note 1) .....	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	3	3.6	V
$I_{OH}^\ddagger$	High-level output current		–18	mA
$I_{OL}^\ddagger$	Low-level output current		18	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5	ns/V
	Outputs enabled			
$T_A$	Operating free-air temperature	–40	85	°C

‡ Refer to Figures 1 and 2 for typical I/O ranges.






Figure 2.  $V_{OL}$  Over Recommended Free-Air Temperature Range

switching characteristics over recommended operating free-air temperature range,  $C_L = 50$  pF (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			UNIT
			MIN	TYP†	MAX	
$t_{pd}$	A	Y	0.8	1.6	2.2	ns
$t_{en}$	$\overline{OE}$	Y	2.5	3.4	4.4	ns
$t_{dis}$	$\overline{OE}$	Y	2	2.9	4	ns


† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

**SN74ALVCH16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES014A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



**description**

This 16-bit buffer/driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16244 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16244 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**FUNCTION TABLE**  
(each 4-bit buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES014A – JULY 1995 – REVISED NOVEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**


		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.






PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

**SN74ALVCH162244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES065A – JANUARY 1996 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required.
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

**DGG OR DL PACKAGE**  
(TOP VIEW)

1 $\overline{OE}$	1	48	2 $\overline{OE}$
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V <sub>CC</sub>	7	42	V <sub>CC</sub>
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3	16	33	3A3
3Y4	17	32	3A4
V <sub>CC</sub>	18	31	V <sub>CC</sub>
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	GND
4Y3	22	27	4A3
4Y4	23	26	4A4
4 $\overline{OE}$	24	25	3 $\overline{OE}$

**description**

This 16-bit buffer/driver is designed for 2.3-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

The outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162244 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH162244 is characterized for operation from -40°C to 85°C.

**FUNCTION TABLE**  
(each 4-bit buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH162244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES065A – JANUARY 1996 – REVISED NOVEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**


		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{pLZ}/t_{pZL}$	4.6 V
$t_{pHZ}/t_{pZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{pLZ}$  and  $t_{pHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{pZL}$  and  $t_{pZH}$  are the same as  $t_{en}$ .  
 G.  $t_{pLH}$  and  $t_{pHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN54ALVTH16244, SN74ALVTH16244 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES070A - JUNE 1996 - REVISED JULY 1996

- Members of the Texas Instruments *Widebus™* Family
- High-Impedance State During Power Up and Power Down
- 5-V I/O Compatible
- High-Drive Capability (–32 mA/64 mA)
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds  $V_{CC}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

## description

The 'ALVTH16244 are 16-bit buffers/line drivers designed for 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVTH16244 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH16244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ALVTH16244 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

SN54ALVTH16244...WD PACKAGE  
SN74ALVTH16244...DGG, DGV, OR DL PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

PRODUCT PREVIEW

**SN54ALVTH16244, SN74ALVTH16244**  
**2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCES070A – JUNE 1996 – REVISED JULY 1996

**recommended operating conditions,  $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$  (see Note 3)**

		SN54ALVTH16244		SN74ALVTH16244		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	2.3	2.7	2.3	2.7	V
$V_{IH}$	High-level input voltage	1.7		1.7		V
$V_{IL}$	Low-level input voltage		0.7		0.7	V
$V_I$	Input voltage	0	5.5	0	5.5	V
$I_{OH}$	High-level output current		-6		-8	mA
$I_{OL}$	Low-level output current		6		8	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ KHz}$		18		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	$^{\circ}\text{C}$

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

**recommended operating conditions,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (see Note 3)**

		SN54ALVTH16244		SN74ALVTH16244		UNIT
		MIN	MAX	MIN	MAX	
$V_{CC}$	Supply voltage	3	3.6	3	3.6	V
$V_{IH}$	High-level input voltage	2		2		V
$V_{IL}$	Low-level input voltage		0.8		0.8	V
$V_I$	Input voltage	0	5.5	0	5.5	V
$I_{OH}$	High-level output current		-24		-32	mA
$I_{OL}$	Low-level output current		24		32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{ KHz}$		48		64	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$	Operating free-air temperature	-55	125	-40	85	$^{\circ}\text{C}$

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

**PRODUCT PREVIEW**



**SN54ALVTH16244, SN74ALVTH16244**  
**2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCES070A - JUNE 1996 - REVISED JULY 1996

**electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 2)**

PARAMETER	TEST CONDITIONS		SN54ALVTH16244			SN74ALVTH16244			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 3\text{ V}, I_I = -18\text{ mA}$				-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 3\text{ V to }3.6\text{ V}, I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
		$I_{OH} = -32\text{ mA}$				2			
$V_{OL}$	$V_{CC} = 3\text{ V to }3.6\text{ V}, I_{OL} = 100\text{ }\mu\text{A}$					0.2			V
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$							
		$I_{OL} = 24\text{ mA}$				0.5			
		$I_{OL} = 32\text{ mA}$							
		$I_{OL} = 48\text{ mA}$				0.55			
		$I_{OL} = 64\text{ mA}$							
$I_I$	$V_{CC} = 3.6\text{ V}, V_I = V_{CC}\text{ or GND}$		Control inputs			$\pm 1$			$\mu\text{A}$
	$V_{CC} = 0\text{ or }3.6\text{ V}, V_I = 5.5\text{ V}$					10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	Data inputs			20			
		$V_I = V_{CC}$				10			
		$V_I = 0$				-5			
$I_{off}$	$V_{CC} = 0, V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$			$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	Data inputs	75		75		$\mu\text{A}$	
		$V_I = 2\text{ V}$		-75		-75			
	$V_{CC} = 3.6\text{ V}^\ddagger, V_I = 0\text{ to }3.6\text{ V}$			$\pm 500$			$\pm 500$		
$I_{EX}^\S$	$V_{CC} = 3\text{ V}, V_O = 5.5\text{ V}$				125			$\mu\text{A}$	
$I_{OZ}(\text{PU/PD})^\parallel$	$V_{CC} \leq 1.2\text{ V}, V_I = \text{GND or }V_{CC}, V_O = 0.5\text{ V to }V_{CC}, \text{OE} = \text{don't care}$				$\pm 100$			$\mu\text{A}$	
$I_{OZH}$	$V_{CC} = 3.6\text{ V}, V_O = 3\text{ V}, V_I = 0.8\text{ V or }2\text{ V}$				5			$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}, V_O = 0.5\text{ V}, V_I = 0.8\text{ V or }2\text{ V}$				-5			$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}, I_O = 0, V_I = V_{CC}\text{ or GND}$		Outputs high	0.07	0.09	0.07	0.09	mA	
			Outputs low	3.2	5	3.2	5		
			Outputs disabled	0.07	0.09	0.07	0.09		
$\Delta I_{CC}^\#$	$V_{CC} = 3\text{ V to }3.6\text{ V}, \text{One input at }V_{CC}-0.6\text{ V}, \text{Other inputs at }V_{CC}\text{ or GND}$				0.2			mA	
$C_i$	$V_{CC} = 3.3\text{ V}, V_I = 3.3\text{ V or }0$				3			pF	
$C_o$	$V_{CC} = 3.3\text{ V}, V_O = 3.3\text{ V or }0$				9			pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}, T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ Current into an output in the high state when  $V_O > V_{CC}$

¶ High-impedance state during power up/high-impedance state during power down


# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**PRODUCT PREVIEW**




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW






**SN54ALVTH162244, SN74ALVTH162244**  
**2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCES074A - JUNE 1996 - REVISED JULY 1996

- Members of the Texas Instruments *Widebus™* Family
- Output Ports Have Equivalent 30-Ω Series Resistors, So No External Resistors Are Required
- High-Impedance State During Power Up and Power Down
- 5-V I/O Compatible
- High-Drive Capability (-12 mA/12 mA)
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Auto 3-State Eliminates Bus Current Loading When Voltage at the Output Exceeds  $V_{CC}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

SN54ALVTH162244 . . . WD PACKAGE  
 SN74ALVTH162244 . . . DGG, DGV, OR DL PACKAGE  
 (TOP VIEW)



**description**

The 'ALVTH162244 are 16-bit buffers/line drivers designed for low-voltage 2.5-V or 3.3-V  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

All outputs are designed to sink up to 12 mA and include 30-Ω resistors to reduce overshoot and undershoot.

The SN74ALVTH162244 is available in TI's thin very small-outline package (DGV), which provides the same I/O pin count and functionality of standard Widebus packages in less than half the printed circuit board area.

The SN54ALVTH162244 is characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN74ALVTH162244 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**PRODUCT PREVIEW**

**SN54ALVTH162244, SN74ALVTH162244**  
**2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCES074A – JUNE 1996 - REVISED JULY 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Output current in the low state, $I_{OL}$ .....	30 mA
Output current in the high state, $I_{OH}$ .....	-30 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): DGG package .....	0.85 W
..... DGV package .....	0.87 W
..... DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions,  $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  (see Note 3)**

	SN54ALVTH162244		SN74ALVTH162244		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	2.3	2.7	2.3	2.7	V
$V_{IH}$ High-level input voltage	1.7		1.7		V
$V_{IL}$ Low-level input voltage		0.7		0.7	V
$V_I$ Input voltage	0	5.5	0	5.5	V
$I_{OH}$ High-level output current					mA
$I_{OL}$ Low-level output current					mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

**recommended operating conditions,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (see Note 3)**

	SN54ALVTH162244		SN74ALVTH162244		UNIT
	MIN	MAX	MIN	MAX	
$V_{CC}$ Supply voltage	3	3.6	3	3.6	V
$V_{IH}$ High-level input voltage	2		2		V
$V_{IL}$ Low-level input voltage		0.8		0.8	V
$V_I$ Input voltage	0	5.5	0	5.5	V
$I_{OH}$ High-level output current		-8		-12	mA
$I_{OL}$ Low-level output current		8		12	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$T_A$ Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: Unused control inputs must be held high or low to prevent them from floating.

**PRODUCT PREVIEW**



**SN54ALVTH162244, SN74ALVTH162244**  
**2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCES074A - JUNE 1996 - REVISED JULY 1996

**electrical characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  (unless otherwise noted) (see Figure 2)**

PARAMETER	TEST CONDITIONS		SN54ALVTH162244			SN74ALVTH162244			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
$V_{IK}$	$V_{CC} = 3\text{ V}, I_I = -18\text{ mA}$				-1.2			-1.2	V	
$V_{OH}$	$V_{CC} = 3\text{ V to } 3.6\text{ V}, I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V	
	$V_{CC} = 3\text{ V}$	$I_{OH} = -8\text{ mA}$								
			$I_{OH} = -12\text{ mA}$							
$V_{OL}$	$V_{CC} = 3\text{ V to } 3.6\text{ V}, I_{OL} = 100\text{ }\mu\text{A}$				0.2			0.2	V	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 8\text{ mA}$								
		$I_{OL} = 12\text{ mA}$								
$I_I$	$V_{CC} = 3.6\text{ V}, V_I = V_{CC}\text{ or GND}$		Control inputs		$\pm 1$			$\pm 1$	$\mu\text{A}$	
	$V_{CC} = 0\text{ or } 3.6\text{ V}, V_I = 5.5\text{ V}$				10			10		
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		Data inputs		20				20
		$V_I = V_{CC}$				10				10
		$V_I = 0$				-5				-5
$I_{off}$	$V_{CC} = 0, V_I\text{ or } V_O = 0\text{ to } 4.5\text{ V}$				$\pm 100$			$\pm 100$	$\mu\text{A}$	
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	Data inputs		75		75	$\mu\text{A}$		
		$V_I = 2\text{ V}$			-75		-75			
	$V_{CC} = 3.6\text{ V}^\ddagger, V_I = 0\text{ to } 3.6\text{ V}$				$\pm 500$				$\pm 500$	
$I_{EX}^\S$	$V_{CC} = 3\text{ V}, V_O = 5.5\text{ V}$				125			125	$\mu\text{A}$	
$I_{OZ}(\text{PU/PD})^\P$	$V_{CC} \leq 1.2\text{ V}, V_I = \text{GND or } V_{CC}, V_O = 0.5\text{ V to } V_{CC}, \overline{OE} = \text{don't care}$				$\pm 100$			$\pm 100$	$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}, V_I = V_{CC}\text{ or GND}$	$I_O = 0,$	Outputs high	0.07	0.09		0.07	0.09	mA	
			Outputs low	3.2	5		3.2	5		
			Outputs disabled	0.07	0.09		0.07	0.09		
$\Delta I_{CC}^\#$	$V_{CC} = 3\text{ V to } 3.6\text{ V}, \text{ One input at } V_{CC} - 0.6\text{ V}, \text{ Other inputs at } V_{CC}\text{ or GND}$				0.2			0.2	mA	
$C_I$	$V_{CC} = 3.3\text{ V}, V_I = 3.3\text{ V or } 0$				3			3	pF	
$C_O$	$V_{CC} = 3.3\text{ V}, V_O = 3.3\text{ V or } 0$				9			9	pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}, T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ Current into an output in the high state when  $V_O > V_{CC}$


¶ High-impedance state during power up/high-impedance state during power down

# This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**PRODUCT PREVIEW**


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms


PRODUCT PREVIEW

# SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS142G – MAY 1992 – REVISED NOVEMBER 1996

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Support Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings

SN54LVTH16244A . . . WD PACKAGE  
SN74LVTH16244A . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVTH16244A are 16-bit buffers and line drivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.5-V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5-V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVTH16244A is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN54LVTH16244A, SN74LVTH16244A**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS142G – MAY 1992 – REVISED NOVEMBER 1996

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVTH16244A .....	96 mA
SN74LVTH16244A .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVTH16244A .....	48 mA
SN74LVTH16244A .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



**SN54LVTH16244A, SN74LVTH16244A**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS142G – MAY 1992 – REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVTH16244A		SN74LVTH16244A		UNIT
			MIN	TYP†	MAX	MIN	
$V_{IK}$	$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$				-1.2		V
$V_{OH}$	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$ , $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V
	$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2				
		$I_{OH} = -32\text{ mA}$			2		
$V_{OL}$	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2		V
		$I_{OL} = 24\text{ mA}$			0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4		
		$I_{OL} = 32\text{ mA}$			0.5		
		$I_{OL} = 48\text{ mA}$			0.55		
		$I_{OL} = 64\text{ mA}$			0.55		
$I_I$	$V_{CC} = 0\text{ or }3.6\text{ V}$ , $V_I = 5.5\text{ V}$				10		$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$	Control inputs	$\pm 1$			
		$V_I = V_{CC}$	Data inputs	1			
		$V_I = 0$	Data inputs	-5			
$I_{off}$	$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				$\pm 100$		$\mu\text{A}$
$I_I(\text{hold})$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	Data inputs	75		$\mu\text{A}$	
		$V_I = 2\text{ V}$		-75			
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$ ,			5		$\mu\text{A}$	
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$ ,			-5		$\mu\text{A}$	
$I_{OZPU}^\ddagger$	$V_{CC} = 0\text{ to }1.5\text{ V}$ , $V_O = 0.5\text{ V to }3\text{ V}$ , $\overline{OE} = 0$			$\pm 100$		$\mu\text{A}$	
$I_{OZPD}^\ddagger$	$V_{CC} = 1.5\text{ V to }0$ , $V_O = 0.5\text{ V to }3\text{ V}$ , $\overline{OE} = 0$			$\pm 100$		$\mu\text{A}$	
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $I_O = 0$ , $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		mA	
		Outputs low		5			
		Outputs disabled		0.19			
$\Delta I_{CC}^\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$				0.2		mA
$C_I$	$V_I = 3\text{ V or }0$				4		pF
$C_O$	$V_O = 3\text{ V or }0$				9		pF

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This parameter is warranted by characterization but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 665303 • DALLAS, TEXAS 75265

# SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS142G – MAY 1992 – REVISED NOVEMBER 1996

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




# SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS258E - JUNE 1993 - REVISED NOVEMBER 1996

- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*™ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162244...WD PACKAGE  
SN74LVTH162244...DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVTH162244 are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

The outputs, which are designed to source or sink up to 12 mA, include 22-Ω series resistors to reduce overshoot and undershoot.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN54LVTH162244, SN74LVTH162244 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS258E - JUNE 1993 - REVISED NOVEMBER 1996

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



**SN54LVTH162244, SN74LVTH162244**  
**3.3-V ABT 16-BIT BUFFERS/DRIVERS**  
**WITH 3-STATE OUTPUTS**

SCBS258E - JUNE 1993 - REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54LVTH162244		SN74LVTH162244		UNIT
			MIN	TYP†	MAX	MIN	
V <sub>IK</sub>	V <sub>CC</sub> = 2.7 V,	I <sub>I</sub> = -18 mA			-1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -12 mA	2		2		V
V <sub>OL</sub>	V <sub>CC</sub> = 3 V,	I <sub>OL</sub> = 12 mA			0.8		V
I <sub>I</sub>	V <sub>CC</sub> = 0 or 3.6 V V <sub>I</sub> = 5.5 V				10		μA
	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins		±1		μA
		V <sub>I</sub> = V <sub>CC</sub>	Data pins		1		
		V <sub>I</sub> = 0			-5		
I <sub>off</sub>	V <sub>CC</sub> = 0,	V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5 V			±100		μA
I <sub>I</sub> (hold)	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	A inputs		75		μA
		V <sub>I</sub> = 2 V			-75		
I <sub>OZH</sub>	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			5		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-5		μA
I <sub>OZPU</sub> ‡	V <sub>CC</sub> = 0 to 1.5 V, V <sub>O</sub> = 0.5 V to 3 V, $\overline{OE}$ = X				±100		μA
I <sub>OZPD</sub> ‡	V <sub>CC</sub> = 1.5 V to 0, V <sub>O</sub> = 0.5 V to 3 V, $\overline{OE}$ = X				±100		μA
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0,	Outputs high		0.19		mA
			Outputs low		5		
			Outputs disabled		0.19		
ΔI <sub>CC</sub> §	V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND				0.2		mA
C <sub>i</sub>	V <sub>I</sub> = 3 V or 0				4		pF
C <sub>o</sub>	V <sub>O</sub> = 3 V or 0				9		pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This parameter is characterized but not tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH162244				SN74LVTH162244				UNIT
			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
t <sub>PLH</sub>	A	Y	1.3	4.5	5.1		1.4	3.4	4	4.8	ns
t <sub>PHL</sub>			1.1	3.9	4.5		1.2	2.9	3.6	4.1	
t <sub>PZH</sub>	$\overline{OE}$	Y	1.1	5.3	6.7		1.2	3.9	5.1	6.5	ns
t <sub>PZL</sub>			1.3	4	6.1		1.4	3.8	4.5	5.8	
t <sub>PHZ</sub>	$\overline{OE}$	Y	2.1	5.3	5.6		2.2	4.4	5	5.4	ns
t <sub>PLZ</sub>			1.9	5.5	5.8		2	4.2	5	5.4	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




# SN74ALVCH16373

## 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



### description

This 16-bit transparent D-type latch is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16373 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN74ALVCH16373

## 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020A – JULY 1995 – REVISED NOVEMBER 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

### recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN74ALVCH16373**  
**16-BIT TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES020A – JULY 1995 – REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	1		1		1.1		ns
t <sub>h</sub>	Hold time, data after LE↓	1.5		1.7		1.4		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	D	Q	1	5.1	4.3		1.1	3.6	ns
	LE	Q	1	5.5	4.6		1	3.9	
t <sub>en</sub>	$\overline{OE}$	Q	1	6.5	5.7		1	4.7	ns
t <sub>dis</sub>	$\overline{OE}$	Q	1.9	5.3	4.5		1.4	4.1	ns


operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	19	22	pF
	Outputs enabled		4	5	
	Outputs disabled				

**SN74ALVCH16373**  
**16-BIT TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**


SCES020A - JULY 1995 - REVISED NOVEMBER 1996

**PARAMETER MEASUREMENT INFORMATION**  
 **$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$**




**LOAD CIRCUIT**


TEST	S1
$t_{pd}$	Open
$t_{pLZ}/t_{pZL}$	6 V
$t_{pHZ}/t_{pZH}$	GND




**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{pLZ}$  and  $t_{pHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{pZL}$  and  $t_{pZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


**Figure 2. Load Circuit and Voltage Waveforms**

# SN54LVTH16373, SN74LVTH16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144F - MAY 1992 - REVISED NOVEMBER 1996

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus*™ Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16373 ... WD PACKAGE  
SN74LVTH16373 ... DGG OR DL PACKAGE  
(TOP VIEW)



## description

The LVTH16373 are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated





# SN54LVTH16373, SN74LVTH16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144F - MAY 1992 - REVISED NOVEMBER 1996

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54LVTH16373, SN74LVTH16373**  
**3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCBS144F - MAY 1992 - REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SN54LVTH16373		SN74LVTH16373		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
$V_{IK}$		$V_{CC} = 2.7\text{ V}$ , $I_I = -18\text{ mA}$			-1.2		-1.2	V
$V_{OH}$		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$ $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V	
		$V_{CC} = 2.7\text{ V}$ , $I_{OH} = -8\text{ mA}$	2.4		2.4			
		$V_{CC} = 3\text{ V}$ $I_{OH} = -24\text{ mA}$ $I_{OH} = -32\text{ mA}$	2		2			
$V_{OL}$		$V_{CC} = 2.7\text{ V}$ $I_{OL} = 100\text{ }\mu\text{A}$			0.2		V	
		$I_{OL} = 24\text{ mA}$			0.5			
		$V_{CC} = 3\text{ V}$ $I_{OL} = 16\text{ mA}$			0.4			
		$I_{OL} = 32\text{ mA}$			0.5			
		$I_{OL} = 48\text{ mA}$ $I_{OL} = 64\text{ mA}$			0.55			
$I_I$		$V_{CC} = 0\text{ or }3.6\text{ V}$ $V_I = 5.5\text{ V}$			10		$\mu\text{A}$	
	Control inputs	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$			$\pm 1$			
	Data inputs	$V_{CC} = 3.6\text{ V}$ $V_I = V_{CC}$ $V_I = 0$			1 -5			
$I_{off}$		$V_{CC} = 0$ , $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$			$\pm 100$		$\mu\text{A}$	
$I_I(\text{hold})$	Data inputs	$V_{CC} = 3\text{ V}$ $V_I = 0.8\text{ V}$ $V_I = 2\text{ V}$			75 -75		$\mu\text{A}$	
$I_{OZH}$		$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$			5		$\mu\text{A}$	
$I_{OZL}$		$V_{CC} = 3.6\text{ V}$ , $V_O = 0.5\text{ V}$			-5		$\mu\text{A}$	
$I_{OZPU}^\ddagger$		$V_{CC} = 0\text{ to }1.5\text{ V}$ , $V_O = 0.5\text{ V to }3\text{ V}$ , $\overline{OE} = X$			$\pm 100$		$\mu\text{A}$	
$I_{OZPD}^\ddagger$		$V_{CC} = 1.5\text{ V to }0$ , $V_O = 0.5\text{ V to }3\text{ V}$ , $\overline{OE} = X$			$\pm 100$		$\mu\text{A}$	
$I_{CC}$	Outputs high	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$ $I_O = 0$			0.19		mA	
	Outputs low				5			
	Outputs disabled				0.19			
$\Delta I_{CC}^\S$		$V_{CC} = 3\text{ V to }3.6\text{ V}$ , One input at $V_{CC} - 0.6\text{ V}$ , Other inputs at $V_{CC}\text{ or GND}$			0.2		mA	
$C_i$		$V_I = 3\text{ V or }0$			3		pF	
$C_o$		$V_O = 3\text{ V or }0$			9		pF	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This parameter is characterized but not tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

		SN54LVTH16373				SN74LVTH16373				UNIT
		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$	Pulse duration, LE high	3		3		3		3		ns
$t_{su}$	Setup time, data before LE↓	1		0.6		1		0.6		ns
$t_h$	Hold time, data after LE↓	1		1.1		1		1.1		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LVTH16373, SN74LVTH16373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS144F – MAY 1992 – REVISED NOVEMBER 1996

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms


# SN74ALVCH16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus*™ Family
- *EPIC*™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



### description

This 16-bit edge-triggered D-type flip-flop is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.  $\overline{OE}$  can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16374 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16374 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN74ALVCH16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021A – JULY 1995 – REVISED NOVEMBER 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

### recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN74ALVCH16374**  
**16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES021A - JULY 1995 - REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before CLK↑	2.1		2.2		1.9		ns
t <sub>h</sub>	Hold time, data after CLK↑	0.6		0.5		0.5		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
t <sub>pd</sub>	CLK	Q	1	5.9	4.9		1	4.2	ns
t <sub>en</sub>	CLK	Q	1	6.7	5.9		1	4.8	ns
t <sub>dis</sub>	CLK	Q	1.7	5.5	4.7		1.2	4.3	ns

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF, f = 10 MHz	31	30	pF
	Outputs enabled		16	18	
	Outputs disabled				


# SN74ALVCH16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021A – JULY 1995 – REVISED NOVEMBER 1996





### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


Figure 2. Load Circuit and Voltage Waveforms

# SN54LVTH16374, SN74LVTH16374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS145F - MAY 1992 - REVISED NOVEMBER 1996

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Members of the Texas Instruments *Widebus™* Family
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical  $V_{OLP}$  (Output Ground Bounce)  $< 0.8$  V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $C = 200$  pF,  $R = 0$ )
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16374 . . . WD PACKAGE  
SN74LVTH16374 . . . DGG OR DL PACKAGE  
(TOP VIEW)



## description

The 'LVTH16374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated




# SN54LVTH16374, SN74LVTH16374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS145F - MAY 1992 - REVISED NOVEMBER 1996

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_O$ : SN54LVTH16374 .....	96 mA
SN74LVTH16374 .....	128 mA
Current into any output in the high state, $I_O$ (see Note 2): SN54LVTH16374 .....	48 mA
SN74LVTH16374 .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.



**SN54LVTH16374, SN74LVTH16374**  
**3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS**  
**WITH 3-STATE OUTPUTS**

SCBS145F - MAY 1992 - REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54LVTH16374		SN74LVTH16374		UNIT	
		MIN	TYPT†	MAX	MIN		TYPT†
$V_{IK}$	$V_{CC} = 2.7 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.2		-1.2	V
$V_{OH}$	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ $I_{OH} = -100 \mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7 \text{ V}$ , $I_{OH} = -8 \text{ mA}$	2.4		2.4			
	$V_{CC} = 3 \text{ V}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	2		2			
$V_{OL}$	$V_{CC} = 2.7 \text{ V}$	$I_{OL} = 100 \mu\text{A}$		0.2		0.2	
		$I_{OL} = 24 \text{ mA}$		0.5		0.5	
	$V_{CC} = 3 \text{ V}$	$I_{OL} = 16 \text{ mA}$		0.4		0.4	
		$I_{OL} = 32 \text{ mA}$		0.5		0.5	
		$I_{OL} = 48 \text{ mA}$		0.55			
		$I_{OL} = 64 \text{ mA}$				0.55	
$I_I$	$V_{CC} = 0 \text{ or } 3.6 \text{ V}$ Control inputs	$V_I = 5.5 \text{ V}$		10		10	
	$V_{CC} = 3.6 \text{ V}$	$V_I = V_{CC} \text{ or GND}$		$\pm 1$		$\pm 1$	
	$V_{CC} = 3.6 \text{ V}$	Data inputs	$V_I = V_{CC}$ $V_I = 0$	1 -5		1 -5	
$I_{off}$	$V_{CC} = 0$	$V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$		$\pm 100$		$\pm 100$	
$I_I(\text{hold})$	Data inputs	$V_{CC} = 3 \text{ V}$	$V_I = 0.8 \text{ V}$	75	75	$\mu\text{A}$	
			$V_I = 2 \text{ V}$	-75	-75	$\mu\text{A}$	
$I_{OZH}$	$V_{CC} = 3.6 \text{ V}$ , $V_O = 3 \text{ V}$			5		5	
$I_{OZL}$	$V_{CC} = 3.6 \text{ V}$ , $V_O = 0.5 \text{ V}$			-5		-5	
$I_{OZPU}^\ddagger$	$V_{CC} = 0 \text{ to } 1.5 \text{ V}$ , $V_O = 0.5 \text{ V to } 3 \text{ V}$ , $\overline{OE} = X$			$\pm 100$		$\pm 100$	
$I_{OZPD}^\ddagger$	$V_{CC} = 1.5 \text{ V to } 0$ , $V_O = 0.5 \text{ V to } 3 \text{ V}$ , $\overline{OE} = X$			$\pm 100$		$\pm 100$	
$I_{CC}$	Outputs high	$V_{CC} = 3.6 \text{ V}$ , $V_I = V_{CC} \text{ or GND}$	$I_O = 0$	0.19		0.19	
	Outputs low			5		5	
	Outputs disabled			0.19		0.19	
$\Delta I_{CC}^\S$	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ , One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC} \text{ or GND}$			0.2		0.2	
$C_I$	$V_I = 3 \text{ V or } 0$			3		3	
$C_O$	$V_O = 3 \text{ V or } 0$			9		9	

† All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ This parameter is characterized but not tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54LVTH16374, SN74LVTH16374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS145F – MAY 1992 – REVISED NOVEMBER 1996

## PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

**SN74ALVCH16835**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES053A – SEPTEMBER 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

**description**

This 18-bit universal bus driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ). The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16835 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16835 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**DGG OR DL PACKAGE**  
**(TOP VIEW)**



NC – No internal connection

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16835**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES053A – SEPTEMBER 1995 – REVISED NOVEMBER 1996

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This value is limited to 4.6 V maximum.
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**SN74ALVCH16835**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES053A – SEPTEMBER 1995 – REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> - 0.2			V
		I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2			
		I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V		1.7	
			V <sub>IH</sub> = 2 V	2.7 V		2.2	
		V <sub>IH</sub> = 2 V	3 V		2.4		
	I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V		2			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V
		I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4	
		I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V		0.7	
			V <sub>IL</sub> = 0.8 V	2.7 V		0.4	
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V				0.55	
I <sub>I</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA
I <sub>I</sub> (hold)		V <sub>I</sub> = 0.7 V	2.3 V	45			μA
		V <sub>I</sub> = 1.7 V	2.3 V	-45			
		V <sub>I</sub> = 0.8 V	3 V	75			
		V <sub>I</sub> = 2 V	3 V	-75			
		V <sub>I</sub> = 0 to 3.6 V‡	3.6 V			±500	
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA
ΔI <sub>CC</sub>		One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3.5			pF
	Data inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	6			
C <sub>io</sub>	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	7			pF

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**


		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration	LE high	3.3	3.3	3.3			ns
		CLK high or low	3.3	3.3	3.3			
t <sub>su</sub>	Setup time	Data before CLK↑	2.2	2.1	1.7			ns
		Data before LE↓, CLK high	1.9	1.6	1.5			
		Data before LE↓, CLK low	1.3	1.1	1			
t <sub>h</sub>	Hold time	Data after CLK↑	0.6	0.6	0.7			ns
		Data after LE↓, CLK high or low	1.4	1.7	1.4			

**SN74ALVCH16835**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES053A – SEPTEMBER 1995 – REVISED NOVEMBER 1996





**PARAMETER MEASUREMENT INFORMATION**

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PHL}$	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74LVT16835

## 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS309D – MARCH 1994 – REVISED NOVEMBER 1996

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Member of the Texas Instruments *Widebus*™ Family
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V  $V_{CC}$ )
- Supports Unregulated Battery Operation Down to 2.7 V
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Supports Live Insertion
- Distributed  $V_{CC}$  and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages Using 25-mil Center-to-Center Spacings

### description

The SN74LVT16835 is an 18-bit universal bus driver designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ) input. This device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of the clock. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16835 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the input/output (I/O) pins and functionality of standard small-outline packages in the same printed circuit board area.

The SN74LVT16835 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .

DGG OR DL PACKAGE  
(TOP VIEW)



NC – No internal connection

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated



**SN74LVT16835**  
**3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCBS309D - MARCH 1994 - REVISED NOVEMBER 1996

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 7 V
Current into any output in the low state, $I_{OL}$ .....	128 mA
Current into any output in the high state, $I_{OH}$ (see Note 2) .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Operating free-air temperature range, $T_A$ .....	$-40^\circ\text{C}$ to $85^\circ\text{C}$
Storage temperature range, $T_{stg}$ .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**SN74LVT16835**  
**3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCBS309D – MARCH 1994 – REVISED NOVEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	125	MHz
$t_w$	Pulse duration	LE high	3.3	3.3		ns
		CLK high or low	3.3	3.3		
$t_{\text{su}}$	Setup time	Data before CLK $\uparrow$	1.6	2.1		ns
		Data before LE $\downarrow$ , CLK high	2.6	1.9		
		Data before LE $\downarrow$ , CLK low	2	1.3		
$t_h$	Hold time	Data after CLK $\uparrow$	2	2.1		ns
		Data after LE $\downarrow$	0.9	1.2		

switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		UNIT
			MIN	TYP $\dagger$	MAX	MIN	MAX	
$f_{\text{max}}$			150			150		MHz
$t_{\text{PLH}}$	A	Y	1.7	3	5.4		6.8	ns
$t_{\text{PHL}}$			1.6	3.2	5.9		7.7	
$t_{\text{PLH}}$	LE	Y	2.3	4	7		8.5	ns
$t_{\text{PHL}}$			2.7	4.3	7.9		9.7	
$t_{\text{PLH}}$	CLK	Y	2.5	4.1	7.9		9.2	ns
$t_{\text{PHL}}$			3.5	5.4	8.9		10.4	
$t_{\text{PZH}}$	$\overline{\text{OE}}$	Y	1.2	3	5		5.9	ns
$t_{\text{PZL}}$			1.5	3	5.8		6.9	
$t_{\text{PHZ}}$	$\overline{\text{OE}}$	Y	2.7	4.6	7.4		8.3	ns
$t_{\text{PLZ}}$			2.8	4.7	6.7		7.2	

$\dagger$  All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .




# SN74ALVCH16825 18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES039A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



## description

This 18-bit buffer and line driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

This SN74ALVCH16825 improves the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as two 9-bit buffers or one 18-bit buffer. It provides true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all nine affected outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16825 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16825 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

# SN74ALVCH16825 18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES039A – JULY 1995 – REVISED NOVEMBER 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

## recommended operating conditions (see Note 4)


		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.







PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
D. The outputs are measured one at a time with one transition per measurement.  
E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms


# SN74ALVCH16843

## 18-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES044A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus*™ Family
- *EPIC*™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



### description

This 18-bit bus-interface D-type latch is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16843 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVCH16843 can be used as two 9-bit latches or one 18-bit latch. The 18 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The outputs also are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ( $\overline{OE}$ ) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16843 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16843 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16843**  
**18-BIT BUS-INTERFACE D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES044A – JULY 1995 – REVISED NOVEMBER 1996

**FUNCTION TABLE**  
(each 9-bit latch)

INPUTS					OUTPUT Q
PRE	CLR	OE	LE	D	
L	X	L	X	X	H
H	L	L	X	X	L
H	H	L	H	L	L
H	H	L	H	H	H
H	H	L	L	X	Q <sub>0</sub>
X	X	H	X	X	Z

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each $V_{CC}$ or GND	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package	1 W
DL package	1.4 W
Storage temperature range, $T_{stg}$	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



# SN74ALVCH16823

## 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES038A - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus*™ Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

### description

This 18-bit bus-interface flip-flop is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The SN74ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ( $\overline{CLKEN}$ ) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking  $\overline{CLKEN}$  high disables the clock buffer, thus latching the outputs. Taking the clear ( $\overline{CLR}$ ) input low causes the Q outputs to go low independently of the clock.


A buffered output-enable ( $\overline{OE}$ ) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ( $\overline{OE}$ ) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

DGG OR DL PACKAGE  
(TOP VIEW)



EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated



**SN74ALVCH16823**  
**18-BIT BUS-INTERFACE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES038A - JULY 1995 - REVISED NOVEMBER 1996

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN74ALVCH16823**  
**18-BIT BUS-INTERFACE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES038A – JULY 1995 – REVISED NOVEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$\Delta V/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN74ALVCH16823**  
**18-BIT BUS-INTERFACE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES038A – JULY 1995 – REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	150	0	150	0	150	MHz
$t_w$	Pulse duration	$\overline{\text{CLR}}$ low	3.3	3.3	3.3			ns
		CLK high or low	3.3	3.3	3.3			
$t_{\text{su}}$	Setup time	$\overline{\text{CLR}}$ low	0.7	0.7	0.8			ns
		Data low	1.4	1.6	1.3			
		Data high	1.1	1.1	1			
		CLKEN low	1.8	1.9	1.5			
$t_h$	Hold time	Data low	0.4	0.5	0.5			ns
		Data high	0.7	0.1	0.8			
		CLKEN low	0.2	0.3	0.4			

switching characteristics over recommended operating free-air temperature range,  $C_L = 50\text{ pF}$  (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			150		150		150		MHz
$t_{\text{pd}}$	CLK	Q	1	6.4	5.2	1	4.5	ns	
	$\overline{\text{CLR}}$	Q	1.4	6	5.2	1.2	4.6		
$t_{\text{en}}$	$\overline{\text{OE}}$	Q	1	6.5	5.7	1	4.8	ns	
$t_{\text{dis}}$	$\overline{\text{OE}}$	Q	1.8	5.6	4.7	1.3	4.5	ns	


operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			TYP	TYP	TYP	TYP	
$C_{\text{pd}}$	Power dissipation capacitance	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	27	30			pF
	Outputs enabled		16	18			
	Outputs disabled						

# SN74ALVCH16823 18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS





SCES038A - JULY 1995 - REVISED NOVEMBER 1996

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

# SN74ALVCH16830 1-TO-2 ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES081 - AUGUST 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Plastic 300-mil Thin Shrink Small-Outline Package

## description

This 1-bit-to-2-bit address driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVCH16830 is packaged in TI's thin shrink small-outline (DBB) package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH16830 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

FUNCTION TABLE

INPUTS			OUTPUTS	
$\overline{OE1}$	$\overline{OE2}$	A	1Yn	2Yn
L	H	H	H	Z
L	H	L	L	Z
H	L	H	Z	H
H	L	L	Z	L
L	L	H	H	H
L	L	L	L	L
H	H	X	Z	Z

DBB PACKAGE  
(TOP VIEW)

2Y2	1	80	1Y3
1Y2	2	79	2Y3
GND	3	78	GND
2Y1	4	77	1Y4
1Y1	5	76	2Y4
$V_{CC}$	6	75	$V_{CC}$
A1	7	74	1Y5
A2	8	73	2Y5
GND	9	72	GND
A3	10	71	1Y6
A4	11	70	2Y6
GND	12	69	GND
A5	13	68	1Y7
A6	14	67	2Y7
$V_{CC}$	15	66	$V_{CC}$
A7	16	65	1Y8
A8	17	64	2Y8
GND	18	63	GND
A9	19	62	1Y9
$\overline{OE1}$	20	61	2Y9
$\overline{OE2}$	21	60	1Y10
A10	22	59	2Y10
GND	23	58	GND
A11	24	57	1Y11
A12	25	56	2Y11
$V_{CC}$	26	55	$V_{CC}$
A13	27	54	1Y12
A14	28	53	2Y12
GND	29	52	GND
A15	30	51	1Y13
A16	31	50	2Y13
GND	32	49	GND
A17	33	48	1Y14
A18	34	47	2Y14
$V_{CC}$	35	46	$V_{CC}$
2Y18	36	45	1Y15
1Y18	37	44	2Y15
GND	38	43	GND
2Y17	39	42	1Y16
1Y17	40	41	2Y16

PRODUCT PREVIEW

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16830**  
**1-TO-2 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**  
SCES081 – AUGUST 1996

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.3	3.6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0.8	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.3 V	-12	mA
		V <sub>CC</sub> = 2.7 V	-12	
		V <sub>CC</sub> = 3 V	-24	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.3 V	12	mA
		V <sub>CC</sub> = 2.7 V	12	
		V <sub>CC</sub> = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C


NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**PRODUCT PREVIEW**







PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

**SN74ALVCH162830**  
**1-TO-2 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES082 - AUGUST 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Plastic 300-mil Thin Shrink Small-Outline Package

**description**

This 1-bit-to-2-bit address driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN74ALVCH162830 is packaged in TI's thin shrink small-outline (DBB) package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVCH162830 is characterized for operation from -40°C to 85°C.

**FUNCTION TABLE**

INPUTS			OUTPUTS	
$\overline{OE1}$	$\overline{OE2}$	A	1Yn	2Yn
L	H	H	H	Z
L	H	L	L	Z
H	L	H	Z	H
H	L	L	Z	L
L	L	H	H	H
L	L	L	L	L
H	H	X	Z	Z

**DBB PACKAGE**  
**(TOP VIEW)**



**PRODUCT PREVIEW**

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated



**SN74ALVCH162830**  
**1-TO-2 ADDRESS DRIVER**  
**WITH 3-STATE OUTPUTS**  
SCES082 - AUGUST 1996

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.3	3.6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	0.8	
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.3 V	-6	mA
		V <sub>CC</sub> = 2.7 V	-8	
		V <sub>CC</sub> = 3 V	-12	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.3 V	6	mA
		V <sub>CC</sub> = 2.7 V	8	
		V <sub>CC</sub> = 3 V	12	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C


NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**PRODUCT PREVIEW**




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

**SN74ALVCH16836**  
**20-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES089 – OCTOBER 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Member of the Texas Instruments Widebus™ Family**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

**description**

This 20-bit universal bus driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.


Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ) input. The device operates in the transparent mode when the latch-enable ( $\overline{LE}$ ) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If  $\overline{LE}$  is high, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16836 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16836 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**DGG OR DL PACKAGE**  
**(TOP VIEW)**



NC – No internal connection

**PRODUCT PREVIEW**

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**PRODUCT PREVIEW**

**SN74ALVCH16836**  
**20-BIT UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**  
SCES089 – OCTOBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> - 0.2			V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2				
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2					
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V				0.7
		V <sub>IL</sub> = 0.8 V	2.7 V				0.4
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
I <sub>hold</sub>	V <sub>I</sub> = 0.7 V	2.3 V	45		±500	μA	
	V <sub>I</sub> = 1.7 V		-45				
	V <sub>I</sub> = 0.8 V	3 V	75				
	V <sub>I</sub> = 2 V		-75				
	V <sub>I</sub> = 0 to 3.6 V‡	3.6 V					
I <sub>OZ</sub> §	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND				pF	
	Data inputs						
C <sub>o</sub>	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			pF	

† All typical values are at V<sub>CC</sub> = 3.3 V.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.


**timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency							MHz
t <sub>w</sub>	Pulse duration	LE low						ns
		CLK high or low						
t <sub>su</sub>	Setup time	Data before CLK↑						ns
		Data before LE↑, CLK high						
		Data before LE↑, CLK low						
t <sub>h</sub>	Hold time	Data after CLK↑						ns
		Data after LE↑, CLK high or low						





**PRODUCT PREVIEW**



PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

# SN74SSTL16837

## 20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675 - SEPTEMBER 1996

- Member of the Texas Instruments Widebus™ Family
- Supports SSTL\_3 Signal Inputs and Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Meets SSTL\_3 Class I and Class II Specifications
- Packaged in Plastic Thin Shrink Small-Outline Package

### description


This 20-bit universal bus driver is designed for 3-V to 3.6-V  $V_{CC}$  operation and SSTL\_3 or LVTTTL I/O levels.

Data flow from A to Y is controlled by the output-enable ( $\overline{OE}$ ). The device operates in the transparent mode when LE is high. The A data is latched if LE is low and CLK is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74SSTL16837 is available in TI's thin shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74SSTL16837 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .



**PRODUCT PREVIEW**

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74SSTL16837**  
**20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER**  
**WITH 3-STATE OUTPUTS**  
 SCBS675 – SEPTEMBER 1996

**recommended operating conditions (see Note 4)**

		MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	3		3.6	V	
V <sub>DDQ</sub>	I/O supply voltage	3		3.6	V	
V <sub>REF</sub>	Supply voltage	1.3	1.5	1.7	V	
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V	
V <sub>IH</sub>	High-level input voltage	All pins		V <sub>REF</sub> +200mV	V	
V <sub>IL</sub>	Low-level input voltage	All pins		V <sub>REF</sub> -200mV	V	
I <sub>OH</sub>	High-level output current				-20	mA
I <sub>OL</sub>	Low-level output current				20	
T <sub>A</sub>	Operating free-air temperature	-40		85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**


PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
V <sub>IK</sub>		V <sub>CC</sub> = 3 V	I <sub>I</sub> = -18 mA			-1.2	V	
V <sub>OH</sub>		V <sub>CC</sub> = 3 V to 3.6 V	I <sub>OH</sub> = -100 µA				V	
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -16 mA	2.2				
V <sub>OL</sub>		V <sub>CC</sub> = 3 V to 3.6 V	I <sub>OL</sub> = 100 µA				V	
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = 16 mA			0.5		
I <sub>I</sub>		V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 2.1 V or 0.9V, V <sub>REF</sub> = 1.3 V or 1.7 V			±40	µA	
			V <sub>I</sub> = 3.6 V or 0, V <sub>REF</sub> = 1.3 V or 1.7 V			±500		
			V <sub>I</sub> = 2.1 V or 0.9V, V <sub>REF</sub> = 1.3 V or 1.7 V			±5		
			V <sub>I</sub> = 3.6 V or 0, V <sub>REF</sub> = 1.3 V or 1.7 V			±5		
			V <sub>I</sub> = 2.1 V or 0.9V, V <sub>REF</sub> = 1.3 V or 1.7 V			±150		
			V <sub>I</sub> = 3.6 V or 0, V <sub>REF</sub> = 1.3 V or 1.7 V			±2		mA
			V <sub>REF</sub> = 1.3 V or 1.7 V			±150		µA
I <sub>OZ</sub>		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 0.9 V or 2.1 V			±10	µA	
			V <sub>O</sub> = 0 or 3.6 V			±10		
I <sub>CC</sub>		V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 2.1 V or 0.9 V, I <sub>O</sub> = 0			90	mA	
			V <sub>I</sub> = 3.6 V or 0, I <sub>O</sub> = 0			90		
C <sub>i</sub>	Control pin	V <sub>CC</sub> = 3.3 V	V <sub>I</sub> = 2.1 V or 0.9 V				pF	
	A port							
C <sub>O</sub>	Y port	V <sub>CC</sub> = 3.3 V	V <sub>O</sub> = 2.1 V or 0.9 V				pF	

† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

**PRODUCT PREVIEW**



**PARAMETER MEASUREMENT INFORMATION**



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 1$  ns,  $t_f \leq 1$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $V_{TT} = V_{REF} = V_{CC} \times 0.45$
  - F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - H.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .


**Figure 1. Load Circuit and Voltage Waveforms**

# SN74ALVCH16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES041A - JULY 1995 - REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus*™ Family
- **EPIC**™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



## description

This 20-bit non-inverting buffer/driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable ( $1\overline{OE}1$  and  $1\overline{OE}2$  or  $2\overline{OE}1$  and  $2\overline{OE}2$ ) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16827 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16827 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16827**  
**20-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES041A – JULY 1995 – REVISED NOVEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.


**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta V/\Delta t$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.




PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
D. The outputs are measured one at a time with one transition per measurement.  
E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN74ALVCH162827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES013B – JULY 1995 – REVISED DECEMBER 1996

- Member of the Texas Instruments *Widebus*™ Family
- *EPIC*™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 20-bit noninverting buffer/driver is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable ( $\overline{1OE1}$  and  $\overline{1OE2}$  or  $\overline{2OE1}$  and  $\overline{2OE2}$ ) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162827 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH162827 is characterized for operation from -40°C to 85°C.

## DGG OR DL PACKAGE (TOP VIEW)

$\overline{1OE1}$	1	56	$\overline{1OE2}$
1Y1	2	55	1A1
1Y2	3	54	1A2
GND	4	53	GND
1Y3	5	52	1A3
1Y4	6	51	1A4
$V_{CC}$	7	50	$V_{CC}$
1Y5	8	49	1A5
1Y6	9	48	1A6
1Y7	10	47	1A7
GND	11	46	GND
1Y8	12	45	1A8
1Y9	13	44	1A9
1Y10	14	43	1A10
2Y1	15	42	2A1
2Y2	16	41	2A2
2Y3	17	40	2A3
GND	18	39	GND
2Y4	19	38	2A4
2Y5	20	37	2A5
2Y6	21	36	2A6
$V_{CC}$	22	35	$V_{CC}$
2Y7	23	34	2A7
2Y8	24	33	2A8
GND	25	32	GND
2Y9	26	31	2A9
2Y10	27	30	2A10
$\overline{2OE1}$	28	29	$\overline{2OE2}$

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH162827**  
**20-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES013B – JULY 1995 – REVISED DECEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.


**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms


# SN74ALVCH16841

## 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES043A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



### description

This 20-bit bus-interface D-type latch is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVCH16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{1OE}$  or  $\overline{2OE}$ ) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

The output-enable ( $\overline{OE}$ ) input does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16841 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16841 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated



**SN74ALVCH16841**  
**20-BIT BUS-INTERFACE D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES043A – JULY 1995 – REVISED NOVEMBER 1996

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. This value is limited to 4.6 V maximum.  
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		V
		$V_{CC} = 2.7$ V to 3.6 V		
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V		mA
		$V_{CC} = 2.7$ V		
		$V_{CC} = 3$ V		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



**SN74ALVCH16841**  
**20-BIT BUS-INTERFACE D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES043A - JULY 1995 - REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature, (unless otherwise noted) (see Figures 1 and 2)

PARAMETER		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↑	0.9		0.7		1.1		ns
t <sub>h</sub>	Hold time, data after LE↑	1.2		1.5		1.1		ns

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	D	Q	1.1	5.6	4.7		1.2	3.9	ns
	LE	Q	1	6.2	5.1		1	4.3	
t <sub>en</sub>	OE	Q	1	6.7	6		1	4.9	ns
t <sub>dis</sub>	OE	Q	1.8	5.5	4.3		1.3	4.1	ns

operating characteristics, T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF, f = 10 MHz		12	20	pF
		Outputs disabled			1	3	



# SN74ALVCH16841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS


SCES043A – JULY 1995 – REVISED NOVEMBER 1996

## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


Figure 2. Load Circuit and Voltage Waveforms

# SN74ALVCH16721 3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

SCES052A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



NC – No internal connection

## description

This 20-bit flip-flop is designed specifically for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16721 20 flip-flops are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if the clock-enable (CLKEN) input is low. If  $\overline{CLKEN}$  is high, no data is stored.

A buffered output-enable ( $\overline{OE}$ ) input places the 20 outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16721 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16721 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16721**  
**3.3-V 20-BIT FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES052A – JULY 1995 – REVISED NOVEMBER 1996

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.3	3.6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		V
		V <sub>CC</sub> = 2.7 V to 3.6 V		
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		V
		V <sub>CC</sub> = 2.7 V to 3.6 V		
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.3 V		mA
		V <sub>CC</sub> = 2.7 V		
		V <sub>CC</sub> = 3 V		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.3 V		mA
		V <sub>CC</sub> = 2.7 V		
		V <sub>CC</sub> = 3 V		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2		V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2			
	I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
	I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2 V	2.7 V	2.2			
	I <sub>OH</sub> = -12 mA, V <sub>IH</sub> = 2 V	3 V	2.4			
	I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V	0.2		V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V	0.4			
	I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.7 V	2.3 V	0.7			
	I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.8 V	2.7 V	0.4			
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V	0.55			
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V	±5		μA	
I <sub>i</sub> (hold)	V <sub>I</sub> = 0.7 V	2.3 V	45		μA	
	V <sub>I</sub> = 1.7 V		-45			
	V <sub>I</sub> = 0.8 V	3 V	75			
	V <sub>I</sub> = 2 V		-75			
	V <sub>I</sub> = 0 to 3.6 V‡	3.6 V	±500			
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V	±10		μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V	40		μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V	750		μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.5		pF	
	Data inputs		6			
C <sub>iO</sub>	Data inputs	V <sub>O</sub> = V <sub>CC</sub> or GND	7		pF	

† Typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.




**SN74ALVCH16721**  
**3.3-V 20-BIT FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES052A - JULY 1995 - REVISED NOVEMBER 1996


**PARAMETER MEASUREMENT INFORMATION**

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND




VOLTAGE WAVEFORMS  
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
 PULSE DURATION



VOLTAGE WAVEFORMS  
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
 ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


Figure 1. Load Circuit and Voltage Waveforms

**SN74ALVCH162721**  
**3.3-V 20-BIT FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES055A – DECEMBER 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE  
(TOP VIEW)



NC – No internal connection

**description**

This 20-bit flip-flop is designed for low-voltage 2.3-V to 3.6-V  $V_{CC}$  operation.

The 20 flip-flops are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if the clock-enable ( $\overline{CLKEN}$ ) input is low. If  $\overline{CLKEN}$  is high, no data is stored.

A buffered output-enable ( $\overline{OE}$ ) input places the 20 outputs in either a normal logic state (high or low level) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.  $\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

# SN74ALVCH162721 3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

SCES055A – DECEMBER 1995 – REVISED NOVEMBER 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 4.6 V
Output voltage range, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*.

## recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	2.3	3.6	V
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
$V_I$	Input voltage	0	$V_{CC}$	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 2.3$ V	-6	mA
		$V_{CC} = 2.7$ V	-8	
		$V_{CC} = 3$ V	-12	
$I_{OL}$	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
$T_A$	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.





**SN74ALVCH162721**  
**3.3-V 20-BIT FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES055A – DECEMBER 1995 – REVISED NOVEMBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 2)

		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	0	150	0	150	0	150	MHz
t <sub>w</sub>	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time	Data before CLK↑		3.6		3.1		ns
		CLKEN before CLK↑		3.1		2.7		
t <sub>h</sub>	Hold time	Data after CLK↑		0		0		ns
		CLKEN after CLK↑		0		0		


switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150		150		150		MHz
t <sub>pd</sub>	CLK	Q	1	7.5	6.4		1	5.5	ns
t <sub>en</sub>	OE	Q	1	7.9	7.2		1	6	ns
t <sub>dis</sub>	OE	Q	1	6.7	5.6		1	5.2	ns

operating characteristics, T<sub>A</sub> = 25°C



PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 2.5 V ± 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	55	59	pF
		Outputs disabled	46	49	

PARAMETER MEASUREMENT INFORMATION  
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND






VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ ,  $t_r \leq 2.5\text{ ns}$ ,  $t_f \leq 2.5\text{ ns}$ .  
D. The outputs are measured one at a time with one transition per measurement.  
E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

# SN74ALVCH16821 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037A – JULY 1995 – REVISED NOVEMBER 1996

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

## description

This 20-bit bus-interface flip-flop is designed for 2.3-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16821 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN74ALVCH16821 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

## DGG OR DL PACKAGE (TOP VIEW)

$\overline{1OE}$	1	56	1CLK
1Q1	2	55	1D1
1Q2	3	54	1D2
GND	4	53	GND
1Q3	5	52	1D3
1Q4	6	51	1D4
$V_{CC}$	7	50	$V_{CC}$
1Q5	8	49	1D5
1Q6	9	48	1D6
1Q7	10	47	1D7
GND	11	46	GND
1Q8	12	45	1D8
1Q9	13	44	1D9
1Q10	14	43	1D10
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
$V_{CC}$	22	35	$V_{CC}$
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
2Q10	27	30	2D10
$\overline{2OE}$	28	29	2CLK

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





Copyright © 1996, Texas Instruments Incorporated

**SN74ALVCH16821**  
**3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES037A - JULY 1995 - REVISED NOVEMBER 1996

logic diagram (positive logic)



**SN74ALVCH16821**  
**3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES037A – JULY 1995 – REVISED NOVEMBER 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT	
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	2.3 V to 3.6 V	V <sub>CC</sub> -0.2			V	
	I <sub>OH</sub> = -6 mA, V <sub>IH</sub> = 1.7 V	2.3 V	2				
	I <sub>OH</sub> = -12 mA	V <sub>IH</sub> = 1.7 V	2.3 V	1.7			
		V <sub>IH</sub> = 2 V	2.7 V	2.2			
		V <sub>IH</sub> = 2 V	3 V	2.4			
I <sub>OH</sub> = -24 mA, V <sub>IH</sub> = 2 V	3 V	2					
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	2.3 V to 3.6 V			0.2	V	
	I <sub>OL</sub> = 6 mA, V <sub>IL</sub> = 0.7 V	2.3 V			0.4		
	I <sub>OL</sub> = 12 mA	V <sub>IL</sub> = 0.7 V	2.3 V				0.7
		V <sub>IL</sub> = 0.8 V	2.7 V				0.4
	I <sub>OL</sub> = 24 mA, V <sub>IL</sub> = 0.8 V	3 V			0.55		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μA	
I <sub>I</sub> (hold)	V <sub>I</sub> = 0.7 V	2.3 V		45		μA	
	V <sub>I</sub> = 1.7 V			-45			
	V <sub>I</sub> = 0.8 V	3 V		75			
	V <sub>I</sub> = 2 V			-75			
	V <sub>I</sub> = 0 to 3.6 V‡	3.6 V			±500		
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V			40	μA	
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μA	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3.5	pF	
	Data inputs				6		
C <sub>o</sub>	Outputs	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		7	pF	

† All typical values are measured at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.


# SN74ALVCH16821

## 3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS





SCES037A - JULY 1995 - REVISED NOVEMBER 1996

### PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	4.6 V
$t_{PHZ}/t_{PZH}$	GND



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

**Figure 1. Load Circuit and Voltage Waveforms**


<b>General Information</b>	<b>1</b>
<b>Data Transceivers/Multiplexers</b>	<b>2</b>
<b>Address Buffers/Latches/Flip-Flops</b>	<b>3</b>
<b>Clock-Distribution Circuits</b>	<b>4</b>
<b>SDRAMs</b>	<b>5</b>
<b>Application Report</b>	<b>6</b>
<b>Mechanical Data</b>	<b>7</b>

# CDC509

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS676A – JULY 1996 – REVISED OCTOBER 1996

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Pin Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V  $V_{CC}$
- Packaged in Plastic 24-Pin Thin Shrink Small-Outline Package



### description

The CDC509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC509 operates at 3.3-V  $V_{CC}$  and is designed to drive up to five clock loads per output.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping  $AV_{CC}$  to ground.

The CDC509 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS			OUTPUTS		
1G	2G	CLK	1Y (0:4)	2Y (0:3)	FBOUT
X	X	L	L	L	L
L	L	H	L	L	H
L	H	H	L	H	H
H	L	H	H	L	H
H	H	H	H	H	H



# CDC509 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS576A – JULY 1996 – REVISED OCTOBER 1996

## Terminal Functions

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDC509 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	11	I	Output bank enable. 1G is the output enable for outputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK.
2G	14	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic-low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
FBOUT	12	O	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL.
1Y(0:4)	3, 4, 5, 8, 9	O	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input.
2Y(0:3)	16, 17, 20, 21	O	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input.
AV <sub>CC</sub>	23	Power	Analog power supply. AV <sub>CC</sub> provides the power reference for the analog circuitry. In addition, AV <sub>CC</sub> can be used to bypass the PLL for test purposes. When AV <sub>CC</sub> is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
V <sub>CC</sub>	2, 10, 15, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1) .....	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance state or power-off state, V <sub>O</sub> (see Note 1) .....	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V <sub>O</sub> (see Notes 1 and 2) .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) .....	-50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±50 mA
Continuous current through each V <sub>CC</sub> or GND .....	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3) .....	0.7 W
Storage temperature range, T <sub>stg</sub> .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This value is limited to 4.6 V maximum.
  3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.



# CDC509 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS576A – JULY 1996 – REVISED OCTOBER 1996


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 30$  pF (see Note 5 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V $\pm 0.165$ V		$V_{CC} = 3.3$ V $\pm 0.3$ V		UNIT
			MIN	MAX	MIN	MAX	
$t_{\text{phase error}}^\dagger$	CLKIN $\uparrow$	FBIN $\uparrow$			-150	150	ps
$t_{\text{sk}(o)}^\dagger$	Any Y or FBOU $\uparrow$	Any Y or FBOU $\uparrow$				250	ps
Jitter (pk-pk)		Any Y or FBOU $\uparrow$			-100	100	ps
Duty cycle		Any Y or FBOU $\uparrow$			45%	55%	
$t_r$		Any Y or FBOU $\uparrow$	0.4	1.6	0.5	2	ns
$t_f$		Any Y or FBOU $\uparrow$	0.4	1.6	0.5	2	ns

$\dagger$  The  $t_{\text{sk}(o)}$  specification is only valid for equal loading of all outputs.

NOTE 5: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 100$  MHz,  $Z_O = 50$   $\Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms


PRODUCT PREVIEW

# CDC2509

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS580 – OCTOBER 1996

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to One Bank of Five and One Bank of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback (FBIN) Pin Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3-V  $V_{CC}$
- Packaged in Plastic 24-Pin Thin Shrink Small-Outline Package



### description

The CDC2509 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOU) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2509 operates at 3.3-V  $V_{CC}$  and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2509 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2509 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping  $AV_{CC}$  to ground.

The CDC2509 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS			OUTPUTS		
1G	2G	CLK	1Y (0:4)	2Y (0:3)	FBOU
X	X	L	L	L	L
L	L	H	L	L	H
L	H	H	L	H	H
H	L	H	H	L	H
H	H	H	H	H	H

**CDC2509**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS580 – OCTOBER 1996

**Terminal Functions**

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDC2509 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
1G	11	I	Output bank enable. 1G is the output enable for outputs 1Y(0:4). When 1G is low, outputs 1Y(0:4) are disabled to a logic-low state. When 1G is high, all outputs 1Y(0:4) are enabled and switch at the same frequency as CLK.
2G	14	I	Output bank enable. 2G is the output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic low state. When 2G is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
FBOUT	12	O	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated 25-Ω series-damping resistor.
1Y (0:4)	3, 4, 5, 8, 9	O	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:4) is enabled via the 1G input. These outputs can be disabled to a logic-low state by deasserting the 1G control input. Each output has an integrated 25-Ω series-damping resistor.
2Y (0:3)	16, 17, 20, 21	O	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2G input. These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each output has an integrated 25-Ω series-damping resistor.
AV <sub>CC</sub>	23	Power	Analog power supply. AV <sub>CC</sub> provides the power reference for the analog circuitry. In addition, AV <sub>CC</sub> can be used to bypass the PLL for test purposes. When AV <sub>CC</sub> is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
V <sub>CC</sub>	2, 10, 15, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground

**PRODUCT PREVIEW**



**CDC2509**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**  
 SCAS580 – OCTOBER 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
$f_{\text{clock}}$	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time <sup>†</sup>	After power up		1 ms

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 15 \text{ pF}$  (see Note 5 and Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.165 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
$t_{\text{phase error}}^{\ddagger}$	CLKIN $\uparrow$	FBIN $\uparrow$			-150	150	ps
$t_{\text{sk}(o)}^{\ddagger}$	Any Y or FBOUT	Any Y or FBOUT				250	ps
Jitter(pk-pk)		Any Y or FBOUT			-100	100	ps
Duty cycle		Any Y or FBOUT			45%	55%	
$t_r$		Any Y or FBOUT	0.4	1.6	0.5	2	ns
$t_f$		Any Y or FBOUT	0.4	1.6	0.5	2	ns

<sup>‡</sup> The  $t_{\text{sk}(o)}$  specification is only valid for equal loading of all outputs.

NOTE 5: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $\text{PRR} \leq 100 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**

# CDC516 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS575 - JULY 1996

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- No External RC Network Required
- Operates at 3.3-V  $V_{CC}$
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package

## description

The CDC516 is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC516 operates at 3.3-V  $V_{CC}$  and is designed to drive up to five clock loads per output.


Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping  $AV_{CC}$  to ground.

The CDC516 is characterized for operation from 0°C to 70°C.


DGG PACKAGE  
(TOP VIEW)



PRODUCT PREVIEW

**CDC516**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**  
SCAS575 - JULY 1996

functional block diagram



**PRODUCT PREVIEW**

# CDC516

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS575 – JULY 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 6.5 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	$\pm 50$ mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	$\pm 50$ mA
Continuous current through each $V_{CC}$ or GND .....	$\pm 100$ mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3) .....	0.85 W
Storage temperature range, $T_{stg}$ .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

### recommended operating conditions (see Note 4)

	MIN	MAX	UNIT
$V_{CC}$ Supply voltage	3	3.6	V
$V_{IH}$ High-level input voltage	2		V
$V_{IL}$ Low-level input voltage		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-20	mA
$I_{OL}$ Low-level output current		20	mA
$T_A$ Operating free-air temperature	0	70	$^\circ\text{C}$

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	MIN	TYP‡	MAX	UNIT
$V_{IK}$	$I_I = -18$ mA	3 V			-1.2	V
$V_{OH}$	$I_{OH} = -100$ $\mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -20$ mA	3 V	2.4			
$V_{OL}$	$I_{OL} = 100$ $\mu\text{A}$	MIN to MAX			0.2	V
	$I_{OL} = 20$ mA	3 V			0.55	
$I_I$	$V_I = V_{CC}$ or GND	3.6 V			$\pm 5$	$\mu\text{A}$
$I_{CC}$	$V_I = V_{CC}$ or GND $I_O = 0$	3.6 V				mA
$\Delta I_{CC}$	One input at $V_{CC} - 0.6$ V,      Other inputs at $V_{CC}$ or GND	3.3 V to 3.6 V			500	$\mu\text{A}$
$C_i$	$V_I = V_{CC}$ or GND	3.3 V		4		pF
$C_o$	$V_O = V_{CC}$ or GND	3.3 V		6		pF


‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PRODUCT PREVIEW





**PARAMETER MEASUREMENT INFORMATION**



**Figure 2. Phase Error and Skew Calculations**

**PRODUCT PREVIEW**

**CDC2516**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS579 - OCTOBER 1996

- Phase-Lock Loop Clock Distribution for Synchronous DRAM Applications
- Distributes One Clock Input to Four Banks of Four Outputs
- Separate Output Enable for Each Output Bank
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series-Damping Resistors
- No External RC Network Required
- Operates at 3.3-V  $V_{CC}$
- Packaged in Plastic 48-Pin Thin Shrink Small-Outline Package

**description**

The CDC2516 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback output (FBOUT) to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDC2516 operates at 3.3-V  $V_{CC}$  and provides integrated series-damping resistors that make it ideal for driving point-to-point loads.


Four banks of four outputs provide 16 low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the 1G, 2G, 3G, and 4G control inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2516 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2516 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, as well as following any changes to the PLL reference or feedback signals. The PLL may be bypassed for test purposes by strapping  $AV_{CC}$  to ground.

The CDC2516 is characterized for operation from 0°C to 70°C.


**DGG PACKAGE**  
(TOP VIEW)



**PRODUCT PREVIEW**

**CDC2516**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**  
SCAS579 - OCTOBER 1996

functional block diagram



**PRODUCT PREVIEW**

# CDC2516

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS579 – OCTOBER 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 6.5 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance state or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $V_O$ (see Notes 1 and 2) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....	±50 mA
Continuous current through each $V_{CC}$ or GND .....	±100 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3) .....	0.85 W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

### recommended operating conditions (see Note 4)

	MIN	MAX	UNIT
$V_{CC}$ Supply voltage	3	3.6	V
$V_{IH}$ High-level input voltage	2		V
$V_{IL}$ Low-level input voltage		0.8	V
$V_I$ Input voltage	0	$V_{CC}$	V
$I_{OH}$ High-level output current		-12	mA
$I_{OL}$ Low-level output current		12	mA
$T_A$ Operating free-air temperature	0	70	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$V_{CC}$	MIN	TYP‡	MAX	UNIT
$V_{IK}$	$I_I = -18$ mA	3 V			-1.2	V
$V_{OH}$	$I_{OH} = -100$ $\mu$ A	MIN to MAX	$V_{CC} - 0.2$			V
	$I_{OH} = -12$ mA	3 V	2.4			
$V_{OL}$	$I_{OL} = 100$ $\mu$ A	MIN to MAX			0.2	V
	$I_{OL} = 12$ mA	3 V			0.55	
$I_I$	$V_I = V_{CC}$ or GND	3.6 V			±5	$\mu$ A
$I_{CC}$	$V_I = V_{CC}$ or GND $I_O = 0$	3.6 V				mA
$\Delta I_{CC}$	One input at $V_{CC} - 0.6$ V, Other inputs at $V_{CC}$ or GND	3.3 V to 3.6 V			500	$\mu$ A
$C_i$	$V_I = V_{CC}$ or GND	3.3 V		4		pF
$C_o$	$V_O = V_{CC}$ or GND	3.3 V		6		pF

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION




Figure 2. Phase Error and Skew Calculations


PRODUCT PREVIEW

# CDC536 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS378D - APRIL 1994 - REVISED APRIL 1996

- **Low-Output Skew for Clock-Distribution and Clock-Generation Applications**
- **Operates at 3.3-V  $V_{CC}$**
- **Distributes One Clock Input to Six Outputs**
- **One Select Input Configures Three Outputs to Operate at One-Half or Double the Input Frequency**
- **No External RC Network Required**
- **External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input**
- **Application for Synchronous DRAM, High-Speed Microprocessor**
- **Negative-Edge-Triggered Clear for Half-Frequency Outputs**
- **TTL-Compatible Inputs and Outputs**
- **Outputs Drive 50- $\Omega$  Parallel-Terminated Transmission Lines**
- **State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation**
- **Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise**
- **Packaged in Plastic 28-Pin Shrink Small Outline Package**

DL PACKAGE  
(TOP VIEW)



## description

The CDC536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with synchronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC536 operates at 3.3-V  $V_{CC}$  and is designed to drive a properly terminated 50- $\Omega$  transmission line.

The feedback input (FBIN) is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL) input configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clock.

Output-enable ( $\overline{OE}$ ) is provided for output control. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. When  $\overline{OE}$  is low, the outputs are active.  $\overline{CLR}$  is negative-edge triggered and can be used to reset the outputs operating at half frequency. TEST is used for factory testing of the device and can be used to bypass the PLL. TEST should be strapped to GND for normal operation.

Unlike many products containing PLLs, the CDC536 does not require external RC networks. The loop filter for the PLL is included on chip, minimizing component count, board space, and cost.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**CDC536**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS378D - APRIL 1994 - REVISED APRIL 1996

**functional block diagram**



# CDC536

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS378D – APRIL 1994 – REVISED APRIL 1996

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) ...	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) .....	0.7 W
Operating free-air temperature range, $T_A$ .....	$0^\circ\text{C}$ to $70^\circ\text{C}$
Storage temperature range, $T_{stg}$ .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

### recommended operating conditions (see Note 3)

	MIN	MAX	UNIT
$V_{CC}$ Supply voltage	3	3.6	V
$V_{IH}$ High-level input voltage	2		V
$V_{IL}$ Low-level input voltage		0.8	V
$V_I$ Input voltage	0	5.5	V
$I_{OH}$ High-level output current		-32	mA
$I_{OL}$ Low-level output current		32	mA
$T_A$ Operating free-air temperature	0	70	$^\circ\text{C}$

NOTE 3: Unused inputs must be held high or low.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$		UNIT
		MIN	MAX	
$V_{IK}$	$V_{CC} = 3\text{ V}$ , $I_I = -18\text{ mA}$		-1.2	V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$	$V_{CC}-0.2$		V
	$V_{CC} = 3\text{ V}$ , $I_{OH} = -32\text{ mA}$	2		
$V_{OL}$	$V_{CC} = 3\text{ V}$ , $I_{OL} = 100\ \mu\text{A}$		0.2	V
	$V_{CC} = 3\text{ V}$ , $I_{OL} = 32\text{ mA}$		0.5	
$I_I$	$V_{CC} = 0$ or $\text{MAX}^\ddagger$ , $V_I = 3.6\text{ V}$		$\pm 10$	$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND		$\pm 1$	
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		10	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0$		-10	$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}$ or GND, $I_O = 0$ ,	Outputs high	2	mA
		Outputs low	2	
		Outputs disabled	2	
$C_i$	$V_I = V_{CC}$ or GND		6	pF
$C_o$	$V_O = V_{CC}$ or GND		9	pF

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.







**CDC536**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS378D - APRIL 1994 - REVISED APRIL 1996

**PARAMETER MEASUREMENT INFORMATION**



**LOAD CIRCUIT FOR OUTPUTS**




**VOLTAGE WAVEFORMS**  
**PROPAGATION DELAY TIMES**

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 100$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{\text{phase error } n}$  ( $n = 10, 11, \dots, 15$ )
- B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{\text{phase error } n}$  ( $n = 10, 11, \dots, 15$ ) across multiple devices under identical operating conditions.

Figure 3. Waveforms for Calculation of  $t_{sk(o)}$  and  $t_{sk(pr)}$


# CDC2536

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS377B – APRIL 1994 – REVISED NOVEMBER 1995

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V  $V_{CC}$
- Distributes One Clock Input to Six Outputs
- One Select Input Configures Three Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- On-Chip Series Damping Resistors
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- TTL-Compatible Inputs and Outputs
- Outputs Drive 50- $\Omega$  Parallel-Terminated Transmission Lines
- State-of-the-Art EPIC-II<sup>TM</sup> BICMOS Design Significantly Reduces Power Dissipation
- Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise
- Packaged in Plastic 28-Pin Shrink Small-Outline Package

DL PACKAGE  
(TOP VIEW)



### description

The CDC2536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with synchronous DRAMs and popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC2536 operates at 3.3-V  $V_{CC}$  and is designed to drive a properly terminated 50- $\Omega$  transmission line. The CDC2536 also provides on-chip series-damping resistors, eliminating the need for external termination components.

The feedback (FBIN) input is used to synchronize the output clocks in frequency and phase to the input clock (CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.

The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL) input configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the duty cycle at the input clock.

Output-enable ( $\overline{OE}$ ) is provided for output control. When  $\overline{OE}$  is high, the outputs are in the high-impedance state. When  $\overline{OE}$  is low, the outputs are active.  $\overline{CLR}$  is negative-edge triggered and can be used to reset the outputs operating at half frequency. TEST is used for factory testing of the device and can be used to bypass the PLL. TEST should be strapped to GND for normal operation.

EPIC-II<sup>B</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated

**CDC2536**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS377B – APRIL 1994 – REVISED NOVEMBER 1995

functional block diagram



# CDC2536

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS377B – APRIL 1994 – REVISED NOVEMBER 1995

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1) ...	-0.5 V to 5.5 V
Current into any output in the low state, $I_O$ .....	24 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2) .....	0.7 W
Storage temperature range, $T_{stg}$ .....	$-65^\circ\text{C}$ to $150^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of  $150^\circ\text{C}$  and a board trace length of 75 mils.  
 For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

### recommended operating conditions (see Note 3)

	MIN	MAX	UNIT
$V_{CC}$ Supply voltage	3	3.6	V
$V_{IH}$ High-level input voltage	2		V
$V_{IL}$ Low-level input voltage		0.8	V
$V_I$ Input voltage	0	5.5	V
$I_{OH}$ High-level output current		-12	mA
$I_{OL}$ Low-level output current		12	mA
$T_A$ Operating free-air temperature	0	70	$^\circ\text{C}$

NOTE 3: Unused inputs must be held high or low to prevent them from floating.


### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A = 25^\circ\text{C}$		UNIT
		MIN	MAX	
$V_{IK}$	$V_{CC} = 3\text{ V}$ , $I_I = -18\text{ mA}$		-1.2	V
$V_{OH}$	$V_{CC} = \text{MIN to MAX}^\ddagger$ , $I_{OH} = -100\ \mu\text{A}$	$V_{CC} - 0.2$		V
	$V_{CC} = 3\text{ V}$ , $I_{OH} = -12\text{ mA}$	2		
$V_{OL}$	$V_{CC} = 3\text{ V}$ , $I_{OL} = 100\ \mu\text{A}$		0.2	V
	$V_{CC} = 3\text{ V}$ , $I_{OL} = 12\text{ mA}$		0.8	
$I_I$	$V_{CC} = 0\text{ or MAX}^\ddagger$ , $V_I = 3.6\text{ V}$		$\pm 10$	$\mu\text{A}$
	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$		$\pm 1$	
$I_{OZH}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 3\text{ V}$		10	$\mu\text{A}$
$I_{OZL}$	$V_{CC} = 3.6\text{ V}$ , $V_O = 0$		-10	$\mu\text{A}$
$I_{CC}$	$V_{CC} = 3.6\text{ V}$ , $V_I = V_{CC}\text{ or GND}$ $I_O = 0$ ,	Outputs high	2	mA
		Outputs low	2	
		Outputs disabled	2	
$C_i$	$V_I = V_{CC}\text{ or GND}$		6	pF
$C_o$	$V_O = V_{CC}\text{ or GND}$		9	pF

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{phase\ error\ n}$  ( $n = 1, 2, \dots, 6$ )
  - The difference between the fastest and slowest of  $t_{phase\ error\ n}$  ( $n = 7, 8, 9$ )
- B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{phase\ error\ n}$  ( $n = 1, 2, \dots, 6$ ) across multiple devices under identical operating conditions
  - The difference between the maximum and minimum  $t_{phase\ error\ n}$  ( $n = 7, 8, 9$ ) across multiple devices under identical operating conditions

**Figure 2. Waveforms for Calculations of  $t_{sk(o)}$  and  $t_{sk(pr)}$**


# CDC582

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH DIFFERENTIAL LVPECL CLOCK INPUTS

SCAS446B - JULY 1994 - REVISED FEBRUARY 1996

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V  $V_{CC}$
- Distributes Differential LVPECL Clock Inputs to 12 TTL-Compatible Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- State-of-the-Art *EPIC-IIB*™ BICMOS Design Significantly Reduces Power Dissipation
- External Feedback Input (FBIN) Is Used to Synchronize the Outputs With the Clock Inputs
- Application for Synchronous DRAMs
- Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Quad Flatpack

PAH PACKAGE  
(TOP VIEW)



### description

The CDC582 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align the frequency and phase of the clock output signals to the differential LVPECL clock (CLKIN,  $\overline{CLKIN}$ ) input signals. It is specifically designed to operate at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC582 operates at 3.3-V  $V_{CC}$ .

The feedback input (FBIN) synchronizes the frequency of the output clocks with the input clock (CLKIN,  $\overline{CLKIN}$ ) signals. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between the differential CLKIN and  $\overline{CLKIN}$  inputs and the outputs. The output used as feedback is synchronized to the same frequency as the clock (CLKIN and  $\overline{CLKIN}$ ) inputs.

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**output configuration B**

Output configuration B is valid when any output configured as a 1× frequency output in Table 2 is fed back to FBIN. The frequency range for the differential clock inputs is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1× outputs operate at the input clock frequency, while outputs configured as 2× outputs operate at double the frequency of the differential clock inputs.

**Table 2. Output Configuration B**

INPUTS		OUTPUTS	
SEL1	SEL0	1× FREQUENCY	2× FREQUENCY
L	L	All	None
L	H	1Yn	2Yn, 3Yn, 4Yn
H	L	1Yn, 2Yn	3Yn, 4Yn
H	H	1Yn, 2Yn, 3Yn	4Yn

NOTE: n = 1, 2, 3



**CDC582**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH DIFFERENTIAL LVPECL CLOCK INPUTS**  
SCAS446B – JULY 1994 – REVISED FEBRUARY 1996

**Terminal Functions**

TERMINAL NAME	NO.	I/O	DESCRIPTION
CLKIN CLKIN	44, 45	I	Clock input. CLKIN and $\overline{\text{CLKIN}}$ are the differential clock signals to be distributed by the CDC582 clock-driver circuit. These inputs are used to provide the reference signal to the integrated PLL that generates the clock output signals. CLKIN and $\overline{\text{CLKIN}}$ must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and valid CLKIN and $\overline{\text{CLKIN}}$ signals are applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
$\overline{\text{CLR}}$	40	I	Clear. $\overline{\text{CLR}}$ is used to reset the VCO/4 reference frequency. $\overline{\text{CLR}}$ is negative-edge triggered and should be strapped to $V_{\text{CC}}$ or GND for normal operation.
FBIN	48	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between the FBIN and the differential clock input (CLKIN and $\overline{\text{CLKIN}}$ ).
$\overline{\text{OE}}$	42	I	Output enable. $\overline{\text{OE}}$ is the output enable for all outputs. When $\overline{\text{OE}}$ is low, all outputs are enabled. When $\overline{\text{OE}}$ is high, all outputs are driven to the low state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the logic low state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{\text{OE}}$ , enabling the output buffers, a stabilization time is required before the PLL obtains phase lock.
SEL1, SEL0	51, 50	I	Output configuration select. SEL0 and SEL1 select the output configuration for each output bank (e.g., 1x, 1/2x, or 2x) (see Tables 1 and 2).
TEST	41	I	TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1–1Y3 2Y1–2Y3 3Y1–3Y3	2, 5, 8 12, 15, 18 22, 25, 28	O	These outputs are configured by SEL1 and SEL0 to transmit one-half or one-fourth the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on SEL1 and SEL0 and the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally 50% independent of the duty cycle of the input clock signals.
4Y1–4Y3	32, 35, 38	O	These outputs transmit one-half the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally 50% independent of the duty cycle of CLKIN.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{\text{CC}}$ .....	–0.5 V to 4.6 V
Input voltage range, $V_{\text{I}}$ (see Note 1) .....	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_{\text{O}}$ (see Note 1) ...	–0.5 V to 5.5 V
Current into any output in the low state, $I_{\text{O}}$ .....	64 mA
Input clamp current, $I_{\text{IK}}$ ( $V_{\text{I}} < 0$ ) .....	–20 mA
Output clamp current, $I_{\text{OK}}$ ( $V_{\text{O}} < 0$ ) .....	–50 mA
Maximum power dissipation at $T_{\text{A}} = 55^{\circ}\text{C}$ (in still air) (see Note 2) .....	1.2 W
Storage temperature range, $T_{\text{stg}}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

**CDC582**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH DIFFERENTIAL LVPECL CLOCK INPUTS**  
SCAS446B – JULY 1994 – REVISED FEBRUARY 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
$f_{\text{clock}}$	Clock frequency	VCO is operating at four times the CLKIN/CLKIN frequency		MHz
		VCO is operating at double the CLKIN/CLKIN frequency		
Input clock duty cycle		40%	60%	
Stabilization time†	After SEL1, SEL0		50	$\mu\text{s}$
	After $\overline{\text{OE}}\downarrow$		50	
	After power up		50	

† Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 15 \text{ pF}$  (see Note 4 and Figures 1, 2, and 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
Duty cycle		Y	45%	55%	
$f_{\text{max}}$			100		MHz
Jitter(pk-pk)	CLKIN↑	Y↑		200	ps
$t_{\text{phase error}}^\ddagger$	CLKIN↑	Y↑	-500	500	ps
$t_{\text{sk(o)}}^\ddagger$		Y		0.5	ns
$t_{\text{sk(pr)}}^\ddagger$		Y		1	ns
$t_r$				1.4	ns
$t_f$				1.4	ns

‡ The propagation delay,  $t_{\text{phase error}}$  is dependent on the feedback path from any output to the FBIN. The  $t_{\text{phase error}}$ ,  $t_{\text{sk(o)}}$ , and  $t_{\text{sk(pr)}}$  specifications are only valid for equal loading of all outputs.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.


**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. The outputs are measured one at a time with one transition per measurement.  
 C. All input pulses are supplied by generators having the following characteristics:  $\text{PRR} \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .

Figure 1. Load Circuit and Voltage Waveforms

**PARAMETER MEASUREMENT INFORMATION**




- NOTES: A. Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{phase\ error\ n}$  ( $n = 10, 11, \dots, 15$ )
- B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{phase\ error\ n}$  ( $n = 10, 11, \dots, 15$ ) across multiple devices under identical operating conditions

**Figure 3. Waveforms for Calculation of  $t_{sk(o)}$**

**CDC2582**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH DIFFERENTIAL LVPECL CLOCK INPUTS**  
SCAS379B – FEBRUARY 1993 – REVISED FEBRUARY 1996

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V  $V_{CC}$
- Distributes Differential LVPECL Clock Inputs to 12 TTL-Compatible Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Input (FBIN) Is Used to Synchronize the Outputs With the Clock Inputs
- Application for Synchronous DRAMs
- Outputs Have Internal 26- $\Omega$  Series Resistors to Dampen Transmission-Line Effects
- State-of-the-Art EPIC-II<sup>B</sup>™ BICMOS Design Significantly Reduces Power Dissipation
- Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Quad Flatpack

**PAH PACKAGE**  
(TOP VIEW)



**description**

The CDC2582 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align the frequency and phase of the clock output signals to the differential LVPECL clock (CLKIN,  $\overline{\text{CLKIN}}$ ) input signals. It is specifically designed to operate at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. Each output has an internal 26- $\Omega$  series resistor that improves the signal integrity at the load. The CDC2582 operates at 3.3-V  $V_{CC}$ .

The feedback input (FBIN) synchronizes the frequency of the output clocks with the input clock (CLKIN,  $\overline{\text{CLKIN}}$ ) signals. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between the differential CLKIN and  $\overline{\text{CLKIN}}$  inputs and the outputs. The output used as feedback is synchronized to the same frequency as the clock (CLKIN and  $\overline{\text{CLKIN}}$ ) inputs.

EPIC-II<sup>B</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

**output configuration B**

Output configuration B is valid when any output configured as a 1× frequency output in Table 2 is fed back to FBIN. The frequency range for the differential clock inputs is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1× outputs operate at the input clock frequency, while outputs configured as 2× outputs operate at double the frequency of the differential clock inputs.

**Table 2. Output Configuration B**

INPUTS		OUTPUTS	
SEL1	SEL0	1× FREQUENCY	2× FREQUENCY
L	L	All	None
L	H	1Yn	2Yn, 3Yn, 4Yn
H	L	1Yn, 2Yn	3Yn, 4Yn
H	H	1Yn, 2Yn, 3Yn	4Yn

NOTE: n = 1, 2, 3

**CDC2582**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH DIFFERENTIAL LVPECL CLOCK INPUTS**

SCAS379B – FEBRUARY 1993 – REVISED FEBRUARY 1996

**Terminal Functions**

TERMINAL NAME	NO.	I/O	DESCRIPTION
CLKIN CLKIN	44, 45	I	Clock input. CLKIN and $\overline{\text{CLKIN}}$ are the differential clock signals to be distributed by the CDC2582 clock-driver circuit. These inputs are used to provide the reference signal to the integrated PLL that generates the clock-output signals. CLKIN and $\overline{\text{CLKIN}}$ must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and valid CLKIN and $\overline{\text{CLKIN}}$ signals are applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
$\overline{\text{CLR}}$	40	I	Clear. $\overline{\text{CLR}}$ is used to reset the VCO/4 reference frequency. $\overline{\text{CLR}}$ is negative-edge triggered and should be strapped to V <sub>CC</sub> or GND for normal operation.
FBIN	48	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero-phase delay between the FBIN and the differential clock input (CLKIN and $\overline{\text{CLKIN}}$ ).
$\overline{\text{OE}}$	42	I	Output enable. $\overline{\text{OE}}$ is the output enable for all outputs. When $\overline{\text{OE}}$ is low, all outputs are enabled. When $\overline{\text{OE}}$ is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{\text{OE}}$ , enabling the output buffers, a stabilization time is required before the PLL obtains phase lock.
SEL1, SEL0	51, 50	I	Output configuration select. SEL0 and SEL1 select the output configuration for each output bank (e.g., 1x, 1/2x, or 2x) (see Tables 1 and 2).
TEST	41	I	TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1–1Y3 2Y1–2Y3 3Y1–3Y3	2, 5, 8 12, 15, 18 22, 25, 28	O	These outputs are configured by SEL1 and SEL0 to transmit one-half or one-fourth the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on SEL1 and SEL0 and the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally 50% independent of the duty cycle of the input clock signals. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.
4Y1–4Y3	32, 35, 38	O	These outputs transmit one-half the frequency of the VCO. The relationship between the input clock frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y outputs is nominally 50% independent of the duty cycle of CLKIN. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, V <sub>CC</sub>	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub>	24 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2)	1.2 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.



**CDC2582**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH DIFFERENTIAL LVPECL CLOCK INPUTS**

SCAS379B – FEBRUARY 1993 – REVISED FEBRUARY 1996

**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

		MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency	VCO is operating at four times the CLKIN/CLKIN frequency		MHz
		VCO is operating at double the CLKIN/CLKIN frequency		
Input clock duty cycle		40%	60%	
Stabilization time†	After SEL1, SEL0		50	μs
	After $\overline{OE}\downarrow$		50	
	After power up		50	

† Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 15 pF (see Note 4 and Figures 1, 2, and 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
Duty cycle		Y	45%	55%	
f <sub>max</sub>			100		MHz
Jitter(pk-pk)	CLKIN↑	Y↑		200	ps
t <sub>phase error</sub> ‡	CLKIN↑	Y	-500	500	ps
t <sub>sk(o)</sub> ‡		Y		0.5	ns
t <sub>sk(pr)</sub> ‡		Y		1	ns
t <sub>r</sub>				1.4	ns
t <sub>f</sub>				1.4	ns

‡ The propagation delay, t<sub>phase error</sub>, is dependent on the feedback path from any output to FBIN. The t<sub>phase error</sub>, t<sub>sk(o)</sub>, and t<sub>sk(pr)</sub> specifications are only valid for equal loading of all outputs.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.


**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.  
 B. The outputs are measured one at a time with one transition per measurement.  
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.

**Figure 1. Load Circuit and Voltage Waveforms**

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{phase\ error\ n}$  ( $n = 10, 11, \dots, 15$ )
- B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{phase\ error\ n}$  ( $n = 10, 11, \dots, 15$ ) across multiple devices under identical operating conditions

**Figure 3. Waveforms for Calculation of  $t_{sk(o)}$  and  $t_{sk(pr)}$**




# CDC586

## 3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS336C – FEBRUARY 1993 – REVISED NOVEMBER 1995

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V  $V_{CC}$
- Distributes One Clock Input to Twelve Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback Pin (FBIN) Is Used to Synchronize the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- TTL-Compatible Inputs and Outputs
- Outputs Drive Parallel 50- $\Omega$  Terminated Transmission Lines
- State-of-the-Art EPIC-II<sup>B</sup>™ BiCMOS Design Significantly Reduces Power Dissipation
- Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Thin Quad Flat Package

PAH PACKAGE  
(TOP VIEW)



NC – No internal connection

### description

The CDC586 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC586 operates at 3.3-V  $V_{CC}$  and is designed to drive a properly terminated 50- $\Omega$  transmission line.

EPIC-II<sup>B</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated

**CDC586**  
**3.3-V PHASE-LOCK-LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS336C - FEBRUARY 1993 - REVISED NOVEMBER 1995

**output configuration A**

Output configuration A is valid when any output configured as a 1x frequency output in Table 1 is fed back to FBIN. The input frequency range for CLKIN is 50 MHz to 100 MHz when using output configuration A. Outputs configured as 1/2x outputs operate at half the CLKIN frequency, while outputs configured as 1x outputs operate at the same frequency as CLKIN.

**Table 1. Output Configuration A**

INPUTS		OUTPUTS	
SEL1	SEL0	1/2x FREQUENCY	1x FREQUENCY
L	L	None	All
L	H	1Yn	2Yn, 3Yn, 4Yn
H	L	1Yn, 2Yn	3Yn, 4Yn
H	H	1Yn, 2Yn, 3Yn	4Yn

NOTE: n = 1, 2, 3

**output configuration B**

Output configuration B is valid when any output configured as a 1x frequency output in Table 2 is fed back to FBIN. The input frequency range for CLKIN is 25 MHz to 50 MHz when using output configuration B. Outputs configured as 1x outputs operate at the CLKIN frequency, while outputs configured as 2x outputs operate at double the frequency of CLKIN.

**Table 2. Output Configuration B**

INPUTS		OUTPUTS	
SEL1	SEL0	1x FREQUENCY	2x FREQUENCY
L	L	All	None
L	H	1Yn	2Yn, 3Yn, 4Yn
H	L	1Yn, 2Yn	3Yn, 4Yn
H	H	1Yn, 2Yn, 3Yn	4Yn

NOTE: n = 1, 2, 3



**CDC586**  
**3.3-V PHASE-LOCK-LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS336C – FEBRUARY 1993 – REVISED NOVEMBER 1995

**Terminal Functions**

TERMINAL NAME	NO.	I/O	DESCRIPTION
CLKIN	45	I	Clock input. CLKIN is the clock signal distributed by the CDC586 clock-driver circuit. CLKIN provides the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
$\overline{\text{CLR}}$	40	I	Clear. $\overline{\text{CLR}}$ resets the VCO/4 reference frequency. $\overline{\text{CLR}}$ is negative edge triggered and should be strapped to GND or $V_{CC}$ for normal operation.
FBIN	48	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hardwired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between FBIN and CLKIN.
$\overline{\text{OE}}$	42	I	Output enable. $\overline{\text{OE}}$ is the output enable for all outputs. When $\overline{\text{OE}}$ is low, all outputs are enabled. When $\overline{\text{OE}}$ is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output terminal, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{\text{OE}}$ , enabling the output buffers, a stabilization time is required before the PLL obtains phase lock.
SEL1, SEL0	51, 50	I	Output configuration select. SEL0 and SEL1 select the output configuration for each output bank (e.g. 1x, 1/2x, or 2x). (see Tables 1 and 2).
TEST	41	I	TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1–1Y3 2Y1–2Y3 3Y1–3Y3	2, 5, 8 12, 15, 18 22, 25, 28	O	Output ports. These outputs are configured by SEL1 and SEL0 to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on SEL1 and SEL0 and the frequency of the output being fed back to FBIN. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of CLKIN.
4Y1–4Y3	32, 35, 38	O	Output ports. 4Y1–4Y3 transmit one-half the frequency of the VCO regardless of the state of SEL1 and SEL0. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN. The duty cycle of the Y output signals is nominally 50% independent of the duty cycle of CLKIN.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Current into any output in the low state, $I_O$	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2)	1.2 W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.

**CDC586**  
**3.3-V PHASE-LOCK-LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS336C – FEBRUARY 1993 – REVISED NOVEMBER 1995

**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

		MIN	MAX	UNIT
$f_{\text{clock}}$	Clock frequency	VCO is operating at four times the CLKIN frequency		MHz
		VCO is operating at double the CLKIN frequency		
Input clock duty cycle		40%	60%	
Stabilization time <sup>†</sup>	After SEL1, SEL0		50	$\mu\text{s}$
	After $\overline{\text{OE}}\downarrow$		50	
	After power up		50	
	After CLKIN		50	

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


**switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 30 \text{ pF}$  (see Note 4 and Figures 1 through 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
$f_{\text{max}}$			100		MHz
Duty cycle		Y	45%	55%	
$t_{\text{phase error}}^{\ddagger}$	CLKIN $\uparrow$	Y	-500	+500	ps
Jitter(pk-pk)	CLKIN $\uparrow$	Y		200	ps
$t_{\text{sk(o)}}^{\ddagger}$				0.5	ns
$t_{\text{sk(pr)}}^{\ddagger}$				1	ns
$t_r$				1.4	ns
$t_f$				1.4	ns

<sup>‡</sup> The propagation delay,  $t_{\text{phase error}}$ , is dependent on the feedback path from any output to FBIN. The  $t_{\text{phase error}}$ ,  $t_{\text{sk(o)}}$ , and  $t_{\text{sk(pr)}}$  specifications are valid only for equal loading of all outputs.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{phase\ error\ n}$  ( $n = 1, 2, \dots, 6$ )
  - The difference between the fastest and slowest of  $t_{phase\ error\ n}$  ( $n = 7, 8, 9$ )
- B. Process skew,  $t_{sk(p)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{phase\ error\ n}$  ( $n = 1, 2, \dots, 6$ ) across multiple devices under identical operating conditions.
  - The difference between the maximum and minimum  $t_{phase\ error\ n}$  ( $n = 7, 8, 9$ ) across multiple devices under identical operating conditions.

**Figure 2. Waveforms for Calculation of  $t_{sk(o)}$**


# CDC2586

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS337B - FEBRUARY 1993 - REVISED NOVEMBER 1995

- Low Output Skew for Clock-Distribution and Clock-Generation Applications
- Operates at 3.3-V  $V_{CC}$
- Distributes One Clock Input to Twelve Outputs
- Two Select Inputs Configure Up to Nine Outputs to Operate at One-Half or Double the Input Frequency
- No External RC Network Required
- External Feedback (FBIN) Synchronizes the Outputs to the Clock Input
- Application for Synchronous DRAM, High-Speed Microprocessor
- TTL-Compatible Inputs and Outputs
- Outputs Have Internal 26- $\Omega$  Series Resistors to Dampen Transmission-Line Effects
- State-of-the-Art EPIC-II<sup>TM</sup> BICMOS Design Significantly Reduces Power Dissipation
- Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise
- Packaged in 52-Pin Thin Quad Flat Package

PAH PACKAGE  
(TOP VIEW)



NC - No internal connection

### description

The CDC2586 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically designed for use with popular microprocessors operating at speeds from 50 MHz to 100 MHz or down to 25 MHz on outputs configured for half-frequency operation. Each output has an internal 26- $\Omega$  series resistor that improves the signal integrity at the load. The CDC2586 operates at nominal 3.3-V  $V_{CC}$ .

The feedback input (FBIN) synchronizes the output clocks in frequency and phase to CLKIN. One of the twelve output clocks must be fed back to FBIN for the PLL to maintain synchronization between CLKIN and the outputs. The output used as feedback is synchronized to the same frequency as CLKIN.

EPIC-II<sup>B</sup> is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS, 75265

Copyright © 1995, Texas Instruments Incorporated

**CDC2586**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS337B – FEBRUARY 1993 – REVISED NOVEMBER 1995

**output configuration A**

Output configuration A is valid when any output configured as a  $1 \times$  frequency output in Table 1 is fed back to CLKIN. The input frequency range for CLKIN is 50 MHz to 100 MHz when using output configuration A. Outputs configured as  $1/2 \times$  outputs operate at half the CLKIN frequency, while outputs configured as  $1 \times$  outputs operate at the same frequency as CLKIN.

**Table 1. Output Configuration A**

INPUTS		OUTPUTS	
SEL1	SELO	$1/2 \times$ FREQUENCY	$1 \times$ FREQUENCY
L	L	None	All
L	H	1Yn	2Yn, 3Yn, 4Yn
H	L	1Yn, 2Yn	3Yn, 4Yn
H	H	1Yn, 2Yn, 3Yn	4Yn

NOTE: n = 1, 2, 3

**output configuration B**

Output configuration B is valid when any output configured as a  $1 \times$  frequency output in Table 2 is fed back to FBIN. The input frequency range for CLKIN is 25 MHz to 50 MHz when using output configuration B. Outputs configured as  $1 \times$  outputs operate at the CLKIN frequency, while outputs configured as  $2 \times$  outputs operate at double the frequency of CLKIN.

**Table 2. Output Configuration B**

INPUTS		OUTPUTS	
SEL1	SELO	$1 \times$ FREQUENCY	$2 \times$ FREQUENCY
L	L	All	None
L	H	1Yn	2Yn, 3Yn, 4Yn
H	L	1Yn, 2Yn	3Yn, 4Yn
H	H	1Yn, 2Yn, 3Yn	4Yn

NOTE: n = 1, 2, 3

**CDC2586**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS337B – FEBRUARY 1993 – REVISED NOVEMBER 1995

**Terminal Functions**

TERMINAL NAME	NO.	I/O	DESCRIPTION
CLKIN	45	I	Clock input. CLKIN is the clock signal to be distributed by the CDC2586 clock-driver circuit. CLKIN provides the reference signal to the integrated PLL that generates the clock output signals. CLKIN must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLKIN signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
$\overline{\text{CLR}}$	40	I	Clear. $\overline{\text{CLR}}$ resets the VCO/4 reference frequency. $\overline{\text{CLR}}$ is negative-edge triggered and should be strapped to GND or $V_{CC}$ for normal operation.
FBIN	48	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard wired to one of the twelve clock outputs to provide frequency and phase lock. The internal PLL adjusts the output clocks to obtain zero phase delay between FBIN and CLKIN.
$\overline{\text{OE}}$	42	I	Output enable. $\overline{\text{OE}}$ is the output enable for all outputs. When $\overline{\text{OE}}$ is low, all outputs are enabled. When $\overline{\text{OE}}$ is high, all outputs are in the high-impedance state. Since the feedback signal for the PLL is taken directly from an output, placing the outputs in the high-impedance state interrupts the feedback loop; therefore, when a high-to-low transition occurs at $\overline{\text{OE}}$ , enabling the output buffers, a stabilization time is required before the PLL obtains phase lock.
SEL1, SEL0	51, 50	I	Output configuration select. SEL0 and SEL1 select the output configuration for each output bank (e.g., 1/2x, 1x, or 2x) (see Tables 1 and 2).
TEST	41	I	TEST is used to bypass the PLL circuitry for factory testing of the device. When TEST is low, all outputs operate using the PLL circuitry. When TEST is high, the outputs are placed in a test mode that bypasses the PLL circuitry. TEST should be strapped to GND for normal operation.
1Y1–1Y3 2Y1–2Y3 3Y1–3Y3	2, 5, 8 12, 15, 18 22, 25, 28	O	Output ports. These outputs are configured by the select inputs (SEL1, SEL0) to transmit one-half or one-fourth the frequency of the VCO. The relationship between the CLKIN frequency and the output frequency is dependent on the select inputs and the frequency of the output being fed back to FBIN (see Tables 1 and 2). The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of CLKIN. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.
4Y1–4Y3	32, 35, 38	O	Output ports. 4Y1–4Y3 transmit one-half the frequency of the VCO regardless of the state of the select inputs. The relationship between the CLKIN frequency and the output frequency is dependent on the frequency of the output being fed back to FBIN (see Tables 1 and 2). The duty cycle of the Y output signals is nominally 50%, independent of the duty cycle of CLKIN. Each output has an internal series resistor to dampen transmission-line effects and improve the signal integrity at the load.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)	–0.5 V to 5.5 V
Current into any output in the low state, $I_O$	24 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2)	1.2 W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BICMOS Technology Data Book*, literature number SCBD002.





**CDC2586**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS337B – FEBRUARY 1993 – REVISED NOVEMBER 1995

**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

		MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency	VCO operating at four times the CLKIN frequency		MHz
		VCO operating at double the CLKIN frequency		
Input clock duty cycle		40%	60%	
Stabilization time <sup>†</sup>	After SEL1, SEL0		50	μs
	After $\overline{OE}$ ↓		50	
	After power up		50	
	After CLKIN		50	

<sup>†</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.


**switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C<sub>L</sub> = 15 pF (see Note 4 and Figures 1 through 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f <sub>max</sub>			100		MHz
Duty cycle		Y	45%	55%	
t <sub>phase error</sub> <sup>‡</sup>	CLKIN↑	Y↑	-500	+500	ps
jitter	CLKIN↑	Y↑		200	ps
t <sub>sk(o)</sub> <sup>‡</sup>				0.5	ns
t <sub>sk(pr)</sub> <sup>‡</sup>				1	ns
t <sub>r</sub>				1.4	ns
t <sub>f</sub>				1.4	ns

<sup>‡</sup> The propagation delay, t<sub>phase error</sub>, is dependent on the feedback path from any output to FBIN. The t<sub>phase error</sub>, t<sub>sk(o)</sub>, and t<sub>sk(pr)</sub> specifications are valid only for equal loading of all outputs.

NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A. Output skew,  $t_{sk(o)}$ , is calculated as the greater of:
- The difference between the fastest and slowest of  $t_{\text{phase error } n}$  ( $n = 1, 2, \dots, 6$ )
  - The difference between the fastest and slowest of  $t_{\text{phase error } n}$  ( $n = 7, 8, 9$ )
- B. Process skew,  $t_{sk(pr)}$ , is calculated as the greater of:
- The difference between the maximum and minimum  $t_{\text{phase error } n}$  ( $n = 1, 2, \dots, 6$ ) across multiple devices under identical operating conditions
  - The difference between the maximum and minimum  $t_{\text{phase error } n}$  ( $n = 7, 8, 9$ ) across multiple devices under identical operating conditions
- C. For configuration A, see Table 1

**Figure 2. Waveforms for Calculation of  $t_{sk(o)}$  for Configuration A**

# CDC587

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS562B – DECEMBER 1995 – REVISED JULY 1996

- Low-Output Skew and Jitter for Clock Distribution and Synchronization
- Operates at 3.3-V  $V_{CC}$
- Distributes One Clock Input to 16 Outputs
- Four Select Inputs Configure Output Frequency
- Internal Loop Filter Eliminates the Need for External RC Network
- Dedicated External Feedback Output and Input for Phase Synchronization With the Clock Input
- Applications for Synchronous DRAM, High-Speed Microprocessors, and SSTL\_3 Applications
- LVTTTL- or SSTL\_3-Compatible Inputs and Outputs
- Distributed  $V_{CC}$  and Ground Pins Reduce Switching Noise
- Meets SSTL\_3 Class 1 and 2 Specifications
- Packaged in Plastic Small-Outline Package

### description

The CDC587 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. The CDC587 operates at 3.3-V  $V_{CC}$  and provides LVTTTL- or SSTL\_3-compatible inputs and outputs. The CDC587 operates at frequencies from 16.67 MHz up to 150 MHz, and is ideally suited for high-speed microprocessor and synchronous DRAM applications.

A dedicated feedback output (FBOUT) is used to synchronize the output clocks in frequency and phase to the CLKIN reference. Four banks of four outputs (1Yn, 2Yn, 3Yn, 4Yn) are configured to operate at specified ratios of the input frequency by four select (SELn) inputs. Selectable ratios of the input frequency are 1X, 2X, 3X, 1/2X, and 1/3X.

The output-enable ( $\overline{OE}$ ) input provides control for the Y output banks. When  $\overline{OE}$  is high, the outputs are in a high-impedance state. When  $\overline{OE}$  is low, the outputs switch in accordance with the select inputs. In addition, RESET provides a master reset for the CDC587 counter circuitry. This allows the outputs to be reset to a known state. TEST provides a bypass of the integrated PLL and divider circuitry. When TEST is high, the input clock bypasses the PLL and is buffered directly to the outputs.

### DGG PACKAGE (TOP VIEW)


CLKIN	1	56	$V_{CC}$
VREF	2	55	GND
FBIN	3	54	$AV_{CC}$
$V_{CC}$	4	53	AGND
FBOUT	5	52	$AV_{CC}$
GND	6	51	AGND
$V_{CC}$	7	50	$V_{CC}$
1Y0	8	49	4Y0
1Y1	9	48	4Y1
GND	10	47	GND
$V_{CC}$	11	46	$V_{CC}$
1Y2	12	45	4Y2
1Y3	13	44	4Y3
GND	14	43	GND
$V_{CC}$	15	42	$V_{CC}$
2Y0	16	41	3Y0
2Y1	17	40	3Y1
GND	18	39	GND
$V_{CC}$	19	38	$V_{CC}$
2Y2	20	37	3Y2
2Y3	21	36	3Y3
GND	22	35	GND
$V_{CC}$	23	34	$V_{CC}$
GND	24	33	GND
SEL0	25	32	RESET
SEL1	26	31	TEST
SEL2	27	30	$\overline{OE}$
SEL3	28	29	GND

PRODUCT PREVIEW

**CDC587**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS562B - DECEMBER 1995 - REVISED JULY 1996

functional block diagram



**PRODUCT PREVIEW**

# CDC587 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS562B – DECEMBER 1995 – REVISED JULY 1996

## recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3		3.6	V
V <sub>REF</sub>	SSTL reference voltage	1.3	1.5	1.7	V
V <sub>I</sub>	Input voltage	0		5.5	V
V <sub>IH</sub>	High-level input voltage	CLK, FBIN	V <sub>REF</sub> +100 mV		V
		CLK, FBIN (V <sub>REF</sub> = GND)	2		
		Other inputs	2		
V <sub>IL</sub>	Low-level input voltage	CLK, FBIN	V <sub>REF</sub> -100 mV		V
		CLK, FBIN (V <sub>REF</sub> = GND)	0.8		
		Other inputs	0.8		
I <sub>OH</sub>	High-level output current			-20	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>A</sub>	Operating free-air temperature	0		70	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	TEST CONDITIONS		MIN	TYPT	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN to MAX <sup>‡</sup> ,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2		V	
	V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -16 mA	2.2			
		I <sub>OH</sub> = -20 mA	2.1			
V <sub>OL</sub>	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 100 μA	0.2		V	
		I <sub>OL</sub> = 16 mA	0.5			
		I <sub>OL</sub> = 20 mA	0.5			
I <sub>I</sub>	V <sub>CC</sub> = 0 or MAX <sup>‡</sup> ,	V <sub>I</sub> = 3.6 V, V <sub>REF</sub> = GND	±10		μA	
	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>REF</sub> = GND	±1			
		V <sub>I</sub> = 2.1 V or 0.9 V, V <sub>REF</sub> = 1.5	±1			
I <sub>OZH</sub>	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V	10		μA	
I <sub>OZL</sub>	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0	-10		μA	
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, I <sub>O</sub> = 0	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>REF</sub> = GND	1		mA	
		V <sub>I</sub> = 2.1 V or 0.9 V, V <sub>REF</sub> = 1.5 V	6			
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND,	V <sub>REF</sub> = GND	3		pF	
	V <sub>I</sub> = 2.1 V or 0.9 V,	V <sub>REF</sub> = 1.5 V	3			
C <sub>o</sub>	V <sub>O</sub> = 3 V or 0,	V <sub>REF</sub> = GND	6		pF	
	V <sub>O</sub> = 2.1 V or 0.9 V,	V <sub>REF</sub> = 1.5 V	6			

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


PRODUCT PREVIEW

**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  150 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms for LVTTL**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  150 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .  
 C. The outputs are measured one at a time with one transition per measurement.  
 D.  $V_{TT} = V_{REF} = V_{CC} \times 0.45$

**Figure 2. Load Circuit and Voltage Waveforms for SSTL\_3**

**PRODUCT PREVIEW**

# CDC2587

## 3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS

SCAS560B – DECEMBER 1995 – REVISED JULY 1996

- Low-Output Skew and Jitter for Clock Distribution and Synchronization
- Operates at 3.3-V  $V_{CC}$
- Distributes One Clock Input to 16 Outputs
- Four Select Inputs Configure Output Frequency
- Internal Loop Filter Eliminates the Need for External RC Network
- Dedicated External Feedback Output and Input for Phase Synchronization With the Clock Input
- Applications for Synchronous DRAM, High-Speed Microprocessors, and SSTL\_3 Applications
- LVTTTL- or SSTL\_3-Compatible Inputs and Outputs
- Distributed  $V_{CC}$  and GND Pin Configuration Minimize High-Speed Switching Noise
- Meets SSTL\_3 Class 1 and 2 Specifications
- Packaged in 56-Pin Plastic Small-Outline Package

### description

The CDC2587 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. The CDC2587 operates at 3.3-V  $V_{CC}$  and provides LVTTTL- or SSTL\_3-compatible inputs and outputs. The CDC2587 operates at frequencies from 16.67 MHz to 150 MHz, and is ideally suited for high-speed microprocessor and synchronous DRAM applications. The CDC2587 provides integrated 25- $\Omega$  series damping resistors to improve signal integrity.

A dedicated feedback output (FBOUT) is used to synchronize the output clocks in frequency and phase to the CLKIN reference. Four banks of four outputs (1Yn, 2Yn, 3Yn, 4Yn) are configured to operate at specified ratios of the input frequency by four select (SELn) inputs. Selectable ratios of the input frequency are 1X, 2X, 3X, 1/2X, and 1/3X.

DGG PACKAGE  
(TOP VIEW)


CLKIN	1	56	$V_{CC}$
$V_{REF}$	2	55	GND
FBIN	3	54	$AV_{CC}$
$V_{CC}$	4	53	AGND
FBOUT	5	52	$AV_{CC}$
GND	6	51	AGND
$V_{CC}$	7	50	$V_{CC}$
1Y0	8	49	4Y0
1Y1	9	48	4Y1
GND	10	47	GND
$V_{CC}$	11	46	$V_{CC}$
1Y2	12	45	4Y2
1Y3	13	44	4Y3
GND	14	43	GND
$V_{CC}$	15	42	$V_{CC}$
2Y0	16	41	3Y0
2Y1	17	40	3Y1
GND	18	39	GND
$V_{CC}$	19	38	$V_{CC}$
2Y2	20	37	3Y2
2Y3	21	36	3Y3
GND	22	35	GND
$V_{CC}$	23	34	$V_{CC}$
GND	24	33	GND
SEL0	25	32	RESET
SEL1	26	31	TEST
SEL2	27	30	$\overline{OE}$
SEL3	28	29	GND

PRODUCT PREVIEW

**CDC2587**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS560B - DECEMBER 1995 - REVISED JULY 1996

functional block diagram



**PRODUCT PREVIEW**



**CDC2587**  
**3.3-V PHASE-LOCK LOOP CLOCK DRIVER**  
**WITH 3-STATE OUTPUTS**

SCAS560B – DECEMBER 1995 – REVISED JULY 1996

**recommended operating conditions (see Note 4)**

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	3		3.6	V
V <sub>REF</sub>	SSTL reference voltage	1.3	1.5	1.7	V
V <sub>I</sub>	Input voltage	0		5.5	V
V <sub>IH</sub>	High-level input voltage	CLKIN, FBIN	V <sub>REF</sub> +100 mV		V
		CLKIN, FBIN (V <sub>REF</sub> = GND)	2		
		Other inputs	2		
V <sub>IL</sub>	Low-level input voltage	CLKIN, FBIN	V <sub>REF</sub> -100 mV		V
		CLKIN, FBIN (V <sub>REF</sub> = GND)	0.8		
		Other inputs	0.8		
I <sub>OH</sub>	High-level output current			-12	mA
I <sub>OL</sub>	Low-level output current			12	mA
T <sub>A</sub>	Operating free-air temperature	0		70	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN to MAX‡,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V
	V <sub>CC</sub> = 3 V,	I <sub>OH</sub> = -12 mA	2.4			
V <sub>OL</sub>	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 100 μA			0.2	V
		I <sub>OL</sub> = 12 mA			0.4	
I <sub>I</sub>	V <sub>CC</sub> = 0 or MAX‡,	V <sub>I</sub> = 3.6 V, V <sub>REF</sub> = GND			±10	μA
	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>REF</sub> = GND			±1	
		V <sub>I</sub> = 2.1 V or 0.9 V, V <sub>REF</sub> = 1.5 V			±1	
I <sub>OZH</sub>	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			10	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0			-10	μA
I <sub>CC</sub>	V <sub>CC</sub> = 3.6 V, I <sub>O</sub> = 0,	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>REF</sub> = GND			1	mA
		V <sub>I</sub> = 2.1 V or 0.9 V, V <sub>REF</sub> = 1.5 V			1	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> = 2.1 V or 0.9 V,	V <sub>REF</sub> = GND			3	pF
		V <sub>REF</sub> = 1.5 V			3	
C <sub>o</sub>	V <sub>O</sub> = 3 V or 0, V <sub>O</sub> = 2.1 V or 0.9 V,	V <sub>REF</sub> = GND			6	pF
		V <sub>REF</sub> = 1.5 V			6	


† All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

**PRODUCT PREVIEW**




**PARAMETER MEASUREMENT INFORMATION**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 150$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 150$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.  
 C. The outputs are measured one at a time with one transition per measurement.  
 D.  $V_{TT} = V_{REF} = V_{CC} \times 0.4$

**Figure 2. Load Circuit and Voltage Waveforms for SSTL\_3 Class 1**

**PRODUCT PREVIEW**

<b>General Information</b>	<b>1</b>
<b>Data Transceivers/Multiplexers</b>	<b>2</b>
<b>Address Buffers/Latches/Flip-Flops</b>	<b>3</b>
<b>Clock-Distribution Circuits</b>	<b>4</b>
<b>SDRAMs</b>	<b>5</b>
<b>Application Report</b>	<b>6</b>
<b>Mechanical Data</b>	<b>7</b>

**TMS626162**  
**524288-WORD BY 16-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**  
SMOS683D – FEBRUARY 1995 – REVISED JULY 1996


- Organization . . . 512K × 16 × 2 Banks
- 3.3-V Power Supply (±10% Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth – Up to 83-MHz Data Rates
- Read Latency Programmable to 1, 2, or 3 Cycles From Column-Address Entry
- Burst Sequence Programmable to Serial or Interleave
- Burst Length Programmable to 1, 2, 4, 8, or Full Page
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ-Bus Mask Capability With Upper and Lower Byte Control
- Auto-Refresh and Self-Refresh Capability
- 4K Refresh (Total for Both Banks)
- High-Speed, Low-Noise, Low-Voltage TTL (LVTTTL) Interface
- Power-Down Mode
- Compatible With JEDEC Standards
- Pipeline Architecture
- Employs Enhanced Performance Implanted CMOS (EPIC™) Technology Fabricated by Texas Instruments (TI™)
- Temperature Ranges:  
 Operating, 0°C to 70°C  
 Storage, –55°C to 150°C
- Performance Ranges:

	ACTV SYNCHRONOUS CLOCK CYCLE TIME	COMMAND TO READ OR WRT COMMAND	REFRESH TIME INTERVAL
	t <sub>CK</sub> (MIN)	t <sub>RCD</sub> (MIN)	t <sub>REF</sub> (MAX)
'626162-12A	12 ns	30 ns	64 ms
'626162-12	12 ns	30 ns	64 ms
'626162-15	15 ns	30 ns	64 ms

**description**

The TMS626162 series of devices are high-speed 16777216-bit synchronous dynamic random-access memories (SDRAMs) organized as two banks of 524288 words with sixteen bits per word.

**DGE PACKAGE  
(TOP VIEW)**



PIN NOMENCLATURE	
A0–A10	Address Inputs A0–A10 Row Addresses A0–A7 Column Addresses A10 Automatic-Precharge Select
A11	Bank Select
CAS	Column-Address Strobe
CKE	Clock Enable
CLK	System Clock
CS	Chip Select
DQ0–DQ15	SDRAM Data Input/Data Output
DQML, DQMU	Data/Output Mask Enables
NC	No Connect
RAS	Row-Address Strobe
V <sub>CC</sub>	Power Supply (3.3 V Typ)
V <sub>CCQ</sub>	Power Supply for Output Drivers (3.3 V Typ)
V <sub>SS</sub>	Ground
V <sub>SSQ</sub>	Ground for Output Drivers
W	Write Enable

TI and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

TMS626162  
524288-WORD BY 16-BIT BY 2-BANK  
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS683D – FEBRUARY 1995 – REVISED JULY 1996

operation (continued)

Table 1. Basic Command Truth Table†

COMMAND	STATE OF BANK(S)	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{W}$	A11	A10	A9–A0	MNEMONIC
Mode register set	T = deac B = deac	L	L	L	L	X	X	A9 = V A8–A7 = 0 A6–A0 = V	MRS
Bank deactivate (precharge)	X	L	L	H	L	BS	L	X	DEAC
Deactivate all banks	X	L	L	H	L	X	H	X	DCAB
Bank activate/row-address entry	SB = deac	L	L	H	H	BS	V	V	ACTV
Column-address entry/write operation	SB = actv	L	H	L	L	BS	L	V	WRT
Column-address entry/write operation with auto-deactivate	SB = actv	L	H	L	L	BS	H	V	WRT-P
Column-address entry/read operation	SB = actv	L	H	L	H	BS	L	V	READ
Column-address entry/read operation with auto-deactivate	SB = actv	L	H	L	H	BS	H	V	READ-P
Burst stop	SB = actv	L	H	H	L	X	X	X	STOP
No operation	X	L	H	H	H	X	X	X	NOOP
Control-input inhibit/no operation	X	H	X	X	X	X	X	X	DESL
Auto refresh‡	T = deac B = deac	L	L	L	H	X	X	X	REFR

† For execution of these commands on cycle n:

- CKE (n–1) must be high, or
- tCESP must be satisfied for power-down exit, or
- tCESP and tRC must be satisfied for self-refresh exit, or
- tCES and nCLE must be satisfied for clock-suspend exit.

DQMx(n) is a don't care.

‡ Auto-refresh or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry.

Legend:

- n = CLK cycle number
- L = Logic low
- H = Logic high
- X = Don't care, either logic low or logic high
- V = Valid
- T = Bank T
- B = Bank B
- actv = Activated
- deac = Deactivated
- BS = Logic high to select bank T; logic low to select bank B
- SB = Bank selected by A11 at cycle n

operation (continued)

Table 3. DQM-Use Command Truth Table†

COMMAND	STATE OF BANK(S)	DQML DQMU‡ (n)	DATA IN (n)	DATA OUT (n + 2)	MNEMONIC
—	T = deac and B = deac	X	N/A	Hi-Z	—
—	T = actv and B = actv (no access operation)§	X	N/A	Hi-Z	—
Data-in enable	T = write or B = write	L	V	N/A	ENBL
Data-in mask	T = write or B = write	H	M	N/A	MASK
Data-out enable	T = read or B = read	L	N/A	V	ENBL
Data-out mask	T = read or B = read	H	N/A	Hi-Z	MASK

† For execution of these commands on cycle n:

- CKE (n) must be high, or
  - t<sub>CESP</sub> must be satisfied for power-down exit, or
  - t<sub>CESP</sub> and t<sub>RC</sub> must be satisfied for self-refresh exit, or
  - t<sub>CES</sub> and n<sub>CLE</sub> must be satisfied for clock suspend exit.
- CS(n), RAS(n), CAS(n), W(n), and A0–A11 are don't cares.

‡ DQML controls D0–D7 and Q0–Q7  
 DQMU controls D8–D15 and Q8–Q15

§ A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.

Legend:

- n = CLK cycle number
- L = Logic low
- H = Logic high
- X = Don't care, either logic low or logic high
- V = Valid
- M = Masked input data
- N/A = Not applicable
- T = Bank T
- B = Bank B
- actv = Activated
- deac = Deactivated
- write = Activated and accepting data in on cycle n
- read = Activated and delivering data out on cycle (n + 2)

**burst sequence (continued)**

**Table 6. 8-Bit Burst Sequences**

	INTERNAL COLUMN ADDRESS A2–A0															
	DECIMAL								BINARY							
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH
Serial	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	5	6	7	0	1	010	011	100	101	110	111	000	001
	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
Interleave	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
	3	2	1	0	7	6	5	4	011	010	001	000	111	110	101	100
	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0	1	110	111	100	101	010	011	000	001
	7	6	5	4	3	2	1	0	111	110	101	100	011	010	001	000

**latency**

The beginning data-out cycle of a read burst can be programmed to occur 1, 2, or 3 CLK cycles after the read command (see the section on setting the mode register, page 5–11). This feature allows the user to adjust the '626162 to operate in accordance with the system's capability to latch the data output from the '626162. The delay between the READ command and the beginning of the output burst is known as *read latency* (also known as *CAS latency*). After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted based on the particular maximum frequency rating of the '626162.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and is not determined by the mode-register contents.

**two-bank operation**

The '626162 contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank then must be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding RAS low, CAS high, W high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ-P or a WRT-P command or by use of the deactivate-bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the section on bank deactivation, page 5–10).

### CLK-suspend/power-down mode

For normal device operation, CKE should be held high to enable CLK. If CKE goes low during the execution of a READ (READ-P) or WRT (WRT-P) operation, the state of the DQ bus occurring at the immediate next rising edge of CLK is frozen at its current state, and no further inputs are accepted until CKE returns high. This is known as a CLK-suspend operation, and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE returns high.

If CKE is brought low when no read or write command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row-active or auto-refresh periods to reduce input-buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid during the power-down mode, the self-refresh command (SLFR) must be executed concurrently with the power-down entry (PDE) command. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time ( $t_{CESP}$ ) is satisfied. Table 2 shows the command configuration for a CLK-suspend/power-down operation; Figure 19, Figure 20, and Figure 38 show examples of the procedure.

### setting the mode register

The '626162 contains a mode register that must be programmed with the read latency, the burst type, and the burst length. This is accomplished by executing a mode-register set (MRS) command with the information entered on the address lines A0–A9. A logic 0 must be entered on A7 and A8, but A10 and A11 are don't-care entries for the '626162. When A9 = 1, the write-burst length is always 1. When A9 = 0, the write-burst length is defined by A0–A2. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{W}$  low and the input mode word valid on A0–A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.




Figure 1. Mode-Register Programming






**TMS626162**  
**524288-WORD BY 16-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**

SMOS683D – FEBRUARY 1995 – REVISED JULY 1996

**Table 7. Read-Burst Interruption**


INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
READ, READ-P	Current output cycles continue until the programmed latency from the superseding-READ (READ-P) command is met and new output cycles begin (see Figure 2).
WRT, WRT-P	The WRT (WRT-P) command immediately supersedes the read burst in progress. To avoid data contention, DQMx must be held high before the WRT (WRT-P) command to mask output of the read burst on cycles (n <sub>CCD</sub> -1), n <sub>CCD</sub> , and (n <sub>CCD</sub> +1), assuming that there is any output on these cycles. For read latency = 1, read burst interruption by a WRT (WRT-P) command is not allowed at n <sub>CCD</sub> = 1, 2 (see Figure 3).
DEAC, DCAB	The DQ bus is in the high-impedance state when n <sub>HZP</sub> cycles are satisfied or when the read burst completes, whichever occurs first (see Figure 4).
STOP	The DQ bus is in the high-impedance state when n <sub>BSD</sub> cycles are satisfied or when the read burst completes, whichever occurs first. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command (see Figure 5).

**interrupted bursts (continued)**



NOTE A: For this example, assume read latency = 3 and burst length = 4.

**Figure 4. Read Burst Interrupted by DEAC Command**




NOTE A: For this example, assume read latency = 3 and burst length = 4.

**Figure 5. Read Burst Interrupt by STOP Command**

**Table 8. Write-Burst Interruption**


INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST
READ, READ-P	Data in on previous cycle is written. No further data in is accepted (see Figure 6).
WRT, WRT-P	The new WRT (WRT-P) command and data in immediately supersede the write burst in progress (see Figure 7).
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQMx must be used to mask the DQ bus such that the write recovery specification ( $t_{RWL}$ ) is not violated by the interrupt (see Figure 8).
STOP	The data on the input pins at the time of the burst-STOP command is not written; no further data is accepted. The bank remains active. A new read or write command cannot be entered for at least nBSD cycles after the STOP command (see Figure 9).

**interrupted bursts (continued)**



NOTE A: For this example, assume burst length = 4.

**Figure 8. Write Burst Interrupted by DEAC/DCAB Command**



NOTE A: For this example, assume burst length = 4.

**Figure 9. Write Burst Interrupted by STOP Command**

**power up**

Device initialization should be performed after a power up to the full  $V_{CC}$  level. After power is established, a 200- $\mu$ s interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed, and the mode register must be set to complete the device initialization.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 4.6 V
Supply voltage range for output drivers, $V_{CCQ}$ .....	-0.5 V to 4.6 V
Voltage range on any pin (see Note 1) .....	-0.5 V to 4.6 V
Short-circuit output current .....	50 mA
Power dissipation .....	1 W
Operating free-air temperature range, $T_A$ .....	0°C to 70°C
Storage temperature range, $T_{stg}$ .....	-55°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted)  
(see Note 2)

PARAMETER	TEST CONDITIONS		'626162-12A		'626162-12		'626162-15		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -2 mA		2.4		2.4		2.4		V	
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 2 mA		0.4		0.4		0.4		V	
I <sub>I</sub> Input current (leakage)	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub> + 0.3 V, All other pins = 0 V to V <sub>CC</sub>		±10		±10		±10		μA	
I <sub>O</sub> Output current (leakage)	0 V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> + 0.3 V, Output disabled		±10		±10		±10		μA	
I <sub>CC1</sub> Average read or write current	t <sub>RC</sub> = MIN, t <sub>CK</sub> = MIN, Read latency = 3	1 bank active	Burst length = 1 or 2		90		90		80	
			Burst length = 4 or 8		115		115		100	
		2 banks active, interleaving	Burst length = 1 or 2		150		150		120	
			Burst length = 4 or 8		190		190		150	
I <sub>CC2</sub> Standby current	Both banks deactivated	CKE = V <sub>IH</sub>		25		25		20		
		CKE = V <sub>IL</sub>		2		2		2		
	1 or 2 banks active	CKE = 0 V (CMOS)		1		1		1		
		CKE = V <sub>IH</sub>		30		30		25		
CKE = V <sub>IL</sub>		8		8		8		8		
I <sub>CC3</sub> Consecutive CBR commands	t <sub>RC</sub> = MIN		90		90		80		mA	
I <sub>CC4</sub> Burst current, gapless burst	ACTV not allowed, t <sub>CK</sub> = MIN, 2-bank interleaved		Read latency = 1		80		80		70	
			Read latency = 2		140		120		110	
			Read latency = 3		160		160		140	
I <sub>CC6</sub> Self-refresh current	CKE = V <sub>IL</sub>		2		2		2		mA	
	CKE = 0 V (CMOS)		1		1		1			

NOTES: 2. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

**TMS626162**  
**524288-WORD BY 16-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**

SMOS683D – FEBRUARY 1995 – REVISED JULY 1996

**ac timing requirements over recommended ranges of supply voltage and operating free-air temperature†‡**

		'626162-12A		'626162-12		'626162-15		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t <sub>CK</sub>	Cycle time, CLK (system clock)	Read latency = 1	36		36		40	ns	
		Read latency = 2	15		18		20		
		Read latency = 3	12		12		15		
t <sub>CKH</sub>	Pulse duration, CLK (system clock) high	4		4		4		ns	
t <sub>CKL</sub>	Pulse duration, CLK (system clock) low	4		4		4		ns	
t <sub>AC</sub>	Access time, CLK ↑ to data out (see Note 4)	Read latency = 1		31		31		35	ns
		Read latency = 2		9		13		15	
		Read latency = 3		9		9		9	
t <sub>LZ</sub>	Delay time, CLK to DQ in the low-impedance state (see Note 5)	0		0		0		ns	
t <sub>HZ</sub>	Delay time, CLK to DQ in the high-impedance state (see Note 6)	Read latency = 1		20		20		20	ns
		Read latency = 2		13		13		14	
		Read latency = 3		10		10		11	
t <sub>DS</sub>	Setup time, data input	3		3		3		ns	
t <sub>AS</sub>	Setup time, address	3		3		3		ns	
t <sub>CS</sub>	Setup time, control input ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ , DQMx)	3		3		3		ns	
t <sub>CES</sub>	Setup time, CKE (suspend entry/exit, power-down entry)	3		3		3		ns	
t <sub>CESP</sub>	Setup time, CKE (power-down/self-refresh exit) (see Note 7)	10		10		10		ns	
t <sub>OH</sub>	Hold time, CLK ↑ to data out	3		3		3		ns	
t <sub>DH</sub>	Hold time, data input	1		1.5		1.5		ns	
t <sub>AH</sub>	Hold time, address	1		1.5		1.5		ns	
t <sub>CH</sub>	Hold time, control input ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ , DQMx)	1		1.5		1.5		ns	
t <sub>CEH</sub>	Hold time, CKE	1		1.5		1.5		ns	
t <sub>RC</sub>	REFR command to ACTV, MRS, REFR, or SLFR command; ACTV command to ACTV, MRS, REFR, or SLFR command; Self-refresh exit to ACTV, MRS, REFR, or SLFR command	96		108		120		ns	
t <sub>RAS</sub>	ACTV command to DEAC or DCAB command	60	100 000	72	100 000	75	100 000	ns	
t <sub>RCD</sub>	ACTV command to READ or WRT command (see Note 8)	30		30		30		ns	
t <sub>RP</sub>	DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command	36		36		45		ns	

† See Parameter Measurement Information, page 5–24, for load circuits.

‡ All references are made to the rising transition of CLK, unless otherwise noted.

NOTES: 4. t<sub>AC</sub> is referenced from the rising transition of CLK that is previous to the data-out cycle. For example, the first data out t<sub>AC</sub> is referenced from the rising transition of CLK that is read latency – one cycle after the READ command. An access time is measured at output reference level 1.4 V.

5. t<sub>LZ</sub> is measured from the rising transition of CLK that is read latency – one cycle after the READ command.

6. t<sub>HZ</sub> (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.

7. See Figure 20 and Figure 21

8. For read or write operations with automatic deactivate, t<sub>RCD</sub> must be set to satisfy minimum t<sub>RAS</sub>.



**TMS626162**  
**524288-WORD BY 16-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**

SMOS883D - FEBRUARY 1995 - REVISED JULY 1996

**Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters†**

		TMS626802-12A			TMS626802-12			TMS626802-15			UNITS		
Operating frequency		83	66	50	83	66	50	66	50	33	MHz		
t <sub>CK</sub>	Cycle time, CLK (system clock)	12	15	20	12	15	20	15	20	30	ns		
KEY PARAMETER		NUMBER OF CYCLES REQUIRED											
Read latency, minimum programmed value		3	2	2	3	3	2	3	2	2	cycles		
t <sub>RCD</sub>	ACTV command to READ or WRT command	3	2	2	3	2	2	2	2	1	cycles		
t <sub>RAS</sub>	ACTV command to DEAC or DCAB command	5	4	3	6	5	4	5	4	3	cycles		
t <sub>RP</sub>	DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command	3	3	2	3	3	2	3	3	2	cycles		
t <sub>RC</sub>	REFR command to ACTV, MRS, or REFR command; self-refresh exit to ACTV, MRS, SLFR, or REFR command	8	7	5	9	8	6	8	6	4	cycles		
t <sub>RWL</sub>	Final data in to DEAC or DCAB command	2	2	1	3	2	1	2	2	1	cycles		
t <sub>RRD</sub>	ACTV command for one bank to ACTV command for the other bank	2	2	2	2	2	2	2	2	1	cycles		
t <sub>APR</sub>	Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command	Read latency = 1		—	—	—	—	—	—	—	cycles		
		Read latency = 2		—	2	1	—	—	1	—	2	1	cycles
		Read latency = 3		1	1	0	1	1	0	1	1	0	cycles
t <sub>APW</sub>	Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command	5	4	3	5	4	3	5	4	3	cycles		

† All references are made to the rising transition of CLK, unless otherwise noted.

**PARAMETER MEASUREMENT INFORMATION**




Figure 12. Output Parameters






Figure 13. Command-to-Command Parameters

**PARAMETER MEASUREMENT INFORMATION**



**Figure 17. Write With Auto-Deactivate**



NOTE A: For this example, assume read latency = 3, and burst length = 4.

**Figure 18. DQ Masking**



**TMS626162**  
**524 288-WORD BY 16-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**

SMOS683D - FEBRUARY 1995 - REVISED JULY 1996





Figure 20. Power-Down Operation




PARAMETER MEASUREMENT INFORMATION

BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†			
			a	b	c	d
Q	T	R0	C0	C0+1	C0+2	C0+3

† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5).  
 NOTE A: This example illustrates minimum  $t_{RCD}$  and  $n_{EP}$  for the '626162-12 at 83 MHz.


Figure 22. Read Burst (read latency = 3, burst length = 4)



BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†			
			a	b	c	d
D	B	R0	C0	C0 + 1		
Q	B	R0			C1‡	C1 + 1

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 4).  
 NOTE A: This example illustrates minimum  $t_{RCO}$  and  $n_{EP}$  for the '626162-12 at 83 MHz.

**Figure 24. Write-Read Burst (read latency = 3, burst length = 2)**




BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLET								
			a	b	c	d	e	f	g	h	i
Q	T	R0	C0	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7	
D	T	R0									C1

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 6).

NOTE A: This example illustrates minimum  $t_{RCD}$  for the '626162-12 at 83 MHz.

Figure 26. Read Burst - Single Write With Automatic Deactivate (read latency = 3, burst length = 8)

**PARAMETER MEASUREMENT INFORMATION**




BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†																			
			a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	p	q	r	s	.
Q	B	R0	C0	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7												
Q	T	R1									C1	C1+1	C1+2	C1+3	C1+4	C1+5	C1+6	C1+7				
Q	B	R2																	C2	C2+1	C2+2	.

† Column-address sequence depends on programmed burst type and starting column address C0, C1, and C2 (see Table 6).  
 NOTE A: This example illustrates minimum t<sub>RPCD</sub> for the '626162-12 at 83 MHz.

**Figure 28. Two-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length = 8)**

**PARAMETER MEASUREMENT INFORMATION**




BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†								
			a	b	c	d	e	f	g	h	
Q	B	R0	C0	C0+1	C0+2	C0+3					
D	T	R1					C1	C1+1	C1+2	C1+3	

† Column-address sequence depends on programmed burst type and starting column address C0 and C1. (Refer to Table 5.)  
 NOTE A: This example illustrates minimum  $t_{RCD}$ ,  $t_{RP}$ , and  $t_{RWL}$  for the '626162-12 at 83 MHz.

**Figure 30. Read-Burst Bank B, Write-Burst Bank T (read latency = 3, burst length = 4)**


PARAMETER MEASUREMENT INFORMATION



BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLET								
			a	b	c	d	e	f	g	h	
Q	T	R0	C0	C0+1	C0+2	C0+3					
D	T	R1					C1	C1+1	C1+2	C1+3	

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5).  
 NOTE A: This example illustrates minimum t<sub>RCD</sub> for the '626162-12 at 83 MHz.

Figure 32. Data Mask (read latency = 3, burst length = 4)



PARAMETER MEASUREMENT INFORMATION


BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†								
			a	b	c	d	e	f	g	h	
Q	T	R0	C0	C0+1	C0+2	C0+3					
D	B	R1					C1	C1+1	C1+2	C1+3	

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5).  
 NOTE A: This example illustrates minimum  $t_{RCD}$  and  $n_{EP}$  read burst, and a minimum  $t_{RWL}$  write burst for the '626162-12 at 83 MHz

Figure 34. Data Mask With Byte Control (read latency = 3, burst length = 4)




PARAMETER MEASUREMENT INFORMATION



BURST TYPE	BANK	ROW ADDR	BURST CYCLE†			
			a	b	c	d
Q	T	R0	C0	C0+1	C0+2	C0+3

† Column-address sequence depends on programmed burst type and starting column address C0 (see 5).  
 NOTE A: This example illustrates minimum  $t_{RC}$ ,  $t_{RCD}$ , and  $n_{EP}$  for the '626162-12 at 83 MHz.

Figure 36. Refresh Cycles (read latency = 3, burst length = 4)



BURST-TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†								
			a	b	c	d	e	f	g	h	
Q	T	R0	C0	C0+1	C0+2	C0+3					
D	T	R1					C1	C1+1	C1+2	C1+3	

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see 5).

Figure 38. CLK Suspend (HOLD) During Read Burst and Write Burst (read Latency = 3, burst length = 4)

PARAMETER MEASUREMENT INFORMATION


524288-WORD BY 16-BIT BY 2-BANK  
 SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY  
 SMOS669D - FEBRUARY 1996 - REVISED JULY 1996

TMS626162

**TMS626162**  
**524288-WORD BY 16-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**  
SMOS883D - FEBRUARY 1995 - REVISED JULY 1996

---

**device symbolization**



**TMS626812**  
**1048576-WORD BY 8-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**

SMOS687 - JULY 1996

- Organization . . . 1M × 8 × 2 Banks
- 3.3-V Power Supply (±10% Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth – Up to 83-MHz Data Rates
- Read Latency Programmable to 1, 2, or 3 Cycles From Column-Address Entry
- Burst Sequence Programmable to Serial or Interleave
- Burst Length Programmable to 1, 2, 4, or 8
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ-Bus Mask Capability
- Auto-Refresh and Self-Refresh Capability
- 4K Refresh (Total for Both Banks)
- High-Speed, Low-Noise Low-Voltage TTL (LVTTTL) Interface
- Power-Down Mode
- Compatible With JEDEC Standards
- Pipeline Architecture
- Employs Enhanced Performance Implanted CMOS (EPIC™) Technology Fabricated by Texas Instruments (TI™)
- Temperature Ranges  
 Operating, 0°C to 70°C  
 Storage, – 55°C to 150°C
- Performance Ranges:


	ACTV		
	SYNCHRONOUS CLOCK CYCLE TIME	COMMAND TO READ OR WRITE COMMAND INTERVAL	REFRESH TIME INTERVAL
	t <sub>CK</sub> (MIN)	t <sub>RCD</sub> (MIN)	t <sub>REF</sub> (MAX)
'626812-12A	12 ns	30 ns	64 ms
'626812-12	12 ns	30 ns	64 ms
'626812-15	15 ns	30 ns	64 ms

**description**

The TMS626812 series of devices are high-speed 16777216-bit synchronous dynamic random-access memories (SDRAMs) organized as two banks of 1048576 words with eight bits per word.

All inputs and outputs of the TMS626812 series are compatible with the LVTTTL interface.

**DGE PACKAGE**  
(TOP VIEW)



**PIN NOMENCLATURE**

A0–A10	Address Inputs
A0–A10	Row Addresses
A0–A8	Column Addresses
A10	Automatic-Precharge Select
A11	Bank Select
CAS	Column-Address Strobe
CKE	Clock Enable
CLK	System Clock
CS	Chip Select
DQ0–DQ7	SDRAM Data Input/Data Output
DQM	Data/Output Mask Enable
NC	No External Connect
RAS	Row-Address Strobe
V <sub>CC</sub>	Power Supply (3.3 V Typ)
V <sub>CCQ</sub>	Power Supply for Output Drivers (3.3 V Typ)
V <sub>SS</sub>	Ground
V <sub>SSQ</sub>	Ground for Output Drivers
W	Write Enable

EPIC and TI are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1996, Texas Instruments Incorporated

**TMS626812**  
**1048576-WORD BY 8-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**

SMOS687 - JULY 1996

operation (continued)

**Table 1. Basic-Command Truth Table†**

COMMAND	STATE OF BANK(S)	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{W}$	A11	A10	A9-A0	MNEMONIC
Mode register set	T = deac B = deac	L	L	L	L	X	X	A9 = V A8-A7 = 0 A6-A0 = V	MRS
Bank deactivate (precharge)	X	L	L	H	L	BS	L	X	DEAC
Deactivate all banks	X	L	L	H	L	X	H	X	DCAB
Bank activate/row-address entry	SB = deac	L	L	H	H	BS	V	V	ACTV
Column-address entry/write operation	SB = actv	L	H	L	L	BS	L	V	WRT
Column-address entry/write operation with automatic deactivate	SB = actv	L	H	L	L	BS	H	V	WRT-P
Column-address entry/read operation	SB = actv	L	H	L	H	BS	L	V	READ
Column-address entry/read operation with automatic deactivate	SB = actv	L	H	L	H	BS	H	V	READ-P
Burst stop	SB = actv	L	H	H	L	X	X	X	STOP
No operation	X	L	H	H	H	X	X	X	NOOP
Control-input inhibit / no operation	X	H	X	X	X	X	X	X	DESL
Auto-refresh‡	T = deac B = deac	L	L	L	H	X	X	X	REFR

† For exception of these commands on cycle n:

- CKE(n-1) must be high, or
  - tCESP must be satisfied for power-down exit, or
  - tCESP and tRC must be satisfied for self-refresh exit, or
  - tCES and nCLE must be satisfied for clock-suspend exit.
- DQM(n) is a don't care.

‡ Auto-refresh or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry.

Legend:

- n = CLK cycle number
- L = Logic low
- H = Logic high
- X = Don't care, either logic low or logic high
- V = Valid
- T = Bank T
- B = Bank B
- actv = Activated
- deac = Deactivated
- BS = Logic high to select bank T; logic low to select bank B
- SB = Bank selected by A11 at cycle n

operation (continued)

Table 3. DQM-Use Command Truth Table†

COMMAND	STATE OF BANK(S)	DQM (n)	DATA IN (n)	DATA OUT (n+2)	MNEMONIC
—	T = deac and B = deac	X	N/A	Hi-Z	—
—	T = actv and B = actv (no access operation)‡	X	N/A	Hi-Z	—
Data-in enable	T = write or B = write	L	V	N/A	ENBL
Data-in mask	T = write or B = write	H	M	N/A	MASK
Data-out enable	T = read or B = read	L	N/A	V	ENBL
Data-out mask	T = read or B = read	H	N/A	Hi-Z	MASK

† For exception of these commands on cycle n:

- CKE(n-1) must be high, or
  - tCESP must be satisfied for power-down exit, or
  - tCESP and tRC must be satisfied for self-refresh exit, or
  - tCES and nCLE must be satisfied for clock-suspend exit.
- CS(n), RAS(n), CAS(n), W(n), and A0-A11(n) are don't cares

‡ A bank is no longer in an access operation one cycle after the last data-out cycle of a read operation, and two cycles after the last data-in cycle of a write operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a write operation.

Legend:

- n = CLK cycle number
- L = Logic low
- H = Logic high
- X = Don't care, either logic low or logic high
- V = Valid
- M = Masked input data
- N/A = Not applicable
- T = Bank T
- B = Bank B
- actv = Activated
- deac = Deactivated
- write = Activated and accepting data in on cycle n
- read = Activated and delivering data out on cycle (n + 2)

**burst sequence (continued)**

**Table 6. 8-Bit Burst Sequences**

	INTERNAL COLUMN ADDRESS A2-A0															
	DECIMAL								BINARY							
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH
Serial	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	5	6	7	0	1	010	011	100	101	110	111	000	001
	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
Interleave	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
	3	2	1	0	7	6	5	4	011	010	001	000	111	110	101	100
	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0	1	110	111	100	101	010	011	000	001
	7	6	5	4	3	2	1	0	111	110	101	100	011	010	001	000

**latency**

The beginning data-out cycle of a read burst can be programmed to occur 1, 2, or 3 CLK cycles after the read command (see the section on setting the mode register, page 5-59). This feature allows the user to adjust the '626812 to operate in accordance with the system's capability to latch the data output from the '626812. The delay between the READ command and the beginning of the output burst is known as read latency (also known as  $\overline{\text{CAS}}$  latency). After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted based on the particular maximum frequency rating of the '626812.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and is not determined by the mode-register contents.

**two-bank operation**

The '626812 contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank must then be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding  $\overline{\text{RAS}}$  low,  $\overline{\text{CAS}}$  high,  $\overline{\text{W}}$  high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ-P or a WRT-P command or by use of the deactivate-bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the section on bank deactivation description, page 5-58).


**CLK suspend/power-down mode (continued)**

as a CLK-suspend operation, and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE returns high.

If CKE is brought low when no read or write command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row-active or auto-refresh periods to reduce input buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid during the power-down mode, the self-refresh command (SLFR) must be executed concurrently with the power-down entry (PDE) command. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time ( $t_{CESP}$ ) is satisfied. Table 2 shows the command configuration for a CLK suspend/power-down operation, and Figure 19, Figure 20, and Figure 38 show an example of the procedure.

**setting the mode register**

The '626812 contains a mode register that must be programmed with the read latency, the burst type, and the burst length. This is accomplished by executing a mode-register set (MRS) command with the information entered on address lines A0–A9. A logic 0 must be entered on A7 and A8, but A10 and A11 are don't-care entries for the '626812. When A9=1, the write-burst length is always 1. When A9=0, the write-burst length is defined by A0–A2. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  low, and the input-mode word valid on A0–A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.





**Figure 1. Mode-Register Programming**



Interrupted bursts (continued)

Table 7. Read-Burst Interruption

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
READ, READ-P	Current output cycles continue until the programmed latency from the superseding READ (READ-P) command is met and new output cycles begin (see Figure 2).
WRT, WRT-P	The WRT (WRT-P) command immediately supersedes the read burst in progress. To avoid data contention, DQM must be high before the WRT (WRT-P) command to mask output of the read burst on cycles ( $n_{CCD}-1$ ), $n_{CCD}$ , and ( $n_{CCD}+1$ ) assuming that there is any output on these cycles. For read latency = 1, read burst interruption by WRT (WRT-P) command is not allowed at $n_{CCD} = 1, 2$ (see Figure 3).
DEAC, DCAB	The DQ bus is in the high-impedance state when $n_{HZP}$ cycles are satisfied or when the read burst completes, whichever occurs first (see Figure 4).
STOP	The DQ bus is in the high-impedance state when $n_{BSD}$ cycles are satisfied or when the read burst completes, whichever occurs first. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command (see Figure 5).




NOTE A: For these examples assume read latency = 3, and burst length = 4.

Figure 2. Read Burst Interrupted by Read Command

interrupted bursts (continued)

Table 8. Write-Burst Interruption


INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST
READ, READ-P	Data in on previous cycle is written. No further data in is accepted (see Figure 6).
WRT, WRT-P	The new WRT (WRT-P) command and data in immediately supersedes the write burst in progress (see Figure 7).
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQM must be used to mask the DQ bus such that the write recovery specification ( $t_{RWL}$ ) is not violated by the interrupt (see Figure 8).
STOP	The data on the input pins at the time of the burst STOP command is not written, and no further data is accepted. The bank remains active. A new read or write command cannot be entered for at least $n_{BSD}$ cycles after the STOP command (see Figure 9).



NOTE A: For these examples assume read latency = 3, burst length = 4.

Figure 6. Write Burst Interrupted by Read Command

**Interrupted bursts (continued)**



NOTE A: For this example assume burst length = 4.

**Figure 9. Write Burst Interrupted by STOP Command**

**power up**

Device initialization should be performed after a power up to the full  $V_{CC}$  level. After power is established, a 200- $\mu$ s interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed, and the mode register must be set to complete the device initialization.

electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted)  
(see Note 2)

PARAMETER	TEST CONDITIONS	'626812-12A		'626812-12		'626812-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -2 mA	2.4		2.4		2.4		V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 2 mA		0.4		0.4		0.4	V
I <sub>I</sub> Input current (leakage)	0 V ≤ V <sub>I</sub> ≤ V <sub>CC</sub> + 0.3 V, All other pins = 0 V to V <sub>CC</sub>		±10		±10		±10	μA
I <sub>O</sub> Output current (leakage)	0 V ≤ V <sub>O</sub> ≤ V <sub>CC</sub> + 0.3 V, Output disabled		±10		±10		±10	μA
I <sub>CC1</sub> Average read or write current	t <sub>RC</sub> = MIN, t <sub>CK</sub> = MIN, Read latency = 3	One bank active	Burst length = 1 or 2	85	85	75	mA	
			Burst length = 4 or 8	105	105	90		
		Two banks active interleaving	Burst length = 1 or 2	140	140	120		
			Burst length = 4 or 8	165	165	135		
I <sub>CC2</sub> Standby current	Both banks deactivated	CKE = V <sub>IH</sub>	25	25	20	mA		
		CKE = V <sub>IL</sub>	2	2	2			
	1 or 2 banks active	CKE = 0 V (CMOS)	1	1	1			
		CKE = V <sub>IH</sub>	30	30	25			
I <sub>CC3</sub> Consecutive CBR commands	t <sub>RC</sub> = MIN	CKE = V <sub>IL</sub>	8	8	8	mA		
		CKE = V <sub>IH</sub>	80	80	70			
I <sub>CC4</sub> Burst current, gapless burst	ACTV not allowed, Two bank interleaved, t <sub>CK</sub> = MIN,	Read latency = 1	60	60	50	mA		
		Read latency = 2	120	100	90			
		Read latency = 3	140	140	120			
I <sub>CC6</sub> Self-refresh current	CKE = V <sub>IL</sub>	CKE = V <sub>IL</sub>	2	2	2	mA		
		CKE = 0 V (CMOS)	1	1	1			

NOTE 2: All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

**TMS626812**  
**1048576-WORD BY 8-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**  
SMOS687 - JULY 1996

**ac timing requirements over recommended ranges of supply voltage and operating free-air temperature†‡**

	'626812-12A		'626812-12		'626812-15		UNIT		
	MIN	MAX	MIN	MAX	MIN	MAX			
t <sub>RAS</sub>	ACTV command to DEAC or DCAB command		60	100 000	72	100 000	75	100 000	ns
t <sub>RCD</sub>	ACTV command to READ or WRT command (see Note 8)		30		30		30		ns
t <sub>RP</sub>	DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command		36		36		45		ns
t <sub>APR</sub>	Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command		t <sub>RP</sub> + (nEP + t <sub>CK</sub> )						ns
t <sub>APW</sub>	Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command		60		60		75		ns
t <sub>RWL</sub>	Final data in to DEAC or DCAB command		18		20		30		ns
t <sub>RRD</sub>	ACTV command for one bank to ACTV command for the other bank		24		24		30		ns
t <sub>T</sub>	Transition time, all inputs (see Note 9)		1	5	1	5	1	5	ns
t <sub>REF</sub>	Refresh interval			64		64		64	ms

† See Parameter Measurement Information for load circuits.

‡ All references are made to the rising transition of CLK, unless otherwise noted.

NOTES: 8. For read or write operations with automatic deactivate, t<sub>RCD</sub> must be set to satisfy minimum t<sub>RAS</sub>.

9. Transition time, t<sub>T</sub>, is measured between V<sub>IH</sub> and V<sub>IL</sub>.

**TMS626812**  
**1048576-WORD BY 8-BIT BY 2-BANK**  
**SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY**

SMOS687 - JULY 1996

**Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters**

		TMS626812-12A			TMS626812-12			TMS626812-15			UNITS	
Operating frequency		83	66	50	83	66	50	66	50	33	MHz	
t <sub>CK</sub>	Cycle time, CLK (system clock)	12	15	20	12	15	20	15	20	30	ns	
KEY PARAMETER		NUMBER OF CYCLES REQUIRED										
Read latency, minimum programmed value		3	2	2	3	3	2	3	2	2	cycles	
t <sub>RCD</sub>	ACTV command to READ or WRT command	3	2	2	3	2	2	2	2	1	cycles	
t <sub>RAS</sub>	ACTV command to DEAC or DCAB command	5	4	3	6	5	4	5	4	3	cycles	
t <sub>RP</sub>	DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command	3	3	2	3	3	2	3	3	2	cycles	
t <sub>RC</sub>	REFR command to ACTV, MRS, or REFR command; self-refresh exit to ACTV, MRS, SLFR, or REFR command	8	7	5	9	8	6	8	6	4	cycles	
t <sub>RWL</sub>	Final data in to DEAC or DCAB command	2	2	1	3	2	1	2	2	1	cycles	
t <sub>RRD</sub>	ACTV command for one bank to ACTV command for the other bank	2	2	2	2	2	2	2	2	1	cycles	
t <sub>APR</sub>	Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command	Read latency = 1	—	—	—	—	—	—	—	—	cycles	
		Read latency = 2	—	2	1	—	—	1	—	2	1	cycles
		Read latency = 3	1	1	0	1	1	0	1	1	0	cycles
t <sub>APW</sub>	Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command	5	4	3	5	4	3	5	4	3	cycles	

† All references are made to the rising transition of CLK, unless otherwise noted.

**PARAMETER MEASUREMENT INFORMATION**




Figure 12. Output Parameters






Figure 13. Command-to-Command Parameters

**PARAMETER MEASUREMENT INFORMATION**



**Figure 17. Write With Auto-Deactivate**



NOTE A: For this example assume read latency = 3, and burst length = 4.

**Figure 18. DQ Masking**



PARAMETER MEASUREMENT INFORMATION





Figure 20. Power-Down Operation




BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†			
			a	b	c	d
Q	T	R0	C0	C0 + 1	C0 + 2	C0 + 3

† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5).

NOTE A: This example illustrates minimum  $t_{RCD}$  and  $n_{EP}$  for the '626812-12 at 83 MHz.

**Figure 22. Read Burst (read latency = 3, burst length = 4)**


**PARAMETER MEASUREMENT INFORMATION**



BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†			
			a	b	c	d
D	B	R0	C0	C0 + 1		
Q	B	R0			C1†	C1 + 1

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 4).  
 NOTE A: This example illustrates minimum  $t_{RCD}$ ,  $t_{CWL}$ , and  $t_{EP}$  for the '626812-12 at 83 MHz.

**Figure 24. Write-Read Burst (read latency = 3, burst length = 2)**




BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†																		
			a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	p	q	r	s
Q	B	R0	C0	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7											
Q	T	R1									C1	C1+1	C1+2	C1+3	C1+4	C1+5	C1+6	C1+7			
Q	B	R2																C2	C2+1	C2+2	..

† Column-address sequence depends on programmed burst type and starting column address C0, C1, and C2 (see Table 6).

NOTE A: This example illustrates minimum  $t_{RC D}$  for the '626812-12 at 83 MHz.

**Figure 26. Two-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length = 8)**




PARAMETER MEASUREMENT INFORMATION

BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†							
			a	b	c	d	e	f	g	h
Q	B	R0	C0	C0+1	C0+2	C0+3				
D	T	R1					C1	C1+1	C1+2	C1+3

† Column-address sequence depends on programmed burst type and starting column addresses C0 and C1. (see Table 5).

NOTE A: This example illustrates a minimum  $t_{RCD}$ ,  $n_{EP}$ , and  $t_{RWL}$  for the '626812-12 at 83 MHz.

**Figure 28. Read-Burst Bank B, Write-Burst Bank T (read latency = 3, burst length = 4)**



BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†								
			a	b	c	d	e	f	g	h	
Q	T	R0	C0	C0+1	C0+2	C0+3					
D	T	R1					C1	C1+1	C1+2	C1+3	

† Column-address sequence depends on programmed burst type and starting column address C0 and C1 (see Table 5).  
 NOTE A: This example illustrates minimum  $t_{RC}$  for the '626812-12 at 83 MHz.

**Figure 30. Data Mask (read latency = 3, burst length = 4)**


PARAMETER MEASUREMENT INFORMATION

1048576-WORD BY 8-BIT BY 2-BANK  
 SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMC9887 - JULY 1986

TMS626812

PARAMETER MEASUREMENT INFORMATION



BURST TYPE (D/Q)	BANK (B/T)	ROW ADDR	BURST CYCLE†			
			a	b	c	d
D	B	R0	C0	C0+1	C0+2	C0+3

† Column-address sequence depends on programmed burst type and starting column address C0 (see Table 5).

NOTES: A. This example illustrates minimum  $t_{RP}$ ,  $n_{RSA}$ , and  $t_{RCD}$  for the '626812-12 at 83 MHz.


B. Refer to Figure 1

**Figure 32. Set Mode Register (deactivate all, set mode register, write burst with automatic deactivate)  
(burst length = 4)**

**MECHANICAL DATA**


**DGE (R-PDSO-G44)**

**PLASTIC SMALL-OUTLINE PACKAGE**



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.

**device symbolization**





# TMS664414, TMS664814, TMS664164 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES

SMOS690 – DECEMBER 1996

- Organization . . . 1M x 16 x 4 Banks  
2M x 8 x 4 Banks  
4M x 4 x 4 Banks
- 3.3-V Power Supply ( $\pm 10\%$  Tolerance)
- Four Banks for On-Chip Interleaving for x4/x8/x16 (Gapless Access) Depending on Organizations
- High Bandwidth – Up to 100-MHz Data Rates
- Burst Length Programmable to 1, 2, 4, 8, or Full Page
- Programmable Output Sequence – Serial or Interleave
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ Bus Mask Capability
- Only x16 SDRAM Configuration Supports Upper-/Lower-Byte Masking Control
- Programmable Read Latency From Column Address
- Pipeline Architecture (Single-Cycle Architecture)
- Single Write/Read Burst
- Self-Refresh Capability (every 16  $\mu$ s)
- High-Speed, Low-Noise Low-Voltage Transistor-Transistor Logic (LVTTTL) Interface
- Power-Down Mode
- Compatible With JEDEC Standards
- 16K RAS-Only Refresh (Total for All Banks)
- 4K Auto Refresh (Total for All Banks)/64 ms
- Automatic Precharge and Controlled Precharge
- Burst Interruptions Supported
  - Read Interruption
  - Write Interruption
  - Stop Interruption
  - Precharge Interruption
- Support Clock-Suspend Operation (Hold Command)
- Performance Ranges:

	ACTV		
SYNCHRONOUS	COMMAND TO	REFRESH	
CLOCK CYCLE	READ OR WRT	TIME	
TIME	COMMAND	INTERVAL	
(MIN)	(MIN)	(MAX)	
'664xx4-10	10 ns	30 ns	64 ms
'664xx4-12	12 ns	35 ns	64 ms

## description

The TMS664xx4 series are high-speed, 67108864-bit synchronous dynamic random-access memories (SDRAMs), which are organized as follows:

- Four banks of 1 048 576 words with 16 bits per word
- Four banks of 2 097 152 words with 8 bits per word
- Four banks of 4 194 304 words with 4 bits per word

All inputs and outputs of the TMS664xx4 series are compatible with the LVTTTL interface.

The SDRAM employs state-of-the-art enhanced performance implanted CMOS (EPIC™) technology for high-performance, reliability, and low power. All inputs and outputs are synchronized with the CLK input to simplify system design and to enhance use with high-speed microprocessors and caches.

The TMS664xx4 SDRAM is available in a 400-mil, 54-pin surface-mount thin small-outline package (TSOP) (II) (DGE suffix).

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


Copyright © 1996, Texas Instruments Incorporated

# TMS664414, TMS664814, TMS664164 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES

SMOS690 – DECEMBER 1996

PIN NOMENCLATURE	
A0 – A13	<p><b>Address Inputs</b></p> <div style="border: 1px solid black; padding: 5px; margin: 5px 0;"> <p><b>Four Banks</b></p> <p><b>Column</b></p> <p>A0 –A9 Column Addr (x4)</p> <p>A0 –A8 Column Addr (x8)</p> <p>A0 –A7 Column Addr (x16)</p> <p>A10 Auto Precharge</p> <p>A12 – A13 Bank Select</p> </div> <p><b>Row</b></p> <p>A0 – A11 Row Addr</p> <p>A12 – A13 Bank Select</p>
$\overline{\text{CAS}}$	Column-Address Strobe
$\overline{\text{CKE}}$	Clock Enable
CLK	System Clock
$\overline{\text{CS}}$	Chip Select
DQ0–DQ3	SDRAM Data Input/Data Output (x4)
DQ0–DQ7	SDRAM Data Input/Data Output (x8)
DQ0–DQ15	SDRAM Data Input/Data Output (x16)
DQMU/DQML	Data/Output Mask Enables for x16
DQM	Data/Output Mask Enables for x4 and x8
NC	No External Connect
$\overline{\text{RAS}}$	Row-Address Strobe
VCC	Power Supply (3.3 V Typ)
VCCQ	Power Supply for Output Drivers (3.3 V Typ)
VSS	Ground
VSSQ	Ground for Output Drivers
$\overline{\text{W}}$	Write Enable

**functional block diagram (four banks)**




PRODUCT PREVIEW



TMS664414, TMS664814, TMS664164  
 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES

SMOS690 - DECEMBER 1986

state diagram



PRODUCT PREVIEW



**TMS664414, TMS664814, TMS664164**  
**64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES**

SMOS690 – DECEMBER 1996

operation (continued)

**Table 2. CEK-Use Command Truth Table†**

COMMAND	STATE OF BANK(S)	CEK (n-1)	CEK (n)	$\overline{CS}$ (n)	$\overline{RAS}$ (n)	$\overline{CAS}$ (n)	$\overline{W}$ (n)	MNEMONIC
Self-refresh entry	All Banks = deac	H	L	L	L	L	H	SLFR
Power-down entry at n + 1‡	All Banks = no access operation§	H	L	X	X	X	X	PDE
Self-refresh exit	All Banks = self-refresh	L	H	L	H	H	H	—
		L	H	H	X	X	X	—
Power-down exit¶	All Banks = power down	L	H	X	X	X	X	—
CLK suspend at n + 1	All Banks = access operation§	H	L	X	X	X	X	HOLD
CLK suspend exit at n + 1	All Banks = access operation§	L	H	X	X	X	X	—

† For execution of these commands, A0–A13 (n) and DQMx (n) are don't cares.

‡ On cycle n, the device executes the respective command (listed in Table 1). On cycle (n+1), the device enters the power-down mode.

§ A bank is no longer in an access operation one cycle after the last data-out cycle of a READ (READ-P) operation, and two cycles after the last data-in cycle of a WRT (WRT-P) operation. Neither the PDE nor the HOLD command is allowed on the cycle immediately following the last data-in cycle of a WRT (WRT-P) operation.

¶ If setup time from CEK high to the next CLK high satisfies  $t_{CESP}$ , the device executes the respective command (listed in Table 1). Otherwise, either DESL or NOOP command must be applied before any other command.

Legend:

- n = CLK cycle number
- L = Logic low
- H = Logic high
- X = Don't care (either logic high or logic low)
- deac = Deactivated

**PRODUCT PREVIEW**



**burst sequence**

All data for the '664xx4 is written or read in a *burst* fashion. That is, a single starting address is entered into the device and then the '664xx4 internally accesses a sequence of locations based on that starting address. Some of the subsequent accesses after the first one can be at preceding, as well as succeeding, column addresses, depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Table 4 through Table 6). The length of the burst sequence can be user-programmed to be 1, 2, 4, 8, or full page [256 (x16), 512 (x8), 1024 (x4)] accesses. After a read burst is completed (as determined by the programmed burst length), the outputs are in the high-impedance state until the next read access is initiated.

**Table 4. 2-Bit Burst Sequences**

	INTERNAL COLUMN ADDRESS A0			
	DECIMAL		BINARY	
	START	2ND	START	2ND
Serial	0	1	0	1
	1	0	1	0
Interleave	0	1	0	1
	1	0	1	0

**Table 5. 4-Bit Burst Sequences**

	INTERNAL COLUMN ADDRESS A1–A0							
	DECIMAL				BINARY			
	START	2ND	3RD	4TH	START	2ND	3RD	4TH
Serial	0	1	2	3	00	01	10	11
	1	2	3	0	01	10	11	00
	2	3	0	1	10	11	00	01
	3	0	1	2	11	00	01	10
Interleave	0	1	2	3	00	01	10	11
	1	0	3	2	01	00	11	10
	2	3	0	1	10	11	00	01
	3	2	1	0	11	10	01	00

**PRODUCT PREVIEW**

#### four-bank row-access operation

One of the features of the four-bank operation is access to information on random rows at a higher rate of operation than is possible with a standard DRAM. This can be accomplished by activating one of the banks with a row address and, while the data stream is being accessed to/from that bank, activating one of the other banks with other row addresses. When the data stream to/from the first activated bank is complete, the data stream to/from the second activated bank can begin without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses or the entry of new row addresses for other banks which currently are deactivated. In this manner, operation can continue in an interleaved fashion. Figure 30 is an example of four-bank row-interleaving read bursts with automatic deactivate with a read latency of 3 and a burst length of 8.

#### four-bank column-access operation

The availability of four banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A12–A13 for the four-bank column-access operation can be used to alternate READ or WRT commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 31 is an example of four-bank column-interleaving read bursts with a read latency of 3 and a burst length of 2.

#### bank deactivation (precharge)

All banks can be deactivated simultaneously (placed in precharge) by using the DCAB command. A single bank can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A12–A13 selects the bank to be precharged as shown in Table 1. Figure 26 and Figure 34 provide examples. A bank also can be deactivated automatically by using A10 during a READ or WRT command. If A10 is held high during the entry of a READ or WRT command, the accessed bank, selected by A12–A13 for the 4-bank option, is automatically deactivated upon completion of the access burst. If A10 is held low during READ- or WRT-command entry, that bank remains active following the burst. The READ and WRT commands with automatic deactivation are denoted as READ-P and WRT-P. See Figure 29 for an example.

#### chip select

$\overline{CS}$  (chip select) can be used to select or deselect the '664xx4 for command entry which might be required for multiple-memory-device decoding. If  $\overline{CS}$  is held high on the rising edge of CLK (DESL command), the device does not respond to  $\overline{RAS}$ ,  $\overline{CAS}$ , or  $\overline{W}$  until the device is selected again. Device select is accomplished by holding  $\overline{CS}$  low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Table 1 and Table 2). Using  $\overline{CS}$  does not affect an access burst that is in progress; the DESL command can restrict only  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{W}$  input to the '664xx4.

setting the mode register

The '664xx4 contains a mode register that should be user-programmed with the read latency, the burst type, and the burst length. This is accomplished by executing an MRS command with the information entered on address lines A0–A9. A logic 0 must be entered on A7 and A8, but A10–A13 are don't care entries for the '664xx4. When A9 = 1, the write burst length is always 1. When A9 = 0, the write burst length is defined by A2–A0. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{W}}$  low and the input-mode word valid on A0–A9 on the rising edge of CLK (see Table 1). The MRS command can be executed only when all banks are deactivated. See Figure 22 and Figure 36 for examples.




Figure 1. Mode-Register Programming

refresh


The '664xx4 must be refreshed at intervals not exceeding  $t_{REF}$  (see timing requirements) or data cannot be retained. Refresh can be accomplished by performing an ACTV command ( $\overline{\text{RAS}}$ -only refresh) to every row in all banks, by performing 4096 auto-refresh (REFR) commands, or by placing the device in self refresh. Regardless of the method used, refresh must be accomplished before  $t_{REF}$  has expired. See Figure 35 for an example.

auto refresh


Before performing an auto refresh, all banks must be deactivated (placed in precharge). To enter a REFR command,  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  must be low and  $\overline{\text{W}}$  must be high upon the rising edge of CLK (see Table 1). The refresh address is generated internally such that after 4096 REFR commands, all banks of the '664xx4 are refreshed. The external address and bank select A12–A13 are ignored. The execution of a REFR command automatically deactivates all banks upon completion of the internal auto-refresh cycle. This allows consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before  $t_{REF}$  expires.

PRODUCT PREVIEW

Interrupted bursts (continued)




a) INTERRUPTED ON EVEN CYCLES



b) INTERRUPTED ON ODD CYCLES

NOTE A: For this example, assume read latency = 2 and burst length > 2.

Figure 2. Read Burst Interrupted by Read Command



NOTES: A. For this example, read latency = 2 and burst length > 2.



B. DQMx must be high to mask output of the read burst on cycles (nCCD-1), (nCCD) and (nCCD+1).

Figure 3. Read Burst Interrupted by Write Command

PRODUCT PREVIEW



interrupted bursts (continued)



NOTE A: For this example, assume read latency = 2, burst length > 2.

Figure 6. Write Burst Interrupted by Read Command




Figure 7. Write Burst Interrupted by Write Command

PRODUCT PREVIEW

# TMS66414, TMS664814, TMS664164 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES

SMOS690 – DECEMBER 1996

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	– 0.5 V to 4.6 V
Supply voltage range for output drivers, $V_{CCQ}$	– 0.5 V to 4.6 V
Voltage range on any input pin (see Note 1)	– 0.5 V to 4.6 V
Voltage range on any output pin (see Note 1)	– 0.5 V to $V_{CC} + 0.5$ V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, $T_A$	0°C to 70°C
Storage temperature range, $T_{stg}$	– 55°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

## recommended operating conditions

	MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage	3	3.3	3.6	V
$V_{CCQ}$ Supply voltage for output drivers‡	3	3.3	3.6	V
$V_{SS}$ Supply voltage		0		V
$V_{SSQ}$ Supply voltage for output drivers		0		V
$V_{IH}$ High-level input voltage	2		$V_{CC} + 0.3$	V
$V_{IL}$ Low-level input voltage	– 0.3		0.8	V
$T_A$ Operating free-air temperature	0		70	°C

‡  $V_{CCQ} \leq V_{CC} + 0.3$  V

**PRODUCT PREVIEW**



# TMS664414, TMS664814, TMS664164 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES

SMOS690 – DECEMBER 1996

capacitance over recommended ranges of supply voltage and operating free-air temperature,  $f = 1$  MHz (see Note 3)

	MIN	MAX	UNIT
$C_i(S)$ Input capacitance, CLK input		5	pF
$C_i(AC)$ Input capacitance, address and control inputs: A0–A13, $\overline{CS}$ , DQMx, $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$		5	pF
$C_i(E)$ Input capacitance, $\overline{CKE}$ input		5	pF
$C_o$ Output capacitance		7	pF

NOTE 4:  $V_{CC} = 3.3 \pm 0.3$  V and bias on pins under test is 0 V.

ac timing requirements over recommended ranges of supply voltage and operating free-air temperature†

		'664xx4-10		'664xx4-12		UNIT
		MIN	MAX	MIN	MAX	
$t_{CK}$ Cycle time, CLK (system clock)	Read latency = 2	15		18		ns
	Read latency = 3	10		12		
$t_{CKH}$ Pulse duration, CLK (system clock) high		3		4		ns
$t_{CKL}$ Pulse duration, CLK (system clock) low		3		4		ns
$t_{AC}$ Access time, CLK $\uparrow$ to data out (see Note 4)	Read latency = 2		12		15	ns
	Read latency = 3		8		10	
$t_{LZ}$ Delay time, CLK to DQ in the low-impedance state (see Note 5)		0		0		ns
$t_{HZ}$ Delay time, CLK to DQ in the high-impedance state (see Note 6)	Read latency = 2		7		9	ns
	Read latency = 3		7		9	
$t_{DS}$ Setup time, data input		2		3		ns
$t_{AS}$ Setup time, address		2		3		ns
$t_{CS}$ Setup time, control input ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ , DQMx)		2		3		ns
$t_{CES}$ Setup time, $\overline{CKE}$ (suspend entry/exit, power-down entry)		2		3		ns
$t_{CESP}$ Setup time, $\overline{CKE}$ (power-down/self-refresh exit) (see Note 7)		8		10		ns
$t_{OH}$ Hold time, CLK $\uparrow$ to data out		3		3		ns
$t_{DH}$ Hold time, data input		1		1		ns
$t_{AH}$ Hold time, address		1		1		ns
$t_{CH}$ Hold time, control input ( $\overline{CS}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ , DQMx)		1		1		ns
$t_{CEH}$ Hold time, $\overline{CKE}$		1		1		ns
$t_{RC}$ REFR command to ACTV, MRS, REFR, or SLFR command; ACTV command to ACTV, MRS, REFR, or SLFR command; Self-refresh exit to ACTV, MRS, REFR, or SLFR command		90		110		ns
$t_{RAS}$ ACTV command to DEAC or DCAB command (see Note 9)		60	120 000	70	120 000	ns
$t_{RCD}$ ACTV command to READ or WRT command (see Note 9)		30		35		ns
$t_{RP}$ DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command		30		40		ns

† See Figure 10 for load circuits.

‡ All references are made to the rising transition of CLK, unless otherwise noted.

- NOTES: 5.  $t_{AC}$  is referenced from the rising transition of CLK that is previous to the data-out cycle. For example, the first data out  $t_{AC}$  is referenced from the rising transition of CLK that is read latency – one cycle after the READ command. An access time is measured at output reference level 1.4 V.
6.  $t_{LZ}$  is measured from the rising transition of CLK that is read latency – one cycle after the READ command.
7.  $t_{HZ}$  (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.
8. See Figures 19 and 20.
9. In case of WRITE with auto precharge (WRT\_P), the  $t_{RCD}$  parameter must be relaxed to satisfy  $t_{RAS}$  parameter. For example,  $-t_{RCD} = 40$  ns, for BL = 1 in order to satisfy  $t_{RAS} = 60$  ns in – 10 spec.



**TMS664414, TMS664814, TMS664164**  
**64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES**

SMOS690 – DECEMBER 1996

**Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters†**

		'664xx4-10		'664xx4-12		UNITS
Operating frequency		100	66.6	83.3	55.5	MHz
t <sub>CK</sub>	Cycle time, CLK (system clock)	10	15	12	18	ns
KEY PARAMETER		NUMBER OF CYCLES REQUIRED				
Read latency, minimum programmed value		3	2	3	2	cycles
t <sub>RCD</sub>	ACTV command to READ or WRT command	3	2	3	2	cycles
t <sub>RAS</sub>	ACTV command to DEAC or DCAB command	6	4	6	4	cycles
t <sub>RP</sub>	DEAC or DCAB command to ACTV, MRS, SLFR, or REFR command	3	2	3	2	cycles
t <sub>RC</sub>	REFR command to ACTV, MRS, or REFR command; self-refresh exit to ACTV, MRS, SLFR, or REFR command	9	6	10	7	cycles
t <sub>RWL</sub>	Final data in to DEAC or DCAB command	2	1	2	1	cycles
t <sub>RRD</sub>	ACTV command for one bank to ACTV command for the other bank	2	2	2	2	cycles
t <sub>APR</sub>	Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command	Read latency = 2 (n <sub>EP</sub> = -1)		—	2	cycles
		Read latency = 3 (n <sub>EP</sub> = -2)		2	1	cycles
t <sub>APW</sub>	Final data in of WRT-P operation to ACTV, MRS, SLFR, or REFR command	4	3	5	3	cycles

† All references are made to the rising transition of CLK, unless otherwise noted.

**PRODUCT PREVIEW**



PARAMETER MEASUREMENT INFORMATION





Figure 12. Output Parameters




NOTE A:  $t_{RRD}$  is specified for command execution in one bank to command execution in the other bank.

Figure 13. Command-to-Command Parameters


PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



NOTE A: For this example, assume read latency = 2 and burst length = 2.

Figure 16. Read-Automatic Deactivate (Autoprecharge)



NOTE A: For this example, the burst length = 2.

Figure 17. Write-Automatic Deactivate (Autoprecharge)





Figure 18. CLK-Suspend Operation (Assume BL = 4)

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Assume both banks are deactivated before the execution of SLFR.  
 B. Before/after self-refresh mode, 4K burst auto refresh cycles are recommended to ensure the SDRAM is fully refreshed.

Figure 20. Self-Refresh Entry/Exit


PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



NOTE A: For this example, assume read latency = 3, and burst length = 4.

Figure 23. Read Followed by Deactivate




NOTE A: For this example, assume read latency = 3, and burst length = 1.

Figure 24. Read With Auto-Deactivate

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION



BURST TYPE (D/Q)	BANK (0-3)	ROW ADDR	BURST CYCLE			
			a	b	c	d
Q	0	R0	C0†	C0+1	C0+2	C0+3


† Column-address sequence depends on programmed burst type and starting address C0 (see Table 5).

NOTE A: This example illustrates minimum  $t_{RCD}$  and  $n_{EP}$  for the '664xx4 at 100 MHz.

Figure 26. Read Burst (read latency = 3, burst length = 4)

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



BURST TYPE (D/Q)	BANK (0-3)	ROW ADDR	BURST CYCLE			
			a	b	c	d
D	1	R0	C0†	C0+1		
Q	1	R0			C1	C1+1


† Column-address sequence depends on programmed burst type and starting addresses C0 and C1 (see Table 4).  
 NOTE A: This example illustrates minimum  $t_{RCD}$  for the '664xx4 at 100 MHz.

Figure 28. Write-Read Burst (read latency = 3, burst length = 2)

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION



BURST TYPE	BANK	ROW	BURST CYCLE																					
			(D/Q)	(0-3)	ADDR	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o	p	q	r	s
Q	0	R0		C0†	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7													
Q	1	R1										C1	C1+1	C1+2	C1+3	C1+4	C1+5	C1+6	C1+7					
Q	2	R2																		C2	C2+1	C2+2	...	


† Column-address sequence depends on programmed burst type and starting addresses C0, C1, and C2 (see Table 6).

NOTE A: This example illustrates minimum  $t_{RD}$  for the \*664xx4 at 100 MHz.

(a)

Figure 30. Four-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length = 8)

PARAMETER MEASUREMENT INFORMATION




BURST TYPE (D/Q)	BANK (0-3)	ROW ADDR	BURST CYCLE										
			a	b	c	d	e	f	g	h	...	...	
Q	0	R0	C0†	C0+1									
Q	1	R1			C1	C1+1							
Q	2	R2					C2	C2+1					
Q	3	R3							C3	C3+1			
...	...	...									...	...	

† Column-address sequence depends on programmed burst type and starting addresses C0, C1, and C2 (see Table 4).

Figure 31. Four-Bank Column-Interleaving Read Bursts (read latency = 3, burst length = 2)

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION




BURST TYPE (D/Q)	BANK (0-3)	ROW ADDR	BURST CYCLE								
			a	b	c	d	e	f	g	h	
D	3	R0	C0†	C0+1	C0+2	C0+3					
Q	0	R1					C1	C1+1	C1+2	C1+3	

† Column-address sequence depends on programmed burst type and starting addresses C0 and C1 (see Table 5).  
NOTE A: This example illustrates minimum nCWL and tRRD for the '664xx4 at 100 MHz.

Figure 33. Write-Burst Bank 3, Read-Burst Bank 0 With Automatic Deactivate (read latency = 3, burst length = 4)

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION




BURST TYPE (D/Q)	BANK (0-3)	ROW ADDR	BURST CYCLE							
			a	b	c	d	e	f	g	h
Q	3	R0	C0†	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7

† Column-address sequence depends on programmed burst type and starting address C0 (see Table 6).

NOTE A: This example illustrates minimum  $t_{RC}$ ,  $t_{RCD}$ ,  $n_{EP}$ , and  $t_{RP}$  for the '664xx4-10 at 66.6 MHz.

Figure 35. Refresh Cycles (Refreshes Followed by Read Burst, Followed by Refresh)  
 (read latency = 2, burst length = 8)

PARAMETER MEASUREMENT INFORMATION



BURST TYPE	BANK	ROW	BURST CYCLE										
			(D/Q)	(0-3)	ADDR	a	b	c	d	e	f	g	h
Q	3	R0				C0†	C0+1	C0+2	C0+3				
D	0	R1								C1†	C1+1	C1+2	C1+3

† Column-address sequence depends on programmed burst type and starting addresses C0 and C1 (see Table 5).


NOTES: A. This example illustrates minimum  $t_{RCD}$  and  $t_{APW}$  for the '664xx4-10 at 66.6 MHz.

B. If entering the PDE command with violation of short  $t_{APW}$ , the device still is entering the power-down mode and then both banks are deactivated (still in power-down mode).

**Figure 37. Use of CKE for Clock Gating (Hold) and Standby Mode (Read-Burst Bank 3 With Hold, Write-Burst Bank 0, Standby Mode) (read latency = 2, burst length = 4)**

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



PRODUCT PREVIEW


BURST TYPE	BANK	ROW	BURST CYCLE								
			a	b	c	d	e	f	g	h	
Q	1	R0	C0†	C0+1	C0+2	C0+3					
D	0	R1					C1†	C1+1	C1+2	C1+3	

† Column-address sequence depends on programmed burst type and starting addresses C0 and C1 (see Table 5).

NOTE A: This example illustrates minimum  $t_{RCD}$  and a minimum  $t_{RWL}$  write burst for the '664xx4-10 at 66.6 MHz.

Figure 39. Use of DQM for Output and Data-In Cycle Masking (Read-Burst Bank 1, Write-Burst Bank 0, Deactivate All Banks) [Only Masked Out the Lower Bytes (Random Bits)] for x16 (read latency = 2, burst length = 4)






BURST TYPE	BANK	ROW ADDR	BURST CYCLE								
			a	b	c	d	e	f	g	h	i
Q	1	R0	C0†	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7	
D	1	R0									C1

† Column-address sequence depends on programmed burst type and starting addresses C0 and C1 (see Table 6).

NOTE A: This example illustrates minimum  $t_{RCD}$  for the '664xx4-10 at 100 MHz.

Figure 41. Read Burst — Single Write With Automatic Deactivate (read latency = 3, burst length = 8)

PARAMETER MEASUREMENT INFORMATION



BURST TYPE (D/Q)	BANK (0-1)	ROW ADDR	BURST CYCLE							
			a	b	c	d	e	f	g	h
Q	1	R0	C0†	C0+1	C0+2	C0+3				
D	0	R1					C1	C1+1	C1+2	C1+3

† Column-address sequence depends on programmed burst type and starting addresses C0 and C1 (see Table 5).

NOTES: A. These rising clocks during output "c" with DQMx = Hi would not mask out the output "d" due to CKE insert low to suspend those rising clocks at cycle DQMx = Hi.

B. This example illustrates minimum  $t_{RCD}$  for the '664xx4-10 at 66.6 MHz.

Figure 43. Use of CKE for Clock Gating (Hold/Suspend) and DQM = Hi Showed No Effect (read latency = 2, burst length = 4, two banks)

PRODUCT PREVIEW


TMS664414, TMS664814, TMS664164  
 64M-BIT SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORIES

SMOS690 - DECEMBER 1996

MECHANICAL DATA

DGE (R-PDSO-G54)

PLASTIC SMALL-OUTLINE PACKAGE



PRODUCT PREVIEW

- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.

<b>General Information</b>	<b>1</b>
<b>Data Transceivers/Multiplexers</b>	<b>2</b>
<b>Address Buffers/Latches/Flip-Flops</b>	<b>3</b>
<b>Clock-Distribution Circuits</b>	<b>4</b>
<b>SDRAMs</b>	<b>5</b>
<b>Application Report</b>	<b>6</b>
<b>Mechanical Data</b>	<b>7</b>

# ***Timing Differences of 10-pF Versus 50-pF Loading***

SCEA004  
November 1996



## Introduction

This application report provides a data analysis of Texas Instruments (TI) 'ALVCH16244, which is an advanced low-voltage CMOS (ALVC) 16-bit unidirectional driver. The 'ALVCH16244, 'ALVCH16721, 'ALVCH162827, and 'ALVCH16835 are unidirectional drivers that are commonly used in personal computers and workstations for memory addressing in dual in-line memory modules (DIMMs). Typical DIMM applications, however, require loads of approximately 10 pF and a temperature range from 0°C to 70°C. Since the data sheet values for  $t_{pd}$ ,  $t_{en}$ , and  $t_{dis}$  are characterized under a 50-pF load and a temperature range of -40°C to 85°C, designers may find the difference in typical values to be beneficial. The purpose of this application report is to provide design engineers with the difference in typical values for  $t_{pd}$ ,  $t_{en}$ , and  $t_{dis}$  using a load of 10 pF, as opposed to 50 pF, and a temperature range of 0°C to 70°C, as opposed to -40°C to 85°C.

### Laboratory Testing Technique

Due to its widespread use, the 'ALVCH16244 was selected as the device for actual laboratory data. The data measures propagation delay time, enable time, and disable time. The values presented are the averages of three different outputs. The data presented is indicative of the 'ALVCH16721, the 'ALVCH162827, and the 'ALVCH16835, since the size of their output transistors are the same as those on the 'ALVCH16244. All values provided are typical values. Unique testing specifications are shown in the top, left portion of each graph.

Figure 1 shows the difference in propagation delay time, enable time, and disable time for  $V_{CC} = 2.7$  V and temperature values of 0°C and 70°C. The impact of a 10-pF versus a 50-pF loading results in decreases of approximately 20% in propagation delay time, approximately 25% in enable time, and approximately 10% in disable time.




Figure 1. 'ALVCH16244 10-pF Versus 50-pF Switching-Time Differences for  $V_{CC} = 2.7$  V

Figure 2 shows the difference in propagation delay time, enable time, and disable time for  $V_{CC} = 3$  V and temperature values of 0°C and 70°C. The impact of a 10-pF versus a 50-pF loading results in decreases of approximately 25% in propagation delay time and enable time, and approximately 8% in disable time.




Figure 4. 'ALVCH16244 10-pF Versus 50-pF Switching-Time Differences for  $V_{CC} = 3.6\text{ V}$

### Conclusion

There is a noticeable difference in propagation delay time, enable time, and disable time when a 10-pF load versus a 50-pF load is used, and when an operating temperature range of  $0^\circ\text{C}$  to  $70^\circ\text{C}$ , as opposed to  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ , is used. The propagation delay time decreased an average of 26%, the enable time decreased an average of 24%, and the disable time decreased an average of 8%.

<b>General Information</b>	<b>1</b>
<b>Data Transceivers/Multiplexers</b>	<b>2</b>
<b>Address Buffers/Latches/Flip-Flops</b>	<b>3</b>
<b>Clock-Distribution Circuits</b>	<b>4</b>
<b>SDRAMs</b>	<b>5</b>
<b>Application Report</b>	<b>6</b>
<b>Mechanical Data</b>	<b>7</b>



# ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a three-part type number as explained in the following example.

EXAMPLE: SN 74ALVCH16721 DGG R

**Prefix** \_\_\_\_\_

MUST CONTAIN TWO TO FOUR LETTERS

- SN = Standard prefix
- SNJ = MIL-STD-883 processed and screened per JEDEC Standard 101

**Unique Circuit Description** \_\_\_\_\_

MUST CONTAIN SIX TO TWELVE CHARACTERS

- Examples: 74ALVCH16244  
74SSTL16837  
CDC587

**Package** \_\_\_\_\_

MUST CONTAIN ONE TO THREE LETTERS

- DBB, DGV = plastic thin very small-outline package (TVSOP)
- DGE, DGG, PW = plastic thin shrink small-outline package (TSSOP)
- DL = plastic shrink small-outline package (SSOP)
- PAH = plastic thin quad flat package

**Tape and Reel Packaging** \_\_\_\_\_

Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.

MUST CONTAIN ONE OR TWO LETTERS


- LE = Left embossed tape and reel (required for PW package)
- R = Standard tape and reel (required for DBB, DGG, DGV; optional for DGE and DL packages)



DBB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

80 PIN SHOWN




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MO-153

4040078/C 10/95

DL (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

PW (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



4040064/D 10/95

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

---

**NOTES**