

The TMS320C30 Applications Board Functional Description

APPLICATION REPORT: SPRA403

*Tony Coomes
Software Development Systems
Nat Seshan
Digital Signal Processor Products
Semiconductor Group
Texas Instruments*

Digital Signal Processing Solutions



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE	(281) 274-2320
US TMS320 FAX	(281) 274-2324
US TMS320 BBS	(281) 274-2323
US TMS320 email	dsph@ti.com

The TMS320C30 Applications Board Functional Description

Abstract

This book describes the architecture of the TMS320C30 APPB (applications board), part of the TMS320C30 XDS1000 Development System. The APPB was designed to provide a basic platform for software development and a variety of interfaces to the TMS320C30. The four key interfaces used on the APPB are:

- ❑ SRAM
- ❑ EPROM
- ❑ Dual-port SRAM
- ❑ DRAM

The book provides basic functional details of the TMS320C30 APPB. Since the SRAM and EPROM interfaces on the APPB are simple, the book's discussion centers on the dual-port SRAM and DRAM interfaces and includes the following topics:

- ❑ Discussion of the APPB features
- ❑ Host/TMS320C30 Interface
- ❑ Expansion interface

Supporting figures include:

- ❑ Host interface block diagram
- ❑ TMS320C30 bank addressing
- ❑ Timing diagrams
- ❑ TMS320C30 applications
- ❑ TMS320C30 Applications board



Tables included cover:

- ❑ Host I/O Memory locations for control registers
- ❑ APPB general-purpose control register bits and bit definitions

The book concludes with a series of appendices that contain source code for routines written in C. The contents of these appendices include:

- ❑ TMS320C30 applications board routines for both the PC side and the TMS320C30 side
- ❑ Memory map and description (TMS320C30 view)
- ❑ TMS320C30 software development board
- ❑ Various modules
- ❑ TMS320C30 software development schematics
- ❑ TMS320C30 SWDS DRAM module schematics



Product Support

World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. New users must register with TI&ME before they can access the data sheet archive. TI&ME allows users to build custom information pages and receive new product updates automatically via email.

Email

For technical issues or clarification on switching products, please send a detailed email to dsph@ti.com. Questions receive prompt attention and are usually answered within one business day.


Introduction

This report describes the architecture of the TMS320C30 Applications Board (APPB), which is part of the TMS320C30 XDS1000 Development System. The XDS1000 is an in-circuit emulation tool for TMS320C30 hardware/software system development. The APPB was designed with two goals: to provide a basic platform for software development and to provide a variety of interfaces to the TMS32C30. There are four key interfaces used on the APPB:

- 1) SRAM
- 2) EPROM
- 3) Dual-port SRAM
- 4) DRAM

The SRAM and EPROM interfaces on the APPB are quite simple; thus, this report focuses on the dual-port SRAM and the DRAM interfaces. Figure 1 shows a basic block diagram of the APPB.

Figure 1. TMS320C30 Applications Board (APPB) Block Diagram



The APPB features include the following:

- TMS320C30/host communications via a designated, relocatable 4K-byte dual-bus SRAM memory block.
- 16K-words (64K-bytes) zero wait-state SRAM on the TMS320C30 primary bus (STRB).
- 2K-words of one wait-state EPROM for interrupt and reset vectors on the TMS320C30 primary bus.
- 16K-words (64K-bytes) zero wait-state SRAM on the TMS320C30 expansion bus (MSTRB). The SRAM can be selected in either one of two 8K-word banks.

- I/O expansion bus.
- 512K-words of DRAM on the TMS320C30 primary bus.
- Emulation port.
- IBM PC, PC/XT, PC/AT support.

The remainder of this document describes each interface in more detail.


Host/TMS320C30 Interface

The host/TMS320C30 interface is composed of two basic blocks, the dual-port SRAM and the control logic. The control logic consists of address decoding, a read/write control register, and a write-only mapping register. The control registers are mapped into the host I/O space as shown in Table 1. Figure 2 is a block diagram of the host interface.

Table 1. Host I/O Memory Locations for Control Registers

Host I/O Memory Locations	Contents
0330 – 0337	Semaphores (LSB is the only valid bit)
0338	Dual-port SRAM mapping register Q
0339	Control register R

Figure 2. Host Interface Block Diagram



One of the major problems in developing an application for a PC is finding a block of memory that does not conflict with other memory-mapped cards. To ease this problem, the dual port SRAM interface has been designed to be relocatable on 4K-byte boundaries throughout the lower 1M-bytes of host memory space. A software example of how to map the dual-port SRAM into this space is given later in this report.

Writing a value to a hardware mapping register on the APPB relocates the dual-port SRAM. When a host memory access is generated, the value in the mapping register is compared to host address bits A12–A19. If they match, a dual-port SRAM access is allowed. To ensure PC and PC/XT compatibility, the dual-port SRAM can be located only in the lower 1M-bytes of host memory.

The APPB contains one general-purpose control register. This register is broken into two four-bit nibbles. The lower nibble can be read from and written to by the host and read by the TMS320C30. The upper nibble can be read from and written to by the TMS320C30 and read by the host. The lower nibble of the control register is cleared by any reset to or from the host PC. The upper nibble of the control register is cleared by any reset to the TMS320C30. The names of the APPB control register bits and host/TMS320C30 access capabilities are given in Table 2. Table 3 gives the control register bit definitions.

Table 2. APPB General-Purpose Control Register Bits

Bit	Name	Host Access	C30 Access
0	CINT	Write/Read	Read only
1	XINTCLR	Write/Read	Read only
2	DPSEL	Write/Read	Read only
3	SWRESET	Write/Read	Read only
4	XINT	Read only	Write/Read
5	CINTCLR	Read only	Write/Read
6	MBANK	Read only	Write/Read
7	MSWAP	Read only	Write/Read

Table 3. APPB General-Purpose Control Register Bit Definitions

Bit	Name	Function
0	CINT	Clears and disables interrupts from the TMS320C30 to the host (XINT). XINTCLR must be set to 1 before the TMS320C30 can generate an interrupt to the host. The host clears and re-enables XINT by writing 0, then 1 to XINTCLR. On reset, XINTCLR is read as a 0.
1	XINTCLR	Interrupt (INT0) to the TMS320C30. The host may interrupt the TMS320C30 by setting this bit to 1. The TMS320C30 clears and re-enables the CINT by writing 0, then 1 to CINTCLR. The host cannot generate an interrupt to the TMS320C30 while CINTCLR = 0. On reset, CINT is read as a 0.
2	DPSEL	Dual-port SRAM select. When this bit is set to 1, the dual-port SRAM is memory-mapped in the 4K-byte space of the host PC specified by the 8-bit value in register Q. When DPSEL = 0, the dual-port SRAM will not be mapped in the host PC's address space. On reset, DPSEL is read as a 0.
3	SWRESET	TMS320C30 SWDS soft reset. SWRESET = 0 resets the TMS320C30 SWDS. SWRESET must be set to 1 to take the SWDS out of the reset state. On reset (power on), SWRESET is read as a 0.
4	XINT	Interrupt to the host PC. The TMS320C30 may interrupt the host by setting this bit to 1. The host clears and re-enables XINT by writing 0, then 1 to XINTCLR. The TMS320C30 cannot generate an interrupt to the host while XINTCLR = 0. On reset, XINT is read as a 0.
5	CINTCLR	Clears and disables interrupts from the the host to the TMS320C30 (CINT). CINTCLR must be set to 1 before the host can generate an interrupt to the TMS320C30. The TMS320C30 clears and re-enables CINT by writing 0, then 1 to CINTCLR. On reset, CINTCLR is read as a 0.
6	MBANK	Memory bank select. The 16K-word bank of memory on the TMS320C30 parallel I/O Bus (SRAM space 1) is mapped as two overlapping banks of 8K-words each. MBANK = 0 selects the lower 8K-words, MBANK = 1 selects the upper 8K-words. On reset, MBANK is read as a 0.
7	MSWAP	Memory Swap. The MSWAP bit is used to swap the address map for EPROM and SRAM space 0. MSWAP = 0 maps the EPROM at 000000h–003FFFh and SRAM space 0 at F00000h–F03FFFh. MSWAP = 1 maps the EPROM at F00000h–F03FFFh and SRAM space 0 at 00000h–003FFFh. On reset, MSWAP is read as a 0.

The last portion of the control section contains the dual-port SRAM semaphore registers. Semaphore registers are used to coordinate communications between the host and the TMS320C30. Note that these semaphores do not provide hardware protection of the memory array. Instead, they provide a basic means (via software control) to ensure that data can be accessed from both sides of the dual-port SRAM without being corrupted. A software example that uses the semaphores is presented later in this report.

SRAM and EPROM Interfaces

There are two SRAM interfaces on the APPB: one on the primary bus and one on the expansion bus. Both are implemented with eight 16K-bit \times 4, 25-ns SRAMs that provide zero wait-state TMS320C30 operation at 32 MHz. The interfaces are quite simple and consist of a set of address buffers, termination resistors, and a PAL for address decode on the primary bus. Note that the TMS320C30 address lines are routed to various components scattered around the board and then to the primary bus expansion. To prevent line reflections on the SRAM addresses, buffers have been used to isolate the SRAM.

There are two special features on the APPB that apply to the SRAM:

- 1) You can swap the memory address ranges of the EPROM and the SRAM on the primary bus by setting or clearing the MSWAP bit previously described in Table 3.
- 2) There are two 8K-word pages of memory on the expansion bus.

By swapping the EPROM and SRAM, you can load in your own interrupt and reset vectors. Otherwise, you would have to remove the EPROMs and reprogram them with your own defined interrupt/reset vectors. The following code segment sets/clears the MSWAP bit.

```
#define EPROM          0          /* select EPROM */
#define SRAM          1          /* select SRAM */

sel_mswap(mem_type)
int mem_type;
{
    char *cntlreg = (char *)0x00805FF7; /* pointer to control reg */

    if (mem_type)    *cntlreg |= 0x80; /* set MSWAP to 1 select SRAM */
    else            *cntlreg &= 0x7F; /* set MSWAP to 0 select EPROM */
}
```

There are 16K-words of SRAM on the expansion bus; however, the TMS320C30 can directly access only 8K-words. Instead of wasting the unaddressable 8K-words, you can use a bank addressing bit (MBANK) in the APPB control register to select between the lower and upper 8K-word segments.

The following code segment selects the current bank of memory.

```
#define BANK0          0          /* select lower 8K */
#define BANK1          1          /* select upper 8K */

sel_mbank(bank)
int bank;
{
    char *cntlreg = (char *)0x00805FF7; /* pointer to control reg */

    if (bank)        *cntlreg |= 0x40; /* select bank 1 */
    else            *cntlreg &= 0xBF; /* select bank 0 */
}
```

The APPB supports 2K-words of one wait-state EPROM on the primary bus for a boot loader and operating system support. As stated earlier, this EPROM is remappable.

DRAM Interface

The APPB provides a DRAM expansion module that is connected to the TMS320C30 primary bus. Historically, DRAM interfaces to DSP devices have not been popular because of interface


difficulty and limited processor address space. The TMS320C30 supplies solutions to both of those issues with its memory interface and 16M-words address space. Two areas of the TMS320C30 memory interface are most useful for DRAM design:

- Use of bank mode
- The ability to do continuous reads while in a bank without deasserting the $\overline{\text{STRB}}$ signal

When you use these two features, it is quite simple to design a medium-speed interface to page-mode DRAMs.

The TMS320C30 DRAM module consists of four banks of memory, each bank $256\text{K} \times 32$ bits, that provide 1M-word (4M-bytes) of medium speed storage for the TMS320C30 (see Figure 3). The bank-switch function on the TMS320C30 provides fast page-mode access on back-to-back read cycles within a DRAM page. All address and control lines to the memory array are buffered and series-terminated for good signal quality. The memory array uses CAS-before-RAS refresh to reduce component count. There is no onboard refresh timer; instead, SDACK0 from the host PC provides a refresh request every 12–16 μs . The DRAM access/cycle times are summarized in Table 4.

Figure 3. TMS320C30 Bank Addressing



In Table 4, these definitions are assumed:

- Access Time – Number of clocks from $\overline{\text{STRB}}$ active to data clocked into the TMS320C30.
- Cycle time – Number of clocks between two back-to-back cycles (includes DRAM $\overline{\text{RAS}}$ precharge on non-page-mode cycles).

Table 4. TMS320C30 DRAM Access and Cycle Times

Mode	Access Time (clks)	Cycle Time (clks)
Read	3	5
Read (page mode)	3/2 [†]	2
Write	3	4

[†] First page-mode access takes 3 clocks; the following accesses take 2 clocks each.

The four banks of DRAM are mapped into the TMS320C30 memory space at the address locations shown in Table 5.

Table 5. DRAM Bank Memory Locations in the TMS320C30 Memory Space

DRAM Memory Bank No.	TMS320C30 Memory Location
0 ($\overline{\text{RAS0}}, \overline{\text{CAS0}}$)	400000H–43FFFFH
1 ($\overline{\text{RAS1}}, \overline{\text{CAS1}}$)	440000H–47FFFFH
2 ($\overline{\text{RAS2}}, \overline{\text{CAS2}}$)	480000H–4BFFFFH
3 ($\overline{\text{RAS3}}, \overline{\text{CAS3}}$)	4C0000H–4FFFFFH

Memory decode for the DRAM module is performed in two steps:

- 1) The APPB main card provides a memory select to decode the board range of 400000H–4FFFFFH.
- 2) Bank decode is then provided on the DRAM module through TMS320C30 address bits A18 and A19.

The DRAM controller consists of a pair of registered PALs, several SSI gates, and a delay line (used to time DRAM row/column address multiplexing). DRAM timing is generated from PAL UE5 (see schematics in Appendix C), while address decoding and special refresh control are provided by PAL UD5. Both PALs are clocked off of a delayed H1 clock. The DRAM controller looks for every opportunity to generate page-mode cycles to the DRAM. The TMS320C30 leaves $\overline{\text{STRB}}$ low for back-to-back reads; the DRAM controller looks for this condition and cycles CAS while holding RAS low (i.e., DRAM page-mode access). When $\overline{\text{STRB}}$ goes high, the DRAM controller will take both RAS and CAS high to prepare for a new access. For proper operation, the TMS320C30 primary bus control register (refer to the Primary Bus Control Register subsection in the *Third-Generation TMS320 User's Guide*) must be set to operate off of the external ready signal and use a maximum bank size of 512 words (refer to the the Programmable Bank Switching subsection of the *Third-Generation TMS320 User's Guide*).

Figures 4 through 6 show the timing for the various DRAM cycles.

Figure 4. Page-Mode Read-Cycle Timing Diagram




Figure 5. Single Write-Cycle Timing Diagram






Figure 6. Single Read-Cycle Timing Diagram



Expansion Interface

The APPB's two expansion connectors contain the signals from the TMS320C30 expansion port, serial ports, flag pins, etc. Each 50-pin connector (P3 and P4 of Figure 7) is composed of a dual row of 25 pins located on 0.1-inch centers. These expansion connectors provide easy connection to other hardware via standard 50-wire flat ribbon cable. Figure 6 shows the orientation of the connectors. See schematic sheet 7 of Appendix C for pinout details.

Figure 7. TMS320C30 Applications Board



Dual-Port SRAM Interface

All communications between the TMS320C30 and the host occur through the dual-port SRAM, which is 4K-bytes deep, with 8 dedicated semaphore registers. On the host side, the dual-port memory array is memory-mapped, while the semaphores are I/O-mapped. On the TMS320C30 side, the dual-port SRAM is located on the expansion bus with the memory array mapped from 0x00804000-0x00804FFF and the semaphores mapped from 0x00805FF8-0x00805FFF. The host can directly access the dual-port SRAM without having to compensate for byte-wide access limitations. However, as the TMS320C30 can do only 32-bit accesses, the upper 24 bits of a data word are undefined. The TMS320C30 must therefore format data written to and read from the dual-port SRAM. A software example is given later in this report.

While dual-port SRAMs provide an excellent means for multiprocessor communications, a certain amount of software overhead is required to coordinate data flow. As might be expected, there are numerous methods for coordinating data flow. This application report presents a set of primitives that have been developed to form a basic communications protocol. The primitives are written entirely in C and have been tested on the XDS1000 with the simple test routine provided. Remember that there are numerous ways to do a communications protocol. The method shown in this report is not the best for all applications; it is simply a method that makes good use of the capability of the dual-port SRAM.

The following are basic ideas of the communications protocol developed for this applications report.

- 1) The dual-port memory is broken into eight equal segments. The first segment is used only for control structures and command passing. The remaining seven segments are used entirely for data passing. Segment size is set to 512 bytes. The number and size of segments can be changed at compile time if desired.

- 2) Each of the seven data segments is totally independent from any other data segment. However, only one processor can own a particular segment at any given time. The TMS320C30 and host can simultaneously access the dual-port SRAM as long as both are not trying to access the same segment.
- 3) The host is the master; the TMS320C30 is the slave. The TMS320C20 polls the dual-port control segment to determine if the host has deposited a command. If a command is present, the TMS320C30 executes the command and then returns to polling.
- 4) Only the first semaphore register is used in the dual-port. Each processor uses this semaphore to gain access to the control segment. Access to the seven data memory segments are coordinated via the control structures, not the semaphores.
- 5) There are seven control structures in the control segment, one for each data segment. Each control structure consists of 22 bytes and are defined as follows:

Byte	Name	Definition
0	pflag	Buffer present (i.e., being used)
1	command	Command to execute
2	buf_stat	Status of the data buffer
3	nc	Reserved
4-7	count	Number of 32-bit words to transfer
8-11	addr	TMS320C30 to read/write data
12-21	message	Ten bytes reserved for message passing

Appendix A contains routines for the communication primitives used by the host and the TMS320C30. Appendix A1 contains routines for the PC side, Appendix A2 routines for the TMS320C30 side. Note that the routines on both sides have the same names and perform essentially the same function. Appendix A3 contains a memory map and description (TMS320C30 view). After the code has been compiled, use the following sequence to execute the test program:

- 1) Reset the XDS/1000:

```
xreset [RETURN]
c30reset [RETURN]
```

- 2) Get into the emulator and load the TMS320C30 dual-port code.

```
emu30 [RETURN] ; load emulator
xr ; reset the c30
lo 'file name' ; load the object file
xd ; execute disconnect
[esc] ; escape to main menu
q 'yes' ; quit emulator
```

At this point, your dual bus code should be executing and waiting for a host input.

- 3) Execute host dual-port code.

```
'file name'
```

The host code will then print the numbers 0 through 25 to the screen.

Conclusion

This report has provided basic functional details of the TMS320C30 APPB. Because of their complexity, the DRAM and dual-port SRAM interfaces have been discussed. The features of the TMS320C30 allow it to encompass a wide range of interfaces. The TMS320C30 bank-switch mode and continuous strobe signal on back-to-back read cycles overcome traditional DSP/DRAM problems of interface difficulty and limited processor address space. A set of communications primitives routines to use with dual-port SRAM have been provided in Appendix A. These routines are written in C for ease of understanding and modification to meet individual needs.

Appendix A

TMS320C30 Application Board Routines, Memory Map and Description

- A1** TMS320C30 Application Board Routines – PC Side
- A2** TMS320C30 Application Board Routines – TMS320C30 Side
- A3** Memory Map and Description (TMS320C30 View)

Appendix A1. TMS320C30 Applications Board Routines–PC Side

```

/*****
*/
/* APPENDIX A1
*/
/* TMS320C30 APPLICATION BOARD ROUTINES - PC SIDE
*/
/* Texas Instruments Inc.
*/
/* 10/25/89
*/
/*
*/
/* Functions:
*/
/* int APPB_reset() Reset APPB
*/
/* int APPB_dprint() Initialize APPB.
*/
/* int APPB_getsem() Get access to semaphore bit N
*/
/* int APPB_release() Release access to semaphore bit N
*/
/* int APPB_getcblbik() Get a control block in DPMEM
*/
/* int APPB_retcblbik() Release control block in DPMEM
*/
/* int APPB_getembik() Get a block of memory from DPMEM
*/
/* int APPB_putembik() Put a block of memory to DPMEM
*/
/*
*/
/* All code was compiled with Microsoft C compiler version 5.1 using the
*/
/* large model. If small model is used, then pointers used to access the
*/
/* dual port SRAM would have to be declared and used as 'far' pointers
*/
/* (i.e. 32-bit pointers). Under the large model, all pointers are
*/
/* defaulted to 32 bits.
*/
/*****
*/
#include <stdio.h>
/*****
*/
/* Constant definitions for the TMS320C30 Applications Board.
*/
/*****
*/
#define output
#define input
#define SENLBASE 0x0330
#define HWP_REG 0x0338
#define CTL_REG 0x0339
#define CINT 0x01
#define XINTCLR_ 0x02
#define DRESET_ 0x04
#define SRESET_ 0x08
#define XINT 0x10
#define CINTCLR_ 0x20
#define HWPBK 0x40
#define HWP 0x80
#define DPMEMCTL 0xC9000000
#define DPMEM_SEG 0xC9
#define DPMEMBASE 0xC9000020

```

```

#define DPMEM_SIZE 0x1000
#define DPMEM_BYTES 7
#define DPMEM_BLOCK_SIZE 512
#define NUM_SEMERS 8
#define NUM_SEM_TIME 10000
#define BUF_EMPTY 0
#define BUF_FULL 1
#define NOP 0x00
#define HOST_MEM_LWR 0x80
#define HOST_MEM_HRD 0x81
typedef unsigned char UCHAR;
typedef unsigned short UWORD;
typedef unsigned long ULONG;
struct
(
    UCHAR pflag;
    UCHAR command;
    UCHAR buf_stat;
    UCHAR inc;
    ULONG count;
    ULONG addr;
    UCHAR message[10];
) DPMEM;

```

```

/*****
*/
/* Test program.
*/
/* Sequence:
*/
/* 1) Write a block of memory to the dual port.
*/
/* 2) Read back the block of data from the dual port.
*/
/*****
main()
{
    uint_t memnum(DPPRAM_BUS1);
    int i;
    ULONG memarray[25], mem2array[25];
    APPB_dpint();

    for(i=0; i<25; i++) memarray[i] = (ULONG)i; mem2array[i] = 0UL;
    if(APPB_outwritek(25UL, memarray, 0x00809900)
        printf("failed memory write\n");
    if(APPB_getwritek(25UL, 0x00809900, mem2array))
        printf("failed memory read\n");
    for(i=0; i<25; i++) printf("value read %d\n", mem2array[i]);
    exit(0);
}

```

```

/*****
*/
/* APPB_reset(), PC side
*/
/* Reset APPB.
*/
/* Sequence:
*/
/* 1) Clear control register.
*/
/* 2) Set SRESET_ to 1.
*/
/*****
int APPB_reset()
{
    outport(CTL_REG, 0);
    outport(CTL_REG, SRESET_);
    return(0);
}

/*****
*/
/* APPB_dpint(), PC side
*/
/* Sequence:
*/
/* 1) Set DPRAM semaphores to 1 (free).
*/
/* 2) Set DPRAM mapping register.
*/
/* 3) Set DPRAM global enable bit to 1.
*/
/*****
int APPB_dpint()
{
    int i;
    uint_t seaddr = SEULBASE;
    uchar_t dpdata = (uchar_t)DPPRAM_CTL;

    for(i=0; i<8; i++) outport(seaddr++, 1);
    outport(MAP_REG, DPRAM_SEG);
    outport(CTL_REG, DPSEL | SRESET_);
    return(0);
}

```

```

/*****
*/
/* APPB_release(), PC side
*/
/* Release semaphore at 'semaum'.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/* Sequence
*/
/* 1) Write 1 to semaphore.
*/
/* 2) Decrement timeout, check for timeout = 0, or semaphore = 1.
*/
/* 3) Return pass/fail.
*/
*****/

```

```

int APPB_release(semaum)
    UINT semaum;
{
    UINT sender = SEMBASE + semaum;
    UINT timeout = HAL_SEM_TTIME;

    outputp(sender,1);
    while( --timeout && !(inputp(sender) & 1));
    if(timeout) return(0);
    else return(-1);
}

```

```

/*****
*/
/* APPB_getsem(), PC side
*/
/* Attempts to gain access of semaphore 'semaum'.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/* Sequence
*/
/* 1) Write 0 to semaphore.
*/
/* 2) Decrement timeout, check for timeout = 0, or semaphore = 0.
*/
/* 3) Return pass/fail.
*/
*****/

```

```

int APPB_getsem(semaum)
    UINT semaum;
{
    UINT sender = SEMBASE + semaum;
    UINT timeout = HAL_SEM_TTIME;

    outputp(sender,0);
    while( --timeout && (inputp(sender) & 1));
    if(timeout) return(0);
    else return(-1);
}

```



```

/*****
*/
/* APPB_getctblk(), PC side
*/
/*
*/
/* Find unused block of memory in the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Search control structures for free block of memory.
*/
/* 2) If block free, set ssemum to block index, return 0.
*/
/* 3) Else, return -1 (failed to find block).
*/
/*****
*/
int APPB_getctblk(ssemum)
    UINT *ssemum;
{
    int i;
    DPCNTL *dpcctl = (DPCNTL *)DPRMCTL;
    if (APPB_getsem(0)) return(-1);
    for (i=0; (DPRMCTL.BUS); i++)
        if (!dpcctl[i].pflag)
        {
            dpcctl[i].pflag = 1;
            dpcctl[i].command = NUP;
            dpcctl[i].buf_stat = BUF_EMPTY;
            ssemum = i;
            if (APPB_relssem(0)) return(-1);
            else return(0);
        }
    APPB_relssem(0); return(-1);
}

/*****
*/
/* APPB_reictblk(), PC side
*/
/*
*/
/* Release block of memory in the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Null out the control structure.
*/
/* 2) Return.
*/
/*****
*/
int APPB_reictblk(ssemum)
    UINT ssemum;
{
    int i;
    DPCNTL *dpcctl = (DPCNTL *)DPRMCTL;
    if (APPB_getsem(0)) return(-1);
    dpcctl[ssemum].pflag = 0;
    dpcctl[ssemum].command = NUP;
    dpcctl[ssemum].buf_stat = BUF_EMPTY;
    if (APPB_relssem(0)) return(-1);
    else return(0);
}

```

```

/*****
*/
/* APPB_getmemblk(), PC side
*/
/* Read block of memory to the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/* Sequence
*/
/* 1) Find free block of dual port for memory.
*/
/* 2) Write memory parameters to control block.
*/
/* 3) Wait for TMS320C30 to put requested memory into the dual port.
*/
/* 4) Read data from the dual port.
*/
/* 5) Release block of dual port memory.
*/
/*****
int APPB_getmemblk(cnt,src,dst)
    ULONG cnt;
    ULONG src;
    ULONG dst;
{
    DPONCTL *dpcntl = (DPONCTL *)DPRAMCTL;
    ULONG *dpram;
    UINT dpbk;
    int i;
    if(APPB_getcttblk(dpbk)) return(-1);
    dpram = (ULONG*)(DPRAM_HERBASE + (dpbk * DPRAM_BLK_SIZE));
    for(i=0;i<cnt;i++)
        *dpram++ = *src++;
    if(APPB_getsem(0)) return(-1);
    dpcntl(dpbk).command = HOST_MEMORY;
    dpcntl(dpbk).buf_stat = BUF_EMPTY;
    dpcntl(dpbk).count = cnt;
    dpcntl(dpbk).addr = src;
    while( --timeout )
        (
            if(!APPB_getsem(0) && (dpcntl(dpbk).buf_stat == BUF_FULL)) break;
            if(!APPB_reisem(0)) return(-1);
        )
    for(i=0;i<cnt;i++)
        *dst++ = *dpram++;
    if(APPB_reictblk(dpbk)) return(-1);
}
/*****
*/
/* APPB_putmemblk(), PC side
*/
/* Write block of memory to the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/* Sequence
*/
/* 1) Find free block of dual port to write memory.
*/
/* 2) Write the memory.
*/
/* 3) Write memory parameters to control block.
*/
/*****
int APPB_putmemblk(cnt,src,dst)
    ULONG src;
    ULONG dst;
{
    DPONCTL *dpcntl = (DPONCTL *)DPRAMCTL;
    ULONG *dpram;
    UINT dpbk;
    int i;
    if(APPB_getcttblk(dpbk)) return(-1);
    dpram = (ULONG*)(DPRAM_HERBASE + (dpbk * DPRAM_BLK_SIZE));
    for(i=0;i<cnt;i++)
        *dpram++ = *src++;
    if(APPB_getsem(0)) return(-1);
    dpcntl(dpbk).command = HOST_MEMORY;
    dpcntl(dpbk).buf_stat = BUF_FULL;
    dpcntl(dpbk).count = cnt;
    dpcntl(dpbk).addr = dst;
    if(APPB_reisem(0)) return(-1);
}
/*****
*/

```

Appendix A2. TMS320C30 Applications Board Routines–TMS320C30 Side

```

/*****
*/
/* APPENDIX A2
*/
/* TMS320C30 APPLICATION BOARD ROUTINES – TMS320C30 SIDE
*/
/* Texas Instruments Inc.
*/
/* 10/20/89
*/
/* Functions:
*/
/*
*/
/* int APPR_deinit() Initialize APPR.
*/
/* int APPR_getstat() Get access to semaphore bit N
*/
/* int APPR_release() Release access to semaphore bit N
*/
/* int APPR_gettblbk() Get a control block in DPRAM
*/
/* int APPR_reltblbk() Release control block in DPRAM
*/
/* int APPR_gettblbk() Get a block of memory from DPRAM
*/
/* int APPR_puttblbk() Put a block of memory to DPRAM
*/
/* int APPR_getlong() Read a long int from the DPRAM
*/
/* int APPR_getcommand() Read a command and parameters from DPRAM
*/
/*
*/
/* All code was compiled with TMS320C30 C compiler version 2.1, using the
*/
/* small model.
*/
/*****
*/
/*****
*/
/* Constant definitions for the TMS320C30 Applications Board.
*/
/*
*/
#define SEM_BASE 0x00805FE8
#define CTL_REG 0x00805FE7

#define CNT 0x01
#define XINTCLR 0x02
#define DPSEL 0x04
#define SARESET 0x08
#define XINT 0x10
#define CNTCLR 0x20
#define PSWANK 0x40
#define NSWAP 0x80

#define DPRAM_CTL 0x00804000
#define DPRAM_MESSAGE 0x00804200
#define DPRAM_SIZE 0x1000
#define DPRAM_BLKS 7
#define DPRAM_BLK_SIZE 512
#define NUM_SEMS 8
#define MAX_SEM_TIME 10000

#define BUF_EMPTY 0
#define BUF_FULL 1

```

```

NOP 0x00
HOST_MCH_LAR 0x80
HOST_MCH_LD 0x81

unsigned char UCHAR;
unsigned short UWORD;
unsigned long ULONG;

struct
(
    UCHAR pflag;
    UCHAR Command;
    UCHAR buf_stat;
    UCHAR nc;
    UCHAR count(4);
    UCHAR addr(4);
    UCHAR message(10);
)DPFCTL;

struct
(
    UCHAR mbits;
    UCHAR mcmd;
    ULONG mcnt;
    ULONG maddr;
)DPFAMS;

```

```

#defineine
#defineine
#defineine

typedef
typedef
typedef

typedef

```

```

/*****
*/
/* Test program, TMS320C30 side.
*/
/*
*/
/* Sequence:
*/
/* 1) Initialize the dual port SRAM.
*/
/* 2) Poll dual port for commands.
*/
/* 3) Execute commands as encountered.
*/
/*****
*/
int APPB_dprint()
{
    int i;
    UCHAR *semaaddr = (UCHAR *)SEMAUSE;
    UCHAR *dgram = (UCHAR *)DGRAMLCIL;
    for(i=0;i<8;i++) *semaaddr++ = 1;
    for(i=0;i<DGRAM_SIZE;i++) *dgram++ = 0;
    return(0);
}

```

```

/*****
*/
/* Test program, TMS320C30 side.
*/
/*
*/
/* Sequence:
*/
/* 1) Initialize the dual port SRAM.
*/
/* 2) Poll dual port for commands.
*/
/* 3) Execute commands as encountered.
*/
/*****
*/
main()
{
    int i;
    MPARAM *params;
    APPB_dprint();
    for(;;)
    {
        APPB_getcommand(&params);
        switch(params.acmd)
        {
            case NUP: break;
            case HOST_MENUR:
                APPB_getmembk(&params.mcnt, &params.maddr, &params.mblk);
                break;
            case HOST_MENU_LD:
                APPB_putmembk(&params.mcnt, &params.maddr, &params.mblk);
                break;
            default: break;
        }
    }
}

```

```

/*****
*/
/* APPB_getseen(), TRMS20C30 side
*/
/* Attempts to gain access of semaphore 'semum'
*/
/* Sequence
*/
/* 1) Write 0 to semaphore.
*/
/* 2) Wait till read a 0.
*/
*****/
int APPB_getseen(semum)
{
    UCHAR sreader = (UCHAR *)(&SEMLBASE + semum);
    sreader = 0; while(!sreader & !UL); return(0);
}

```

```

*****/
/* APPB_release(), TRMS20C30 side
*/
/* Release semaphore at 'semum'
*/
/* Sequence
*/
/* 1) Write 1 to semaphore.
*/
/* 2) Wait till read 1.
*/
*****/
int APPB_release(semum)
{
    UINT semum;
    UCHAR sreader = (UCHAR *)(&SEMLBASE + semum);
    sreader = 1; while(!sreader & !UL); return(0);
}

```

```

/*****
*/
/* APPB_getctblk(), TMS320C30 side.
*/
/* Find unused block of memory in the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Search control structures for free block of memory.
*/
/* 2) If block free, set ssemanu to block index, return 0.
*/
/* 3) Else, return -1 (failed to find block).
*/
/*****
int APPB_getctblk(ssemanu)
    UINT *ssemanu;
{
    int i;
    DPCNTL *dpcctl = (DPCNTL *)DPRMNLCTL;
    APPB_getsem(0);
    for(i=0; (DPRMNL_BLKSIZE+i)
        < ((dpcctl[i].pflag & ILL))
        {
            dpcctl[i].pflag = 1;
            dpcctl[i].command = NOP;
            dpcctl[i].buf_stat = BUF_EMPTY;
            *ssemanu = i;
            APPB_release(0); return(0);
        }
    APPB_release(0); return(-1);
}

```

```

/*****
*/
/* APPB_reltctblk(), TMS320C30 side.
*/
/* Release block of memory in the dual port.
*/
/* Return a 0 if successful, a -1 if failed.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Null out the control structure.
*/
/* 2) Return.
*/
/*****
int APPB_reltctblk(ssemanu)
    UINT ssemanu;
{
    int i;
    DPCNTL *dpcctl = (DPCNTL *)DPRMNLCTL;
    APPB_getsem(0);
    dpcctl[ssemanu].pflag = 0;
    dpcctl[ssemanu].command = NOP;
    dpcctl[ssemanu].buf_stat = BUF_EMPTY;
    APPB_release(0); return(0);
}

```

```

/*****
/ # APPB_getmemblk(), THIS20C30 side.
/ #
/ # Move block of data to dual part.
/ #
/ # Sequence
/ #
/ # 1) Move data to the dual part.
/ # 2) Set dual part buffer status to BUF_FULL.
/ #
/*****
int APPB_getmemblk(cnt,src,dst,dpblk)
    ULONG cnt;
    ULONG src;
    ULONG dst;
    ULONG dpblk;
    (
        DPONTL srcctl = (DPONTL *)DPRAWL_CTL;
        UCHAR srcbuf;
        ULONG temp;
        int i,j;
        dstbuf = (UCHAR *)DPRAWL_INCRBASE + (dpblk * DPRAWL_BLK_SIZE);
        for(i=0;i<cnt;i++)
            ( temp = srcctl; for(j=0;j<32;j+=8) srcbuf++ = temp >> j; )
        APPB_getmem(0);
        doctl(dpblk).buf_stat = BUF_FULL;
        APPB_release(0); return(0);
    )

```

```

/*****
/ # APPB_getmemblk(), THIS20C30 side.
/ #
/ # Move block of data from dual part.
/ #
/ # Sequence
/ #
/ # 1) Move data from the dual part.
/ # 2) Release block of dual part memory.
/ #
/*****
int APPB_getmemblk(cnt,dst,dpblk)
    ULONG cnt;
    ULONG dst;
    ULONG dpblk;
    (
        DPONTL srcctl = (DPONTL *)DPRAWL_CTL;
        UCHAR srcbuf;
        ULONG temp;
        int i,j;
        dstbuf = (UCHAR *)DPRAWL_INCRBASE + (dpblk * DPRAWL_BLK_SIZE);
        for(i=0;i<cnt;i++)
            ( temp = 0UL;
              for(j=0;j<32;j+=8) temp |= ((srcbuf++) & 0x000000ff) << j;
              dstbuf++ = temp;
            )
        APPB_releaseblk(dpblk); return(0);
    )

```

```

/*****
*/
/* APPB_getlong(), THIS20C30 side.
*/
/*
*/
/* Get a long word of data from the dual port.
*/
/*****
int APPB_getlong(isrc,dst)
    ULONG isrc;
    ULONG dst;
{
    int j;
    dst = 0UL;
    for(j=0;(j<32);j=S) dst |= ((isrc++) & 0x0000000ff) << j;
    return(0);
}

```

```

/*****
*/
/* APPB_getcommand(), THIS20C30 side.
*/
/*
*/
/* Search the dual port control structures for commands.
*/
/*
*/
/* Sequence
*/
/*
*/
/* 1) Get access to dual port semaphore 0.
*/
/* 2) If at end of control structures, reset current_bik.
*/
/* 3) Search control structures for a command.
*/
/* 4) If found, format parameters, return.
*/
/* 5) Else, search to the end of list, return.
*/
/*****
int APPB_getcommand(mparms)
    mparms mparms;
{
    DPCTL dpctl = (DPCTL *)DPRAWLCTL;
    static int current_bik = -1;
    APPB_getsem(0);
    if(current_bik >= DPRAWLBU(S) current_bik = -1;
    while(current_bik++ < DPRAWLBU(S)
    {
        if(dpctl[current_bik].pflag & IUL)
        {
            mparms->word = dpctl[current_bik].command & 0x0000000ff;
            mparms->blk = current_bik;
            APPB_getlong(dpctl[current_bik].count, mparms->rcnt);
            APPB_getlong(dpctl[current_bik].addr, mparms->header);
            APPB_reisem(0); return(0);
        }
    }
    APPB_reisem(0); mparms->word = NOP; return(0);
}

```


APPENDIX A3. Memory Map and Description (TMS320C30 View)

Listed below is a summary of the APPB memory map.

000000 –	003FFF	EPROM (Boot EPROM/remappable)
004000 –	3FFFFF	Unused
400000 –	4FFFFFF	DRAM space
400000 –	43FFFF	256K-word DRAM minimum configuration
440000 –	47FFFF	256K-word DRAM minimum configuration
480000 –	4BFFFF	256K-word DRAM option bank 2
4C0000 –	4FFFFFF	256K-word DRAM option bank 3
500000 –	7FFFFFF	Unused
800000 –	801FFF	SRAM space 1 (16K-byte zero wait-state SRAM)
802000 –	805FFF	Reserved by TI
804000 –	805FFF	I/O Devices
804000 –	804FFF	4K-byte dual-port SRAM
805000 –	805FF6	I/O Expansion Bus
805FF7		Control Register R
805FF8 –	805FFF	dual-port RAM Semaphores (D0 only)
806000 –	807FFF	Reserved by TI
808000 –	8097FF	Memory mapped Peripherals
809800 –	809BFF	RAM Block 0
809C00 –	809FFF	RAM Block 1
80A000 –	FFFFFF	Unused
F00000 –	F03FFF	SRAM space 0 (16K-byte zero wait-state SRAM, remappable)
F00800 –	FFFFFF	Unused

Appendix B

Modules

Appendix	Name
B1	Module U5 – TMS320C30 Software Development Board
B2	Module U6 – TMS320C30 Software Development Board
B3	Module RAMDEC – TMS320C30 Software Development Board
B4	Module RDYEN – TMS320C30 Software Development Board
B5	Module RAMCONTROL – TMS320C30 SWDS DRAM Module
B6	Module RAMDEC – TMS320C30 SWDS DRAM Module

Appendix B1. TMS320C30 Software Development Board

Module U5

title'

DWG NAME TMS320C30 SOFTWARE DEVELOPMENT BOARD

DWG # 2554377

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR NAT SESHAN

DATE 10/01/88'

XSUC8 device 'P2018';

SA0	Pin 1;	
SA1	Pin 2;	
SA2	Pin 3;	
SA3	Pin 4;	
SA4	Pin 5;	"PC XT ADDRESS LINES – INPUTS
SA5	Pin 6;	
SA6	Pin 7;	
SA7	Pin 8;	
SA8	Pin 9;	
SA9	Pin 10;	
NSMEMW	Pin 11;	"PC XT MEMORY WRITE STROBE
GND	Pin 12;	
NSMEMR	Pin 13;	"PC XT MEMORY READ STROBE – INPUT
NSIOW	Pin 14;	"PC XT IO WRITE STROBE – INPUT
NSGBA	Pin 15;	"SDB READ STROBE – OUTPUT
NPQ	Pin 16;	"DUAL-PORT ADDRESS RANGE STROBE – INPUT
XAEN	Pin 17;	"PC XT BUS TRANSACTION DISABLE – INPUT
NRG	Pin 18;	"SDB CONTROL REGISTER R ENABLE – OUTPUT
NQG	Pin 19;	"SDB DUAL-PORT ADDRESS LATCH ENABLE – OUTPUT
NDPSEML	Pin 20;	"DUAL-PORT SEMAPHORE SELECT – OUTPUT
NDPCEL	Pin 21;	"DUAL-PORT SRAM CHIP ENABLE – OUTPUT
SGAB	Pin 22;	"HOST DATA BUS INPUT ENABLE – OUTPUT
NSIOR	Pin 23;	"PC XT IO READ STROBE – INPUT
VCC	Pin 24;	

SA = [SA9, SA8, SA7, SA6, SA5, SA4, SA3, SA2, SA1, SA0];

X = .X.;

equations

!NQG = !XAEN & (SA == ^h338);

!NRG = !XAEN & (SA == ^h339);

!NDPSEML = !XAEN & SA9 & SA8 & !SA7 & !SA6 & SA5 & SA4 & !SA3
& !NSIOW
!XAEN & SA9 & SA8 & !SA7 & !SA6 & SA5 & SA4 & !SA3
& !NSIOR;

```
!NDPCEL = !XAEN & !NPQ;  
SGAB    = !NSIOW & !XAEN  
        # !NSMEMW & !XAEN ;  
!NSGBA  = !XAEN & !NSIOR & (SA == ^h339)  
        # !XAEN & !NSIOR & SA9 & SA8 & !SA7 & !SA6 & SA5  
        & SA4 & !SA3  
        # !XAEN & !NSMEMR & !NPQ;
```

end U5

Appendix B2. Module U6

Module U6

title'

DWG NAME TMS320C30 SOFTWARE DEVELOPMENT BOARD

DWG # 2554377

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR NAT SESHAN

DATE 10/01/88'

XSUF10 Device 'P20L8';

CIOA0 Pin 1;

CIOA1 Pin 2;

CIOA2 Pin 3;

CIOA3 Pin 4;

CIOA4 Pin 5;

CIOA5 Pin 6;

CIOA6 Pin 7;

CIOA7 Pin 8;

CIOA8 Pin 9;

CIOA9 Pin 10;

CIOA10 Pin 11;

GND Pin 12;

CIOA11 Pin 13;

CIOA12 Pin 14;

TIOW Pin 15;

NSRANGE Pin 16;

CIORNW Pin 17;

NFR Pin 18;

NFG Pin 19;

NDPMEMGR Pin 20;

NDPSEMGR Pin 21;

TIOR Pin 22;

NCIOSTRB Pin 23;

VCC Pin 24;

X = .X.;

C = .C.;

CIOA = [CIOA12,CIOA11,CIOA10,CIOA9,CIOA8,
CIOA7,CIOA6,CIOA5,CIOA4,CIOA3,CIOA2,CIOA1,CIOA0];

equations

!NSRANGE = !NCIOSTRB & !CIOA12
!NCIOSTRB & (CIOA >= ^h1FF7);

!NDPMEMGR = !NCIOSTRB & !CIOA12;
!NDPSEMGR = !NCIOSTRB & (CIOA >= ^h1FF8);

```

!NFG           = !NCIOSTRB & !CIORNW & (CIOA == ^h1FF7);
!NFR           = !NCIOSTRB & CIORNW & (CIOA == ^h1FF7);
!TIOR          = NCIOSTRB
               # (CIOA >= ^h1FF7)
               # !CIOA12
               # !CIORNW;

!TIOW          = NCIOSTRB
               # (CIOA >= ^h1FF7)
               # !CIOA12
               # CIORNW;

```

test_vectors

```

([CIOA, NCIOSTRB, CIORNW] ->
 [TIOR, TIOW, NSRANGE, NFG, NFR, NDPMEMGR, NDPSEMGR]);

```

READ OR WRITE TO A SEMAPHORE

```

[^h1FF8, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FF9, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFA, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFB, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFC, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFD, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFE, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
[^h1FFF, 0, X] -> [0, 0, 0, 1, 1, 1, 0];

```

WRITE TO F REGISTER

```

[^h1FF7, 0, 0] -> [0, 0, 0, 0, 1, 1, 1];

```

READ FROM F REGISTER

```

[^h1FF7, 0, 1] -> [0, 0, 0, 1, 0, 1, 1];

```

NCIOSTRB DISABLED

```

[ X , 1, X] -> [0, 0, 1, 1, 1, 1, 1];

```

EXTERNAL READS

```

[^b1000000000000, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000001, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000010, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000011, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000100, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000101, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000110, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000000111, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000001000, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
[^b10000000001001, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];

```

```
^b1000000001010, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^b1000000001011, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^b1000000001100, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^b1000000001101, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^b1000000001110, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^b1000000001111, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^h1FF0, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^h1FF1, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^h1FF2, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^h1FF3, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^h1FF4, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^h1FF5, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
^h1FF6, 0, 1] -> [1, 0, 1, 1, 1, 1, 1];
```

EXTERNAL IO WRITES

```
^b1000000000000, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000000001, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000000010, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000000011, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000000100, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000000101, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000000110, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000000111, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000001000, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000001001, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000001010, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000001011, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000001100, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000001101, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000001110, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^b1000000001111, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^h1FF0, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^h1FF1, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^h1FF2, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^h1FF3, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^h1FF4, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^h1FF5, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
^h1FF6, 0, 0] -> [0, 1, 1, 1, 1, 1, 1];
```

test_vectors

```
[(CIOA12, NCIOSTRB, CIORNW] ->
[TIOR, TIOW, NSRANGE, NFG, NFR, NDPSEMGR, NDPMEMGR)];
```

DUAL-PORT SRAM READ OR WRITE

```
[0, 0, X] -> [0, 0, 0, 1, 1, 1, 0];
```

end U6

Appendix B3. Module RAMDEC

```
module RAMDEC
title'
DWG NAME          TMS320C30 SOFTWARE DEVELOPMENT BOARD
DWG #            2554377
COMPANY          TEXAS INSTRUMENTS INCORPORATED
ENGR             TONY COOMES
DATE             10/01/88'
```

```
XSUB4            device      'P16L8';

a12              Pin 1;      "c30 address inputs
a13              Pin 2;
a14              Pin 3;
a15              Pin 4;
a16              Pin 5;
a17              Pin 6;
a18              Pin 7;
a19              Pin 8;
a20              Pin 9;
a21              Pin 11;
a22              Pin 13;
a23              Pin 14;
m_swap           Pin 15;     "sram/eprom swap bit
vss              Pin 10;

memen           Pin 18;     "dram expansion select
sram            Pin 17;     " sram select
eprom          Pin 16;     "eprom select
busen          Pin 12;     "eprom/dram data buffer select
vcc            Pin 20;
```

```
madd = [a23,a22,a21,a20,a19,a18,a17,a16,a15,a14,a13,a12];
```

```
equations
```

```
"On reset the eprom and sram maps are swapped
"      m_swap = 0          m_swap = 1
"sram   F00000–F03FFF     000000–003FFF
"eprom  000000–003FFF     F00000–F03FFF

sram    = !(((madd >= ^h000) & (madd <= ^h003) & m_swap)
        # ((madd >= ^hF00) & (madd <= ^hF03) & !m_swap));

eprom   = !(((madd >= ^h000) & (madd <= ^h003) & !m_swap)
        # ((madd >= ^hF00) & (madd <= ^hF03) & m_swap));

memen   = !((madd >= ^h400) & (madd <= ^h4FF));
busen   = !(!eprom # !memen);
```



```
test_vectors
```

```
([madd, m_swap ]-> [sram, eprom, memen, busen])
```

```
[^h000, 1 ]-> [ 0, 1, 1, 1 ];
```

```
[^h000, 0 ]-> [ 1, 0, 1, 0 ];
```

```
[^h004, 1 ]-> [ 1, 1, 1, 1 ];
```

```
[^hF00, 1 ]-> [ 1, 0, 1, 0 ];
```

```
[^hF00, 0 ]-> [ 0, 1, 1, 1 ];
```

```
[^hFF0, 1 ]-> [ 1, 1, 1, 1 ];
```

```
[^hF00, 1 ]-> [ 1, 0, 1, 0 ];
```

```
[^h400, 0 ]-> [ 1, 1, 0, 0 ];
```

```
[^h4CF, 1 ]-> [ 1, 1, 0, 0 ];
```

```
[^h800, 1 ]-> [ 1, 1, 1, 1 ];
```

```
end RAMDEC
```

Appendix B4. Module RDYEN

```
module RDYEN
title'
DWG NAME          TMS320C30 SOFTWARE DEVELOPMENT BOARD
DWG #             2554377
COMPANY           TEXAS INSTRUMENTS INCORPORATED
ENGR              TONY COOMES
DATE              10/01/88'
```

```
XSUC3             device      'P16R4';

clk               Pin 1;
busen             Pin 2;      "eprom/dram data bus enable
eprom            Pin 3;      "eprom select
strb              Pin 4;      "c30 strobe
rd_wr            Pin 5;      "c30 read/write
bhiz              Pin 7;      "dram expansion bus hold
oe               Pin 11;
vss              Pin 10;

dat_rd           Pin 19;     "data read enable
dat_wr           Pin 18;     "data write enable
prdy             Pin 17;     "eprom ready
epromcs          Pin 12;     "eprom chip select
vcc              Pin 20;
```

```
c = .C.;
```

```
equations
```

```
"note: bhiz is active for 1 TMS320C30 clock cycle at the end of a dram
" access. This provides the necessary turn off time between
" dram/eprom accesses.
```

```
dat_rd          =  !(busen & !strb & rd_wr & bhiz);
dat_wr          =  (busen & !strb & !rd_wr & bhiz);
epromcs        =  !(busen & rd_wr & !strb & !eprom & bhiz);
prdy            :=  !(busen & !strb & rd_wr & prdy & !eprom & bhiz);
```

test_vectors

([clk, strb, busen, rd_wr, eprom, oe, bhiz]-> prdy)

```
[ c, 1, 1, 1, 1, 0, 1 ]-> 1;  
[ c, 0, 0, 1, 0, 0, 0 ]-> 1;  
[ c, 0, 0, 1, 0, 0, 1 ]-> 0;  
[ c, 0, 0, 1, 0, 0, 1 ]-> 1;  
[ c, 0, 0, 1, 0, 0, 1 ]-> 0;  
[ c, 1, 0, 1, 0, 0, 1 ]-> 1;  
[ c, 1, 0, 1, 0, 0, 1 ]-> 1;
```

test_vectors

([strb, busen, rd_wr, eprom, bhiz]-> [dat_rd, dat_wr, epromcs])

```
[ 1, 1, 1, 1, 1 ]-> [ 1, 0, 1 ];  
[ 0, 0, 1, 1, 1 ]-> [ 0, 0, 1 ];  
[ 0, 0, 0, 1, 1 ]-> [ 1, 1, 1 ];  
[ 0, 1, 1, 1, 1 ]-> [ 1, 0, 1 ];  
[ 1, 0, 1, 1, 1 ]-> [ 1, 0, 1 ];
```

check eprom

```
[ 1, 0, 1, 0, 1 ]-> [ 1, 0, 1 ];  
[ 0, 0, 1, 0, 1 ]-> [ 0, 0, 0 ];  
[ 0, 0, 1, 0, 0 ]-> [ 1, 0, 1 ];  
[ 0, 0, 0, 0, 1 ]-> [ 1, 1, 1 ];  
[ 0, 1, 1, 0, 1 ]-> [ 1, 0, 1 ];  
[ 1, 0, 1, 1, 1 ]-> [ 1, 0, 1 ];
```

end RDYEN

Appendix B5. Module RAMCONTROL

Module RAMCONTROL

title'

DWG NAME 320C30 SWDS DRAM MODULE
DWG # 2554397
COMPANY TEXAS INSTRUMENTS INCORPORATED
ENGR TONY COOMES
DATE 10/01/88'

XDUE5 device 'P16R8';

clk Pin 1;
refreq_ Pin 2; "refresh request
strb_ Pin 3; "c30 strobe
rd Pin 4; "c30 read/write
memen_ Pin 5; "memory board chip select
oe_ Pin 11; "pal output enable
vss Pin 10;

s0 Pin 19; "state variable
refclr Pin 18; "refresh clear
casen Pin 17; "column address strobe
ren Pin 16; "write strobe
rasen Pin 15; "row address strobe
mrdy Pin 14; "dram ready strobe
busact Pin 13; "dram bus active
s1 Pin 12; "state variable
vcc Pin 20;

"define machine states

"[refclr,rasen,casen,mrdy,busact,s0,s1];

idle = ^b1111111;
ras0 = ^b1011111;
cas0 = ^b1000111;
cas1 = ^b1011101;
whld = ^b1111110;
trp = ^b1111001;
ref1 = ^b0101111;
ref2 = ^b0001111;
ref3 = ^b0011111;
ref4 = ^b1111101;

refreq = !refreq_; "convert to positive logic
strb = !strb_
memen = !memen_
oe = !oe_

c = .C.;

c = .C.;

output = [refclr,rasen,casen,mrddy,busact,s0,s1];

equations

ren := (!(rd & !strb_); high on read, low on writes

state_diagram output

state idle:

```
case ( refreq & strb & memen) :ref1;  "ref has 1st priority
   ( refreq & strb & !memen) :ref1;
   ( refreq & !strb & memen) :ref1;
   ( refreq & !strb & !memen) :ref1;
   (!refreq & strb & memen) :ras0;
   (!refreq & strb & !memen) :idle;
   (!refreq & !strb & memen) :idle;
   (!refreq & !strb & !memen) :idle;
```

endcase;

state ras0:
goto cas0;

state cas0: "cycle cas on page mode reads
case rd :cas1;
!rd :whld;
endcase;

state cas1: "cycle cas on page mode reads
case strb & !refreq :cas0;
strb & refreq :trp ;
!strb & !refreq :trp ;
!strb & refreq :trp ;
endcase;

state whld: "wait for refreq or !strb
case strb & !refreq :whld;
strb & refreq :ref1;
!strb & !refreq ;idle;
!strb & refreq :ref1;
endcase;

state trp: "cas,ras high
case refreq :ref1;
!refreq :idle;
endcase;

state ref1: "cas,refclr low
goto ref2;

state ref2: "ras low
goto ref3;

```
state ref3: "cas high
      goto ref4;
```

```
state ref4: "ras high
      goto idle;
```

```
test_vectors "page mode read, ref, page mode read
((clk,refreq ,strb , rd,memen , oe ]->[output,ren])
```

```
[ c, 0, 0, 1, 0, 1 ]->[idle , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[ras0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas1 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas0 , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[cas1 , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[trp , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[ref1 , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[ref2 , 1 ];
[ c, 1, 1, 1, 1, 1 ]->[ref3 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[ref4 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[idle , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[ras0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas1 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas0 , 1 ];
[ c, 0, 1, 1, 1, 1 ]->[cas1 , 1 ];
[ c, 0, 0, 1, 1, 1 ]->[trp , 1 ];
[ c, 0, 0, 1, 0, 1 ]->[idle , 1 ];
```

```
test_vectors "write cycle
((clk,refreq ,strb , rd, memen, oe ]->[output,ren])
```

```
[ c, 0, 0, 0, 0, 1 ]->[idle , 1 ];
[ c, 0, 1, 0, 1, 1 ]->[ras0 , 0 ];
[ c, 0, 1, 0, 1, 1 ]->[cas0 , 0 ];
[ c, 0, 1, 0, 1, 1 ]->[whld , 0 ];
[ c, 0, 1, 0, 1, 1 ]->[whld , 0 ];
[ c, 0, 1, 0, 1, 1 ]->[whld , 0 ];
[ c, 0, 0, 0, 1, 1 ]->[idle , 1 ];
[ c, 0, 0, 1, 0, 1 ]->[idle , 1 ];
```

```
"write cycle /ref
```

```
[ c, 0, 0, 0, 0, 1 ]->[idle , 1 ];
[ c, 0, 1, 0, 1, 1 ]->[ras0 , 0 ];
[ c, 1, 1, 0, 1, 1 ]->[cas0 , 0 ];
[ c, 1, 1, 0, 1, 1 ]->[whld , 0 ];
[ c, 1, 1, 0, 1, 1 ]->[ref1 , 0 ];
[ c, 1, 1, 0, 1, 1 ]->[ref2 , 0 ];
[ c, 1, 0, 0, 0, 1 ]->[ref3 , 1 ];
[ c, 0, 0, 1, 0, 1 ]->[ref4 , 1 ];
[ c, 0, 0, 1, 0, 1 ]->[idle , 1 ];
```

```
end RAMCONTROL
```

Appendix B6. Module RAMDEC

module RAMDEC

title'

DWG NAME 320C30 SWDS DRAM MODULE

DWG # 2554397

COMPANY TEXAS INSTRUMENTS INCORPORATED

ENGR TONY COOMES

DATE 10/01/88'

XDUD5 device 'P16R4';

clk Pin 1;

refclr Pin 2; "clear refresh stat

a18 Pin 3; "c30 address 18

a19 Pin 4; "c30 address 19

memen Pin 5; "dram board memory enable

strb Pin 6; "c30 strobe

mux Pin 7; "address mux

oe Pin 11; "pal output enable

vss Pin 10;

ras0 Pin 17; "ras select 0

ras1 Pin 16; "ras select 1

ras2 Pin 15; "ras select 2

ras3 Pin 14; "ras select 3

rowsel Pin 13; "row address select

vcc Pin 20;

c = .C.;

equations

ras0 := !(refclr # (!a19 & !a18 & !memen & !strb));

ras1 := !(refclr # (!a19 & a18 & !memen & !strb));

ras2 := !(refclr # (a19 & !a18 & !memen & !strb));

ras3 := !(refclr # (a19 & a18 & !memen & !strb));

rowsel = mux;

```
test_vectors "page mode read, ref, page mode read
((clk,refclr, memen, strb, a19, a18, oe)->[ras0, ras1, ras2, ras3])
[ c, 1, 1, 1, 0, 0, 0 ]->[ 1, 1, 1, 1 ];
[ c, 1, 0, 0, 0, 0, 0 ]->[ 0, 1, 1, 1 ];
[ c, 1, 0, 0, 0, 1, 0 ]->[ 1, 0, 1, 1 ];
[ c, 1, 0, 0, 1, 0, 0 ]->[ 1, 1, 0, 1 ];
[ c, 1, 0, 0, 1, 1, 0 ]->[ 1, 1, 1, 0 ];
[ c, 1, 1, 0, 1, 1, 0 ]->[ 1, 1, 1, 1 ];
[ c, 1, 0, 1, 1, 1, 0 ]->[ 1, 1, 1, 1 ];
[ c, 0, 0, 1, 1, 1, 0 ]->[ 0, 0, 0, 0 ];
[ c, 1, 0, 1, 1, 1, 0 ]->[ 1, 1, 1, 1 ];
[ c, 0, 0, 0, 1, 1, 0 ]->[ 0, 0, 0, 0 ];
[ c, 1, 0, 0, 1, 1, 0 ]->[ 1, 1, 1, 0 ];
```

```
test_vectors "rowssel
```

```
(mux -> rowssel)
```

```
1 -> 1;
```

```
0 -> 0;
```


```
end RAMDEC
```


Appendix C

TMS320C30 Application Board Schematics


Appendix	Title
C1	TMS320C30 Software Development Schematics
C2	TMS320C30 SWDS DRAM Module Schematics

Appendix C1. TMS320C30 Software Development Schematics



INSTRUMENTS **DATE** 95-1-4-95 **SIZE** B **SCALE** NONE **SHEET** 82

TC606 **DRN** N. Seshan **TESTOR DATE** **PRINTING NO** 2554377 **REV**



[2] SA(0:19) PAL2016-15 1 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [2] SHENH- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [2] SIORD- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [2] SHENR- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [2] SIOR- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [2] SHENH- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [2] SIOR- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [2] SHENH- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [2] SIOR- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[5, 7] UD18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [5, 7] CIODR- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [5, 7] SIORDY- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [5, 7] CIODR- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [5, 7] SIORDY- 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[7] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [7] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [7] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [7] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[9] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [9] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [9] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [9] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[11] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [11] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [11] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [11] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[13] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [13] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [13] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [13] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[15] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [15] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [15] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [15] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[17] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [17] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [17] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [17] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[19] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [19] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [19] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [19] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[21] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [21] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [21] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [21] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[23] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [23] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [23] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [23] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

[25] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [25] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [25] UA18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 [25] UA19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

DATE: 08-14-90
 DRAWN: AS11
 CHECKED: UBS
 SCALE: NONE
 SHEET: 03

INSTRUMENTS
 TESTS

PACKAGE NO: 7554377

MEMBRANK STATUS6

MSTRB-

MIOR/JU-

[3.1]

[7.1]

[7.1]

CVTCl64-25

- 0 17 A0
- 1 18 A1
- 2 19 A2
- 3 20 A3
- 4 21 A4
- 5 1 A5
- 6 2 A6
- 7 3 A7
- 8 4 A8
- 9 5 A9
- 10 6 A10
- 11 7 A11
- 12 8 A12
- 13 9 A13
- 14 CE
- 15 HE

- 13 0
- 14 1
- 15 2
- 16 3
- 17 4
- 18 5
- 19 6
- 20 7
- 21 8
- 22 9
- 23 10
- 24 11
- 25 12
- 26 13
- 27 14
- 28 15
- 29 16
- 30 17

UJ4

CVTCl64-25

- 0 17 A0
- 1 18 A1
- 2 19 A2
- 3 20 A3
- 4 21 A4
- 5 1 A5
- 6 2 A6
- 7 3 A7
- 8 4 A8
- 9 5 A9
- 10 6 A10
- 11 7 A11
- 12 8 A12
- 13 9 A13
- 14 CE
- 15 HE

- 13 8
- 14 9
- 15 10
- 16 11
- 17 12
- 18 13
- 19 14
- 20 15
- 21 16
- 22 17
- 23 18
- 24 19
- 25 20
- 26 21
- 27 22
- 28 23
- 29 24
- 30 25

UH4

CVTCl64-25

- 0 17 A0
- 1 18 A1
- 2 19 A2
- 3 20 A3
- 4 21 A4
- 5 1 A5
- 6 2 A6
- 7 3 A7
- 8 4 A8
- 9 5 A9
- 10 6 A10
- 11 7 A11
- 12 8 A12
- 13 9 A13
- 14 CE
- 15 HE

- 13 15
- 14 16
- 15 17
- 16 18
- 17 19
- 18 20
- 19 21
- 20 22
- 21 23
- 22 24
- 23 25
- 24 26
- 25 27
- 26 28
- 27 29
- 28 30

UG4

CVTCl64-25

- 0 17 A0
- 1 18 A1
- 2 19 A2
- 3 20 A3
- 4 21 A4
- 5 1 A5
- 6 2 A6
- 7 3 A7
- 8 4 A8
- 9 5 A9
- 10 6 A10
- 11 7 A11
- 12 8 A12
- 13 9 A13
- 14 CE
- 15 HE

- 13 24
- 14 25
- 15 26
- 16 27
- 17 28
- 18 29
- 19 30
- 20 31
- 21 32
- 22 33
- 23 34
- 24 35
- 25 36
- 26 37
- 27 38
- 28 39
- 29 40
- 30 41

UF4

CVTCl64-25

- 0 17 A0
- 1 18 A1
- 2 19 A2
- 3 20 A3
- 4 21 A4
- 5 1 A5
- 6 2 A6
- 7 3 A7
- 8 4 A8
- 9 5 A9
- 10 6 A10
- 11 7 A11
- 12 8 A12
- 13 9 A13
- 14 CE
- 15 HE

- 13 4
- 14 5
- 15 6
- 16 7
- 17 8
- 18 9
- 19 10
- 20 11
- 21 12
- 22 13
- 23 14
- 24 15
- 25 16
- 26 17
- 27 18
- 28 19
- 29 20
- 30 21

UJ3

CVTCl64-25

- 0 17 A0
- 1 18 A1
- 2 19 A2
- 3 20 A3
- 4 21 A4
- 5 1 A5
- 6 2 A6
- 7 3 A7
- 8 4 A8
- 9 5 A9
- 10 6 A10
- 11 7 A11
- 12 8 A12
- 13 9 A13
- 14 CE
- 15 HE

- 13 12
- 14 13
- 15 14
- 16 15
- 17 16
- 18 17
- 19 18
- 20 19
- 21 20
- 22 21
- 23 22
- 24 23
- 25 24
- 26 25
- 27 26
- 28 27
- 29 28
- 30 29

UH3

CVTCl64-25

- 0 17 A0
- 1 18 A1
- 2 19 A2
- 3 20 A3
- 4 21 A4
- 5 1 A5
- 6 2 A6
- 7 3 A7
- 8 4 A8
- 9 5 A9
- 10 6 A10
- 11 7 A11
- 12 8 A12
- 13 9 A13
- 14 CE
- 15 HE

- 13 20
- 14 21
- 15 22
- 16 23
- 17 24
- 18 25
- 19 26
- 20 27
- 21 28
- 22 29
- 23 30
- 24 31
- 25 32
- 26 33
- 27 34
- 28 35
- 29 36
- 30 37

UG3

CVTCl64-25

- 0 17 A0
- 1 18 A1
- 2 19 A2
- 3 20 A3
- 4 21 A4
- 5 1 A5
- 6 2 A6
- 7 3 A7
- 8 4 A8
- 9 5 A9
- 10 6 A10
- 11 7 A11
- 12 8 A12
- 13 9 A13
- 14 CE
- 15 HE

- 13 38
- 14 39
- 15 40
- 16 41
- 17 42
- 18 43
- 19 44
- 20 45
- 21 46
- 22 47
- 23 48
- 24 49
- 25 50
- 26 51
- 27 52
- 28 53
- 29 54
- 30 55

UF3

[3.5.8] CID0(8:31)

[3.7] BID0(8:12)

TEXAS INSTRUMENTS	DATE	SIZE	SHEET NO	MARKING NO
	08-14-88	B	000000	Z554377
SCALE: NONE		SHEET 04		

[3.4.8] CID<8:31>

[8.10] CD<8:31>

CA<8:23> [7.7.11]


CIDR<8:12> [3.7]


0	C4	34	D8	39	F15	0	0	04	214	10D8	320C38	10A0	13	A13	0		
1	D5	58	D1	182	812	1	1	05	288	10D1	10A1	14	14	A14	1		
2	A2	2	D2	183	813	2	2	06	215	10D2	10A2	15	15	A15	2		
3	B4	19	D3	184	814	3	3	07	216	10D3	10A3	16	16	A16	3		
4	B4	19	D3	185	815	4	4	08	201	10D4	10A4	17	17	B13	4		
5	C5	35	D5	120	H15	5	5	07	172	10D5	10A5	18	18	A15	5		
6	D5	51	D6	119	H14	6	6	06	216	10D6	10A6	19	19	B15	6		
7	A4	4	D7	135	J15	7	7	07	202	10D7	10A7	20	20	E12	7		
8	C5	35	D8	133	J13	8	8	07	217	10D8	10A8	21	21	D13	8		
9	C5	35	D8	150	K15	9	9	07	217	10D9	10A9	22	22	D13	9		
10	A5	5	D9	150	K15	10	10	09	F29	20D10	10A10	23	23	C15	10		
11	B5	21	D11	132	J12	11	11	08	218	10D11	10A11	24	24	D14	11		
12	D7	52	D12	148	K14	12	12	09	239	10D12	10A12	25	25	E13	12		
13	B5	21	D13	148	K13	13	13	14	N9	183	10D13	10A13	26	26	E13	13	
14	C7	37	D13	164	L14	14	14	15	010	228	10D14	10A14	27	27	E13	14	
15	B7	22	D14	164	L14	15	15	16	H9	174	10D15	10A15	28	28	E14	15	
16	A7	7	D15	188	H15	16	16	17	P18	295	10D16	10A16	29	29	E14	16	
17	A8	8	D17	147	K12	17	17	18	N18	158	10D17	10A17	30	30	E14	17	
18	B8	23	D18	178	H14	18	18	19	M18	158	10D18	10A18	31	31	E14	18	
19	B8	23	D18	195	H15	19	19	20	P11	285	10D20	10A19	32	32	E14	19	
20	B9	24	D19	195	H15	20	20	21	012	222	10D21	10A20	33	33	E14	20	
21	C9	39	D21	178	H13	21	21	22	018	178	10D22	10A21	34	34	E14	21	
22	A10	10	D22	162	L12	22	22	23	P12	287	10D23	10A22	35	35	E14	22	
23	B9	24	D23	194	H14	23	23	24	P12	287	10D24	10A23	36	36	E14	23	
24	B9	24	D23	194	H14	24	24	25	013	223	10D25	10A24	37	37	E14	24	
25	A11	11	D24	94	64	CR/H-	CR/H-	25	014	224	10D26	10A25	38	38	E14	25	
26	C10	40	D25	77	F2	CSTRP-	CSTRP-	27	H11	176	10D27	10A26	39	39	E14	26	
27	B11	26	D27	62				28	P13	288	10D28	10A27	40	40	E14	27	
28	A12	12	D28	62				29	A15	218	10D29	10A28	41	41	E14	28	
29	A12	12	D28	62				30	015	225	10D29	10A29	42	42	E14	29	
30	C10	41	D29	62				31	P15	218	10D31	10A30	43	43	E14	30	
31	B12	27	D31	62													


32	03	CDX0	[9]	DX0	213	03	CDX0	[9]	DX1	197	P2	CDX1	[9]	SCOUT	74	E14	CSCOUT	[6]
33	03	CDX0	[9]	DX1	197	P2	CDX1	[9]	SCOUT	74	E14	CSCOUT	[6]	TRACK	91	61	CLACK-	[7]
34	03	CDX0	[9]	DX1	197	P2	CDX1	[9]	SCOUT	74	E14	CSCOUT	[6]	10R/H	46	D1	CLOR/H-	[3.7]
35	03	CDX0	[9]	DX1	197	P2	CDX1	[9]	SCOUT	74	E14	CSCOUT	[6]	10STRF	79	F4	10STRF-	[3.7]
36	03	CDX0	[9]	DX1	197	P2	CDX1	[9]	SCOUT	74	E14	CSCOUT	[6]	HSTRF	63	E3	CHSTRF-	[3.7]
37	03	CDX0	[9]	DX1	197	P2	CDX1	[9]	SCOUT	74	E14	CSCOUT	[6]	BANKSEL	31			

CR/H [11]
CSTRP [11]

TEXAS INSTRUMENTS	MARK N. Seshadri	DATE	86-14-88	SIZE	B	FECH	00000	MARKING NO	2554377	SHEET	05
-------------------	------------------	------	----------	------	---	------	-------	------------	---------	-------	----







TEGGS INSTRUMENTS	DATE 06-14-88	INSTRUMENT NO B 00000	DRAWING NO Z554377
	SCALE: NONE	SHEET 09	TMO?

L71 SRANCE-
L71 SRANH-

0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	1	A5
6	2	A6
7	3	A7
8	4	A8
9	5	A9
10	6	A10
11	7	A11
12	8	A12
13	9	A13
14	10	CE
15	11	UE
16	12	UE

13 8
14 1
15 2
16 3
17 4
18 5
19 6
20 7
21 8
1/00 13 8
1/01 14 1
1/02 15 2
1/03 16 3

UJ2

0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	1	A5
6	2	A6
7	3	A7
8	4	A8
9	5	A9
10	6	A10
11	7	A11
12	8	A12
13	9	A13
14	10	CE
15	11	UE
16	12	UE

13 8
14 1
15 2
16 3
17 4
18 5
19 6
20 7
21 8
1/00 13 8
1/01 14 1
1/02 15 2
1/03 16 3

UC2

0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	1	A5
6	2	A6
7	3	A7
8	4	A8
9	5	A9
10	6	A10
11	7	A11
12	8	A12
13	9	A13
14	10	CE
15	11	UE
16	12	UE

13 16
14 17
15 18
16 19
17 20
18 21
19 1
20 2
21 3
1/00 13 16
1/01 14 17
1/02 15 18
1/03 16 19

UB2

0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	1	A5
6	2	A6
7	3	A7
8	4	A8
9	5	A9
10	6	A10
11	7	A11
12	8	A12
13	9	A13
14	10	CE
15	11	UE
16	12	UE

13 24
14 25
15 26
16 27
17 28
18 29
19 30
20 31
21 32
1/00 13 24
1/01 14 25
1/02 15 26
1/03 16 27

UC2

0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	1	A5
6	2	A6
7	3	A7
8	4	A8
9	5	A9
10	6	A10
11	7	A11
12	8	A12
13	9	A13
14	10	CE
15	11	UE
16	12	UE

13 4
14 5
15 6
16 7
17 8
18 9
19 10
20 11
21 12
1/00 13 4
1/01 14 5
1/02 15 6
1/03 16 7

UM2

0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	1	A5
6	2	A6
7	3	A7
8	4	A8
9	5	A9
10	6	A10
11	7	A11
12	8	A12
13	9	A13
14	10	CE
15	11	UE
16	12	UE

13 12
14 13
15 14
16 15
17 16
18 17
19 18
20 19
21 20
1/00 13 12
1/01 14 13
1/02 15 14
1/03 16 15

UF2

0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	1	A5
6	2	A6
7	3	A7
8	4	A8
9	5	A9
10	6	A10
11	7	A11
12	8	A12
13	9	A13
14	10	CE
15	11	UE
16	12	UE

13 20
14 21
15 22
16 23
17 24
18 25
19 26
20 27
21 28
1/00 13 20
1/01 14 21
1/02 15 22
1/03 16 23

UB2


0	17	A0
1	18	A1
2	19	A2
3	20	A3
4	21	A4
5	1	A5
6	2	A6
7	3	A7
8	4	A8
9	5	A9
10	6	A10
11	7	A11
12	8	A12
13	9	A13
14	10	CE
15	11	UE
16	12	UE

13 28
14 29
15 30
16 31
17 32
18 33
19 34
20 35
21 36
1/00 13 28
1/01 14 29
1/02 15 30
1/03 16 31

UB2

[5,8] CD(8:31)
[7,11] BA(8:13)

TEXAS INSTRUMENTS	DATE	SIZE	FIG. NO.	DRAWING NO.	REV.
	1965 JAN 11	B	049690		
SCALE: NONE				SHEET 10	



[8.9] DD-(8:31)

BA-(8:13) [7,10]

[9] CDDV- [9]

[7]


TEXAS INSTRUMENTS

DATE 18-03-88
 DRAWN N. Seshan
 TITLE BOARD
 SHEET 11

ITEM # B 090069
 SCALE NONE

PROJECT NO. Z554377

REV. #




REV 1	SHEET 12	DRAWING NO Z554377	DATE	SIZE	SCALE: NONE
			06-15-88	B	
TEXAS INSTRUMENTS			DRN N. SESHAN	SIZE	SCALE
			TEMP	15-88	B

Appendix C2. TMS320C30 SWDS DRAM Module Schematics

REV
DESCRIPTION
DATE
APPROVED

REVISIONS
1
2
3
4
5
6
7
8

COMPUTER GENERATED DRAWING : DO NOT REVISE MANUALLY


TEXAS INSTRUMENTS
 Data Systems Group

3200C30 SWDS DRAM MODULE

SHEET 1 OF 8

PART OR IDENTIFYING NUMBER		P A R T S L I S T		NOMENCLATURE OR DESCRIPTION		
QTY.	TYP. NO.	DESC.	DATE	BY	DATE	DESCRIPTION
		T COLERAN	07-12-88	T	COLERAN	
		T COONES	07-12-88	T	COONES	
		TAPOE ENGR		TA	POE	
		TAPOE ENGR		TA	POE	
		TAPOE ENGR		TA	POE	

- NOTES: UNLESS OTHERWISE SPECIFIED:
- 1 ALL MS-ALS DEVICES ARE PREFIXED WITH AN SN74
 - 2 UCC IS APPLIED TO PIN 8 OF ALL 8-PIN IC'S.
PIN 14 OF ALL 14-PIN IC'S. PIN 16 OF ALL
16-PIN IC'S. PIN 20 OF ALL 20-PIN IC'S. ETC.
 - 3 GROUND IS APPLIED TO PIN 4 OF ALL 8-PIN IC'S.
PIN 7 OF ALL 14-PIN IC'S. PIN 8 OF ALL 16-PIN
IC'S. PIN 16 OF ALL 20-PIN IC'S. ETC.
 - 4 DEVICE TYPE, PIN NUMBERS AND REFERENCE
DESIGNATION OF GATES ARE SHOWN AS FOLLOWS:




- 00 AND 04 = DEVICE TYPES
- 1, 2, AND 3 = PIN NUMBERS
- 006 AND 007 = REFERENCE DESIGNATORS
- 5 PERSISTENCE VALUES ARE IN OHMS.
- 6 PERSISTORS ARE 1/4 HATT. S.
- 7 CAPACITANCE VALUES ARE IN MICROFARADS.

REVISION STATUS OF SHEETS					
SHEET	NO.	REV.	DATE	BY	DESCRIPTION
FEH	1	1			
FEH	2	1			
FEH	3	1			
FEH	4	1			
FEH	5	1			
FEH	6	1			
FEH	7	1			
FEH	8	1			
FEH	9	1			
FEH	10	1			
FEH	11	13			
FEH	12	13			
FEH	13	14			
FEH	14	15			
FEH	15	16			
FEH	16	17			
FEH	17	18			
FEH	18	19			
FEH	19	20			
FEH	20	21			
FEH	21	22			
FEH	22	23			
FEH	23	24			
FEH	24	25			
FEH	25	26			
FEH	26	27			
FEH	27	28			
FEH	28	29			
FEH	29	30			
FEH	30	31			
FEH	31	32			
FEH	32	33			
FEH	33	34			
FEH	34	35			
FEH	35	36			
FEH	36	37			
FEH	37	38			
FEH	38	39			
FEH	39	40			

P A R T S L I S T				NOMENCLATURE OR DESCRIPTION		
QTY.	TYP. NO.	DESC.	DATE	BY	DATE	DESCRIPTION

USED ON
 APPLICATION




DRAM CONTROL

ROHSSEL [8]
FOHSSEL [8]

DATE	SIZE	TECH NO	REV
07-12-88	B	980680	2554397
DRN	DATE	SCALE	NO
TEXAS INSTRUMENTS	1. COLEMAN		
	TERRELL		

SHEET 2

[L2] RA50-
 [L2] CAS0-
 [L2] R100-




DRAM BANK 0

TEXAS INSTRUMENTS		DATE 87-12-88		SIZE SPEC. NO. B	DRAWING NO. 25-1997
FORM		ITEM NAME		SCALE	PILOT
				1/8"	03

[B] MA<0:0>
 [7] DD<0:31>


[22] RAS1-
[23] CAS0-
[24] H00-



[6] HA<0:8>
[7] DR<0:31>

DRAM BANK 1


TEXAS INSTRUMENTS	DATE	DESIGNED BY	DRAWING NO.
	07-12-88	B	866688
SCALE		NONE	
SHEET		84	



DRAM BANK 2

DATE	07-12-68	SIZE	B	FIG. NO.	000000
BY	T. COLEMAN	SCALE	NONE	SHEET	85
INSTRUMENTS	TEXAS INSTRUMENTS				








(18) MA<8:18>
(17) DD<8:31>



121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

DRAM BANK 3

DIN	COLEMAN	DATE	87-12-08	SIZE	B	FIG. NO.	900000	DRAWING NO.	7554397
	TEXAS	INSTRUMENTS	128700 DATE	SCALE	NONE	SHEET	06		




EXPANSION HEADERS

TEXAS INSTRUMENTS	DATE	ORDER PART NO	QUANTITY NO
	07-12-88	B 080600	7554397
T. COLEMAN	TERMS	SCALE	NO. OF SHEETS
	DATE	HOME	87

[7] CA(0:23)

MA(0:8)



ADDRESS MUX

TEXAS INSTRUMENTS	DATE	SIZE	SHEET NO.	WORKING NO.
	88-16-88	B	00000	2354397
SCALE		NONE		
SHEET		08		